#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb1df204580 .scope module, "tb_sys_arr_ws" "tb_sys_arr_ws" 2 5;
 .timescale -7 -9;
P_0x7fb1df2046f0 .param/l "ACT_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x7fb1df204730 .param/l "MULT_OUT_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
P_0x7fb1df204770 .param/l "PE_OUT_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
P_0x7fb1df2047b0 .param/l "SYS_ARR_SIZE" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x7fb1df2047f0 .param/l "WGT_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
v0x7fb1e033a650_0 .var "act_data_in", 63 0;
v0x7fb1e033a6f0_0 .net "act_data_in_sys", 63 0, L_0x7fb1e033bfa0;  1 drivers
v0x7fb1e033a7b0_0 .var "clk", 0 0;
v0x7fb1e033a860_0 .var "operation_signal_in", 2 0;
v0x7fb1e033a8f0_0 .var "reset", 0 0;
v0x7fb1e033a9c0_0 .var "result_in", 255 0;
v0x7fb1e033aa50_0 .net "result_out", 255 0, L_0x7fb1e033ca20;  1 drivers
v0x7fb1e033aaf0_0 .net "result_out_sys", 255 0, L_0x7fb1e0672080;  1 drivers
v0x7fb1e033abb0_0 .var "sys_reset", 0 0;
v0x7fb1e033acc0_0 .var "wgt_data_in", 63 0;
v0x7fb1e033ad60_0 .net "wgt_data_in_sys", 63 0, L_0x7fb1e033c610;  1 drivers
L_0x7fb1e033ae20 .part v0x7fb1e033a650_0, 0, 8;
L_0x7fb1e033aec0 .part v0x7fb1e033acc0_0, 0, 8;
L_0x7fb1e033afa0 .part L_0x7fb1e0672080, 0, 32;
L_0x7fb1e033b0a0 .part v0x7fb1e033a650_0, 8, 8;
L_0x7fb1e033b1a0 .part v0x7fb1e033acc0_0, 8, 8;
L_0x7fb1e033b2b0 .part L_0x7fb1e0672080, 32, 32;
L_0x7fb1e033b350 .part v0x7fb1e033a650_0, 16, 8;
L_0x7fb1e033b430 .part v0x7fb1e033acc0_0, 16, 8;
L_0x7fb1e033b4f0 .part L_0x7fb1e0672080, 64, 32;
L_0x7fb1e033b680 .part v0x7fb1e033a650_0, 24, 8;
L_0x7fb1e033b7a0 .part v0x7fb1e033acc0_0, 24, 8;
L_0x7fb1e033b920 .part L_0x7fb1e0672080, 96, 32;
L_0x7fb1e033b9c0 .part v0x7fb1e033a650_0, 32, 8;
L_0x7fb1e033bad0 .part v0x7fb1e033acc0_0, 32, 8;
L_0x7fb1e033bb70 .part L_0x7fb1e0672080, 128, 32;
L_0x7fb1e033bc90 .part v0x7fb1e033a650_0, 40, 8;
L_0x7fb1e033bd30 .part v0x7fb1e033acc0_0, 40, 8;
L_0x7fb1e033be60 .part L_0x7fb1e0672080, 160, 32;
L_0x7fb1e033bf00 .part v0x7fb1e033a650_0, 48, 8;
L_0x7fb1e033c040 .part v0x7fb1e033acc0_0, 48, 8;
L_0x7fb1e033c0e0 .part L_0x7fb1e0672080, 192, 32;
LS_0x7fb1e033bfa0_0_0 .concat8 [ 8 8 8 8], L_0x7fb1e033c370, L_0x7fb1e033bf00, L_0x7fb1e033bc90, L_0x7fb1e033b9c0;
LS_0x7fb1e033bfa0_0_4 .concat8 [ 8 8 8 8], L_0x7fb1e033b680, L_0x7fb1e033b350, L_0x7fb1e033b0a0, L_0x7fb1e033ae20;
L_0x7fb1e033bfa0 .concat8 [ 32 32 0 0], LS_0x7fb1e033bfa0_0_0, LS_0x7fb1e033bfa0_0_4;
L_0x7fb1e033c370 .part v0x7fb1e033a650_0, 56, 8;
LS_0x7fb1e033c610_0_0 .concat8 [ 8 8 8 8], L_0x7fb1e033c7b0, L_0x7fb1e033c040, L_0x7fb1e033bd30, L_0x7fb1e033bad0;
LS_0x7fb1e033c610_0_4 .concat8 [ 8 8 8 8], L_0x7fb1e033b7a0, L_0x7fb1e033b430, L_0x7fb1e033b1a0, L_0x7fb1e033aec0;
L_0x7fb1e033c610 .concat8 [ 32 32 0 0], LS_0x7fb1e033c610_0_0, LS_0x7fb1e033c610_0_4;
L_0x7fb1e033c7b0 .part v0x7fb1e033acc0_0, 56, 8;
LS_0x7fb1e033ca20_0_0 .concat8 [ 32 32 32 32], L_0x7fb1e033cac0, L_0x7fb1e033c0e0, L_0x7fb1e033be60, L_0x7fb1e033bb70;
LS_0x7fb1e033ca20_0_4 .concat8 [ 32 32 32 32], L_0x7fb1e033b920, L_0x7fb1e033b4f0, L_0x7fb1e033b2b0, L_0x7fb1e033afa0;
L_0x7fb1e033ca20 .concat8 [ 128 128 0 0], LS_0x7fb1e033ca20_0_0, LS_0x7fb1e033ca20_0_4;
L_0x7fb1e033cac0 .part L_0x7fb1e0672080, 224, 32;
S_0x7fb1df227460 .scope generate, "genblk1[0]" "genblk1[0]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df233b40 .param/l "i" 0 2 28, +C4<00>;
v0x7fb1df22f1b0_0 .net *"_ivl_0", 7 0, L_0x7fb1e033ae20;  1 drivers
v0x7fb1df2f3810_0 .net *"_ivl_1", 7 0, L_0x7fb1e033aec0;  1 drivers
v0x7fb1df2f38c0_0 .net *"_ivl_2", 31 0, L_0x7fb1e033afa0;  1 drivers
S_0x7fb1df2f3980 .scope generate, "genblk1[1]" "genblk1[1]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df2f3b60 .param/l "i" 0 2 28, +C4<01>;
v0x7fb1df2f3bf0_0 .net *"_ivl_0", 7 0, L_0x7fb1e033b0a0;  1 drivers
v0x7fb1df2f3ca0_0 .net *"_ivl_1", 7 0, L_0x7fb1e033b1a0;  1 drivers
v0x7fb1df2f3d50_0 .net *"_ivl_2", 31 0, L_0x7fb1e033b2b0;  1 drivers
S_0x7fb1df2f3e10 .scope generate, "genblk1[2]" "genblk1[2]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df2f4000 .param/l "i" 0 2 28, +C4<010>;
v0x7fb1df2f4090_0 .net *"_ivl_0", 7 0, L_0x7fb1e033b350;  1 drivers
v0x7fb1df2f4140_0 .net *"_ivl_1", 7 0, L_0x7fb1e033b430;  1 drivers
v0x7fb1df2f41f0_0 .net *"_ivl_2", 31 0, L_0x7fb1e033b4f0;  1 drivers
S_0x7fb1df2f42b0 .scope generate, "genblk1[3]" "genblk1[3]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df2f4480 .param/l "i" 0 2 28, +C4<011>;
v0x7fb1df2f4520_0 .net *"_ivl_0", 7 0, L_0x7fb1e033b680;  1 drivers
v0x7fb1df2f45d0_0 .net *"_ivl_1", 7 0, L_0x7fb1e033b7a0;  1 drivers
v0x7fb1df2f4680_0 .net *"_ivl_2", 31 0, L_0x7fb1e033b920;  1 drivers
S_0x7fb1df2f4740 .scope generate, "genblk1[4]" "genblk1[4]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df2f4950 .param/l "i" 0 2 28, +C4<0100>;
v0x7fb1df2f49f0_0 .net *"_ivl_0", 7 0, L_0x7fb1e033b9c0;  1 drivers
v0x7fb1df2f4a80_0 .net *"_ivl_1", 7 0, L_0x7fb1e033bad0;  1 drivers
v0x7fb1df2f4b30_0 .net *"_ivl_2", 31 0, L_0x7fb1e033bb70;  1 drivers
S_0x7fb1df2f4bf0 .scope generate, "genblk1[5]" "genblk1[5]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df2f4dc0 .param/l "i" 0 2 28, +C4<0101>;
v0x7fb1df2f4e60_0 .net *"_ivl_0", 7 0, L_0x7fb1e033bc90;  1 drivers
v0x7fb1df2f4f10_0 .net *"_ivl_1", 7 0, L_0x7fb1e033bd30;  1 drivers
v0x7fb1df2f4fc0_0 .net *"_ivl_2", 31 0, L_0x7fb1e033be60;  1 drivers
S_0x7fb1df2f5080 .scope generate, "genblk1[6]" "genblk1[6]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df2f5250 .param/l "i" 0 2 28, +C4<0110>;
v0x7fb1df2f52f0_0 .net *"_ivl_0", 7 0, L_0x7fb1e033bf00;  1 drivers
v0x7fb1df2f53a0_0 .net *"_ivl_1", 7 0, L_0x7fb1e033c040;  1 drivers
v0x7fb1df2f5450_0 .net *"_ivl_2", 31 0, L_0x7fb1e033c0e0;  1 drivers
S_0x7fb1df2f5510 .scope generate, "genblk1[7]" "genblk1[7]" 2 28, 2 28 0, S_0x7fb1df204580;
 .timescale -7 -9;
P_0x7fb1df2f56e0 .param/l "i" 0 2 28, +C4<0111>;
v0x7fb1df2f5780_0 .net *"_ivl_0", 7 0, L_0x7fb1e033c370;  1 drivers
v0x7fb1df2f5830_0 .net *"_ivl_1", 7 0, L_0x7fb1e033c7b0;  1 drivers
v0x7fb1df2f58e0_0 .net *"_ivl_2", 31 0, L_0x7fb1e033cac0;  1 drivers
S_0x7fb1df2f59a0 .scope module, "sys_arr_" "sys_arr" 2 35, 3 2 0, S_0x7fb1df204580;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sys_reset";
    .port_info 3 /INPUT 3 "operation_signal_in";
    .port_info 4 /INPUT 64 "act_data_in";
    .port_info 5 /INPUT 64 "wgt_data_in";
    .port_info 6 /INPUT 256 "initial_result_in";
    .port_info 7 /OUTPUT 256 "final_result_out";
P_0x7fb1df2f5be0 .param/l "ACT_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x7fb1df2f5c20 .param/l "MULT_OUT_WIDTH" 0 3 7, +C4<00000000000000000000000000010000>;
P_0x7fb1df2f5c60 .param/l "OP_SIG_WIDTH" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x7fb1df2f5ca0 .param/l "PE_OUT_WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x7fb1df2f5ce0 .param/l "SYS_ARR_SIZE" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x7fb1df2f5d20 .param/l "WGT_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
v0x7fb1e0338b20_0 .net "act_data_in", 63 0, L_0x7fb1e033bfa0;  alias, 1 drivers
v0x7fb1e0338bd0_0 .var "act_data_in_reg", 63 0;
v0x7fb1e0338c80 .array "act_wire", 71 0;
v0x7fb1e0338c80_0 .net v0x7fb1e0338c80 0, 7 0, L_0x7fb1e0672630; 1 drivers
v0x7fb1e0338c80_1 .net v0x7fb1e0338c80 1, 7 0, v0x7fb1df2f6aa0_0; 1 drivers
v0x7fb1e0338c80_2 .net v0x7fb1e0338c80 2, 7 0, v0x7fb1df2fbaf0_0; 1 drivers
v0x7fb1e0338c80_3 .net v0x7fb1e0338c80 3, 7 0, v0x7fb1e0504c90_0; 1 drivers
v0x7fb1e0338c80_4 .net v0x7fb1e0338c80 4, 7 0, v0x7fb1e0509c70_0; 1 drivers
v0x7fb1e0338c80_5 .net v0x7fb1e0338c80 5, 7 0, v0x7fb1e050ed60_0; 1 drivers
v0x7fb1e0338c80_6 .net v0x7fb1e0338c80 6, 7 0, v0x7fb1e0513d30_0; 1 drivers
v0x7fb1e0338c80_7 .net v0x7fb1e0338c80 7, 7 0, v0x7fb1e0518da0_0; 1 drivers
v0x7fb1e0338c80_8 .net v0x7fb1e0338c80 8, 7 0, L_0x7fb1e034a010; 1 drivers
v0x7fb1e0338c80_9 .net v0x7fb1e0338c80 9, 7 0, L_0x7fb1e06726d0; 1 drivers
v0x7fb1e0338c80_10 .net v0x7fb1e0338c80 10, 7 0, v0x7fb1e050ec00_0; 1 drivers
v0x7fb1e0338c80_11 .net v0x7fb1e0338c80 11, 7 0, v0x7fb1e0527e00_0; 1 drivers
v0x7fb1e0338c80_12 .net v0x7fb1e0338c80 12, 7 0, v0x7fb1e052cdb0_0; 1 drivers
v0x7fb1e0338c80_13 .net v0x7fb1e0338c80 13, 7 0, v0x7fb1e0531b50_0; 1 drivers
v0x7fb1e0338c80_14 .net v0x7fb1e0338c80 14, 7 0, v0x7fb1e0536b10_0; 1 drivers
v0x7fb1e0338c80_15 .net v0x7fb1e0338c80 15, 7 0, v0x7fb1e053bab0_0; 1 drivers
v0x7fb1e0338c80_16 .net v0x7fb1e0338c80 16, 7 0, v0x7fb1e0540a50_0; 1 drivers
v0x7fb1e0338c80_17 .net v0x7fb1e0338c80 17, 7 0, L_0x7fb1e0570760; 1 drivers
v0x7fb1e0338c80_18 .net v0x7fb1e0338c80 18, 7 0, L_0x7fb1e0672850; 1 drivers
v0x7fb1e0338c80_19 .net v0x7fb1e0338c80 19, 7 0, v0x7fb1e054ac10_0; 1 drivers
v0x7fb1e0338c80_20 .net v0x7fb1e0338c80 20, 7 0, v0x7fb1e054faa0_0; 1 drivers
v0x7fb1e0338c80_21 .net v0x7fb1e0338c80 21, 7 0, v0x7fb1e0554a50_0; 1 drivers
v0x7fb1e0338c80_22 .net v0x7fb1e0338c80 22, 7 0, v0x7fb1e05599f0_0; 1 drivers
v0x7fb1e0338c80_23 .net v0x7fb1e0338c80 23, 7 0, v0x7fb1e055e9b0_0; 1 drivers
v0x7fb1e0338c80_24 .net v0x7fb1e0338c80 24, 7 0, v0x7fb1e0563950_0; 1 drivers
v0x7fb1e0338c80_25 .net v0x7fb1e0338c80 25, 7 0, v0x7fb1e05688f0_0; 1 drivers
v0x7fb1e0338c80_26 .net v0x7fb1e0338c80 26, 7 0, L_0x7fb1e05986f0; 1 drivers
v0x7fb1e0338c80_27 .net v0x7fb1e0338c80 27, 7 0, L_0x7fb1e06728f0; 1 drivers
v0x7fb1e0338c80_28 .net v0x7fb1e0338c80 28, 7 0, v0x7fb1e0572aa0_0; 1 drivers
v0x7fb1e0338c80_29 .net v0x7fb1e0338c80 29, 7 0, v0x7fb1e0577a30_0; 1 drivers
v0x7fb1e0338c80_30 .net v0x7fb1e0338c80 30, 7 0, v0x7fb1e057c9e0_0; 1 drivers
v0x7fb1e0338c80_31 .net v0x7fb1e0338c80 31, 7 0, v0x7fb1e0581980_0; 1 drivers
v0x7fb1e0338c80_32 .net v0x7fb1e0338c80 32, 7 0, v0x7fb1e0586940_0; 1 drivers
v0x7fb1e0338c80_33 .net v0x7fb1e0338c80 33, 7 0, v0x7fb1e058b8e0_0; 1 drivers
v0x7fb1e0338c80_34 .net v0x7fb1e0338c80 34, 7 0, v0x7fb1e0590880_0; 1 drivers
v0x7fb1e0338c80_35 .net v0x7fb1e0338c80 35, 7 0, L_0x7fb1e05c04a0; 1 drivers
v0x7fb1e0338c80_36 .net v0x7fb1e0338c80 36, 7 0, L_0x7fb1e06727b0; 1 drivers
v0x7fb1e0338c80_37 .net v0x7fb1e0338c80 37, 7 0, v0x7fb1e059aa50_0; 1 drivers
v0x7fb1e0338c80_38 .net v0x7fb1e0338c80 38, 7 0, v0x7fb1e059f7e0_0; 1 drivers
v0x7fb1e0338c80_39 .net v0x7fb1e0338c80 39, 7 0, v0x7fb1e05a4790_0; 1 drivers
v0x7fb1e0338c80_40 .net v0x7fb1e0338c80 40, 7 0, v0x7fb1e05a9730_0; 1 drivers
v0x7fb1e0338c80_41 .net v0x7fb1e0338c80 41, 7 0, v0x7fb1e05ae6f0_0; 1 drivers
v0x7fb1e0338c80_42 .net v0x7fb1e0338c80 42, 7 0, v0x7fb1e05b3690_0; 1 drivers
v0x7fb1e0338c80_43 .net v0x7fb1e0338c80 43, 7 0, v0x7fb1e05b8630_0; 1 drivers
v0x7fb1e0338c80_44 .net v0x7fb1e0338c80 44, 7 0, L_0x7fb1e05e8430; 1 drivers
v0x7fb1e0338c80_45 .net v0x7fb1e0338c80 45, 7 0, L_0x7fb1e0672a40; 1 drivers
v0x7fb1e0338c80_46 .net v0x7fb1e0338c80 46, 7 0, v0x7fb1e05c27e0_0; 1 drivers
v0x7fb1e0338c80_47 .net v0x7fb1e0338c80 47, 7 0, v0x7fb1e05c7770_0; 1 drivers
v0x7fb1e0338c80_48 .net v0x7fb1e0338c80 48, 7 0, v0x7fb1e05cc720_0; 1 drivers
v0x7fb1e0338c80_49 .net v0x7fb1e0338c80 49, 7 0, v0x7fb1e05d16c0_0; 1 drivers
v0x7fb1e0338c80_50 .net v0x7fb1e0338c80 50, 7 0, v0x7fb1e05d6680_0; 1 drivers
v0x7fb1e0338c80_51 .net v0x7fb1e0338c80 51, 7 0, v0x7fb1e05db620_0; 1 drivers
v0x7fb1e0338c80_52 .net v0x7fb1e0338c80 52, 7 0, v0x7fb1e05e05c0_0; 1 drivers
v0x7fb1e0338c80_53 .net v0x7fb1e0338c80 53, 7 0, L_0x7fb1e0614440; 1 drivers
v0x7fb1e0338c80_54 .net v0x7fb1e0338c80 54, 7 0, L_0x7fb1e0672ba0; 1 drivers
v0x7fb1e0338c80_55 .net v0x7fb1e0338c80 55, 7 0, v0x7fb1e05ea770_0; 1 drivers
v0x7fb1e0338c80_56 .net v0x7fb1e0338c80 56, 7 0, v0x7fb1e05ef700_0; 1 drivers
v0x7fb1e0338c80_57 .net v0x7fb1e0338c80 57, 7 0, v0x7fb1e05f46b0_0; 1 drivers
v0x7fb1e0338c80_58 .net v0x7fb1e0338c80 58, 7 0, v0x7fb1e05f9650_0; 1 drivers
v0x7fb1e0338c80_59 .net v0x7fb1e0338c80 59, 7 0, v0x7fb1e05fe610_0; 1 drivers
v0x7fb1e0338c80_60 .net v0x7fb1e0338c80 60, 7 0, v0x7fb1e0607630_0; 1 drivers
v0x7fb1e0338c80_61 .net v0x7fb1e0338c80 61, 7 0, v0x7fb1e060c5d0_0; 1 drivers
v0x7fb1e0338c80_62 .net v0x7fb1e0338c80 62, 7 0, L_0x7fb1e0664680; 1 drivers
v0x7fb1e0338c80_63 .net v0x7fb1e0338c80 63, 7 0, L_0x7fb1e0672c40; 1 drivers
v0x7fb1e0338c80_64 .net v0x7fb1e0338c80 64, 7 0, v0x7fb1e0616780_0; 1 drivers
v0x7fb1e0338c80_65 .net v0x7fb1e0338c80 65, 7 0, v0x7fb1e061b710_0; 1 drivers
v0x7fb1e0338c80_66 .net v0x7fb1e0338c80 66, 7 0, v0x7fb1e0305100_0; 1 drivers
v0x7fb1e0338c80_67 .net v0x7fb1e0338c80 67, 7 0, v0x7fb1e030a0d0_0; 1 drivers
v0x7fb1e0338c80_68 .net v0x7fb1e0338c80 68, 7 0, v0x7fb1e030f0e0_0; 1 drivers
v0x7fb1e0338c80_69 .net v0x7fb1e0338c80 69, 7 0, v0x7fb1e03140d0_0; 1 drivers
v0x7fb1e0338c80_70 .net v0x7fb1e0338c80 70, 7 0, v0x7fb1e03290c0_0; 1 drivers
v0x7fb1e0338c80_71 .net v0x7fb1e0338c80 71, 7 0, L_0x7fb1e06709b0; 1 drivers
v0x7fb1e0339270_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  1 drivers
v0x7fb1e0339300_0 .net "final_result_out", 255 0, L_0x7fb1e0672080;  alias, 1 drivers
v0x7fb1e03393e0_0 .net "initial_result_in", 255 0, v0x7fb1e033a9c0_0;  1 drivers
v0x7fb1e0339490_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  1 drivers
v0x7fb1e0339530_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  1 drivers
v0x7fb1e03395c0 .array "result_wire", 79 0;
v0x7fb1e03395c0_0 .net v0x7fb1e03395c0 0, 31 0, L_0x7fb1e0670ca0; 1 drivers
v0x7fb1e03395c0_1 .net v0x7fb1e03395c0 1, 31 0, L_0x7fb1e0670fc0; 1 drivers
v0x7fb1e03395c0_2 .net v0x7fb1e03395c0 2, 31 0, L_0x7fb1e0671290; 1 drivers
v0x7fb1e03395c0_3 .net v0x7fb1e03395c0 3, 31 0, L_0x7fb1e06715d0; 1 drivers
v0x7fb1e03395c0_4 .net v0x7fb1e03395c0 4, 31 0, L_0x7fb1e06718c0; 1 drivers
v0x7fb1e03395c0_5 .net v0x7fb1e03395c0 5, 31 0, L_0x7fb1e0671b60; 1 drivers
v0x7fb1e03395c0_6 .net v0x7fb1e03395c0 6, 31 0, L_0x7fb1e0671e70; 1 drivers
v0x7fb1e03395c0_7 .net v0x7fb1e03395c0 7, 31 0, L_0x7fb1e0672500; 1 drivers
v0x7fb1e03395c0_8 .net v0x7fb1e03395c0 8, 31 0, v0x7fb1df2f8390_0; 1 drivers
v0x7fb1e03395c0_9 .net v0x7fb1e03395c0 9, 31 0, v0x7fb1df2fd390_0; 1 drivers
v0x7fb1e03395c0_10 .net v0x7fb1e03395c0 10, 31 0, v0x7fb1e05064a0_0; 1 drivers
v0x7fb1e03395c0_11 .net v0x7fb1e03395c0 11, 31 0, v0x7fb1e050b4b0_0; 1 drivers
v0x7fb1e03395c0_12 .net v0x7fb1e03395c0 12, 31 0, v0x7fb1e05105c0_0; 1 drivers
v0x7fb1e03395c0_13 .net v0x7fb1e03395c0 13, 31 0, v0x7fb1e0515570_0; 1 drivers
v0x7fb1e03395c0_14 .net v0x7fb1e03395c0 14, 31 0, v0x7fb1e051a5e0_0; 1 drivers
v0x7fb1e03395c0_15 .net v0x7fb1e03395c0 15, 31 0, v0x7fb1e051f550_0; 1 drivers
v0x7fb1e03395c0_16 .net v0x7fb1e03395c0 16, 31 0, v0x7fb1e0524630_0; 1 drivers
v0x7fb1e03395c0_17 .net v0x7fb1e03395c0 17, 31 0, v0x7fb1e0529640_0; 1 drivers
v0x7fb1e03395c0_18 .net v0x7fb1e03395c0 18, 31 0, v0x7fb1e052e5f0_0; 1 drivers
v0x7fb1e03395c0_19 .net v0x7fb1e03395c0 19, 31 0, v0x7fb1e0533390_0; 1 drivers
v0x7fb1e03395c0_20 .net v0x7fb1e03395c0 20, 31 0, v0x7fb1e0538350_0; 1 drivers
v0x7fb1e03395c0_21 .net v0x7fb1e03395c0 21, 31 0, v0x7fb1e053d2f0_0; 1 drivers
v0x7fb1e03395c0_22 .net v0x7fb1e03395c0 22, 31 0, v0x7fb1e0542290_0; 1 drivers
v0x7fb1e03395c0_23 .net v0x7fb1e03395c0 23, 31 0, v0x7fb1e0547230_0; 1 drivers
v0x7fb1e03395c0_24 .net v0x7fb1e03395c0 24, 31 0, v0x7fb1e054c250_0; 1 drivers
v0x7fb1e03395c0_25 .net v0x7fb1e03395c0 25, 31 0, v0x7fb1e05512e0_0; 1 drivers
v0x7fb1e03395c0_26 .net v0x7fb1e03395c0 26, 31 0, v0x7fb1e0556290_0; 1 drivers
v0x7fb1e03395c0_27 .net v0x7fb1e03395c0 27, 31 0, v0x7fb1e055b230_0; 1 drivers
v0x7fb1e03395c0_28 .net v0x7fb1e03395c0 28, 31 0, v0x7fb1e05601f0_0; 1 drivers
v0x7fb1e03395c0_29 .net v0x7fb1e03395c0 29, 31 0, v0x7fb1e0565190_0; 1 drivers
v0x7fb1e03395c0_30 .net v0x7fb1e03395c0 30, 31 0, v0x7fb1e056a130_0; 1 drivers
v0x7fb1e03395c0_31 .net v0x7fb1e03395c0 31, 31 0, v0x7fb1e056f0d0_0; 1 drivers
v0x7fb1e03395c0_32 .net v0x7fb1e03395c0 32, 31 0, v0x7fb1e05742e0_0; 1 drivers
v0x7fb1e03395c0_33 .net v0x7fb1e03395c0 33, 31 0, v0x7fb1e0579270_0; 1 drivers
v0x7fb1e03395c0_34 .net v0x7fb1e03395c0 34, 31 0, v0x7fb1e057e220_0; 1 drivers
v0x7fb1e03395c0_35 .net v0x7fb1e03395c0 35, 31 0, v0x7fb1e05831c0_0; 1 drivers
v0x7fb1e03395c0_36 .net v0x7fb1e03395c0 36, 31 0, v0x7fb1e0588180_0; 1 drivers
v0x7fb1e03395c0_37 .net v0x7fb1e03395c0 37, 31 0, v0x7fb1e058d120_0; 1 drivers
v0x7fb1e03395c0_38 .net v0x7fb1e03395c0 38, 31 0, v0x7fb1e05920c0_0; 1 drivers
v0x7fb1e03395c0_39 .net v0x7fb1e03395c0 39, 31 0, v0x7fb1e0597060_0; 1 drivers
v0x7fb1e03395c0_40 .net v0x7fb1e03395c0 40, 31 0, v0x7fb1e059c290_0; 1 drivers
v0x7fb1e03395c0_41 .net v0x7fb1e03395c0 41, 31 0, v0x7fb1e05a1020_0; 1 drivers
v0x7fb1e03395c0_42 .net v0x7fb1e03395c0 42, 31 0, v0x7fb1e05a5fd0_0; 1 drivers
v0x7fb1e03395c0_43 .net v0x7fb1e03395c0 43, 31 0, v0x7fb1e05aaf70_0; 1 drivers
v0x7fb1e03395c0_44 .net v0x7fb1e03395c0 44, 31 0, v0x7fb1e05aff30_0; 1 drivers
v0x7fb1e03395c0_45 .net v0x7fb1e03395c0 45, 31 0, v0x7fb1e05b4ed0_0; 1 drivers
v0x7fb1e03395c0_46 .net v0x7fb1e03395c0 46, 31 0, v0x7fb1e05b9e70_0; 1 drivers
v0x7fb1e03395c0_47 .net v0x7fb1e03395c0 47, 31 0, v0x7fb1e05bee10_0; 1 drivers
v0x7fb1e03395c0_48 .net v0x7fb1e03395c0 48, 31 0, v0x7fb1e05c4020_0; 1 drivers
v0x7fb1e03395c0_49 .net v0x7fb1e03395c0 49, 31 0, v0x7fb1e05c8fb0_0; 1 drivers
v0x7fb1e03395c0_50 .net v0x7fb1e03395c0 50, 31 0, v0x7fb1e05cdf60_0; 1 drivers
v0x7fb1e03395c0_51 .net v0x7fb1e03395c0 51, 31 0, v0x7fb1e05d2f00_0; 1 drivers
v0x7fb1e03395c0_52 .net v0x7fb1e03395c0 52, 31 0, v0x7fb1e05d7ec0_0; 1 drivers
v0x7fb1e03395c0_53 .net v0x7fb1e03395c0 53, 31 0, v0x7fb1e05dce60_0; 1 drivers
v0x7fb1e03395c0_54 .net v0x7fb1e03395c0 54, 31 0, v0x7fb1e05e1e00_0; 1 drivers
v0x7fb1e03395c0_55 .net v0x7fb1e03395c0 55, 31 0, v0x7fb1e05e6da0_0; 1 drivers
v0x7fb1e03395c0_56 .net v0x7fb1e03395c0 56, 31 0, v0x7fb1e05ebfb0_0; 1 drivers
v0x7fb1e03395c0_57 .net v0x7fb1e03395c0 57, 31 0, v0x7fb1e05f0f40_0; 1 drivers
v0x7fb1e03395c0_58 .net v0x7fb1e03395c0 58, 31 0, v0x7fb1e05f5ef0_0; 1 drivers
v0x7fb1e03395c0_59 .net v0x7fb1e03395c0 59, 31 0, v0x7fb1e05fae90_0; 1 drivers
v0x7fb1e03395c0_60 .net v0x7fb1e03395c0 60, 31 0, v0x7fb1e05ffe50_0; 1 drivers
v0x7fb1e03395c0_61 .net v0x7fb1e03395c0 61, 31 0, v0x7fb1e0608e70_0; 1 drivers
v0x7fb1e03395c0_62 .net v0x7fb1e03395c0 62, 31 0, v0x7fb1e060de10_0; 1 drivers
v0x7fb1e03395c0_63 .net v0x7fb1e03395c0 63, 31 0, v0x7fb1e0612db0_0; 1 drivers
v0x7fb1e03395c0_64 .net v0x7fb1e03395c0 64, 31 0, v0x7fb1e0617fc0_0; 1 drivers
v0x7fb1e03395c0_65 .net v0x7fb1e03395c0 65, 31 0, v0x7fb1e061cf50_0; 1 drivers
v0x7fb1e03395c0_66 .net v0x7fb1e03395c0 66, 31 0, v0x7fb1e0306930_0; 1 drivers
v0x7fb1e03395c0_67 .net v0x7fb1e03395c0 67, 31 0, v0x7fb1e030b920_0; 1 drivers
v0x7fb1e03395c0_68 .net v0x7fb1e03395c0 68, 31 0, v0x7fb1e0310930_0; 1 drivers
v0x7fb1e03395c0_69 .net v0x7fb1e03395c0 69, 31 0, v0x7fb1e03258b0_0; 1 drivers
v0x7fb1e03395c0_70 .net v0x7fb1e03395c0 70, 31 0, v0x7fb1e032a910_0; 1 drivers
v0x7fb1e03395c0_71 .net v0x7fb1e03395c0 71, 31 0, v0x7fb1e032f900_0; 1 drivers
v0x7fb1e03395c0_72 .net v0x7fb1e03395c0 72, 31 0, v0x7fb1e0333120_0; 1 drivers
v0x7fb1e03395c0_73 .net v0x7fb1e03395c0 73, 31 0, v0x7fb1e0333ad0_0; 1 drivers
v0x7fb1e03395c0_74 .net v0x7fb1e03395c0 74, 31 0, v0x7fb1e0334480_0; 1 drivers
v0x7fb1e03395c0_75 .net v0x7fb1e03395c0 75, 31 0, v0x7fb1e0334e30_0; 1 drivers
v0x7fb1e03395c0_76 .net v0x7fb1e03395c0 76, 31 0, v0x7fb1e03357e0_0; 1 drivers
v0x7fb1e03395c0_77 .net v0x7fb1e03395c0 77, 31 0, v0x7fb1e0336190_0; 1 drivers
v0x7fb1e03395c0_78 .net v0x7fb1e03395c0 78, 31 0, v0x7fb1e0336b40_0; 1 drivers
v0x7fb1e03395c0_79 .net v0x7fb1e03395c0 79, 31 0, v0x7fb1e03374f0_0; 1 drivers
v0x7fb1e0339d50_0 .net "sys_reset", 0 0, v0x7fb1e033abb0_0;  1 drivers
v0x7fb1e0339de0_0 .net "wgt_data_in", 63 0, L_0x7fb1e033c610;  alias, 1 drivers
v0x7fb1e0339e70_0 .var "wgt_data_in_reg", 63 0;
v0x7fb1e0339f00 .array "wgt_wire", 71 0;
v0x7fb1e0339f00_0 .net v0x7fb1e0339f00 0, 7 0, L_0x7fb1e0670be0; 1 drivers
v0x7fb1e0339f00_1 .net v0x7fb1e0339f00 1, 7 0, L_0x7fb1e0670ee0; 1 drivers
v0x7fb1e0339f00_2 .net v0x7fb1e0339f00 2, 7 0, L_0x7fb1e06711c0; 1 drivers
v0x7fb1e0339f00_3 .net v0x7fb1e0339f00 3, 7 0, L_0x7fb1e06714b0; 1 drivers
v0x7fb1e0339f00_4 .net v0x7fb1e0339f00 4, 7 0, L_0x7fb1e06717d0; 1 drivers
v0x7fb1e0339f00_5 .net v0x7fb1e0339f00 5, 7 0, L_0x7fb1e0671a60; 1 drivers
v0x7fb1e0339f00_6 .net v0x7fb1e0339f00 6, 7 0, L_0x7fb1e0671d60; 1 drivers
v0x7fb1e0339f00_7 .net v0x7fb1e0339f00 7, 7 0, L_0x7fb1e0672360; 1 drivers
v0x7fb1e0339f00_8 .net v0x7fb1e0339f00 8, 7 0, v0x7fb1df2f7150_0; 1 drivers
v0x7fb1e0339f00_9 .net v0x7fb1e0339f00 9, 7 0, v0x7fb1df2fc1e0_0; 1 drivers
v0x7fb1e0339f00_10 .net v0x7fb1e0339f00 10, 7 0, v0x7fb1e05052f0_0; 1 drivers
v0x7fb1e0339f00_11 .net v0x7fb1e0339f00 11, 7 0, v0x7fb1e050a300_0; 1 drivers
v0x7fb1e0339f00_12 .net v0x7fb1e0339f00 12, 7 0, v0x7fb1e050f410_0; 1 drivers
v0x7fb1e0339f00_13 .net v0x7fb1e0339f00 13, 7 0, v0x7fb1e05143c0_0; 1 drivers
v0x7fb1e0339f00_14 .net v0x7fb1e0339f00 14, 7 0, v0x7fb1e0519430_0; 1 drivers
v0x7fb1e0339f00_15 .net v0x7fb1e0339f00 15, 7 0, v0x7fb1e051e3a0_0; 1 drivers
v0x7fb1e0339f00_16 .net v0x7fb1e0339f00 16, 7 0, v0x7fb1e0523480_0; 1 drivers
v0x7fb1e0339f00_17 .net v0x7fb1e0339f00 17, 7 0, v0x7fb1e0528490_0; 1 drivers
v0x7fb1e0339f00_18 .net v0x7fb1e0339f00 18, 7 0, v0x7fb1e052d440_0; 1 drivers
v0x7fb1e0339f00_19 .net v0x7fb1e0339f00 19, 7 0, v0x7fb1e05321e0_0; 1 drivers
v0x7fb1e0339f00_20 .net v0x7fb1e0339f00 20, 7 0, v0x7fb1e05371a0_0; 1 drivers
v0x7fb1e0339f00_21 .net v0x7fb1e0339f00 21, 7 0, v0x7fb1e053c140_0; 1 drivers
v0x7fb1e0339f00_22 .net v0x7fb1e0339f00 22, 7 0, v0x7fb1e05410e0_0; 1 drivers
v0x7fb1e0339f00_23 .net v0x7fb1e0339f00 23, 7 0, v0x7fb1e0546080_0; 1 drivers
v0x7fb1e0339f00_24 .net v0x7fb1e0339f00 24, 7 0, v0x7fb1e054b0a0_0; 1 drivers
v0x7fb1e0339f00_25 .net v0x7fb1e0339f00 25, 7 0, v0x7fb1e0550130_0; 1 drivers
v0x7fb1e0339f00_26 .net v0x7fb1e0339f00 26, 7 0, v0x7fb1e05550e0_0; 1 drivers
v0x7fb1e0339f00_27 .net v0x7fb1e0339f00 27, 7 0, v0x7fb1e055a080_0; 1 drivers
v0x7fb1e0339f00_28 .net v0x7fb1e0339f00 28, 7 0, v0x7fb1e055f040_0; 1 drivers
v0x7fb1e0339f00_29 .net v0x7fb1e0339f00 29, 7 0, v0x7fb1e0563fe0_0; 1 drivers
v0x7fb1e0339f00_30 .net v0x7fb1e0339f00 30, 7 0, v0x7fb1e0568f80_0; 1 drivers
v0x7fb1e0339f00_31 .net v0x7fb1e0339f00 31, 7 0, v0x7fb1e056df20_0; 1 drivers
v0x7fb1e0339f00_32 .net v0x7fb1e0339f00 32, 7 0, v0x7fb1e0573130_0; 1 drivers
v0x7fb1e0339f00_33 .net v0x7fb1e0339f00 33, 7 0, v0x7fb1e05780c0_0; 1 drivers
v0x7fb1e0339f00_34 .net v0x7fb1e0339f00 34, 7 0, v0x7fb1e057d070_0; 1 drivers
v0x7fb1e0339f00_35 .net v0x7fb1e0339f00 35, 7 0, v0x7fb1e0582010_0; 1 drivers
v0x7fb1e0339f00_36 .net v0x7fb1e0339f00 36, 7 0, v0x7fb1e0586fd0_0; 1 drivers
v0x7fb1e0339f00_37 .net v0x7fb1e0339f00 37, 7 0, v0x7fb1e058bf70_0; 1 drivers
v0x7fb1e0339f00_38 .net v0x7fb1e0339f00 38, 7 0, v0x7fb1e0590f10_0; 1 drivers
v0x7fb1e0339f00_39 .net v0x7fb1e0339f00 39, 7 0, v0x7fb1e0595eb0_0; 1 drivers
v0x7fb1e0339f00_40 .net v0x7fb1e0339f00 40, 7 0, v0x7fb1e059b0e0_0; 1 drivers
v0x7fb1e0339f00_41 .net v0x7fb1e0339f00 41, 7 0, v0x7fb1e059fe70_0; 1 drivers
v0x7fb1e0339f00_42 .net v0x7fb1e0339f00 42, 7 0, v0x7fb1e05a4e20_0; 1 drivers
v0x7fb1e0339f00_43 .net v0x7fb1e0339f00 43, 7 0, v0x7fb1e05a9dc0_0; 1 drivers
v0x7fb1e0339f00_44 .net v0x7fb1e0339f00 44, 7 0, v0x7fb1e05aed80_0; 1 drivers
v0x7fb1e0339f00_45 .net v0x7fb1e0339f00 45, 7 0, v0x7fb1e05b3d20_0; 1 drivers
v0x7fb1e0339f00_46 .net v0x7fb1e0339f00 46, 7 0, v0x7fb1e05b8cc0_0; 1 drivers
v0x7fb1e0339f00_47 .net v0x7fb1e0339f00 47, 7 0, v0x7fb1e05bdc60_0; 1 drivers
v0x7fb1e0339f00_48 .net v0x7fb1e0339f00 48, 7 0, v0x7fb1e05c2e70_0; 1 drivers
v0x7fb1e0339f00_49 .net v0x7fb1e0339f00 49, 7 0, v0x7fb1e05c7e00_0; 1 drivers
v0x7fb1e0339f00_50 .net v0x7fb1e0339f00 50, 7 0, v0x7fb1e05ccdb0_0; 1 drivers
v0x7fb1e0339f00_51 .net v0x7fb1e0339f00 51, 7 0, v0x7fb1e05d1d50_0; 1 drivers
v0x7fb1e0339f00_52 .net v0x7fb1e0339f00 52, 7 0, v0x7fb1e05d6d10_0; 1 drivers
v0x7fb1e0339f00_53 .net v0x7fb1e0339f00 53, 7 0, v0x7fb1e05dbcb0_0; 1 drivers
v0x7fb1e0339f00_54 .net v0x7fb1e0339f00 54, 7 0, v0x7fb1e05e0c50_0; 1 drivers
v0x7fb1e0339f00_55 .net v0x7fb1e0339f00 55, 7 0, v0x7fb1e05e5bf0_0; 1 drivers
v0x7fb1e0339f00_56 .net v0x7fb1e0339f00 56, 7 0, v0x7fb1e05eae00_0; 1 drivers
v0x7fb1e0339f00_57 .net v0x7fb1e0339f00 57, 7 0, v0x7fb1e05efd90_0; 1 drivers
v0x7fb1e0339f00_58 .net v0x7fb1e0339f00 58, 7 0, v0x7fb1e05f4d40_0; 1 drivers
v0x7fb1e0339f00_59 .net v0x7fb1e0339f00 59, 7 0, v0x7fb1e05f9ce0_0; 1 drivers
v0x7fb1e0339f00_60 .net v0x7fb1e0339f00 60, 7 0, v0x7fb1e05feca0_0; 1 drivers
v0x7fb1e0339f00_61 .net v0x7fb1e0339f00 61, 7 0, v0x7fb1e0607cc0_0; 1 drivers
v0x7fb1e0339f00_62 .net v0x7fb1e0339f00 62, 7 0, v0x7fb1e060cc60_0; 1 drivers
v0x7fb1e0339f00_63 .net v0x7fb1e0339f00 63, 7 0, v0x7fb1e0611c00_0; 1 drivers
v0x7fb1e0339f00_64 .net v0x7fb1e0339f00 64, 7 0, L_0x7fb1e0665ed0; 1 drivers
v0x7fb1e0339f00_65 .net v0x7fb1e0339f00 65, 7 0, L_0x7fb1e0667640; 1 drivers
v0x7fb1e0339f00_66 .net v0x7fb1e0339f00 66, 7 0, L_0x7fb1e0668e90; 1 drivers
v0x7fb1e0339f00_67 .net v0x7fb1e0339f00 67, 7 0, L_0x7fb1e066a760; 1 drivers
v0x7fb1e0339f00_68 .net v0x7fb1e0339f00 68, 7 0, L_0x7fb1e066c030; 1 drivers
v0x7fb1e0339f00_69 .net v0x7fb1e0339f00 69, 7 0, L_0x7fb1e066d900; 1 drivers
v0x7fb1e0339f00_70 .net v0x7fb1e0339f00 70, 7 0, L_0x7fb1e066f1d0; 1 drivers
v0x7fb1e0339f00_71 .net v0x7fb1e0339f00 71, 7 0, L_0x7fb1e0670a60; 1 drivers
E_0x7fb1df2f60e0 .event posedge, v0x7fb1df2f6950_0;
L_0x7fb1e0670be0 .part v0x7fb1e0339e70_0, 0, 8;
L_0x7fb1e0670ca0 .part v0x7fb1e033a9c0_0, 0, 32;
L_0x7fb1e0670ee0 .part v0x7fb1e0339e70_0, 8, 8;
L_0x7fb1e0670fc0 .part v0x7fb1e033a9c0_0, 32, 32;
L_0x7fb1e06711c0 .part v0x7fb1e0339e70_0, 16, 8;
L_0x7fb1e0671290 .part v0x7fb1e033a9c0_0, 64, 32;
L_0x7fb1e06714b0 .part v0x7fb1e0339e70_0, 24, 8;
L_0x7fb1e06715d0 .part v0x7fb1e033a9c0_0, 96, 32;
L_0x7fb1e06717d0 .part v0x7fb1e0339e70_0, 32, 8;
L_0x7fb1e06718c0 .part v0x7fb1e033a9c0_0, 128, 32;
L_0x7fb1e0671a60 .part v0x7fb1e0339e70_0, 40, 8;
L_0x7fb1e0671b60 .part v0x7fb1e033a9c0_0, 160, 32;
L_0x7fb1e0671d60 .part v0x7fb1e0339e70_0, 48, 8;
L_0x7fb1e0671e70 .part v0x7fb1e033a9c0_0, 192, 32;
LS_0x7fb1e0672080_0_0 .concat8 [ 32 32 32 32], L_0x7fb1e0670b10, L_0x7fb1e0670e10, L_0x7fb1e06710f0, L_0x7fb1e0671420;
LS_0x7fb1e0672080_0_4 .concat8 [ 32 32 32 32], L_0x7fb1e0671700, L_0x7fb1e06719d0, L_0x7fb1e0671c90, L_0x7fb1e0671e00;
L_0x7fb1e0672080 .concat8 [ 128 128 0 0], LS_0x7fb1e0672080_0_0, LS_0x7fb1e0672080_0_4;
L_0x7fb1e0672360 .part v0x7fb1e0339e70_0, 56, 8;
L_0x7fb1e0672500 .part v0x7fb1e033a9c0_0, 224, 32;
L_0x7fb1e0672630 .part v0x7fb1e0338bd0_0, 0, 8;
L_0x7fb1e06726d0 .part v0x7fb1e0338bd0_0, 8, 8;
L_0x7fb1e0672850 .part v0x7fb1e0338bd0_0, 16, 8;
L_0x7fb1e06728f0 .part v0x7fb1e0338bd0_0, 24, 8;
L_0x7fb1e06727b0 .part v0x7fb1e0338bd0_0, 32, 8;
L_0x7fb1e0672a40 .part v0x7fb1e0338bd0_0, 40, 8;
L_0x7fb1e0672ba0 .part v0x7fb1e0338bd0_0, 48, 8;
L_0x7fb1e0672c40 .part v0x7fb1e0338bd0_0, 56, 8;
S_0x7fb1df2f6130 .scope generate, "genblk1[0]" "genblk1[0]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1df2f6310 .param/l "i" 0 3 35, +C4<00>;
S_0x7fb1df2f63b0 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1df2f6520 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1df2f65a0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1df2f63b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1df2f6760 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2f6950_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2f6a00_0 .net "in", 7 0, L_0x7fb1e0672630;  alias, 1 drivers
v0x7fb1df2f6aa0_0 .var "in_reg", 7 0;
v0x7fb1df2f6b30_0 .net "out", 7 0, v0x7fb1df2f6aa0_0;  alias, 1 drivers
v0x7fb1df2f6bc0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
E_0x7fb1df2f6900 .event posedge, v0x7fb1df2f6bc0_0, v0x7fb1df2f6950_0;
S_0x7fb1df2f6cc0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1df2f63b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1df2f6e90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2f7010_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2f70c0_0 .net "in", 7 0, L_0x7fb1e0670be0;  alias, 1 drivers
v0x7fb1df2f7150_0 .var "in_reg", 7 0;
v0x7fb1df2f71e0_0 .net "out", 7 0, v0x7fb1df2f7150_0;  alias, 1 drivers
v0x7fb1df2f7270_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1df2f7370 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1df2f63b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1df2f7530 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1df2f7570 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1df2f75b0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1df2f75f0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1df2f7630 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e033e170 .functor AND 1, L_0x7fb1e033e030, L_0x7fb1e033e0d0, C4<1>, C4<1>;
v0x7fb1df2fa3e0_0 .net *"_ivl_1", 0 0, L_0x7fb1e033cc40;  1 drivers
v0x7fb1df2fa4a0_0 .net *"_ivl_19", 0 0, L_0x7fb1e033e030;  1 drivers
v0x7fb1df2fa540_0 .net *"_ivl_2", 23 0, L_0x7fb1e033cd20;  1 drivers
v0x7fb1df2fa5f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e033e0d0;  1 drivers
v0x7fb1df2fa6a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e033d180;  1 drivers
v0x7fb1df2fa790_0 .net *"_ivl_8", 23 0, L_0x7fb1e033d220;  1 drivers
v0x7fb1df2fa840_0 .net "a_in", 31 0, L_0x7fb1e033d390;  1 drivers
v0x7fb1df2fa8e0_0 .net "act_data_in", 7 0, L_0x7fb1e0672630;  alias, 1 drivers
v0x7fb1df2fa990_0 .net "add_in", 31 0, L_0x7fb1e033db00;  1 drivers
v0x7fb1df2faaa0_0 .net "add_out", 31 0, L_0x7fb1e033dd10;  1 drivers
v0x7fb1df2fab80_0 .net "buffer_in", 31 0, L_0x7fb1e033df10;  1 drivers
v0x7fb1df2fac50_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2face0_0 .net "mul_out", 31 0, L_0x7fb1e033da60;  1 drivers
v0x7fb1df2fadb0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1df2fae40_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1df2faf10_0 .net "result_in", 31 0, L_0x7fb1e0670ca0;  alias, 1 drivers
v0x7fb1df2fafe0_0 .net "result_out", 31 0, v0x7fb1df2f8390_0;  alias, 1 drivers
v0x7fb1df2fb1b0_0 .net "w_in", 31 0, L_0x7fb1e033ce80;  1 drivers
v0x7fb1df2fb240_0 .net "w_load", 7 0, v0x7fb1df2f8a90_0;  1 drivers
v0x7fb1df2fb2d0_0 .net "w_mux", 7 0, L_0x7fb1e033d820;  1 drivers
v0x7fb1df2fb360_0 .net "wgt_data_in", 7 0, L_0x7fb1e0670be0;  alias, 1 drivers
L_0x7fb1e033cc40 .part L_0x7fb1e033d820, 7, 1;
LS_0x7fb1e033cd20_0_0 .concat [ 1 1 1 1], L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40;
LS_0x7fb1e033cd20_0_4 .concat [ 1 1 1 1], L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40;
LS_0x7fb1e033cd20_0_8 .concat [ 1 1 1 1], L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40;
LS_0x7fb1e033cd20_0_12 .concat [ 1 1 1 1], L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40;
LS_0x7fb1e033cd20_0_16 .concat [ 1 1 1 1], L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40;
LS_0x7fb1e033cd20_0_20 .concat [ 1 1 1 1], L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40, L_0x7fb1e033cc40;
LS_0x7fb1e033cd20_1_0 .concat [ 4 4 4 4], LS_0x7fb1e033cd20_0_0, LS_0x7fb1e033cd20_0_4, LS_0x7fb1e033cd20_0_8, LS_0x7fb1e033cd20_0_12;
LS_0x7fb1e033cd20_1_4 .concat [ 4 4 0 0], LS_0x7fb1e033cd20_0_16, LS_0x7fb1e033cd20_0_20;
L_0x7fb1e033cd20 .concat [ 16 8 0 0], LS_0x7fb1e033cd20_1_0, LS_0x7fb1e033cd20_1_4;
L_0x7fb1e033ce80 .concat [ 8 24 0 0], L_0x7fb1e033d820, L_0x7fb1e033cd20;
L_0x7fb1e033d180 .part L_0x7fb1e0672630, 7, 1;
LS_0x7fb1e033d220_0_0 .concat [ 1 1 1 1], L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180;
LS_0x7fb1e033d220_0_4 .concat [ 1 1 1 1], L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180;
LS_0x7fb1e033d220_0_8 .concat [ 1 1 1 1], L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180;
LS_0x7fb1e033d220_0_12 .concat [ 1 1 1 1], L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180;
LS_0x7fb1e033d220_0_16 .concat [ 1 1 1 1], L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180;
LS_0x7fb1e033d220_0_20 .concat [ 1 1 1 1], L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180, L_0x7fb1e033d180;
LS_0x7fb1e033d220_1_0 .concat [ 4 4 4 4], LS_0x7fb1e033d220_0_0, LS_0x7fb1e033d220_0_4, LS_0x7fb1e033d220_0_8, LS_0x7fb1e033d220_0_12;
LS_0x7fb1e033d220_1_4 .concat [ 4 4 0 0], LS_0x7fb1e033d220_0_16, LS_0x7fb1e033d220_0_20;
L_0x7fb1e033d220 .concat [ 16 8 0 0], LS_0x7fb1e033d220_1_0, LS_0x7fb1e033d220_1_4;
L_0x7fb1e033d390 .concat [ 8 24 0 0], L_0x7fb1e0672630, L_0x7fb1e033d220;
L_0x7fb1e033d780 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e033d9c0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e033dc20 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e033e030 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e033e0d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1df2f79c0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1df2f7370;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1df2f7b80 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2f7c90_0 .net "a", 31 0, L_0x7fb1e033da60;  alias, 1 drivers
v0x7fb1df2f7d50_0 .net "b", 31 0, L_0x7fb1e033db00;  alias, 1 drivers
v0x7fb1df2f7df0_0 .net "out", 31 0, L_0x7fb1e033dd10;  alias, 1 drivers
L_0x7fb1e033dd10 .arith/sum 32, L_0x7fb1e033da60, L_0x7fb1e033db00;
S_0x7fb1df2f7e90 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1df2f7370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1df2f8060 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2f8220_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2f8300_0 .net "in", 31 0, L_0x7fb1e033df10;  alias, 1 drivers
v0x7fb1df2f8390_0 .var "in_reg", 31 0;
v0x7fb1df2f8420_0 .net "out", 31 0, v0x7fb1df2f8390_0;  alias, 1 drivers
v0x7fb1df2f84b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1df2f81e0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1df2f6950_0;
S_0x7fb1df2f85a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1df2f7370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1df2f8760 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2f8940_0 .net "clk", 0 0, L_0x7fb1e033d780;  1 drivers
v0x7fb1df2f89f0_0 .net "in", 7 0, L_0x7fb1e0670be0;  alias, 1 drivers
v0x7fb1df2f8a90_0 .var "in_reg", 7 0;
v0x7fb1df2f8b20_0 .net "out", 7 0, v0x7fb1df2f8a90_0;  alias, 1 drivers
v0x7fb1df2f8bb0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1df2f8900 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1df2f8940_0;
S_0x7fb1df2f8cb0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1df2f7370;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1df2f8e70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2f8fe0_0 .net "a", 31 0, L_0x7fb1e033d390;  alias, 1 drivers
v0x7fb1df2f90a0_0 .net "b", 31 0, L_0x7fb1e033ce80;  alias, 1 drivers
v0x7fb1df2f9140_0 .net "out", 31 0, L_0x7fb1e033da60;  alias, 1 drivers
L_0x7fb1e033da60 .arith/mult 32, L_0x7fb1e033d390, L_0x7fb1e033ce80;
S_0x7fb1df2f91e0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1df2f7370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1df2f93e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2f9540_0 .net "input_a", 31 0, L_0x7fb1e0670ca0;  alias, 1 drivers
v0x7fb1df2f9600_0 .net "input_b", 31 0, v0x7fb1df2f8390_0;  alias, 1 drivers
v0x7fb1df2f96a0_0 .net "result", 31 0, L_0x7fb1e033db00;  alias, 1 drivers
v0x7fb1df2f9730_0 .net "select_bit", 0 0, L_0x7fb1e033dc20;  1 drivers
L_0x7fb1e033db00 .functor MUXZ 32, L_0x7fb1e0670ca0, v0x7fb1df2f8390_0, L_0x7fb1e033dc20, C4<>;
S_0x7fb1df2f97f0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1df2f7370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1df2f99b0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2f9b30_0 .net "input_a", 31 0, L_0x7fb1e033dd10;  alias, 1 drivers
v0x7fb1df2f9c00_0 .net "input_b", 31 0, L_0x7fb1e0670ca0;  alias, 1 drivers
v0x7fb1df2f9c90_0 .net "result", 31 0, L_0x7fb1e033df10;  alias, 1 drivers
v0x7fb1df2f9d20_0 .net "select_bit", 0 0, L_0x7fb1e033e170;  1 drivers
L_0x7fb1e033df10 .functor MUXZ 32, L_0x7fb1e033dd10, L_0x7fb1e0670ca0, L_0x7fb1e033e170, C4<>;
S_0x7fb1df2f9de0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1df2f7370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1df2f9fa0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2fa120_0 .net "input_a", 7 0, v0x7fb1df2f8a90_0;  alias, 1 drivers
v0x7fb1df2fa1f0_0 .net "input_b", 7 0, L_0x7fb1e0670be0;  alias, 1 drivers
v0x7fb1df2fa280_0 .net "result", 7 0, L_0x7fb1e033d820;  alias, 1 drivers
v0x7fb1df2fa310_0 .net "select_bit", 0 0, L_0x7fb1e033d9c0;  1 drivers
L_0x7fb1e033d820 .functor MUXZ 8, v0x7fb1df2f8a90_0, L_0x7fb1e0670be0, L_0x7fb1e033d9c0, C4<>;
S_0x7fb1df2fb420 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1df2f78d0 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1df2fb650 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1df2fb420;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1df2fb810 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2fb9b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2fba50_0 .net "in", 7 0, v0x7fb1df2f6aa0_0;  alias, 1 drivers
v0x7fb1df2fbaf0_0 .var "in_reg", 7 0;
v0x7fb1df2fbb80_0 .net "out", 7 0, v0x7fb1df2fbaf0_0;  alias, 1 drivers
v0x7fb1df2fbc30_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1df2fbd60 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1df2fb420;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1df2fbf30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2fc0b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2fc140_0 .net "in", 7 0, L_0x7fb1e0670ee0;  alias, 1 drivers
v0x7fb1df2fc1e0_0 .var "in_reg", 7 0;
v0x7fb1df2fc270_0 .net "out", 7 0, v0x7fb1df2fc1e0_0;  alias, 1 drivers
v0x7fb1df2fc300_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1df2fc3f0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1df2fb420;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1df2fc5b0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1df2fc5f0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1df2fc630 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1df2fc670 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1df2fc6b0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e033fb90 .functor AND 1, L_0x7fb1e033fa10, L_0x7fb1e033fad0, C4<1>, C4<1>;
v0x7fb1df2ff410_0 .net *"_ivl_1", 0 0, L_0x7fb1e033e4f0;  1 drivers
v0x7fb1df2ff4d0_0 .net *"_ivl_19", 0 0, L_0x7fb1e033fa10;  1 drivers
v0x7fb1df2ff570_0 .net *"_ivl_2", 23 0, L_0x7fb1e033e5e0;  1 drivers
v0x7fb1df2ff620_0 .net *"_ivl_21", 0 0, L_0x7fb1e033fad0;  1 drivers
v0x7fb1df2ff6d0_0 .net *"_ivl_7", 0 0, L_0x7fb1e033eb30;  1 drivers
v0x7fb1df2ff7c0_0 .net *"_ivl_8", 23 0, L_0x7fb1e033ebd0;  1 drivers
v0x7fb1df2ff870_0 .net "a_in", 31 0, L_0x7fb1e033ed40;  1 drivers
v0x7fb1df2ff910_0 .net "act_data_in", 7 0, v0x7fb1df2f6aa0_0;  alias, 1 drivers
v0x7fb1df2ff9e0_0 .net "add_in", 31 0, L_0x7fb1e033f4b0;  1 drivers
v0x7fb1df2ffaf0_0 .net "add_out", 31 0, L_0x7fb1e033f6b0;  1 drivers
v0x7fb1df2ffbc0_0 .net "buffer_in", 31 0, L_0x7fb1e033f8b0;  1 drivers
v0x7fb1df2ffc90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2ffd20_0 .net "mul_out", 31 0, L_0x7fb1e033f410;  1 drivers
v0x7fb1df2ffdf0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1df2ffe80_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1df2fff10_0 .net "result_in", 31 0, L_0x7fb1e0670fc0;  alias, 1 drivers
v0x7fb1e0504080_0 .net "result_out", 31 0, v0x7fb1df2fd390_0;  alias, 1 drivers
v0x7fb1e0504250_0 .net "w_in", 31 0, L_0x7fb1e033e830;  1 drivers
v0x7fb1e05042e0_0 .net "w_load", 7 0, v0x7fb1df2fda90_0;  1 drivers
v0x7fb1e0504370_0 .net "w_mux", 7 0, L_0x7fb1e033f1d0;  1 drivers
v0x7fb1e0504400_0 .net "wgt_data_in", 7 0, L_0x7fb1e0670ee0;  alias, 1 drivers
L_0x7fb1e033e4f0 .part L_0x7fb1e033f1d0, 7, 1;
LS_0x7fb1e033e5e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0;
LS_0x7fb1e033e5e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0;
LS_0x7fb1e033e5e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0;
LS_0x7fb1e033e5e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0;
LS_0x7fb1e033e5e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0;
LS_0x7fb1e033e5e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0, L_0x7fb1e033e4f0;
LS_0x7fb1e033e5e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e033e5e0_0_0, LS_0x7fb1e033e5e0_0_4, LS_0x7fb1e033e5e0_0_8, LS_0x7fb1e033e5e0_0_12;
LS_0x7fb1e033e5e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e033e5e0_0_16, LS_0x7fb1e033e5e0_0_20;
L_0x7fb1e033e5e0 .concat [ 16 8 0 0], LS_0x7fb1e033e5e0_1_0, LS_0x7fb1e033e5e0_1_4;
L_0x7fb1e033e830 .concat [ 8 24 0 0], L_0x7fb1e033f1d0, L_0x7fb1e033e5e0;
L_0x7fb1e033eb30 .part v0x7fb1df2f6aa0_0, 7, 1;
LS_0x7fb1e033ebd0_0_0 .concat [ 1 1 1 1], L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30;
LS_0x7fb1e033ebd0_0_4 .concat [ 1 1 1 1], L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30;
LS_0x7fb1e033ebd0_0_8 .concat [ 1 1 1 1], L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30;
LS_0x7fb1e033ebd0_0_12 .concat [ 1 1 1 1], L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30;
LS_0x7fb1e033ebd0_0_16 .concat [ 1 1 1 1], L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30;
LS_0x7fb1e033ebd0_0_20 .concat [ 1 1 1 1], L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30, L_0x7fb1e033eb30;
LS_0x7fb1e033ebd0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e033ebd0_0_0, LS_0x7fb1e033ebd0_0_4, LS_0x7fb1e033ebd0_0_8, LS_0x7fb1e033ebd0_0_12;
LS_0x7fb1e033ebd0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e033ebd0_0_16, LS_0x7fb1e033ebd0_0_20;
L_0x7fb1e033ebd0 .concat [ 16 8 0 0], LS_0x7fb1e033ebd0_1_0, LS_0x7fb1e033ebd0_1_4;
L_0x7fb1e033ed40 .concat [ 8 24 0 0], v0x7fb1df2f6aa0_0, L_0x7fb1e033ebd0;
L_0x7fb1e033f130 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e033f370 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e033f5d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e033fa10 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e033fad0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1df2fca40 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1df2fc3f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1df2fcc00 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2fcd10_0 .net "a", 31 0, L_0x7fb1e033f410;  alias, 1 drivers
v0x7fb1df2fcdd0_0 .net "b", 31 0, L_0x7fb1e033f4b0;  alias, 1 drivers
v0x7fb1df2fce70_0 .net "out", 31 0, L_0x7fb1e033f6b0;  alias, 1 drivers
L_0x7fb1e033f6b0 .arith/sum 32, L_0x7fb1e033f410, L_0x7fb1e033f4b0;
S_0x7fb1df2fcf10 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1df2fc3f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1df2fd0e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2fd260_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1df2fd2f0_0 .net "in", 31 0, L_0x7fb1e033f8b0;  alias, 1 drivers
v0x7fb1df2fd390_0 .var "in_reg", 31 0;
v0x7fb1df2fd420_0 .net "out", 31 0, v0x7fb1df2fd390_0;  alias, 1 drivers
v0x7fb1df2fd4b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1df2fd5a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1df2fc3f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1df2fd760 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2fd940_0 .net "clk", 0 0, L_0x7fb1e033f130;  1 drivers
v0x7fb1df2fd9f0_0 .net "in", 7 0, L_0x7fb1e0670ee0;  alias, 1 drivers
v0x7fb1df2fda90_0 .var "in_reg", 7 0;
v0x7fb1df2fdb20_0 .net "out", 7 0, v0x7fb1df2fda90_0;  alias, 1 drivers
v0x7fb1df2fdbb0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1df2fd900 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1df2fd940_0;
S_0x7fb1df2fdd20 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1df2fc3f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1df2faed0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2fe010_0 .net "a", 31 0, L_0x7fb1e033ed40;  alias, 1 drivers
v0x7fb1df2fe0d0_0 .net "b", 31 0, L_0x7fb1e033e830;  alias, 1 drivers
v0x7fb1df2fe170_0 .net "out", 31 0, L_0x7fb1e033f410;  alias, 1 drivers
L_0x7fb1e033f410 .arith/mult 32, L_0x7fb1e033ed40, L_0x7fb1e033e830;
S_0x7fb1df2fe210 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1df2fc3f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1df2fe410 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2fe570_0 .net "input_a", 31 0, L_0x7fb1e0670fc0;  alias, 1 drivers
v0x7fb1df2fe630_0 .net "input_b", 31 0, v0x7fb1df2fd390_0;  alias, 1 drivers
v0x7fb1df2fe6d0_0 .net "result", 31 0, L_0x7fb1e033f4b0;  alias, 1 drivers
v0x7fb1df2fe760_0 .net "select_bit", 0 0, L_0x7fb1e033f5d0;  1 drivers
L_0x7fb1e033f4b0 .functor MUXZ 32, L_0x7fb1e0670fc0, v0x7fb1df2fd390_0, L_0x7fb1e033f5d0, C4<>;
S_0x7fb1df2fe820 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1df2fc3f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1df2fe9e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1df2feb60_0 .net "input_a", 31 0, L_0x7fb1e033f6b0;  alias, 1 drivers
v0x7fb1df2fec30_0 .net "input_b", 31 0, L_0x7fb1e0670fc0;  alias, 1 drivers
v0x7fb1df2fecc0_0 .net "result", 31 0, L_0x7fb1e033f8b0;  alias, 1 drivers
v0x7fb1df2fed50_0 .net "select_bit", 0 0, L_0x7fb1e033fb90;  1 drivers
L_0x7fb1e033f8b0 .functor MUXZ 32, L_0x7fb1e033f6b0, L_0x7fb1e0670fc0, L_0x7fb1e033fb90, C4<>;
S_0x7fb1df2fee10 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1df2fc3f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1df2fefd0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1df2ff150_0 .net "input_a", 7 0, v0x7fb1df2fda90_0;  alias, 1 drivers
v0x7fb1df2ff220_0 .net "input_b", 7 0, L_0x7fb1e0670ee0;  alias, 1 drivers
v0x7fb1df2ff2b0_0 .net "result", 7 0, L_0x7fb1e033f1d0;  alias, 1 drivers
v0x7fb1df2ff340_0 .net "select_bit", 0 0, L_0x7fb1e033f370;  1 drivers
L_0x7fb1e033f1d0 .functor MUXZ 8, v0x7fb1df2fda90_0, L_0x7fb1e0670ee0, L_0x7fb1e033f370, C4<>;
S_0x7fb1e05044c0 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1df2fc950 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e0504700 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05044c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05048c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0504a60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0504c00_0 .net "in", 7 0, v0x7fb1df2fbaf0_0;  alias, 1 drivers
v0x7fb1e0504c90_0 .var "in_reg", 7 0;
v0x7fb1e0504d20_0 .net "out", 7 0, v0x7fb1e0504c90_0;  alias, 1 drivers
v0x7fb1e0504db0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0504ec0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05044c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1df2fbd00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05051c0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0505250_0 .net "in", 7 0, L_0x7fb1e06711c0;  alias, 1 drivers
v0x7fb1e05052f0_0 .var "in_reg", 7 0;
v0x7fb1e0505380_0 .net "out", 7 0, v0x7fb1e05052f0_0;  alias, 1 drivers
v0x7fb1e0505410_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0505500 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05044c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05056c0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0505700 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0505740 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0505780 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05057c0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0341690 .functor AND 1, L_0x7fb1e0341510, L_0x7fb1e03415d0, C4<1>, C4<1>;
v0x7fb1e05084e0_0 .net *"_ivl_1", 0 0, L_0x7fb1e033ffd0;  1 drivers
v0x7fb1e05085a0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0341510;  1 drivers
v0x7fb1e0508640_0 .net *"_ivl_2", 23 0, L_0x7fb1e03400e0;  1 drivers
v0x7fb1e05086f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e03415d0;  1 drivers
v0x7fb1e05087a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0340630;  1 drivers
v0x7fb1e0508890_0 .net *"_ivl_8", 23 0, L_0x7fb1e03406d0;  1 drivers
v0x7fb1e0508940_0 .net "a_in", 31 0, L_0x7fb1e0340840;  1 drivers
v0x7fb1e05089e0_0 .net "act_data_in", 7 0, v0x7fb1df2fbaf0_0;  alias, 1 drivers
v0x7fb1e0508ab0_0 .net "add_in", 31 0, L_0x7fb1e0340fb0;  1 drivers
v0x7fb1e0508bc0_0 .net "add_out", 31 0, L_0x7fb1e03411b0;  1 drivers
v0x7fb1e0508c90_0 .net "buffer_in", 31 0, L_0x7fb1e03413b0;  1 drivers
v0x7fb1e0508d60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0508df0_0 .net "mul_out", 31 0, L_0x7fb1e0340f10;  1 drivers
v0x7fb1e0508ec0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0508f90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0509120_0 .net "result_in", 31 0, L_0x7fb1e0671290;  alias, 1 drivers
v0x7fb1e05091f0_0 .net "result_out", 31 0, v0x7fb1e05064a0_0;  alias, 1 drivers
v0x7fb1e0509380_0 .net "w_in", 31 0, L_0x7fb1e0340330;  1 drivers
v0x7fb1e0509410_0 .net "w_load", 7 0, v0x7fb1e0506ba0_0;  1 drivers
v0x7fb1e05094a0_0 .net "w_mux", 7 0, L_0x7fb1e0340cd0;  1 drivers
v0x7fb1e0509530_0 .net "wgt_data_in", 7 0, L_0x7fb1e06711c0;  alias, 1 drivers
L_0x7fb1e033ffd0 .part L_0x7fb1e0340cd0, 7, 1;
LS_0x7fb1e03400e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0;
LS_0x7fb1e03400e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0;
LS_0x7fb1e03400e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0;
LS_0x7fb1e03400e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0;
LS_0x7fb1e03400e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0;
LS_0x7fb1e03400e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0, L_0x7fb1e033ffd0;
LS_0x7fb1e03400e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03400e0_0_0, LS_0x7fb1e03400e0_0_4, LS_0x7fb1e03400e0_0_8, LS_0x7fb1e03400e0_0_12;
LS_0x7fb1e03400e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03400e0_0_16, LS_0x7fb1e03400e0_0_20;
L_0x7fb1e03400e0 .concat [ 16 8 0 0], LS_0x7fb1e03400e0_1_0, LS_0x7fb1e03400e0_1_4;
L_0x7fb1e0340330 .concat [ 8 24 0 0], L_0x7fb1e0340cd0, L_0x7fb1e03400e0;
L_0x7fb1e0340630 .part v0x7fb1df2fbaf0_0, 7, 1;
LS_0x7fb1e03406d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630;
LS_0x7fb1e03406d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630;
LS_0x7fb1e03406d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630;
LS_0x7fb1e03406d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630;
LS_0x7fb1e03406d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630;
LS_0x7fb1e03406d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630, L_0x7fb1e0340630;
LS_0x7fb1e03406d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03406d0_0_0, LS_0x7fb1e03406d0_0_4, LS_0x7fb1e03406d0_0_8, LS_0x7fb1e03406d0_0_12;
LS_0x7fb1e03406d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03406d0_0_16, LS_0x7fb1e03406d0_0_20;
L_0x7fb1e03406d0 .concat [ 16 8 0 0], LS_0x7fb1e03406d0_1_0, LS_0x7fb1e03406d0_1_4;
L_0x7fb1e0340840 .concat [ 8 24 0 0], v0x7fb1df2fbaf0_0, L_0x7fb1e03406d0;
L_0x7fb1e0340c30 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0340e70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03410d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0341510 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03415d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0505b50 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0505500;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0505d10 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0505e20_0 .net "a", 31 0, L_0x7fb1e0340f10;  alias, 1 drivers
v0x7fb1e0505ee0_0 .net "b", 31 0, L_0x7fb1e0340fb0;  alias, 1 drivers
v0x7fb1e0505f80_0 .net "out", 31 0, L_0x7fb1e03411b0;  alias, 1 drivers
L_0x7fb1e03411b0 .arith/sum 32, L_0x7fb1e0340f10, L_0x7fb1e0340fb0;
S_0x7fb1e0506020 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0505500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05061f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0506370_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0506400_0 .net "in", 31 0, L_0x7fb1e03413b0;  alias, 1 drivers
v0x7fb1e05064a0_0 .var "in_reg", 31 0;
v0x7fb1e0506530_0 .net "out", 31 0, v0x7fb1e05064a0_0;  alias, 1 drivers
v0x7fb1e05065c0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05066b0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0505500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0506870 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0506a50_0 .net "clk", 0 0, L_0x7fb1e0340c30;  1 drivers
v0x7fb1e0506b00_0 .net "in", 7 0, L_0x7fb1e06711c0;  alias, 1 drivers
v0x7fb1e0506ba0_0 .var "in_reg", 7 0;
v0x7fb1e0506c30_0 .net "out", 7 0, v0x7fb1e0506ba0_0;  alias, 1 drivers
v0x7fb1e0506cc0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0506a10 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0506a50_0;
S_0x7fb1e0506db0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0505500;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0506f70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05070e0_0 .net "a", 31 0, L_0x7fb1e0340840;  alias, 1 drivers
v0x7fb1e05071a0_0 .net "b", 31 0, L_0x7fb1e0340330;  alias, 1 drivers
v0x7fb1e0507240_0 .net "out", 31 0, L_0x7fb1e0340f10;  alias, 1 drivers
L_0x7fb1e0340f10 .arith/mult 32, L_0x7fb1e0340840, L_0x7fb1e0340330;
S_0x7fb1e05072e0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0505500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05074e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0507640_0 .net "input_a", 31 0, L_0x7fb1e0671290;  alias, 1 drivers
v0x7fb1e0507700_0 .net "input_b", 31 0, v0x7fb1e05064a0_0;  alias, 1 drivers
v0x7fb1e05077a0_0 .net "result", 31 0, L_0x7fb1e0340fb0;  alias, 1 drivers
v0x7fb1e0507830_0 .net "select_bit", 0 0, L_0x7fb1e03410d0;  1 drivers
L_0x7fb1e0340fb0 .functor MUXZ 32, L_0x7fb1e0671290, v0x7fb1e05064a0_0, L_0x7fb1e03410d0, C4<>;
S_0x7fb1e05078f0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0505500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0507ab0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0507c30_0 .net "input_a", 31 0, L_0x7fb1e03411b0;  alias, 1 drivers
v0x7fb1e0507d00_0 .net "input_b", 31 0, L_0x7fb1e0671290;  alias, 1 drivers
v0x7fb1e0507d90_0 .net "result", 31 0, L_0x7fb1e03413b0;  alias, 1 drivers
v0x7fb1e0507e20_0 .net "select_bit", 0 0, L_0x7fb1e0341690;  1 drivers
L_0x7fb1e03413b0 .functor MUXZ 32, L_0x7fb1e03411b0, L_0x7fb1e0671290, L_0x7fb1e0341690, C4<>;
S_0x7fb1e0507ee0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0505500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05080a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0508220_0 .net "input_a", 7 0, v0x7fb1e0506ba0_0;  alias, 1 drivers
v0x7fb1e05082f0_0 .net "input_b", 7 0, L_0x7fb1e06711c0;  alias, 1 drivers
v0x7fb1e0508380_0 .net "result", 7 0, L_0x7fb1e0340cd0;  alias, 1 drivers
v0x7fb1e0508410_0 .net "select_bit", 0 0, L_0x7fb1e0340e70;  1 drivers
L_0x7fb1e0340cd0 .functor MUXZ 8, v0x7fb1e0506ba0_0, L_0x7fb1e06711c0, L_0x7fb1e0340e70, C4<>;
S_0x7fb1e05095c0 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1e0505a60 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e05097d0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05095c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0509990 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0509b30_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0509bd0_0 .net "in", 7 0, v0x7fb1e0504c90_0;  alias, 1 drivers
v0x7fb1e0509c70_0 .var "in_reg", 7 0;
v0x7fb1e0509d00_0 .net "out", 7 0, v0x7fb1e0509c70_0;  alias, 1 drivers
v0x7fb1e0509d90_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0509e80 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05095c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e050a050 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e050a1d0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e050a260_0 .net "in", 7 0, L_0x7fb1e06714b0;  alias, 1 drivers
v0x7fb1e050a300_0 .var "in_reg", 7 0;
v0x7fb1e050a390_0 .net "out", 7 0, v0x7fb1e050a300_0;  alias, 1 drivers
v0x7fb1e050a420_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e050a510 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05095c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e050a6d0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e050a710 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e050a750 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e050a790 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e050a7d0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0343190 .functor AND 1, L_0x7fb1e0343010, L_0x7fb1e03430d0, C4<1>, C4<1>;
v0x7fb1e050d4f0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0341ad0;  1 drivers
v0x7fb1e050d5b0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0343010;  1 drivers
v0x7fb1e050d650_0 .net *"_ivl_2", 23 0, L_0x7fb1e0341be0;  1 drivers
v0x7fb1e050d700_0 .net *"_ivl_21", 0 0, L_0x7fb1e03430d0;  1 drivers
v0x7fb1e050d7b0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0342130;  1 drivers
v0x7fb1e050d8a0_0 .net *"_ivl_8", 23 0, L_0x7fb1e03421d0;  1 drivers
v0x7fb1e050d950_0 .net "a_in", 31 0, L_0x7fb1e0342340;  1 drivers
v0x7fb1e050d9f0_0 .net "act_data_in", 7 0, v0x7fb1e0504c90_0;  alias, 1 drivers
v0x7fb1e050dac0_0 .net "add_in", 31 0, L_0x7fb1e0342ab0;  1 drivers
v0x7fb1e050dbd0_0 .net "add_out", 31 0, L_0x7fb1e0342cb0;  1 drivers
v0x7fb1e050dca0_0 .net "buffer_in", 31 0, L_0x7fb1e0342eb0;  1 drivers
v0x7fb1e050dd70_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e050de00_0 .net "mul_out", 31 0, L_0x7fb1e0342a10;  1 drivers
v0x7fb1e050ded0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e050df60_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e050dff0_0 .net "result_in", 31 0, L_0x7fb1e06715d0;  alias, 1 drivers
v0x7fb1e050e0c0_0 .net "result_out", 31 0, v0x7fb1e050b4b0_0;  alias, 1 drivers
v0x7fb1e050e290_0 .net "w_in", 31 0, L_0x7fb1e0341e30;  1 drivers
v0x7fb1e050e320_0 .net "w_load", 7 0, v0x7fb1e050bbb0_0;  1 drivers
v0x7fb1e050e3b0_0 .net "w_mux", 7 0, L_0x7fb1e03427d0;  1 drivers
v0x7fb1e050e440_0 .net "wgt_data_in", 7 0, L_0x7fb1e06714b0;  alias, 1 drivers
L_0x7fb1e0341ad0 .part L_0x7fb1e03427d0, 7, 1;
LS_0x7fb1e0341be0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0;
LS_0x7fb1e0341be0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0;
LS_0x7fb1e0341be0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0;
LS_0x7fb1e0341be0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0;
LS_0x7fb1e0341be0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0;
LS_0x7fb1e0341be0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0, L_0x7fb1e0341ad0;
LS_0x7fb1e0341be0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0341be0_0_0, LS_0x7fb1e0341be0_0_4, LS_0x7fb1e0341be0_0_8, LS_0x7fb1e0341be0_0_12;
LS_0x7fb1e0341be0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0341be0_0_16, LS_0x7fb1e0341be0_0_20;
L_0x7fb1e0341be0 .concat [ 16 8 0 0], LS_0x7fb1e0341be0_1_0, LS_0x7fb1e0341be0_1_4;
L_0x7fb1e0341e30 .concat [ 8 24 0 0], L_0x7fb1e03427d0, L_0x7fb1e0341be0;
L_0x7fb1e0342130 .part v0x7fb1e0504c90_0, 7, 1;
LS_0x7fb1e03421d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130;
LS_0x7fb1e03421d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130;
LS_0x7fb1e03421d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130;
LS_0x7fb1e03421d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130;
LS_0x7fb1e03421d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130;
LS_0x7fb1e03421d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130, L_0x7fb1e0342130;
LS_0x7fb1e03421d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03421d0_0_0, LS_0x7fb1e03421d0_0_4, LS_0x7fb1e03421d0_0_8, LS_0x7fb1e03421d0_0_12;
LS_0x7fb1e03421d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03421d0_0_16, LS_0x7fb1e03421d0_0_20;
L_0x7fb1e03421d0 .concat [ 16 8 0 0], LS_0x7fb1e03421d0_1_0, LS_0x7fb1e03421d0_1_4;
L_0x7fb1e0342340 .concat [ 8 24 0 0], v0x7fb1e0504c90_0, L_0x7fb1e03421d0;
L_0x7fb1e0342730 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0342970 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0342bd0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0343010 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03430d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e050ab60 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e050a510;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e050ad20 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e050ae30_0 .net "a", 31 0, L_0x7fb1e0342a10;  alias, 1 drivers
v0x7fb1e050aef0_0 .net "b", 31 0, L_0x7fb1e0342ab0;  alias, 1 drivers
v0x7fb1e050af90_0 .net "out", 31 0, L_0x7fb1e0342cb0;  alias, 1 drivers
L_0x7fb1e0342cb0 .arith/sum 32, L_0x7fb1e0342a10, L_0x7fb1e0342ab0;
S_0x7fb1e050b030 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e050a510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e050b200 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e050b380_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e050b410_0 .net "in", 31 0, L_0x7fb1e0342eb0;  alias, 1 drivers
v0x7fb1e050b4b0_0 .var "in_reg", 31 0;
v0x7fb1e050b540_0 .net "out", 31 0, v0x7fb1e050b4b0_0;  alias, 1 drivers
v0x7fb1e050b5d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e050b6c0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e050a510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e050b880 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e050ba60_0 .net "clk", 0 0, L_0x7fb1e0342730;  1 drivers
v0x7fb1e050bb10_0 .net "in", 7 0, L_0x7fb1e06714b0;  alias, 1 drivers
v0x7fb1e050bbb0_0 .var "in_reg", 7 0;
v0x7fb1e050bc40_0 .net "out", 7 0, v0x7fb1e050bbb0_0;  alias, 1 drivers
v0x7fb1e050bcd0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e050ba20 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e050ba60_0;
S_0x7fb1e050bdc0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e050a510;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e050bf80 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e050c0f0_0 .net "a", 31 0, L_0x7fb1e0342340;  alias, 1 drivers
v0x7fb1e050c1b0_0 .net "b", 31 0, L_0x7fb1e0341e30;  alias, 1 drivers
v0x7fb1e050c250_0 .net "out", 31 0, L_0x7fb1e0342a10;  alias, 1 drivers
L_0x7fb1e0342a10 .arith/mult 32, L_0x7fb1e0342340, L_0x7fb1e0341e30;
S_0x7fb1e050c2f0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e050a510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e050c4f0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e050c650_0 .net "input_a", 31 0, L_0x7fb1e06715d0;  alias, 1 drivers
v0x7fb1e050c710_0 .net "input_b", 31 0, v0x7fb1e050b4b0_0;  alias, 1 drivers
v0x7fb1e050c7b0_0 .net "result", 31 0, L_0x7fb1e0342ab0;  alias, 1 drivers
v0x7fb1e050c840_0 .net "select_bit", 0 0, L_0x7fb1e0342bd0;  1 drivers
L_0x7fb1e0342ab0 .functor MUXZ 32, L_0x7fb1e06715d0, v0x7fb1e050b4b0_0, L_0x7fb1e0342bd0, C4<>;
S_0x7fb1e050c900 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e050a510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e050cac0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e050cc40_0 .net "input_a", 31 0, L_0x7fb1e0342cb0;  alias, 1 drivers
v0x7fb1e050cd10_0 .net "input_b", 31 0, L_0x7fb1e06715d0;  alias, 1 drivers
v0x7fb1e050cda0_0 .net "result", 31 0, L_0x7fb1e0342eb0;  alias, 1 drivers
v0x7fb1e050ce30_0 .net "select_bit", 0 0, L_0x7fb1e0343190;  1 drivers
L_0x7fb1e0342eb0 .functor MUXZ 32, L_0x7fb1e0342cb0, L_0x7fb1e06715d0, L_0x7fb1e0343190, C4<>;
S_0x7fb1e050cef0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e050a510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e050d0b0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e050d230_0 .net "input_a", 7 0, v0x7fb1e050bbb0_0;  alias, 1 drivers
v0x7fb1e050d300_0 .net "input_b", 7 0, L_0x7fb1e06714b0;  alias, 1 drivers
v0x7fb1e050d390_0 .net "result", 7 0, L_0x7fb1e03427d0;  alias, 1 drivers
v0x7fb1e050d420_0 .net "select_bit", 0 0, L_0x7fb1e0342970;  1 drivers
L_0x7fb1e03427d0 .functor MUXZ 8, v0x7fb1e050bbb0_0, L_0x7fb1e06714b0, L_0x7fb1e0342970, C4<>;
S_0x7fb1e050e510 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1e050e6e0 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e050e780 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e050e510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e050e940 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e050eac0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0504b00_0 .net "in", 7 0, v0x7fb1e0509c70_0;  alias, 1 drivers
v0x7fb1e050ed60_0 .var "in_reg", 7 0;
v0x7fb1e050edf0_0 .net "out", 7 0, v0x7fb1e050ed60_0;  alias, 1 drivers
v0x7fb1e050ee80_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e050f010 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e050e510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e050f180 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e050f2e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e050f370_0 .net "in", 7 0, L_0x7fb1e06717d0;  alias, 1 drivers
v0x7fb1e050f410_0 .var "in_reg", 7 0;
v0x7fb1e050f4a0_0 .net "out", 7 0, v0x7fb1e050f410_0;  alias, 1 drivers
v0x7fb1e050f530_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e050f620 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e050e510;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e050f7e0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e050f820 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e050f860 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e050f8a0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e050f8e0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0344c90 .functor AND 1, L_0x7fb1e0344b10, L_0x7fb1e0344bd0, C4<1>, C4<1>;
v0x7fb1e0512600_0 .net *"_ivl_1", 0 0, L_0x7fb1e03435d0;  1 drivers
v0x7fb1e05126c0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0344b10;  1 drivers
v0x7fb1e0512760_0 .net *"_ivl_2", 23 0, L_0x7fb1e03436e0;  1 drivers
v0x7fb1e0512810_0 .net *"_ivl_21", 0 0, L_0x7fb1e0344bd0;  1 drivers
v0x7fb1e05128c0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0343c30;  1 drivers
v0x7fb1e05129b0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0343cd0;  1 drivers
v0x7fb1e0512a60_0 .net "a_in", 31 0, L_0x7fb1e0343e40;  1 drivers
v0x7fb1e0512b00_0 .net "act_data_in", 7 0, v0x7fb1e0509c70_0;  alias, 1 drivers
v0x7fb1e0512bd0_0 .net "add_in", 31 0, L_0x7fb1e03445b0;  1 drivers
v0x7fb1e0512ce0_0 .net "add_out", 31 0, L_0x7fb1e03447b0;  1 drivers
v0x7fb1e0512db0_0 .net "buffer_in", 31 0, L_0x7fb1e03449b0;  1 drivers
v0x7fb1e0512e80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0512f10_0 .net "mul_out", 31 0, L_0x7fb1e0344510;  1 drivers
v0x7fb1e0512fe0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05130f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0513180_0 .net "result_in", 31 0, L_0x7fb1e06718c0;  alias, 1 drivers
v0x7fb1e0513210_0 .net "result_out", 31 0, v0x7fb1e05105c0_0;  alias, 1 drivers
v0x7fb1e05133e0_0 .net "w_in", 31 0, L_0x7fb1e0343930;  1 drivers
v0x7fb1e0513470_0 .net "w_load", 7 0, v0x7fb1e0510cc0_0;  1 drivers
v0x7fb1e0513500_0 .net "w_mux", 7 0, L_0x7fb1e03442d0;  1 drivers
v0x7fb1e0513590_0 .net "wgt_data_in", 7 0, L_0x7fb1e06717d0;  alias, 1 drivers
L_0x7fb1e03435d0 .part L_0x7fb1e03442d0, 7, 1;
LS_0x7fb1e03436e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0;
LS_0x7fb1e03436e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0;
LS_0x7fb1e03436e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0;
LS_0x7fb1e03436e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0;
LS_0x7fb1e03436e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0;
LS_0x7fb1e03436e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0, L_0x7fb1e03435d0;
LS_0x7fb1e03436e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03436e0_0_0, LS_0x7fb1e03436e0_0_4, LS_0x7fb1e03436e0_0_8, LS_0x7fb1e03436e0_0_12;
LS_0x7fb1e03436e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03436e0_0_16, LS_0x7fb1e03436e0_0_20;
L_0x7fb1e03436e0 .concat [ 16 8 0 0], LS_0x7fb1e03436e0_1_0, LS_0x7fb1e03436e0_1_4;
L_0x7fb1e0343930 .concat [ 8 24 0 0], L_0x7fb1e03442d0, L_0x7fb1e03436e0;
L_0x7fb1e0343c30 .part v0x7fb1e0509c70_0, 7, 1;
LS_0x7fb1e0343cd0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30;
LS_0x7fb1e0343cd0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30;
LS_0x7fb1e0343cd0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30;
LS_0x7fb1e0343cd0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30;
LS_0x7fb1e0343cd0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30;
LS_0x7fb1e0343cd0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30, L_0x7fb1e0343c30;
LS_0x7fb1e0343cd0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0343cd0_0_0, LS_0x7fb1e0343cd0_0_4, LS_0x7fb1e0343cd0_0_8, LS_0x7fb1e0343cd0_0_12;
LS_0x7fb1e0343cd0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0343cd0_0_16, LS_0x7fb1e0343cd0_0_20;
L_0x7fb1e0343cd0 .concat [ 16 8 0 0], LS_0x7fb1e0343cd0_1_0, LS_0x7fb1e0343cd0_1_4;
L_0x7fb1e0343e40 .concat [ 8 24 0 0], v0x7fb1e0509c70_0, L_0x7fb1e0343cd0;
L_0x7fb1e0344230 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0344470 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03446d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0344b10 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0344bd0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e050fc70 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e050f620;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e050fe30 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e050ff40_0 .net "a", 31 0, L_0x7fb1e0344510;  alias, 1 drivers
v0x7fb1e0510000_0 .net "b", 31 0, L_0x7fb1e03445b0;  alias, 1 drivers
v0x7fb1e05100a0_0 .net "out", 31 0, L_0x7fb1e03447b0;  alias, 1 drivers
L_0x7fb1e03447b0 .arith/sum 32, L_0x7fb1e0344510, L_0x7fb1e03445b0;
S_0x7fb1e0510140 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e050f620;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0510310 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0510490_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0510520_0 .net "in", 31 0, L_0x7fb1e03449b0;  alias, 1 drivers
v0x7fb1e05105c0_0 .var "in_reg", 31 0;
v0x7fb1e0510650_0 .net "out", 31 0, v0x7fb1e05105c0_0;  alias, 1 drivers
v0x7fb1e05106e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05107d0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e050f620;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0510990 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0510b70_0 .net "clk", 0 0, L_0x7fb1e0344230;  1 drivers
v0x7fb1e0510c20_0 .net "in", 7 0, L_0x7fb1e06717d0;  alias, 1 drivers
v0x7fb1e0510cc0_0 .var "in_reg", 7 0;
v0x7fb1e0510d50_0 .net "out", 7 0, v0x7fb1e0510cc0_0;  alias, 1 drivers
v0x7fb1e0510de0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0510b30 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0510b70_0;
S_0x7fb1e0510ed0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e050f620;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0511090 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0511200_0 .net "a", 31 0, L_0x7fb1e0343e40;  alias, 1 drivers
v0x7fb1e05112c0_0 .net "b", 31 0, L_0x7fb1e0343930;  alias, 1 drivers
v0x7fb1e0511360_0 .net "out", 31 0, L_0x7fb1e0344510;  alias, 1 drivers
L_0x7fb1e0344510 .arith/mult 32, L_0x7fb1e0343e40, L_0x7fb1e0343930;
S_0x7fb1e0511400 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e050f620;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0511600 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0511760_0 .net "input_a", 31 0, L_0x7fb1e06718c0;  alias, 1 drivers
v0x7fb1e0511820_0 .net "input_b", 31 0, v0x7fb1e05105c0_0;  alias, 1 drivers
v0x7fb1e05118c0_0 .net "result", 31 0, L_0x7fb1e03445b0;  alias, 1 drivers
v0x7fb1e0511950_0 .net "select_bit", 0 0, L_0x7fb1e03446d0;  1 drivers
L_0x7fb1e03445b0 .functor MUXZ 32, L_0x7fb1e06718c0, v0x7fb1e05105c0_0, L_0x7fb1e03446d0, C4<>;
S_0x7fb1e0511a10 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e050f620;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0511bd0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0511d50_0 .net "input_a", 31 0, L_0x7fb1e03447b0;  alias, 1 drivers
v0x7fb1e0511e20_0 .net "input_b", 31 0, L_0x7fb1e06718c0;  alias, 1 drivers
v0x7fb1e0511eb0_0 .net "result", 31 0, L_0x7fb1e03449b0;  alias, 1 drivers
v0x7fb1e0511f40_0 .net "select_bit", 0 0, L_0x7fb1e0344c90;  1 drivers
L_0x7fb1e03449b0 .functor MUXZ 32, L_0x7fb1e03447b0, L_0x7fb1e06718c0, L_0x7fb1e0344c90, C4<>;
S_0x7fb1e0512000 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e050f620;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05121c0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0512340_0 .net "input_a", 7 0, v0x7fb1e0510cc0_0;  alias, 1 drivers
v0x7fb1e0512410_0 .net "input_b", 7 0, L_0x7fb1e06717d0;  alias, 1 drivers
v0x7fb1e05124a0_0 .net "result", 7 0, L_0x7fb1e03442d0;  alias, 1 drivers
v0x7fb1e0512530_0 .net "select_bit", 0 0, L_0x7fb1e0344470;  1 drivers
L_0x7fb1e03442d0 .functor MUXZ 8, v0x7fb1e0510cc0_0, L_0x7fb1e06717d0, L_0x7fb1e0344470, C4<>;
S_0x7fb1e0513660 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1e050fb80 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e0513890 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0513660;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0513a50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0513bf0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0513c90_0 .net "in", 7 0, v0x7fb1e050ed60_0;  alias, 1 drivers
v0x7fb1e0513d30_0 .var "in_reg", 7 0;
v0x7fb1e0513dc0_0 .net "out", 7 0, v0x7fb1e0513d30_0;  alias, 1 drivers
v0x7fb1e0513e50_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0513f40 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0513660;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0514110 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0514290_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0514320_0 .net "in", 7 0, L_0x7fb1e0671a60;  alias, 1 drivers
v0x7fb1e05143c0_0 .var "in_reg", 7 0;
v0x7fb1e0514450_0 .net "out", 7 0, v0x7fb1e05143c0_0;  alias, 1 drivers
v0x7fb1e05144e0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05145d0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0513660;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0514790 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05147d0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0514810 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0514850 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0514890 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0346790 .functor AND 1, L_0x7fb1e0346610, L_0x7fb1e03466d0, C4<1>, C4<1>;
v0x7fb1e05176b0_0 .net *"_ivl_1", 0 0, L_0x7fb1e03450d0;  1 drivers
v0x7fb1e0517770_0 .net *"_ivl_19", 0 0, L_0x7fb1e0346610;  1 drivers
v0x7fb1e0517810_0 .net *"_ivl_2", 23 0, L_0x7fb1e03451e0;  1 drivers
v0x7fb1e05178c0_0 .net *"_ivl_21", 0 0, L_0x7fb1e03466d0;  1 drivers
v0x7fb1e0517970_0 .net *"_ivl_7", 0 0, L_0x7fb1e0345730;  1 drivers
v0x7fb1e0517a60_0 .net *"_ivl_8", 23 0, L_0x7fb1e03457d0;  1 drivers
v0x7fb1e0517b10_0 .net "a_in", 31 0, L_0x7fb1e0345940;  1 drivers
v0x7fb1e0517bb0_0 .net "act_data_in", 7 0, v0x7fb1e050ed60_0;  alias, 1 drivers
v0x7fb1e0517c80_0 .net "add_in", 31 0, L_0x7fb1e03460b0;  1 drivers
v0x7fb1e0517d90_0 .net "add_out", 31 0, L_0x7fb1e03462b0;  1 drivers
v0x7fb1e0517e60_0 .net "buffer_in", 31 0, L_0x7fb1e03464b0;  1 drivers
v0x7fb1e0517f30_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0517fc0_0 .net "mul_out", 31 0, L_0x7fb1e0346010;  1 drivers
v0x7fb1e0518090_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0518120_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05181b0_0 .net "result_in", 31 0, L_0x7fb1e0671b60;  alias, 1 drivers
v0x7fb1e0518280_0 .net "result_out", 31 0, v0x7fb1e0515570_0;  alias, 1 drivers
v0x7fb1e0518450_0 .net "w_in", 31 0, L_0x7fb1e0345430;  1 drivers
v0x7fb1e05184e0_0 .net "w_load", 7 0, v0x7fb1e0515c70_0;  1 drivers
v0x7fb1e0518570_0 .net "w_mux", 7 0, L_0x7fb1e0345dd0;  1 drivers
v0x7fb1e0518600_0 .net "wgt_data_in", 7 0, L_0x7fb1e0671a60;  alias, 1 drivers
L_0x7fb1e03450d0 .part L_0x7fb1e0345dd0, 7, 1;
LS_0x7fb1e03451e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0;
LS_0x7fb1e03451e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0;
LS_0x7fb1e03451e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0;
LS_0x7fb1e03451e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0;
LS_0x7fb1e03451e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0;
LS_0x7fb1e03451e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0, L_0x7fb1e03450d0;
LS_0x7fb1e03451e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03451e0_0_0, LS_0x7fb1e03451e0_0_4, LS_0x7fb1e03451e0_0_8, LS_0x7fb1e03451e0_0_12;
LS_0x7fb1e03451e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03451e0_0_16, LS_0x7fb1e03451e0_0_20;
L_0x7fb1e03451e0 .concat [ 16 8 0 0], LS_0x7fb1e03451e0_1_0, LS_0x7fb1e03451e0_1_4;
L_0x7fb1e0345430 .concat [ 8 24 0 0], L_0x7fb1e0345dd0, L_0x7fb1e03451e0;
L_0x7fb1e0345730 .part v0x7fb1e050ed60_0, 7, 1;
LS_0x7fb1e03457d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730;
LS_0x7fb1e03457d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730;
LS_0x7fb1e03457d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730;
LS_0x7fb1e03457d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730;
LS_0x7fb1e03457d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730;
LS_0x7fb1e03457d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730, L_0x7fb1e0345730;
LS_0x7fb1e03457d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03457d0_0_0, LS_0x7fb1e03457d0_0_4, LS_0x7fb1e03457d0_0_8, LS_0x7fb1e03457d0_0_12;
LS_0x7fb1e03457d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03457d0_0_16, LS_0x7fb1e03457d0_0_20;
L_0x7fb1e03457d0 .concat [ 16 8 0 0], LS_0x7fb1e03457d0_1_0, LS_0x7fb1e03457d0_1_4;
L_0x7fb1e0345940 .concat [ 8 24 0 0], v0x7fb1e050ed60_0, L_0x7fb1e03457d0;
L_0x7fb1e0345d30 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0345f70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03461d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0346610 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03466d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0514c20 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05145d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0514de0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0514ef0_0 .net "a", 31 0, L_0x7fb1e0346010;  alias, 1 drivers
v0x7fb1e0514fb0_0 .net "b", 31 0, L_0x7fb1e03460b0;  alias, 1 drivers
v0x7fb1e0515050_0 .net "out", 31 0, L_0x7fb1e03462b0;  alias, 1 drivers
L_0x7fb1e03462b0 .arith/sum 32, L_0x7fb1e0346010, L_0x7fb1e03460b0;
S_0x7fb1e05150f0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05145d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05152c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0515440_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05154d0_0 .net "in", 31 0, L_0x7fb1e03464b0;  alias, 1 drivers
v0x7fb1e0515570_0 .var "in_reg", 31 0;
v0x7fb1e0515600_0 .net "out", 31 0, v0x7fb1e0515570_0;  alias, 1 drivers
v0x7fb1e0515690_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0515780 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05145d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0515940 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0515b20_0 .net "clk", 0 0, L_0x7fb1e0345d30;  1 drivers
v0x7fb1e0515bd0_0 .net "in", 7 0, L_0x7fb1e0671a60;  alias, 1 drivers
v0x7fb1e0515c70_0 .var "in_reg", 7 0;
v0x7fb1e0515d00_0 .net "out", 7 0, v0x7fb1e0515c70_0;  alias, 1 drivers
v0x7fb1e0515d90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0515ae0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0515b20_0;
S_0x7fb1e0516060 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05145d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0509090 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05162c0_0 .net "a", 31 0, L_0x7fb1e0345940;  alias, 1 drivers
v0x7fb1e0516370_0 .net "b", 31 0, L_0x7fb1e0345430;  alias, 1 drivers
v0x7fb1e0516410_0 .net "out", 31 0, L_0x7fb1e0346010;  alias, 1 drivers
L_0x7fb1e0346010 .arith/mult 32, L_0x7fb1e0345940, L_0x7fb1e0345430;
S_0x7fb1e05164b0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05145d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05166b0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0516810_0 .net "input_a", 31 0, L_0x7fb1e0671b60;  alias, 1 drivers
v0x7fb1e05168d0_0 .net "input_b", 31 0, v0x7fb1e0515570_0;  alias, 1 drivers
v0x7fb1e0516970_0 .net "result", 31 0, L_0x7fb1e03460b0;  alias, 1 drivers
v0x7fb1e0516a00_0 .net "select_bit", 0 0, L_0x7fb1e03461d0;  1 drivers
L_0x7fb1e03460b0 .functor MUXZ 32, L_0x7fb1e0671b60, v0x7fb1e0515570_0, L_0x7fb1e03461d0, C4<>;
S_0x7fb1e0516ac0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05145d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0516c80 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0516e00_0 .net "input_a", 31 0, L_0x7fb1e03462b0;  alias, 1 drivers
v0x7fb1e0516ed0_0 .net "input_b", 31 0, L_0x7fb1e0671b60;  alias, 1 drivers
v0x7fb1e0516f60_0 .net "result", 31 0, L_0x7fb1e03464b0;  alias, 1 drivers
v0x7fb1e0516ff0_0 .net "select_bit", 0 0, L_0x7fb1e0346790;  1 drivers
L_0x7fb1e03464b0 .functor MUXZ 32, L_0x7fb1e03462b0, L_0x7fb1e0671b60, L_0x7fb1e0346790, C4<>;
S_0x7fb1e05170b0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05145d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0517270 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05173f0_0 .net "input_a", 7 0, v0x7fb1e0515c70_0;  alias, 1 drivers
v0x7fb1e05174c0_0 .net "input_b", 7 0, L_0x7fb1e0671a60;  alias, 1 drivers
v0x7fb1e0517550_0 .net "result", 7 0, L_0x7fb1e0345dd0;  alias, 1 drivers
v0x7fb1e05175e0_0 .net "select_bit", 0 0, L_0x7fb1e0345f70;  1 drivers
L_0x7fb1e0345dd0 .functor MUXZ 8, v0x7fb1e0515c70_0, L_0x7fb1e0671a60, L_0x7fb1e0345f70, C4<>;
S_0x7fb1e05186d0 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1e0514b30 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e0518900 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05186d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0518ac0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0518c60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0518d00_0 .net "in", 7 0, v0x7fb1e0513d30_0;  alias, 1 drivers
v0x7fb1e0518da0_0 .var "in_reg", 7 0;
v0x7fb1e0518e30_0 .net "out", 7 0, v0x7fb1e0518da0_0;  alias, 1 drivers
v0x7fb1e0518ec0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0518fb0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05186d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0519180 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0519300_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0519390_0 .net "in", 7 0, L_0x7fb1e0671d60;  alias, 1 drivers
v0x7fb1e0519430_0 .var "in_reg", 7 0;
v0x7fb1e05194c0_0 .net "out", 7 0, v0x7fb1e0519430_0;  alias, 1 drivers
v0x7fb1e0519550_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0519640 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05186d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0519800 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0519840 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0519880 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05198c0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0519900 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0348290 .functor AND 1, L_0x7fb1e0348110, L_0x7fb1e03481d0, C4<1>, C4<1>;
v0x7fb1e051c620_0 .net *"_ivl_1", 0 0, L_0x7fb1e0346bd0;  1 drivers
v0x7fb1e051c6e0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0348110;  1 drivers
v0x7fb1e051c780_0 .net *"_ivl_2", 23 0, L_0x7fb1e0346ce0;  1 drivers
v0x7fb1e051c830_0 .net *"_ivl_21", 0 0, L_0x7fb1e03481d0;  1 drivers
v0x7fb1e051c8e0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0347230;  1 drivers
v0x7fb1e051c9d0_0 .net *"_ivl_8", 23 0, L_0x7fb1e03472d0;  1 drivers
v0x7fb1e051ca80_0 .net "a_in", 31 0, L_0x7fb1e0347440;  1 drivers
v0x7fb1e051cb20_0 .net "act_data_in", 7 0, v0x7fb1e0513d30_0;  alias, 1 drivers
v0x7fb1e051cbf0_0 .net "add_in", 31 0, L_0x7fb1e0347bb0;  1 drivers
v0x7fb1e051cd00_0 .net "add_out", 31 0, L_0x7fb1e0347db0;  1 drivers
v0x7fb1e051cdd0_0 .net "buffer_in", 31 0, L_0x7fb1e0347fb0;  1 drivers
v0x7fb1e051cea0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e051cf30_0 .net "mul_out", 31 0, L_0x7fb1e0347b10;  1 drivers
v0x7fb1e051d000_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e051d090_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e051d120_0 .net "result_in", 31 0, L_0x7fb1e0671e70;  alias, 1 drivers
v0x7fb1e051d1f0_0 .net "result_out", 31 0, v0x7fb1e051a5e0_0;  alias, 1 drivers
v0x7fb1e051d3c0_0 .net "w_in", 31 0, L_0x7fb1e0346f30;  1 drivers
v0x7fb1e051d450_0 .net "w_load", 7 0, v0x7fb1e051ace0_0;  1 drivers
v0x7fb1e051d4e0_0 .net "w_mux", 7 0, L_0x7fb1e03478d0;  1 drivers
v0x7fb1e051d570_0 .net "wgt_data_in", 7 0, L_0x7fb1e0671d60;  alias, 1 drivers
L_0x7fb1e0346bd0 .part L_0x7fb1e03478d0, 7, 1;
LS_0x7fb1e0346ce0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0;
LS_0x7fb1e0346ce0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0;
LS_0x7fb1e0346ce0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0;
LS_0x7fb1e0346ce0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0;
LS_0x7fb1e0346ce0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0;
LS_0x7fb1e0346ce0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0, L_0x7fb1e0346bd0;
LS_0x7fb1e0346ce0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0346ce0_0_0, LS_0x7fb1e0346ce0_0_4, LS_0x7fb1e0346ce0_0_8, LS_0x7fb1e0346ce0_0_12;
LS_0x7fb1e0346ce0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0346ce0_0_16, LS_0x7fb1e0346ce0_0_20;
L_0x7fb1e0346ce0 .concat [ 16 8 0 0], LS_0x7fb1e0346ce0_1_0, LS_0x7fb1e0346ce0_1_4;
L_0x7fb1e0346f30 .concat [ 8 24 0 0], L_0x7fb1e03478d0, L_0x7fb1e0346ce0;
L_0x7fb1e0347230 .part v0x7fb1e0513d30_0, 7, 1;
LS_0x7fb1e03472d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230;
LS_0x7fb1e03472d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230;
LS_0x7fb1e03472d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230;
LS_0x7fb1e03472d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230;
LS_0x7fb1e03472d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230;
LS_0x7fb1e03472d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230, L_0x7fb1e0347230;
LS_0x7fb1e03472d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03472d0_0_0, LS_0x7fb1e03472d0_0_4, LS_0x7fb1e03472d0_0_8, LS_0x7fb1e03472d0_0_12;
LS_0x7fb1e03472d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03472d0_0_16, LS_0x7fb1e03472d0_0_20;
L_0x7fb1e03472d0 .concat [ 16 8 0 0], LS_0x7fb1e03472d0_1_0, LS_0x7fb1e03472d0_1_4;
L_0x7fb1e0347440 .concat [ 8 24 0 0], v0x7fb1e0513d30_0, L_0x7fb1e03472d0;
L_0x7fb1e0347830 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0347a70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0347cd0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0348110 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03481d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0519c90 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0519640;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0519e50 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0519f60_0 .net "a", 31 0, L_0x7fb1e0347b10;  alias, 1 drivers
v0x7fb1e051a020_0 .net "b", 31 0, L_0x7fb1e0347bb0;  alias, 1 drivers
v0x7fb1e051a0c0_0 .net "out", 31 0, L_0x7fb1e0347db0;  alias, 1 drivers
L_0x7fb1e0347db0 .arith/sum 32, L_0x7fb1e0347b10, L_0x7fb1e0347bb0;
S_0x7fb1e051a160 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0519640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e051a330 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e051a4b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e051a540_0 .net "in", 31 0, L_0x7fb1e0347fb0;  alias, 1 drivers
v0x7fb1e051a5e0_0 .var "in_reg", 31 0;
v0x7fb1e051a670_0 .net "out", 31 0, v0x7fb1e051a5e0_0;  alias, 1 drivers
v0x7fb1e051a700_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e051a7f0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0519640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e051a9b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e051ab90_0 .net "clk", 0 0, L_0x7fb1e0347830;  1 drivers
v0x7fb1e051ac40_0 .net "in", 7 0, L_0x7fb1e0671d60;  alias, 1 drivers
v0x7fb1e051ace0_0 .var "in_reg", 7 0;
v0x7fb1e051ad70_0 .net "out", 7 0, v0x7fb1e051ace0_0;  alias, 1 drivers
v0x7fb1e051ae00_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e051ab50 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e051ab90_0;
S_0x7fb1e051aef0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0519640;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e051b0b0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e051b220_0 .net "a", 31 0, L_0x7fb1e0347440;  alias, 1 drivers
v0x7fb1e051b2e0_0 .net "b", 31 0, L_0x7fb1e0346f30;  alias, 1 drivers
v0x7fb1e051b380_0 .net "out", 31 0, L_0x7fb1e0347b10;  alias, 1 drivers
L_0x7fb1e0347b10 .arith/mult 32, L_0x7fb1e0347440, L_0x7fb1e0346f30;
S_0x7fb1e051b420 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0519640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e051b620 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e051b780_0 .net "input_a", 31 0, L_0x7fb1e0671e70;  alias, 1 drivers
v0x7fb1e051b840_0 .net "input_b", 31 0, v0x7fb1e051a5e0_0;  alias, 1 drivers
v0x7fb1e051b8e0_0 .net "result", 31 0, L_0x7fb1e0347bb0;  alias, 1 drivers
v0x7fb1e051b970_0 .net "select_bit", 0 0, L_0x7fb1e0347cd0;  1 drivers
L_0x7fb1e0347bb0 .functor MUXZ 32, L_0x7fb1e0671e70, v0x7fb1e051a5e0_0, L_0x7fb1e0347cd0, C4<>;
S_0x7fb1e051ba30 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0519640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e051bbf0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e051bd70_0 .net "input_a", 31 0, L_0x7fb1e0347db0;  alias, 1 drivers
v0x7fb1e051be40_0 .net "input_b", 31 0, L_0x7fb1e0671e70;  alias, 1 drivers
v0x7fb1e051bed0_0 .net "result", 31 0, L_0x7fb1e0347fb0;  alias, 1 drivers
v0x7fb1e051bf60_0 .net "select_bit", 0 0, L_0x7fb1e0348290;  1 drivers
L_0x7fb1e0347fb0 .functor MUXZ 32, L_0x7fb1e0347db0, L_0x7fb1e0671e70, L_0x7fb1e0348290, C4<>;
S_0x7fb1e051c020 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0519640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e051c1e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e051c360_0 .net "input_a", 7 0, v0x7fb1e051ace0_0;  alias, 1 drivers
v0x7fb1e051c430_0 .net "input_b", 7 0, L_0x7fb1e0671d60;  alias, 1 drivers
v0x7fb1e051c4c0_0 .net "result", 7 0, L_0x7fb1e03478d0;  alias, 1 drivers
v0x7fb1e051c550_0 .net "select_bit", 0 0, L_0x7fb1e0347a70;  1 drivers
L_0x7fb1e03478d0 .functor MUXZ 8, v0x7fb1e051ace0_0, L_0x7fb1e0671d60, L_0x7fb1e0347a70, C4<>;
S_0x7fb1e051d640 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1df2f6130;
 .timescale -7 -9;
P_0x7fb1e0519ba0 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e051d870 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e051d640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e051da30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e034a010 .functor BUFZ 8, v0x7fb1e051dd10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e051dbd0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e051dc70_0 .net "in", 7 0, v0x7fb1e0518da0_0;  alias, 1 drivers
v0x7fb1e051dd10_0 .var "in_reg", 7 0;
v0x7fb1e051dda0_0 .net "out", 7 0, L_0x7fb1e034a010;  alias, 1 drivers
v0x7fb1e051de30_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e051df20 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e051d640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e051e0f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e051e270_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e051e300_0 .net "in", 7 0, L_0x7fb1e0672360;  alias, 1 drivers
v0x7fb1e051e3a0_0 .var "in_reg", 7 0;
v0x7fb1e051e430_0 .net "out", 7 0, v0x7fb1e051e3a0_0;  alias, 1 drivers
v0x7fb1e051e4c0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e051e5b0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e051d640;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e051e770 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e051e7b0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e051e7f0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e051e830 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e051e870 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0349d90 .functor AND 1, L_0x7fb1e0349c10, L_0x7fb1e0349cd0, C4<1>, C4<1>;
v0x7fb1e0521590_0 .net *"_ivl_1", 0 0, L_0x7fb1e03486d0;  1 drivers
v0x7fb1e0521650_0 .net *"_ivl_19", 0 0, L_0x7fb1e0349c10;  1 drivers
v0x7fb1e05216f0_0 .net *"_ivl_2", 23 0, L_0x7fb1e03487e0;  1 drivers
v0x7fb1e05217a0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0349cd0;  1 drivers
v0x7fb1e0521850_0 .net *"_ivl_7", 0 0, L_0x7fb1e0348d30;  1 drivers
v0x7fb1e0521940_0 .net *"_ivl_8", 23 0, L_0x7fb1e0348dd0;  1 drivers
v0x7fb1e05219f0_0 .net "a_in", 31 0, L_0x7fb1e0348f40;  1 drivers
v0x7fb1e0521a90_0 .net "act_data_in", 7 0, v0x7fb1e0518da0_0;  alias, 1 drivers
v0x7fb1e0521b60_0 .net "add_in", 31 0, L_0x7fb1e03496b0;  1 drivers
v0x7fb1e0521c70_0 .net "add_out", 31 0, L_0x7fb1e03498b0;  1 drivers
v0x7fb1e0521d40_0 .net "buffer_in", 31 0, L_0x7fb1e0349ab0;  1 drivers
v0x7fb1e0521e10_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0521ea0_0 .net "mul_out", 31 0, L_0x7fb1e0349610;  1 drivers
v0x7fb1e0521f70_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0522000_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0522090_0 .net "result_in", 31 0, L_0x7fb1e0672500;  alias, 1 drivers
v0x7fb1e0522160_0 .net "result_out", 31 0, v0x7fb1e051f550_0;  alias, 1 drivers
v0x7fb1e0522330_0 .net "w_in", 31 0, L_0x7fb1e0348a30;  1 drivers
v0x7fb1e05223c0_0 .net "w_load", 7 0, v0x7fb1e051fc50_0;  1 drivers
v0x7fb1e0522450_0 .net "w_mux", 7 0, L_0x7fb1e03493d0;  1 drivers
v0x7fb1e05224e0_0 .net "wgt_data_in", 7 0, L_0x7fb1e0672360;  alias, 1 drivers
L_0x7fb1e03486d0 .part L_0x7fb1e03493d0, 7, 1;
LS_0x7fb1e03487e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0;
LS_0x7fb1e03487e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0;
LS_0x7fb1e03487e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0;
LS_0x7fb1e03487e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0;
LS_0x7fb1e03487e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0;
LS_0x7fb1e03487e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0, L_0x7fb1e03486d0;
LS_0x7fb1e03487e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e03487e0_0_0, LS_0x7fb1e03487e0_0_4, LS_0x7fb1e03487e0_0_8, LS_0x7fb1e03487e0_0_12;
LS_0x7fb1e03487e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e03487e0_0_16, LS_0x7fb1e03487e0_0_20;
L_0x7fb1e03487e0 .concat [ 16 8 0 0], LS_0x7fb1e03487e0_1_0, LS_0x7fb1e03487e0_1_4;
L_0x7fb1e0348a30 .concat [ 8 24 0 0], L_0x7fb1e03493d0, L_0x7fb1e03487e0;
L_0x7fb1e0348d30 .part v0x7fb1e0518da0_0, 7, 1;
LS_0x7fb1e0348dd0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30;
LS_0x7fb1e0348dd0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30;
LS_0x7fb1e0348dd0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30;
LS_0x7fb1e0348dd0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30;
LS_0x7fb1e0348dd0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30;
LS_0x7fb1e0348dd0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30, L_0x7fb1e0348d30;
LS_0x7fb1e0348dd0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0348dd0_0_0, LS_0x7fb1e0348dd0_0_4, LS_0x7fb1e0348dd0_0_8, LS_0x7fb1e0348dd0_0_12;
LS_0x7fb1e0348dd0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0348dd0_0_16, LS_0x7fb1e0348dd0_0_20;
L_0x7fb1e0348dd0 .concat [ 16 8 0 0], LS_0x7fb1e0348dd0_1_0, LS_0x7fb1e0348dd0_1_4;
L_0x7fb1e0348f40 .concat [ 8 24 0 0], v0x7fb1e0518da0_0, L_0x7fb1e0348dd0;
L_0x7fb1e0349330 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0349570 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e03497d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0349c10 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0349cd0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e051ec00 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e051e5b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e051edc0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e051eed0_0 .net "a", 31 0, L_0x7fb1e0349610;  alias, 1 drivers
v0x7fb1e051ef90_0 .net "b", 31 0, L_0x7fb1e03496b0;  alias, 1 drivers
v0x7fb1e051f030_0 .net "out", 31 0, L_0x7fb1e03498b0;  alias, 1 drivers
L_0x7fb1e03498b0 .arith/sum 32, L_0x7fb1e0349610, L_0x7fb1e03496b0;
S_0x7fb1e051f0d0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e051e5b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e051f2a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e051f420_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e051f4b0_0 .net "in", 31 0, L_0x7fb1e0349ab0;  alias, 1 drivers
v0x7fb1e051f550_0 .var "in_reg", 31 0;
v0x7fb1e051f5e0_0 .net "out", 31 0, v0x7fb1e051f550_0;  alias, 1 drivers
v0x7fb1e051f670_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e051f760 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e051e5b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e051f920 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e051fb00_0 .net "clk", 0 0, L_0x7fb1e0349330;  1 drivers
v0x7fb1e051fbb0_0 .net "in", 7 0, L_0x7fb1e0672360;  alias, 1 drivers
v0x7fb1e051fc50_0 .var "in_reg", 7 0;
v0x7fb1e051fce0_0 .net "out", 7 0, v0x7fb1e051fc50_0;  alias, 1 drivers
v0x7fb1e051fd70_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e051fac0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e051fb00_0;
S_0x7fb1e051fe60 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e051e5b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0520020 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0520190_0 .net "a", 31 0, L_0x7fb1e0348f40;  alias, 1 drivers
v0x7fb1e0520250_0 .net "b", 31 0, L_0x7fb1e0348a30;  alias, 1 drivers
v0x7fb1e05202f0_0 .net "out", 31 0, L_0x7fb1e0349610;  alias, 1 drivers
L_0x7fb1e0349610 .arith/mult 32, L_0x7fb1e0348f40, L_0x7fb1e0348a30;
S_0x7fb1e0520390 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e051e5b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0520590 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05206f0_0 .net "input_a", 31 0, L_0x7fb1e0672500;  alias, 1 drivers
v0x7fb1e05207b0_0 .net "input_b", 31 0, v0x7fb1e051f550_0;  alias, 1 drivers
v0x7fb1e0520850_0 .net "result", 31 0, L_0x7fb1e03496b0;  alias, 1 drivers
v0x7fb1e05208e0_0 .net "select_bit", 0 0, L_0x7fb1e03497d0;  1 drivers
L_0x7fb1e03496b0 .functor MUXZ 32, L_0x7fb1e0672500, v0x7fb1e051f550_0, L_0x7fb1e03497d0, C4<>;
S_0x7fb1e05209a0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e051e5b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0520b60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0520ce0_0 .net "input_a", 31 0, L_0x7fb1e03498b0;  alias, 1 drivers
v0x7fb1e0520db0_0 .net "input_b", 31 0, L_0x7fb1e0672500;  alias, 1 drivers
v0x7fb1e0520e40_0 .net "result", 31 0, L_0x7fb1e0349ab0;  alias, 1 drivers
v0x7fb1e0520ed0_0 .net "select_bit", 0 0, L_0x7fb1e0349d90;  1 drivers
L_0x7fb1e0349ab0 .functor MUXZ 32, L_0x7fb1e03498b0, L_0x7fb1e0672500, L_0x7fb1e0349d90, C4<>;
S_0x7fb1e0520f90 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e051e5b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0521150 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05212d0_0 .net "input_a", 7 0, v0x7fb1e051fc50_0;  alias, 1 drivers
v0x7fb1e05213a0_0 .net "input_b", 7 0, L_0x7fb1e0672360;  alias, 1 drivers
v0x7fb1e0521430_0 .net "result", 7 0, L_0x7fb1e03493d0;  alias, 1 drivers
v0x7fb1e05214c0_0 .net "select_bit", 0 0, L_0x7fb1e0349570;  1 drivers
L_0x7fb1e03493d0 .functor MUXZ 8, v0x7fb1e051fc50_0, L_0x7fb1e0672360, L_0x7fb1e0349570, C4<>;
S_0x7fb1e05225b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e051eb10 .param/l "i" 0 3 35, +C4<01>;
S_0x7fb1e05227e0 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e05229b0 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1e0522a50 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05227e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0522c10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0522db0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e050eb60_0 .net "in", 7 0, L_0x7fb1e06726d0;  alias, 1 drivers
v0x7fb1e050ec00_0 .var "in_reg", 7 0;
v0x7fb1e050ec90_0 .net "out", 7 0, v0x7fb1e050ec00_0;  alias, 1 drivers
v0x7fb1e0522e50_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05230e0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05227e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e050ef90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0523350_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05233e0_0 .net "in", 7 0, v0x7fb1df2f7150_0;  alias, 1 drivers
v0x7fb1e0523480_0 .var "in_reg", 7 0;
v0x7fb1e0523510_0 .net "out", 7 0, v0x7fb1e0523480_0;  alias, 1 drivers
v0x7fb1e05235a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0523690 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05227e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0523850 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0523890 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05238d0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0523910 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0523950 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e052fc80 .functor AND 1, L_0x7fb1e06203b0, L_0x7fb1e0620450, C4<1>, C4<1>;
v0x7fb1e0526680_0 .net *"_ivl_1", 0 0, L_0x7fb1e034a170;  1 drivers
v0x7fb1e0526740_0 .net *"_ivl_19", 0 0, L_0x7fb1e06203b0;  1 drivers
v0x7fb1e05267e0_0 .net *"_ivl_2", 23 0, L_0x7fb1e034a280;  1 drivers
v0x7fb1e0526890_0 .net *"_ivl_21", 0 0, L_0x7fb1e0620450;  1 drivers
v0x7fb1e0526940_0 .net *"_ivl_7", 0 0, L_0x7fb1e034a7d0;  1 drivers
v0x7fb1e0526a30_0 .net *"_ivl_8", 23 0, L_0x7fb1e034a870;  1 drivers
v0x7fb1e0526ae0_0 .net "a_in", 31 0, L_0x7fb1e034a9e0;  1 drivers
v0x7fb1e0526b80_0 .net "act_data_in", 7 0, L_0x7fb1e06726d0;  alias, 1 drivers
v0x7fb1e0526c30_0 .net "add_in", 31 0, L_0x7fb1e0620130;  1 drivers
v0x7fb1e0526d40_0 .net "add_out", 31 0, L_0x7fb1e0620270;  1 drivers
v0x7fb1e0526e20_0 .net "buffer_in", 31 0, L_0x7fb1e0620310;  1 drivers
v0x7fb1e0526ef0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0526f80_0 .net "mul_out", 31 0, L_0x7fb1e0620090;  1 drivers
v0x7fb1e0527050_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05271e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0527270_0 .net "result_in", 31 0, v0x7fb1df2f8390_0;  alias, 1 drivers
v0x7fb1e0527300_0 .net "result_out", 31 0, v0x7fb1e0524630_0;  alias, 1 drivers
v0x7fb1e0527490_0 .net "w_in", 31 0, L_0x7fb1e034a4d0;  1 drivers
v0x7fb1e0527520_0 .net "w_load", 7 0, v0x7fb1e0524d30_0;  1 drivers
v0x7fb1e05275b0_0 .net "w_mux", 7 0, L_0x7fb1e061ff50;  1 drivers
v0x7fb1e0527640_0 .net "wgt_data_in", 7 0, v0x7fb1df2f7150_0;  alias, 1 drivers
L_0x7fb1e034a170 .part L_0x7fb1e061ff50, 7, 1;
LS_0x7fb1e034a280_0_0 .concat [ 1 1 1 1], L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170;
LS_0x7fb1e034a280_0_4 .concat [ 1 1 1 1], L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170;
LS_0x7fb1e034a280_0_8 .concat [ 1 1 1 1], L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170;
LS_0x7fb1e034a280_0_12 .concat [ 1 1 1 1], L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170;
LS_0x7fb1e034a280_0_16 .concat [ 1 1 1 1], L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170;
LS_0x7fb1e034a280_0_20 .concat [ 1 1 1 1], L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170, L_0x7fb1e034a170;
LS_0x7fb1e034a280_1_0 .concat [ 4 4 4 4], LS_0x7fb1e034a280_0_0, LS_0x7fb1e034a280_0_4, LS_0x7fb1e034a280_0_8, LS_0x7fb1e034a280_0_12;
LS_0x7fb1e034a280_1_4 .concat [ 4 4 0 0], LS_0x7fb1e034a280_0_16, LS_0x7fb1e034a280_0_20;
L_0x7fb1e034a280 .concat [ 16 8 0 0], LS_0x7fb1e034a280_1_0, LS_0x7fb1e034a280_1_4;
L_0x7fb1e034a4d0 .concat [ 8 24 0 0], L_0x7fb1e061ff50, L_0x7fb1e034a280;
L_0x7fb1e034a7d0 .part L_0x7fb1e06726d0, 7, 1;
LS_0x7fb1e034a870_0_0 .concat [ 1 1 1 1], L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0;
LS_0x7fb1e034a870_0_4 .concat [ 1 1 1 1], L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0;
LS_0x7fb1e034a870_0_8 .concat [ 1 1 1 1], L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0;
LS_0x7fb1e034a870_0_12 .concat [ 1 1 1 1], L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0;
LS_0x7fb1e034a870_0_16 .concat [ 1 1 1 1], L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0;
LS_0x7fb1e034a870_0_20 .concat [ 1 1 1 1], L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0, L_0x7fb1e034a7d0;
LS_0x7fb1e034a870_1_0 .concat [ 4 4 4 4], LS_0x7fb1e034a870_0_0, LS_0x7fb1e034a870_0_4, LS_0x7fb1e034a870_0_8, LS_0x7fb1e034a870_0_12;
LS_0x7fb1e034a870_1_4 .concat [ 4 4 0 0], LS_0x7fb1e034a870_0_16, LS_0x7fb1e034a870_0_20;
L_0x7fb1e034a870 .concat [ 16 8 0 0], LS_0x7fb1e034a870_1_0, LS_0x7fb1e034a870_1_4;
L_0x7fb1e034a9e0 .concat [ 8 24 0 0], L_0x7fb1e06726d0, L_0x7fb1e034a870;
L_0x7fb1e061feb0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e061fff0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06201d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06203b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0620450 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0523ce0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0523690;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0523ea0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0523fb0_0 .net "a", 31 0, L_0x7fb1e0620090;  alias, 1 drivers
v0x7fb1e0524070_0 .net "b", 31 0, L_0x7fb1e0620130;  alias, 1 drivers
v0x7fb1e0524110_0 .net "out", 31 0, L_0x7fb1e0620270;  alias, 1 drivers
L_0x7fb1e0620270 .arith/sum 32, L_0x7fb1e0620090, L_0x7fb1e0620130;
S_0x7fb1e05241b0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0523690;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0524380 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0524500_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0524590_0 .net "in", 31 0, L_0x7fb1e0620310;  alias, 1 drivers
v0x7fb1e0524630_0 .var "in_reg", 31 0;
v0x7fb1e05246c0_0 .net "out", 31 0, v0x7fb1e0524630_0;  alias, 1 drivers
v0x7fb1e0524750_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0524840 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0523690;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0524a00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0524be0_0 .net "clk", 0 0, L_0x7fb1e061feb0;  1 drivers
v0x7fb1e0524c90_0 .net "in", 7 0, v0x7fb1df2f7150_0;  alias, 1 drivers
v0x7fb1e0524d30_0 .var "in_reg", 7 0;
v0x7fb1e0524dc0_0 .net "out", 7 0, v0x7fb1e0524d30_0;  alias, 1 drivers
v0x7fb1e0524e50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0524ba0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0524be0_0;
S_0x7fb1e0524f50 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0523690;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0525110 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0525280_0 .net "a", 31 0, L_0x7fb1e034a9e0;  alias, 1 drivers
v0x7fb1e0525340_0 .net "b", 31 0, L_0x7fb1e034a4d0;  alias, 1 drivers
v0x7fb1e05253e0_0 .net "out", 31 0, L_0x7fb1e0620090;  alias, 1 drivers
L_0x7fb1e0620090 .arith/mult 32, L_0x7fb1e034a9e0, L_0x7fb1e034a4d0;
S_0x7fb1e0525480 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0523690;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0525680 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05257e0_0 .net "input_a", 31 0, v0x7fb1df2f8390_0;  alias, 1 drivers
v0x7fb1e0525890_0 .net "input_b", 31 0, v0x7fb1e0524630_0;  alias, 1 drivers
v0x7fb1e0525930_0 .net "result", 31 0, L_0x7fb1e0620130;  alias, 1 drivers
v0x7fb1e05259c0_0 .net "select_bit", 0 0, L_0x7fb1e06201d0;  1 drivers
L_0x7fb1e0620130 .functor MUXZ 32, v0x7fb1df2f8390_0, v0x7fb1e0524630_0, L_0x7fb1e06201d0, C4<>;
S_0x7fb1e0525a80 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0523690;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0525c40 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0525dc0_0 .net "input_a", 31 0, L_0x7fb1e0620270;  alias, 1 drivers
v0x7fb1e0525e90_0 .net "input_b", 31 0, v0x7fb1df2f8390_0;  alias, 1 drivers
v0x7fb1e0525f20_0 .net "result", 31 0, L_0x7fb1e0620310;  alias, 1 drivers
v0x7fb1e0525fd0_0 .net "select_bit", 0 0, L_0x7fb1e052fc80;  1 drivers
L_0x7fb1e0620310 .functor MUXZ 32, L_0x7fb1e0620270, v0x7fb1df2f8390_0, L_0x7fb1e052fc80, C4<>;
S_0x7fb1e05260a0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0523690;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0526260 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05263e0_0 .net "input_a", 7 0, v0x7fb1e0524d30_0;  alias, 1 drivers
v0x7fb1e05264b0_0 .net "input_b", 7 0, v0x7fb1df2f7150_0;  alias, 1 drivers
v0x7fb1e0526540_0 .net "result", 7 0, L_0x7fb1e061ff50;  alias, 1 drivers
v0x7fb1e05265d0_0 .net "select_bit", 0 0, L_0x7fb1e061fff0;  1 drivers
L_0x7fb1e061ff50 .functor MUXZ 8, v0x7fb1e0524d30_0, v0x7fb1df2f7150_0, L_0x7fb1e061fff0, C4<>;
S_0x7fb1e0527730 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e0523bf0 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1e0527960 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0527730;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0527b20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0527cc0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0527d60_0 .net "in", 7 0, v0x7fb1e050ec00_0;  alias, 1 drivers
v0x7fb1e0527e00_0 .var "in_reg", 7 0;
v0x7fb1e0527e90_0 .net "out", 7 0, v0x7fb1e0527e00_0;  alias, 1 drivers
v0x7fb1e0527f20_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0528010 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0527730;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05281e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0528360_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05283f0_0 .net "in", 7 0, v0x7fb1df2fc1e0_0;  alias, 1 drivers
v0x7fb1e0528490_0 .var "in_reg", 7 0;
v0x7fb1e0528520_0 .net "out", 7 0, v0x7fb1e0528490_0;  alias, 1 drivers
v0x7fb1e05285b0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05286a0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0527730;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0528860 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05288a0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05288e0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0528920 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0528960 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06219c0 .functor AND 1, L_0x7fb1e0621880, L_0x7fb1e0621920, C4<1>, C4<1>;
v0x7fb1e052b690_0 .net *"_ivl_1", 0 0, L_0x7fb1e0620660;  1 drivers
v0x7fb1e052b750_0 .net *"_ivl_19", 0 0, L_0x7fb1e0621880;  1 drivers
v0x7fb1e052b7f0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0620700;  1 drivers
v0x7fb1e052b8a0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0621920;  1 drivers
v0x7fb1e052b950_0 .net *"_ivl_7", 0 0, L_0x7fb1e0620bf0;  1 drivers
v0x7fb1e052ba40_0 .net *"_ivl_8", 23 0, L_0x7fb1e0620c90;  1 drivers
v0x7fb1e052baf0_0 .net "a_in", 31 0, L_0x7fb1e0620e00;  1 drivers
v0x7fb1e052bb90_0 .net "act_data_in", 7 0, v0x7fb1e050ec00_0;  alias, 1 drivers
v0x7fb1e052bc60_0 .net "add_in", 31 0, L_0x7fb1e0621480;  1 drivers
v0x7fb1e052bd70_0 .net "add_out", 31 0, L_0x7fb1e06215c0;  1 drivers
v0x7fb1e052be40_0 .net "buffer_in", 31 0, L_0x7fb1e0621760;  1 drivers
v0x7fb1e052bf10_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e052bfa0_0 .net "mul_out", 31 0, L_0x7fb1e06213e0;  1 drivers
v0x7fb1e052c070_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e052c100_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e052c190_0 .net "result_in", 31 0, v0x7fb1df2fd390_0;  alias, 1 drivers
v0x7fb1e052c220_0 .net "result_out", 31 0, v0x7fb1e0529640_0;  alias, 1 drivers
v0x7fb1e052c3f0_0 .net "w_in", 31 0, L_0x7fb1e06208f0;  1 drivers
v0x7fb1e052c480_0 .net "w_load", 7 0, v0x7fb1e0529d40_0;  1 drivers
v0x7fb1e052c510_0 .net "w_mux", 7 0, L_0x7fb1e06211a0;  1 drivers
v0x7fb1e052c5a0_0 .net "wgt_data_in", 7 0, v0x7fb1df2fc1e0_0;  alias, 1 drivers
L_0x7fb1e0620660 .part L_0x7fb1e06211a0, 7, 1;
LS_0x7fb1e0620700_0_0 .concat [ 1 1 1 1], L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660;
LS_0x7fb1e0620700_0_4 .concat [ 1 1 1 1], L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660;
LS_0x7fb1e0620700_0_8 .concat [ 1 1 1 1], L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660;
LS_0x7fb1e0620700_0_12 .concat [ 1 1 1 1], L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660;
LS_0x7fb1e0620700_0_16 .concat [ 1 1 1 1], L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660;
LS_0x7fb1e0620700_0_20 .concat [ 1 1 1 1], L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660, L_0x7fb1e0620660;
LS_0x7fb1e0620700_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0620700_0_0, LS_0x7fb1e0620700_0_4, LS_0x7fb1e0620700_0_8, LS_0x7fb1e0620700_0_12;
LS_0x7fb1e0620700_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0620700_0_16, LS_0x7fb1e0620700_0_20;
L_0x7fb1e0620700 .concat [ 16 8 0 0], LS_0x7fb1e0620700_1_0, LS_0x7fb1e0620700_1_4;
L_0x7fb1e06208f0 .concat [ 8 24 0 0], L_0x7fb1e06211a0, L_0x7fb1e0620700;
L_0x7fb1e0620bf0 .part v0x7fb1e050ec00_0, 7, 1;
LS_0x7fb1e0620c90_0_0 .concat [ 1 1 1 1], L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0;
LS_0x7fb1e0620c90_0_4 .concat [ 1 1 1 1], L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0;
LS_0x7fb1e0620c90_0_8 .concat [ 1 1 1 1], L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0;
LS_0x7fb1e0620c90_0_12 .concat [ 1 1 1 1], L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0;
LS_0x7fb1e0620c90_0_16 .concat [ 1 1 1 1], L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0;
LS_0x7fb1e0620c90_0_20 .concat [ 1 1 1 1], L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0, L_0x7fb1e0620bf0;
LS_0x7fb1e0620c90_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0620c90_0_0, LS_0x7fb1e0620c90_0_4, LS_0x7fb1e0620c90_0_8, LS_0x7fb1e0620c90_0_12;
LS_0x7fb1e0620c90_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0620c90_0_16, LS_0x7fb1e0620c90_0_20;
L_0x7fb1e0620c90 .concat [ 16 8 0 0], LS_0x7fb1e0620c90_1_0, LS_0x7fb1e0620c90_1_4;
L_0x7fb1e0620e00 .concat [ 8 24 0 0], v0x7fb1e050ec00_0, L_0x7fb1e0620c90;
L_0x7fb1e0621100 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0621340 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0621520 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0621880 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0621920 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0528cf0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05286a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0528eb0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0528fc0_0 .net "a", 31 0, L_0x7fb1e06213e0;  alias, 1 drivers
v0x7fb1e0529080_0 .net "b", 31 0, L_0x7fb1e0621480;  alias, 1 drivers
v0x7fb1e0529120_0 .net "out", 31 0, L_0x7fb1e06215c0;  alias, 1 drivers
L_0x7fb1e06215c0 .arith/sum 32, L_0x7fb1e06213e0, L_0x7fb1e0621480;
S_0x7fb1e05291c0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05286a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0529390 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0529510_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05295a0_0 .net "in", 31 0, L_0x7fb1e0621760;  alias, 1 drivers
v0x7fb1e0529640_0 .var "in_reg", 31 0;
v0x7fb1e05296d0_0 .net "out", 31 0, v0x7fb1e0529640_0;  alias, 1 drivers
v0x7fb1e0529760_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0529850 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05286a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0529a10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0529bf0_0 .net "clk", 0 0, L_0x7fb1e0621100;  1 drivers
v0x7fb1e0529ca0_0 .net "in", 7 0, v0x7fb1df2fc1e0_0;  alias, 1 drivers
v0x7fb1e0529d40_0 .var "in_reg", 7 0;
v0x7fb1e0529dd0_0 .net "out", 7 0, v0x7fb1e0529d40_0;  alias, 1 drivers
v0x7fb1e0529e60_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0529bb0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0529bf0_0;
S_0x7fb1e0529f60 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05286a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e052a120 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052a290_0 .net "a", 31 0, L_0x7fb1e0620e00;  alias, 1 drivers
v0x7fb1e052a350_0 .net "b", 31 0, L_0x7fb1e06208f0;  alias, 1 drivers
v0x7fb1e052a3f0_0 .net "out", 31 0, L_0x7fb1e06213e0;  alias, 1 drivers
L_0x7fb1e06213e0 .arith/mult 32, L_0x7fb1e0620e00, L_0x7fb1e06208f0;
S_0x7fb1e052a490 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05286a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e052a690 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052a7f0_0 .net "input_a", 31 0, v0x7fb1df2fd390_0;  alias, 1 drivers
v0x7fb1e052a8a0_0 .net "input_b", 31 0, v0x7fb1e0529640_0;  alias, 1 drivers
v0x7fb1e052a940_0 .net "result", 31 0, L_0x7fb1e0621480;  alias, 1 drivers
v0x7fb1e052a9d0_0 .net "select_bit", 0 0, L_0x7fb1e0621520;  1 drivers
L_0x7fb1e0621480 .functor MUXZ 32, v0x7fb1df2fd390_0, v0x7fb1e0529640_0, L_0x7fb1e0621520, C4<>;
S_0x7fb1e052aa90 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05286a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e052ac50 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052add0_0 .net "input_a", 31 0, L_0x7fb1e06215c0;  alias, 1 drivers
v0x7fb1e052aea0_0 .net "input_b", 31 0, v0x7fb1df2fd390_0;  alias, 1 drivers
v0x7fb1e052af30_0 .net "result", 31 0, L_0x7fb1e0621760;  alias, 1 drivers
v0x7fb1e052afe0_0 .net "select_bit", 0 0, L_0x7fb1e06219c0;  1 drivers
L_0x7fb1e0621760 .functor MUXZ 32, L_0x7fb1e06215c0, v0x7fb1df2fd390_0, L_0x7fb1e06219c0, C4<>;
S_0x7fb1e052b0b0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05286a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e052b270 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e052b3f0_0 .net "input_a", 7 0, v0x7fb1e0529d40_0;  alias, 1 drivers
v0x7fb1e052b4c0_0 .net "input_b", 7 0, v0x7fb1df2fc1e0_0;  alias, 1 drivers
v0x7fb1e052b550_0 .net "result", 7 0, L_0x7fb1e06211a0;  alias, 1 drivers
v0x7fb1e052b5e0_0 .net "select_bit", 0 0, L_0x7fb1e0621340;  1 drivers
L_0x7fb1e06211a0 .functor MUXZ 8, v0x7fb1e0529d40_0, v0x7fb1df2fc1e0_0, L_0x7fb1e0621340, C4<>;
S_0x7fb1e052c6d0 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e0528c00 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e052c910 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e052c6d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e052cad0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e052cc70_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e052cd10_0 .net "in", 7 0, v0x7fb1e0527e00_0;  alias, 1 drivers
v0x7fb1e052cdb0_0 .var "in_reg", 7 0;
v0x7fb1e052ce40_0 .net "out", 7 0, v0x7fb1e052cdb0_0;  alias, 1 drivers
v0x7fb1e052ced0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e052cfc0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e052c6d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e052d190 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e052d310_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e052d3a0_0 .net "in", 7 0, v0x7fb1e05052f0_0;  alias, 1 drivers
v0x7fb1e052d440_0 .var "in_reg", 7 0;
v0x7fb1e052d4d0_0 .net "out", 7 0, v0x7fb1e052d440_0;  alias, 1 drivers
v0x7fb1e052d560_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e052d650 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e052c6d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e052d810 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e052d850 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e052d890 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e052d8d0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e052d910 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0622ff0 .functor AND 1, L_0x7fb1e0622eb0, L_0x7fb1e0622f50, C4<1>, C4<1>;
v0x7fb1e0530640_0 .net *"_ivl_1", 0 0, L_0x7fb1e0621c90;  1 drivers
v0x7fb1e0530700_0 .net *"_ivl_19", 0 0, L_0x7fb1e0622eb0;  1 drivers
v0x7fb1e05307a0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0621d30;  1 drivers
v0x7fb1e0530850_0 .net *"_ivl_21", 0 0, L_0x7fb1e0622f50;  1 drivers
v0x7fb1e0530900_0 .net *"_ivl_7", 0 0, L_0x7fb1e0622220;  1 drivers
v0x7fb1e05309f0_0 .net *"_ivl_8", 23 0, L_0x7fb1e06222c0;  1 drivers
v0x7fb1e0530aa0_0 .net "a_in", 31 0, L_0x7fb1e0622430;  1 drivers
v0x7fb1e0530b40_0 .net "act_data_in", 7 0, v0x7fb1e0527e00_0;  alias, 1 drivers
v0x7fb1e0530c10_0 .net "add_in", 31 0, L_0x7fb1e0622ab0;  1 drivers
v0x7fb1e0530d20_0 .net "add_out", 31 0, L_0x7fb1e0622bf0;  1 drivers
v0x7fb1e0530df0_0 .net "buffer_in", 31 0, L_0x7fb1e0622d90;  1 drivers
v0x7fb1e0530ec0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0530f50_0 .net "mul_out", 31 0, L_0x7fb1e0622a10;  1 drivers
v0x7fb1e0531020_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05310b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0515e60_0 .net "result_in", 31 0, v0x7fb1e05064a0_0;  alias, 1 drivers
v0x7fb1e0515ef0_0 .net "result_out", 31 0, v0x7fb1e052e5f0_0;  alias, 1 drivers
v0x7fb1e0515fc0_0 .net "w_in", 31 0, L_0x7fb1e0621f20;  1 drivers
v0x7fb1e0531240_0 .net "w_load", 7 0, v0x7fb1e052ecf0_0;  1 drivers
v0x7fb1e05312d0_0 .net "w_mux", 7 0, L_0x7fb1e06227d0;  1 drivers
v0x7fb1e0531360_0 .net "wgt_data_in", 7 0, v0x7fb1e05052f0_0;  alias, 1 drivers
L_0x7fb1e0621c90 .part L_0x7fb1e06227d0, 7, 1;
LS_0x7fb1e0621d30_0_0 .concat [ 1 1 1 1], L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90;
LS_0x7fb1e0621d30_0_4 .concat [ 1 1 1 1], L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90;
LS_0x7fb1e0621d30_0_8 .concat [ 1 1 1 1], L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90;
LS_0x7fb1e0621d30_0_12 .concat [ 1 1 1 1], L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90;
LS_0x7fb1e0621d30_0_16 .concat [ 1 1 1 1], L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90;
LS_0x7fb1e0621d30_0_20 .concat [ 1 1 1 1], L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90, L_0x7fb1e0621c90;
LS_0x7fb1e0621d30_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0621d30_0_0, LS_0x7fb1e0621d30_0_4, LS_0x7fb1e0621d30_0_8, LS_0x7fb1e0621d30_0_12;
LS_0x7fb1e0621d30_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0621d30_0_16, LS_0x7fb1e0621d30_0_20;
L_0x7fb1e0621d30 .concat [ 16 8 0 0], LS_0x7fb1e0621d30_1_0, LS_0x7fb1e0621d30_1_4;
L_0x7fb1e0621f20 .concat [ 8 24 0 0], L_0x7fb1e06227d0, L_0x7fb1e0621d30;
L_0x7fb1e0622220 .part v0x7fb1e0527e00_0, 7, 1;
LS_0x7fb1e06222c0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220;
LS_0x7fb1e06222c0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220;
LS_0x7fb1e06222c0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220;
LS_0x7fb1e06222c0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220;
LS_0x7fb1e06222c0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220;
LS_0x7fb1e06222c0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220, L_0x7fb1e0622220;
LS_0x7fb1e06222c0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06222c0_0_0, LS_0x7fb1e06222c0_0_4, LS_0x7fb1e06222c0_0_8, LS_0x7fb1e06222c0_0_12;
LS_0x7fb1e06222c0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06222c0_0_16, LS_0x7fb1e06222c0_0_20;
L_0x7fb1e06222c0 .concat [ 16 8 0 0], LS_0x7fb1e06222c0_1_0, LS_0x7fb1e06222c0_1_4;
L_0x7fb1e0622430 .concat [ 8 24 0 0], v0x7fb1e0527e00_0, L_0x7fb1e06222c0;
L_0x7fb1e0622730 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0622970 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0622b50 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0622eb0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0622f50 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e052dca0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e052d650;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e052de60 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052df70_0 .net "a", 31 0, L_0x7fb1e0622a10;  alias, 1 drivers
v0x7fb1e052e030_0 .net "b", 31 0, L_0x7fb1e0622ab0;  alias, 1 drivers
v0x7fb1e052e0d0_0 .net "out", 31 0, L_0x7fb1e0622bf0;  alias, 1 drivers
L_0x7fb1e0622bf0 .arith/sum 32, L_0x7fb1e0622a10, L_0x7fb1e0622ab0;
S_0x7fb1e052e170 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e052d650;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e052e340 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052e4c0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e052e550_0 .net "in", 31 0, L_0x7fb1e0622d90;  alias, 1 drivers
v0x7fb1e052e5f0_0 .var "in_reg", 31 0;
v0x7fb1e052e680_0 .net "out", 31 0, v0x7fb1e052e5f0_0;  alias, 1 drivers
v0x7fb1e052e710_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e052e800 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e052d650;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e052e9c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e052eba0_0 .net "clk", 0 0, L_0x7fb1e0622730;  1 drivers
v0x7fb1e052ec50_0 .net "in", 7 0, v0x7fb1e05052f0_0;  alias, 1 drivers
v0x7fb1e052ecf0_0 .var "in_reg", 7 0;
v0x7fb1e052ed80_0 .net "out", 7 0, v0x7fb1e052ecf0_0;  alias, 1 drivers
v0x7fb1e052ee10_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e052eb60 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e052eba0_0;
S_0x7fb1e052ef10 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e052d650;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e052f0d0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052f240_0 .net "a", 31 0, L_0x7fb1e0622430;  alias, 1 drivers
v0x7fb1e052f300_0 .net "b", 31 0, L_0x7fb1e0621f20;  alias, 1 drivers
v0x7fb1e052f3a0_0 .net "out", 31 0, L_0x7fb1e0622a10;  alias, 1 drivers
L_0x7fb1e0622a10 .arith/mult 32, L_0x7fb1e0622430, L_0x7fb1e0621f20;
S_0x7fb1e052f440 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e052d650;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e052f640 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052f7a0_0 .net "input_a", 31 0, v0x7fb1e05064a0_0;  alias, 1 drivers
v0x7fb1e052f850_0 .net "input_b", 31 0, v0x7fb1e052e5f0_0;  alias, 1 drivers
v0x7fb1e052f8f0_0 .net "result", 31 0, L_0x7fb1e0622ab0;  alias, 1 drivers
v0x7fb1e052f980_0 .net "select_bit", 0 0, L_0x7fb1e0622b50;  1 drivers
L_0x7fb1e0622ab0 .functor MUXZ 32, v0x7fb1e05064a0_0, v0x7fb1e052e5f0_0, L_0x7fb1e0622b50, C4<>;
S_0x7fb1e052fa40 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e052d650;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e052fc00 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e052fd80_0 .net "input_a", 31 0, L_0x7fb1e0622bf0;  alias, 1 drivers
v0x7fb1e052fe50_0 .net "input_b", 31 0, v0x7fb1e05064a0_0;  alias, 1 drivers
v0x7fb1e052fee0_0 .net "result", 31 0, L_0x7fb1e0622d90;  alias, 1 drivers
v0x7fb1e052ff90_0 .net "select_bit", 0 0, L_0x7fb1e0622ff0;  1 drivers
L_0x7fb1e0622d90 .functor MUXZ 32, L_0x7fb1e0622bf0, v0x7fb1e05064a0_0, L_0x7fb1e0622ff0, C4<>;
S_0x7fb1e0530060 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e052d650;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0530220 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05303a0_0 .net "input_a", 7 0, v0x7fb1e052ecf0_0;  alias, 1 drivers
v0x7fb1e0530470_0 .net "input_b", 7 0, v0x7fb1e05052f0_0;  alias, 1 drivers
v0x7fb1e0530500_0 .net "result", 7 0, L_0x7fb1e06227d0;  alias, 1 drivers
v0x7fb1e0530590_0 .net "select_bit", 0 0, L_0x7fb1e0622970;  1 drivers
L_0x7fb1e06227d0 .functor MUXZ 8, v0x7fb1e052ecf0_0, v0x7fb1e05052f0_0, L_0x7fb1e0622970, C4<>;
S_0x7fb1e0531480 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e052dbb0 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e05316b0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0531480;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0531870 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0531a10_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0531ab0_0 .net "in", 7 0, v0x7fb1e052cdb0_0;  alias, 1 drivers
v0x7fb1e0531b50_0 .var "in_reg", 7 0;
v0x7fb1e0531be0_0 .net "out", 7 0, v0x7fb1e0531b50_0;  alias, 1 drivers
v0x7fb1e0531c70_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0531d60 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0531480;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0531f30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05320b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0532140_0 .net "in", 7 0, v0x7fb1e050a300_0;  alias, 1 drivers
v0x7fb1e05321e0_0 .var "in_reg", 7 0;
v0x7fb1e0532270_0 .net "out", 7 0, v0x7fb1e05321e0_0;  alias, 1 drivers
v0x7fb1e0532300_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05323f0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0531480;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05325b0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05325f0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0532630 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0532670 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05326b0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0624620 .functor AND 1, L_0x7fb1e06244e0, L_0x7fb1e0624580, C4<1>, C4<1>;
v0x7fb1e05353e0_0 .net *"_ivl_1", 0 0, L_0x7fb1e06232c0;  1 drivers
v0x7fb1e05354a0_0 .net *"_ivl_19", 0 0, L_0x7fb1e06244e0;  1 drivers
v0x7fb1e0535540_0 .net *"_ivl_2", 23 0, L_0x7fb1e0623360;  1 drivers
v0x7fb1e05355f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0624580;  1 drivers
v0x7fb1e05356a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0623850;  1 drivers
v0x7fb1e0535790_0 .net *"_ivl_8", 23 0, L_0x7fb1e06238f0;  1 drivers
v0x7fb1e0535840_0 .net "a_in", 31 0, L_0x7fb1e0623a60;  1 drivers
v0x7fb1e05358e0_0 .net "act_data_in", 7 0, v0x7fb1e052cdb0_0;  alias, 1 drivers
v0x7fb1e05359b0_0 .net "add_in", 31 0, L_0x7fb1e06240e0;  1 drivers
v0x7fb1e0535ac0_0 .net "add_out", 31 0, L_0x7fb1e0624220;  1 drivers
v0x7fb1e0535b90_0 .net "buffer_in", 31 0, L_0x7fb1e06243c0;  1 drivers
v0x7fb1e0535c60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0535cf0_0 .net "mul_out", 31 0, L_0x7fb1e0624040;  1 drivers
v0x7fb1e0535dc0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0535e50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0535ee0_0 .net "result_in", 31 0, v0x7fb1e050b4b0_0;  alias, 1 drivers
v0x7fb1e0535f70_0 .net "result_out", 31 0, v0x7fb1e0533390_0;  alias, 1 drivers
v0x7fb1e0536140_0 .net "w_in", 31 0, L_0x7fb1e0623550;  1 drivers
v0x7fb1e05361d0_0 .net "w_load", 7 0, v0x7fb1e0533a90_0;  1 drivers
v0x7fb1e0536260_0 .net "w_mux", 7 0, L_0x7fb1e0623e00;  1 drivers
v0x7fb1e05362f0_0 .net "wgt_data_in", 7 0, v0x7fb1e050a300_0;  alias, 1 drivers
L_0x7fb1e06232c0 .part L_0x7fb1e0623e00, 7, 1;
LS_0x7fb1e0623360_0_0 .concat [ 1 1 1 1], L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0;
LS_0x7fb1e0623360_0_4 .concat [ 1 1 1 1], L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0;
LS_0x7fb1e0623360_0_8 .concat [ 1 1 1 1], L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0;
LS_0x7fb1e0623360_0_12 .concat [ 1 1 1 1], L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0;
LS_0x7fb1e0623360_0_16 .concat [ 1 1 1 1], L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0;
LS_0x7fb1e0623360_0_20 .concat [ 1 1 1 1], L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0, L_0x7fb1e06232c0;
LS_0x7fb1e0623360_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0623360_0_0, LS_0x7fb1e0623360_0_4, LS_0x7fb1e0623360_0_8, LS_0x7fb1e0623360_0_12;
LS_0x7fb1e0623360_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0623360_0_16, LS_0x7fb1e0623360_0_20;
L_0x7fb1e0623360 .concat [ 16 8 0 0], LS_0x7fb1e0623360_1_0, LS_0x7fb1e0623360_1_4;
L_0x7fb1e0623550 .concat [ 8 24 0 0], L_0x7fb1e0623e00, L_0x7fb1e0623360;
L_0x7fb1e0623850 .part v0x7fb1e052cdb0_0, 7, 1;
LS_0x7fb1e06238f0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850;
LS_0x7fb1e06238f0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850;
LS_0x7fb1e06238f0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850;
LS_0x7fb1e06238f0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850;
LS_0x7fb1e06238f0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850;
LS_0x7fb1e06238f0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850, L_0x7fb1e0623850;
LS_0x7fb1e06238f0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06238f0_0_0, LS_0x7fb1e06238f0_0_4, LS_0x7fb1e06238f0_0_8, LS_0x7fb1e06238f0_0_12;
LS_0x7fb1e06238f0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06238f0_0_16, LS_0x7fb1e06238f0_0_20;
L_0x7fb1e06238f0 .concat [ 16 8 0 0], LS_0x7fb1e06238f0_1_0, LS_0x7fb1e06238f0_1_4;
L_0x7fb1e0623a60 .concat [ 8 24 0 0], v0x7fb1e052cdb0_0, L_0x7fb1e06238f0;
L_0x7fb1e0623d60 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0623fa0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0624180 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06244e0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0624580 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0532a40 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05323f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0532c00 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0532d10_0 .net "a", 31 0, L_0x7fb1e0624040;  alias, 1 drivers
v0x7fb1e0532dd0_0 .net "b", 31 0, L_0x7fb1e06240e0;  alias, 1 drivers
v0x7fb1e0532e70_0 .net "out", 31 0, L_0x7fb1e0624220;  alias, 1 drivers
L_0x7fb1e0624220 .arith/sum 32, L_0x7fb1e0624040, L_0x7fb1e06240e0;
S_0x7fb1e0532f10 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05323f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05330e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0533260_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05332f0_0 .net "in", 31 0, L_0x7fb1e06243c0;  alias, 1 drivers
v0x7fb1e0533390_0 .var "in_reg", 31 0;
v0x7fb1e0533420_0 .net "out", 31 0, v0x7fb1e0533390_0;  alias, 1 drivers
v0x7fb1e05334b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05335a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05323f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0533760 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0533940_0 .net "clk", 0 0, L_0x7fb1e0623d60;  1 drivers
v0x7fb1e05339f0_0 .net "in", 7 0, v0x7fb1e050a300_0;  alias, 1 drivers
v0x7fb1e0533a90_0 .var "in_reg", 7 0;
v0x7fb1e0533b20_0 .net "out", 7 0, v0x7fb1e0533a90_0;  alias, 1 drivers
v0x7fb1e0533bb0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0533900 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0533940_0;
S_0x7fb1e0533cb0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05323f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0533e70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0533fe0_0 .net "a", 31 0, L_0x7fb1e0623a60;  alias, 1 drivers
v0x7fb1e05340a0_0 .net "b", 31 0, L_0x7fb1e0623550;  alias, 1 drivers
v0x7fb1e0534140_0 .net "out", 31 0, L_0x7fb1e0624040;  alias, 1 drivers
L_0x7fb1e0624040 .arith/mult 32, L_0x7fb1e0623a60, L_0x7fb1e0623550;
S_0x7fb1e05341e0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05323f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05343e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0534540_0 .net "input_a", 31 0, v0x7fb1e050b4b0_0;  alias, 1 drivers
v0x7fb1e05345f0_0 .net "input_b", 31 0, v0x7fb1e0533390_0;  alias, 1 drivers
v0x7fb1e0534690_0 .net "result", 31 0, L_0x7fb1e06240e0;  alias, 1 drivers
v0x7fb1e0534720_0 .net "select_bit", 0 0, L_0x7fb1e0624180;  1 drivers
L_0x7fb1e06240e0 .functor MUXZ 32, v0x7fb1e050b4b0_0, v0x7fb1e0533390_0, L_0x7fb1e0624180, C4<>;
S_0x7fb1e05347e0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05323f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05349a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0534b20_0 .net "input_a", 31 0, L_0x7fb1e0624220;  alias, 1 drivers
v0x7fb1e0534bf0_0 .net "input_b", 31 0, v0x7fb1e050b4b0_0;  alias, 1 drivers
v0x7fb1e0534c80_0 .net "result", 31 0, L_0x7fb1e06243c0;  alias, 1 drivers
v0x7fb1e0534d30_0 .net "select_bit", 0 0, L_0x7fb1e0624620;  1 drivers
L_0x7fb1e06243c0 .functor MUXZ 32, L_0x7fb1e0624220, v0x7fb1e050b4b0_0, L_0x7fb1e0624620, C4<>;
S_0x7fb1e0534e00 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05323f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0534fc0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0535140_0 .net "input_a", 7 0, v0x7fb1e0533a90_0;  alias, 1 drivers
v0x7fb1e0535210_0 .net "input_b", 7 0, v0x7fb1e050a300_0;  alias, 1 drivers
v0x7fb1e05352a0_0 .net "result", 7 0, L_0x7fb1e0623e00;  alias, 1 drivers
v0x7fb1e0535330_0 .net "select_bit", 0 0, L_0x7fb1e0623fa0;  1 drivers
L_0x7fb1e0623e00 .functor MUXZ 8, v0x7fb1e0533a90_0, v0x7fb1e050a300_0, L_0x7fb1e0623fa0, C4<>;
S_0x7fb1e0536420 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e05365f0 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e0536690 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0536420;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0536850 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05369d0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0536a70_0 .net "in", 7 0, v0x7fb1e0531b50_0;  alias, 1 drivers
v0x7fb1e0536b10_0 .var "in_reg", 7 0;
v0x7fb1e0536ba0_0 .net "out", 7 0, v0x7fb1e0536b10_0;  alias, 1 drivers
v0x7fb1e0536c30_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0536d20 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0536420;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0536ef0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0537070_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0537100_0 .net "in", 7 0, v0x7fb1e050f410_0;  alias, 1 drivers
v0x7fb1e05371a0_0 .var "in_reg", 7 0;
v0x7fb1e0537230_0 .net "out", 7 0, v0x7fb1e05371a0_0;  alias, 1 drivers
v0x7fb1e05372c0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05373b0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0536420;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0537570 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05375b0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05375f0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0537630 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0537670 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0625c50 .functor AND 1, L_0x7fb1e0625b10, L_0x7fb1e0625bb0, C4<1>, C4<1>;
v0x7fb1e053a3a0_0 .net *"_ivl_1", 0 0, L_0x7fb1e06248f0;  1 drivers
v0x7fb1e053a460_0 .net *"_ivl_19", 0 0, L_0x7fb1e0625b10;  1 drivers
v0x7fb1e053a500_0 .net *"_ivl_2", 23 0, L_0x7fb1e0624990;  1 drivers
v0x7fb1e053a5b0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0625bb0;  1 drivers
v0x7fb1e053a660_0 .net *"_ivl_7", 0 0, L_0x7fb1e0624e80;  1 drivers
v0x7fb1e053a750_0 .net *"_ivl_8", 23 0, L_0x7fb1e0624f20;  1 drivers
v0x7fb1e053a800_0 .net "a_in", 31 0, L_0x7fb1e0625090;  1 drivers
v0x7fb1e053a8a0_0 .net "act_data_in", 7 0, v0x7fb1e0531b50_0;  alias, 1 drivers
v0x7fb1e053a970_0 .net "add_in", 31 0, L_0x7fb1e0625710;  1 drivers
v0x7fb1e053aa80_0 .net "add_out", 31 0, L_0x7fb1e0625850;  1 drivers
v0x7fb1e053ab50_0 .net "buffer_in", 31 0, L_0x7fb1e06259f0;  1 drivers
v0x7fb1e053ac20_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e053acb0_0 .net "mul_out", 31 0, L_0x7fb1e0625670;  1 drivers
v0x7fb1e053ad80_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e053ae10_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e053aea0_0 .net "result_in", 31 0, v0x7fb1e05105c0_0;  alias, 1 drivers
v0x7fb1e053af30_0 .net "result_out", 31 0, v0x7fb1e0538350_0;  alias, 1 drivers
v0x7fb1e053b100_0 .net "w_in", 31 0, L_0x7fb1e0624b80;  1 drivers
v0x7fb1e053b190_0 .net "w_load", 7 0, v0x7fb1e0538a50_0;  1 drivers
v0x7fb1e053b220_0 .net "w_mux", 7 0, L_0x7fb1e0625430;  1 drivers
v0x7fb1e053b2b0_0 .net "wgt_data_in", 7 0, v0x7fb1e050f410_0;  alias, 1 drivers
L_0x7fb1e06248f0 .part L_0x7fb1e0625430, 7, 1;
LS_0x7fb1e0624990_0_0 .concat [ 1 1 1 1], L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0;
LS_0x7fb1e0624990_0_4 .concat [ 1 1 1 1], L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0;
LS_0x7fb1e0624990_0_8 .concat [ 1 1 1 1], L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0;
LS_0x7fb1e0624990_0_12 .concat [ 1 1 1 1], L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0;
LS_0x7fb1e0624990_0_16 .concat [ 1 1 1 1], L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0;
LS_0x7fb1e0624990_0_20 .concat [ 1 1 1 1], L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0, L_0x7fb1e06248f0;
LS_0x7fb1e0624990_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0624990_0_0, LS_0x7fb1e0624990_0_4, LS_0x7fb1e0624990_0_8, LS_0x7fb1e0624990_0_12;
LS_0x7fb1e0624990_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0624990_0_16, LS_0x7fb1e0624990_0_20;
L_0x7fb1e0624990 .concat [ 16 8 0 0], LS_0x7fb1e0624990_1_0, LS_0x7fb1e0624990_1_4;
L_0x7fb1e0624b80 .concat [ 8 24 0 0], L_0x7fb1e0625430, L_0x7fb1e0624990;
L_0x7fb1e0624e80 .part v0x7fb1e0531b50_0, 7, 1;
LS_0x7fb1e0624f20_0_0 .concat [ 1 1 1 1], L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80;
LS_0x7fb1e0624f20_0_4 .concat [ 1 1 1 1], L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80;
LS_0x7fb1e0624f20_0_8 .concat [ 1 1 1 1], L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80;
LS_0x7fb1e0624f20_0_12 .concat [ 1 1 1 1], L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80;
LS_0x7fb1e0624f20_0_16 .concat [ 1 1 1 1], L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80;
LS_0x7fb1e0624f20_0_20 .concat [ 1 1 1 1], L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80, L_0x7fb1e0624e80;
LS_0x7fb1e0624f20_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0624f20_0_0, LS_0x7fb1e0624f20_0_4, LS_0x7fb1e0624f20_0_8, LS_0x7fb1e0624f20_0_12;
LS_0x7fb1e0624f20_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0624f20_0_16, LS_0x7fb1e0624f20_0_20;
L_0x7fb1e0624f20 .concat [ 16 8 0 0], LS_0x7fb1e0624f20_1_0, LS_0x7fb1e0624f20_1_4;
L_0x7fb1e0625090 .concat [ 8 24 0 0], v0x7fb1e0531b50_0, L_0x7fb1e0624f20;
L_0x7fb1e0625390 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06255d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06257b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0625b10 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0625bb0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0537a00 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05373b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0537bc0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0537cd0_0 .net "a", 31 0, L_0x7fb1e0625670;  alias, 1 drivers
v0x7fb1e0537d90_0 .net "b", 31 0, L_0x7fb1e0625710;  alias, 1 drivers
v0x7fb1e0537e30_0 .net "out", 31 0, L_0x7fb1e0625850;  alias, 1 drivers
L_0x7fb1e0625850 .arith/sum 32, L_0x7fb1e0625670, L_0x7fb1e0625710;
S_0x7fb1e0537ed0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05373b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05380a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0538220_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05382b0_0 .net "in", 31 0, L_0x7fb1e06259f0;  alias, 1 drivers
v0x7fb1e0538350_0 .var "in_reg", 31 0;
v0x7fb1e05383e0_0 .net "out", 31 0, v0x7fb1e0538350_0;  alias, 1 drivers
v0x7fb1e0538470_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0538560 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05373b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0538720 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0538900_0 .net "clk", 0 0, L_0x7fb1e0625390;  1 drivers
v0x7fb1e05389b0_0 .net "in", 7 0, v0x7fb1e050f410_0;  alias, 1 drivers
v0x7fb1e0538a50_0 .var "in_reg", 7 0;
v0x7fb1e0538ae0_0 .net "out", 7 0, v0x7fb1e0538a50_0;  alias, 1 drivers
v0x7fb1e0538b70_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05388c0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0538900_0;
S_0x7fb1e0538c70 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05373b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0538e30 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0538fa0_0 .net "a", 31 0, L_0x7fb1e0625090;  alias, 1 drivers
v0x7fb1e0539060_0 .net "b", 31 0, L_0x7fb1e0624b80;  alias, 1 drivers
v0x7fb1e0539100_0 .net "out", 31 0, L_0x7fb1e0625670;  alias, 1 drivers
L_0x7fb1e0625670 .arith/mult 32, L_0x7fb1e0625090, L_0x7fb1e0624b80;
S_0x7fb1e05391a0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05373b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05393a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0539500_0 .net "input_a", 31 0, v0x7fb1e05105c0_0;  alias, 1 drivers
v0x7fb1e05395b0_0 .net "input_b", 31 0, v0x7fb1e0538350_0;  alias, 1 drivers
v0x7fb1e0539650_0 .net "result", 31 0, L_0x7fb1e0625710;  alias, 1 drivers
v0x7fb1e05396e0_0 .net "select_bit", 0 0, L_0x7fb1e06257b0;  1 drivers
L_0x7fb1e0625710 .functor MUXZ 32, v0x7fb1e05105c0_0, v0x7fb1e0538350_0, L_0x7fb1e06257b0, C4<>;
S_0x7fb1e05397a0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05373b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0539960 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0539ae0_0 .net "input_a", 31 0, L_0x7fb1e0625850;  alias, 1 drivers
v0x7fb1e0539bb0_0 .net "input_b", 31 0, v0x7fb1e05105c0_0;  alias, 1 drivers
v0x7fb1e0539c40_0 .net "result", 31 0, L_0x7fb1e06259f0;  alias, 1 drivers
v0x7fb1e0539cf0_0 .net "select_bit", 0 0, L_0x7fb1e0625c50;  1 drivers
L_0x7fb1e06259f0 .functor MUXZ 32, L_0x7fb1e0625850, v0x7fb1e05105c0_0, L_0x7fb1e0625c50, C4<>;
S_0x7fb1e0539dc0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05373b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0539f80 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e053a100_0 .net "input_a", 7 0, v0x7fb1e0538a50_0;  alias, 1 drivers
v0x7fb1e053a1d0_0 .net "input_b", 7 0, v0x7fb1e050f410_0;  alias, 1 drivers
v0x7fb1e053a260_0 .net "result", 7 0, L_0x7fb1e0625430;  alias, 1 drivers
v0x7fb1e053a2f0_0 .net "select_bit", 0 0, L_0x7fb1e06255d0;  1 drivers
L_0x7fb1e0625430 .functor MUXZ 8, v0x7fb1e0538a50_0, v0x7fb1e050f410_0, L_0x7fb1e06255d0, C4<>;
S_0x7fb1e053b3e0 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e0537910 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e053b610 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e053b3e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e053b7d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e053b970_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e053ba10_0 .net "in", 7 0, v0x7fb1e0536b10_0;  alias, 1 drivers
v0x7fb1e053bab0_0 .var "in_reg", 7 0;
v0x7fb1e053bb40_0 .net "out", 7 0, v0x7fb1e053bab0_0;  alias, 1 drivers
v0x7fb1e053bbd0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e053bcc0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e053b3e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e053be90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e053c010_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e053c0a0_0 .net "in", 7 0, v0x7fb1e05143c0_0;  alias, 1 drivers
v0x7fb1e053c140_0 .var "in_reg", 7 0;
v0x7fb1e053c1d0_0 .net "out", 7 0, v0x7fb1e053c140_0;  alias, 1 drivers
v0x7fb1e053c260_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e053c350 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e053b3e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e053c510 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e053c550 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e053c590 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e053c5d0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e053c610 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0627280 .functor AND 1, L_0x7fb1e0627140, L_0x7fb1e06271e0, C4<1>, C4<1>;
v0x7fb1e053f340_0 .net *"_ivl_1", 0 0, L_0x7fb1e0625f20;  1 drivers
v0x7fb1e053f400_0 .net *"_ivl_19", 0 0, L_0x7fb1e0627140;  1 drivers
v0x7fb1e053f4a0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0625fc0;  1 drivers
v0x7fb1e053f550_0 .net *"_ivl_21", 0 0, L_0x7fb1e06271e0;  1 drivers
v0x7fb1e053f600_0 .net *"_ivl_7", 0 0, L_0x7fb1e06264b0;  1 drivers
v0x7fb1e053f6f0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0626550;  1 drivers
v0x7fb1e053f7a0_0 .net "a_in", 31 0, L_0x7fb1e06266c0;  1 drivers
v0x7fb1e053f840_0 .net "act_data_in", 7 0, v0x7fb1e0536b10_0;  alias, 1 drivers
v0x7fb1e053f910_0 .net "add_in", 31 0, L_0x7fb1e0626d40;  1 drivers
v0x7fb1e053fa20_0 .net "add_out", 31 0, L_0x7fb1e0626e80;  1 drivers
v0x7fb1e053faf0_0 .net "buffer_in", 31 0, L_0x7fb1e0627020;  1 drivers
v0x7fb1e053fbc0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e053fc50_0 .net "mul_out", 31 0, L_0x7fb1e0626ca0;  1 drivers
v0x7fb1e053fd20_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e053fdb0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e053fe40_0 .net "result_in", 31 0, v0x7fb1e0515570_0;  alias, 1 drivers
v0x7fb1e053fed0_0 .net "result_out", 31 0, v0x7fb1e053d2f0_0;  alias, 1 drivers
v0x7fb1e05400a0_0 .net "w_in", 31 0, L_0x7fb1e06261b0;  1 drivers
v0x7fb1e0540130_0 .net "w_load", 7 0, v0x7fb1e053d9f0_0;  1 drivers
v0x7fb1e05401c0_0 .net "w_mux", 7 0, L_0x7fb1e0626a60;  1 drivers
v0x7fb1e0540250_0 .net "wgt_data_in", 7 0, v0x7fb1e05143c0_0;  alias, 1 drivers
L_0x7fb1e0625f20 .part L_0x7fb1e0626a60, 7, 1;
LS_0x7fb1e0625fc0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20;
LS_0x7fb1e0625fc0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20;
LS_0x7fb1e0625fc0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20;
LS_0x7fb1e0625fc0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20;
LS_0x7fb1e0625fc0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20;
LS_0x7fb1e0625fc0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20, L_0x7fb1e0625f20;
LS_0x7fb1e0625fc0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0625fc0_0_0, LS_0x7fb1e0625fc0_0_4, LS_0x7fb1e0625fc0_0_8, LS_0x7fb1e0625fc0_0_12;
LS_0x7fb1e0625fc0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0625fc0_0_16, LS_0x7fb1e0625fc0_0_20;
L_0x7fb1e0625fc0 .concat [ 16 8 0 0], LS_0x7fb1e0625fc0_1_0, LS_0x7fb1e0625fc0_1_4;
L_0x7fb1e06261b0 .concat [ 8 24 0 0], L_0x7fb1e0626a60, L_0x7fb1e0625fc0;
L_0x7fb1e06264b0 .part v0x7fb1e0536b10_0, 7, 1;
LS_0x7fb1e0626550_0_0 .concat [ 1 1 1 1], L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0;
LS_0x7fb1e0626550_0_4 .concat [ 1 1 1 1], L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0;
LS_0x7fb1e0626550_0_8 .concat [ 1 1 1 1], L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0;
LS_0x7fb1e0626550_0_12 .concat [ 1 1 1 1], L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0;
LS_0x7fb1e0626550_0_16 .concat [ 1 1 1 1], L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0;
LS_0x7fb1e0626550_0_20 .concat [ 1 1 1 1], L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0, L_0x7fb1e06264b0;
LS_0x7fb1e0626550_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0626550_0_0, LS_0x7fb1e0626550_0_4, LS_0x7fb1e0626550_0_8, LS_0x7fb1e0626550_0_12;
LS_0x7fb1e0626550_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0626550_0_16, LS_0x7fb1e0626550_0_20;
L_0x7fb1e0626550 .concat [ 16 8 0 0], LS_0x7fb1e0626550_1_0, LS_0x7fb1e0626550_1_4;
L_0x7fb1e06266c0 .concat [ 8 24 0 0], v0x7fb1e0536b10_0, L_0x7fb1e0626550;
L_0x7fb1e06269c0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0626c00 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0626de0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0627140 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06271e0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e053c9a0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e053c350;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e053cb60 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e053cc70_0 .net "a", 31 0, L_0x7fb1e0626ca0;  alias, 1 drivers
v0x7fb1e053cd30_0 .net "b", 31 0, L_0x7fb1e0626d40;  alias, 1 drivers
v0x7fb1e053cdd0_0 .net "out", 31 0, L_0x7fb1e0626e80;  alias, 1 drivers
L_0x7fb1e0626e80 .arith/sum 32, L_0x7fb1e0626ca0, L_0x7fb1e0626d40;
S_0x7fb1e053ce70 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e053c350;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e053d040 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e053d1c0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e053d250_0 .net "in", 31 0, L_0x7fb1e0627020;  alias, 1 drivers
v0x7fb1e053d2f0_0 .var "in_reg", 31 0;
v0x7fb1e053d380_0 .net "out", 31 0, v0x7fb1e053d2f0_0;  alias, 1 drivers
v0x7fb1e053d410_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e053d500 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e053c350;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e053d6c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e053d8a0_0 .net "clk", 0 0, L_0x7fb1e06269c0;  1 drivers
v0x7fb1e053d950_0 .net "in", 7 0, v0x7fb1e05143c0_0;  alias, 1 drivers
v0x7fb1e053d9f0_0 .var "in_reg", 7 0;
v0x7fb1e053da80_0 .net "out", 7 0, v0x7fb1e053d9f0_0;  alias, 1 drivers
v0x7fb1e053db10_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e053d860 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e053d8a0_0;
S_0x7fb1e053dc10 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e053c350;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e053ddd0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e053df40_0 .net "a", 31 0, L_0x7fb1e06266c0;  alias, 1 drivers
v0x7fb1e053e000_0 .net "b", 31 0, L_0x7fb1e06261b0;  alias, 1 drivers
v0x7fb1e053e0a0_0 .net "out", 31 0, L_0x7fb1e0626ca0;  alias, 1 drivers
L_0x7fb1e0626ca0 .arith/mult 32, L_0x7fb1e06266c0, L_0x7fb1e06261b0;
S_0x7fb1e053e140 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e053c350;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e053e340 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e053e4a0_0 .net "input_a", 31 0, v0x7fb1e0515570_0;  alias, 1 drivers
v0x7fb1e053e550_0 .net "input_b", 31 0, v0x7fb1e053d2f0_0;  alias, 1 drivers
v0x7fb1e053e5f0_0 .net "result", 31 0, L_0x7fb1e0626d40;  alias, 1 drivers
v0x7fb1e053e680_0 .net "select_bit", 0 0, L_0x7fb1e0626de0;  1 drivers
L_0x7fb1e0626d40 .functor MUXZ 32, v0x7fb1e0515570_0, v0x7fb1e053d2f0_0, L_0x7fb1e0626de0, C4<>;
S_0x7fb1e053e740 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e053c350;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e053e900 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e053ea80_0 .net "input_a", 31 0, L_0x7fb1e0626e80;  alias, 1 drivers
v0x7fb1e053eb50_0 .net "input_b", 31 0, v0x7fb1e0515570_0;  alias, 1 drivers
v0x7fb1e053ebe0_0 .net "result", 31 0, L_0x7fb1e0627020;  alias, 1 drivers
v0x7fb1e053ec90_0 .net "select_bit", 0 0, L_0x7fb1e0627280;  1 drivers
L_0x7fb1e0627020 .functor MUXZ 32, L_0x7fb1e0626e80, v0x7fb1e0515570_0, L_0x7fb1e0627280, C4<>;
S_0x7fb1e053ed60 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e053c350;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e053ef20 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e053f0a0_0 .net "input_a", 7 0, v0x7fb1e053d9f0_0;  alias, 1 drivers
v0x7fb1e053f170_0 .net "input_b", 7 0, v0x7fb1e05143c0_0;  alias, 1 drivers
v0x7fb1e053f200_0 .net "result", 7 0, L_0x7fb1e0626a60;  alias, 1 drivers
v0x7fb1e053f290_0 .net "select_bit", 0 0, L_0x7fb1e0626c00;  1 drivers
L_0x7fb1e0626a60 .functor MUXZ 8, v0x7fb1e053d9f0_0, v0x7fb1e05143c0_0, L_0x7fb1e0626c00, C4<>;
S_0x7fb1e0540380 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e053c8b0 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e05405b0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0540380;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0540770 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0540910_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05409b0_0 .net "in", 7 0, v0x7fb1e053bab0_0;  alias, 1 drivers
v0x7fb1e0540a50_0 .var "in_reg", 7 0;
v0x7fb1e0540ae0_0 .net "out", 7 0, v0x7fb1e0540a50_0;  alias, 1 drivers
v0x7fb1e0540b70_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0540c60 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0540380;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0540e30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0540fb0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0541040_0 .net "in", 7 0, v0x7fb1e0519430_0;  alias, 1 drivers
v0x7fb1e05410e0_0 .var "in_reg", 7 0;
v0x7fb1e0541170_0 .net "out", 7 0, v0x7fb1e05410e0_0;  alias, 1 drivers
v0x7fb1e0541200_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05412f0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0540380;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05414b0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05414f0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0541530 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0541570 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05415b0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06288b0 .functor AND 1, L_0x7fb1e0628770, L_0x7fb1e0628810, C4<1>, C4<1>;
v0x7fb1e05442e0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0627550;  1 drivers
v0x7fb1e05443a0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0628770;  1 drivers
v0x7fb1e0544440_0 .net *"_ivl_2", 23 0, L_0x7fb1e06275f0;  1 drivers
v0x7fb1e05444f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0628810;  1 drivers
v0x7fb1e05445a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0627ae0;  1 drivers
v0x7fb1e0544690_0 .net *"_ivl_8", 23 0, L_0x7fb1e0627b80;  1 drivers
v0x7fb1e0544740_0 .net "a_in", 31 0, L_0x7fb1e0627cf0;  1 drivers
v0x7fb1e05447e0_0 .net "act_data_in", 7 0, v0x7fb1e053bab0_0;  alias, 1 drivers
v0x7fb1e05448b0_0 .net "add_in", 31 0, L_0x7fb1e0628370;  1 drivers
v0x7fb1e05449c0_0 .net "add_out", 31 0, L_0x7fb1e06284b0;  1 drivers
v0x7fb1e0544a90_0 .net "buffer_in", 31 0, L_0x7fb1e0628650;  1 drivers
v0x7fb1e0544b60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0544bf0_0 .net "mul_out", 31 0, L_0x7fb1e06282d0;  1 drivers
v0x7fb1e0544cc0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0544d50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0544de0_0 .net "result_in", 31 0, v0x7fb1e051a5e0_0;  alias, 1 drivers
v0x7fb1e0544e70_0 .net "result_out", 31 0, v0x7fb1e0542290_0;  alias, 1 drivers
v0x7fb1e0545040_0 .net "w_in", 31 0, L_0x7fb1e06277e0;  1 drivers
v0x7fb1e05450d0_0 .net "w_load", 7 0, v0x7fb1e0542990_0;  1 drivers
v0x7fb1e0545160_0 .net "w_mux", 7 0, L_0x7fb1e0628090;  1 drivers
v0x7fb1e05451f0_0 .net "wgt_data_in", 7 0, v0x7fb1e0519430_0;  alias, 1 drivers
L_0x7fb1e0627550 .part L_0x7fb1e0628090, 7, 1;
LS_0x7fb1e06275f0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550;
LS_0x7fb1e06275f0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550;
LS_0x7fb1e06275f0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550;
LS_0x7fb1e06275f0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550;
LS_0x7fb1e06275f0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550;
LS_0x7fb1e06275f0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550, L_0x7fb1e0627550;
LS_0x7fb1e06275f0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06275f0_0_0, LS_0x7fb1e06275f0_0_4, LS_0x7fb1e06275f0_0_8, LS_0x7fb1e06275f0_0_12;
LS_0x7fb1e06275f0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06275f0_0_16, LS_0x7fb1e06275f0_0_20;
L_0x7fb1e06275f0 .concat [ 16 8 0 0], LS_0x7fb1e06275f0_1_0, LS_0x7fb1e06275f0_1_4;
L_0x7fb1e06277e0 .concat [ 8 24 0 0], L_0x7fb1e0628090, L_0x7fb1e06275f0;
L_0x7fb1e0627ae0 .part v0x7fb1e053bab0_0, 7, 1;
LS_0x7fb1e0627b80_0_0 .concat [ 1 1 1 1], L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0;
LS_0x7fb1e0627b80_0_4 .concat [ 1 1 1 1], L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0;
LS_0x7fb1e0627b80_0_8 .concat [ 1 1 1 1], L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0;
LS_0x7fb1e0627b80_0_12 .concat [ 1 1 1 1], L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0;
LS_0x7fb1e0627b80_0_16 .concat [ 1 1 1 1], L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0;
LS_0x7fb1e0627b80_0_20 .concat [ 1 1 1 1], L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0, L_0x7fb1e0627ae0;
LS_0x7fb1e0627b80_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0627b80_0_0, LS_0x7fb1e0627b80_0_4, LS_0x7fb1e0627b80_0_8, LS_0x7fb1e0627b80_0_12;
LS_0x7fb1e0627b80_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0627b80_0_16, LS_0x7fb1e0627b80_0_20;
L_0x7fb1e0627b80 .concat [ 16 8 0 0], LS_0x7fb1e0627b80_1_0, LS_0x7fb1e0627b80_1_4;
L_0x7fb1e0627cf0 .concat [ 8 24 0 0], v0x7fb1e053bab0_0, L_0x7fb1e0627b80;
L_0x7fb1e0627ff0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0628230 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0628410 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0628770 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0628810 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0541940 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05412f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0541b00 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0541c10_0 .net "a", 31 0, L_0x7fb1e06282d0;  alias, 1 drivers
v0x7fb1e0541cd0_0 .net "b", 31 0, L_0x7fb1e0628370;  alias, 1 drivers
v0x7fb1e0541d70_0 .net "out", 31 0, L_0x7fb1e06284b0;  alias, 1 drivers
L_0x7fb1e06284b0 .arith/sum 32, L_0x7fb1e06282d0, L_0x7fb1e0628370;
S_0x7fb1e0541e10 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05412f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0541fe0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0542160_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05421f0_0 .net "in", 31 0, L_0x7fb1e0628650;  alias, 1 drivers
v0x7fb1e0542290_0 .var "in_reg", 31 0;
v0x7fb1e0542320_0 .net "out", 31 0, v0x7fb1e0542290_0;  alias, 1 drivers
v0x7fb1e05423b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05424a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05412f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0542660 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0542840_0 .net "clk", 0 0, L_0x7fb1e0627ff0;  1 drivers
v0x7fb1e05428f0_0 .net "in", 7 0, v0x7fb1e0519430_0;  alias, 1 drivers
v0x7fb1e0542990_0 .var "in_reg", 7 0;
v0x7fb1e0542a20_0 .net "out", 7 0, v0x7fb1e0542990_0;  alias, 1 drivers
v0x7fb1e0542ab0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0542800 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0542840_0;
S_0x7fb1e0542bb0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05412f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0542d70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0542ee0_0 .net "a", 31 0, L_0x7fb1e0627cf0;  alias, 1 drivers
v0x7fb1e0542fa0_0 .net "b", 31 0, L_0x7fb1e06277e0;  alias, 1 drivers
v0x7fb1e0543040_0 .net "out", 31 0, L_0x7fb1e06282d0;  alias, 1 drivers
L_0x7fb1e06282d0 .arith/mult 32, L_0x7fb1e0627cf0, L_0x7fb1e06277e0;
S_0x7fb1e05430e0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05412f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05432e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0543440_0 .net "input_a", 31 0, v0x7fb1e051a5e0_0;  alias, 1 drivers
v0x7fb1e05434f0_0 .net "input_b", 31 0, v0x7fb1e0542290_0;  alias, 1 drivers
v0x7fb1e0543590_0 .net "result", 31 0, L_0x7fb1e0628370;  alias, 1 drivers
v0x7fb1e0543620_0 .net "select_bit", 0 0, L_0x7fb1e0628410;  1 drivers
L_0x7fb1e0628370 .functor MUXZ 32, v0x7fb1e051a5e0_0, v0x7fb1e0542290_0, L_0x7fb1e0628410, C4<>;
S_0x7fb1e05436e0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05412f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05438a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0543a20_0 .net "input_a", 31 0, L_0x7fb1e06284b0;  alias, 1 drivers
v0x7fb1e0543af0_0 .net "input_b", 31 0, v0x7fb1e051a5e0_0;  alias, 1 drivers
v0x7fb1e0543b80_0 .net "result", 31 0, L_0x7fb1e0628650;  alias, 1 drivers
v0x7fb1e0543c30_0 .net "select_bit", 0 0, L_0x7fb1e06288b0;  1 drivers
L_0x7fb1e0628650 .functor MUXZ 32, L_0x7fb1e06284b0, v0x7fb1e051a5e0_0, L_0x7fb1e06288b0, C4<>;
S_0x7fb1e0543d00 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05412f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0543ec0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0544040_0 .net "input_a", 7 0, v0x7fb1e0542990_0;  alias, 1 drivers
v0x7fb1e0544110_0 .net "input_b", 7 0, v0x7fb1e0519430_0;  alias, 1 drivers
v0x7fb1e05441a0_0 .net "result", 7 0, L_0x7fb1e0628090;  alias, 1 drivers
v0x7fb1e0544230_0 .net "select_bit", 0 0, L_0x7fb1e0628230;  1 drivers
L_0x7fb1e0628090 .functor MUXZ 8, v0x7fb1e0542990_0, v0x7fb1e0519430_0, L_0x7fb1e0628230, C4<>;
S_0x7fb1e0545320 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1e05225b0;
 .timescale -7 -9;
P_0x7fb1e0541850 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e0545550 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0545320;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0545710 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e0570760 .functor BUFZ 8, v0x7fb1e05459f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e05458b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0545950_0 .net "in", 7 0, v0x7fb1e0540a50_0;  alias, 1 drivers
v0x7fb1e05459f0_0 .var "in_reg", 7 0;
v0x7fb1e0545a80_0 .net "out", 7 0, L_0x7fb1e0570760;  alias, 1 drivers
v0x7fb1e0545b10_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0545c00 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0545320;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0545dd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0545f50_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0545fe0_0 .net "in", 7 0, v0x7fb1e051e3a0_0;  alias, 1 drivers
v0x7fb1e0546080_0 .var "in_reg", 7 0;
v0x7fb1e0546110_0 .net "out", 7 0, v0x7fb1e0546080_0;  alias, 1 drivers
v0x7fb1e05461a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0546290 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0545320;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0546450 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0546490 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05464d0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0546510 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0546550 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0629ee0 .functor AND 1, L_0x7fb1e0629da0, L_0x7fb1e0629e40, C4<1>, C4<1>;
v0x7fb1e0549280_0 .net *"_ivl_1", 0 0, L_0x7fb1e0628b80;  1 drivers
v0x7fb1e0549340_0 .net *"_ivl_19", 0 0, L_0x7fb1e0629da0;  1 drivers
v0x7fb1e05493e0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0628c20;  1 drivers
v0x7fb1e0549490_0 .net *"_ivl_21", 0 0, L_0x7fb1e0629e40;  1 drivers
v0x7fb1e0549540_0 .net *"_ivl_7", 0 0, L_0x7fb1e0629110;  1 drivers
v0x7fb1e0549630_0 .net *"_ivl_8", 23 0, L_0x7fb1e06291b0;  1 drivers
v0x7fb1e05496e0_0 .net "a_in", 31 0, L_0x7fb1e0629320;  1 drivers
v0x7fb1e0549780_0 .net "act_data_in", 7 0, v0x7fb1e0540a50_0;  alias, 1 drivers
v0x7fb1e0549850_0 .net "add_in", 31 0, L_0x7fb1e06299a0;  1 drivers
v0x7fb1e0549960_0 .net "add_out", 31 0, L_0x7fb1e0629ae0;  1 drivers
v0x7fb1e0549a30_0 .net "buffer_in", 31 0, L_0x7fb1e0629c80;  1 drivers
v0x7fb1e0549b00_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0549b90_0 .net "mul_out", 31 0, L_0x7fb1e0629900;  1 drivers
v0x7fb1e0549c60_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0549cf0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0549d80_0 .net "result_in", 31 0, v0x7fb1e051f550_0;  alias, 1 drivers
v0x7fb1e0549e10_0 .net "result_out", 31 0, v0x7fb1e0547230_0;  alias, 1 drivers
v0x7fb1e0549fe0_0 .net "w_in", 31 0, L_0x7fb1e0628e10;  1 drivers
v0x7fb1e054a070_0 .net "w_load", 7 0, v0x7fb1e0547930_0;  1 drivers
v0x7fb1e054a100_0 .net "w_mux", 7 0, L_0x7fb1e06296c0;  1 drivers
v0x7fb1e054a190_0 .net "wgt_data_in", 7 0, v0x7fb1e051e3a0_0;  alias, 1 drivers
L_0x7fb1e0628b80 .part L_0x7fb1e06296c0, 7, 1;
LS_0x7fb1e0628c20_0_0 .concat [ 1 1 1 1], L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80;
LS_0x7fb1e0628c20_0_4 .concat [ 1 1 1 1], L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80;
LS_0x7fb1e0628c20_0_8 .concat [ 1 1 1 1], L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80;
LS_0x7fb1e0628c20_0_12 .concat [ 1 1 1 1], L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80;
LS_0x7fb1e0628c20_0_16 .concat [ 1 1 1 1], L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80;
LS_0x7fb1e0628c20_0_20 .concat [ 1 1 1 1], L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80, L_0x7fb1e0628b80;
LS_0x7fb1e0628c20_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0628c20_0_0, LS_0x7fb1e0628c20_0_4, LS_0x7fb1e0628c20_0_8, LS_0x7fb1e0628c20_0_12;
LS_0x7fb1e0628c20_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0628c20_0_16, LS_0x7fb1e0628c20_0_20;
L_0x7fb1e0628c20 .concat [ 16 8 0 0], LS_0x7fb1e0628c20_1_0, LS_0x7fb1e0628c20_1_4;
L_0x7fb1e0628e10 .concat [ 8 24 0 0], L_0x7fb1e06296c0, L_0x7fb1e0628c20;
L_0x7fb1e0629110 .part v0x7fb1e0540a50_0, 7, 1;
LS_0x7fb1e06291b0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110;
LS_0x7fb1e06291b0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110;
LS_0x7fb1e06291b0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110;
LS_0x7fb1e06291b0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110;
LS_0x7fb1e06291b0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110;
LS_0x7fb1e06291b0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110, L_0x7fb1e0629110;
LS_0x7fb1e06291b0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06291b0_0_0, LS_0x7fb1e06291b0_0_4, LS_0x7fb1e06291b0_0_8, LS_0x7fb1e06291b0_0_12;
LS_0x7fb1e06291b0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06291b0_0_16, LS_0x7fb1e06291b0_0_20;
L_0x7fb1e06291b0 .concat [ 16 8 0 0], LS_0x7fb1e06291b0_1_0, LS_0x7fb1e06291b0_1_4;
L_0x7fb1e0629320 .concat [ 8 24 0 0], v0x7fb1e0540a50_0, L_0x7fb1e06291b0;
L_0x7fb1e0629620 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0629860 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0629a40 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0629da0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0629e40 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05468e0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0546290;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0546aa0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0546bb0_0 .net "a", 31 0, L_0x7fb1e0629900;  alias, 1 drivers
v0x7fb1e0546c70_0 .net "b", 31 0, L_0x7fb1e06299a0;  alias, 1 drivers
v0x7fb1e0546d10_0 .net "out", 31 0, L_0x7fb1e0629ae0;  alias, 1 drivers
L_0x7fb1e0629ae0 .arith/sum 32, L_0x7fb1e0629900, L_0x7fb1e06299a0;
S_0x7fb1e0546db0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0546290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0546f80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0547100_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0547190_0 .net "in", 31 0, L_0x7fb1e0629c80;  alias, 1 drivers
v0x7fb1e0547230_0 .var "in_reg", 31 0;
v0x7fb1e05472c0_0 .net "out", 31 0, v0x7fb1e0547230_0;  alias, 1 drivers
v0x7fb1e0547350_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0547440 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0546290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0547600 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05477e0_0 .net "clk", 0 0, L_0x7fb1e0629620;  1 drivers
v0x7fb1e0547890_0 .net "in", 7 0, v0x7fb1e051e3a0_0;  alias, 1 drivers
v0x7fb1e0547930_0 .var "in_reg", 7 0;
v0x7fb1e05479c0_0 .net "out", 7 0, v0x7fb1e0547930_0;  alias, 1 drivers
v0x7fb1e0547a50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05477a0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05477e0_0;
S_0x7fb1e0547b50 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0546290;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0547d10 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0547e80_0 .net "a", 31 0, L_0x7fb1e0629320;  alias, 1 drivers
v0x7fb1e0547f40_0 .net "b", 31 0, L_0x7fb1e0628e10;  alias, 1 drivers
v0x7fb1e0547fe0_0 .net "out", 31 0, L_0x7fb1e0629900;  alias, 1 drivers
L_0x7fb1e0629900 .arith/mult 32, L_0x7fb1e0629320, L_0x7fb1e0628e10;
S_0x7fb1e0548080 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0546290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0548280 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05483e0_0 .net "input_a", 31 0, v0x7fb1e051f550_0;  alias, 1 drivers
v0x7fb1e0548490_0 .net "input_b", 31 0, v0x7fb1e0547230_0;  alias, 1 drivers
v0x7fb1e0548530_0 .net "result", 31 0, L_0x7fb1e06299a0;  alias, 1 drivers
v0x7fb1e05485c0_0 .net "select_bit", 0 0, L_0x7fb1e0629a40;  1 drivers
L_0x7fb1e06299a0 .functor MUXZ 32, v0x7fb1e051f550_0, v0x7fb1e0547230_0, L_0x7fb1e0629a40, C4<>;
S_0x7fb1e0548680 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0546290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0548840 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05489c0_0 .net "input_a", 31 0, L_0x7fb1e0629ae0;  alias, 1 drivers
v0x7fb1e0548a90_0 .net "input_b", 31 0, v0x7fb1e051f550_0;  alias, 1 drivers
v0x7fb1e0548b20_0 .net "result", 31 0, L_0x7fb1e0629c80;  alias, 1 drivers
v0x7fb1e0548bd0_0 .net "select_bit", 0 0, L_0x7fb1e0629ee0;  1 drivers
L_0x7fb1e0629c80 .functor MUXZ 32, L_0x7fb1e0629ae0, v0x7fb1e051f550_0, L_0x7fb1e0629ee0, C4<>;
S_0x7fb1e0548ca0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0546290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0548e60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0548fe0_0 .net "input_a", 7 0, v0x7fb1e0547930_0;  alias, 1 drivers
v0x7fb1e05490b0_0 .net "input_b", 7 0, v0x7fb1e051e3a0_0;  alias, 1 drivers
v0x7fb1e0549140_0 .net "result", 7 0, L_0x7fb1e06296c0;  alias, 1 drivers
v0x7fb1e05491d0_0 .net "select_bit", 0 0, L_0x7fb1e0629860;  1 drivers
L_0x7fb1e06296c0 .functor MUXZ 8, v0x7fb1e0547930_0, v0x7fb1e051e3a0_0, L_0x7fb1e0629860, C4<>;
S_0x7fb1e054a2c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e05467f0 .param/l "i" 0 3 35, +C4<010>;
S_0x7fb1e054a500 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e054a6d0 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1e054a770 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e054a500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e054a930 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e054aad0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e054ab70_0 .net "in", 7 0, L_0x7fb1e0672850;  alias, 1 drivers
v0x7fb1e054ac10_0 .var "in_reg", 7 0;
v0x7fb1e054aca0_0 .net "out", 7 0, v0x7fb1e054ac10_0;  alias, 1 drivers
v0x7fb1e054ad30_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0522f00 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e054a500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e054ae00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e054af80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e054b010_0 .net "in", 7 0, v0x7fb1e0523480_0;  alias, 1 drivers
v0x7fb1e054b0a0_0 .var "in_reg", 7 0;
v0x7fb1e054b130_0 .net "out", 7 0, v0x7fb1e054b0a0_0;  alias, 1 drivers
v0x7fb1e054b1c0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e054b2b0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e054a500;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e054b470 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e054b4b0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e054b4f0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e054b530 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e054b570 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e062b500 .functor AND 1, L_0x7fb1e062b3c0, L_0x7fb1e062b460, C4<1>, C4<1>;
v0x7fb1e054e2a0_0 .net *"_ivl_1", 0 0, L_0x7fb1e062a130;  1 drivers
v0x7fb1e054e360_0 .net *"_ivl_19", 0 0, L_0x7fb1e062b3c0;  1 drivers
v0x7fb1e054e400_0 .net *"_ivl_2", 23 0, L_0x7fb1e062a1d0;  1 drivers
v0x7fb1e054e4b0_0 .net *"_ivl_21", 0 0, L_0x7fb1e062b460;  1 drivers
v0x7fb1e054e560_0 .net *"_ivl_7", 0 0, L_0x7fb1e062a6c0;  1 drivers
v0x7fb1e054e650_0 .net *"_ivl_8", 23 0, L_0x7fb1e062a760;  1 drivers
v0x7fb1e054e700_0 .net "a_in", 31 0, L_0x7fb1e062a8d0;  1 drivers
v0x7fb1e054e7a0_0 .net "act_data_in", 7 0, L_0x7fb1e0672850;  alias, 1 drivers
v0x7fb1e054e850_0 .net "add_in", 31 0, L_0x7fb1e062afc0;  1 drivers
v0x7fb1e054e960_0 .net "add_out", 31 0, L_0x7fb1e062b100;  1 drivers
v0x7fb1e054ea40_0 .net "buffer_in", 31 0, L_0x7fb1e062b2a0;  1 drivers
v0x7fb1e054eb10_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e054eba0_0 .net "mul_out", 31 0, L_0x7fb1e062af20;  1 drivers
v0x7fb1e054ec70_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05270e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e054ef00_0 .net "result_in", 31 0, v0x7fb1e0524630_0;  alias, 1 drivers
v0x7fb1e054ef90_0 .net "result_out", 31 0, v0x7fb1e054c250_0;  alias, 1 drivers
v0x7fb1e054f120_0 .net "w_in", 31 0, L_0x7fb1e062a3c0;  1 drivers
v0x7fb1e054f1b0_0 .net "w_load", 7 0, v0x7fb1e054c950_0;  1 drivers
v0x7fb1e054f240_0 .net "w_mux", 7 0, L_0x7fb1e062ace0;  1 drivers
v0x7fb1e054f2d0_0 .net "wgt_data_in", 7 0, v0x7fb1e0523480_0;  alias, 1 drivers
L_0x7fb1e062a130 .part L_0x7fb1e062ace0, 7, 1;
LS_0x7fb1e062a1d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130;
LS_0x7fb1e062a1d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130;
LS_0x7fb1e062a1d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130;
LS_0x7fb1e062a1d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130;
LS_0x7fb1e062a1d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130;
LS_0x7fb1e062a1d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130, L_0x7fb1e062a130;
LS_0x7fb1e062a1d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062a1d0_0_0, LS_0x7fb1e062a1d0_0_4, LS_0x7fb1e062a1d0_0_8, LS_0x7fb1e062a1d0_0_12;
LS_0x7fb1e062a1d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062a1d0_0_16, LS_0x7fb1e062a1d0_0_20;
L_0x7fb1e062a1d0 .concat [ 16 8 0 0], LS_0x7fb1e062a1d0_1_0, LS_0x7fb1e062a1d0_1_4;
L_0x7fb1e062a3c0 .concat [ 8 24 0 0], L_0x7fb1e062ace0, L_0x7fb1e062a1d0;
L_0x7fb1e062a6c0 .part L_0x7fb1e0672850, 7, 1;
LS_0x7fb1e062a760_0_0 .concat [ 1 1 1 1], L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0;
LS_0x7fb1e062a760_0_4 .concat [ 1 1 1 1], L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0;
LS_0x7fb1e062a760_0_8 .concat [ 1 1 1 1], L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0;
LS_0x7fb1e062a760_0_12 .concat [ 1 1 1 1], L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0;
LS_0x7fb1e062a760_0_16 .concat [ 1 1 1 1], L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0;
LS_0x7fb1e062a760_0_20 .concat [ 1 1 1 1], L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0, L_0x7fb1e062a6c0;
LS_0x7fb1e062a760_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062a760_0_0, LS_0x7fb1e062a760_0_4, LS_0x7fb1e062a760_0_8, LS_0x7fb1e062a760_0_12;
LS_0x7fb1e062a760_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062a760_0_16, LS_0x7fb1e062a760_0_20;
L_0x7fb1e062a760 .concat [ 16 8 0 0], LS_0x7fb1e062a760_1_0, LS_0x7fb1e062a760_1_4;
L_0x7fb1e062a8d0 .concat [ 8 24 0 0], L_0x7fb1e0672850, L_0x7fb1e062a760;
L_0x7fb1e062ac40 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e062ae80 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062b060 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062b3c0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062b460 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e054b900 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e054b2b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e054bac0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e054bbd0_0 .net "a", 31 0, L_0x7fb1e062af20;  alias, 1 drivers
v0x7fb1e054bc90_0 .net "b", 31 0, L_0x7fb1e062afc0;  alias, 1 drivers
v0x7fb1e054bd30_0 .net "out", 31 0, L_0x7fb1e062b100;  alias, 1 drivers
L_0x7fb1e062b100 .arith/sum 32, L_0x7fb1e062af20, L_0x7fb1e062afc0;
S_0x7fb1e054bdd0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e054b2b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e054bfa0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e054c120_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e054c1b0_0 .net "in", 31 0, L_0x7fb1e062b2a0;  alias, 1 drivers
v0x7fb1e054c250_0 .var "in_reg", 31 0;
v0x7fb1e054c2e0_0 .net "out", 31 0, v0x7fb1e054c250_0;  alias, 1 drivers
v0x7fb1e054c370_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e054c460 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e054b2b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e054c620 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e054c800_0 .net "clk", 0 0, L_0x7fb1e062ac40;  1 drivers
v0x7fb1e054c8b0_0 .net "in", 7 0, v0x7fb1e0523480_0;  alias, 1 drivers
v0x7fb1e054c950_0 .var "in_reg", 7 0;
v0x7fb1e054c9e0_0 .net "out", 7 0, v0x7fb1e054c950_0;  alias, 1 drivers
v0x7fb1e054ca70_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e054c7c0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e054c800_0;
S_0x7fb1e054cb70 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e054b2b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e054cd30 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e054cea0_0 .net "a", 31 0, L_0x7fb1e062a8d0;  alias, 1 drivers
v0x7fb1e054cf60_0 .net "b", 31 0, L_0x7fb1e062a3c0;  alias, 1 drivers
v0x7fb1e054d000_0 .net "out", 31 0, L_0x7fb1e062af20;  alias, 1 drivers
L_0x7fb1e062af20 .arith/mult 32, L_0x7fb1e062a8d0, L_0x7fb1e062a3c0;
S_0x7fb1e054d0a0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e054b2b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e054d2a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e054d400_0 .net "input_a", 31 0, v0x7fb1e0524630_0;  alias, 1 drivers
v0x7fb1e054d4b0_0 .net "input_b", 31 0, v0x7fb1e054c250_0;  alias, 1 drivers
v0x7fb1e054d550_0 .net "result", 31 0, L_0x7fb1e062afc0;  alias, 1 drivers
v0x7fb1e054d5e0_0 .net "select_bit", 0 0, L_0x7fb1e062b060;  1 drivers
L_0x7fb1e062afc0 .functor MUXZ 32, v0x7fb1e0524630_0, v0x7fb1e054c250_0, L_0x7fb1e062b060, C4<>;
S_0x7fb1e054d6a0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e054b2b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e054d860 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e054d9e0_0 .net "input_a", 31 0, L_0x7fb1e062b100;  alias, 1 drivers
v0x7fb1e054dab0_0 .net "input_b", 31 0, v0x7fb1e0524630_0;  alias, 1 drivers
v0x7fb1e054db40_0 .net "result", 31 0, L_0x7fb1e062b2a0;  alias, 1 drivers
v0x7fb1e054dbf0_0 .net "select_bit", 0 0, L_0x7fb1e062b500;  1 drivers
L_0x7fb1e062b2a0 .functor MUXZ 32, L_0x7fb1e062b100, v0x7fb1e0524630_0, L_0x7fb1e062b500, C4<>;
S_0x7fb1e054dcc0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e054b2b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e054de80 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e054e000_0 .net "input_a", 7 0, v0x7fb1e054c950_0;  alias, 1 drivers
v0x7fb1e054e0d0_0 .net "input_b", 7 0, v0x7fb1e0523480_0;  alias, 1 drivers
v0x7fb1e054e160_0 .net "result", 7 0, L_0x7fb1e062ace0;  alias, 1 drivers
v0x7fb1e054e1f0_0 .net "select_bit", 0 0, L_0x7fb1e062ae80;  1 drivers
L_0x7fb1e062ace0 .functor MUXZ 8, v0x7fb1e054c950_0, v0x7fb1e0523480_0, L_0x7fb1e062ae80, C4<>;
S_0x7fb1e054f3e0 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e054b810 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1e054f600 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e054f3e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e054f7c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e054f960_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e054fa00_0 .net "in", 7 0, v0x7fb1e054ac10_0;  alias, 1 drivers
v0x7fb1e054faa0_0 .var "in_reg", 7 0;
v0x7fb1e054fb30_0 .net "out", 7 0, v0x7fb1e054faa0_0;  alias, 1 drivers
v0x7fb1e054fbc0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e054fcb0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e054f3e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e054fe80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0550000_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0550090_0 .net "in", 7 0, v0x7fb1e0528490_0;  alias, 1 drivers
v0x7fb1e0550130_0 .var "in_reg", 7 0;
v0x7fb1e05501c0_0 .net "out", 7 0, v0x7fb1e0550130_0;  alias, 1 drivers
v0x7fb1e0550250_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0550340 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e054f3e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0550500 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0550540 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0550580 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05505c0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0550600 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e062cb30 .functor AND 1, L_0x7fb1e062c9f0, L_0x7fb1e062ca90, C4<1>, C4<1>;
v0x7fb1e0553330_0 .net *"_ivl_1", 0 0, L_0x7fb1e062b7d0;  1 drivers
v0x7fb1e05533f0_0 .net *"_ivl_19", 0 0, L_0x7fb1e062c9f0;  1 drivers
v0x7fb1e0553490_0 .net *"_ivl_2", 23 0, L_0x7fb1e062b870;  1 drivers
v0x7fb1e0553540_0 .net *"_ivl_21", 0 0, L_0x7fb1e062ca90;  1 drivers
v0x7fb1e05535f0_0 .net *"_ivl_7", 0 0, L_0x7fb1e062bd60;  1 drivers
v0x7fb1e05536e0_0 .net *"_ivl_8", 23 0, L_0x7fb1e062be00;  1 drivers
v0x7fb1e0553790_0 .net "a_in", 31 0, L_0x7fb1e062bf70;  1 drivers
v0x7fb1e0553830_0 .net "act_data_in", 7 0, v0x7fb1e054ac10_0;  alias, 1 drivers
v0x7fb1e0553900_0 .net "add_in", 31 0, L_0x7fb1e062c5f0;  1 drivers
v0x7fb1e0553a10_0 .net "add_out", 31 0, L_0x7fb1e062c730;  1 drivers
v0x7fb1e0553ae0_0 .net "buffer_in", 31 0, L_0x7fb1e062c8d0;  1 drivers
v0x7fb1e0553bb0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0553c40_0 .net "mul_out", 31 0, L_0x7fb1e062c550;  1 drivers
v0x7fb1e0553d10_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0553da0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0553e30_0 .net "result_in", 31 0, v0x7fb1e0529640_0;  alias, 1 drivers
v0x7fb1e0553ec0_0 .net "result_out", 31 0, v0x7fb1e05512e0_0;  alias, 1 drivers
v0x7fb1e0554090_0 .net "w_in", 31 0, L_0x7fb1e062ba60;  1 drivers
v0x7fb1e0554120_0 .net "w_load", 7 0, v0x7fb1e05519e0_0;  1 drivers
v0x7fb1e05541b0_0 .net "w_mux", 7 0, L_0x7fb1e062c310;  1 drivers
v0x7fb1e0554240_0 .net "wgt_data_in", 7 0, v0x7fb1e0528490_0;  alias, 1 drivers
L_0x7fb1e062b7d0 .part L_0x7fb1e062c310, 7, 1;
LS_0x7fb1e062b870_0_0 .concat [ 1 1 1 1], L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0;
LS_0x7fb1e062b870_0_4 .concat [ 1 1 1 1], L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0;
LS_0x7fb1e062b870_0_8 .concat [ 1 1 1 1], L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0;
LS_0x7fb1e062b870_0_12 .concat [ 1 1 1 1], L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0;
LS_0x7fb1e062b870_0_16 .concat [ 1 1 1 1], L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0;
LS_0x7fb1e062b870_0_20 .concat [ 1 1 1 1], L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0, L_0x7fb1e062b7d0;
LS_0x7fb1e062b870_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062b870_0_0, LS_0x7fb1e062b870_0_4, LS_0x7fb1e062b870_0_8, LS_0x7fb1e062b870_0_12;
LS_0x7fb1e062b870_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062b870_0_16, LS_0x7fb1e062b870_0_20;
L_0x7fb1e062b870 .concat [ 16 8 0 0], LS_0x7fb1e062b870_1_0, LS_0x7fb1e062b870_1_4;
L_0x7fb1e062ba60 .concat [ 8 24 0 0], L_0x7fb1e062c310, L_0x7fb1e062b870;
L_0x7fb1e062bd60 .part v0x7fb1e054ac10_0, 7, 1;
LS_0x7fb1e062be00_0_0 .concat [ 1 1 1 1], L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60;
LS_0x7fb1e062be00_0_4 .concat [ 1 1 1 1], L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60;
LS_0x7fb1e062be00_0_8 .concat [ 1 1 1 1], L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60;
LS_0x7fb1e062be00_0_12 .concat [ 1 1 1 1], L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60;
LS_0x7fb1e062be00_0_16 .concat [ 1 1 1 1], L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60;
LS_0x7fb1e062be00_0_20 .concat [ 1 1 1 1], L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60, L_0x7fb1e062bd60;
LS_0x7fb1e062be00_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062be00_0_0, LS_0x7fb1e062be00_0_4, LS_0x7fb1e062be00_0_8, LS_0x7fb1e062be00_0_12;
LS_0x7fb1e062be00_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062be00_0_16, LS_0x7fb1e062be00_0_20;
L_0x7fb1e062be00 .concat [ 16 8 0 0], LS_0x7fb1e062be00_1_0, LS_0x7fb1e062be00_1_4;
L_0x7fb1e062bf70 .concat [ 8 24 0 0], v0x7fb1e054ac10_0, L_0x7fb1e062be00;
L_0x7fb1e062c270 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e062c4b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062c690 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062c9f0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062ca90 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0550990 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0550340;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0550b50 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0550c60_0 .net "a", 31 0, L_0x7fb1e062c550;  alias, 1 drivers
v0x7fb1e0550d20_0 .net "b", 31 0, L_0x7fb1e062c5f0;  alias, 1 drivers
v0x7fb1e0550dc0_0 .net "out", 31 0, L_0x7fb1e062c730;  alias, 1 drivers
L_0x7fb1e062c730 .arith/sum 32, L_0x7fb1e062c550, L_0x7fb1e062c5f0;
S_0x7fb1e0550e60 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0550340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0551030 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05511b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0551240_0 .net "in", 31 0, L_0x7fb1e062c8d0;  alias, 1 drivers
v0x7fb1e05512e0_0 .var "in_reg", 31 0;
v0x7fb1e0551370_0 .net "out", 31 0, v0x7fb1e05512e0_0;  alias, 1 drivers
v0x7fb1e0551400_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05514f0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0550340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05516b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0551890_0 .net "clk", 0 0, L_0x7fb1e062c270;  1 drivers
v0x7fb1e0551940_0 .net "in", 7 0, v0x7fb1e0528490_0;  alias, 1 drivers
v0x7fb1e05519e0_0 .var "in_reg", 7 0;
v0x7fb1e0551a70_0 .net "out", 7 0, v0x7fb1e05519e0_0;  alias, 1 drivers
v0x7fb1e0551b00_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0551850 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0551890_0;
S_0x7fb1e0551c00 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0550340;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0551dc0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0551f30_0 .net "a", 31 0, L_0x7fb1e062bf70;  alias, 1 drivers
v0x7fb1e0551ff0_0 .net "b", 31 0, L_0x7fb1e062ba60;  alias, 1 drivers
v0x7fb1e0552090_0 .net "out", 31 0, L_0x7fb1e062c550;  alias, 1 drivers
L_0x7fb1e062c550 .arith/mult 32, L_0x7fb1e062bf70, L_0x7fb1e062ba60;
S_0x7fb1e0552130 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0550340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0552330 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0552490_0 .net "input_a", 31 0, v0x7fb1e0529640_0;  alias, 1 drivers
v0x7fb1e0552540_0 .net "input_b", 31 0, v0x7fb1e05512e0_0;  alias, 1 drivers
v0x7fb1e05525e0_0 .net "result", 31 0, L_0x7fb1e062c5f0;  alias, 1 drivers
v0x7fb1e0552670_0 .net "select_bit", 0 0, L_0x7fb1e062c690;  1 drivers
L_0x7fb1e062c5f0 .functor MUXZ 32, v0x7fb1e0529640_0, v0x7fb1e05512e0_0, L_0x7fb1e062c690, C4<>;
S_0x7fb1e0552730 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0550340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05528f0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0552a70_0 .net "input_a", 31 0, L_0x7fb1e062c730;  alias, 1 drivers
v0x7fb1e0552b40_0 .net "input_b", 31 0, v0x7fb1e0529640_0;  alias, 1 drivers
v0x7fb1e0552bd0_0 .net "result", 31 0, L_0x7fb1e062c8d0;  alias, 1 drivers
v0x7fb1e0552c80_0 .net "select_bit", 0 0, L_0x7fb1e062cb30;  1 drivers
L_0x7fb1e062c8d0 .functor MUXZ 32, L_0x7fb1e062c730, v0x7fb1e0529640_0, L_0x7fb1e062cb30, C4<>;
S_0x7fb1e0552d50 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0550340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0552f10 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0553090_0 .net "input_a", 7 0, v0x7fb1e05519e0_0;  alias, 1 drivers
v0x7fb1e0553160_0 .net "input_b", 7 0, v0x7fb1e0528490_0;  alias, 1 drivers
v0x7fb1e05531f0_0 .net "result", 7 0, L_0x7fb1e062c310;  alias, 1 drivers
v0x7fb1e0553280_0 .net "select_bit", 0 0, L_0x7fb1e062c4b0;  1 drivers
L_0x7fb1e062c310 .functor MUXZ 8, v0x7fb1e05519e0_0, v0x7fb1e0528490_0, L_0x7fb1e062c4b0, C4<>;
S_0x7fb1e0554370 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e05508a0 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e05545b0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0554370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0554770 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0554910_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05549b0_0 .net "in", 7 0, v0x7fb1e054faa0_0;  alias, 1 drivers
v0x7fb1e0554a50_0 .var "in_reg", 7 0;
v0x7fb1e0554ae0_0 .net "out", 7 0, v0x7fb1e0554a50_0;  alias, 1 drivers
v0x7fb1e0554b70_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0554c60 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0554370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0554e30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0554fb0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0555040_0 .net "in", 7 0, v0x7fb1e052d440_0;  alias, 1 drivers
v0x7fb1e05550e0_0 .var "in_reg", 7 0;
v0x7fb1e0555170_0 .net "out", 7 0, v0x7fb1e05550e0_0;  alias, 1 drivers
v0x7fb1e0555200_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05552f0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0554370;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05554b0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05554f0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0555530 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0555570 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05555b0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e062e160 .functor AND 1, L_0x7fb1e062e020, L_0x7fb1e062e0c0, C4<1>, C4<1>;
v0x7fb1e05582e0_0 .net *"_ivl_1", 0 0, L_0x7fb1e062ce00;  1 drivers
v0x7fb1e05583a0_0 .net *"_ivl_19", 0 0, L_0x7fb1e062e020;  1 drivers
v0x7fb1e0558440_0 .net *"_ivl_2", 23 0, L_0x7fb1e062cea0;  1 drivers
v0x7fb1e05584f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e062e0c0;  1 drivers
v0x7fb1e05585a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e062d390;  1 drivers
v0x7fb1e0558690_0 .net *"_ivl_8", 23 0, L_0x7fb1e062d430;  1 drivers
v0x7fb1e0558740_0 .net "a_in", 31 0, L_0x7fb1e062d5a0;  1 drivers
v0x7fb1e05587e0_0 .net "act_data_in", 7 0, v0x7fb1e054faa0_0;  alias, 1 drivers
v0x7fb1e05588b0_0 .net "add_in", 31 0, L_0x7fb1e062dc20;  1 drivers
v0x7fb1e05589c0_0 .net "add_out", 31 0, L_0x7fb1e062dd60;  1 drivers
v0x7fb1e0558a90_0 .net "buffer_in", 31 0, L_0x7fb1e062df00;  1 drivers
v0x7fb1e0558b60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0558bf0_0 .net "mul_out", 31 0, L_0x7fb1e062db80;  1 drivers
v0x7fb1e0558cc0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0558d50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0558de0_0 .net "result_in", 31 0, v0x7fb1e052e5f0_0;  alias, 1 drivers
v0x7fb1e0558e70_0 .net "result_out", 31 0, v0x7fb1e0556290_0;  alias, 1 drivers
v0x7fb1e0559040_0 .net "w_in", 31 0, L_0x7fb1e062d090;  1 drivers
v0x7fb1e05590d0_0 .net "w_load", 7 0, v0x7fb1e0556990_0;  1 drivers
v0x7fb1e0559160_0 .net "w_mux", 7 0, L_0x7fb1e062d940;  1 drivers
v0x7fb1e05591f0_0 .net "wgt_data_in", 7 0, v0x7fb1e052d440_0;  alias, 1 drivers
L_0x7fb1e062ce00 .part L_0x7fb1e062d940, 7, 1;
LS_0x7fb1e062cea0_0_0 .concat [ 1 1 1 1], L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00;
LS_0x7fb1e062cea0_0_4 .concat [ 1 1 1 1], L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00;
LS_0x7fb1e062cea0_0_8 .concat [ 1 1 1 1], L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00;
LS_0x7fb1e062cea0_0_12 .concat [ 1 1 1 1], L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00;
LS_0x7fb1e062cea0_0_16 .concat [ 1 1 1 1], L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00;
LS_0x7fb1e062cea0_0_20 .concat [ 1 1 1 1], L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00, L_0x7fb1e062ce00;
LS_0x7fb1e062cea0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062cea0_0_0, LS_0x7fb1e062cea0_0_4, LS_0x7fb1e062cea0_0_8, LS_0x7fb1e062cea0_0_12;
LS_0x7fb1e062cea0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062cea0_0_16, LS_0x7fb1e062cea0_0_20;
L_0x7fb1e062cea0 .concat [ 16 8 0 0], LS_0x7fb1e062cea0_1_0, LS_0x7fb1e062cea0_1_4;
L_0x7fb1e062d090 .concat [ 8 24 0 0], L_0x7fb1e062d940, L_0x7fb1e062cea0;
L_0x7fb1e062d390 .part v0x7fb1e054faa0_0, 7, 1;
LS_0x7fb1e062d430_0_0 .concat [ 1 1 1 1], L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390;
LS_0x7fb1e062d430_0_4 .concat [ 1 1 1 1], L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390;
LS_0x7fb1e062d430_0_8 .concat [ 1 1 1 1], L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390;
LS_0x7fb1e062d430_0_12 .concat [ 1 1 1 1], L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390;
LS_0x7fb1e062d430_0_16 .concat [ 1 1 1 1], L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390;
LS_0x7fb1e062d430_0_20 .concat [ 1 1 1 1], L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390, L_0x7fb1e062d390;
LS_0x7fb1e062d430_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062d430_0_0, LS_0x7fb1e062d430_0_4, LS_0x7fb1e062d430_0_8, LS_0x7fb1e062d430_0_12;
LS_0x7fb1e062d430_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062d430_0_16, LS_0x7fb1e062d430_0_20;
L_0x7fb1e062d430 .concat [ 16 8 0 0], LS_0x7fb1e062d430_1_0, LS_0x7fb1e062d430_1_4;
L_0x7fb1e062d5a0 .concat [ 8 24 0 0], v0x7fb1e054faa0_0, L_0x7fb1e062d430;
L_0x7fb1e062d8a0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e062dae0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062dcc0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062e020 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062e0c0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0555940 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05552f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0555b00 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0555c10_0 .net "a", 31 0, L_0x7fb1e062db80;  alias, 1 drivers
v0x7fb1e0555cd0_0 .net "b", 31 0, L_0x7fb1e062dc20;  alias, 1 drivers
v0x7fb1e0555d70_0 .net "out", 31 0, L_0x7fb1e062dd60;  alias, 1 drivers
L_0x7fb1e062dd60 .arith/sum 32, L_0x7fb1e062db80, L_0x7fb1e062dc20;
S_0x7fb1e0555e10 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05552f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0555fe0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0556160_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05561f0_0 .net "in", 31 0, L_0x7fb1e062df00;  alias, 1 drivers
v0x7fb1e0556290_0 .var "in_reg", 31 0;
v0x7fb1e0556320_0 .net "out", 31 0, v0x7fb1e0556290_0;  alias, 1 drivers
v0x7fb1e05563b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05564a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05552f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0556660 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0556840_0 .net "clk", 0 0, L_0x7fb1e062d8a0;  1 drivers
v0x7fb1e05568f0_0 .net "in", 7 0, v0x7fb1e052d440_0;  alias, 1 drivers
v0x7fb1e0556990_0 .var "in_reg", 7 0;
v0x7fb1e0556a20_0 .net "out", 7 0, v0x7fb1e0556990_0;  alias, 1 drivers
v0x7fb1e0556ab0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0556800 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0556840_0;
S_0x7fb1e0556bb0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05552f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0556d70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0556ee0_0 .net "a", 31 0, L_0x7fb1e062d5a0;  alias, 1 drivers
v0x7fb1e0556fa0_0 .net "b", 31 0, L_0x7fb1e062d090;  alias, 1 drivers
v0x7fb1e0557040_0 .net "out", 31 0, L_0x7fb1e062db80;  alias, 1 drivers
L_0x7fb1e062db80 .arith/mult 32, L_0x7fb1e062d5a0, L_0x7fb1e062d090;
S_0x7fb1e05570e0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05552f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05572e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0557440_0 .net "input_a", 31 0, v0x7fb1e052e5f0_0;  alias, 1 drivers
v0x7fb1e05574f0_0 .net "input_b", 31 0, v0x7fb1e0556290_0;  alias, 1 drivers
v0x7fb1e0557590_0 .net "result", 31 0, L_0x7fb1e062dc20;  alias, 1 drivers
v0x7fb1e0557620_0 .net "select_bit", 0 0, L_0x7fb1e062dcc0;  1 drivers
L_0x7fb1e062dc20 .functor MUXZ 32, v0x7fb1e052e5f0_0, v0x7fb1e0556290_0, L_0x7fb1e062dcc0, C4<>;
S_0x7fb1e05576e0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05552f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05578a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0557a20_0 .net "input_a", 31 0, L_0x7fb1e062dd60;  alias, 1 drivers
v0x7fb1e0557af0_0 .net "input_b", 31 0, v0x7fb1e052e5f0_0;  alias, 1 drivers
v0x7fb1e0557b80_0 .net "result", 31 0, L_0x7fb1e062df00;  alias, 1 drivers
v0x7fb1e0557c30_0 .net "select_bit", 0 0, L_0x7fb1e062e160;  1 drivers
L_0x7fb1e062df00 .functor MUXZ 32, L_0x7fb1e062dd60, v0x7fb1e052e5f0_0, L_0x7fb1e062e160, C4<>;
S_0x7fb1e0557d00 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05552f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0557ec0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0558040_0 .net "input_a", 7 0, v0x7fb1e0556990_0;  alias, 1 drivers
v0x7fb1e0558110_0 .net "input_b", 7 0, v0x7fb1e052d440_0;  alias, 1 drivers
v0x7fb1e05581a0_0 .net "result", 7 0, L_0x7fb1e062d940;  alias, 1 drivers
v0x7fb1e0558230_0 .net "select_bit", 0 0, L_0x7fb1e062dae0;  1 drivers
L_0x7fb1e062d940 .functor MUXZ 8, v0x7fb1e0556990_0, v0x7fb1e052d440_0, L_0x7fb1e062dae0, C4<>;
S_0x7fb1e0559320 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e0555850 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e0559550 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0559320;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0559710 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05598b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0559950_0 .net "in", 7 0, v0x7fb1e0554a50_0;  alias, 1 drivers
v0x7fb1e05599f0_0 .var "in_reg", 7 0;
v0x7fb1e0559a80_0 .net "out", 7 0, v0x7fb1e05599f0_0;  alias, 1 drivers
v0x7fb1e0559b10_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0559c00 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0559320;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0559dd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0559f50_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0559fe0_0 .net "in", 7 0, v0x7fb1e05321e0_0;  alias, 1 drivers
v0x7fb1e055a080_0 .var "in_reg", 7 0;
v0x7fb1e055a110_0 .net "out", 7 0, v0x7fb1e055a080_0;  alias, 1 drivers
v0x7fb1e055a1a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e055a290 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0559320;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e055a450 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e055a490 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e055a4d0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e055a510 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e055a550 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e062f790 .functor AND 1, L_0x7fb1e062f650, L_0x7fb1e062f6f0, C4<1>, C4<1>;
v0x7fb1e055d280_0 .net *"_ivl_1", 0 0, L_0x7fb1e062e430;  1 drivers
v0x7fb1e055d340_0 .net *"_ivl_19", 0 0, L_0x7fb1e062f650;  1 drivers
v0x7fb1e055d3e0_0 .net *"_ivl_2", 23 0, L_0x7fb1e062e4d0;  1 drivers
v0x7fb1e055d490_0 .net *"_ivl_21", 0 0, L_0x7fb1e062f6f0;  1 drivers
v0x7fb1e055d540_0 .net *"_ivl_7", 0 0, L_0x7fb1e062e9c0;  1 drivers
v0x7fb1e055d630_0 .net *"_ivl_8", 23 0, L_0x7fb1e062ea60;  1 drivers
v0x7fb1e055d6e0_0 .net "a_in", 31 0, L_0x7fb1e062ebd0;  1 drivers
v0x7fb1e055d780_0 .net "act_data_in", 7 0, v0x7fb1e0554a50_0;  alias, 1 drivers
v0x7fb1e055d850_0 .net "add_in", 31 0, L_0x7fb1e062f250;  1 drivers
v0x7fb1e055d960_0 .net "add_out", 31 0, L_0x7fb1e062f390;  1 drivers
v0x7fb1e055da30_0 .net "buffer_in", 31 0, L_0x7fb1e062f530;  1 drivers
v0x7fb1e055db00_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e055db90_0 .net "mul_out", 31 0, L_0x7fb1e062f1b0;  1 drivers
v0x7fb1e055dc60_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e055dcf0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e055dd80_0 .net "result_in", 31 0, v0x7fb1e0533390_0;  alias, 1 drivers
v0x7fb1e055de10_0 .net "result_out", 31 0, v0x7fb1e055b230_0;  alias, 1 drivers
v0x7fb1e055dfe0_0 .net "w_in", 31 0, L_0x7fb1e062e6c0;  1 drivers
v0x7fb1e055e070_0 .net "w_load", 7 0, v0x7fb1e055b930_0;  1 drivers
v0x7fb1e055e100_0 .net "w_mux", 7 0, L_0x7fb1e062ef70;  1 drivers
v0x7fb1e055e190_0 .net "wgt_data_in", 7 0, v0x7fb1e05321e0_0;  alias, 1 drivers
L_0x7fb1e062e430 .part L_0x7fb1e062ef70, 7, 1;
LS_0x7fb1e062e4d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430;
LS_0x7fb1e062e4d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430;
LS_0x7fb1e062e4d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430;
LS_0x7fb1e062e4d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430;
LS_0x7fb1e062e4d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430;
LS_0x7fb1e062e4d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430, L_0x7fb1e062e430;
LS_0x7fb1e062e4d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062e4d0_0_0, LS_0x7fb1e062e4d0_0_4, LS_0x7fb1e062e4d0_0_8, LS_0x7fb1e062e4d0_0_12;
LS_0x7fb1e062e4d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062e4d0_0_16, LS_0x7fb1e062e4d0_0_20;
L_0x7fb1e062e4d0 .concat [ 16 8 0 0], LS_0x7fb1e062e4d0_1_0, LS_0x7fb1e062e4d0_1_4;
L_0x7fb1e062e6c0 .concat [ 8 24 0 0], L_0x7fb1e062ef70, L_0x7fb1e062e4d0;
L_0x7fb1e062e9c0 .part v0x7fb1e0554a50_0, 7, 1;
LS_0x7fb1e062ea60_0_0 .concat [ 1 1 1 1], L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0;
LS_0x7fb1e062ea60_0_4 .concat [ 1 1 1 1], L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0;
LS_0x7fb1e062ea60_0_8 .concat [ 1 1 1 1], L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0;
LS_0x7fb1e062ea60_0_12 .concat [ 1 1 1 1], L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0;
LS_0x7fb1e062ea60_0_16 .concat [ 1 1 1 1], L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0;
LS_0x7fb1e062ea60_0_20 .concat [ 1 1 1 1], L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0, L_0x7fb1e062e9c0;
LS_0x7fb1e062ea60_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062ea60_0_0, LS_0x7fb1e062ea60_0_4, LS_0x7fb1e062ea60_0_8, LS_0x7fb1e062ea60_0_12;
LS_0x7fb1e062ea60_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062ea60_0_16, LS_0x7fb1e062ea60_0_20;
L_0x7fb1e062ea60 .concat [ 16 8 0 0], LS_0x7fb1e062ea60_1_0, LS_0x7fb1e062ea60_1_4;
L_0x7fb1e062ebd0 .concat [ 8 24 0 0], v0x7fb1e0554a50_0, L_0x7fb1e062ea60;
L_0x7fb1e062eed0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e062f110 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062f2f0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062f650 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e062f6f0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e055a8e0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e055a290;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e055aaa0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e055abb0_0 .net "a", 31 0, L_0x7fb1e062f1b0;  alias, 1 drivers
v0x7fb1e055ac70_0 .net "b", 31 0, L_0x7fb1e062f250;  alias, 1 drivers
v0x7fb1e055ad10_0 .net "out", 31 0, L_0x7fb1e062f390;  alias, 1 drivers
L_0x7fb1e062f390 .arith/sum 32, L_0x7fb1e062f1b0, L_0x7fb1e062f250;
S_0x7fb1e055adb0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e055a290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e055af80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e055b100_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e055b190_0 .net "in", 31 0, L_0x7fb1e062f530;  alias, 1 drivers
v0x7fb1e055b230_0 .var "in_reg", 31 0;
v0x7fb1e055b2c0_0 .net "out", 31 0, v0x7fb1e055b230_0;  alias, 1 drivers
v0x7fb1e055b350_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e055b440 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e055a290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e055b600 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e055b7e0_0 .net "clk", 0 0, L_0x7fb1e062eed0;  1 drivers
v0x7fb1e055b890_0 .net "in", 7 0, v0x7fb1e05321e0_0;  alias, 1 drivers
v0x7fb1e055b930_0 .var "in_reg", 7 0;
v0x7fb1e055b9c0_0 .net "out", 7 0, v0x7fb1e055b930_0;  alias, 1 drivers
v0x7fb1e055ba50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e055b7a0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e055b7e0_0;
S_0x7fb1e055bb50 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e055a290;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e055bd10 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e055be80_0 .net "a", 31 0, L_0x7fb1e062ebd0;  alias, 1 drivers
v0x7fb1e055bf40_0 .net "b", 31 0, L_0x7fb1e062e6c0;  alias, 1 drivers
v0x7fb1e055bfe0_0 .net "out", 31 0, L_0x7fb1e062f1b0;  alias, 1 drivers
L_0x7fb1e062f1b0 .arith/mult 32, L_0x7fb1e062ebd0, L_0x7fb1e062e6c0;
S_0x7fb1e055c080 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e055a290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e055c280 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e055c3e0_0 .net "input_a", 31 0, v0x7fb1e0533390_0;  alias, 1 drivers
v0x7fb1e055c490_0 .net "input_b", 31 0, v0x7fb1e055b230_0;  alias, 1 drivers
v0x7fb1e055c530_0 .net "result", 31 0, L_0x7fb1e062f250;  alias, 1 drivers
v0x7fb1e055c5c0_0 .net "select_bit", 0 0, L_0x7fb1e062f2f0;  1 drivers
L_0x7fb1e062f250 .functor MUXZ 32, v0x7fb1e0533390_0, v0x7fb1e055b230_0, L_0x7fb1e062f2f0, C4<>;
S_0x7fb1e055c680 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e055a290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e055c840 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e055c9c0_0 .net "input_a", 31 0, L_0x7fb1e062f390;  alias, 1 drivers
v0x7fb1e055ca90_0 .net "input_b", 31 0, v0x7fb1e0533390_0;  alias, 1 drivers
v0x7fb1e055cb20_0 .net "result", 31 0, L_0x7fb1e062f530;  alias, 1 drivers
v0x7fb1e055cbd0_0 .net "select_bit", 0 0, L_0x7fb1e062f790;  1 drivers
L_0x7fb1e062f530 .functor MUXZ 32, L_0x7fb1e062f390, v0x7fb1e0533390_0, L_0x7fb1e062f790, C4<>;
S_0x7fb1e055cca0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e055a290;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e055ce60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e055cfe0_0 .net "input_a", 7 0, v0x7fb1e055b930_0;  alias, 1 drivers
v0x7fb1e055d0b0_0 .net "input_b", 7 0, v0x7fb1e05321e0_0;  alias, 1 drivers
v0x7fb1e055d140_0 .net "result", 7 0, L_0x7fb1e062ef70;  alias, 1 drivers
v0x7fb1e055d1d0_0 .net "select_bit", 0 0, L_0x7fb1e062f110;  1 drivers
L_0x7fb1e062ef70 .functor MUXZ 8, v0x7fb1e055b930_0, v0x7fb1e05321e0_0, L_0x7fb1e062f110, C4<>;
S_0x7fb1e055e2c0 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e055e490 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e055e530 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e055e2c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e055e6f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e055e870_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e055e910_0 .net "in", 7 0, v0x7fb1e05599f0_0;  alias, 1 drivers
v0x7fb1e055e9b0_0 .var "in_reg", 7 0;
v0x7fb1e055ea40_0 .net "out", 7 0, v0x7fb1e055e9b0_0;  alias, 1 drivers
v0x7fb1e055ead0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e055ebc0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e055e2c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e055ed90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e055ef10_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e055efa0_0 .net "in", 7 0, v0x7fb1e05371a0_0;  alias, 1 drivers
v0x7fb1e055f040_0 .var "in_reg", 7 0;
v0x7fb1e055f0d0_0 .net "out", 7 0, v0x7fb1e055f040_0;  alias, 1 drivers
v0x7fb1e055f160_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e055f250 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e055e2c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e055f410 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e055f450 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e055f490 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e055f4d0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e055f510 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0630dc0 .functor AND 1, L_0x7fb1e0630c80, L_0x7fb1e0630d20, C4<1>, C4<1>;
v0x7fb1e0562240_0 .net *"_ivl_1", 0 0, L_0x7fb1e062fa60;  1 drivers
v0x7fb1e0562300_0 .net *"_ivl_19", 0 0, L_0x7fb1e0630c80;  1 drivers
v0x7fb1e05623a0_0 .net *"_ivl_2", 23 0, L_0x7fb1e062fb00;  1 drivers
v0x7fb1e0562450_0 .net *"_ivl_21", 0 0, L_0x7fb1e0630d20;  1 drivers
v0x7fb1e0562500_0 .net *"_ivl_7", 0 0, L_0x7fb1e062fff0;  1 drivers
v0x7fb1e05625f0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0630090;  1 drivers
v0x7fb1e05626a0_0 .net "a_in", 31 0, L_0x7fb1e0630200;  1 drivers
v0x7fb1e0562740_0 .net "act_data_in", 7 0, v0x7fb1e05599f0_0;  alias, 1 drivers
v0x7fb1e0562810_0 .net "add_in", 31 0, L_0x7fb1e0630880;  1 drivers
v0x7fb1e0562920_0 .net "add_out", 31 0, L_0x7fb1e06309c0;  1 drivers
v0x7fb1e05629f0_0 .net "buffer_in", 31 0, L_0x7fb1e0630b60;  1 drivers
v0x7fb1e0562ac0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0562b50_0 .net "mul_out", 31 0, L_0x7fb1e06307e0;  1 drivers
v0x7fb1e0562c20_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0562cb0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0562d40_0 .net "result_in", 31 0, v0x7fb1e0538350_0;  alias, 1 drivers
v0x7fb1e0562dd0_0 .net "result_out", 31 0, v0x7fb1e05601f0_0;  alias, 1 drivers
v0x7fb1e0562fa0_0 .net "w_in", 31 0, L_0x7fb1e062fcf0;  1 drivers
v0x7fb1e0563030_0 .net "w_load", 7 0, v0x7fb1e05608f0_0;  1 drivers
v0x7fb1e05630c0_0 .net "w_mux", 7 0, L_0x7fb1e06305a0;  1 drivers
v0x7fb1e0563150_0 .net "wgt_data_in", 7 0, v0x7fb1e05371a0_0;  alias, 1 drivers
L_0x7fb1e062fa60 .part L_0x7fb1e06305a0, 7, 1;
LS_0x7fb1e062fb00_0_0 .concat [ 1 1 1 1], L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60;
LS_0x7fb1e062fb00_0_4 .concat [ 1 1 1 1], L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60;
LS_0x7fb1e062fb00_0_8 .concat [ 1 1 1 1], L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60;
LS_0x7fb1e062fb00_0_12 .concat [ 1 1 1 1], L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60;
LS_0x7fb1e062fb00_0_16 .concat [ 1 1 1 1], L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60;
LS_0x7fb1e062fb00_0_20 .concat [ 1 1 1 1], L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60, L_0x7fb1e062fa60;
LS_0x7fb1e062fb00_1_0 .concat [ 4 4 4 4], LS_0x7fb1e062fb00_0_0, LS_0x7fb1e062fb00_0_4, LS_0x7fb1e062fb00_0_8, LS_0x7fb1e062fb00_0_12;
LS_0x7fb1e062fb00_1_4 .concat [ 4 4 0 0], LS_0x7fb1e062fb00_0_16, LS_0x7fb1e062fb00_0_20;
L_0x7fb1e062fb00 .concat [ 16 8 0 0], LS_0x7fb1e062fb00_1_0, LS_0x7fb1e062fb00_1_4;
L_0x7fb1e062fcf0 .concat [ 8 24 0 0], L_0x7fb1e06305a0, L_0x7fb1e062fb00;
L_0x7fb1e062fff0 .part v0x7fb1e05599f0_0, 7, 1;
LS_0x7fb1e0630090_0_0 .concat [ 1 1 1 1], L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0;
LS_0x7fb1e0630090_0_4 .concat [ 1 1 1 1], L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0;
LS_0x7fb1e0630090_0_8 .concat [ 1 1 1 1], L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0;
LS_0x7fb1e0630090_0_12 .concat [ 1 1 1 1], L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0;
LS_0x7fb1e0630090_0_16 .concat [ 1 1 1 1], L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0;
LS_0x7fb1e0630090_0_20 .concat [ 1 1 1 1], L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0, L_0x7fb1e062fff0;
LS_0x7fb1e0630090_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0630090_0_0, LS_0x7fb1e0630090_0_4, LS_0x7fb1e0630090_0_8, LS_0x7fb1e0630090_0_12;
LS_0x7fb1e0630090_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0630090_0_16, LS_0x7fb1e0630090_0_20;
L_0x7fb1e0630090 .concat [ 16 8 0 0], LS_0x7fb1e0630090_1_0, LS_0x7fb1e0630090_1_4;
L_0x7fb1e0630200 .concat [ 8 24 0 0], v0x7fb1e05599f0_0, L_0x7fb1e0630090;
L_0x7fb1e0630500 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0630740 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0630920 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0630c80 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0630d20 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e055f8a0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e055f250;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e055fa60 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e055fb70_0 .net "a", 31 0, L_0x7fb1e06307e0;  alias, 1 drivers
v0x7fb1e055fc30_0 .net "b", 31 0, L_0x7fb1e0630880;  alias, 1 drivers
v0x7fb1e055fcd0_0 .net "out", 31 0, L_0x7fb1e06309c0;  alias, 1 drivers
L_0x7fb1e06309c0 .arith/sum 32, L_0x7fb1e06307e0, L_0x7fb1e0630880;
S_0x7fb1e055fd70 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e055f250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e055ff40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05600c0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0560150_0 .net "in", 31 0, L_0x7fb1e0630b60;  alias, 1 drivers
v0x7fb1e05601f0_0 .var "in_reg", 31 0;
v0x7fb1e0560280_0 .net "out", 31 0, v0x7fb1e05601f0_0;  alias, 1 drivers
v0x7fb1e0560310_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0560400 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e055f250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05605c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05607a0_0 .net "clk", 0 0, L_0x7fb1e0630500;  1 drivers
v0x7fb1e0560850_0 .net "in", 7 0, v0x7fb1e05371a0_0;  alias, 1 drivers
v0x7fb1e05608f0_0 .var "in_reg", 7 0;
v0x7fb1e0560980_0 .net "out", 7 0, v0x7fb1e05608f0_0;  alias, 1 drivers
v0x7fb1e0560a10_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0560760 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05607a0_0;
S_0x7fb1e0560b10 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e055f250;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0560cd0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0560e40_0 .net "a", 31 0, L_0x7fb1e0630200;  alias, 1 drivers
v0x7fb1e0560f00_0 .net "b", 31 0, L_0x7fb1e062fcf0;  alias, 1 drivers
v0x7fb1e0560fa0_0 .net "out", 31 0, L_0x7fb1e06307e0;  alias, 1 drivers
L_0x7fb1e06307e0 .arith/mult 32, L_0x7fb1e0630200, L_0x7fb1e062fcf0;
S_0x7fb1e0561040 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e055f250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0561240 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05613a0_0 .net "input_a", 31 0, v0x7fb1e0538350_0;  alias, 1 drivers
v0x7fb1e0561450_0 .net "input_b", 31 0, v0x7fb1e05601f0_0;  alias, 1 drivers
v0x7fb1e05614f0_0 .net "result", 31 0, L_0x7fb1e0630880;  alias, 1 drivers
v0x7fb1e0561580_0 .net "select_bit", 0 0, L_0x7fb1e0630920;  1 drivers
L_0x7fb1e0630880 .functor MUXZ 32, v0x7fb1e0538350_0, v0x7fb1e05601f0_0, L_0x7fb1e0630920, C4<>;
S_0x7fb1e0561640 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e055f250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0561800 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0561980_0 .net "input_a", 31 0, L_0x7fb1e06309c0;  alias, 1 drivers
v0x7fb1e0561a50_0 .net "input_b", 31 0, v0x7fb1e0538350_0;  alias, 1 drivers
v0x7fb1e0561ae0_0 .net "result", 31 0, L_0x7fb1e0630b60;  alias, 1 drivers
v0x7fb1e0561b90_0 .net "select_bit", 0 0, L_0x7fb1e0630dc0;  1 drivers
L_0x7fb1e0630b60 .functor MUXZ 32, L_0x7fb1e06309c0, v0x7fb1e0538350_0, L_0x7fb1e0630dc0, C4<>;
S_0x7fb1e0561c60 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e055f250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0561e20 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0561fa0_0 .net "input_a", 7 0, v0x7fb1e05608f0_0;  alias, 1 drivers
v0x7fb1e0562070_0 .net "input_b", 7 0, v0x7fb1e05371a0_0;  alias, 1 drivers
v0x7fb1e0562100_0 .net "result", 7 0, L_0x7fb1e06305a0;  alias, 1 drivers
v0x7fb1e0562190_0 .net "select_bit", 0 0, L_0x7fb1e0630740;  1 drivers
L_0x7fb1e06305a0 .functor MUXZ 8, v0x7fb1e05608f0_0, v0x7fb1e05371a0_0, L_0x7fb1e0630740, C4<>;
S_0x7fb1e0563280 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e055f7b0 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e05634b0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0563280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0563670 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0563810_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05638b0_0 .net "in", 7 0, v0x7fb1e055e9b0_0;  alias, 1 drivers
v0x7fb1e0563950_0 .var "in_reg", 7 0;
v0x7fb1e05639e0_0 .net "out", 7 0, v0x7fb1e0563950_0;  alias, 1 drivers
v0x7fb1e0563a70_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0563b60 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0563280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0563d30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0563eb0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0563f40_0 .net "in", 7 0, v0x7fb1e053c140_0;  alias, 1 drivers
v0x7fb1e0563fe0_0 .var "in_reg", 7 0;
v0x7fb1e0564070_0 .net "out", 7 0, v0x7fb1e0563fe0_0;  alias, 1 drivers
v0x7fb1e0564100_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05641f0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0563280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05643b0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05643f0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0564430 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0564470 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05644b0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06323f0 .functor AND 1, L_0x7fb1e06322b0, L_0x7fb1e0632350, C4<1>, C4<1>;
v0x7fb1e05671e0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0631090;  1 drivers
v0x7fb1e05672a0_0 .net *"_ivl_19", 0 0, L_0x7fb1e06322b0;  1 drivers
v0x7fb1e0567340_0 .net *"_ivl_2", 23 0, L_0x7fb1e0631130;  1 drivers
v0x7fb1e05673f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0632350;  1 drivers
v0x7fb1e05674a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0631620;  1 drivers
v0x7fb1e0567590_0 .net *"_ivl_8", 23 0, L_0x7fb1e06316c0;  1 drivers
v0x7fb1e0567640_0 .net "a_in", 31 0, L_0x7fb1e0631830;  1 drivers
v0x7fb1e05676e0_0 .net "act_data_in", 7 0, v0x7fb1e055e9b0_0;  alias, 1 drivers
v0x7fb1e05677b0_0 .net "add_in", 31 0, L_0x7fb1e0631eb0;  1 drivers
v0x7fb1e05678c0_0 .net "add_out", 31 0, L_0x7fb1e0631ff0;  1 drivers
v0x7fb1e0567990_0 .net "buffer_in", 31 0, L_0x7fb1e0632190;  1 drivers
v0x7fb1e0567a60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0567af0_0 .net "mul_out", 31 0, L_0x7fb1e0631e10;  1 drivers
v0x7fb1e0567bc0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0567c50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0567ce0_0 .net "result_in", 31 0, v0x7fb1e053d2f0_0;  alias, 1 drivers
v0x7fb1e0567d70_0 .net "result_out", 31 0, v0x7fb1e0565190_0;  alias, 1 drivers
v0x7fb1e0567f40_0 .net "w_in", 31 0, L_0x7fb1e0631320;  1 drivers
v0x7fb1e0567fd0_0 .net "w_load", 7 0, v0x7fb1e0565890_0;  1 drivers
v0x7fb1e0568060_0 .net "w_mux", 7 0, L_0x7fb1e0631bd0;  1 drivers
v0x7fb1e05680f0_0 .net "wgt_data_in", 7 0, v0x7fb1e053c140_0;  alias, 1 drivers
L_0x7fb1e0631090 .part L_0x7fb1e0631bd0, 7, 1;
LS_0x7fb1e0631130_0_0 .concat [ 1 1 1 1], L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090;
LS_0x7fb1e0631130_0_4 .concat [ 1 1 1 1], L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090;
LS_0x7fb1e0631130_0_8 .concat [ 1 1 1 1], L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090;
LS_0x7fb1e0631130_0_12 .concat [ 1 1 1 1], L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090;
LS_0x7fb1e0631130_0_16 .concat [ 1 1 1 1], L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090;
LS_0x7fb1e0631130_0_20 .concat [ 1 1 1 1], L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090, L_0x7fb1e0631090;
LS_0x7fb1e0631130_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0631130_0_0, LS_0x7fb1e0631130_0_4, LS_0x7fb1e0631130_0_8, LS_0x7fb1e0631130_0_12;
LS_0x7fb1e0631130_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0631130_0_16, LS_0x7fb1e0631130_0_20;
L_0x7fb1e0631130 .concat [ 16 8 0 0], LS_0x7fb1e0631130_1_0, LS_0x7fb1e0631130_1_4;
L_0x7fb1e0631320 .concat [ 8 24 0 0], L_0x7fb1e0631bd0, L_0x7fb1e0631130;
L_0x7fb1e0631620 .part v0x7fb1e055e9b0_0, 7, 1;
LS_0x7fb1e06316c0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620;
LS_0x7fb1e06316c0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620;
LS_0x7fb1e06316c0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620;
LS_0x7fb1e06316c0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620;
LS_0x7fb1e06316c0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620;
LS_0x7fb1e06316c0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620, L_0x7fb1e0631620;
LS_0x7fb1e06316c0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06316c0_0_0, LS_0x7fb1e06316c0_0_4, LS_0x7fb1e06316c0_0_8, LS_0x7fb1e06316c0_0_12;
LS_0x7fb1e06316c0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06316c0_0_16, LS_0x7fb1e06316c0_0_20;
L_0x7fb1e06316c0 .concat [ 16 8 0 0], LS_0x7fb1e06316c0_1_0, LS_0x7fb1e06316c0_1_4;
L_0x7fb1e0631830 .concat [ 8 24 0 0], v0x7fb1e055e9b0_0, L_0x7fb1e06316c0;
L_0x7fb1e0631b30 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0631d70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0631f50 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06322b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0632350 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0564840 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05641f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0564a00 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0564b10_0 .net "a", 31 0, L_0x7fb1e0631e10;  alias, 1 drivers
v0x7fb1e0564bd0_0 .net "b", 31 0, L_0x7fb1e0631eb0;  alias, 1 drivers
v0x7fb1e0564c70_0 .net "out", 31 0, L_0x7fb1e0631ff0;  alias, 1 drivers
L_0x7fb1e0631ff0 .arith/sum 32, L_0x7fb1e0631e10, L_0x7fb1e0631eb0;
S_0x7fb1e0564d10 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05641f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0564ee0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0565060_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05650f0_0 .net "in", 31 0, L_0x7fb1e0632190;  alias, 1 drivers
v0x7fb1e0565190_0 .var "in_reg", 31 0;
v0x7fb1e0565220_0 .net "out", 31 0, v0x7fb1e0565190_0;  alias, 1 drivers
v0x7fb1e05652b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05653a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05641f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0565560 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0565740_0 .net "clk", 0 0, L_0x7fb1e0631b30;  1 drivers
v0x7fb1e05657f0_0 .net "in", 7 0, v0x7fb1e053c140_0;  alias, 1 drivers
v0x7fb1e0565890_0 .var "in_reg", 7 0;
v0x7fb1e0565920_0 .net "out", 7 0, v0x7fb1e0565890_0;  alias, 1 drivers
v0x7fb1e05659b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0565700 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0565740_0;
S_0x7fb1e0565ab0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05641f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0565c70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0565de0_0 .net "a", 31 0, L_0x7fb1e0631830;  alias, 1 drivers
v0x7fb1e0565ea0_0 .net "b", 31 0, L_0x7fb1e0631320;  alias, 1 drivers
v0x7fb1e0565f40_0 .net "out", 31 0, L_0x7fb1e0631e10;  alias, 1 drivers
L_0x7fb1e0631e10 .arith/mult 32, L_0x7fb1e0631830, L_0x7fb1e0631320;
S_0x7fb1e0565fe0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05641f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05661e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0566340_0 .net "input_a", 31 0, v0x7fb1e053d2f0_0;  alias, 1 drivers
v0x7fb1e05663f0_0 .net "input_b", 31 0, v0x7fb1e0565190_0;  alias, 1 drivers
v0x7fb1e0566490_0 .net "result", 31 0, L_0x7fb1e0631eb0;  alias, 1 drivers
v0x7fb1e0566520_0 .net "select_bit", 0 0, L_0x7fb1e0631f50;  1 drivers
L_0x7fb1e0631eb0 .functor MUXZ 32, v0x7fb1e053d2f0_0, v0x7fb1e0565190_0, L_0x7fb1e0631f50, C4<>;
S_0x7fb1e05665e0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05641f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05667a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0566920_0 .net "input_a", 31 0, L_0x7fb1e0631ff0;  alias, 1 drivers
v0x7fb1e05669f0_0 .net "input_b", 31 0, v0x7fb1e053d2f0_0;  alias, 1 drivers
v0x7fb1e0566a80_0 .net "result", 31 0, L_0x7fb1e0632190;  alias, 1 drivers
v0x7fb1e0566b30_0 .net "select_bit", 0 0, L_0x7fb1e06323f0;  1 drivers
L_0x7fb1e0632190 .functor MUXZ 32, L_0x7fb1e0631ff0, v0x7fb1e053d2f0_0, L_0x7fb1e06323f0, C4<>;
S_0x7fb1e0566c00 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05641f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0566dc0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0566f40_0 .net "input_a", 7 0, v0x7fb1e0565890_0;  alias, 1 drivers
v0x7fb1e0567010_0 .net "input_b", 7 0, v0x7fb1e053c140_0;  alias, 1 drivers
v0x7fb1e05670a0_0 .net "result", 7 0, L_0x7fb1e0631bd0;  alias, 1 drivers
v0x7fb1e0567130_0 .net "select_bit", 0 0, L_0x7fb1e0631d70;  1 drivers
L_0x7fb1e0631bd0 .functor MUXZ 8, v0x7fb1e0565890_0, v0x7fb1e053c140_0, L_0x7fb1e0631d70, C4<>;
S_0x7fb1e0568220 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e0564750 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e0568450 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0568220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0568610 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05687b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0568850_0 .net "in", 7 0, v0x7fb1e0563950_0;  alias, 1 drivers
v0x7fb1e05688f0_0 .var "in_reg", 7 0;
v0x7fb1e0568980_0 .net "out", 7 0, v0x7fb1e05688f0_0;  alias, 1 drivers
v0x7fb1e0568a10_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0568b00 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0568220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0568cd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0568e50_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0568ee0_0 .net "in", 7 0, v0x7fb1e05410e0_0;  alias, 1 drivers
v0x7fb1e0568f80_0 .var "in_reg", 7 0;
v0x7fb1e0569010_0 .net "out", 7 0, v0x7fb1e0568f80_0;  alias, 1 drivers
v0x7fb1e05690a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0569190 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0568220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0569350 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0569390 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05693d0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0569410 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0569450 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0633a20 .functor AND 1, L_0x7fb1e06338e0, L_0x7fb1e0633980, C4<1>, C4<1>;
v0x7fb1e056c180_0 .net *"_ivl_1", 0 0, L_0x7fb1e06326c0;  1 drivers
v0x7fb1e056c240_0 .net *"_ivl_19", 0 0, L_0x7fb1e06338e0;  1 drivers
v0x7fb1e056c2e0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0632760;  1 drivers
v0x7fb1e056c390_0 .net *"_ivl_21", 0 0, L_0x7fb1e0633980;  1 drivers
v0x7fb1e056c440_0 .net *"_ivl_7", 0 0, L_0x7fb1e0632c50;  1 drivers
v0x7fb1e056c530_0 .net *"_ivl_8", 23 0, L_0x7fb1e0632cf0;  1 drivers
v0x7fb1e056c5e0_0 .net "a_in", 31 0, L_0x7fb1e0632e60;  1 drivers
v0x7fb1e056c680_0 .net "act_data_in", 7 0, v0x7fb1e0563950_0;  alias, 1 drivers
v0x7fb1e056c750_0 .net "add_in", 31 0, L_0x7fb1e06334e0;  1 drivers
v0x7fb1e056c860_0 .net "add_out", 31 0, L_0x7fb1e0633620;  1 drivers
v0x7fb1e056c930_0 .net "buffer_in", 31 0, L_0x7fb1e06337c0;  1 drivers
v0x7fb1e056ca00_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e056ca90_0 .net "mul_out", 31 0, L_0x7fb1e0633440;  1 drivers
v0x7fb1e056cb60_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e056cbf0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e056cc80_0 .net "result_in", 31 0, v0x7fb1e0542290_0;  alias, 1 drivers
v0x7fb1e056cd10_0 .net "result_out", 31 0, v0x7fb1e056a130_0;  alias, 1 drivers
v0x7fb1e056cee0_0 .net "w_in", 31 0, L_0x7fb1e0632950;  1 drivers
v0x7fb1e056cf70_0 .net "w_load", 7 0, v0x7fb1e056a830_0;  1 drivers
v0x7fb1e056d000_0 .net "w_mux", 7 0, L_0x7fb1e0633200;  1 drivers
v0x7fb1e056d090_0 .net "wgt_data_in", 7 0, v0x7fb1e05410e0_0;  alias, 1 drivers
L_0x7fb1e06326c0 .part L_0x7fb1e0633200, 7, 1;
LS_0x7fb1e0632760_0_0 .concat [ 1 1 1 1], L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0;
LS_0x7fb1e0632760_0_4 .concat [ 1 1 1 1], L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0;
LS_0x7fb1e0632760_0_8 .concat [ 1 1 1 1], L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0;
LS_0x7fb1e0632760_0_12 .concat [ 1 1 1 1], L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0;
LS_0x7fb1e0632760_0_16 .concat [ 1 1 1 1], L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0;
LS_0x7fb1e0632760_0_20 .concat [ 1 1 1 1], L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0, L_0x7fb1e06326c0;
LS_0x7fb1e0632760_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0632760_0_0, LS_0x7fb1e0632760_0_4, LS_0x7fb1e0632760_0_8, LS_0x7fb1e0632760_0_12;
LS_0x7fb1e0632760_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0632760_0_16, LS_0x7fb1e0632760_0_20;
L_0x7fb1e0632760 .concat [ 16 8 0 0], LS_0x7fb1e0632760_1_0, LS_0x7fb1e0632760_1_4;
L_0x7fb1e0632950 .concat [ 8 24 0 0], L_0x7fb1e0633200, L_0x7fb1e0632760;
L_0x7fb1e0632c50 .part v0x7fb1e0563950_0, 7, 1;
LS_0x7fb1e0632cf0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50;
LS_0x7fb1e0632cf0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50;
LS_0x7fb1e0632cf0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50;
LS_0x7fb1e0632cf0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50;
LS_0x7fb1e0632cf0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50;
LS_0x7fb1e0632cf0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50, L_0x7fb1e0632c50;
LS_0x7fb1e0632cf0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0632cf0_0_0, LS_0x7fb1e0632cf0_0_4, LS_0x7fb1e0632cf0_0_8, LS_0x7fb1e0632cf0_0_12;
LS_0x7fb1e0632cf0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0632cf0_0_16, LS_0x7fb1e0632cf0_0_20;
L_0x7fb1e0632cf0 .concat [ 16 8 0 0], LS_0x7fb1e0632cf0_1_0, LS_0x7fb1e0632cf0_1_4;
L_0x7fb1e0632e60 .concat [ 8 24 0 0], v0x7fb1e0563950_0, L_0x7fb1e0632cf0;
L_0x7fb1e0633160 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06333a0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0633580 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06338e0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0633980 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05697e0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0569190;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05699a0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0569ab0_0 .net "a", 31 0, L_0x7fb1e0633440;  alias, 1 drivers
v0x7fb1e0569b70_0 .net "b", 31 0, L_0x7fb1e06334e0;  alias, 1 drivers
v0x7fb1e0569c10_0 .net "out", 31 0, L_0x7fb1e0633620;  alias, 1 drivers
L_0x7fb1e0633620 .arith/sum 32, L_0x7fb1e0633440, L_0x7fb1e06334e0;
S_0x7fb1e0569cb0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0569190;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0569e80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e056a000_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e056a090_0 .net "in", 31 0, L_0x7fb1e06337c0;  alias, 1 drivers
v0x7fb1e056a130_0 .var "in_reg", 31 0;
v0x7fb1e056a1c0_0 .net "out", 31 0, v0x7fb1e056a130_0;  alias, 1 drivers
v0x7fb1e056a250_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e056a340 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0569190;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e056a500 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e056a6e0_0 .net "clk", 0 0, L_0x7fb1e0633160;  1 drivers
v0x7fb1e056a790_0 .net "in", 7 0, v0x7fb1e05410e0_0;  alias, 1 drivers
v0x7fb1e056a830_0 .var "in_reg", 7 0;
v0x7fb1e056a8c0_0 .net "out", 7 0, v0x7fb1e056a830_0;  alias, 1 drivers
v0x7fb1e056a950_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e056a6a0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e056a6e0_0;
S_0x7fb1e056aa50 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0569190;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e056ac10 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e056ad80_0 .net "a", 31 0, L_0x7fb1e0632e60;  alias, 1 drivers
v0x7fb1e056ae40_0 .net "b", 31 0, L_0x7fb1e0632950;  alias, 1 drivers
v0x7fb1e056aee0_0 .net "out", 31 0, L_0x7fb1e0633440;  alias, 1 drivers
L_0x7fb1e0633440 .arith/mult 32, L_0x7fb1e0632e60, L_0x7fb1e0632950;
S_0x7fb1e056af80 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0569190;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e056b180 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e056b2e0_0 .net "input_a", 31 0, v0x7fb1e0542290_0;  alias, 1 drivers
v0x7fb1e056b390_0 .net "input_b", 31 0, v0x7fb1e056a130_0;  alias, 1 drivers
v0x7fb1e056b430_0 .net "result", 31 0, L_0x7fb1e06334e0;  alias, 1 drivers
v0x7fb1e056b4c0_0 .net "select_bit", 0 0, L_0x7fb1e0633580;  1 drivers
L_0x7fb1e06334e0 .functor MUXZ 32, v0x7fb1e0542290_0, v0x7fb1e056a130_0, L_0x7fb1e0633580, C4<>;
S_0x7fb1e056b580 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0569190;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e056b740 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e056b8c0_0 .net "input_a", 31 0, L_0x7fb1e0633620;  alias, 1 drivers
v0x7fb1e056b990_0 .net "input_b", 31 0, v0x7fb1e0542290_0;  alias, 1 drivers
v0x7fb1e056ba20_0 .net "result", 31 0, L_0x7fb1e06337c0;  alias, 1 drivers
v0x7fb1e056bad0_0 .net "select_bit", 0 0, L_0x7fb1e0633a20;  1 drivers
L_0x7fb1e06337c0 .functor MUXZ 32, L_0x7fb1e0633620, v0x7fb1e0542290_0, L_0x7fb1e0633a20, C4<>;
S_0x7fb1e056bba0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0569190;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e056bd60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e056bee0_0 .net "input_a", 7 0, v0x7fb1e056a830_0;  alias, 1 drivers
v0x7fb1e056bfb0_0 .net "input_b", 7 0, v0x7fb1e05410e0_0;  alias, 1 drivers
v0x7fb1e056c040_0 .net "result", 7 0, L_0x7fb1e0633200;  alias, 1 drivers
v0x7fb1e056c0d0_0 .net "select_bit", 0 0, L_0x7fb1e06333a0;  1 drivers
L_0x7fb1e0633200 .functor MUXZ 8, v0x7fb1e056a830_0, v0x7fb1e05410e0_0, L_0x7fb1e06333a0, C4<>;
S_0x7fb1e056d1c0 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1e054a2c0;
 .timescale -7 -9;
P_0x7fb1e05696f0 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e056d3f0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e056d1c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e056d5b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e05986f0 .functor BUFZ 8, v0x7fb1e056d890_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e056d750_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e056d7f0_0 .net "in", 7 0, v0x7fb1e05688f0_0;  alias, 1 drivers
v0x7fb1e056d890_0 .var "in_reg", 7 0;
v0x7fb1e056d920_0 .net "out", 7 0, L_0x7fb1e05986f0;  alias, 1 drivers
v0x7fb1e056d9b0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e056daa0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e056d1c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e056dc70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e056ddf0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e056de80_0 .net "in", 7 0, v0x7fb1e0546080_0;  alias, 1 drivers
v0x7fb1e056df20_0 .var "in_reg", 7 0;
v0x7fb1e056dfb0_0 .net "out", 7 0, v0x7fb1e056df20_0;  alias, 1 drivers
v0x7fb1e056e040_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e056e130 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e056d1c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e056e2f0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e056e330 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e056e370 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e056e3b0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e056e3f0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0635050 .functor AND 1, L_0x7fb1e0634f10, L_0x7fb1e0634fb0, C4<1>, C4<1>;
v0x7fb1e0571120_0 .net *"_ivl_1", 0 0, L_0x7fb1e0633cf0;  1 drivers
v0x7fb1e05711e0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0634f10;  1 drivers
v0x7fb1e0571280_0 .net *"_ivl_2", 23 0, L_0x7fb1e0633d90;  1 drivers
v0x7fb1e0571330_0 .net *"_ivl_21", 0 0, L_0x7fb1e0634fb0;  1 drivers
v0x7fb1e05713e0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0634280;  1 drivers
v0x7fb1e05714d0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0634320;  1 drivers
v0x7fb1e0571580_0 .net "a_in", 31 0, L_0x7fb1e0634490;  1 drivers
v0x7fb1e0571620_0 .net "act_data_in", 7 0, v0x7fb1e05688f0_0;  alias, 1 drivers
v0x7fb1e05716f0_0 .net "add_in", 31 0, L_0x7fb1e0634b10;  1 drivers
v0x7fb1e0571800_0 .net "add_out", 31 0, L_0x7fb1e0634c50;  1 drivers
v0x7fb1e05718d0_0 .net "buffer_in", 31 0, L_0x7fb1e0634df0;  1 drivers
v0x7fb1e05719a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0571a30_0 .net "mul_out", 31 0, L_0x7fb1e0634a70;  1 drivers
v0x7fb1e0571b00_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0571b90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0571c20_0 .net "result_in", 31 0, v0x7fb1e0547230_0;  alias, 1 drivers
v0x7fb1e0571cb0_0 .net "result_out", 31 0, v0x7fb1e056f0d0_0;  alias, 1 drivers
v0x7fb1e0571e80_0 .net "w_in", 31 0, L_0x7fb1e0633f80;  1 drivers
v0x7fb1e0571f10_0 .net "w_load", 7 0, v0x7fb1e056f7d0_0;  1 drivers
v0x7fb1e0571fa0_0 .net "w_mux", 7 0, L_0x7fb1e0634830;  1 drivers
v0x7fb1e0572030_0 .net "wgt_data_in", 7 0, v0x7fb1e0546080_0;  alias, 1 drivers
L_0x7fb1e0633cf0 .part L_0x7fb1e0634830, 7, 1;
LS_0x7fb1e0633d90_0_0 .concat [ 1 1 1 1], L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0;
LS_0x7fb1e0633d90_0_4 .concat [ 1 1 1 1], L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0;
LS_0x7fb1e0633d90_0_8 .concat [ 1 1 1 1], L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0;
LS_0x7fb1e0633d90_0_12 .concat [ 1 1 1 1], L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0;
LS_0x7fb1e0633d90_0_16 .concat [ 1 1 1 1], L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0;
LS_0x7fb1e0633d90_0_20 .concat [ 1 1 1 1], L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0, L_0x7fb1e0633cf0;
LS_0x7fb1e0633d90_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0633d90_0_0, LS_0x7fb1e0633d90_0_4, LS_0x7fb1e0633d90_0_8, LS_0x7fb1e0633d90_0_12;
LS_0x7fb1e0633d90_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0633d90_0_16, LS_0x7fb1e0633d90_0_20;
L_0x7fb1e0633d90 .concat [ 16 8 0 0], LS_0x7fb1e0633d90_1_0, LS_0x7fb1e0633d90_1_4;
L_0x7fb1e0633f80 .concat [ 8 24 0 0], L_0x7fb1e0634830, L_0x7fb1e0633d90;
L_0x7fb1e0634280 .part v0x7fb1e05688f0_0, 7, 1;
LS_0x7fb1e0634320_0_0 .concat [ 1 1 1 1], L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280;
LS_0x7fb1e0634320_0_4 .concat [ 1 1 1 1], L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280;
LS_0x7fb1e0634320_0_8 .concat [ 1 1 1 1], L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280;
LS_0x7fb1e0634320_0_12 .concat [ 1 1 1 1], L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280;
LS_0x7fb1e0634320_0_16 .concat [ 1 1 1 1], L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280;
LS_0x7fb1e0634320_0_20 .concat [ 1 1 1 1], L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280, L_0x7fb1e0634280;
LS_0x7fb1e0634320_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0634320_0_0, LS_0x7fb1e0634320_0_4, LS_0x7fb1e0634320_0_8, LS_0x7fb1e0634320_0_12;
LS_0x7fb1e0634320_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0634320_0_16, LS_0x7fb1e0634320_0_20;
L_0x7fb1e0634320 .concat [ 16 8 0 0], LS_0x7fb1e0634320_1_0, LS_0x7fb1e0634320_1_4;
L_0x7fb1e0634490 .concat [ 8 24 0 0], v0x7fb1e05688f0_0, L_0x7fb1e0634320;
L_0x7fb1e0634790 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06349d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0634bb0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0634f10 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0634fb0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e056e780 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e056e130;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e056e940 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e056ea50_0 .net "a", 31 0, L_0x7fb1e0634a70;  alias, 1 drivers
v0x7fb1e056eb10_0 .net "b", 31 0, L_0x7fb1e0634b10;  alias, 1 drivers
v0x7fb1e056ebb0_0 .net "out", 31 0, L_0x7fb1e0634c50;  alias, 1 drivers
L_0x7fb1e0634c50 .arith/sum 32, L_0x7fb1e0634a70, L_0x7fb1e0634b10;
S_0x7fb1e056ec50 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e056e130;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e056ee20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e056efa0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e056f030_0 .net "in", 31 0, L_0x7fb1e0634df0;  alias, 1 drivers
v0x7fb1e056f0d0_0 .var "in_reg", 31 0;
v0x7fb1e056f160_0 .net "out", 31 0, v0x7fb1e056f0d0_0;  alias, 1 drivers
v0x7fb1e056f1f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e056f2e0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e056e130;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e056f4a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e056f680_0 .net "clk", 0 0, L_0x7fb1e0634790;  1 drivers
v0x7fb1e056f730_0 .net "in", 7 0, v0x7fb1e0546080_0;  alias, 1 drivers
v0x7fb1e056f7d0_0 .var "in_reg", 7 0;
v0x7fb1e056f860_0 .net "out", 7 0, v0x7fb1e056f7d0_0;  alias, 1 drivers
v0x7fb1e056f8f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e056f640 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e056f680_0;
S_0x7fb1e056f9f0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e056e130;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e056fbb0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e056fd20_0 .net "a", 31 0, L_0x7fb1e0634490;  alias, 1 drivers
v0x7fb1e056fde0_0 .net "b", 31 0, L_0x7fb1e0633f80;  alias, 1 drivers
v0x7fb1e056fe80_0 .net "out", 31 0, L_0x7fb1e0634a70;  alias, 1 drivers
L_0x7fb1e0634a70 .arith/mult 32, L_0x7fb1e0634490, L_0x7fb1e0633f80;
S_0x7fb1e056ff20 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e056e130;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0570120 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0570280_0 .net "input_a", 31 0, v0x7fb1e0547230_0;  alias, 1 drivers
v0x7fb1e0570330_0 .net "input_b", 31 0, v0x7fb1e056f0d0_0;  alias, 1 drivers
v0x7fb1e05703d0_0 .net "result", 31 0, L_0x7fb1e0634b10;  alias, 1 drivers
v0x7fb1e0570460_0 .net "select_bit", 0 0, L_0x7fb1e0634bb0;  1 drivers
L_0x7fb1e0634b10 .functor MUXZ 32, v0x7fb1e0547230_0, v0x7fb1e056f0d0_0, L_0x7fb1e0634bb0, C4<>;
S_0x7fb1e0570520 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e056e130;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05706e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0570860_0 .net "input_a", 31 0, L_0x7fb1e0634c50;  alias, 1 drivers
v0x7fb1e0570930_0 .net "input_b", 31 0, v0x7fb1e0547230_0;  alias, 1 drivers
v0x7fb1e05709c0_0 .net "result", 31 0, L_0x7fb1e0634df0;  alias, 1 drivers
v0x7fb1e0570a70_0 .net "select_bit", 0 0, L_0x7fb1e0635050;  1 drivers
L_0x7fb1e0634df0 .functor MUXZ 32, L_0x7fb1e0634c50, v0x7fb1e0547230_0, L_0x7fb1e0635050, C4<>;
S_0x7fb1e0570b40 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e056e130;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0570d00 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0570e80_0 .net "input_a", 7 0, v0x7fb1e056f7d0_0;  alias, 1 drivers
v0x7fb1e0570f50_0 .net "input_b", 7 0, v0x7fb1e0546080_0;  alias, 1 drivers
v0x7fb1e0570fe0_0 .net "result", 7 0, L_0x7fb1e0634830;  alias, 1 drivers
v0x7fb1e0571070_0 .net "select_bit", 0 0, L_0x7fb1e06349d0;  1 drivers
L_0x7fb1e0634830 .functor MUXZ 8, v0x7fb1e056f7d0_0, v0x7fb1e0546080_0, L_0x7fb1e06349d0, C4<>;
S_0x7fb1e0572160 .scope generate, "genblk1[3]" "genblk1[3]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e056e690 .param/l "i" 0 3 35, +C4<011>;
S_0x7fb1e0572390 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e0572560 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1e0572600 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0572390;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05727c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0572960_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0572a00_0 .net "in", 7 0, L_0x7fb1e06728f0;  alias, 1 drivers
v0x7fb1e0572aa0_0 .var "in_reg", 7 0;
v0x7fb1e0572b30_0 .net "out", 7 0, v0x7fb1e0572aa0_0;  alias, 1 drivers
v0x7fb1e0572bc0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0572cb0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0572390;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0572e80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0573000_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0573090_0 .net "in", 7 0, v0x7fb1e054b0a0_0;  alias, 1 drivers
v0x7fb1e0573130_0 .var "in_reg", 7 0;
v0x7fb1e05731c0_0 .net "out", 7 0, v0x7fb1e0573130_0;  alias, 1 drivers
v0x7fb1e0573250_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0573340 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0572390;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0573500 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0573540 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0573580 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05735c0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0573600 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0636670 .functor AND 1, L_0x7fb1e0636530, L_0x7fb1e06365d0, C4<1>, C4<1>;
v0x7fb1e0576330_0 .net *"_ivl_1", 0 0, L_0x7fb1e06352a0;  1 drivers
v0x7fb1e05763f0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0636530;  1 drivers
v0x7fb1e0576490_0 .net *"_ivl_2", 23 0, L_0x7fb1e0635340;  1 drivers
v0x7fb1e0576540_0 .net *"_ivl_21", 0 0, L_0x7fb1e06365d0;  1 drivers
v0x7fb1e05765f0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0635830;  1 drivers
v0x7fb1e05766e0_0 .net *"_ivl_8", 23 0, L_0x7fb1e06358d0;  1 drivers
v0x7fb1e0576790_0 .net "a_in", 31 0, L_0x7fb1e0635a40;  1 drivers
v0x7fb1e0576830_0 .net "act_data_in", 7 0, L_0x7fb1e06728f0;  alias, 1 drivers
v0x7fb1e05768e0_0 .net "add_in", 31 0, L_0x7fb1e0636130;  1 drivers
v0x7fb1e05769f0_0 .net "add_out", 31 0, L_0x7fb1e0636270;  1 drivers
v0x7fb1e0576ad0_0 .net "buffer_in", 31 0, L_0x7fb1e0636410;  1 drivers
v0x7fb1e0576ba0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0576c30_0 .net "mul_out", 31 0, L_0x7fb1e0636090;  1 drivers
v0x7fb1e0576d00_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0576d90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0576e20_0 .net "result_in", 31 0, v0x7fb1e054c250_0;  alias, 1 drivers
v0x7fb1e0576eb0_0 .net "result_out", 31 0, v0x7fb1e05742e0_0;  alias, 1 drivers
v0x7fb1e0577080_0 .net "w_in", 31 0, L_0x7fb1e0635530;  1 drivers
v0x7fb1e0577110_0 .net "w_load", 7 0, v0x7fb1e05749e0_0;  1 drivers
v0x7fb1e05771a0_0 .net "w_mux", 7 0, L_0x7fb1e0635e50;  1 drivers
v0x7fb1e0577230_0 .net "wgt_data_in", 7 0, v0x7fb1e054b0a0_0;  alias, 1 drivers
L_0x7fb1e06352a0 .part L_0x7fb1e0635e50, 7, 1;
LS_0x7fb1e0635340_0_0 .concat [ 1 1 1 1], L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0;
LS_0x7fb1e0635340_0_4 .concat [ 1 1 1 1], L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0;
LS_0x7fb1e0635340_0_8 .concat [ 1 1 1 1], L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0;
LS_0x7fb1e0635340_0_12 .concat [ 1 1 1 1], L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0;
LS_0x7fb1e0635340_0_16 .concat [ 1 1 1 1], L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0;
LS_0x7fb1e0635340_0_20 .concat [ 1 1 1 1], L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0, L_0x7fb1e06352a0;
LS_0x7fb1e0635340_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0635340_0_0, LS_0x7fb1e0635340_0_4, LS_0x7fb1e0635340_0_8, LS_0x7fb1e0635340_0_12;
LS_0x7fb1e0635340_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0635340_0_16, LS_0x7fb1e0635340_0_20;
L_0x7fb1e0635340 .concat [ 16 8 0 0], LS_0x7fb1e0635340_1_0, LS_0x7fb1e0635340_1_4;
L_0x7fb1e0635530 .concat [ 8 24 0 0], L_0x7fb1e0635e50, L_0x7fb1e0635340;
L_0x7fb1e0635830 .part L_0x7fb1e06728f0, 7, 1;
LS_0x7fb1e06358d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830;
LS_0x7fb1e06358d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830;
LS_0x7fb1e06358d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830;
LS_0x7fb1e06358d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830;
LS_0x7fb1e06358d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830;
LS_0x7fb1e06358d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830, L_0x7fb1e0635830;
LS_0x7fb1e06358d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06358d0_0_0, LS_0x7fb1e06358d0_0_4, LS_0x7fb1e06358d0_0_8, LS_0x7fb1e06358d0_0_12;
LS_0x7fb1e06358d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06358d0_0_16, LS_0x7fb1e06358d0_0_20;
L_0x7fb1e06358d0 .concat [ 16 8 0 0], LS_0x7fb1e06358d0_1_0, LS_0x7fb1e06358d0_1_4;
L_0x7fb1e0635a40 .concat [ 8 24 0 0], L_0x7fb1e06728f0, L_0x7fb1e06358d0;
L_0x7fb1e0635db0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0635ff0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06361d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0636530 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06365d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0573990 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0573340;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0573b50 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0573c60_0 .net "a", 31 0, L_0x7fb1e0636090;  alias, 1 drivers
v0x7fb1e0573d20_0 .net "b", 31 0, L_0x7fb1e0636130;  alias, 1 drivers
v0x7fb1e0573dc0_0 .net "out", 31 0, L_0x7fb1e0636270;  alias, 1 drivers
L_0x7fb1e0636270 .arith/sum 32, L_0x7fb1e0636090, L_0x7fb1e0636130;
S_0x7fb1e0573e60 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0573340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0574030 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05741b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0574240_0 .net "in", 31 0, L_0x7fb1e0636410;  alias, 1 drivers
v0x7fb1e05742e0_0 .var "in_reg", 31 0;
v0x7fb1e0574370_0 .net "out", 31 0, v0x7fb1e05742e0_0;  alias, 1 drivers
v0x7fb1e0574400_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05744f0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0573340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05746b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0574890_0 .net "clk", 0 0, L_0x7fb1e0635db0;  1 drivers
v0x7fb1e0574940_0 .net "in", 7 0, v0x7fb1e054b0a0_0;  alias, 1 drivers
v0x7fb1e05749e0_0 .var "in_reg", 7 0;
v0x7fb1e0574a70_0 .net "out", 7 0, v0x7fb1e05749e0_0;  alias, 1 drivers
v0x7fb1e0574b00_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0574850 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0574890_0;
S_0x7fb1e0574c00 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0573340;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0574dc0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0574f30_0 .net "a", 31 0, L_0x7fb1e0635a40;  alias, 1 drivers
v0x7fb1e0574ff0_0 .net "b", 31 0, L_0x7fb1e0635530;  alias, 1 drivers
v0x7fb1e0575090_0 .net "out", 31 0, L_0x7fb1e0636090;  alias, 1 drivers
L_0x7fb1e0636090 .arith/mult 32, L_0x7fb1e0635a40, L_0x7fb1e0635530;
S_0x7fb1e0575130 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0573340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0575330 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0575490_0 .net "input_a", 31 0, v0x7fb1e054c250_0;  alias, 1 drivers
v0x7fb1e0575540_0 .net "input_b", 31 0, v0x7fb1e05742e0_0;  alias, 1 drivers
v0x7fb1e05755e0_0 .net "result", 31 0, L_0x7fb1e0636130;  alias, 1 drivers
v0x7fb1e0575670_0 .net "select_bit", 0 0, L_0x7fb1e06361d0;  1 drivers
L_0x7fb1e0636130 .functor MUXZ 32, v0x7fb1e054c250_0, v0x7fb1e05742e0_0, L_0x7fb1e06361d0, C4<>;
S_0x7fb1e0575730 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0573340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05758f0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0575a70_0 .net "input_a", 31 0, L_0x7fb1e0636270;  alias, 1 drivers
v0x7fb1e0575b40_0 .net "input_b", 31 0, v0x7fb1e054c250_0;  alias, 1 drivers
v0x7fb1e0575bd0_0 .net "result", 31 0, L_0x7fb1e0636410;  alias, 1 drivers
v0x7fb1e0575c80_0 .net "select_bit", 0 0, L_0x7fb1e0636670;  1 drivers
L_0x7fb1e0636410 .functor MUXZ 32, L_0x7fb1e0636270, v0x7fb1e054c250_0, L_0x7fb1e0636670, C4<>;
S_0x7fb1e0575d50 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0573340;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0575f10 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0576090_0 .net "input_a", 7 0, v0x7fb1e05749e0_0;  alias, 1 drivers
v0x7fb1e0576160_0 .net "input_b", 7 0, v0x7fb1e054b0a0_0;  alias, 1 drivers
v0x7fb1e05761f0_0 .net "result", 7 0, L_0x7fb1e0635e50;  alias, 1 drivers
v0x7fb1e0576280_0 .net "select_bit", 0 0, L_0x7fb1e0635ff0;  1 drivers
L_0x7fb1e0635e50 .functor MUXZ 8, v0x7fb1e05749e0_0, v0x7fb1e054b0a0_0, L_0x7fb1e0635ff0, C4<>;
S_0x7fb1e0577360 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e05738a0 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1e0577590 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0577360;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0577750 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05778f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0577990_0 .net "in", 7 0, v0x7fb1e0572aa0_0;  alias, 1 drivers
v0x7fb1e0577a30_0 .var "in_reg", 7 0;
v0x7fb1e0577ac0_0 .net "out", 7 0, v0x7fb1e0577a30_0;  alias, 1 drivers
v0x7fb1e0577b50_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0577c40 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0577360;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0577e10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0577f90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0578020_0 .net "in", 7 0, v0x7fb1e0550130_0;  alias, 1 drivers
v0x7fb1e05780c0_0 .var "in_reg", 7 0;
v0x7fb1e0578150_0 .net "out", 7 0, v0x7fb1e05780c0_0;  alias, 1 drivers
v0x7fb1e05781e0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05782d0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0577360;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0578490 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05784d0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0578510 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0578550 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0578590 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0637d70 .functor AND 1, L_0x7fb1e0637c30, L_0x7fb1e0637cd0, C4<1>, C4<1>;
v0x7fb1e057b2c0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0636940;  1 drivers
v0x7fb1e057b380_0 .net *"_ivl_19", 0 0, L_0x7fb1e0637c30;  1 drivers
v0x7fb1e057b420_0 .net *"_ivl_2", 23 0, L_0x7fb1e06369e0;  1 drivers
v0x7fb1e057b4d0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0637cd0;  1 drivers
v0x7fb1e057b580_0 .net *"_ivl_7", 0 0, L_0x7fb1e0636ed0;  1 drivers
v0x7fb1e057b670_0 .net *"_ivl_8", 23 0, L_0x7fb1e0636f70;  1 drivers
v0x7fb1e057b720_0 .net "a_in", 31 0, L_0x7fb1e06370e0;  1 drivers
v0x7fb1e057b7c0_0 .net "act_data_in", 7 0, v0x7fb1e0572aa0_0;  alias, 1 drivers
v0x7fb1e057b890_0 .net "add_in", 31 0, L_0x7fb1e06377d0;  1 drivers
v0x7fb1e057b9a0_0 .net "add_out", 31 0, L_0x7fb1e0637910;  1 drivers
v0x7fb1e057ba70_0 .net "buffer_in", 31 0, L_0x7fb1e0637b10;  1 drivers
v0x7fb1e057bb40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e057bbd0_0 .net "mul_out", 31 0, L_0x7fb1e0637730;  1 drivers
v0x7fb1e057bca0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e057bd30_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e057bdc0_0 .net "result_in", 31 0, v0x7fb1e05512e0_0;  alias, 1 drivers
v0x7fb1e057be50_0 .net "result_out", 31 0, v0x7fb1e0579270_0;  alias, 1 drivers
v0x7fb1e057c020_0 .net "w_in", 31 0, L_0x7fb1e0636bd0;  1 drivers
v0x7fb1e057c0b0_0 .net "w_load", 7 0, v0x7fb1e0579970_0;  1 drivers
v0x7fb1e057c140_0 .net "w_mux", 7 0, L_0x7fb1e06374f0;  1 drivers
v0x7fb1e057c1d0_0 .net "wgt_data_in", 7 0, v0x7fb1e0550130_0;  alias, 1 drivers
L_0x7fb1e0636940 .part L_0x7fb1e06374f0, 7, 1;
LS_0x7fb1e06369e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940;
LS_0x7fb1e06369e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940;
LS_0x7fb1e06369e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940;
LS_0x7fb1e06369e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940;
LS_0x7fb1e06369e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940;
LS_0x7fb1e06369e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940, L_0x7fb1e0636940;
LS_0x7fb1e06369e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06369e0_0_0, LS_0x7fb1e06369e0_0_4, LS_0x7fb1e06369e0_0_8, LS_0x7fb1e06369e0_0_12;
LS_0x7fb1e06369e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06369e0_0_16, LS_0x7fb1e06369e0_0_20;
L_0x7fb1e06369e0 .concat [ 16 8 0 0], LS_0x7fb1e06369e0_1_0, LS_0x7fb1e06369e0_1_4;
L_0x7fb1e0636bd0 .concat [ 8 24 0 0], L_0x7fb1e06374f0, L_0x7fb1e06369e0;
L_0x7fb1e0636ed0 .part v0x7fb1e0572aa0_0, 7, 1;
LS_0x7fb1e0636f70_0_0 .concat [ 1 1 1 1], L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0;
LS_0x7fb1e0636f70_0_4 .concat [ 1 1 1 1], L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0;
LS_0x7fb1e0636f70_0_8 .concat [ 1 1 1 1], L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0;
LS_0x7fb1e0636f70_0_12 .concat [ 1 1 1 1], L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0;
LS_0x7fb1e0636f70_0_16 .concat [ 1 1 1 1], L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0;
LS_0x7fb1e0636f70_0_20 .concat [ 1 1 1 1], L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0, L_0x7fb1e0636ed0;
LS_0x7fb1e0636f70_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0636f70_0_0, LS_0x7fb1e0636f70_0_4, LS_0x7fb1e0636f70_0_8, LS_0x7fb1e0636f70_0_12;
LS_0x7fb1e0636f70_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0636f70_0_16, LS_0x7fb1e0636f70_0_20;
L_0x7fb1e0636f70 .concat [ 16 8 0 0], LS_0x7fb1e0636f70_1_0, LS_0x7fb1e0636f70_1_4;
L_0x7fb1e06370e0 .concat [ 8 24 0 0], v0x7fb1e0572aa0_0, L_0x7fb1e0636f70;
L_0x7fb1e0637450 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0637690 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0637870 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0637c30 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0637cd0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0578920 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05782d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0578ae0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0578bf0_0 .net "a", 31 0, L_0x7fb1e0637730;  alias, 1 drivers
v0x7fb1e0578cb0_0 .net "b", 31 0, L_0x7fb1e06377d0;  alias, 1 drivers
v0x7fb1e0578d50_0 .net "out", 31 0, L_0x7fb1e0637910;  alias, 1 drivers
L_0x7fb1e0637910 .arith/sum 32, L_0x7fb1e0637730, L_0x7fb1e06377d0;
S_0x7fb1e0578df0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05782d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0578fc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0579140_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05791d0_0 .net "in", 31 0, L_0x7fb1e0637b10;  alias, 1 drivers
v0x7fb1e0579270_0 .var "in_reg", 31 0;
v0x7fb1e0579300_0 .net "out", 31 0, v0x7fb1e0579270_0;  alias, 1 drivers
v0x7fb1e0579390_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0579480 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05782d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0579640 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0579820_0 .net "clk", 0 0, L_0x7fb1e0637450;  1 drivers
v0x7fb1e05798d0_0 .net "in", 7 0, v0x7fb1e0550130_0;  alias, 1 drivers
v0x7fb1e0579970_0 .var "in_reg", 7 0;
v0x7fb1e0579a00_0 .net "out", 7 0, v0x7fb1e0579970_0;  alias, 1 drivers
v0x7fb1e0579a90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05797e0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0579820_0;
S_0x7fb1e0579b90 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05782d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0579d50 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0579ec0_0 .net "a", 31 0, L_0x7fb1e06370e0;  alias, 1 drivers
v0x7fb1e0579f80_0 .net "b", 31 0, L_0x7fb1e0636bd0;  alias, 1 drivers
v0x7fb1e057a020_0 .net "out", 31 0, L_0x7fb1e0637730;  alias, 1 drivers
L_0x7fb1e0637730 .arith/mult 32, L_0x7fb1e06370e0, L_0x7fb1e0636bd0;
S_0x7fb1e057a0c0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05782d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e057a2c0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e057a420_0 .net "input_a", 31 0, v0x7fb1e05512e0_0;  alias, 1 drivers
v0x7fb1e057a4d0_0 .net "input_b", 31 0, v0x7fb1e0579270_0;  alias, 1 drivers
v0x7fb1e057a570_0 .net "result", 31 0, L_0x7fb1e06377d0;  alias, 1 drivers
v0x7fb1e057a600_0 .net "select_bit", 0 0, L_0x7fb1e0637870;  1 drivers
L_0x7fb1e06377d0 .functor MUXZ 32, v0x7fb1e05512e0_0, v0x7fb1e0579270_0, L_0x7fb1e0637870, C4<>;
S_0x7fb1e057a6c0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05782d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e057a880 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e057aa00_0 .net "input_a", 31 0, L_0x7fb1e0637910;  alias, 1 drivers
v0x7fb1e057aad0_0 .net "input_b", 31 0, v0x7fb1e05512e0_0;  alias, 1 drivers
v0x7fb1e057ab60_0 .net "result", 31 0, L_0x7fb1e0637b10;  alias, 1 drivers
v0x7fb1e057ac10_0 .net "select_bit", 0 0, L_0x7fb1e0637d70;  1 drivers
L_0x7fb1e0637b10 .functor MUXZ 32, L_0x7fb1e0637910, v0x7fb1e05512e0_0, L_0x7fb1e0637d70, C4<>;
S_0x7fb1e057ace0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05782d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e057aea0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e057b020_0 .net "input_a", 7 0, v0x7fb1e0579970_0;  alias, 1 drivers
v0x7fb1e057b0f0_0 .net "input_b", 7 0, v0x7fb1e0550130_0;  alias, 1 drivers
v0x7fb1e057b180_0 .net "result", 7 0, L_0x7fb1e06374f0;  alias, 1 drivers
v0x7fb1e057b210_0 .net "select_bit", 0 0, L_0x7fb1e0637690;  1 drivers
L_0x7fb1e06374f0 .functor MUXZ 8, v0x7fb1e0579970_0, v0x7fb1e0550130_0, L_0x7fb1e0637690, C4<>;
S_0x7fb1e057c300 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e0578830 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e057c540 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e057c300;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e057c700 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e057c8a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e057c940_0 .net "in", 7 0, v0x7fb1e0577a30_0;  alias, 1 drivers
v0x7fb1e057c9e0_0 .var "in_reg", 7 0;
v0x7fb1e057ca70_0 .net "out", 7 0, v0x7fb1e057c9e0_0;  alias, 1 drivers
v0x7fb1e057cb00_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e057cbf0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e057c300;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e057cdc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e057cf40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e057cfd0_0 .net "in", 7 0, v0x7fb1e05550e0_0;  alias, 1 drivers
v0x7fb1e057d070_0 .var "in_reg", 7 0;
v0x7fb1e057d100_0 .net "out", 7 0, v0x7fb1e057d070_0;  alias, 1 drivers
v0x7fb1e057d190_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e057d280 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e057c300;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e057d440 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e057d480 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e057d4c0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e057d500 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e057d540 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0639510 .functor AND 1, L_0x7fb1e06393d0, L_0x7fb1e0639470, C4<1>, C4<1>;
v0x7fb1e0580270_0 .net *"_ivl_1", 0 0, L_0x7fb1e0638040;  1 drivers
v0x7fb1e0580330_0 .net *"_ivl_19", 0 0, L_0x7fb1e06393d0;  1 drivers
v0x7fb1e05803d0_0 .net *"_ivl_2", 23 0, L_0x7fb1e06380e0;  1 drivers
v0x7fb1e0580480_0 .net *"_ivl_21", 0 0, L_0x7fb1e0639470;  1 drivers
v0x7fb1e0580530_0 .net *"_ivl_7", 0 0, L_0x7fb1e06385d0;  1 drivers
v0x7fb1e0580620_0 .net *"_ivl_8", 23 0, L_0x7fb1e0638670;  1 drivers
v0x7fb1e05806d0_0 .net "a_in", 31 0, L_0x7fb1e06387e0;  1 drivers
v0x7fb1e0580770_0 .net "act_data_in", 7 0, v0x7fb1e0577a30_0;  alias, 1 drivers
v0x7fb1e0580840_0 .net "add_in", 31 0, L_0x7fb1e0638f20;  1 drivers
v0x7fb1e0580950_0 .net "add_out", 31 0, L_0x7fb1e06390b0;  1 drivers
v0x7fb1e0580a20_0 .net "buffer_in", 31 0, L_0x7fb1e06392b0;  1 drivers
v0x7fb1e0580af0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0580b80_0 .net "mul_out", 31 0, L_0x7fb1e0638e80;  1 drivers
v0x7fb1e0580c50_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0580ce0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0580d70_0 .net "result_in", 31 0, v0x7fb1e0556290_0;  alias, 1 drivers
v0x7fb1e0580e00_0 .net "result_out", 31 0, v0x7fb1e057e220_0;  alias, 1 drivers
v0x7fb1e0580fd0_0 .net "w_in", 31 0, L_0x7fb1e06382d0;  1 drivers
v0x7fb1e0581060_0 .net "w_load", 7 0, v0x7fb1e057e920_0;  1 drivers
v0x7fb1e05810f0_0 .net "w_mux", 7 0, L_0x7fb1e0638c40;  1 drivers
v0x7fb1e0581180_0 .net "wgt_data_in", 7 0, v0x7fb1e05550e0_0;  alias, 1 drivers
L_0x7fb1e0638040 .part L_0x7fb1e0638c40, 7, 1;
LS_0x7fb1e06380e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040;
LS_0x7fb1e06380e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040;
LS_0x7fb1e06380e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040;
LS_0x7fb1e06380e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040;
LS_0x7fb1e06380e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040;
LS_0x7fb1e06380e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040, L_0x7fb1e0638040;
LS_0x7fb1e06380e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06380e0_0_0, LS_0x7fb1e06380e0_0_4, LS_0x7fb1e06380e0_0_8, LS_0x7fb1e06380e0_0_12;
LS_0x7fb1e06380e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06380e0_0_16, LS_0x7fb1e06380e0_0_20;
L_0x7fb1e06380e0 .concat [ 16 8 0 0], LS_0x7fb1e06380e0_1_0, LS_0x7fb1e06380e0_1_4;
L_0x7fb1e06382d0 .concat [ 8 24 0 0], L_0x7fb1e0638c40, L_0x7fb1e06380e0;
L_0x7fb1e06385d0 .part v0x7fb1e0577a30_0, 7, 1;
LS_0x7fb1e0638670_0_0 .concat [ 1 1 1 1], L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0;
LS_0x7fb1e0638670_0_4 .concat [ 1 1 1 1], L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0;
LS_0x7fb1e0638670_0_8 .concat [ 1 1 1 1], L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0;
LS_0x7fb1e0638670_0_12 .concat [ 1 1 1 1], L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0;
LS_0x7fb1e0638670_0_16 .concat [ 1 1 1 1], L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0;
LS_0x7fb1e0638670_0_20 .concat [ 1 1 1 1], L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0, L_0x7fb1e06385d0;
LS_0x7fb1e0638670_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0638670_0_0, LS_0x7fb1e0638670_0_4, LS_0x7fb1e0638670_0_8, LS_0x7fb1e0638670_0_12;
LS_0x7fb1e0638670_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0638670_0_16, LS_0x7fb1e0638670_0_20;
L_0x7fb1e0638670 .concat [ 16 8 0 0], LS_0x7fb1e0638670_1_0, LS_0x7fb1e0638670_1_4;
L_0x7fb1e06387e0 .concat [ 8 24 0 0], v0x7fb1e0577a30_0, L_0x7fb1e0638670;
L_0x7fb1e0638b60 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0638de0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0638fc0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06393d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0639470 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e057d8d0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e057d280;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e057da90 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e057dba0_0 .net "a", 31 0, L_0x7fb1e0638e80;  alias, 1 drivers
v0x7fb1e057dc60_0 .net "b", 31 0, L_0x7fb1e0638f20;  alias, 1 drivers
v0x7fb1e057dd00_0 .net "out", 31 0, L_0x7fb1e06390b0;  alias, 1 drivers
L_0x7fb1e06390b0 .arith/sum 32, L_0x7fb1e0638e80, L_0x7fb1e0638f20;
S_0x7fb1e057dda0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e057d280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e057df70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e057e0f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e057e180_0 .net "in", 31 0, L_0x7fb1e06392b0;  alias, 1 drivers
v0x7fb1e057e220_0 .var "in_reg", 31 0;
v0x7fb1e057e2b0_0 .net "out", 31 0, v0x7fb1e057e220_0;  alias, 1 drivers
v0x7fb1e057e340_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e057e430 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e057d280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e057e5f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e057e7d0_0 .net "clk", 0 0, L_0x7fb1e0638b60;  1 drivers
v0x7fb1e057e880_0 .net "in", 7 0, v0x7fb1e05550e0_0;  alias, 1 drivers
v0x7fb1e057e920_0 .var "in_reg", 7 0;
v0x7fb1e057e9b0_0 .net "out", 7 0, v0x7fb1e057e920_0;  alias, 1 drivers
v0x7fb1e057ea40_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e057e790 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e057e7d0_0;
S_0x7fb1e057eb40 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e057d280;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e057ed00 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e057ee70_0 .net "a", 31 0, L_0x7fb1e06387e0;  alias, 1 drivers
v0x7fb1e057ef30_0 .net "b", 31 0, L_0x7fb1e06382d0;  alias, 1 drivers
v0x7fb1e057efd0_0 .net "out", 31 0, L_0x7fb1e0638e80;  alias, 1 drivers
L_0x7fb1e0638e80 .arith/mult 32, L_0x7fb1e06387e0, L_0x7fb1e06382d0;
S_0x7fb1e057f070 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e057d280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e057f270 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e057f3d0_0 .net "input_a", 31 0, v0x7fb1e0556290_0;  alias, 1 drivers
v0x7fb1e057f480_0 .net "input_b", 31 0, v0x7fb1e057e220_0;  alias, 1 drivers
v0x7fb1e057f520_0 .net "result", 31 0, L_0x7fb1e0638f20;  alias, 1 drivers
v0x7fb1e057f5b0_0 .net "select_bit", 0 0, L_0x7fb1e0638fc0;  1 drivers
L_0x7fb1e0638f20 .functor MUXZ 32, v0x7fb1e0556290_0, v0x7fb1e057e220_0, L_0x7fb1e0638fc0, C4<>;
S_0x7fb1e057f670 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e057d280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e057f830 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e057f9b0_0 .net "input_a", 31 0, L_0x7fb1e06390b0;  alias, 1 drivers
v0x7fb1e057fa80_0 .net "input_b", 31 0, v0x7fb1e0556290_0;  alias, 1 drivers
v0x7fb1e057fb10_0 .net "result", 31 0, L_0x7fb1e06392b0;  alias, 1 drivers
v0x7fb1e057fbc0_0 .net "select_bit", 0 0, L_0x7fb1e0639510;  1 drivers
L_0x7fb1e06392b0 .functor MUXZ 32, L_0x7fb1e06390b0, v0x7fb1e0556290_0, L_0x7fb1e0639510, C4<>;
S_0x7fb1e057fc90 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e057d280;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e057fe50 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e057ffd0_0 .net "input_a", 7 0, v0x7fb1e057e920_0;  alias, 1 drivers
v0x7fb1e05800a0_0 .net "input_b", 7 0, v0x7fb1e05550e0_0;  alias, 1 drivers
v0x7fb1e0580130_0 .net "result", 7 0, L_0x7fb1e0638c40;  alias, 1 drivers
v0x7fb1e05801c0_0 .net "select_bit", 0 0, L_0x7fb1e0638de0;  1 drivers
L_0x7fb1e0638c40 .functor MUXZ 8, v0x7fb1e057e920_0, v0x7fb1e05550e0_0, L_0x7fb1e0638de0, C4<>;
S_0x7fb1e05812b0 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e057d7e0 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e05814e0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05812b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05816a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0581840_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05818e0_0 .net "in", 7 0, v0x7fb1e057c9e0_0;  alias, 1 drivers
v0x7fb1e0581980_0 .var "in_reg", 7 0;
v0x7fb1e0581a10_0 .net "out", 7 0, v0x7fb1e0581980_0;  alias, 1 drivers
v0x7fb1e0581aa0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0581b90 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05812b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0581d60 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0581ee0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0581f70_0 .net "in", 7 0, v0x7fb1e055a080_0;  alias, 1 drivers
v0x7fb1e0582010_0 .var "in_reg", 7 0;
v0x7fb1e05820a0_0 .net "out", 7 0, v0x7fb1e0582010_0;  alias, 1 drivers
v0x7fb1e0582130_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0582220 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05812b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05823e0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0582420 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0582460 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05824a0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05824e0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e063ac60 .functor AND 1, L_0x7fb1e063ab20, L_0x7fb1e063abc0, C4<1>, C4<1>;
v0x7fb1e0585210_0 .net *"_ivl_1", 0 0, L_0x7fb1e06397e0;  1 drivers
v0x7fb1e05852d0_0 .net *"_ivl_19", 0 0, L_0x7fb1e063ab20;  1 drivers
v0x7fb1e0585370_0 .net *"_ivl_2", 23 0, L_0x7fb1e0639880;  1 drivers
v0x7fb1e0585420_0 .net *"_ivl_21", 0 0, L_0x7fb1e063abc0;  1 drivers
v0x7fb1e05854d0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0639d70;  1 drivers
v0x7fb1e05855c0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0639e10;  1 drivers
v0x7fb1e0585670_0 .net "a_in", 31 0, L_0x7fb1e0639f80;  1 drivers
v0x7fb1e0585710_0 .net "act_data_in", 7 0, v0x7fb1e057c9e0_0;  alias, 1 drivers
v0x7fb1e05857e0_0 .net "add_in", 31 0, L_0x7fb1e063a670;  1 drivers
v0x7fb1e05858f0_0 .net "add_out", 31 0, L_0x7fb1e063a800;  1 drivers
v0x7fb1e05859c0_0 .net "buffer_in", 31 0, L_0x7fb1e063aa00;  1 drivers
v0x7fb1e0585a90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0585b20_0 .net "mul_out", 31 0, L_0x7fb1e063a5d0;  1 drivers
v0x7fb1e0585bf0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0585c80_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0585d10_0 .net "result_in", 31 0, v0x7fb1e055b230_0;  alias, 1 drivers
v0x7fb1e0585da0_0 .net "result_out", 31 0, v0x7fb1e05831c0_0;  alias, 1 drivers
v0x7fb1e0585f70_0 .net "w_in", 31 0, L_0x7fb1e0639a70;  1 drivers
v0x7fb1e0586000_0 .net "w_load", 7 0, v0x7fb1e05838c0_0;  1 drivers
v0x7fb1e0586090_0 .net "w_mux", 7 0, L_0x7fb1e063a390;  1 drivers
v0x7fb1e0586120_0 .net "wgt_data_in", 7 0, v0x7fb1e055a080_0;  alias, 1 drivers
L_0x7fb1e06397e0 .part L_0x7fb1e063a390, 7, 1;
LS_0x7fb1e0639880_0_0 .concat [ 1 1 1 1], L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0;
LS_0x7fb1e0639880_0_4 .concat [ 1 1 1 1], L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0;
LS_0x7fb1e0639880_0_8 .concat [ 1 1 1 1], L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0;
LS_0x7fb1e0639880_0_12 .concat [ 1 1 1 1], L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0;
LS_0x7fb1e0639880_0_16 .concat [ 1 1 1 1], L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0;
LS_0x7fb1e0639880_0_20 .concat [ 1 1 1 1], L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0, L_0x7fb1e06397e0;
LS_0x7fb1e0639880_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0639880_0_0, LS_0x7fb1e0639880_0_4, LS_0x7fb1e0639880_0_8, LS_0x7fb1e0639880_0_12;
LS_0x7fb1e0639880_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0639880_0_16, LS_0x7fb1e0639880_0_20;
L_0x7fb1e0639880 .concat [ 16 8 0 0], LS_0x7fb1e0639880_1_0, LS_0x7fb1e0639880_1_4;
L_0x7fb1e0639a70 .concat [ 8 24 0 0], L_0x7fb1e063a390, L_0x7fb1e0639880;
L_0x7fb1e0639d70 .part v0x7fb1e057c9e0_0, 7, 1;
LS_0x7fb1e0639e10_0_0 .concat [ 1 1 1 1], L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70;
LS_0x7fb1e0639e10_0_4 .concat [ 1 1 1 1], L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70;
LS_0x7fb1e0639e10_0_8 .concat [ 1 1 1 1], L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70;
LS_0x7fb1e0639e10_0_12 .concat [ 1 1 1 1], L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70;
LS_0x7fb1e0639e10_0_16 .concat [ 1 1 1 1], L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70;
LS_0x7fb1e0639e10_0_20 .concat [ 1 1 1 1], L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70, L_0x7fb1e0639d70;
LS_0x7fb1e0639e10_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0639e10_0_0, LS_0x7fb1e0639e10_0_4, LS_0x7fb1e0639e10_0_8, LS_0x7fb1e0639e10_0_12;
LS_0x7fb1e0639e10_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0639e10_0_16, LS_0x7fb1e0639e10_0_20;
L_0x7fb1e0639e10 .concat [ 16 8 0 0], LS_0x7fb1e0639e10_1_0, LS_0x7fb1e0639e10_1_4;
L_0x7fb1e0639f80 .concat [ 8 24 0 0], v0x7fb1e057c9e0_0, L_0x7fb1e0639e10;
L_0x7fb1e063a2f0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e063a530 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063a710 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063ab20 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063abc0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0582870 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0582220;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0582a30 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0582b40_0 .net "a", 31 0, L_0x7fb1e063a5d0;  alias, 1 drivers
v0x7fb1e0582c00_0 .net "b", 31 0, L_0x7fb1e063a670;  alias, 1 drivers
v0x7fb1e0582ca0_0 .net "out", 31 0, L_0x7fb1e063a800;  alias, 1 drivers
L_0x7fb1e063a800 .arith/sum 32, L_0x7fb1e063a5d0, L_0x7fb1e063a670;
S_0x7fb1e0582d40 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0582220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0582f10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0583090_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0583120_0 .net "in", 31 0, L_0x7fb1e063aa00;  alias, 1 drivers
v0x7fb1e05831c0_0 .var "in_reg", 31 0;
v0x7fb1e0583250_0 .net "out", 31 0, v0x7fb1e05831c0_0;  alias, 1 drivers
v0x7fb1e05832e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05833d0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0582220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0583590 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0583770_0 .net "clk", 0 0, L_0x7fb1e063a2f0;  1 drivers
v0x7fb1e0583820_0 .net "in", 7 0, v0x7fb1e055a080_0;  alias, 1 drivers
v0x7fb1e05838c0_0 .var "in_reg", 7 0;
v0x7fb1e0583950_0 .net "out", 7 0, v0x7fb1e05838c0_0;  alias, 1 drivers
v0x7fb1e05839e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0583730 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0583770_0;
S_0x7fb1e0583ae0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0582220;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0583ca0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0583e10_0 .net "a", 31 0, L_0x7fb1e0639f80;  alias, 1 drivers
v0x7fb1e0583ed0_0 .net "b", 31 0, L_0x7fb1e0639a70;  alias, 1 drivers
v0x7fb1e0583f70_0 .net "out", 31 0, L_0x7fb1e063a5d0;  alias, 1 drivers
L_0x7fb1e063a5d0 .arith/mult 32, L_0x7fb1e0639f80, L_0x7fb1e0639a70;
S_0x7fb1e0584010 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0582220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0584210 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0584370_0 .net "input_a", 31 0, v0x7fb1e055b230_0;  alias, 1 drivers
v0x7fb1e0584420_0 .net "input_b", 31 0, v0x7fb1e05831c0_0;  alias, 1 drivers
v0x7fb1e05844c0_0 .net "result", 31 0, L_0x7fb1e063a670;  alias, 1 drivers
v0x7fb1e0584550_0 .net "select_bit", 0 0, L_0x7fb1e063a710;  1 drivers
L_0x7fb1e063a670 .functor MUXZ 32, v0x7fb1e055b230_0, v0x7fb1e05831c0_0, L_0x7fb1e063a710, C4<>;
S_0x7fb1e0584610 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0582220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05847d0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0584950_0 .net "input_a", 31 0, L_0x7fb1e063a800;  alias, 1 drivers
v0x7fb1e0584a20_0 .net "input_b", 31 0, v0x7fb1e055b230_0;  alias, 1 drivers
v0x7fb1e0584ab0_0 .net "result", 31 0, L_0x7fb1e063aa00;  alias, 1 drivers
v0x7fb1e0584b60_0 .net "select_bit", 0 0, L_0x7fb1e063ac60;  1 drivers
L_0x7fb1e063aa00 .functor MUXZ 32, L_0x7fb1e063a800, v0x7fb1e055b230_0, L_0x7fb1e063ac60, C4<>;
S_0x7fb1e0584c30 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0582220;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0584df0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0584f70_0 .net "input_a", 7 0, v0x7fb1e05838c0_0;  alias, 1 drivers
v0x7fb1e0585040_0 .net "input_b", 7 0, v0x7fb1e055a080_0;  alias, 1 drivers
v0x7fb1e05850d0_0 .net "result", 7 0, L_0x7fb1e063a390;  alias, 1 drivers
v0x7fb1e0585160_0 .net "select_bit", 0 0, L_0x7fb1e063a530;  1 drivers
L_0x7fb1e063a390 .functor MUXZ 8, v0x7fb1e05838c0_0, v0x7fb1e055a080_0, L_0x7fb1e063a530, C4<>;
S_0x7fb1e0586250 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e0586420 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e05864c0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0586250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0586680 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0586800_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05868a0_0 .net "in", 7 0, v0x7fb1e0581980_0;  alias, 1 drivers
v0x7fb1e0586940_0 .var "in_reg", 7 0;
v0x7fb1e05869d0_0 .net "out", 7 0, v0x7fb1e0586940_0;  alias, 1 drivers
v0x7fb1e0586a60_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0586b50 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0586250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0586d20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0586ea0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0586f30_0 .net "in", 7 0, v0x7fb1e055f040_0;  alias, 1 drivers
v0x7fb1e0586fd0_0 .var "in_reg", 7 0;
v0x7fb1e0587060_0 .net "out", 7 0, v0x7fb1e0586fd0_0;  alias, 1 drivers
v0x7fb1e05870f0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05871e0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0586250;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05873a0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05873e0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0587420 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0587460 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05874a0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e063c400 .functor AND 1, L_0x7fb1e063c2c0, L_0x7fb1e063c360, C4<1>, C4<1>;
v0x7fb1e058a1d0_0 .net *"_ivl_1", 0 0, L_0x7fb1e063af30;  1 drivers
v0x7fb1e058a290_0 .net *"_ivl_19", 0 0, L_0x7fb1e063c2c0;  1 drivers
v0x7fb1e058a330_0 .net *"_ivl_2", 23 0, L_0x7fb1e063afd0;  1 drivers
v0x7fb1e058a3e0_0 .net *"_ivl_21", 0 0, L_0x7fb1e063c360;  1 drivers
v0x7fb1e058a490_0 .net *"_ivl_7", 0 0, L_0x7fb1e063b4c0;  1 drivers
v0x7fb1e058a580_0 .net *"_ivl_8", 23 0, L_0x7fb1e063b560;  1 drivers
v0x7fb1e058a630_0 .net "a_in", 31 0, L_0x7fb1e063b6d0;  1 drivers
v0x7fb1e058a6d0_0 .net "act_data_in", 7 0, v0x7fb1e0581980_0;  alias, 1 drivers
v0x7fb1e058a7a0_0 .net "add_in", 31 0, L_0x7fb1e063be10;  1 drivers
v0x7fb1e058a8b0_0 .net "add_out", 31 0, L_0x7fb1e063bfa0;  1 drivers
v0x7fb1e058a980_0 .net "buffer_in", 31 0, L_0x7fb1e063c1a0;  1 drivers
v0x7fb1e058aa50_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e058aae0_0 .net "mul_out", 31 0, L_0x7fb1e063bd70;  1 drivers
v0x7fb1e058abb0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e058ac40_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e058acd0_0 .net "result_in", 31 0, v0x7fb1e05601f0_0;  alias, 1 drivers
v0x7fb1e058ad60_0 .net "result_out", 31 0, v0x7fb1e0588180_0;  alias, 1 drivers
v0x7fb1e058af30_0 .net "w_in", 31 0, L_0x7fb1e063b1c0;  1 drivers
v0x7fb1e058afc0_0 .net "w_load", 7 0, v0x7fb1e0588880_0;  1 drivers
v0x7fb1e058b050_0 .net "w_mux", 7 0, L_0x7fb1e063bb30;  1 drivers
v0x7fb1e058b0e0_0 .net "wgt_data_in", 7 0, v0x7fb1e055f040_0;  alias, 1 drivers
L_0x7fb1e063af30 .part L_0x7fb1e063bb30, 7, 1;
LS_0x7fb1e063afd0_0_0 .concat [ 1 1 1 1], L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30;
LS_0x7fb1e063afd0_0_4 .concat [ 1 1 1 1], L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30;
LS_0x7fb1e063afd0_0_8 .concat [ 1 1 1 1], L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30;
LS_0x7fb1e063afd0_0_12 .concat [ 1 1 1 1], L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30;
LS_0x7fb1e063afd0_0_16 .concat [ 1 1 1 1], L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30;
LS_0x7fb1e063afd0_0_20 .concat [ 1 1 1 1], L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30, L_0x7fb1e063af30;
LS_0x7fb1e063afd0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063afd0_0_0, LS_0x7fb1e063afd0_0_4, LS_0x7fb1e063afd0_0_8, LS_0x7fb1e063afd0_0_12;
LS_0x7fb1e063afd0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063afd0_0_16, LS_0x7fb1e063afd0_0_20;
L_0x7fb1e063afd0 .concat [ 16 8 0 0], LS_0x7fb1e063afd0_1_0, LS_0x7fb1e063afd0_1_4;
L_0x7fb1e063b1c0 .concat [ 8 24 0 0], L_0x7fb1e063bb30, L_0x7fb1e063afd0;
L_0x7fb1e063b4c0 .part v0x7fb1e0581980_0, 7, 1;
LS_0x7fb1e063b560_0_0 .concat [ 1 1 1 1], L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0;
LS_0x7fb1e063b560_0_4 .concat [ 1 1 1 1], L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0;
LS_0x7fb1e063b560_0_8 .concat [ 1 1 1 1], L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0;
LS_0x7fb1e063b560_0_12 .concat [ 1 1 1 1], L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0;
LS_0x7fb1e063b560_0_16 .concat [ 1 1 1 1], L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0;
LS_0x7fb1e063b560_0_20 .concat [ 1 1 1 1], L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0, L_0x7fb1e063b4c0;
LS_0x7fb1e063b560_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063b560_0_0, LS_0x7fb1e063b560_0_4, LS_0x7fb1e063b560_0_8, LS_0x7fb1e063b560_0_12;
LS_0x7fb1e063b560_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063b560_0_16, LS_0x7fb1e063b560_0_20;
L_0x7fb1e063b560 .concat [ 16 8 0 0], LS_0x7fb1e063b560_1_0, LS_0x7fb1e063b560_1_4;
L_0x7fb1e063b6d0 .concat [ 8 24 0 0], v0x7fb1e0581980_0, L_0x7fb1e063b560;
L_0x7fb1e063ba50 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e063bcd0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063beb0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063c2c0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063c360 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0587830 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05871e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05879f0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0587b00_0 .net "a", 31 0, L_0x7fb1e063bd70;  alias, 1 drivers
v0x7fb1e0587bc0_0 .net "b", 31 0, L_0x7fb1e063be10;  alias, 1 drivers
v0x7fb1e0587c60_0 .net "out", 31 0, L_0x7fb1e063bfa0;  alias, 1 drivers
L_0x7fb1e063bfa0 .arith/sum 32, L_0x7fb1e063bd70, L_0x7fb1e063be10;
S_0x7fb1e0587d00 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05871e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0587ed0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0588050_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05880e0_0 .net "in", 31 0, L_0x7fb1e063c1a0;  alias, 1 drivers
v0x7fb1e0588180_0 .var "in_reg", 31 0;
v0x7fb1e0588210_0 .net "out", 31 0, v0x7fb1e0588180_0;  alias, 1 drivers
v0x7fb1e05882a0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0588390 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05871e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0588550 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0588730_0 .net "clk", 0 0, L_0x7fb1e063ba50;  1 drivers
v0x7fb1e05887e0_0 .net "in", 7 0, v0x7fb1e055f040_0;  alias, 1 drivers
v0x7fb1e0588880_0 .var "in_reg", 7 0;
v0x7fb1e0588910_0 .net "out", 7 0, v0x7fb1e0588880_0;  alias, 1 drivers
v0x7fb1e05889a0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05886f0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0588730_0;
S_0x7fb1e0588aa0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05871e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0588c60 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0588dd0_0 .net "a", 31 0, L_0x7fb1e063b6d0;  alias, 1 drivers
v0x7fb1e0588e90_0 .net "b", 31 0, L_0x7fb1e063b1c0;  alias, 1 drivers
v0x7fb1e0588f30_0 .net "out", 31 0, L_0x7fb1e063bd70;  alias, 1 drivers
L_0x7fb1e063bd70 .arith/mult 32, L_0x7fb1e063b6d0, L_0x7fb1e063b1c0;
S_0x7fb1e0588fd0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05871e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05891d0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0589330_0 .net "input_a", 31 0, v0x7fb1e05601f0_0;  alias, 1 drivers
v0x7fb1e05893e0_0 .net "input_b", 31 0, v0x7fb1e0588180_0;  alias, 1 drivers
v0x7fb1e0589480_0 .net "result", 31 0, L_0x7fb1e063be10;  alias, 1 drivers
v0x7fb1e0589510_0 .net "select_bit", 0 0, L_0x7fb1e063beb0;  1 drivers
L_0x7fb1e063be10 .functor MUXZ 32, v0x7fb1e05601f0_0, v0x7fb1e0588180_0, L_0x7fb1e063beb0, C4<>;
S_0x7fb1e05895d0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05871e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0589790 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0589910_0 .net "input_a", 31 0, L_0x7fb1e063bfa0;  alias, 1 drivers
v0x7fb1e05899e0_0 .net "input_b", 31 0, v0x7fb1e05601f0_0;  alias, 1 drivers
v0x7fb1e0589a70_0 .net "result", 31 0, L_0x7fb1e063c1a0;  alias, 1 drivers
v0x7fb1e0589b20_0 .net "select_bit", 0 0, L_0x7fb1e063c400;  1 drivers
L_0x7fb1e063c1a0 .functor MUXZ 32, L_0x7fb1e063bfa0, v0x7fb1e05601f0_0, L_0x7fb1e063c400, C4<>;
S_0x7fb1e0589bf0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05871e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0589db0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0589f30_0 .net "input_a", 7 0, v0x7fb1e0588880_0;  alias, 1 drivers
v0x7fb1e058a000_0 .net "input_b", 7 0, v0x7fb1e055f040_0;  alias, 1 drivers
v0x7fb1e058a090_0 .net "result", 7 0, L_0x7fb1e063bb30;  alias, 1 drivers
v0x7fb1e058a120_0 .net "select_bit", 0 0, L_0x7fb1e063bcd0;  1 drivers
L_0x7fb1e063bb30 .functor MUXZ 8, v0x7fb1e0588880_0, v0x7fb1e055f040_0, L_0x7fb1e063bcd0, C4<>;
S_0x7fb1e058b210 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e0587740 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e058b440 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e058b210;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e058b600 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e058b7a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e058b840_0 .net "in", 7 0, v0x7fb1e0586940_0;  alias, 1 drivers
v0x7fb1e058b8e0_0 .var "in_reg", 7 0;
v0x7fb1e058b970_0 .net "out", 7 0, v0x7fb1e058b8e0_0;  alias, 1 drivers
v0x7fb1e058ba00_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e058baf0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e058b210;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e058bcc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e058be40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e058bed0_0 .net "in", 7 0, v0x7fb1e0563fe0_0;  alias, 1 drivers
v0x7fb1e058bf70_0 .var "in_reg", 7 0;
v0x7fb1e058c000_0 .net "out", 7 0, v0x7fb1e058bf70_0;  alias, 1 drivers
v0x7fb1e058c090_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e058c180 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e058b210;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e058c340 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e058c380 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e058c3c0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e058c400 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e058c440 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e063dba0 .functor AND 1, L_0x7fb1e063da60, L_0x7fb1e063db00, C4<1>, C4<1>;
v0x7fb1e058f170_0 .net *"_ivl_1", 0 0, L_0x7fb1e063c6d0;  1 drivers
v0x7fb1e058f230_0 .net *"_ivl_19", 0 0, L_0x7fb1e063da60;  1 drivers
v0x7fb1e058f2d0_0 .net *"_ivl_2", 23 0, L_0x7fb1e063c770;  1 drivers
v0x7fb1e058f380_0 .net *"_ivl_21", 0 0, L_0x7fb1e063db00;  1 drivers
v0x7fb1e058f430_0 .net *"_ivl_7", 0 0, L_0x7fb1e063cc60;  1 drivers
v0x7fb1e058f520_0 .net *"_ivl_8", 23 0, L_0x7fb1e063cd00;  1 drivers
v0x7fb1e058f5d0_0 .net "a_in", 31 0, L_0x7fb1e063ce70;  1 drivers
v0x7fb1e058f670_0 .net "act_data_in", 7 0, v0x7fb1e0586940_0;  alias, 1 drivers
v0x7fb1e058f740_0 .net "add_in", 31 0, L_0x7fb1e063d5b0;  1 drivers
v0x7fb1e058f850_0 .net "add_out", 31 0, L_0x7fb1e063d740;  1 drivers
v0x7fb1e058f920_0 .net "buffer_in", 31 0, L_0x7fb1e063d940;  1 drivers
v0x7fb1e058f9f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e058fa80_0 .net "mul_out", 31 0, L_0x7fb1e063d510;  1 drivers
v0x7fb1e058fb50_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e058fbe0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e058fc70_0 .net "result_in", 31 0, v0x7fb1e0565190_0;  alias, 1 drivers
v0x7fb1e058fd00_0 .net "result_out", 31 0, v0x7fb1e058d120_0;  alias, 1 drivers
v0x7fb1e058fed0_0 .net "w_in", 31 0, L_0x7fb1e063c960;  1 drivers
v0x7fb1e058ff60_0 .net "w_load", 7 0, v0x7fb1e058d820_0;  1 drivers
v0x7fb1e058fff0_0 .net "w_mux", 7 0, L_0x7fb1e063d2d0;  1 drivers
v0x7fb1e0590080_0 .net "wgt_data_in", 7 0, v0x7fb1e0563fe0_0;  alias, 1 drivers
L_0x7fb1e063c6d0 .part L_0x7fb1e063d2d0, 7, 1;
LS_0x7fb1e063c770_0_0 .concat [ 1 1 1 1], L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0;
LS_0x7fb1e063c770_0_4 .concat [ 1 1 1 1], L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0;
LS_0x7fb1e063c770_0_8 .concat [ 1 1 1 1], L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0;
LS_0x7fb1e063c770_0_12 .concat [ 1 1 1 1], L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0;
LS_0x7fb1e063c770_0_16 .concat [ 1 1 1 1], L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0;
LS_0x7fb1e063c770_0_20 .concat [ 1 1 1 1], L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0, L_0x7fb1e063c6d0;
LS_0x7fb1e063c770_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063c770_0_0, LS_0x7fb1e063c770_0_4, LS_0x7fb1e063c770_0_8, LS_0x7fb1e063c770_0_12;
LS_0x7fb1e063c770_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063c770_0_16, LS_0x7fb1e063c770_0_20;
L_0x7fb1e063c770 .concat [ 16 8 0 0], LS_0x7fb1e063c770_1_0, LS_0x7fb1e063c770_1_4;
L_0x7fb1e063c960 .concat [ 8 24 0 0], L_0x7fb1e063d2d0, L_0x7fb1e063c770;
L_0x7fb1e063cc60 .part v0x7fb1e0586940_0, 7, 1;
LS_0x7fb1e063cd00_0_0 .concat [ 1 1 1 1], L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60;
LS_0x7fb1e063cd00_0_4 .concat [ 1 1 1 1], L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60;
LS_0x7fb1e063cd00_0_8 .concat [ 1 1 1 1], L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60;
LS_0x7fb1e063cd00_0_12 .concat [ 1 1 1 1], L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60;
LS_0x7fb1e063cd00_0_16 .concat [ 1 1 1 1], L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60;
LS_0x7fb1e063cd00_0_20 .concat [ 1 1 1 1], L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60, L_0x7fb1e063cc60;
LS_0x7fb1e063cd00_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063cd00_0_0, LS_0x7fb1e063cd00_0_4, LS_0x7fb1e063cd00_0_8, LS_0x7fb1e063cd00_0_12;
LS_0x7fb1e063cd00_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063cd00_0_16, LS_0x7fb1e063cd00_0_20;
L_0x7fb1e063cd00 .concat [ 16 8 0 0], LS_0x7fb1e063cd00_1_0, LS_0x7fb1e063cd00_1_4;
L_0x7fb1e063ce70 .concat [ 8 24 0 0], v0x7fb1e0586940_0, L_0x7fb1e063cd00;
L_0x7fb1e063d1f0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e063d470 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063d650 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063da60 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063db00 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e058c7d0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e058c180;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e058c990 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e058caa0_0 .net "a", 31 0, L_0x7fb1e063d510;  alias, 1 drivers
v0x7fb1e058cb60_0 .net "b", 31 0, L_0x7fb1e063d5b0;  alias, 1 drivers
v0x7fb1e058cc00_0 .net "out", 31 0, L_0x7fb1e063d740;  alias, 1 drivers
L_0x7fb1e063d740 .arith/sum 32, L_0x7fb1e063d510, L_0x7fb1e063d5b0;
S_0x7fb1e058cca0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e058c180;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e058ce70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e058cff0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e058d080_0 .net "in", 31 0, L_0x7fb1e063d940;  alias, 1 drivers
v0x7fb1e058d120_0 .var "in_reg", 31 0;
v0x7fb1e058d1b0_0 .net "out", 31 0, v0x7fb1e058d120_0;  alias, 1 drivers
v0x7fb1e058d240_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e058d330 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e058c180;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e058d4f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e058d6d0_0 .net "clk", 0 0, L_0x7fb1e063d1f0;  1 drivers
v0x7fb1e058d780_0 .net "in", 7 0, v0x7fb1e0563fe0_0;  alias, 1 drivers
v0x7fb1e058d820_0 .var "in_reg", 7 0;
v0x7fb1e058d8b0_0 .net "out", 7 0, v0x7fb1e058d820_0;  alias, 1 drivers
v0x7fb1e058d940_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e058d690 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e058d6d0_0;
S_0x7fb1e058da40 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e058c180;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e058dc00 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e058dd70_0 .net "a", 31 0, L_0x7fb1e063ce70;  alias, 1 drivers
v0x7fb1e058de30_0 .net "b", 31 0, L_0x7fb1e063c960;  alias, 1 drivers
v0x7fb1e058ded0_0 .net "out", 31 0, L_0x7fb1e063d510;  alias, 1 drivers
L_0x7fb1e063d510 .arith/mult 32, L_0x7fb1e063ce70, L_0x7fb1e063c960;
S_0x7fb1e058df70 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e058c180;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e058e170 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e058e2d0_0 .net "input_a", 31 0, v0x7fb1e0565190_0;  alias, 1 drivers
v0x7fb1e058e380_0 .net "input_b", 31 0, v0x7fb1e058d120_0;  alias, 1 drivers
v0x7fb1e058e420_0 .net "result", 31 0, L_0x7fb1e063d5b0;  alias, 1 drivers
v0x7fb1e058e4b0_0 .net "select_bit", 0 0, L_0x7fb1e063d650;  1 drivers
L_0x7fb1e063d5b0 .functor MUXZ 32, v0x7fb1e0565190_0, v0x7fb1e058d120_0, L_0x7fb1e063d650, C4<>;
S_0x7fb1e058e570 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e058c180;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e058e730 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e058e8b0_0 .net "input_a", 31 0, L_0x7fb1e063d740;  alias, 1 drivers
v0x7fb1e058e980_0 .net "input_b", 31 0, v0x7fb1e0565190_0;  alias, 1 drivers
v0x7fb1e058ea10_0 .net "result", 31 0, L_0x7fb1e063d940;  alias, 1 drivers
v0x7fb1e058eac0_0 .net "select_bit", 0 0, L_0x7fb1e063dba0;  1 drivers
L_0x7fb1e063d940 .functor MUXZ 32, L_0x7fb1e063d740, v0x7fb1e0565190_0, L_0x7fb1e063dba0, C4<>;
S_0x7fb1e058eb90 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e058c180;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e058ed50 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e058eed0_0 .net "input_a", 7 0, v0x7fb1e058d820_0;  alias, 1 drivers
v0x7fb1e058efa0_0 .net "input_b", 7 0, v0x7fb1e0563fe0_0;  alias, 1 drivers
v0x7fb1e058f030_0 .net "result", 7 0, L_0x7fb1e063d2d0;  alias, 1 drivers
v0x7fb1e058f0c0_0 .net "select_bit", 0 0, L_0x7fb1e063d470;  1 drivers
L_0x7fb1e063d2d0 .functor MUXZ 8, v0x7fb1e058d820_0, v0x7fb1e0563fe0_0, L_0x7fb1e063d470, C4<>;
S_0x7fb1e05901b0 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e058c6e0 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e05903e0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05901b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05905a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0590740_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05907e0_0 .net "in", 7 0, v0x7fb1e058b8e0_0;  alias, 1 drivers
v0x7fb1e0590880_0 .var "in_reg", 7 0;
v0x7fb1e0590910_0 .net "out", 7 0, v0x7fb1e0590880_0;  alias, 1 drivers
v0x7fb1e05909a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0590a90 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05901b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0590c60 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0590de0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0590e70_0 .net "in", 7 0, v0x7fb1e0568f80_0;  alias, 1 drivers
v0x7fb1e0590f10_0 .var "in_reg", 7 0;
v0x7fb1e0590fa0_0 .net "out", 7 0, v0x7fb1e0590f10_0;  alias, 1 drivers
v0x7fb1e0591030_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0591120 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05901b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05912e0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0591320 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0591360 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05913a0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05913e0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e063f340 .functor AND 1, L_0x7fb1e063f200, L_0x7fb1e063f2a0, C4<1>, C4<1>;
v0x7fb1e0594110_0 .net *"_ivl_1", 0 0, L_0x7fb1e063de70;  1 drivers
v0x7fb1e05941d0_0 .net *"_ivl_19", 0 0, L_0x7fb1e063f200;  1 drivers
v0x7fb1e0594270_0 .net *"_ivl_2", 23 0, L_0x7fb1e063df10;  1 drivers
v0x7fb1e0594320_0 .net *"_ivl_21", 0 0, L_0x7fb1e063f2a0;  1 drivers
v0x7fb1e05943d0_0 .net *"_ivl_7", 0 0, L_0x7fb1e063e400;  1 drivers
v0x7fb1e05944c0_0 .net *"_ivl_8", 23 0, L_0x7fb1e063e4a0;  1 drivers
v0x7fb1e0594570_0 .net "a_in", 31 0, L_0x7fb1e063e610;  1 drivers
v0x7fb1e0594610_0 .net "act_data_in", 7 0, v0x7fb1e058b8e0_0;  alias, 1 drivers
v0x7fb1e05946e0_0 .net "add_in", 31 0, L_0x7fb1e063ed50;  1 drivers
v0x7fb1e05947f0_0 .net "add_out", 31 0, L_0x7fb1e063eee0;  1 drivers
v0x7fb1e05948c0_0 .net "buffer_in", 31 0, L_0x7fb1e063f0e0;  1 drivers
v0x7fb1e0594990_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0594a20_0 .net "mul_out", 31 0, L_0x7fb1e063ecb0;  1 drivers
v0x7fb1e0594af0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0594b80_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0594c10_0 .net "result_in", 31 0, v0x7fb1e056a130_0;  alias, 1 drivers
v0x7fb1e0594ca0_0 .net "result_out", 31 0, v0x7fb1e05920c0_0;  alias, 1 drivers
v0x7fb1e0594e70_0 .net "w_in", 31 0, L_0x7fb1e063e100;  1 drivers
v0x7fb1e0594f00_0 .net "w_load", 7 0, v0x7fb1e05927c0_0;  1 drivers
v0x7fb1e0594f90_0 .net "w_mux", 7 0, L_0x7fb1e063ea70;  1 drivers
v0x7fb1e0595020_0 .net "wgt_data_in", 7 0, v0x7fb1e0568f80_0;  alias, 1 drivers
L_0x7fb1e063de70 .part L_0x7fb1e063ea70, 7, 1;
LS_0x7fb1e063df10_0_0 .concat [ 1 1 1 1], L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70;
LS_0x7fb1e063df10_0_4 .concat [ 1 1 1 1], L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70;
LS_0x7fb1e063df10_0_8 .concat [ 1 1 1 1], L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70;
LS_0x7fb1e063df10_0_12 .concat [ 1 1 1 1], L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70;
LS_0x7fb1e063df10_0_16 .concat [ 1 1 1 1], L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70;
LS_0x7fb1e063df10_0_20 .concat [ 1 1 1 1], L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70, L_0x7fb1e063de70;
LS_0x7fb1e063df10_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063df10_0_0, LS_0x7fb1e063df10_0_4, LS_0x7fb1e063df10_0_8, LS_0x7fb1e063df10_0_12;
LS_0x7fb1e063df10_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063df10_0_16, LS_0x7fb1e063df10_0_20;
L_0x7fb1e063df10 .concat [ 16 8 0 0], LS_0x7fb1e063df10_1_0, LS_0x7fb1e063df10_1_4;
L_0x7fb1e063e100 .concat [ 8 24 0 0], L_0x7fb1e063ea70, L_0x7fb1e063df10;
L_0x7fb1e063e400 .part v0x7fb1e058b8e0_0, 7, 1;
LS_0x7fb1e063e4a0_0_0 .concat [ 1 1 1 1], L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400;
LS_0x7fb1e063e4a0_0_4 .concat [ 1 1 1 1], L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400;
LS_0x7fb1e063e4a0_0_8 .concat [ 1 1 1 1], L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400;
LS_0x7fb1e063e4a0_0_12 .concat [ 1 1 1 1], L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400;
LS_0x7fb1e063e4a0_0_16 .concat [ 1 1 1 1], L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400;
LS_0x7fb1e063e4a0_0_20 .concat [ 1 1 1 1], L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400, L_0x7fb1e063e400;
LS_0x7fb1e063e4a0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063e4a0_0_0, LS_0x7fb1e063e4a0_0_4, LS_0x7fb1e063e4a0_0_8, LS_0x7fb1e063e4a0_0_12;
LS_0x7fb1e063e4a0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063e4a0_0_16, LS_0x7fb1e063e4a0_0_20;
L_0x7fb1e063e4a0 .concat [ 16 8 0 0], LS_0x7fb1e063e4a0_1_0, LS_0x7fb1e063e4a0_1_4;
L_0x7fb1e063e610 .concat [ 8 24 0 0], v0x7fb1e058b8e0_0, L_0x7fb1e063e4a0;
L_0x7fb1e063e990 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e063ec10 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063edf0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063f200 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e063f2a0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0591770 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0591120;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0591930 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0591a40_0 .net "a", 31 0, L_0x7fb1e063ecb0;  alias, 1 drivers
v0x7fb1e0591b00_0 .net "b", 31 0, L_0x7fb1e063ed50;  alias, 1 drivers
v0x7fb1e0591ba0_0 .net "out", 31 0, L_0x7fb1e063eee0;  alias, 1 drivers
L_0x7fb1e063eee0 .arith/sum 32, L_0x7fb1e063ecb0, L_0x7fb1e063ed50;
S_0x7fb1e0591c40 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0591120;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0591e10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0591f90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0592020_0 .net "in", 31 0, L_0x7fb1e063f0e0;  alias, 1 drivers
v0x7fb1e05920c0_0 .var "in_reg", 31 0;
v0x7fb1e0592150_0 .net "out", 31 0, v0x7fb1e05920c0_0;  alias, 1 drivers
v0x7fb1e05921e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05922d0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0591120;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0592490 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0592670_0 .net "clk", 0 0, L_0x7fb1e063e990;  1 drivers
v0x7fb1e0592720_0 .net "in", 7 0, v0x7fb1e0568f80_0;  alias, 1 drivers
v0x7fb1e05927c0_0 .var "in_reg", 7 0;
v0x7fb1e0592850_0 .net "out", 7 0, v0x7fb1e05927c0_0;  alias, 1 drivers
v0x7fb1e05928e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0592630 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0592670_0;
S_0x7fb1e05929e0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0591120;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0592ba0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0592d10_0 .net "a", 31 0, L_0x7fb1e063e610;  alias, 1 drivers
v0x7fb1e0592dd0_0 .net "b", 31 0, L_0x7fb1e063e100;  alias, 1 drivers
v0x7fb1e0592e70_0 .net "out", 31 0, L_0x7fb1e063ecb0;  alias, 1 drivers
L_0x7fb1e063ecb0 .arith/mult 32, L_0x7fb1e063e610, L_0x7fb1e063e100;
S_0x7fb1e0592f10 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0591120;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0593110 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0593270_0 .net "input_a", 31 0, v0x7fb1e056a130_0;  alias, 1 drivers
v0x7fb1e0593320_0 .net "input_b", 31 0, v0x7fb1e05920c0_0;  alias, 1 drivers
v0x7fb1e05933c0_0 .net "result", 31 0, L_0x7fb1e063ed50;  alias, 1 drivers
v0x7fb1e0593450_0 .net "select_bit", 0 0, L_0x7fb1e063edf0;  1 drivers
L_0x7fb1e063ed50 .functor MUXZ 32, v0x7fb1e056a130_0, v0x7fb1e05920c0_0, L_0x7fb1e063edf0, C4<>;
S_0x7fb1e0593510 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0591120;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05936d0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0593850_0 .net "input_a", 31 0, L_0x7fb1e063eee0;  alias, 1 drivers
v0x7fb1e0593920_0 .net "input_b", 31 0, v0x7fb1e056a130_0;  alias, 1 drivers
v0x7fb1e05939b0_0 .net "result", 31 0, L_0x7fb1e063f0e0;  alias, 1 drivers
v0x7fb1e0593a60_0 .net "select_bit", 0 0, L_0x7fb1e063f340;  1 drivers
L_0x7fb1e063f0e0 .functor MUXZ 32, L_0x7fb1e063eee0, v0x7fb1e056a130_0, L_0x7fb1e063f340, C4<>;
S_0x7fb1e0593b30 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0591120;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0593cf0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0593e70_0 .net "input_a", 7 0, v0x7fb1e05927c0_0;  alias, 1 drivers
v0x7fb1e0593f40_0 .net "input_b", 7 0, v0x7fb1e0568f80_0;  alias, 1 drivers
v0x7fb1e0593fd0_0 .net "result", 7 0, L_0x7fb1e063ea70;  alias, 1 drivers
v0x7fb1e0594060_0 .net "select_bit", 0 0, L_0x7fb1e063ec10;  1 drivers
L_0x7fb1e063ea70 .functor MUXZ 8, v0x7fb1e05927c0_0, v0x7fb1e0568f80_0, L_0x7fb1e063ec10, C4<>;
S_0x7fb1e0595150 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1e0572160;
 .timescale -7 -9;
P_0x7fb1e0591680 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e0595380 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0595150;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0595540 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e05c04a0 .functor BUFZ 8, v0x7fb1e0595820_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e05956e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0595780_0 .net "in", 7 0, v0x7fb1e0590880_0;  alias, 1 drivers
v0x7fb1e0595820_0 .var "in_reg", 7 0;
v0x7fb1e05958b0_0 .net "out", 7 0, L_0x7fb1e05c04a0;  alias, 1 drivers
v0x7fb1e0595940_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0595a30 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0595150;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0595c00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0595d80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0595e10_0 .net "in", 7 0, v0x7fb1e056df20_0;  alias, 1 drivers
v0x7fb1e0595eb0_0 .var "in_reg", 7 0;
v0x7fb1e0595f40_0 .net "out", 7 0, v0x7fb1e0595eb0_0;  alias, 1 drivers
v0x7fb1e0595fd0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05960c0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0595150;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0596280 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05962c0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0596300 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0596340 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0596380 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0640ae0 .functor AND 1, L_0x7fb1e06409a0, L_0x7fb1e0640a40, C4<1>, C4<1>;
v0x7fb1e05990b0_0 .net *"_ivl_1", 0 0, L_0x7fb1e063f610;  1 drivers
v0x7fb1e0599170_0 .net *"_ivl_19", 0 0, L_0x7fb1e06409a0;  1 drivers
v0x7fb1e0599210_0 .net *"_ivl_2", 23 0, L_0x7fb1e063f6b0;  1 drivers
v0x7fb1e05992c0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0640a40;  1 drivers
v0x7fb1e0599370_0 .net *"_ivl_7", 0 0, L_0x7fb1e063fba0;  1 drivers
v0x7fb1e0599460_0 .net *"_ivl_8", 23 0, L_0x7fb1e063fc40;  1 drivers
v0x7fb1e0599510_0 .net "a_in", 31 0, L_0x7fb1e063fdb0;  1 drivers
v0x7fb1e05995b0_0 .net "act_data_in", 7 0, v0x7fb1e0590880_0;  alias, 1 drivers
v0x7fb1e0599680_0 .net "add_in", 31 0, L_0x7fb1e06404f0;  1 drivers
v0x7fb1e0599790_0 .net "add_out", 31 0, L_0x7fb1e0640680;  1 drivers
v0x7fb1e0599860_0 .net "buffer_in", 31 0, L_0x7fb1e0640880;  1 drivers
v0x7fb1e0599930_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05999c0_0 .net "mul_out", 31 0, L_0x7fb1e0640450;  1 drivers
v0x7fb1e0599a90_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0599b20_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0599bb0_0 .net "result_in", 31 0, v0x7fb1e056f0d0_0;  alias, 1 drivers
v0x7fb1e0599c40_0 .net "result_out", 31 0, v0x7fb1e0597060_0;  alias, 1 drivers
v0x7fb1e0599e10_0 .net "w_in", 31 0, L_0x7fb1e063f8a0;  1 drivers
v0x7fb1e0599ea0_0 .net "w_load", 7 0, v0x7fb1e0597760_0;  1 drivers
v0x7fb1e0599f30_0 .net "w_mux", 7 0, L_0x7fb1e0640210;  1 drivers
v0x7fb1e0599fc0_0 .net "wgt_data_in", 7 0, v0x7fb1e056df20_0;  alias, 1 drivers
L_0x7fb1e063f610 .part L_0x7fb1e0640210, 7, 1;
LS_0x7fb1e063f6b0_0_0 .concat [ 1 1 1 1], L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610;
LS_0x7fb1e063f6b0_0_4 .concat [ 1 1 1 1], L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610;
LS_0x7fb1e063f6b0_0_8 .concat [ 1 1 1 1], L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610;
LS_0x7fb1e063f6b0_0_12 .concat [ 1 1 1 1], L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610;
LS_0x7fb1e063f6b0_0_16 .concat [ 1 1 1 1], L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610;
LS_0x7fb1e063f6b0_0_20 .concat [ 1 1 1 1], L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610, L_0x7fb1e063f610;
LS_0x7fb1e063f6b0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063f6b0_0_0, LS_0x7fb1e063f6b0_0_4, LS_0x7fb1e063f6b0_0_8, LS_0x7fb1e063f6b0_0_12;
LS_0x7fb1e063f6b0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063f6b0_0_16, LS_0x7fb1e063f6b0_0_20;
L_0x7fb1e063f6b0 .concat [ 16 8 0 0], LS_0x7fb1e063f6b0_1_0, LS_0x7fb1e063f6b0_1_4;
L_0x7fb1e063f8a0 .concat [ 8 24 0 0], L_0x7fb1e0640210, L_0x7fb1e063f6b0;
L_0x7fb1e063fba0 .part v0x7fb1e0590880_0, 7, 1;
LS_0x7fb1e063fc40_0_0 .concat [ 1 1 1 1], L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0;
LS_0x7fb1e063fc40_0_4 .concat [ 1 1 1 1], L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0;
LS_0x7fb1e063fc40_0_8 .concat [ 1 1 1 1], L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0;
LS_0x7fb1e063fc40_0_12 .concat [ 1 1 1 1], L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0;
LS_0x7fb1e063fc40_0_16 .concat [ 1 1 1 1], L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0;
LS_0x7fb1e063fc40_0_20 .concat [ 1 1 1 1], L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0, L_0x7fb1e063fba0;
LS_0x7fb1e063fc40_1_0 .concat [ 4 4 4 4], LS_0x7fb1e063fc40_0_0, LS_0x7fb1e063fc40_0_4, LS_0x7fb1e063fc40_0_8, LS_0x7fb1e063fc40_0_12;
LS_0x7fb1e063fc40_1_4 .concat [ 4 4 0 0], LS_0x7fb1e063fc40_0_16, LS_0x7fb1e063fc40_0_20;
L_0x7fb1e063fc40 .concat [ 16 8 0 0], LS_0x7fb1e063fc40_1_0, LS_0x7fb1e063fc40_1_4;
L_0x7fb1e063fdb0 .concat [ 8 24 0 0], v0x7fb1e0590880_0, L_0x7fb1e063fc40;
L_0x7fb1e0640130 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06403b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0640590 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06409a0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0640a40 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0596710 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05960c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05968d0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05969e0_0 .net "a", 31 0, L_0x7fb1e0640450;  alias, 1 drivers
v0x7fb1e0596aa0_0 .net "b", 31 0, L_0x7fb1e06404f0;  alias, 1 drivers
v0x7fb1e0596b40_0 .net "out", 31 0, L_0x7fb1e0640680;  alias, 1 drivers
L_0x7fb1e0640680 .arith/sum 32, L_0x7fb1e0640450, L_0x7fb1e06404f0;
S_0x7fb1e0596be0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05960c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0596db0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0596f30_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0596fc0_0 .net "in", 31 0, L_0x7fb1e0640880;  alias, 1 drivers
v0x7fb1e0597060_0 .var "in_reg", 31 0;
v0x7fb1e05970f0_0 .net "out", 31 0, v0x7fb1e0597060_0;  alias, 1 drivers
v0x7fb1e0597180_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0597270 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05960c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0597430 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0597610_0 .net "clk", 0 0, L_0x7fb1e0640130;  1 drivers
v0x7fb1e05976c0_0 .net "in", 7 0, v0x7fb1e056df20_0;  alias, 1 drivers
v0x7fb1e0597760_0 .var "in_reg", 7 0;
v0x7fb1e05977f0_0 .net "out", 7 0, v0x7fb1e0597760_0;  alias, 1 drivers
v0x7fb1e0597880_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05975d0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0597610_0;
S_0x7fb1e0597980 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05960c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0597b40 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0597cb0_0 .net "a", 31 0, L_0x7fb1e063fdb0;  alias, 1 drivers
v0x7fb1e0597d70_0 .net "b", 31 0, L_0x7fb1e063f8a0;  alias, 1 drivers
v0x7fb1e0597e10_0 .net "out", 31 0, L_0x7fb1e0640450;  alias, 1 drivers
L_0x7fb1e0640450 .arith/mult 32, L_0x7fb1e063fdb0, L_0x7fb1e063f8a0;
S_0x7fb1e0597eb0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05960c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05980b0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0598210_0 .net "input_a", 31 0, v0x7fb1e056f0d0_0;  alias, 1 drivers
v0x7fb1e05982c0_0 .net "input_b", 31 0, v0x7fb1e0597060_0;  alias, 1 drivers
v0x7fb1e0598360_0 .net "result", 31 0, L_0x7fb1e06404f0;  alias, 1 drivers
v0x7fb1e05983f0_0 .net "select_bit", 0 0, L_0x7fb1e0640590;  1 drivers
L_0x7fb1e06404f0 .functor MUXZ 32, v0x7fb1e056f0d0_0, v0x7fb1e0597060_0, L_0x7fb1e0640590, C4<>;
S_0x7fb1e05984b0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05960c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0598670 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05987f0_0 .net "input_a", 31 0, L_0x7fb1e0640680;  alias, 1 drivers
v0x7fb1e05988c0_0 .net "input_b", 31 0, v0x7fb1e056f0d0_0;  alias, 1 drivers
v0x7fb1e0598950_0 .net "result", 31 0, L_0x7fb1e0640880;  alias, 1 drivers
v0x7fb1e0598a00_0 .net "select_bit", 0 0, L_0x7fb1e0640ae0;  1 drivers
L_0x7fb1e0640880 .functor MUXZ 32, L_0x7fb1e0640680, v0x7fb1e056f0d0_0, L_0x7fb1e0640ae0, C4<>;
S_0x7fb1e0598ad0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05960c0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0598c90 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0598e10_0 .net "input_a", 7 0, v0x7fb1e0597760_0;  alias, 1 drivers
v0x7fb1e0598ee0_0 .net "input_b", 7 0, v0x7fb1e056df20_0;  alias, 1 drivers
v0x7fb1e0598f70_0 .net "result", 7 0, L_0x7fb1e0640210;  alias, 1 drivers
v0x7fb1e0599000_0 .net "select_bit", 0 0, L_0x7fb1e06403b0;  1 drivers
L_0x7fb1e0640210 .functor MUXZ 8, v0x7fb1e0597760_0, v0x7fb1e056df20_0, L_0x7fb1e06403b0, C4<>;
S_0x7fb1e059a0f0 .scope generate, "genblk1[4]" "genblk1[4]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e059a2c0 .param/l "i" 0 3 35, +C4<0100>;
S_0x7fb1e059a360 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e059a520 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1e059a5b0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e059a360;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e059a770 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e059a910_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e059a9b0_0 .net "in", 7 0, L_0x7fb1e06727b0;  alias, 1 drivers
v0x7fb1e059aa50_0 .var "in_reg", 7 0;
v0x7fb1e059aae0_0 .net "out", 7 0, v0x7fb1e059aa50_0;  alias, 1 drivers
v0x7fb1e059ab70_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e059ac60 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e059a360;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e059ae30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e059afb0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e059b040_0 .net "in", 7 0, v0x7fb1e0573130_0;  alias, 1 drivers
v0x7fb1e059b0e0_0 .var "in_reg", 7 0;
v0x7fb1e059b170_0 .net "out", 7 0, v0x7fb1e059b0e0_0;  alias, 1 drivers
v0x7fb1e059b200_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e059b2f0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e059a360;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e059b4b0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e059b4f0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e059b530 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e059b570 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e059b5b0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06422d0 .functor AND 1, L_0x7fb1e0642190, L_0x7fb1e0642230, C4<1>, C4<1>;
v0x7fb1e059e2e0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0640d30;  1 drivers
v0x7fb1e059e3a0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0642190;  1 drivers
v0x7fb1e059e440_0 .net *"_ivl_2", 23 0, L_0x7fb1e0640e10;  1 drivers
v0x7fb1e059e4f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0642230;  1 drivers
v0x7fb1e059e5a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0640fa0;  1 drivers
v0x7fb1e059e690_0 .net *"_ivl_8", 23 0, L_0x7fb1e0641340;  1 drivers
v0x7fb1e059e740_0 .net "a_in", 31 0, L_0x7fb1e06414e0;  1 drivers
v0x7fb1e059e7e0_0 .net "act_data_in", 7 0, L_0x7fb1e06727b0;  alias, 1 drivers
v0x7fb1e059e890_0 .net "add_in", 31 0, L_0x7fb1e0641ce0;  1 drivers
v0x7fb1e059e9a0_0 .net "add_out", 31 0, L_0x7fb1e0641e70;  1 drivers
v0x7fb1e059ea80_0 .net "buffer_in", 31 0, L_0x7fb1e0642070;  1 drivers
v0x7fb1e059eb50_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e059ebe0_0 .net "mul_out", 31 0, L_0x7fb1e0641c40;  1 drivers
v0x7fb1e059ecb0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e054ed00_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e054ed90_0 .net "result_in", 31 0, v0x7fb1e05742e0_0;  alias, 1 drivers
v0x7fb1e054ee20_0 .net "result_out", 31 0, v0x7fb1e059c290_0;  alias, 1 drivers
v0x7fb1e059ee40_0 .net "w_in", 31 0, L_0x7fb1e0641040;  1 drivers
v0x7fb1e059eed0_0 .net "w_load", 7 0, v0x7fb1e059c990_0;  1 drivers
v0x7fb1e059ef60_0 .net "w_mux", 7 0, L_0x7fb1e0641a00;  1 drivers
v0x7fb1e059eff0_0 .net "wgt_data_in", 7 0, v0x7fb1e0573130_0;  alias, 1 drivers
L_0x7fb1e0640d30 .part L_0x7fb1e0641a00, 7, 1;
LS_0x7fb1e0640e10_0_0 .concat [ 1 1 1 1], L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30;
LS_0x7fb1e0640e10_0_4 .concat [ 1 1 1 1], L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30;
LS_0x7fb1e0640e10_0_8 .concat [ 1 1 1 1], L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30;
LS_0x7fb1e0640e10_0_12 .concat [ 1 1 1 1], L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30;
LS_0x7fb1e0640e10_0_16 .concat [ 1 1 1 1], L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30;
LS_0x7fb1e0640e10_0_20 .concat [ 1 1 1 1], L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30, L_0x7fb1e0640d30;
LS_0x7fb1e0640e10_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0640e10_0_0, LS_0x7fb1e0640e10_0_4, LS_0x7fb1e0640e10_0_8, LS_0x7fb1e0640e10_0_12;
LS_0x7fb1e0640e10_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0640e10_0_16, LS_0x7fb1e0640e10_0_20;
L_0x7fb1e0640e10 .concat [ 16 8 0 0], LS_0x7fb1e0640e10_1_0, LS_0x7fb1e0640e10_1_4;
L_0x7fb1e0641040 .concat [ 8 24 0 0], L_0x7fb1e0641a00, L_0x7fb1e0640e10;
L_0x7fb1e0640fa0 .part L_0x7fb1e06727b0, 7, 1;
LS_0x7fb1e0641340_0_0 .concat [ 1 1 1 1], L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0;
LS_0x7fb1e0641340_0_4 .concat [ 1 1 1 1], L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0;
LS_0x7fb1e0641340_0_8 .concat [ 1 1 1 1], L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0;
LS_0x7fb1e0641340_0_12 .concat [ 1 1 1 1], L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0;
LS_0x7fb1e0641340_0_16 .concat [ 1 1 1 1], L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0;
LS_0x7fb1e0641340_0_20 .concat [ 1 1 1 1], L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0, L_0x7fb1e0640fa0;
LS_0x7fb1e0641340_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0641340_0_0, LS_0x7fb1e0641340_0_4, LS_0x7fb1e0641340_0_8, LS_0x7fb1e0641340_0_12;
LS_0x7fb1e0641340_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0641340_0_16, LS_0x7fb1e0641340_0_20;
L_0x7fb1e0641340 .concat [ 16 8 0 0], LS_0x7fb1e0641340_1_0, LS_0x7fb1e0641340_1_4;
L_0x7fb1e06414e0 .concat [ 8 24 0 0], L_0x7fb1e06727b0, L_0x7fb1e0641340;
L_0x7fb1e0641920 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0641ba0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0641d80 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0642190 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0642230 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e059b940 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e059b2f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e059bb00 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e059bc10_0 .net "a", 31 0, L_0x7fb1e0641c40;  alias, 1 drivers
v0x7fb1e059bcd0_0 .net "b", 31 0, L_0x7fb1e0641ce0;  alias, 1 drivers
v0x7fb1e059bd70_0 .net "out", 31 0, L_0x7fb1e0641e70;  alias, 1 drivers
L_0x7fb1e0641e70 .arith/sum 32, L_0x7fb1e0641c40, L_0x7fb1e0641ce0;
S_0x7fb1e059be10 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e059b2f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e059bfe0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e059c160_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e059c1f0_0 .net "in", 31 0, L_0x7fb1e0642070;  alias, 1 drivers
v0x7fb1e059c290_0 .var "in_reg", 31 0;
v0x7fb1e059c320_0 .net "out", 31 0, v0x7fb1e059c290_0;  alias, 1 drivers
v0x7fb1e059c3b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e059c4a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e059b2f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e059c660 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e059c840_0 .net "clk", 0 0, L_0x7fb1e0641920;  1 drivers
v0x7fb1e059c8f0_0 .net "in", 7 0, v0x7fb1e0573130_0;  alias, 1 drivers
v0x7fb1e059c990_0 .var "in_reg", 7 0;
v0x7fb1e059ca20_0 .net "out", 7 0, v0x7fb1e059c990_0;  alias, 1 drivers
v0x7fb1e059cab0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e059c800 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e059c840_0;
S_0x7fb1e059cbb0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e059b2f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e059cd70 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e059cee0_0 .net "a", 31 0, L_0x7fb1e06414e0;  alias, 1 drivers
v0x7fb1e059cfa0_0 .net "b", 31 0, L_0x7fb1e0641040;  alias, 1 drivers
v0x7fb1e059d040_0 .net "out", 31 0, L_0x7fb1e0641c40;  alias, 1 drivers
L_0x7fb1e0641c40 .arith/mult 32, L_0x7fb1e06414e0, L_0x7fb1e0641040;
S_0x7fb1e059d0e0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e059b2f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e059d2e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e059d440_0 .net "input_a", 31 0, v0x7fb1e05742e0_0;  alias, 1 drivers
v0x7fb1e059d4f0_0 .net "input_b", 31 0, v0x7fb1e059c290_0;  alias, 1 drivers
v0x7fb1e059d590_0 .net "result", 31 0, L_0x7fb1e0641ce0;  alias, 1 drivers
v0x7fb1e059d620_0 .net "select_bit", 0 0, L_0x7fb1e0641d80;  1 drivers
L_0x7fb1e0641ce0 .functor MUXZ 32, v0x7fb1e05742e0_0, v0x7fb1e059c290_0, L_0x7fb1e0641d80, C4<>;
S_0x7fb1e059d6e0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e059b2f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e059d8a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e059da20_0 .net "input_a", 31 0, L_0x7fb1e0641e70;  alias, 1 drivers
v0x7fb1e059daf0_0 .net "input_b", 31 0, v0x7fb1e05742e0_0;  alias, 1 drivers
v0x7fb1e059db80_0 .net "result", 31 0, L_0x7fb1e0642070;  alias, 1 drivers
v0x7fb1e059dc30_0 .net "select_bit", 0 0, L_0x7fb1e06422d0;  1 drivers
L_0x7fb1e0642070 .functor MUXZ 32, L_0x7fb1e0641e70, v0x7fb1e05742e0_0, L_0x7fb1e06422d0, C4<>;
S_0x7fb1e059dd00 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e059b2f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e059dec0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e059e040_0 .net "input_a", 7 0, v0x7fb1e059c990_0;  alias, 1 drivers
v0x7fb1e059e110_0 .net "input_b", 7 0, v0x7fb1e0573130_0;  alias, 1 drivers
v0x7fb1e059e1a0_0 .net "result", 7 0, L_0x7fb1e0641a00;  alias, 1 drivers
v0x7fb1e059e230_0 .net "select_bit", 0 0, L_0x7fb1e0641ba0;  1 drivers
L_0x7fb1e0641a00 .functor MUXZ 8, v0x7fb1e059c990_0, v0x7fb1e0573130_0, L_0x7fb1e0641ba0, C4<>;
S_0x7fb1e059f110 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e059b850 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1e059f340 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e059f110;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e059f500 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e059f6a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e059f740_0 .net "in", 7 0, v0x7fb1e059aa50_0;  alias, 1 drivers
v0x7fb1e059f7e0_0 .var "in_reg", 7 0;
v0x7fb1e059f870_0 .net "out", 7 0, v0x7fb1e059f7e0_0;  alias, 1 drivers
v0x7fb1e059f900_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e059f9f0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e059f110;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e059fbc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e059fd40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e059fdd0_0 .net "in", 7 0, v0x7fb1e05780c0_0;  alias, 1 drivers
v0x7fb1e059fe70_0 .var "in_reg", 7 0;
v0x7fb1e059ff00_0 .net "out", 7 0, v0x7fb1e059fe70_0;  alias, 1 drivers
v0x7fb1e059ff90_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05a0080 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e059f110;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05a0240 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05a0280 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05a02c0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05a0300 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05a0340 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0643a70 .functor AND 1, L_0x7fb1e0643930, L_0x7fb1e06439d0, C4<1>, C4<1>;
v0x7fb1e05a3070_0 .net *"_ivl_1", 0 0, L_0x7fb1e06425a0;  1 drivers
v0x7fb1e05a3130_0 .net *"_ivl_19", 0 0, L_0x7fb1e0643930;  1 drivers
v0x7fb1e05a31d0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0642640;  1 drivers
v0x7fb1e05a3280_0 .net *"_ivl_21", 0 0, L_0x7fb1e06439d0;  1 drivers
v0x7fb1e05a3330_0 .net *"_ivl_7", 0 0, L_0x7fb1e0642b30;  1 drivers
v0x7fb1e05a3420_0 .net *"_ivl_8", 23 0, L_0x7fb1e0642bd0;  1 drivers
v0x7fb1e05a34d0_0 .net "a_in", 31 0, L_0x7fb1e0642d40;  1 drivers
v0x7fb1e05a3570_0 .net "act_data_in", 7 0, v0x7fb1e059aa50_0;  alias, 1 drivers
v0x7fb1e05a3640_0 .net "add_in", 31 0, L_0x7fb1e0643480;  1 drivers
v0x7fb1e05a3750_0 .net "add_out", 31 0, L_0x7fb1e0643610;  1 drivers
v0x7fb1e05a3820_0 .net "buffer_in", 31 0, L_0x7fb1e0643810;  1 drivers
v0x7fb1e05a38f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a3980_0 .net "mul_out", 31 0, L_0x7fb1e06433e0;  1 drivers
v0x7fb1e05a3a50_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05a3ae0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05a3b70_0 .net "result_in", 31 0, v0x7fb1e0579270_0;  alias, 1 drivers
v0x7fb1e05a3c00_0 .net "result_out", 31 0, v0x7fb1e05a1020_0;  alias, 1 drivers
v0x7fb1e05a3dd0_0 .net "w_in", 31 0, L_0x7fb1e0642830;  1 drivers
v0x7fb1e05a3e60_0 .net "w_load", 7 0, v0x7fb1e05a1720_0;  1 drivers
v0x7fb1e05a3ef0_0 .net "w_mux", 7 0, L_0x7fb1e06431a0;  1 drivers
v0x7fb1e05a3f80_0 .net "wgt_data_in", 7 0, v0x7fb1e05780c0_0;  alias, 1 drivers
L_0x7fb1e06425a0 .part L_0x7fb1e06431a0, 7, 1;
LS_0x7fb1e0642640_0_0 .concat [ 1 1 1 1], L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0;
LS_0x7fb1e0642640_0_4 .concat [ 1 1 1 1], L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0;
LS_0x7fb1e0642640_0_8 .concat [ 1 1 1 1], L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0;
LS_0x7fb1e0642640_0_12 .concat [ 1 1 1 1], L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0;
LS_0x7fb1e0642640_0_16 .concat [ 1 1 1 1], L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0;
LS_0x7fb1e0642640_0_20 .concat [ 1 1 1 1], L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0, L_0x7fb1e06425a0;
LS_0x7fb1e0642640_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0642640_0_0, LS_0x7fb1e0642640_0_4, LS_0x7fb1e0642640_0_8, LS_0x7fb1e0642640_0_12;
LS_0x7fb1e0642640_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0642640_0_16, LS_0x7fb1e0642640_0_20;
L_0x7fb1e0642640 .concat [ 16 8 0 0], LS_0x7fb1e0642640_1_0, LS_0x7fb1e0642640_1_4;
L_0x7fb1e0642830 .concat [ 8 24 0 0], L_0x7fb1e06431a0, L_0x7fb1e0642640;
L_0x7fb1e0642b30 .part v0x7fb1e059aa50_0, 7, 1;
LS_0x7fb1e0642bd0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30;
LS_0x7fb1e0642bd0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30;
LS_0x7fb1e0642bd0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30;
LS_0x7fb1e0642bd0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30;
LS_0x7fb1e0642bd0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30;
LS_0x7fb1e0642bd0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30, L_0x7fb1e0642b30;
LS_0x7fb1e0642bd0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0642bd0_0_0, LS_0x7fb1e0642bd0_0_4, LS_0x7fb1e0642bd0_0_8, LS_0x7fb1e0642bd0_0_12;
LS_0x7fb1e0642bd0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0642bd0_0_16, LS_0x7fb1e0642bd0_0_20;
L_0x7fb1e0642bd0 .concat [ 16 8 0 0], LS_0x7fb1e0642bd0_1_0, LS_0x7fb1e0642bd0_1_4;
L_0x7fb1e0642d40 .concat [ 8 24 0 0], v0x7fb1e059aa50_0, L_0x7fb1e0642bd0;
L_0x7fb1e06430c0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0643340 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0643520 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0643930 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06439d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05a06d0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05a0080;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05a0890 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a09a0_0 .net "a", 31 0, L_0x7fb1e06433e0;  alias, 1 drivers
v0x7fb1e05a0a60_0 .net "b", 31 0, L_0x7fb1e0643480;  alias, 1 drivers
v0x7fb1e05a0b00_0 .net "out", 31 0, L_0x7fb1e0643610;  alias, 1 drivers
L_0x7fb1e0643610 .arith/sum 32, L_0x7fb1e06433e0, L_0x7fb1e0643480;
S_0x7fb1e05a0ba0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05a0080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05a0d70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a0ef0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a0f80_0 .net "in", 31 0, L_0x7fb1e0643810;  alias, 1 drivers
v0x7fb1e05a1020_0 .var "in_reg", 31 0;
v0x7fb1e05a10b0_0 .net "out", 31 0, v0x7fb1e05a1020_0;  alias, 1 drivers
v0x7fb1e05a1140_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05a1230 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05a0080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05a13f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a15d0_0 .net "clk", 0 0, L_0x7fb1e06430c0;  1 drivers
v0x7fb1e05a1680_0 .net "in", 7 0, v0x7fb1e05780c0_0;  alias, 1 drivers
v0x7fb1e05a1720_0 .var "in_reg", 7 0;
v0x7fb1e05a17b0_0 .net "out", 7 0, v0x7fb1e05a1720_0;  alias, 1 drivers
v0x7fb1e05a1840_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05a1590 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05a15d0_0;
S_0x7fb1e05a1940 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05a0080;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05a1b00 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a1c70_0 .net "a", 31 0, L_0x7fb1e0642d40;  alias, 1 drivers
v0x7fb1e05a1d30_0 .net "b", 31 0, L_0x7fb1e0642830;  alias, 1 drivers
v0x7fb1e05a1dd0_0 .net "out", 31 0, L_0x7fb1e06433e0;  alias, 1 drivers
L_0x7fb1e06433e0 .arith/mult 32, L_0x7fb1e0642d40, L_0x7fb1e0642830;
S_0x7fb1e05a1e70 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05a0080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05a2070 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a21d0_0 .net "input_a", 31 0, v0x7fb1e0579270_0;  alias, 1 drivers
v0x7fb1e05a2280_0 .net "input_b", 31 0, v0x7fb1e05a1020_0;  alias, 1 drivers
v0x7fb1e05a2320_0 .net "result", 31 0, L_0x7fb1e0643480;  alias, 1 drivers
v0x7fb1e05a23b0_0 .net "select_bit", 0 0, L_0x7fb1e0643520;  1 drivers
L_0x7fb1e0643480 .functor MUXZ 32, v0x7fb1e0579270_0, v0x7fb1e05a1020_0, L_0x7fb1e0643520, C4<>;
S_0x7fb1e05a2470 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05a0080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05a2630 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a27b0_0 .net "input_a", 31 0, L_0x7fb1e0643610;  alias, 1 drivers
v0x7fb1e05a2880_0 .net "input_b", 31 0, v0x7fb1e0579270_0;  alias, 1 drivers
v0x7fb1e05a2910_0 .net "result", 31 0, L_0x7fb1e0643810;  alias, 1 drivers
v0x7fb1e05a29c0_0 .net "select_bit", 0 0, L_0x7fb1e0643a70;  1 drivers
L_0x7fb1e0643810 .functor MUXZ 32, L_0x7fb1e0643610, v0x7fb1e0579270_0, L_0x7fb1e0643a70, C4<>;
S_0x7fb1e05a2a90 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05a0080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05a2c50 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a2dd0_0 .net "input_a", 7 0, v0x7fb1e05a1720_0;  alias, 1 drivers
v0x7fb1e05a2ea0_0 .net "input_b", 7 0, v0x7fb1e05780c0_0;  alias, 1 drivers
v0x7fb1e05a2f30_0 .net "result", 7 0, L_0x7fb1e06431a0;  alias, 1 drivers
v0x7fb1e05a2fc0_0 .net "select_bit", 0 0, L_0x7fb1e0643340;  1 drivers
L_0x7fb1e06431a0 .functor MUXZ 8, v0x7fb1e05a1720_0, v0x7fb1e05780c0_0, L_0x7fb1e0643340, C4<>;
S_0x7fb1e05a40b0 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e05a05e0 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e05a42f0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05a40b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05a44b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a4650_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a46f0_0 .net "in", 7 0, v0x7fb1e059f7e0_0;  alias, 1 drivers
v0x7fb1e05a4790_0 .var "in_reg", 7 0;
v0x7fb1e05a4820_0 .net "out", 7 0, v0x7fb1e05a4790_0;  alias, 1 drivers
v0x7fb1e05a48b0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05a49a0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05a40b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05a4b70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a4cf0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a4d80_0 .net "in", 7 0, v0x7fb1e057d070_0;  alias, 1 drivers
v0x7fb1e05a4e20_0 .var "in_reg", 7 0;
v0x7fb1e05a4eb0_0 .net "out", 7 0, v0x7fb1e05a4e20_0;  alias, 1 drivers
v0x7fb1e05a4f40_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05a5030 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05a40b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05a51f0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05a5230 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05a5270 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05a52b0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05a52f0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0645210 .functor AND 1, L_0x7fb1e06450d0, L_0x7fb1e0645170, C4<1>, C4<1>;
v0x7fb1e05a8020_0 .net *"_ivl_1", 0 0, L_0x7fb1e0643d40;  1 drivers
v0x7fb1e05a80e0_0 .net *"_ivl_19", 0 0, L_0x7fb1e06450d0;  1 drivers
v0x7fb1e05a8180_0 .net *"_ivl_2", 23 0, L_0x7fb1e0643de0;  1 drivers
v0x7fb1e05a8230_0 .net *"_ivl_21", 0 0, L_0x7fb1e0645170;  1 drivers
v0x7fb1e05a82e0_0 .net *"_ivl_7", 0 0, L_0x7fb1e06442d0;  1 drivers
v0x7fb1e05a83d0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0644370;  1 drivers
v0x7fb1e05a8480_0 .net "a_in", 31 0, L_0x7fb1e06444e0;  1 drivers
v0x7fb1e05a8520_0 .net "act_data_in", 7 0, v0x7fb1e059f7e0_0;  alias, 1 drivers
v0x7fb1e05a85f0_0 .net "add_in", 31 0, L_0x7fb1e0644c20;  1 drivers
v0x7fb1e05a8700_0 .net "add_out", 31 0, L_0x7fb1e0644db0;  1 drivers
v0x7fb1e05a87d0_0 .net "buffer_in", 31 0, L_0x7fb1e0644fb0;  1 drivers
v0x7fb1e05a88a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a8930_0 .net "mul_out", 31 0, L_0x7fb1e0644b80;  1 drivers
v0x7fb1e05a8a00_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05a8a90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05a8b20_0 .net "result_in", 31 0, v0x7fb1e057e220_0;  alias, 1 drivers
v0x7fb1e05a8bb0_0 .net "result_out", 31 0, v0x7fb1e05a5fd0_0;  alias, 1 drivers
v0x7fb1e05a8d80_0 .net "w_in", 31 0, L_0x7fb1e0643fd0;  1 drivers
v0x7fb1e05a8e10_0 .net "w_load", 7 0, v0x7fb1e05a66d0_0;  1 drivers
v0x7fb1e05a8ea0_0 .net "w_mux", 7 0, L_0x7fb1e0644940;  1 drivers
v0x7fb1e05a8f30_0 .net "wgt_data_in", 7 0, v0x7fb1e057d070_0;  alias, 1 drivers
L_0x7fb1e0643d40 .part L_0x7fb1e0644940, 7, 1;
LS_0x7fb1e0643de0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40;
LS_0x7fb1e0643de0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40;
LS_0x7fb1e0643de0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40;
LS_0x7fb1e0643de0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40;
LS_0x7fb1e0643de0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40;
LS_0x7fb1e0643de0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40, L_0x7fb1e0643d40;
LS_0x7fb1e0643de0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0643de0_0_0, LS_0x7fb1e0643de0_0_4, LS_0x7fb1e0643de0_0_8, LS_0x7fb1e0643de0_0_12;
LS_0x7fb1e0643de0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0643de0_0_16, LS_0x7fb1e0643de0_0_20;
L_0x7fb1e0643de0 .concat [ 16 8 0 0], LS_0x7fb1e0643de0_1_0, LS_0x7fb1e0643de0_1_4;
L_0x7fb1e0643fd0 .concat [ 8 24 0 0], L_0x7fb1e0644940, L_0x7fb1e0643de0;
L_0x7fb1e06442d0 .part v0x7fb1e059f7e0_0, 7, 1;
LS_0x7fb1e0644370_0_0 .concat [ 1 1 1 1], L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0;
LS_0x7fb1e0644370_0_4 .concat [ 1 1 1 1], L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0;
LS_0x7fb1e0644370_0_8 .concat [ 1 1 1 1], L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0;
LS_0x7fb1e0644370_0_12 .concat [ 1 1 1 1], L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0;
LS_0x7fb1e0644370_0_16 .concat [ 1 1 1 1], L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0;
LS_0x7fb1e0644370_0_20 .concat [ 1 1 1 1], L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0, L_0x7fb1e06442d0;
LS_0x7fb1e0644370_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0644370_0_0, LS_0x7fb1e0644370_0_4, LS_0x7fb1e0644370_0_8, LS_0x7fb1e0644370_0_12;
LS_0x7fb1e0644370_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0644370_0_16, LS_0x7fb1e0644370_0_20;
L_0x7fb1e0644370 .concat [ 16 8 0 0], LS_0x7fb1e0644370_1_0, LS_0x7fb1e0644370_1_4;
L_0x7fb1e06444e0 .concat [ 8 24 0 0], v0x7fb1e059f7e0_0, L_0x7fb1e0644370;
L_0x7fb1e0644860 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0644ae0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0644cc0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06450d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0645170 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05a5680 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05a5030;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05a5840 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a5950_0 .net "a", 31 0, L_0x7fb1e0644b80;  alias, 1 drivers
v0x7fb1e05a5a10_0 .net "b", 31 0, L_0x7fb1e0644c20;  alias, 1 drivers
v0x7fb1e05a5ab0_0 .net "out", 31 0, L_0x7fb1e0644db0;  alias, 1 drivers
L_0x7fb1e0644db0 .arith/sum 32, L_0x7fb1e0644b80, L_0x7fb1e0644c20;
S_0x7fb1e05a5b50 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05a5030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05a5d20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a5ea0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a5f30_0 .net "in", 31 0, L_0x7fb1e0644fb0;  alias, 1 drivers
v0x7fb1e05a5fd0_0 .var "in_reg", 31 0;
v0x7fb1e05a6060_0 .net "out", 31 0, v0x7fb1e05a5fd0_0;  alias, 1 drivers
v0x7fb1e05a60f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05a61e0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05a5030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05a63a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a6580_0 .net "clk", 0 0, L_0x7fb1e0644860;  1 drivers
v0x7fb1e05a6630_0 .net "in", 7 0, v0x7fb1e057d070_0;  alias, 1 drivers
v0x7fb1e05a66d0_0 .var "in_reg", 7 0;
v0x7fb1e05a6760_0 .net "out", 7 0, v0x7fb1e05a66d0_0;  alias, 1 drivers
v0x7fb1e05a67f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05a6540 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05a6580_0;
S_0x7fb1e05a68f0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05a5030;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05a6ab0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a6c20_0 .net "a", 31 0, L_0x7fb1e06444e0;  alias, 1 drivers
v0x7fb1e05a6ce0_0 .net "b", 31 0, L_0x7fb1e0643fd0;  alias, 1 drivers
v0x7fb1e05a6d80_0 .net "out", 31 0, L_0x7fb1e0644b80;  alias, 1 drivers
L_0x7fb1e0644b80 .arith/mult 32, L_0x7fb1e06444e0, L_0x7fb1e0643fd0;
S_0x7fb1e05a6e20 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05a5030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05a7020 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a7180_0 .net "input_a", 31 0, v0x7fb1e057e220_0;  alias, 1 drivers
v0x7fb1e05a7230_0 .net "input_b", 31 0, v0x7fb1e05a5fd0_0;  alias, 1 drivers
v0x7fb1e05a72d0_0 .net "result", 31 0, L_0x7fb1e0644c20;  alias, 1 drivers
v0x7fb1e05a7360_0 .net "select_bit", 0 0, L_0x7fb1e0644cc0;  1 drivers
L_0x7fb1e0644c20 .functor MUXZ 32, v0x7fb1e057e220_0, v0x7fb1e05a5fd0_0, L_0x7fb1e0644cc0, C4<>;
S_0x7fb1e05a7420 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05a5030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05a75e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05a7760_0 .net "input_a", 31 0, L_0x7fb1e0644db0;  alias, 1 drivers
v0x7fb1e05a7830_0 .net "input_b", 31 0, v0x7fb1e057e220_0;  alias, 1 drivers
v0x7fb1e05a78c0_0 .net "result", 31 0, L_0x7fb1e0644fb0;  alias, 1 drivers
v0x7fb1e05a7970_0 .net "select_bit", 0 0, L_0x7fb1e0645210;  1 drivers
L_0x7fb1e0644fb0 .functor MUXZ 32, L_0x7fb1e0644db0, v0x7fb1e057e220_0, L_0x7fb1e0645210, C4<>;
S_0x7fb1e05a7a40 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05a5030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05a7c00 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a7d80_0 .net "input_a", 7 0, v0x7fb1e05a66d0_0;  alias, 1 drivers
v0x7fb1e05a7e50_0 .net "input_b", 7 0, v0x7fb1e057d070_0;  alias, 1 drivers
v0x7fb1e05a7ee0_0 .net "result", 7 0, L_0x7fb1e0644940;  alias, 1 drivers
v0x7fb1e05a7f70_0 .net "select_bit", 0 0, L_0x7fb1e0644ae0;  1 drivers
L_0x7fb1e0644940 .functor MUXZ 8, v0x7fb1e05a66d0_0, v0x7fb1e057d070_0, L_0x7fb1e0644ae0, C4<>;
S_0x7fb1e05a9060 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e05a5590 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e05a9290 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05a9060;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05a9450 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a95f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a9690_0 .net "in", 7 0, v0x7fb1e05a4790_0;  alias, 1 drivers
v0x7fb1e05a9730_0 .var "in_reg", 7 0;
v0x7fb1e05a97c0_0 .net "out", 7 0, v0x7fb1e05a9730_0;  alias, 1 drivers
v0x7fb1e05a9850_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05a9940 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05a9060;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05a9b10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05a9c90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05a9d20_0 .net "in", 7 0, v0x7fb1e0582010_0;  alias, 1 drivers
v0x7fb1e05a9dc0_0 .var "in_reg", 7 0;
v0x7fb1e05a9e50_0 .net "out", 7 0, v0x7fb1e05a9dc0_0;  alias, 1 drivers
v0x7fb1e05a9ee0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05a9fd0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05a9060;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05aa190 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05aa1d0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05aa210 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05aa250 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05aa290 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06469b0 .functor AND 1, L_0x7fb1e0646870, L_0x7fb1e0646910, C4<1>, C4<1>;
v0x7fb1e05acfc0_0 .net *"_ivl_1", 0 0, L_0x7fb1e06454e0;  1 drivers
v0x7fb1e05ad080_0 .net *"_ivl_19", 0 0, L_0x7fb1e0646870;  1 drivers
v0x7fb1e05ad120_0 .net *"_ivl_2", 23 0, L_0x7fb1e0645580;  1 drivers
v0x7fb1e05ad1d0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0646910;  1 drivers
v0x7fb1e05ad280_0 .net *"_ivl_7", 0 0, L_0x7fb1e0645a70;  1 drivers
v0x7fb1e05ad370_0 .net *"_ivl_8", 23 0, L_0x7fb1e0645b10;  1 drivers
v0x7fb1e05ad420_0 .net "a_in", 31 0, L_0x7fb1e0645c80;  1 drivers
v0x7fb1e05ad4c0_0 .net "act_data_in", 7 0, v0x7fb1e05a4790_0;  alias, 1 drivers
v0x7fb1e05ad590_0 .net "add_in", 31 0, L_0x7fb1e06463c0;  1 drivers
v0x7fb1e05ad6a0_0 .net "add_out", 31 0, L_0x7fb1e0646550;  1 drivers
v0x7fb1e05ad770_0 .net "buffer_in", 31 0, L_0x7fb1e0646750;  1 drivers
v0x7fb1e05ad840_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ad8d0_0 .net "mul_out", 31 0, L_0x7fb1e0646320;  1 drivers
v0x7fb1e05ad9a0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05ada30_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05adac0_0 .net "result_in", 31 0, v0x7fb1e05831c0_0;  alias, 1 drivers
v0x7fb1e05adb50_0 .net "result_out", 31 0, v0x7fb1e05aaf70_0;  alias, 1 drivers
v0x7fb1e05add20_0 .net "w_in", 31 0, L_0x7fb1e0645770;  1 drivers
v0x7fb1e05addb0_0 .net "w_load", 7 0, v0x7fb1e05ab670_0;  1 drivers
v0x7fb1e05ade40_0 .net "w_mux", 7 0, L_0x7fb1e06460e0;  1 drivers
v0x7fb1e05aded0_0 .net "wgt_data_in", 7 0, v0x7fb1e0582010_0;  alias, 1 drivers
L_0x7fb1e06454e0 .part L_0x7fb1e06460e0, 7, 1;
LS_0x7fb1e0645580_0_0 .concat [ 1 1 1 1], L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0;
LS_0x7fb1e0645580_0_4 .concat [ 1 1 1 1], L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0;
LS_0x7fb1e0645580_0_8 .concat [ 1 1 1 1], L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0;
LS_0x7fb1e0645580_0_12 .concat [ 1 1 1 1], L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0;
LS_0x7fb1e0645580_0_16 .concat [ 1 1 1 1], L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0;
LS_0x7fb1e0645580_0_20 .concat [ 1 1 1 1], L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0, L_0x7fb1e06454e0;
LS_0x7fb1e0645580_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0645580_0_0, LS_0x7fb1e0645580_0_4, LS_0x7fb1e0645580_0_8, LS_0x7fb1e0645580_0_12;
LS_0x7fb1e0645580_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0645580_0_16, LS_0x7fb1e0645580_0_20;
L_0x7fb1e0645580 .concat [ 16 8 0 0], LS_0x7fb1e0645580_1_0, LS_0x7fb1e0645580_1_4;
L_0x7fb1e0645770 .concat [ 8 24 0 0], L_0x7fb1e06460e0, L_0x7fb1e0645580;
L_0x7fb1e0645a70 .part v0x7fb1e05a4790_0, 7, 1;
LS_0x7fb1e0645b10_0_0 .concat [ 1 1 1 1], L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70;
LS_0x7fb1e0645b10_0_4 .concat [ 1 1 1 1], L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70;
LS_0x7fb1e0645b10_0_8 .concat [ 1 1 1 1], L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70;
LS_0x7fb1e0645b10_0_12 .concat [ 1 1 1 1], L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70;
LS_0x7fb1e0645b10_0_16 .concat [ 1 1 1 1], L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70;
LS_0x7fb1e0645b10_0_20 .concat [ 1 1 1 1], L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70, L_0x7fb1e0645a70;
LS_0x7fb1e0645b10_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0645b10_0_0, LS_0x7fb1e0645b10_0_4, LS_0x7fb1e0645b10_0_8, LS_0x7fb1e0645b10_0_12;
LS_0x7fb1e0645b10_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0645b10_0_16, LS_0x7fb1e0645b10_0_20;
L_0x7fb1e0645b10 .concat [ 16 8 0 0], LS_0x7fb1e0645b10_1_0, LS_0x7fb1e0645b10_1_4;
L_0x7fb1e0645c80 .concat [ 8 24 0 0], v0x7fb1e05a4790_0, L_0x7fb1e0645b10;
L_0x7fb1e0646000 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0646280 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0646460 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0646870 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0646910 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05aa620 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05a9fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05aa7e0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05aa8f0_0 .net "a", 31 0, L_0x7fb1e0646320;  alias, 1 drivers
v0x7fb1e05aa9b0_0 .net "b", 31 0, L_0x7fb1e06463c0;  alias, 1 drivers
v0x7fb1e05aaa50_0 .net "out", 31 0, L_0x7fb1e0646550;  alias, 1 drivers
L_0x7fb1e0646550 .arith/sum 32, L_0x7fb1e0646320, L_0x7fb1e06463c0;
S_0x7fb1e05aaaf0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05a9fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05aacc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05aae40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05aaed0_0 .net "in", 31 0, L_0x7fb1e0646750;  alias, 1 drivers
v0x7fb1e05aaf70_0 .var "in_reg", 31 0;
v0x7fb1e05ab000_0 .net "out", 31 0, v0x7fb1e05aaf70_0;  alias, 1 drivers
v0x7fb1e05ab090_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05ab180 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05a9fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ab340 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ab520_0 .net "clk", 0 0, L_0x7fb1e0646000;  1 drivers
v0x7fb1e05ab5d0_0 .net "in", 7 0, v0x7fb1e0582010_0;  alias, 1 drivers
v0x7fb1e05ab670_0 .var "in_reg", 7 0;
v0x7fb1e05ab700_0 .net "out", 7 0, v0x7fb1e05ab670_0;  alias, 1 drivers
v0x7fb1e05ab790_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05ab4e0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05ab520_0;
S_0x7fb1e05ab890 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05a9fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05aba50 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05abbc0_0 .net "a", 31 0, L_0x7fb1e0645c80;  alias, 1 drivers
v0x7fb1e05abc80_0 .net "b", 31 0, L_0x7fb1e0645770;  alias, 1 drivers
v0x7fb1e05abd20_0 .net "out", 31 0, L_0x7fb1e0646320;  alias, 1 drivers
L_0x7fb1e0646320 .arith/mult 32, L_0x7fb1e0645c80, L_0x7fb1e0645770;
S_0x7fb1e05abdc0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05a9fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05abfc0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ac120_0 .net "input_a", 31 0, v0x7fb1e05831c0_0;  alias, 1 drivers
v0x7fb1e05ac1d0_0 .net "input_b", 31 0, v0x7fb1e05aaf70_0;  alias, 1 drivers
v0x7fb1e05ac270_0 .net "result", 31 0, L_0x7fb1e06463c0;  alias, 1 drivers
v0x7fb1e05ac300_0 .net "select_bit", 0 0, L_0x7fb1e0646460;  1 drivers
L_0x7fb1e06463c0 .functor MUXZ 32, v0x7fb1e05831c0_0, v0x7fb1e05aaf70_0, L_0x7fb1e0646460, C4<>;
S_0x7fb1e05ac3c0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05a9fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05ac580 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ac700_0 .net "input_a", 31 0, L_0x7fb1e0646550;  alias, 1 drivers
v0x7fb1e05ac7d0_0 .net "input_b", 31 0, v0x7fb1e05831c0_0;  alias, 1 drivers
v0x7fb1e05ac860_0 .net "result", 31 0, L_0x7fb1e0646750;  alias, 1 drivers
v0x7fb1e05ac910_0 .net "select_bit", 0 0, L_0x7fb1e06469b0;  1 drivers
L_0x7fb1e0646750 .functor MUXZ 32, L_0x7fb1e0646550, v0x7fb1e05831c0_0, L_0x7fb1e06469b0, C4<>;
S_0x7fb1e05ac9e0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05a9fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05acba0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05acd20_0 .net "input_a", 7 0, v0x7fb1e05ab670_0;  alias, 1 drivers
v0x7fb1e05acdf0_0 .net "input_b", 7 0, v0x7fb1e0582010_0;  alias, 1 drivers
v0x7fb1e05ace80_0 .net "result", 7 0, L_0x7fb1e06460e0;  alias, 1 drivers
v0x7fb1e05acf10_0 .net "select_bit", 0 0, L_0x7fb1e0646280;  1 drivers
L_0x7fb1e06460e0 .functor MUXZ 8, v0x7fb1e05ab670_0, v0x7fb1e0582010_0, L_0x7fb1e0646280, C4<>;
S_0x7fb1e05ae000 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e05ae1d0 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e05ae270 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05ae000;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ae430 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ae5b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ae650_0 .net "in", 7 0, v0x7fb1e05a9730_0;  alias, 1 drivers
v0x7fb1e05ae6f0_0 .var "in_reg", 7 0;
v0x7fb1e05ae780_0 .net "out", 7 0, v0x7fb1e05ae6f0_0;  alias, 1 drivers
v0x7fb1e05ae810_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05ae900 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05ae000;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05aead0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05aec50_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05aece0_0 .net "in", 7 0, v0x7fb1e0586fd0_0;  alias, 1 drivers
v0x7fb1e05aed80_0 .var "in_reg", 7 0;
v0x7fb1e05aee10_0 .net "out", 7 0, v0x7fb1e05aed80_0;  alias, 1 drivers
v0x7fb1e05aeea0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05aef90 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05ae000;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05af150 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05af190 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05af1d0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05af210 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05af250 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0648150 .functor AND 1, L_0x7fb1e0648010, L_0x7fb1e06480b0, C4<1>, C4<1>;
v0x7fb1e05b1f80_0 .net *"_ivl_1", 0 0, L_0x7fb1e0646c80;  1 drivers
v0x7fb1e05b2040_0 .net *"_ivl_19", 0 0, L_0x7fb1e0648010;  1 drivers
v0x7fb1e05b20e0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0646d20;  1 drivers
v0x7fb1e05b2190_0 .net *"_ivl_21", 0 0, L_0x7fb1e06480b0;  1 drivers
v0x7fb1e05b2240_0 .net *"_ivl_7", 0 0, L_0x7fb1e0647210;  1 drivers
v0x7fb1e05b2330_0 .net *"_ivl_8", 23 0, L_0x7fb1e06472b0;  1 drivers
v0x7fb1e05b23e0_0 .net "a_in", 31 0, L_0x7fb1e0647420;  1 drivers
v0x7fb1e05b2480_0 .net "act_data_in", 7 0, v0x7fb1e05a9730_0;  alias, 1 drivers
v0x7fb1e05b2550_0 .net "add_in", 31 0, L_0x7fb1e0647b60;  1 drivers
v0x7fb1e05b2660_0 .net "add_out", 31 0, L_0x7fb1e0647cf0;  1 drivers
v0x7fb1e05b2730_0 .net "buffer_in", 31 0, L_0x7fb1e0647ef0;  1 drivers
v0x7fb1e05b2800_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b2890_0 .net "mul_out", 31 0, L_0x7fb1e0647ac0;  1 drivers
v0x7fb1e05b2960_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05b29f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05b2a80_0 .net "result_in", 31 0, v0x7fb1e0588180_0;  alias, 1 drivers
v0x7fb1e05b2b10_0 .net "result_out", 31 0, v0x7fb1e05aff30_0;  alias, 1 drivers
v0x7fb1e05b2ce0_0 .net "w_in", 31 0, L_0x7fb1e0646f10;  1 drivers
v0x7fb1e05b2d70_0 .net "w_load", 7 0, v0x7fb1e05b0630_0;  1 drivers
v0x7fb1e05b2e00_0 .net "w_mux", 7 0, L_0x7fb1e0647880;  1 drivers
v0x7fb1e05b2e90_0 .net "wgt_data_in", 7 0, v0x7fb1e0586fd0_0;  alias, 1 drivers
L_0x7fb1e0646c80 .part L_0x7fb1e0647880, 7, 1;
LS_0x7fb1e0646d20_0_0 .concat [ 1 1 1 1], L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80;
LS_0x7fb1e0646d20_0_4 .concat [ 1 1 1 1], L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80;
LS_0x7fb1e0646d20_0_8 .concat [ 1 1 1 1], L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80;
LS_0x7fb1e0646d20_0_12 .concat [ 1 1 1 1], L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80;
LS_0x7fb1e0646d20_0_16 .concat [ 1 1 1 1], L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80;
LS_0x7fb1e0646d20_0_20 .concat [ 1 1 1 1], L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80, L_0x7fb1e0646c80;
LS_0x7fb1e0646d20_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0646d20_0_0, LS_0x7fb1e0646d20_0_4, LS_0x7fb1e0646d20_0_8, LS_0x7fb1e0646d20_0_12;
LS_0x7fb1e0646d20_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0646d20_0_16, LS_0x7fb1e0646d20_0_20;
L_0x7fb1e0646d20 .concat [ 16 8 0 0], LS_0x7fb1e0646d20_1_0, LS_0x7fb1e0646d20_1_4;
L_0x7fb1e0646f10 .concat [ 8 24 0 0], L_0x7fb1e0647880, L_0x7fb1e0646d20;
L_0x7fb1e0647210 .part v0x7fb1e05a9730_0, 7, 1;
LS_0x7fb1e06472b0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210;
LS_0x7fb1e06472b0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210;
LS_0x7fb1e06472b0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210;
LS_0x7fb1e06472b0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210;
LS_0x7fb1e06472b0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210;
LS_0x7fb1e06472b0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210, L_0x7fb1e0647210;
LS_0x7fb1e06472b0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06472b0_0_0, LS_0x7fb1e06472b0_0_4, LS_0x7fb1e06472b0_0_8, LS_0x7fb1e06472b0_0_12;
LS_0x7fb1e06472b0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06472b0_0_16, LS_0x7fb1e06472b0_0_20;
L_0x7fb1e06472b0 .concat [ 16 8 0 0], LS_0x7fb1e06472b0_1_0, LS_0x7fb1e06472b0_1_4;
L_0x7fb1e0647420 .concat [ 8 24 0 0], v0x7fb1e05a9730_0, L_0x7fb1e06472b0;
L_0x7fb1e06477a0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0647a20 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0647c00 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0648010 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06480b0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05af5e0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05aef90;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05af7a0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05af8b0_0 .net "a", 31 0, L_0x7fb1e0647ac0;  alias, 1 drivers
v0x7fb1e05af970_0 .net "b", 31 0, L_0x7fb1e0647b60;  alias, 1 drivers
v0x7fb1e05afa10_0 .net "out", 31 0, L_0x7fb1e0647cf0;  alias, 1 drivers
L_0x7fb1e0647cf0 .arith/sum 32, L_0x7fb1e0647ac0, L_0x7fb1e0647b60;
S_0x7fb1e05afab0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05aef90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05afc80 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05afe00_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05afe90_0 .net "in", 31 0, L_0x7fb1e0647ef0;  alias, 1 drivers
v0x7fb1e05aff30_0 .var "in_reg", 31 0;
v0x7fb1e05affc0_0 .net "out", 31 0, v0x7fb1e05aff30_0;  alias, 1 drivers
v0x7fb1e05b0050_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05b0140 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05aef90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05b0300 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b04e0_0 .net "clk", 0 0, L_0x7fb1e06477a0;  1 drivers
v0x7fb1e05b0590_0 .net "in", 7 0, v0x7fb1e0586fd0_0;  alias, 1 drivers
v0x7fb1e05b0630_0 .var "in_reg", 7 0;
v0x7fb1e05b06c0_0 .net "out", 7 0, v0x7fb1e05b0630_0;  alias, 1 drivers
v0x7fb1e05b0750_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05b04a0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05b04e0_0;
S_0x7fb1e05b0850 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05aef90;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05b0a10 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b0b80_0 .net "a", 31 0, L_0x7fb1e0647420;  alias, 1 drivers
v0x7fb1e05b0c40_0 .net "b", 31 0, L_0x7fb1e0646f10;  alias, 1 drivers
v0x7fb1e05b0ce0_0 .net "out", 31 0, L_0x7fb1e0647ac0;  alias, 1 drivers
L_0x7fb1e0647ac0 .arith/mult 32, L_0x7fb1e0647420, L_0x7fb1e0646f10;
S_0x7fb1e05b0d80 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05aef90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05b0f80 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b10e0_0 .net "input_a", 31 0, v0x7fb1e0588180_0;  alias, 1 drivers
v0x7fb1e05b1190_0 .net "input_b", 31 0, v0x7fb1e05aff30_0;  alias, 1 drivers
v0x7fb1e05b1230_0 .net "result", 31 0, L_0x7fb1e0647b60;  alias, 1 drivers
v0x7fb1e05b12c0_0 .net "select_bit", 0 0, L_0x7fb1e0647c00;  1 drivers
L_0x7fb1e0647b60 .functor MUXZ 32, v0x7fb1e0588180_0, v0x7fb1e05aff30_0, L_0x7fb1e0647c00, C4<>;
S_0x7fb1e05b1380 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05aef90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05b1540 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b16c0_0 .net "input_a", 31 0, L_0x7fb1e0647cf0;  alias, 1 drivers
v0x7fb1e05b1790_0 .net "input_b", 31 0, v0x7fb1e0588180_0;  alias, 1 drivers
v0x7fb1e05b1820_0 .net "result", 31 0, L_0x7fb1e0647ef0;  alias, 1 drivers
v0x7fb1e05b18d0_0 .net "select_bit", 0 0, L_0x7fb1e0648150;  1 drivers
L_0x7fb1e0647ef0 .functor MUXZ 32, L_0x7fb1e0647cf0, v0x7fb1e0588180_0, L_0x7fb1e0648150, C4<>;
S_0x7fb1e05b19a0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05aef90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05b1b60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b1ce0_0 .net "input_a", 7 0, v0x7fb1e05b0630_0;  alias, 1 drivers
v0x7fb1e05b1db0_0 .net "input_b", 7 0, v0x7fb1e0586fd0_0;  alias, 1 drivers
v0x7fb1e05b1e40_0 .net "result", 7 0, L_0x7fb1e0647880;  alias, 1 drivers
v0x7fb1e05b1ed0_0 .net "select_bit", 0 0, L_0x7fb1e0647a20;  1 drivers
L_0x7fb1e0647880 .functor MUXZ 8, v0x7fb1e05b0630_0, v0x7fb1e0586fd0_0, L_0x7fb1e0647a20, C4<>;
S_0x7fb1e05b2fc0 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e05af4f0 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e05b31f0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05b2fc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05b33b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b3550_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b35f0_0 .net "in", 7 0, v0x7fb1e05ae6f0_0;  alias, 1 drivers
v0x7fb1e05b3690_0 .var "in_reg", 7 0;
v0x7fb1e05b3720_0 .net "out", 7 0, v0x7fb1e05b3690_0;  alias, 1 drivers
v0x7fb1e05b37b0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05b38a0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05b2fc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05b3a70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b3bf0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b3c80_0 .net "in", 7 0, v0x7fb1e058bf70_0;  alias, 1 drivers
v0x7fb1e05b3d20_0 .var "in_reg", 7 0;
v0x7fb1e05b3db0_0 .net "out", 7 0, v0x7fb1e05b3d20_0;  alias, 1 drivers
v0x7fb1e05b3e40_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05b3f30 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05b2fc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05b40f0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05b4130 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05b4170 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05b41b0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05b41f0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06498f0 .functor AND 1, L_0x7fb1e06497b0, L_0x7fb1e0649850, C4<1>, C4<1>;
v0x7fb1e05b6f20_0 .net *"_ivl_1", 0 0, L_0x7fb1e0648420;  1 drivers
v0x7fb1e05b6fe0_0 .net *"_ivl_19", 0 0, L_0x7fb1e06497b0;  1 drivers
v0x7fb1e05b7080_0 .net *"_ivl_2", 23 0, L_0x7fb1e06484c0;  1 drivers
v0x7fb1e05b7130_0 .net *"_ivl_21", 0 0, L_0x7fb1e0649850;  1 drivers
v0x7fb1e05b71e0_0 .net *"_ivl_7", 0 0, L_0x7fb1e06489b0;  1 drivers
v0x7fb1e05b72d0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0648a50;  1 drivers
v0x7fb1e05b7380_0 .net "a_in", 31 0, L_0x7fb1e0648bc0;  1 drivers
v0x7fb1e05b7420_0 .net "act_data_in", 7 0, v0x7fb1e05ae6f0_0;  alias, 1 drivers
v0x7fb1e05b74f0_0 .net "add_in", 31 0, L_0x7fb1e0649300;  1 drivers
v0x7fb1e05b7600_0 .net "add_out", 31 0, L_0x7fb1e0649490;  1 drivers
v0x7fb1e05b76d0_0 .net "buffer_in", 31 0, L_0x7fb1e0649690;  1 drivers
v0x7fb1e05b77a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b7830_0 .net "mul_out", 31 0, L_0x7fb1e0649260;  1 drivers
v0x7fb1e05b7900_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05b7990_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05b7a20_0 .net "result_in", 31 0, v0x7fb1e058d120_0;  alias, 1 drivers
v0x7fb1e05b7ab0_0 .net "result_out", 31 0, v0x7fb1e05b4ed0_0;  alias, 1 drivers
v0x7fb1e05b7c80_0 .net "w_in", 31 0, L_0x7fb1e06486b0;  1 drivers
v0x7fb1e05b7d10_0 .net "w_load", 7 0, v0x7fb1e05b55d0_0;  1 drivers
v0x7fb1e05b7da0_0 .net "w_mux", 7 0, L_0x7fb1e0649020;  1 drivers
v0x7fb1e05b7e30_0 .net "wgt_data_in", 7 0, v0x7fb1e058bf70_0;  alias, 1 drivers
L_0x7fb1e0648420 .part L_0x7fb1e0649020, 7, 1;
LS_0x7fb1e06484c0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420;
LS_0x7fb1e06484c0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420;
LS_0x7fb1e06484c0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420;
LS_0x7fb1e06484c0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420;
LS_0x7fb1e06484c0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420;
LS_0x7fb1e06484c0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420, L_0x7fb1e0648420;
LS_0x7fb1e06484c0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06484c0_0_0, LS_0x7fb1e06484c0_0_4, LS_0x7fb1e06484c0_0_8, LS_0x7fb1e06484c0_0_12;
LS_0x7fb1e06484c0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06484c0_0_16, LS_0x7fb1e06484c0_0_20;
L_0x7fb1e06484c0 .concat [ 16 8 0 0], LS_0x7fb1e06484c0_1_0, LS_0x7fb1e06484c0_1_4;
L_0x7fb1e06486b0 .concat [ 8 24 0 0], L_0x7fb1e0649020, L_0x7fb1e06484c0;
L_0x7fb1e06489b0 .part v0x7fb1e05ae6f0_0, 7, 1;
LS_0x7fb1e0648a50_0_0 .concat [ 1 1 1 1], L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0;
LS_0x7fb1e0648a50_0_4 .concat [ 1 1 1 1], L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0;
LS_0x7fb1e0648a50_0_8 .concat [ 1 1 1 1], L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0;
LS_0x7fb1e0648a50_0_12 .concat [ 1 1 1 1], L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0;
LS_0x7fb1e0648a50_0_16 .concat [ 1 1 1 1], L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0;
LS_0x7fb1e0648a50_0_20 .concat [ 1 1 1 1], L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0, L_0x7fb1e06489b0;
LS_0x7fb1e0648a50_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0648a50_0_0, LS_0x7fb1e0648a50_0_4, LS_0x7fb1e0648a50_0_8, LS_0x7fb1e0648a50_0_12;
LS_0x7fb1e0648a50_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0648a50_0_16, LS_0x7fb1e0648a50_0_20;
L_0x7fb1e0648a50 .concat [ 16 8 0 0], LS_0x7fb1e0648a50_1_0, LS_0x7fb1e0648a50_1_4;
L_0x7fb1e0648bc0 .concat [ 8 24 0 0], v0x7fb1e05ae6f0_0, L_0x7fb1e0648a50;
L_0x7fb1e0648f40 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06491c0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06493a0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06497b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0649850 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05b4580 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05b3f30;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05b4740 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b4850_0 .net "a", 31 0, L_0x7fb1e0649260;  alias, 1 drivers
v0x7fb1e05b4910_0 .net "b", 31 0, L_0x7fb1e0649300;  alias, 1 drivers
v0x7fb1e05b49b0_0 .net "out", 31 0, L_0x7fb1e0649490;  alias, 1 drivers
L_0x7fb1e0649490 .arith/sum 32, L_0x7fb1e0649260, L_0x7fb1e0649300;
S_0x7fb1e05b4a50 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05b3f30;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05b4c20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b4da0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b4e30_0 .net "in", 31 0, L_0x7fb1e0649690;  alias, 1 drivers
v0x7fb1e05b4ed0_0 .var "in_reg", 31 0;
v0x7fb1e05b4f60_0 .net "out", 31 0, v0x7fb1e05b4ed0_0;  alias, 1 drivers
v0x7fb1e05b4ff0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05b50e0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05b3f30;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05b52a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b5480_0 .net "clk", 0 0, L_0x7fb1e0648f40;  1 drivers
v0x7fb1e05b5530_0 .net "in", 7 0, v0x7fb1e058bf70_0;  alias, 1 drivers
v0x7fb1e05b55d0_0 .var "in_reg", 7 0;
v0x7fb1e05b5660_0 .net "out", 7 0, v0x7fb1e05b55d0_0;  alias, 1 drivers
v0x7fb1e05b56f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05b5440 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05b5480_0;
S_0x7fb1e05b57f0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05b3f30;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05b59b0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b5b20_0 .net "a", 31 0, L_0x7fb1e0648bc0;  alias, 1 drivers
v0x7fb1e05b5be0_0 .net "b", 31 0, L_0x7fb1e06486b0;  alias, 1 drivers
v0x7fb1e05b5c80_0 .net "out", 31 0, L_0x7fb1e0649260;  alias, 1 drivers
L_0x7fb1e0649260 .arith/mult 32, L_0x7fb1e0648bc0, L_0x7fb1e06486b0;
S_0x7fb1e05b5d20 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05b3f30;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05b5f20 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b6080_0 .net "input_a", 31 0, v0x7fb1e058d120_0;  alias, 1 drivers
v0x7fb1e05b6130_0 .net "input_b", 31 0, v0x7fb1e05b4ed0_0;  alias, 1 drivers
v0x7fb1e05b61d0_0 .net "result", 31 0, L_0x7fb1e0649300;  alias, 1 drivers
v0x7fb1e05b6260_0 .net "select_bit", 0 0, L_0x7fb1e06493a0;  1 drivers
L_0x7fb1e0649300 .functor MUXZ 32, v0x7fb1e058d120_0, v0x7fb1e05b4ed0_0, L_0x7fb1e06493a0, C4<>;
S_0x7fb1e05b6320 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05b3f30;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05b64e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b6660_0 .net "input_a", 31 0, L_0x7fb1e0649490;  alias, 1 drivers
v0x7fb1e05b6730_0 .net "input_b", 31 0, v0x7fb1e058d120_0;  alias, 1 drivers
v0x7fb1e05b67c0_0 .net "result", 31 0, L_0x7fb1e0649690;  alias, 1 drivers
v0x7fb1e05b6870_0 .net "select_bit", 0 0, L_0x7fb1e06498f0;  1 drivers
L_0x7fb1e0649690 .functor MUXZ 32, L_0x7fb1e0649490, v0x7fb1e058d120_0, L_0x7fb1e06498f0, C4<>;
S_0x7fb1e05b6940 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05b3f30;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05b6b00 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b6c80_0 .net "input_a", 7 0, v0x7fb1e05b55d0_0;  alias, 1 drivers
v0x7fb1e05b6d50_0 .net "input_b", 7 0, v0x7fb1e058bf70_0;  alias, 1 drivers
v0x7fb1e05b6de0_0 .net "result", 7 0, L_0x7fb1e0649020;  alias, 1 drivers
v0x7fb1e05b6e70_0 .net "select_bit", 0 0, L_0x7fb1e06491c0;  1 drivers
L_0x7fb1e0649020 .functor MUXZ 8, v0x7fb1e05b55d0_0, v0x7fb1e058bf70_0, L_0x7fb1e06491c0, C4<>;
S_0x7fb1e05b7f60 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e05b4490 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e05b8190 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05b7f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05b8350 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b84f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b8590_0 .net "in", 7 0, v0x7fb1e05b3690_0;  alias, 1 drivers
v0x7fb1e05b8630_0 .var "in_reg", 7 0;
v0x7fb1e05b86c0_0 .net "out", 7 0, v0x7fb1e05b8630_0;  alias, 1 drivers
v0x7fb1e05b8750_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05b8840 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05b7f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05b8a10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05b8b90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b8c20_0 .net "in", 7 0, v0x7fb1e0590f10_0;  alias, 1 drivers
v0x7fb1e05b8cc0_0 .var "in_reg", 7 0;
v0x7fb1e05b8d50_0 .net "out", 7 0, v0x7fb1e05b8cc0_0;  alias, 1 drivers
v0x7fb1e05b8de0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05b8ed0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05b7f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05b9090 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05b90d0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05b9110 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05b9150 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05b9190 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e064b090 .functor AND 1, L_0x7fb1e064af50, L_0x7fb1e064aff0, C4<1>, C4<1>;
v0x7fb1e05bbec0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0649bc0;  1 drivers
v0x7fb1e05bbf80_0 .net *"_ivl_19", 0 0, L_0x7fb1e064af50;  1 drivers
v0x7fb1e05bc020_0 .net *"_ivl_2", 23 0, L_0x7fb1e0649c60;  1 drivers
v0x7fb1e05bc0d0_0 .net *"_ivl_21", 0 0, L_0x7fb1e064aff0;  1 drivers
v0x7fb1e05bc180_0 .net *"_ivl_7", 0 0, L_0x7fb1e064a150;  1 drivers
v0x7fb1e05bc270_0 .net *"_ivl_8", 23 0, L_0x7fb1e064a1f0;  1 drivers
v0x7fb1e05bc320_0 .net "a_in", 31 0, L_0x7fb1e064a360;  1 drivers
v0x7fb1e05bc3c0_0 .net "act_data_in", 7 0, v0x7fb1e05b3690_0;  alias, 1 drivers
v0x7fb1e05bc490_0 .net "add_in", 31 0, L_0x7fb1e064aaa0;  1 drivers
v0x7fb1e05bc5a0_0 .net "add_out", 31 0, L_0x7fb1e064ac30;  1 drivers
v0x7fb1e05bc670_0 .net "buffer_in", 31 0, L_0x7fb1e064ae30;  1 drivers
v0x7fb1e05bc740_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05bc7d0_0 .net "mul_out", 31 0, L_0x7fb1e064aa00;  1 drivers
v0x7fb1e05bc8a0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05bc930_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05bc9c0_0 .net "result_in", 31 0, v0x7fb1e05920c0_0;  alias, 1 drivers
v0x7fb1e05bca50_0 .net "result_out", 31 0, v0x7fb1e05b9e70_0;  alias, 1 drivers
v0x7fb1e05bcc20_0 .net "w_in", 31 0, L_0x7fb1e0649e50;  1 drivers
v0x7fb1e05bccb0_0 .net "w_load", 7 0, v0x7fb1e05ba570_0;  1 drivers
v0x7fb1e05bcd40_0 .net "w_mux", 7 0, L_0x7fb1e064a7c0;  1 drivers
v0x7fb1e05bcdd0_0 .net "wgt_data_in", 7 0, v0x7fb1e0590f10_0;  alias, 1 drivers
L_0x7fb1e0649bc0 .part L_0x7fb1e064a7c0, 7, 1;
LS_0x7fb1e0649c60_0_0 .concat [ 1 1 1 1], L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0;
LS_0x7fb1e0649c60_0_4 .concat [ 1 1 1 1], L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0;
LS_0x7fb1e0649c60_0_8 .concat [ 1 1 1 1], L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0;
LS_0x7fb1e0649c60_0_12 .concat [ 1 1 1 1], L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0;
LS_0x7fb1e0649c60_0_16 .concat [ 1 1 1 1], L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0;
LS_0x7fb1e0649c60_0_20 .concat [ 1 1 1 1], L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0, L_0x7fb1e0649bc0;
LS_0x7fb1e0649c60_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0649c60_0_0, LS_0x7fb1e0649c60_0_4, LS_0x7fb1e0649c60_0_8, LS_0x7fb1e0649c60_0_12;
LS_0x7fb1e0649c60_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0649c60_0_16, LS_0x7fb1e0649c60_0_20;
L_0x7fb1e0649c60 .concat [ 16 8 0 0], LS_0x7fb1e0649c60_1_0, LS_0x7fb1e0649c60_1_4;
L_0x7fb1e0649e50 .concat [ 8 24 0 0], L_0x7fb1e064a7c0, L_0x7fb1e0649c60;
L_0x7fb1e064a150 .part v0x7fb1e05b3690_0, 7, 1;
LS_0x7fb1e064a1f0_0_0 .concat [ 1 1 1 1], L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150;
LS_0x7fb1e064a1f0_0_4 .concat [ 1 1 1 1], L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150;
LS_0x7fb1e064a1f0_0_8 .concat [ 1 1 1 1], L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150;
LS_0x7fb1e064a1f0_0_12 .concat [ 1 1 1 1], L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150;
LS_0x7fb1e064a1f0_0_16 .concat [ 1 1 1 1], L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150;
LS_0x7fb1e064a1f0_0_20 .concat [ 1 1 1 1], L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150, L_0x7fb1e064a150;
LS_0x7fb1e064a1f0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064a1f0_0_0, LS_0x7fb1e064a1f0_0_4, LS_0x7fb1e064a1f0_0_8, LS_0x7fb1e064a1f0_0_12;
LS_0x7fb1e064a1f0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064a1f0_0_16, LS_0x7fb1e064a1f0_0_20;
L_0x7fb1e064a1f0 .concat [ 16 8 0 0], LS_0x7fb1e064a1f0_1_0, LS_0x7fb1e064a1f0_1_4;
L_0x7fb1e064a360 .concat [ 8 24 0 0], v0x7fb1e05b3690_0, L_0x7fb1e064a1f0;
L_0x7fb1e064a6e0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e064a960 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064ab40 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064af50 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064aff0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05b9520 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05b8ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05b96e0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b97f0_0 .net "a", 31 0, L_0x7fb1e064aa00;  alias, 1 drivers
v0x7fb1e05b98b0_0 .net "b", 31 0, L_0x7fb1e064aaa0;  alias, 1 drivers
v0x7fb1e05b9950_0 .net "out", 31 0, L_0x7fb1e064ac30;  alias, 1 drivers
L_0x7fb1e064ac30 .arith/sum 32, L_0x7fb1e064aa00, L_0x7fb1e064aaa0;
S_0x7fb1e05b99f0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05b8ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05b9bc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05b9d40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05b9dd0_0 .net "in", 31 0, L_0x7fb1e064ae30;  alias, 1 drivers
v0x7fb1e05b9e70_0 .var "in_reg", 31 0;
v0x7fb1e05b9f00_0 .net "out", 31 0, v0x7fb1e05b9e70_0;  alias, 1 drivers
v0x7fb1e05b9f90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05ba080 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05b8ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ba240 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ba420_0 .net "clk", 0 0, L_0x7fb1e064a6e0;  1 drivers
v0x7fb1e05ba4d0_0 .net "in", 7 0, v0x7fb1e0590f10_0;  alias, 1 drivers
v0x7fb1e05ba570_0 .var "in_reg", 7 0;
v0x7fb1e05ba600_0 .net "out", 7 0, v0x7fb1e05ba570_0;  alias, 1 drivers
v0x7fb1e05ba690_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05ba3e0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05ba420_0;
S_0x7fb1e05ba790 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05b8ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05ba950 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05baac0_0 .net "a", 31 0, L_0x7fb1e064a360;  alias, 1 drivers
v0x7fb1e05bab80_0 .net "b", 31 0, L_0x7fb1e0649e50;  alias, 1 drivers
v0x7fb1e05bac20_0 .net "out", 31 0, L_0x7fb1e064aa00;  alias, 1 drivers
L_0x7fb1e064aa00 .arith/mult 32, L_0x7fb1e064a360, L_0x7fb1e0649e50;
S_0x7fb1e05bacc0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05b8ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05baec0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05bb020_0 .net "input_a", 31 0, v0x7fb1e05920c0_0;  alias, 1 drivers
v0x7fb1e05bb0d0_0 .net "input_b", 31 0, v0x7fb1e05b9e70_0;  alias, 1 drivers
v0x7fb1e05bb170_0 .net "result", 31 0, L_0x7fb1e064aaa0;  alias, 1 drivers
v0x7fb1e05bb200_0 .net "select_bit", 0 0, L_0x7fb1e064ab40;  1 drivers
L_0x7fb1e064aaa0 .functor MUXZ 32, v0x7fb1e05920c0_0, v0x7fb1e05b9e70_0, L_0x7fb1e064ab40, C4<>;
S_0x7fb1e05bb2c0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05b8ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05bb480 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05bb600_0 .net "input_a", 31 0, L_0x7fb1e064ac30;  alias, 1 drivers
v0x7fb1e05bb6d0_0 .net "input_b", 31 0, v0x7fb1e05920c0_0;  alias, 1 drivers
v0x7fb1e05bb760_0 .net "result", 31 0, L_0x7fb1e064ae30;  alias, 1 drivers
v0x7fb1e05bb810_0 .net "select_bit", 0 0, L_0x7fb1e064b090;  1 drivers
L_0x7fb1e064ae30 .functor MUXZ 32, L_0x7fb1e064ac30, v0x7fb1e05920c0_0, L_0x7fb1e064b090, C4<>;
S_0x7fb1e05bb8e0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05b8ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05bbaa0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05bbc20_0 .net "input_a", 7 0, v0x7fb1e05ba570_0;  alias, 1 drivers
v0x7fb1e05bbcf0_0 .net "input_b", 7 0, v0x7fb1e0590f10_0;  alias, 1 drivers
v0x7fb1e05bbd80_0 .net "result", 7 0, L_0x7fb1e064a7c0;  alias, 1 drivers
v0x7fb1e05bbe10_0 .net "select_bit", 0 0, L_0x7fb1e064a960;  1 drivers
L_0x7fb1e064a7c0 .functor MUXZ 8, v0x7fb1e05ba570_0, v0x7fb1e0590f10_0, L_0x7fb1e064a960, C4<>;
S_0x7fb1e05bcf00 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1e059a0f0;
 .timescale -7 -9;
P_0x7fb1e05b9430 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e05bd130 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05bcf00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05bd2f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e05e8430 .functor BUFZ 8, v0x7fb1e05bd5d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e05bd490_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05bd530_0 .net "in", 7 0, v0x7fb1e05b8630_0;  alias, 1 drivers
v0x7fb1e05bd5d0_0 .var "in_reg", 7 0;
v0x7fb1e05bd660_0 .net "out", 7 0, L_0x7fb1e05e8430;  alias, 1 drivers
v0x7fb1e05bd6f0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05bd7e0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05bcf00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05bd9b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05bdb30_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05bdbc0_0 .net "in", 7 0, v0x7fb1e0595eb0_0;  alias, 1 drivers
v0x7fb1e05bdc60_0 .var "in_reg", 7 0;
v0x7fb1e05bdcf0_0 .net "out", 7 0, v0x7fb1e05bdc60_0;  alias, 1 drivers
v0x7fb1e05bdd80_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05bde70 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05bcf00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05be030 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05be070 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05be0b0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05be0f0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05be130 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e064c830 .functor AND 1, L_0x7fb1e064c6f0, L_0x7fb1e064c790, C4<1>, C4<1>;
v0x7fb1e05c0e60_0 .net *"_ivl_1", 0 0, L_0x7fb1e064b360;  1 drivers
v0x7fb1e05c0f20_0 .net *"_ivl_19", 0 0, L_0x7fb1e064c6f0;  1 drivers
v0x7fb1e05c0fc0_0 .net *"_ivl_2", 23 0, L_0x7fb1e064b400;  1 drivers
v0x7fb1e05c1070_0 .net *"_ivl_21", 0 0, L_0x7fb1e064c790;  1 drivers
v0x7fb1e05c1120_0 .net *"_ivl_7", 0 0, L_0x7fb1e064b8f0;  1 drivers
v0x7fb1e05c1210_0 .net *"_ivl_8", 23 0, L_0x7fb1e064b990;  1 drivers
v0x7fb1e05c12c0_0 .net "a_in", 31 0, L_0x7fb1e064bb00;  1 drivers
v0x7fb1e05c1360_0 .net "act_data_in", 7 0, v0x7fb1e05b8630_0;  alias, 1 drivers
v0x7fb1e05c1430_0 .net "add_in", 31 0, L_0x7fb1e064c240;  1 drivers
v0x7fb1e05c1540_0 .net "add_out", 31 0, L_0x7fb1e064c3d0;  1 drivers
v0x7fb1e05c1610_0 .net "buffer_in", 31 0, L_0x7fb1e064c5d0;  1 drivers
v0x7fb1e05c16e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c1770_0 .net "mul_out", 31 0, L_0x7fb1e064c1a0;  1 drivers
v0x7fb1e05c1840_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05c18d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05c1960_0 .net "result_in", 31 0, v0x7fb1e0597060_0;  alias, 1 drivers
v0x7fb1e05c19f0_0 .net "result_out", 31 0, v0x7fb1e05bee10_0;  alias, 1 drivers
v0x7fb1e05c1bc0_0 .net "w_in", 31 0, L_0x7fb1e064b5f0;  1 drivers
v0x7fb1e05c1c50_0 .net "w_load", 7 0, v0x7fb1e05bf510_0;  1 drivers
v0x7fb1e05c1ce0_0 .net "w_mux", 7 0, L_0x7fb1e064bf60;  1 drivers
v0x7fb1e05c1d70_0 .net "wgt_data_in", 7 0, v0x7fb1e0595eb0_0;  alias, 1 drivers
L_0x7fb1e064b360 .part L_0x7fb1e064bf60, 7, 1;
LS_0x7fb1e064b400_0_0 .concat [ 1 1 1 1], L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360;
LS_0x7fb1e064b400_0_4 .concat [ 1 1 1 1], L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360;
LS_0x7fb1e064b400_0_8 .concat [ 1 1 1 1], L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360;
LS_0x7fb1e064b400_0_12 .concat [ 1 1 1 1], L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360;
LS_0x7fb1e064b400_0_16 .concat [ 1 1 1 1], L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360;
LS_0x7fb1e064b400_0_20 .concat [ 1 1 1 1], L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360, L_0x7fb1e064b360;
LS_0x7fb1e064b400_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064b400_0_0, LS_0x7fb1e064b400_0_4, LS_0x7fb1e064b400_0_8, LS_0x7fb1e064b400_0_12;
LS_0x7fb1e064b400_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064b400_0_16, LS_0x7fb1e064b400_0_20;
L_0x7fb1e064b400 .concat [ 16 8 0 0], LS_0x7fb1e064b400_1_0, LS_0x7fb1e064b400_1_4;
L_0x7fb1e064b5f0 .concat [ 8 24 0 0], L_0x7fb1e064bf60, L_0x7fb1e064b400;
L_0x7fb1e064b8f0 .part v0x7fb1e05b8630_0, 7, 1;
LS_0x7fb1e064b990_0_0 .concat [ 1 1 1 1], L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0;
LS_0x7fb1e064b990_0_4 .concat [ 1 1 1 1], L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0;
LS_0x7fb1e064b990_0_8 .concat [ 1 1 1 1], L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0;
LS_0x7fb1e064b990_0_12 .concat [ 1 1 1 1], L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0;
LS_0x7fb1e064b990_0_16 .concat [ 1 1 1 1], L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0;
LS_0x7fb1e064b990_0_20 .concat [ 1 1 1 1], L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0, L_0x7fb1e064b8f0;
LS_0x7fb1e064b990_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064b990_0_0, LS_0x7fb1e064b990_0_4, LS_0x7fb1e064b990_0_8, LS_0x7fb1e064b990_0_12;
LS_0x7fb1e064b990_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064b990_0_16, LS_0x7fb1e064b990_0_20;
L_0x7fb1e064b990 .concat [ 16 8 0 0], LS_0x7fb1e064b990_1_0, LS_0x7fb1e064b990_1_4;
L_0x7fb1e064bb00 .concat [ 8 24 0 0], v0x7fb1e05b8630_0, L_0x7fb1e064b990;
L_0x7fb1e064be80 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e064c100 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064c2e0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064c6f0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064c790 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05be4c0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05bde70;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05be680 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05be790_0 .net "a", 31 0, L_0x7fb1e064c1a0;  alias, 1 drivers
v0x7fb1e05be850_0 .net "b", 31 0, L_0x7fb1e064c240;  alias, 1 drivers
v0x7fb1e05be8f0_0 .net "out", 31 0, L_0x7fb1e064c3d0;  alias, 1 drivers
L_0x7fb1e064c3d0 .arith/sum 32, L_0x7fb1e064c1a0, L_0x7fb1e064c240;
S_0x7fb1e05be990 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05bde70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05beb60 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05bece0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05bed70_0 .net "in", 31 0, L_0x7fb1e064c5d0;  alias, 1 drivers
v0x7fb1e05bee10_0 .var "in_reg", 31 0;
v0x7fb1e05beea0_0 .net "out", 31 0, v0x7fb1e05bee10_0;  alias, 1 drivers
v0x7fb1e05bef30_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05bf020 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05bde70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05bf1e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05bf3c0_0 .net "clk", 0 0, L_0x7fb1e064be80;  1 drivers
v0x7fb1e05bf470_0 .net "in", 7 0, v0x7fb1e0595eb0_0;  alias, 1 drivers
v0x7fb1e05bf510_0 .var "in_reg", 7 0;
v0x7fb1e05bf5a0_0 .net "out", 7 0, v0x7fb1e05bf510_0;  alias, 1 drivers
v0x7fb1e05bf630_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05bf380 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05bf3c0_0;
S_0x7fb1e05bf730 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05bde70;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05bf8f0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05bfa60_0 .net "a", 31 0, L_0x7fb1e064bb00;  alias, 1 drivers
v0x7fb1e05bfb20_0 .net "b", 31 0, L_0x7fb1e064b5f0;  alias, 1 drivers
v0x7fb1e05bfbc0_0 .net "out", 31 0, L_0x7fb1e064c1a0;  alias, 1 drivers
L_0x7fb1e064c1a0 .arith/mult 32, L_0x7fb1e064bb00, L_0x7fb1e064b5f0;
S_0x7fb1e05bfc60 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05bde70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05bfe60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05bffc0_0 .net "input_a", 31 0, v0x7fb1e0597060_0;  alias, 1 drivers
v0x7fb1e05c0070_0 .net "input_b", 31 0, v0x7fb1e05bee10_0;  alias, 1 drivers
v0x7fb1e05c0110_0 .net "result", 31 0, L_0x7fb1e064c240;  alias, 1 drivers
v0x7fb1e05c01a0_0 .net "select_bit", 0 0, L_0x7fb1e064c2e0;  1 drivers
L_0x7fb1e064c240 .functor MUXZ 32, v0x7fb1e0597060_0, v0x7fb1e05bee10_0, L_0x7fb1e064c2e0, C4<>;
S_0x7fb1e05c0260 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05bde70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05c0420 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c05a0_0 .net "input_a", 31 0, L_0x7fb1e064c3d0;  alias, 1 drivers
v0x7fb1e05c0670_0 .net "input_b", 31 0, v0x7fb1e0597060_0;  alias, 1 drivers
v0x7fb1e05c0700_0 .net "result", 31 0, L_0x7fb1e064c5d0;  alias, 1 drivers
v0x7fb1e05c07b0_0 .net "select_bit", 0 0, L_0x7fb1e064c830;  1 drivers
L_0x7fb1e064c5d0 .functor MUXZ 32, L_0x7fb1e064c3d0, v0x7fb1e0597060_0, L_0x7fb1e064c830, C4<>;
S_0x7fb1e05c0880 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05bde70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05c0a40 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c0bc0_0 .net "input_a", 7 0, v0x7fb1e05bf510_0;  alias, 1 drivers
v0x7fb1e05c0c90_0 .net "input_b", 7 0, v0x7fb1e0595eb0_0;  alias, 1 drivers
v0x7fb1e05c0d20_0 .net "result", 7 0, L_0x7fb1e064bf60;  alias, 1 drivers
v0x7fb1e05c0db0_0 .net "select_bit", 0 0, L_0x7fb1e064c100;  1 drivers
L_0x7fb1e064bf60 .functor MUXZ 8, v0x7fb1e05bf510_0, v0x7fb1e0595eb0_0, L_0x7fb1e064c100, C4<>;
S_0x7fb1e05c1ea0 .scope generate, "genblk1[5]" "genblk1[5]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e05be3d0 .param/l "i" 0 3 35, +C4<0101>;
S_0x7fb1e05c20d0 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05c22a0 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1e05c2340 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05c20d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05c2500 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c26a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c2740_0 .net "in", 7 0, L_0x7fb1e0672a40;  alias, 1 drivers
v0x7fb1e05c27e0_0 .var "in_reg", 7 0;
v0x7fb1e05c2870_0 .net "out", 7 0, v0x7fb1e05c27e0_0;  alias, 1 drivers
v0x7fb1e05c2900_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05c29f0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05c20d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05c2bc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c2d40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c2dd0_0 .net "in", 7 0, v0x7fb1e059b0e0_0;  alias, 1 drivers
v0x7fb1e05c2e70_0 .var "in_reg", 7 0;
v0x7fb1e05c2f00_0 .net "out", 7 0, v0x7fb1e05c2e70_0;  alias, 1 drivers
v0x7fb1e05c2f90_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05c3080 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05c20d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05c3240 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05c3280 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05c32c0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05c3300 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05c3340 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e064e040 .functor AND 1, L_0x7fb1e064df00, L_0x7fb1e064dfa0, C4<1>, C4<1>;
v0x7fb1e05c6070_0 .net *"_ivl_1", 0 0, L_0x7fb1e064ca80;  1 drivers
v0x7fb1e05c6130_0 .net *"_ivl_19", 0 0, L_0x7fb1e064df00;  1 drivers
v0x7fb1e05c61d0_0 .net *"_ivl_2", 23 0, L_0x7fb1e064cb60;  1 drivers
v0x7fb1e05c6280_0 .net *"_ivl_21", 0 0, L_0x7fb1e064dfa0;  1 drivers
v0x7fb1e05c6330_0 .net *"_ivl_7", 0 0, L_0x7fb1e064d090;  1 drivers
v0x7fb1e05c6420_0 .net *"_ivl_8", 23 0, L_0x7fb1e064d130;  1 drivers
v0x7fb1e05c64d0_0 .net "a_in", 31 0, L_0x7fb1e064d2a0;  1 drivers
v0x7fb1e05c6570_0 .net "act_data_in", 7 0, L_0x7fb1e0672a40;  alias, 1 drivers
v0x7fb1e05c6620_0 .net "add_in", 31 0, L_0x7fb1e064da50;  1 drivers
v0x7fb1e05c6730_0 .net "add_out", 31 0, L_0x7fb1e064dbe0;  1 drivers
v0x7fb1e05c6810_0 .net "buffer_in", 31 0, L_0x7fb1e064dde0;  1 drivers
v0x7fb1e05c68e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c6970_0 .net "mul_out", 31 0, L_0x7fb1e064d9b0;  1 drivers
v0x7fb1e05c6a40_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05c6ad0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05c6b60_0 .net "result_in", 31 0, v0x7fb1e059c290_0;  alias, 1 drivers
v0x7fb1e05c6bf0_0 .net "result_out", 31 0, v0x7fb1e05c4020_0;  alias, 1 drivers
v0x7fb1e05c6dc0_0 .net "w_in", 31 0, L_0x7fb1e064cd90;  1 drivers
v0x7fb1e05c6e50_0 .net "w_load", 7 0, v0x7fb1e05c4720_0;  1 drivers
v0x7fb1e05c6ee0_0 .net "w_mux", 7 0, L_0x7fb1e064d770;  1 drivers
v0x7fb1e05c6f70_0 .net "wgt_data_in", 7 0, v0x7fb1e059b0e0_0;  alias, 1 drivers
L_0x7fb1e064ca80 .part L_0x7fb1e064d770, 7, 1;
LS_0x7fb1e064cb60_0_0 .concat [ 1 1 1 1], L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80;
LS_0x7fb1e064cb60_0_4 .concat [ 1 1 1 1], L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80;
LS_0x7fb1e064cb60_0_8 .concat [ 1 1 1 1], L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80;
LS_0x7fb1e064cb60_0_12 .concat [ 1 1 1 1], L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80;
LS_0x7fb1e064cb60_0_16 .concat [ 1 1 1 1], L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80;
LS_0x7fb1e064cb60_0_20 .concat [ 1 1 1 1], L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80, L_0x7fb1e064ca80;
LS_0x7fb1e064cb60_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064cb60_0_0, LS_0x7fb1e064cb60_0_4, LS_0x7fb1e064cb60_0_8, LS_0x7fb1e064cb60_0_12;
LS_0x7fb1e064cb60_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064cb60_0_16, LS_0x7fb1e064cb60_0_20;
L_0x7fb1e064cb60 .concat [ 16 8 0 0], LS_0x7fb1e064cb60_1_0, LS_0x7fb1e064cb60_1_4;
L_0x7fb1e064cd90 .concat [ 8 24 0 0], L_0x7fb1e064d770, L_0x7fb1e064cb60;
L_0x7fb1e064d090 .part L_0x7fb1e0672a40, 7, 1;
LS_0x7fb1e064d130_0_0 .concat [ 1 1 1 1], L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090;
LS_0x7fb1e064d130_0_4 .concat [ 1 1 1 1], L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090;
LS_0x7fb1e064d130_0_8 .concat [ 1 1 1 1], L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090;
LS_0x7fb1e064d130_0_12 .concat [ 1 1 1 1], L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090;
LS_0x7fb1e064d130_0_16 .concat [ 1 1 1 1], L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090;
LS_0x7fb1e064d130_0_20 .concat [ 1 1 1 1], L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090, L_0x7fb1e064d090;
LS_0x7fb1e064d130_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064d130_0_0, LS_0x7fb1e064d130_0_4, LS_0x7fb1e064d130_0_8, LS_0x7fb1e064d130_0_12;
LS_0x7fb1e064d130_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064d130_0_16, LS_0x7fb1e064d130_0_20;
L_0x7fb1e064d130 .concat [ 16 8 0 0], LS_0x7fb1e064d130_1_0, LS_0x7fb1e064d130_1_4;
L_0x7fb1e064d2a0 .concat [ 8 24 0 0], L_0x7fb1e0672a40, L_0x7fb1e064d130;
L_0x7fb1e064d690 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e064d910 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064daf0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064df00 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064dfa0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05c36d0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05c3080;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05c3890 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c39a0_0 .net "a", 31 0, L_0x7fb1e064d9b0;  alias, 1 drivers
v0x7fb1e05c3a60_0 .net "b", 31 0, L_0x7fb1e064da50;  alias, 1 drivers
v0x7fb1e05c3b00_0 .net "out", 31 0, L_0x7fb1e064dbe0;  alias, 1 drivers
L_0x7fb1e064dbe0 .arith/sum 32, L_0x7fb1e064d9b0, L_0x7fb1e064da50;
S_0x7fb1e05c3ba0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05c3080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05c3d70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c3ef0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c3f80_0 .net "in", 31 0, L_0x7fb1e064dde0;  alias, 1 drivers
v0x7fb1e05c4020_0 .var "in_reg", 31 0;
v0x7fb1e05c40b0_0 .net "out", 31 0, v0x7fb1e05c4020_0;  alias, 1 drivers
v0x7fb1e05c4140_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05c4230 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05c3080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05c43f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c45d0_0 .net "clk", 0 0, L_0x7fb1e064d690;  1 drivers
v0x7fb1e05c4680_0 .net "in", 7 0, v0x7fb1e059b0e0_0;  alias, 1 drivers
v0x7fb1e05c4720_0 .var "in_reg", 7 0;
v0x7fb1e05c47b0_0 .net "out", 7 0, v0x7fb1e05c4720_0;  alias, 1 drivers
v0x7fb1e05c4840_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05c4590 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05c45d0_0;
S_0x7fb1e05c4940 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05c3080;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05c4b00 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c4c70_0 .net "a", 31 0, L_0x7fb1e064d2a0;  alias, 1 drivers
v0x7fb1e05c4d30_0 .net "b", 31 0, L_0x7fb1e064cd90;  alias, 1 drivers
v0x7fb1e05c4dd0_0 .net "out", 31 0, L_0x7fb1e064d9b0;  alias, 1 drivers
L_0x7fb1e064d9b0 .arith/mult 32, L_0x7fb1e064d2a0, L_0x7fb1e064cd90;
S_0x7fb1e05c4e70 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05c3080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05c5070 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c51d0_0 .net "input_a", 31 0, v0x7fb1e059c290_0;  alias, 1 drivers
v0x7fb1e05c5280_0 .net "input_b", 31 0, v0x7fb1e05c4020_0;  alias, 1 drivers
v0x7fb1e05c5320_0 .net "result", 31 0, L_0x7fb1e064da50;  alias, 1 drivers
v0x7fb1e05c53b0_0 .net "select_bit", 0 0, L_0x7fb1e064daf0;  1 drivers
L_0x7fb1e064da50 .functor MUXZ 32, v0x7fb1e059c290_0, v0x7fb1e05c4020_0, L_0x7fb1e064daf0, C4<>;
S_0x7fb1e05c5470 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05c3080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05c5630 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c57b0_0 .net "input_a", 31 0, L_0x7fb1e064dbe0;  alias, 1 drivers
v0x7fb1e05c5880_0 .net "input_b", 31 0, v0x7fb1e059c290_0;  alias, 1 drivers
v0x7fb1e05c5910_0 .net "result", 31 0, L_0x7fb1e064dde0;  alias, 1 drivers
v0x7fb1e05c59c0_0 .net "select_bit", 0 0, L_0x7fb1e064e040;  1 drivers
L_0x7fb1e064dde0 .functor MUXZ 32, L_0x7fb1e064dbe0, v0x7fb1e059c290_0, L_0x7fb1e064e040, C4<>;
S_0x7fb1e05c5a90 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05c3080;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05c5c50 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c5dd0_0 .net "input_a", 7 0, v0x7fb1e05c4720_0;  alias, 1 drivers
v0x7fb1e05c5ea0_0 .net "input_b", 7 0, v0x7fb1e059b0e0_0;  alias, 1 drivers
v0x7fb1e05c5f30_0 .net "result", 7 0, L_0x7fb1e064d770;  alias, 1 drivers
v0x7fb1e05c5fc0_0 .net "select_bit", 0 0, L_0x7fb1e064d910;  1 drivers
L_0x7fb1e064d770 .functor MUXZ 8, v0x7fb1e05c4720_0, v0x7fb1e059b0e0_0, L_0x7fb1e064d910, C4<>;
S_0x7fb1e05c70a0 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05c35e0 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1e05c72d0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05c70a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05c7490 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c7630_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c76d0_0 .net "in", 7 0, v0x7fb1e05c27e0_0;  alias, 1 drivers
v0x7fb1e05c7770_0 .var "in_reg", 7 0;
v0x7fb1e05c7800_0 .net "out", 7 0, v0x7fb1e05c7770_0;  alias, 1 drivers
v0x7fb1e05c7890_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05c7980 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05c70a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05c7b50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c7cd0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c7d60_0 .net "in", 7 0, v0x7fb1e059fe70_0;  alias, 1 drivers
v0x7fb1e05c7e00_0 .var "in_reg", 7 0;
v0x7fb1e05c7e90_0 .net "out", 7 0, v0x7fb1e05c7e00_0;  alias, 1 drivers
v0x7fb1e05c7f20_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05c8010 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05c70a0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05c81d0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05c8210 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05c8250 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05c8290 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05c82d0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e064f7e0 .functor AND 1, L_0x7fb1e064f6a0, L_0x7fb1e064f740, C4<1>, C4<1>;
v0x7fb1e05cb000_0 .net *"_ivl_1", 0 0, L_0x7fb1e064e310;  1 drivers
v0x7fb1e05cb0c0_0 .net *"_ivl_19", 0 0, L_0x7fb1e064f6a0;  1 drivers
v0x7fb1e05cb160_0 .net *"_ivl_2", 23 0, L_0x7fb1e064e3b0;  1 drivers
v0x7fb1e05cb210_0 .net *"_ivl_21", 0 0, L_0x7fb1e064f740;  1 drivers
v0x7fb1e05cb2c0_0 .net *"_ivl_7", 0 0, L_0x7fb1e064e8a0;  1 drivers
v0x7fb1e05cb3b0_0 .net *"_ivl_8", 23 0, L_0x7fb1e064e940;  1 drivers
v0x7fb1e05cb460_0 .net "a_in", 31 0, L_0x7fb1e064eab0;  1 drivers
v0x7fb1e05cb500_0 .net "act_data_in", 7 0, v0x7fb1e05c27e0_0;  alias, 1 drivers
v0x7fb1e05cb5d0_0 .net "add_in", 31 0, L_0x7fb1e064f1f0;  1 drivers
v0x7fb1e05cb6e0_0 .net "add_out", 31 0, L_0x7fb1e064f380;  1 drivers
v0x7fb1e05cb7b0_0 .net "buffer_in", 31 0, L_0x7fb1e064f580;  1 drivers
v0x7fb1e05cb880_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05cb910_0 .net "mul_out", 31 0, L_0x7fb1e064f150;  1 drivers
v0x7fb1e05cb9e0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05cba70_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05cbb00_0 .net "result_in", 31 0, v0x7fb1e05a1020_0;  alias, 1 drivers
v0x7fb1e05cbb90_0 .net "result_out", 31 0, v0x7fb1e05c8fb0_0;  alias, 1 drivers
v0x7fb1e05cbd60_0 .net "w_in", 31 0, L_0x7fb1e064e5a0;  1 drivers
v0x7fb1e05cbdf0_0 .net "w_load", 7 0, v0x7fb1e05c96b0_0;  1 drivers
v0x7fb1e05cbe80_0 .net "w_mux", 7 0, L_0x7fb1e064ef10;  1 drivers
v0x7fb1e05cbf10_0 .net "wgt_data_in", 7 0, v0x7fb1e059fe70_0;  alias, 1 drivers
L_0x7fb1e064e310 .part L_0x7fb1e064ef10, 7, 1;
LS_0x7fb1e064e3b0_0_0 .concat [ 1 1 1 1], L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310;
LS_0x7fb1e064e3b0_0_4 .concat [ 1 1 1 1], L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310;
LS_0x7fb1e064e3b0_0_8 .concat [ 1 1 1 1], L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310;
LS_0x7fb1e064e3b0_0_12 .concat [ 1 1 1 1], L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310;
LS_0x7fb1e064e3b0_0_16 .concat [ 1 1 1 1], L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310;
LS_0x7fb1e064e3b0_0_20 .concat [ 1 1 1 1], L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310, L_0x7fb1e064e310;
LS_0x7fb1e064e3b0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064e3b0_0_0, LS_0x7fb1e064e3b0_0_4, LS_0x7fb1e064e3b0_0_8, LS_0x7fb1e064e3b0_0_12;
LS_0x7fb1e064e3b0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064e3b0_0_16, LS_0x7fb1e064e3b0_0_20;
L_0x7fb1e064e3b0 .concat [ 16 8 0 0], LS_0x7fb1e064e3b0_1_0, LS_0x7fb1e064e3b0_1_4;
L_0x7fb1e064e5a0 .concat [ 8 24 0 0], L_0x7fb1e064ef10, L_0x7fb1e064e3b0;
L_0x7fb1e064e8a0 .part v0x7fb1e05c27e0_0, 7, 1;
LS_0x7fb1e064e940_0_0 .concat [ 1 1 1 1], L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0;
LS_0x7fb1e064e940_0_4 .concat [ 1 1 1 1], L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0;
LS_0x7fb1e064e940_0_8 .concat [ 1 1 1 1], L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0;
LS_0x7fb1e064e940_0_12 .concat [ 1 1 1 1], L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0;
LS_0x7fb1e064e940_0_16 .concat [ 1 1 1 1], L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0;
LS_0x7fb1e064e940_0_20 .concat [ 1 1 1 1], L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0, L_0x7fb1e064e8a0;
LS_0x7fb1e064e940_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064e940_0_0, LS_0x7fb1e064e940_0_4, LS_0x7fb1e064e940_0_8, LS_0x7fb1e064e940_0_12;
LS_0x7fb1e064e940_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064e940_0_16, LS_0x7fb1e064e940_0_20;
L_0x7fb1e064e940 .concat [ 16 8 0 0], LS_0x7fb1e064e940_1_0, LS_0x7fb1e064e940_1_4;
L_0x7fb1e064eab0 .concat [ 8 24 0 0], v0x7fb1e05c27e0_0, L_0x7fb1e064e940;
L_0x7fb1e064ee30 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e064f0b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064f290 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064f6a0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e064f740 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05c8660 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05c8010;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05c8820 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c8930_0 .net "a", 31 0, L_0x7fb1e064f150;  alias, 1 drivers
v0x7fb1e05c89f0_0 .net "b", 31 0, L_0x7fb1e064f1f0;  alias, 1 drivers
v0x7fb1e05c8a90_0 .net "out", 31 0, L_0x7fb1e064f380;  alias, 1 drivers
L_0x7fb1e064f380 .arith/sum 32, L_0x7fb1e064f150, L_0x7fb1e064f1f0;
S_0x7fb1e05c8b30 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05c8010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05c8d00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c8e80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05c8f10_0 .net "in", 31 0, L_0x7fb1e064f580;  alias, 1 drivers
v0x7fb1e05c8fb0_0 .var "in_reg", 31 0;
v0x7fb1e05c9040_0 .net "out", 31 0, v0x7fb1e05c8fb0_0;  alias, 1 drivers
v0x7fb1e05c90d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05c91c0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05c8010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05c9380 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05c9560_0 .net "clk", 0 0, L_0x7fb1e064ee30;  1 drivers
v0x7fb1e05c9610_0 .net "in", 7 0, v0x7fb1e059fe70_0;  alias, 1 drivers
v0x7fb1e05c96b0_0 .var "in_reg", 7 0;
v0x7fb1e05c9740_0 .net "out", 7 0, v0x7fb1e05c96b0_0;  alias, 1 drivers
v0x7fb1e05c97d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05c9520 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05c9560_0;
S_0x7fb1e05c98d0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05c8010;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05c9a90 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05c9c00_0 .net "a", 31 0, L_0x7fb1e064eab0;  alias, 1 drivers
v0x7fb1e05c9cc0_0 .net "b", 31 0, L_0x7fb1e064e5a0;  alias, 1 drivers
v0x7fb1e05c9d60_0 .net "out", 31 0, L_0x7fb1e064f150;  alias, 1 drivers
L_0x7fb1e064f150 .arith/mult 32, L_0x7fb1e064eab0, L_0x7fb1e064e5a0;
S_0x7fb1e05c9e00 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05c8010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05ca000 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ca160_0 .net "input_a", 31 0, v0x7fb1e05a1020_0;  alias, 1 drivers
v0x7fb1e05ca210_0 .net "input_b", 31 0, v0x7fb1e05c8fb0_0;  alias, 1 drivers
v0x7fb1e05ca2b0_0 .net "result", 31 0, L_0x7fb1e064f1f0;  alias, 1 drivers
v0x7fb1e05ca340_0 .net "select_bit", 0 0, L_0x7fb1e064f290;  1 drivers
L_0x7fb1e064f1f0 .functor MUXZ 32, v0x7fb1e05a1020_0, v0x7fb1e05c8fb0_0, L_0x7fb1e064f290, C4<>;
S_0x7fb1e05ca400 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05c8010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05ca5c0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ca740_0 .net "input_a", 31 0, L_0x7fb1e064f380;  alias, 1 drivers
v0x7fb1e05ca810_0 .net "input_b", 31 0, v0x7fb1e05a1020_0;  alias, 1 drivers
v0x7fb1e05ca8a0_0 .net "result", 31 0, L_0x7fb1e064f580;  alias, 1 drivers
v0x7fb1e05ca950_0 .net "select_bit", 0 0, L_0x7fb1e064f7e0;  1 drivers
L_0x7fb1e064f580 .functor MUXZ 32, L_0x7fb1e064f380, v0x7fb1e05a1020_0, L_0x7fb1e064f7e0, C4<>;
S_0x7fb1e05caa20 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05c8010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05cabe0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05cad60_0 .net "input_a", 7 0, v0x7fb1e05c96b0_0;  alias, 1 drivers
v0x7fb1e05cae30_0 .net "input_b", 7 0, v0x7fb1e059fe70_0;  alias, 1 drivers
v0x7fb1e05caec0_0 .net "result", 7 0, L_0x7fb1e064ef10;  alias, 1 drivers
v0x7fb1e05caf50_0 .net "select_bit", 0 0, L_0x7fb1e064f0b0;  1 drivers
L_0x7fb1e064ef10 .functor MUXZ 8, v0x7fb1e05c96b0_0, v0x7fb1e059fe70_0, L_0x7fb1e064f0b0, C4<>;
S_0x7fb1e05cc040 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05c8570 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e05cc280 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05cc040;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05cc440 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05cc5e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05cc680_0 .net "in", 7 0, v0x7fb1e05c7770_0;  alias, 1 drivers
v0x7fb1e05cc720_0 .var "in_reg", 7 0;
v0x7fb1e05cc7b0_0 .net "out", 7 0, v0x7fb1e05cc720_0;  alias, 1 drivers
v0x7fb1e05cc840_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05cc930 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05cc040;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ccb00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ccc80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ccd10_0 .net "in", 7 0, v0x7fb1e05a4e20_0;  alias, 1 drivers
v0x7fb1e05ccdb0_0 .var "in_reg", 7 0;
v0x7fb1e05cce40_0 .net "out", 7 0, v0x7fb1e05ccdb0_0;  alias, 1 drivers
v0x7fb1e05cced0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05ccfc0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05cc040;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05cd180 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05cd1c0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05cd200 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05cd240 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05cd280 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0650f80 .functor AND 1, L_0x7fb1e0650e40, L_0x7fb1e0650ee0, C4<1>, C4<1>;
v0x7fb1e05cffb0_0 .net *"_ivl_1", 0 0, L_0x7fb1e064fab0;  1 drivers
v0x7fb1e05d0070_0 .net *"_ivl_19", 0 0, L_0x7fb1e0650e40;  1 drivers
v0x7fb1e05d0110_0 .net *"_ivl_2", 23 0, L_0x7fb1e064fb50;  1 drivers
v0x7fb1e05d01c0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0650ee0;  1 drivers
v0x7fb1e05d0270_0 .net *"_ivl_7", 0 0, L_0x7fb1e0650040;  1 drivers
v0x7fb1e05d0360_0 .net *"_ivl_8", 23 0, L_0x7fb1e06500e0;  1 drivers
v0x7fb1e05d0410_0 .net "a_in", 31 0, L_0x7fb1e0650250;  1 drivers
v0x7fb1e05d04b0_0 .net "act_data_in", 7 0, v0x7fb1e05c7770_0;  alias, 1 drivers
v0x7fb1e05d0580_0 .net "add_in", 31 0, L_0x7fb1e0650990;  1 drivers
v0x7fb1e05d0690_0 .net "add_out", 31 0, L_0x7fb1e0650b20;  1 drivers
v0x7fb1e05d0760_0 .net "buffer_in", 31 0, L_0x7fb1e0650d20;  1 drivers
v0x7fb1e05d0830_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d08c0_0 .net "mul_out", 31 0, L_0x7fb1e06508f0;  1 drivers
v0x7fb1e05d0990_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05d0a20_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05d0ab0_0 .net "result_in", 31 0, v0x7fb1e05a5fd0_0;  alias, 1 drivers
v0x7fb1e05d0b40_0 .net "result_out", 31 0, v0x7fb1e05cdf60_0;  alias, 1 drivers
v0x7fb1e05d0d10_0 .net "w_in", 31 0, L_0x7fb1e064fd40;  1 drivers
v0x7fb1e05d0da0_0 .net "w_load", 7 0, v0x7fb1e05ce660_0;  1 drivers
v0x7fb1e05d0e30_0 .net "w_mux", 7 0, L_0x7fb1e06506b0;  1 drivers
v0x7fb1e05d0ec0_0 .net "wgt_data_in", 7 0, v0x7fb1e05a4e20_0;  alias, 1 drivers
L_0x7fb1e064fab0 .part L_0x7fb1e06506b0, 7, 1;
LS_0x7fb1e064fb50_0_0 .concat [ 1 1 1 1], L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0;
LS_0x7fb1e064fb50_0_4 .concat [ 1 1 1 1], L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0;
LS_0x7fb1e064fb50_0_8 .concat [ 1 1 1 1], L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0;
LS_0x7fb1e064fb50_0_12 .concat [ 1 1 1 1], L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0;
LS_0x7fb1e064fb50_0_16 .concat [ 1 1 1 1], L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0;
LS_0x7fb1e064fb50_0_20 .concat [ 1 1 1 1], L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0, L_0x7fb1e064fab0;
LS_0x7fb1e064fb50_1_0 .concat [ 4 4 4 4], LS_0x7fb1e064fb50_0_0, LS_0x7fb1e064fb50_0_4, LS_0x7fb1e064fb50_0_8, LS_0x7fb1e064fb50_0_12;
LS_0x7fb1e064fb50_1_4 .concat [ 4 4 0 0], LS_0x7fb1e064fb50_0_16, LS_0x7fb1e064fb50_0_20;
L_0x7fb1e064fb50 .concat [ 16 8 0 0], LS_0x7fb1e064fb50_1_0, LS_0x7fb1e064fb50_1_4;
L_0x7fb1e064fd40 .concat [ 8 24 0 0], L_0x7fb1e06506b0, L_0x7fb1e064fb50;
L_0x7fb1e0650040 .part v0x7fb1e05c7770_0, 7, 1;
LS_0x7fb1e06500e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040;
LS_0x7fb1e06500e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040;
LS_0x7fb1e06500e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040;
LS_0x7fb1e06500e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040;
LS_0x7fb1e06500e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040;
LS_0x7fb1e06500e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040, L_0x7fb1e0650040;
LS_0x7fb1e06500e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06500e0_0_0, LS_0x7fb1e06500e0_0_4, LS_0x7fb1e06500e0_0_8, LS_0x7fb1e06500e0_0_12;
LS_0x7fb1e06500e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06500e0_0_16, LS_0x7fb1e06500e0_0_20;
L_0x7fb1e06500e0 .concat [ 16 8 0 0], LS_0x7fb1e06500e0_1_0, LS_0x7fb1e06500e0_1_4;
L_0x7fb1e0650250 .concat [ 8 24 0 0], v0x7fb1e05c7770_0, L_0x7fb1e06500e0;
L_0x7fb1e06505d0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0650850 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0650a30 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0650e40 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0650ee0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05cd610 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05ccfc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05cd7d0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05cd8e0_0 .net "a", 31 0, L_0x7fb1e06508f0;  alias, 1 drivers
v0x7fb1e05cd9a0_0 .net "b", 31 0, L_0x7fb1e0650990;  alias, 1 drivers
v0x7fb1e05cda40_0 .net "out", 31 0, L_0x7fb1e0650b20;  alias, 1 drivers
L_0x7fb1e0650b20 .arith/sum 32, L_0x7fb1e06508f0, L_0x7fb1e0650990;
S_0x7fb1e05cdae0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05ccfc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05cdcb0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05cde30_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05cdec0_0 .net "in", 31 0, L_0x7fb1e0650d20;  alias, 1 drivers
v0x7fb1e05cdf60_0 .var "in_reg", 31 0;
v0x7fb1e05cdff0_0 .net "out", 31 0, v0x7fb1e05cdf60_0;  alias, 1 drivers
v0x7fb1e05ce080_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05ce170 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05ccfc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ce330 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ce510_0 .net "clk", 0 0, L_0x7fb1e06505d0;  1 drivers
v0x7fb1e05ce5c0_0 .net "in", 7 0, v0x7fb1e05a4e20_0;  alias, 1 drivers
v0x7fb1e05ce660_0 .var "in_reg", 7 0;
v0x7fb1e05ce6f0_0 .net "out", 7 0, v0x7fb1e05ce660_0;  alias, 1 drivers
v0x7fb1e05ce780_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05ce4d0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05ce510_0;
S_0x7fb1e05ce880 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05ccfc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05cea40 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05cebb0_0 .net "a", 31 0, L_0x7fb1e0650250;  alias, 1 drivers
v0x7fb1e05cec70_0 .net "b", 31 0, L_0x7fb1e064fd40;  alias, 1 drivers
v0x7fb1e05ced10_0 .net "out", 31 0, L_0x7fb1e06508f0;  alias, 1 drivers
L_0x7fb1e06508f0 .arith/mult 32, L_0x7fb1e0650250, L_0x7fb1e064fd40;
S_0x7fb1e05cedb0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05ccfc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05cefb0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05cf110_0 .net "input_a", 31 0, v0x7fb1e05a5fd0_0;  alias, 1 drivers
v0x7fb1e05cf1c0_0 .net "input_b", 31 0, v0x7fb1e05cdf60_0;  alias, 1 drivers
v0x7fb1e05cf260_0 .net "result", 31 0, L_0x7fb1e0650990;  alias, 1 drivers
v0x7fb1e05cf2f0_0 .net "select_bit", 0 0, L_0x7fb1e0650a30;  1 drivers
L_0x7fb1e0650990 .functor MUXZ 32, v0x7fb1e05a5fd0_0, v0x7fb1e05cdf60_0, L_0x7fb1e0650a30, C4<>;
S_0x7fb1e05cf3b0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05ccfc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05cf570 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05cf6f0_0 .net "input_a", 31 0, L_0x7fb1e0650b20;  alias, 1 drivers
v0x7fb1e05cf7c0_0 .net "input_b", 31 0, v0x7fb1e05a5fd0_0;  alias, 1 drivers
v0x7fb1e05cf850_0 .net "result", 31 0, L_0x7fb1e0650d20;  alias, 1 drivers
v0x7fb1e05cf900_0 .net "select_bit", 0 0, L_0x7fb1e0650f80;  1 drivers
L_0x7fb1e0650d20 .functor MUXZ 32, L_0x7fb1e0650b20, v0x7fb1e05a5fd0_0, L_0x7fb1e0650f80, C4<>;
S_0x7fb1e05cf9d0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05ccfc0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05cfb90 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05cfd10_0 .net "input_a", 7 0, v0x7fb1e05ce660_0;  alias, 1 drivers
v0x7fb1e05cfde0_0 .net "input_b", 7 0, v0x7fb1e05a4e20_0;  alias, 1 drivers
v0x7fb1e05cfe70_0 .net "result", 7 0, L_0x7fb1e06506b0;  alias, 1 drivers
v0x7fb1e05cff00_0 .net "select_bit", 0 0, L_0x7fb1e0650850;  1 drivers
L_0x7fb1e06506b0 .functor MUXZ 8, v0x7fb1e05ce660_0, v0x7fb1e05a4e20_0, L_0x7fb1e0650850, C4<>;
S_0x7fb1e05d0ff0 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05cd520 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e05d1220 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05d0ff0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05d13e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d1580_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d1620_0 .net "in", 7 0, v0x7fb1e05cc720_0;  alias, 1 drivers
v0x7fb1e05d16c0_0 .var "in_reg", 7 0;
v0x7fb1e05d1750_0 .net "out", 7 0, v0x7fb1e05d16c0_0;  alias, 1 drivers
v0x7fb1e05d17e0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05d18d0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05d0ff0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05d1aa0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d1c20_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d1cb0_0 .net "in", 7 0, v0x7fb1e05a9dc0_0;  alias, 1 drivers
v0x7fb1e05d1d50_0 .var "in_reg", 7 0;
v0x7fb1e05d1de0_0 .net "out", 7 0, v0x7fb1e05d1d50_0;  alias, 1 drivers
v0x7fb1e05d1e70_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05d1f60 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05d0ff0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05d2120 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05d2160 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05d21a0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05d21e0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05d2220 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0652720 .functor AND 1, L_0x7fb1e06525e0, L_0x7fb1e0652680, C4<1>, C4<1>;
v0x7fb1e05d4f50_0 .net *"_ivl_1", 0 0, L_0x7fb1e0651250;  1 drivers
v0x7fb1e05d5010_0 .net *"_ivl_19", 0 0, L_0x7fb1e06525e0;  1 drivers
v0x7fb1e05d50b0_0 .net *"_ivl_2", 23 0, L_0x7fb1e06512f0;  1 drivers
v0x7fb1e05d5160_0 .net *"_ivl_21", 0 0, L_0x7fb1e0652680;  1 drivers
v0x7fb1e05d5210_0 .net *"_ivl_7", 0 0, L_0x7fb1e06517e0;  1 drivers
v0x7fb1e05d5300_0 .net *"_ivl_8", 23 0, L_0x7fb1e0651880;  1 drivers
v0x7fb1e05d53b0_0 .net "a_in", 31 0, L_0x7fb1e06519f0;  1 drivers
v0x7fb1e05d5450_0 .net "act_data_in", 7 0, v0x7fb1e05cc720_0;  alias, 1 drivers
v0x7fb1e05d5520_0 .net "add_in", 31 0, L_0x7fb1e0652130;  1 drivers
v0x7fb1e05d5630_0 .net "add_out", 31 0, L_0x7fb1e06522c0;  1 drivers
v0x7fb1e05d5700_0 .net "buffer_in", 31 0, L_0x7fb1e06524c0;  1 drivers
v0x7fb1e05d57d0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d5860_0 .net "mul_out", 31 0, L_0x7fb1e0652090;  1 drivers
v0x7fb1e05d5930_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05d59c0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05d5a50_0 .net "result_in", 31 0, v0x7fb1e05aaf70_0;  alias, 1 drivers
v0x7fb1e05d5ae0_0 .net "result_out", 31 0, v0x7fb1e05d2f00_0;  alias, 1 drivers
v0x7fb1e05d5cb0_0 .net "w_in", 31 0, L_0x7fb1e06514e0;  1 drivers
v0x7fb1e05d5d40_0 .net "w_load", 7 0, v0x7fb1e05d3600_0;  1 drivers
v0x7fb1e05d5dd0_0 .net "w_mux", 7 0, L_0x7fb1e0651e50;  1 drivers
v0x7fb1e05d5e60_0 .net "wgt_data_in", 7 0, v0x7fb1e05a9dc0_0;  alias, 1 drivers
L_0x7fb1e0651250 .part L_0x7fb1e0651e50, 7, 1;
LS_0x7fb1e06512f0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250;
LS_0x7fb1e06512f0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250;
LS_0x7fb1e06512f0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250;
LS_0x7fb1e06512f0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250;
LS_0x7fb1e06512f0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250;
LS_0x7fb1e06512f0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250, L_0x7fb1e0651250;
LS_0x7fb1e06512f0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06512f0_0_0, LS_0x7fb1e06512f0_0_4, LS_0x7fb1e06512f0_0_8, LS_0x7fb1e06512f0_0_12;
LS_0x7fb1e06512f0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06512f0_0_16, LS_0x7fb1e06512f0_0_20;
L_0x7fb1e06512f0 .concat [ 16 8 0 0], LS_0x7fb1e06512f0_1_0, LS_0x7fb1e06512f0_1_4;
L_0x7fb1e06514e0 .concat [ 8 24 0 0], L_0x7fb1e0651e50, L_0x7fb1e06512f0;
L_0x7fb1e06517e0 .part v0x7fb1e05cc720_0, 7, 1;
LS_0x7fb1e0651880_0_0 .concat [ 1 1 1 1], L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0;
LS_0x7fb1e0651880_0_4 .concat [ 1 1 1 1], L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0;
LS_0x7fb1e0651880_0_8 .concat [ 1 1 1 1], L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0;
LS_0x7fb1e0651880_0_12 .concat [ 1 1 1 1], L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0;
LS_0x7fb1e0651880_0_16 .concat [ 1 1 1 1], L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0;
LS_0x7fb1e0651880_0_20 .concat [ 1 1 1 1], L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0, L_0x7fb1e06517e0;
LS_0x7fb1e0651880_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0651880_0_0, LS_0x7fb1e0651880_0_4, LS_0x7fb1e0651880_0_8, LS_0x7fb1e0651880_0_12;
LS_0x7fb1e0651880_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0651880_0_16, LS_0x7fb1e0651880_0_20;
L_0x7fb1e0651880 .concat [ 16 8 0 0], LS_0x7fb1e0651880_1_0, LS_0x7fb1e0651880_1_4;
L_0x7fb1e06519f0 .concat [ 8 24 0 0], v0x7fb1e05cc720_0, L_0x7fb1e0651880;
L_0x7fb1e0651d70 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0651ff0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06521d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06525e0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0652680 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05d25b0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05d1f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05d2770 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d2880_0 .net "a", 31 0, L_0x7fb1e0652090;  alias, 1 drivers
v0x7fb1e05d2940_0 .net "b", 31 0, L_0x7fb1e0652130;  alias, 1 drivers
v0x7fb1e05d29e0_0 .net "out", 31 0, L_0x7fb1e06522c0;  alias, 1 drivers
L_0x7fb1e06522c0 .arith/sum 32, L_0x7fb1e0652090, L_0x7fb1e0652130;
S_0x7fb1e05d2a80 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05d1f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05d2c50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d2dd0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d2e60_0 .net "in", 31 0, L_0x7fb1e06524c0;  alias, 1 drivers
v0x7fb1e05d2f00_0 .var "in_reg", 31 0;
v0x7fb1e05d2f90_0 .net "out", 31 0, v0x7fb1e05d2f00_0;  alias, 1 drivers
v0x7fb1e05d3020_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05d3110 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05d1f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05d32d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d34b0_0 .net "clk", 0 0, L_0x7fb1e0651d70;  1 drivers
v0x7fb1e05d3560_0 .net "in", 7 0, v0x7fb1e05a9dc0_0;  alias, 1 drivers
v0x7fb1e05d3600_0 .var "in_reg", 7 0;
v0x7fb1e05d3690_0 .net "out", 7 0, v0x7fb1e05d3600_0;  alias, 1 drivers
v0x7fb1e05d3720_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05d3470 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05d34b0_0;
S_0x7fb1e05d3820 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05d1f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05d39e0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d3b50_0 .net "a", 31 0, L_0x7fb1e06519f0;  alias, 1 drivers
v0x7fb1e05d3c10_0 .net "b", 31 0, L_0x7fb1e06514e0;  alias, 1 drivers
v0x7fb1e05d3cb0_0 .net "out", 31 0, L_0x7fb1e0652090;  alias, 1 drivers
L_0x7fb1e0652090 .arith/mult 32, L_0x7fb1e06519f0, L_0x7fb1e06514e0;
S_0x7fb1e05d3d50 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05d1f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05d3f50 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d40b0_0 .net "input_a", 31 0, v0x7fb1e05aaf70_0;  alias, 1 drivers
v0x7fb1e05d4160_0 .net "input_b", 31 0, v0x7fb1e05d2f00_0;  alias, 1 drivers
v0x7fb1e05d4200_0 .net "result", 31 0, L_0x7fb1e0652130;  alias, 1 drivers
v0x7fb1e05d4290_0 .net "select_bit", 0 0, L_0x7fb1e06521d0;  1 drivers
L_0x7fb1e0652130 .functor MUXZ 32, v0x7fb1e05aaf70_0, v0x7fb1e05d2f00_0, L_0x7fb1e06521d0, C4<>;
S_0x7fb1e05d4350 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05d1f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05d4510 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d4690_0 .net "input_a", 31 0, L_0x7fb1e06522c0;  alias, 1 drivers
v0x7fb1e05d4760_0 .net "input_b", 31 0, v0x7fb1e05aaf70_0;  alias, 1 drivers
v0x7fb1e05d47f0_0 .net "result", 31 0, L_0x7fb1e06524c0;  alias, 1 drivers
v0x7fb1e05d48a0_0 .net "select_bit", 0 0, L_0x7fb1e0652720;  1 drivers
L_0x7fb1e06524c0 .functor MUXZ 32, L_0x7fb1e06522c0, v0x7fb1e05aaf70_0, L_0x7fb1e0652720, C4<>;
S_0x7fb1e05d4970 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05d1f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05d4b30 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d4cb0_0 .net "input_a", 7 0, v0x7fb1e05d3600_0;  alias, 1 drivers
v0x7fb1e05d4d80_0 .net "input_b", 7 0, v0x7fb1e05a9dc0_0;  alias, 1 drivers
v0x7fb1e05d4e10_0 .net "result", 7 0, L_0x7fb1e0651e50;  alias, 1 drivers
v0x7fb1e05d4ea0_0 .net "select_bit", 0 0, L_0x7fb1e0651ff0;  1 drivers
L_0x7fb1e0651e50 .functor MUXZ 8, v0x7fb1e05d3600_0, v0x7fb1e05a9dc0_0, L_0x7fb1e0651ff0, C4<>;
S_0x7fb1e05d5f90 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05d6160 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e05d6200 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05d5f90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05d63c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d6540_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d65e0_0 .net "in", 7 0, v0x7fb1e05d16c0_0;  alias, 1 drivers
v0x7fb1e05d6680_0 .var "in_reg", 7 0;
v0x7fb1e05d6710_0 .net "out", 7 0, v0x7fb1e05d6680_0;  alias, 1 drivers
v0x7fb1e05d67a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05d6890 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05d5f90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05d6a60 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d6be0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d6c70_0 .net "in", 7 0, v0x7fb1e05aed80_0;  alias, 1 drivers
v0x7fb1e05d6d10_0 .var "in_reg", 7 0;
v0x7fb1e05d6da0_0 .net "out", 7 0, v0x7fb1e05d6d10_0;  alias, 1 drivers
v0x7fb1e05d6e30_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05d6f20 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05d5f90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05d70e0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05d7120 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05d7160 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05d71a0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05d71e0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0653ec0 .functor AND 1, L_0x7fb1e0653d80, L_0x7fb1e0653e20, C4<1>, C4<1>;
v0x7fb1e05d9f10_0 .net *"_ivl_1", 0 0, L_0x7fb1e06529f0;  1 drivers
v0x7fb1e05d9fd0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0653d80;  1 drivers
v0x7fb1e05da070_0 .net *"_ivl_2", 23 0, L_0x7fb1e0652a90;  1 drivers
v0x7fb1e05da120_0 .net *"_ivl_21", 0 0, L_0x7fb1e0653e20;  1 drivers
v0x7fb1e05da1d0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0652f80;  1 drivers
v0x7fb1e05da2c0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0653020;  1 drivers
v0x7fb1e05da370_0 .net "a_in", 31 0, L_0x7fb1e0653190;  1 drivers
v0x7fb1e05da410_0 .net "act_data_in", 7 0, v0x7fb1e05d16c0_0;  alias, 1 drivers
v0x7fb1e05da4e0_0 .net "add_in", 31 0, L_0x7fb1e06538d0;  1 drivers
v0x7fb1e05da5f0_0 .net "add_out", 31 0, L_0x7fb1e0653a60;  1 drivers
v0x7fb1e05da6c0_0 .net "buffer_in", 31 0, L_0x7fb1e0653c60;  1 drivers
v0x7fb1e05da790_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05da820_0 .net "mul_out", 31 0, L_0x7fb1e0653830;  1 drivers
v0x7fb1e05da8f0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05da980_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05daa10_0 .net "result_in", 31 0, v0x7fb1e05aff30_0;  alias, 1 drivers
v0x7fb1e05daaa0_0 .net "result_out", 31 0, v0x7fb1e05d7ec0_0;  alias, 1 drivers
v0x7fb1e05dac70_0 .net "w_in", 31 0, L_0x7fb1e0652c80;  1 drivers
v0x7fb1e05dad00_0 .net "w_load", 7 0, v0x7fb1e05d85c0_0;  1 drivers
v0x7fb1e05dad90_0 .net "w_mux", 7 0, L_0x7fb1e06535f0;  1 drivers
v0x7fb1e05dae20_0 .net "wgt_data_in", 7 0, v0x7fb1e05aed80_0;  alias, 1 drivers
L_0x7fb1e06529f0 .part L_0x7fb1e06535f0, 7, 1;
LS_0x7fb1e0652a90_0_0 .concat [ 1 1 1 1], L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0;
LS_0x7fb1e0652a90_0_4 .concat [ 1 1 1 1], L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0;
LS_0x7fb1e0652a90_0_8 .concat [ 1 1 1 1], L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0;
LS_0x7fb1e0652a90_0_12 .concat [ 1 1 1 1], L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0;
LS_0x7fb1e0652a90_0_16 .concat [ 1 1 1 1], L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0;
LS_0x7fb1e0652a90_0_20 .concat [ 1 1 1 1], L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0, L_0x7fb1e06529f0;
LS_0x7fb1e0652a90_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0652a90_0_0, LS_0x7fb1e0652a90_0_4, LS_0x7fb1e0652a90_0_8, LS_0x7fb1e0652a90_0_12;
LS_0x7fb1e0652a90_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0652a90_0_16, LS_0x7fb1e0652a90_0_20;
L_0x7fb1e0652a90 .concat [ 16 8 0 0], LS_0x7fb1e0652a90_1_0, LS_0x7fb1e0652a90_1_4;
L_0x7fb1e0652c80 .concat [ 8 24 0 0], L_0x7fb1e06535f0, L_0x7fb1e0652a90;
L_0x7fb1e0652f80 .part v0x7fb1e05d16c0_0, 7, 1;
LS_0x7fb1e0653020_0_0 .concat [ 1 1 1 1], L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80;
LS_0x7fb1e0653020_0_4 .concat [ 1 1 1 1], L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80;
LS_0x7fb1e0653020_0_8 .concat [ 1 1 1 1], L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80;
LS_0x7fb1e0653020_0_12 .concat [ 1 1 1 1], L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80;
LS_0x7fb1e0653020_0_16 .concat [ 1 1 1 1], L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80;
LS_0x7fb1e0653020_0_20 .concat [ 1 1 1 1], L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80, L_0x7fb1e0652f80;
LS_0x7fb1e0653020_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0653020_0_0, LS_0x7fb1e0653020_0_4, LS_0x7fb1e0653020_0_8, LS_0x7fb1e0653020_0_12;
LS_0x7fb1e0653020_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0653020_0_16, LS_0x7fb1e0653020_0_20;
L_0x7fb1e0653020 .concat [ 16 8 0 0], LS_0x7fb1e0653020_1_0, LS_0x7fb1e0653020_1_4;
L_0x7fb1e0653190 .concat [ 8 24 0 0], v0x7fb1e05d16c0_0, L_0x7fb1e0653020;
L_0x7fb1e0653510 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0653790 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0653970 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0653d80 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0653e20 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05d7570 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05d6f20;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05d7730 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d7840_0 .net "a", 31 0, L_0x7fb1e0653830;  alias, 1 drivers
v0x7fb1e05d7900_0 .net "b", 31 0, L_0x7fb1e06538d0;  alias, 1 drivers
v0x7fb1e05d79a0_0 .net "out", 31 0, L_0x7fb1e0653a60;  alias, 1 drivers
L_0x7fb1e0653a60 .arith/sum 32, L_0x7fb1e0653830, L_0x7fb1e06538d0;
S_0x7fb1e05d7a40 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05d6f20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05d7c10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d7d90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05d7e20_0 .net "in", 31 0, L_0x7fb1e0653c60;  alias, 1 drivers
v0x7fb1e05d7ec0_0 .var "in_reg", 31 0;
v0x7fb1e05d7f50_0 .net "out", 31 0, v0x7fb1e05d7ec0_0;  alias, 1 drivers
v0x7fb1e05d7fe0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05d80d0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05d6f20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05d8290 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d8470_0 .net "clk", 0 0, L_0x7fb1e0653510;  1 drivers
v0x7fb1e05d8520_0 .net "in", 7 0, v0x7fb1e05aed80_0;  alias, 1 drivers
v0x7fb1e05d85c0_0 .var "in_reg", 7 0;
v0x7fb1e05d8650_0 .net "out", 7 0, v0x7fb1e05d85c0_0;  alias, 1 drivers
v0x7fb1e05d86e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05d8430 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05d8470_0;
S_0x7fb1e05d87e0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05d6f20;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05d89a0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d8b10_0 .net "a", 31 0, L_0x7fb1e0653190;  alias, 1 drivers
v0x7fb1e05d8bd0_0 .net "b", 31 0, L_0x7fb1e0652c80;  alias, 1 drivers
v0x7fb1e05d8c70_0 .net "out", 31 0, L_0x7fb1e0653830;  alias, 1 drivers
L_0x7fb1e0653830 .arith/mult 32, L_0x7fb1e0653190, L_0x7fb1e0652c80;
S_0x7fb1e05d8d10 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05d6f20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05d8f10 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d9070_0 .net "input_a", 31 0, v0x7fb1e05aff30_0;  alias, 1 drivers
v0x7fb1e05d9120_0 .net "input_b", 31 0, v0x7fb1e05d7ec0_0;  alias, 1 drivers
v0x7fb1e05d91c0_0 .net "result", 31 0, L_0x7fb1e06538d0;  alias, 1 drivers
v0x7fb1e05d9250_0 .net "select_bit", 0 0, L_0x7fb1e0653970;  1 drivers
L_0x7fb1e06538d0 .functor MUXZ 32, v0x7fb1e05aff30_0, v0x7fb1e05d7ec0_0, L_0x7fb1e0653970, C4<>;
S_0x7fb1e05d9310 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05d6f20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05d94d0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05d9650_0 .net "input_a", 31 0, L_0x7fb1e0653a60;  alias, 1 drivers
v0x7fb1e05d9720_0 .net "input_b", 31 0, v0x7fb1e05aff30_0;  alias, 1 drivers
v0x7fb1e05d97b0_0 .net "result", 31 0, L_0x7fb1e0653c60;  alias, 1 drivers
v0x7fb1e05d9860_0 .net "select_bit", 0 0, L_0x7fb1e0653ec0;  1 drivers
L_0x7fb1e0653c60 .functor MUXZ 32, L_0x7fb1e0653a60, v0x7fb1e05aff30_0, L_0x7fb1e0653ec0, C4<>;
S_0x7fb1e05d9930 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05d6f20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05d9af0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05d9c70_0 .net "input_a", 7 0, v0x7fb1e05d85c0_0;  alias, 1 drivers
v0x7fb1e05d9d40_0 .net "input_b", 7 0, v0x7fb1e05aed80_0;  alias, 1 drivers
v0x7fb1e05d9dd0_0 .net "result", 7 0, L_0x7fb1e06535f0;  alias, 1 drivers
v0x7fb1e05d9e60_0 .net "select_bit", 0 0, L_0x7fb1e0653790;  1 drivers
L_0x7fb1e06535f0 .functor MUXZ 8, v0x7fb1e05d85c0_0, v0x7fb1e05aed80_0, L_0x7fb1e0653790, C4<>;
S_0x7fb1e05daf50 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05d7480 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e05db180 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05daf50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05db340 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05db4e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05db580_0 .net "in", 7 0, v0x7fb1e05d6680_0;  alias, 1 drivers
v0x7fb1e05db620_0 .var "in_reg", 7 0;
v0x7fb1e05db6b0_0 .net "out", 7 0, v0x7fb1e05db620_0;  alias, 1 drivers
v0x7fb1e05db740_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05db830 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05daf50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05dba00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05dbb80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05dbc10_0 .net "in", 7 0, v0x7fb1e05b3d20_0;  alias, 1 drivers
v0x7fb1e05dbcb0_0 .var "in_reg", 7 0;
v0x7fb1e05dbd40_0 .net "out", 7 0, v0x7fb1e05dbcb0_0;  alias, 1 drivers
v0x7fb1e05dbdd0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05dbec0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05daf50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05dc080 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05dc0c0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05dc100 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05dc140 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05dc180 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0655660 .functor AND 1, L_0x7fb1e0655520, L_0x7fb1e06555c0, C4<1>, C4<1>;
v0x7fb1e05deeb0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0654190;  1 drivers
v0x7fb1e05def70_0 .net *"_ivl_19", 0 0, L_0x7fb1e0655520;  1 drivers
v0x7fb1e05df010_0 .net *"_ivl_2", 23 0, L_0x7fb1e0654230;  1 drivers
v0x7fb1e05df0c0_0 .net *"_ivl_21", 0 0, L_0x7fb1e06555c0;  1 drivers
v0x7fb1e05df170_0 .net *"_ivl_7", 0 0, L_0x7fb1e0654720;  1 drivers
v0x7fb1e05df260_0 .net *"_ivl_8", 23 0, L_0x7fb1e06547c0;  1 drivers
v0x7fb1e05df310_0 .net "a_in", 31 0, L_0x7fb1e0654930;  1 drivers
v0x7fb1e05df3b0_0 .net "act_data_in", 7 0, v0x7fb1e05d6680_0;  alias, 1 drivers
v0x7fb1e05df480_0 .net "add_in", 31 0, L_0x7fb1e0655070;  1 drivers
v0x7fb1e05df590_0 .net "add_out", 31 0, L_0x7fb1e0655200;  1 drivers
v0x7fb1e05df660_0 .net "buffer_in", 31 0, L_0x7fb1e0655400;  1 drivers
v0x7fb1e05df730_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05df7c0_0 .net "mul_out", 31 0, L_0x7fb1e0654fd0;  1 drivers
v0x7fb1e05df890_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05df920_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05df9b0_0 .net "result_in", 31 0, v0x7fb1e05b4ed0_0;  alias, 1 drivers
v0x7fb1e05dfa40_0 .net "result_out", 31 0, v0x7fb1e05dce60_0;  alias, 1 drivers
v0x7fb1e05dfc10_0 .net "w_in", 31 0, L_0x7fb1e0654420;  1 drivers
v0x7fb1e05dfca0_0 .net "w_load", 7 0, v0x7fb1e05dd560_0;  1 drivers
v0x7fb1e05dfd30_0 .net "w_mux", 7 0, L_0x7fb1e0654d90;  1 drivers
v0x7fb1e05dfdc0_0 .net "wgt_data_in", 7 0, v0x7fb1e05b3d20_0;  alias, 1 drivers
L_0x7fb1e0654190 .part L_0x7fb1e0654d90, 7, 1;
LS_0x7fb1e0654230_0_0 .concat [ 1 1 1 1], L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190;
LS_0x7fb1e0654230_0_4 .concat [ 1 1 1 1], L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190;
LS_0x7fb1e0654230_0_8 .concat [ 1 1 1 1], L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190;
LS_0x7fb1e0654230_0_12 .concat [ 1 1 1 1], L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190;
LS_0x7fb1e0654230_0_16 .concat [ 1 1 1 1], L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190;
LS_0x7fb1e0654230_0_20 .concat [ 1 1 1 1], L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190, L_0x7fb1e0654190;
LS_0x7fb1e0654230_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0654230_0_0, LS_0x7fb1e0654230_0_4, LS_0x7fb1e0654230_0_8, LS_0x7fb1e0654230_0_12;
LS_0x7fb1e0654230_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0654230_0_16, LS_0x7fb1e0654230_0_20;
L_0x7fb1e0654230 .concat [ 16 8 0 0], LS_0x7fb1e0654230_1_0, LS_0x7fb1e0654230_1_4;
L_0x7fb1e0654420 .concat [ 8 24 0 0], L_0x7fb1e0654d90, L_0x7fb1e0654230;
L_0x7fb1e0654720 .part v0x7fb1e05d6680_0, 7, 1;
LS_0x7fb1e06547c0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720;
LS_0x7fb1e06547c0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720;
LS_0x7fb1e06547c0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720;
LS_0x7fb1e06547c0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720;
LS_0x7fb1e06547c0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720;
LS_0x7fb1e06547c0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720, L_0x7fb1e0654720;
LS_0x7fb1e06547c0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06547c0_0_0, LS_0x7fb1e06547c0_0_4, LS_0x7fb1e06547c0_0_8, LS_0x7fb1e06547c0_0_12;
LS_0x7fb1e06547c0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06547c0_0_16, LS_0x7fb1e06547c0_0_20;
L_0x7fb1e06547c0 .concat [ 16 8 0 0], LS_0x7fb1e06547c0_1_0, LS_0x7fb1e06547c0_1_4;
L_0x7fb1e0654930 .concat [ 8 24 0 0], v0x7fb1e05d6680_0, L_0x7fb1e06547c0;
L_0x7fb1e0654cb0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0654f30 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0655110 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0655520 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06555c0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05dc510 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05dbec0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05dc6d0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05dc7e0_0 .net "a", 31 0, L_0x7fb1e0654fd0;  alias, 1 drivers
v0x7fb1e05dc8a0_0 .net "b", 31 0, L_0x7fb1e0655070;  alias, 1 drivers
v0x7fb1e05dc940_0 .net "out", 31 0, L_0x7fb1e0655200;  alias, 1 drivers
L_0x7fb1e0655200 .arith/sum 32, L_0x7fb1e0654fd0, L_0x7fb1e0655070;
S_0x7fb1e05dc9e0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05dbec0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05dcbb0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05dcd30_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05dcdc0_0 .net "in", 31 0, L_0x7fb1e0655400;  alias, 1 drivers
v0x7fb1e05dce60_0 .var "in_reg", 31 0;
v0x7fb1e05dcef0_0 .net "out", 31 0, v0x7fb1e05dce60_0;  alias, 1 drivers
v0x7fb1e05dcf80_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05dd070 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05dbec0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05dd230 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05dd410_0 .net "clk", 0 0, L_0x7fb1e0654cb0;  1 drivers
v0x7fb1e05dd4c0_0 .net "in", 7 0, v0x7fb1e05b3d20_0;  alias, 1 drivers
v0x7fb1e05dd560_0 .var "in_reg", 7 0;
v0x7fb1e05dd5f0_0 .net "out", 7 0, v0x7fb1e05dd560_0;  alias, 1 drivers
v0x7fb1e05dd680_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05dd3d0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05dd410_0;
S_0x7fb1e05dd780 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05dbec0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05dd940 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ddab0_0 .net "a", 31 0, L_0x7fb1e0654930;  alias, 1 drivers
v0x7fb1e05ddb70_0 .net "b", 31 0, L_0x7fb1e0654420;  alias, 1 drivers
v0x7fb1e05ddc10_0 .net "out", 31 0, L_0x7fb1e0654fd0;  alias, 1 drivers
L_0x7fb1e0654fd0 .arith/mult 32, L_0x7fb1e0654930, L_0x7fb1e0654420;
S_0x7fb1e05ddcb0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05dbec0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05ddeb0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05de010_0 .net "input_a", 31 0, v0x7fb1e05b4ed0_0;  alias, 1 drivers
v0x7fb1e05de0c0_0 .net "input_b", 31 0, v0x7fb1e05dce60_0;  alias, 1 drivers
v0x7fb1e05de160_0 .net "result", 31 0, L_0x7fb1e0655070;  alias, 1 drivers
v0x7fb1e05de1f0_0 .net "select_bit", 0 0, L_0x7fb1e0655110;  1 drivers
L_0x7fb1e0655070 .functor MUXZ 32, v0x7fb1e05b4ed0_0, v0x7fb1e05dce60_0, L_0x7fb1e0655110, C4<>;
S_0x7fb1e05de2b0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05dbec0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05de470 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05de5f0_0 .net "input_a", 31 0, L_0x7fb1e0655200;  alias, 1 drivers
v0x7fb1e05de6c0_0 .net "input_b", 31 0, v0x7fb1e05b4ed0_0;  alias, 1 drivers
v0x7fb1e05de750_0 .net "result", 31 0, L_0x7fb1e0655400;  alias, 1 drivers
v0x7fb1e05de800_0 .net "select_bit", 0 0, L_0x7fb1e0655660;  1 drivers
L_0x7fb1e0655400 .functor MUXZ 32, L_0x7fb1e0655200, v0x7fb1e05b4ed0_0, L_0x7fb1e0655660, C4<>;
S_0x7fb1e05de8d0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05dbec0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05dea90 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05dec10_0 .net "input_a", 7 0, v0x7fb1e05dd560_0;  alias, 1 drivers
v0x7fb1e05dece0_0 .net "input_b", 7 0, v0x7fb1e05b3d20_0;  alias, 1 drivers
v0x7fb1e05ded70_0 .net "result", 7 0, L_0x7fb1e0654d90;  alias, 1 drivers
v0x7fb1e05dee00_0 .net "select_bit", 0 0, L_0x7fb1e0654f30;  1 drivers
L_0x7fb1e0654d90 .functor MUXZ 8, v0x7fb1e05dd560_0, v0x7fb1e05b3d20_0, L_0x7fb1e0654f30, C4<>;
S_0x7fb1e05dfef0 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05dc420 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e05e0120 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05dfef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05e02e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05e0480_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e0520_0 .net "in", 7 0, v0x7fb1e05db620_0;  alias, 1 drivers
v0x7fb1e05e05c0_0 .var "in_reg", 7 0;
v0x7fb1e05e0650_0 .net "out", 7 0, v0x7fb1e05e05c0_0;  alias, 1 drivers
v0x7fb1e05e06e0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05e07d0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05dfef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05e09a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05e0b20_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e0bb0_0 .net "in", 7 0, v0x7fb1e05b8cc0_0;  alias, 1 drivers
v0x7fb1e05e0c50_0 .var "in_reg", 7 0;
v0x7fb1e05e0ce0_0 .net "out", 7 0, v0x7fb1e05e0c50_0;  alias, 1 drivers
v0x7fb1e05e0d70_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05e0e60 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05dfef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05e1020 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05e1060 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05e10a0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05e10e0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05e1120 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0656e00 .functor AND 1, L_0x7fb1e0656cc0, L_0x7fb1e0656d60, C4<1>, C4<1>;
v0x7fb1e05e3e50_0 .net *"_ivl_1", 0 0, L_0x7fb1e0655930;  1 drivers
v0x7fb1e05e3f10_0 .net *"_ivl_19", 0 0, L_0x7fb1e0656cc0;  1 drivers
v0x7fb1e05e3fb0_0 .net *"_ivl_2", 23 0, L_0x7fb1e06559d0;  1 drivers
v0x7fb1e05e4060_0 .net *"_ivl_21", 0 0, L_0x7fb1e0656d60;  1 drivers
v0x7fb1e05e4110_0 .net *"_ivl_7", 0 0, L_0x7fb1e0655ec0;  1 drivers
v0x7fb1e05e4200_0 .net *"_ivl_8", 23 0, L_0x7fb1e0655f60;  1 drivers
v0x7fb1e05e42b0_0 .net "a_in", 31 0, L_0x7fb1e06560d0;  1 drivers
v0x7fb1e05e4350_0 .net "act_data_in", 7 0, v0x7fb1e05db620_0;  alias, 1 drivers
v0x7fb1e05e4420_0 .net "add_in", 31 0, L_0x7fb1e0656810;  1 drivers
v0x7fb1e05e4530_0 .net "add_out", 31 0, L_0x7fb1e06569a0;  1 drivers
v0x7fb1e05e4600_0 .net "buffer_in", 31 0, L_0x7fb1e0656ba0;  1 drivers
v0x7fb1e05e46d0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e4760_0 .net "mul_out", 31 0, L_0x7fb1e0656770;  1 drivers
v0x7fb1e05e4830_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05e48c0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05e4950_0 .net "result_in", 31 0, v0x7fb1e05b9e70_0;  alias, 1 drivers
v0x7fb1e05e49e0_0 .net "result_out", 31 0, v0x7fb1e05e1e00_0;  alias, 1 drivers
v0x7fb1e05e4bb0_0 .net "w_in", 31 0, L_0x7fb1e0655bc0;  1 drivers
v0x7fb1e05e4c40_0 .net "w_load", 7 0, v0x7fb1e05e2500_0;  1 drivers
v0x7fb1e05e4cd0_0 .net "w_mux", 7 0, L_0x7fb1e0656530;  1 drivers
v0x7fb1e05e4d60_0 .net "wgt_data_in", 7 0, v0x7fb1e05b8cc0_0;  alias, 1 drivers
L_0x7fb1e0655930 .part L_0x7fb1e0656530, 7, 1;
LS_0x7fb1e06559d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930;
LS_0x7fb1e06559d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930;
LS_0x7fb1e06559d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930;
LS_0x7fb1e06559d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930;
LS_0x7fb1e06559d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930;
LS_0x7fb1e06559d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930, L_0x7fb1e0655930;
LS_0x7fb1e06559d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06559d0_0_0, LS_0x7fb1e06559d0_0_4, LS_0x7fb1e06559d0_0_8, LS_0x7fb1e06559d0_0_12;
LS_0x7fb1e06559d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06559d0_0_16, LS_0x7fb1e06559d0_0_20;
L_0x7fb1e06559d0 .concat [ 16 8 0 0], LS_0x7fb1e06559d0_1_0, LS_0x7fb1e06559d0_1_4;
L_0x7fb1e0655bc0 .concat [ 8 24 0 0], L_0x7fb1e0656530, L_0x7fb1e06559d0;
L_0x7fb1e0655ec0 .part v0x7fb1e05db620_0, 7, 1;
LS_0x7fb1e0655f60_0_0 .concat [ 1 1 1 1], L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0;
LS_0x7fb1e0655f60_0_4 .concat [ 1 1 1 1], L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0;
LS_0x7fb1e0655f60_0_8 .concat [ 1 1 1 1], L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0;
LS_0x7fb1e0655f60_0_12 .concat [ 1 1 1 1], L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0;
LS_0x7fb1e0655f60_0_16 .concat [ 1 1 1 1], L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0;
LS_0x7fb1e0655f60_0_20 .concat [ 1 1 1 1], L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0, L_0x7fb1e0655ec0;
LS_0x7fb1e0655f60_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0655f60_0_0, LS_0x7fb1e0655f60_0_4, LS_0x7fb1e0655f60_0_8, LS_0x7fb1e0655f60_0_12;
LS_0x7fb1e0655f60_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0655f60_0_16, LS_0x7fb1e0655f60_0_20;
L_0x7fb1e0655f60 .concat [ 16 8 0 0], LS_0x7fb1e0655f60_1_0, LS_0x7fb1e0655f60_1_4;
L_0x7fb1e06560d0 .concat [ 8 24 0 0], v0x7fb1e05db620_0, L_0x7fb1e0655f60;
L_0x7fb1e0656450 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06566d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06568b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0656cc0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0656d60 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05e14b0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05e0e60;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05e1670 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e1780_0 .net "a", 31 0, L_0x7fb1e0656770;  alias, 1 drivers
v0x7fb1e05e1840_0 .net "b", 31 0, L_0x7fb1e0656810;  alias, 1 drivers
v0x7fb1e05e18e0_0 .net "out", 31 0, L_0x7fb1e06569a0;  alias, 1 drivers
L_0x7fb1e06569a0 .arith/sum 32, L_0x7fb1e0656770, L_0x7fb1e0656810;
S_0x7fb1e05e1980 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05e0e60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05e1b50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e1cd0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e1d60_0 .net "in", 31 0, L_0x7fb1e0656ba0;  alias, 1 drivers
v0x7fb1e05e1e00_0 .var "in_reg", 31 0;
v0x7fb1e05e1e90_0 .net "out", 31 0, v0x7fb1e05e1e00_0;  alias, 1 drivers
v0x7fb1e05e1f20_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05e2010 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05e0e60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05e21d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05e23b0_0 .net "clk", 0 0, L_0x7fb1e0656450;  1 drivers
v0x7fb1e05e2460_0 .net "in", 7 0, v0x7fb1e05b8cc0_0;  alias, 1 drivers
v0x7fb1e05e2500_0 .var "in_reg", 7 0;
v0x7fb1e05e2590_0 .net "out", 7 0, v0x7fb1e05e2500_0;  alias, 1 drivers
v0x7fb1e05e2620_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05e2370 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05e23b0_0;
S_0x7fb1e05e2720 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05e0e60;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05e28e0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e2a50_0 .net "a", 31 0, L_0x7fb1e06560d0;  alias, 1 drivers
v0x7fb1e05e2b10_0 .net "b", 31 0, L_0x7fb1e0655bc0;  alias, 1 drivers
v0x7fb1e05e2bb0_0 .net "out", 31 0, L_0x7fb1e0656770;  alias, 1 drivers
L_0x7fb1e0656770 .arith/mult 32, L_0x7fb1e06560d0, L_0x7fb1e0655bc0;
S_0x7fb1e05e2c50 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05e0e60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05e2e50 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e2fb0_0 .net "input_a", 31 0, v0x7fb1e05b9e70_0;  alias, 1 drivers
v0x7fb1e05e3060_0 .net "input_b", 31 0, v0x7fb1e05e1e00_0;  alias, 1 drivers
v0x7fb1e05e3100_0 .net "result", 31 0, L_0x7fb1e0656810;  alias, 1 drivers
v0x7fb1e05e3190_0 .net "select_bit", 0 0, L_0x7fb1e06568b0;  1 drivers
L_0x7fb1e0656810 .functor MUXZ 32, v0x7fb1e05b9e70_0, v0x7fb1e05e1e00_0, L_0x7fb1e06568b0, C4<>;
S_0x7fb1e05e3250 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05e0e60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05e3410 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e3590_0 .net "input_a", 31 0, L_0x7fb1e06569a0;  alias, 1 drivers
v0x7fb1e05e3660_0 .net "input_b", 31 0, v0x7fb1e05b9e70_0;  alias, 1 drivers
v0x7fb1e05e36f0_0 .net "result", 31 0, L_0x7fb1e0656ba0;  alias, 1 drivers
v0x7fb1e05e37a0_0 .net "select_bit", 0 0, L_0x7fb1e0656e00;  1 drivers
L_0x7fb1e0656ba0 .functor MUXZ 32, L_0x7fb1e06569a0, v0x7fb1e05b9e70_0, L_0x7fb1e0656e00, C4<>;
S_0x7fb1e05e3870 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05e0e60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05e3a30 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05e3bb0_0 .net "input_a", 7 0, v0x7fb1e05e2500_0;  alias, 1 drivers
v0x7fb1e05e3c80_0 .net "input_b", 7 0, v0x7fb1e05b8cc0_0;  alias, 1 drivers
v0x7fb1e05e3d10_0 .net "result", 7 0, L_0x7fb1e0656530;  alias, 1 drivers
v0x7fb1e05e3da0_0 .net "select_bit", 0 0, L_0x7fb1e06566d0;  1 drivers
L_0x7fb1e0656530 .functor MUXZ 8, v0x7fb1e05e2500_0, v0x7fb1e05b8cc0_0, L_0x7fb1e06566d0, C4<>;
S_0x7fb1e05e4e90 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1e05c1ea0;
 .timescale -7 -9;
P_0x7fb1e05e13c0 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e05e50c0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05e4e90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05e5280 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e0614440 .functor BUFZ 8, v0x7fb1e05e5560_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e05e5420_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e54c0_0 .net "in", 7 0, v0x7fb1e05e05c0_0;  alias, 1 drivers
v0x7fb1e05e5560_0 .var "in_reg", 7 0;
v0x7fb1e05e55f0_0 .net "out", 7 0, L_0x7fb1e0614440;  alias, 1 drivers
v0x7fb1e05e5680_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05e5770 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05e4e90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05e5940 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05e5ac0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e5b50_0 .net "in", 7 0, v0x7fb1e05bdc60_0;  alias, 1 drivers
v0x7fb1e05e5bf0_0 .var "in_reg", 7 0;
v0x7fb1e05e5c80_0 .net "out", 7 0, v0x7fb1e05e5bf0_0;  alias, 1 drivers
v0x7fb1e05e5d10_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05e5e00 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05e4e90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05e5fc0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05e6000 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05e6040 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05e6080 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05e60c0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06585a0 .functor AND 1, L_0x7fb1e0658460, L_0x7fb1e0658500, C4<1>, C4<1>;
v0x7fb1e05e8df0_0 .net *"_ivl_1", 0 0, L_0x7fb1e06570d0;  1 drivers
v0x7fb1e05e8eb0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0658460;  1 drivers
v0x7fb1e05e8f50_0 .net *"_ivl_2", 23 0, L_0x7fb1e0657170;  1 drivers
v0x7fb1e05e9000_0 .net *"_ivl_21", 0 0, L_0x7fb1e0658500;  1 drivers
v0x7fb1e05e90b0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0657660;  1 drivers
v0x7fb1e05e91a0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0657700;  1 drivers
v0x7fb1e05e9250_0 .net "a_in", 31 0, L_0x7fb1e0657870;  1 drivers
v0x7fb1e05e92f0_0 .net "act_data_in", 7 0, v0x7fb1e05e05c0_0;  alias, 1 drivers
v0x7fb1e05e93c0_0 .net "add_in", 31 0, L_0x7fb1e0657fb0;  1 drivers
v0x7fb1e05e94d0_0 .net "add_out", 31 0, L_0x7fb1e0658140;  1 drivers
v0x7fb1e05e95a0_0 .net "buffer_in", 31 0, L_0x7fb1e0658340;  1 drivers
v0x7fb1e05e9670_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e9700_0 .net "mul_out", 31 0, L_0x7fb1e0657f10;  1 drivers
v0x7fb1e05e97d0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05e9860_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05e98f0_0 .net "result_in", 31 0, v0x7fb1e05bee10_0;  alias, 1 drivers
v0x7fb1e05e9980_0 .net "result_out", 31 0, v0x7fb1e05e6da0_0;  alias, 1 drivers
v0x7fb1e05e9b50_0 .net "w_in", 31 0, L_0x7fb1e0657360;  1 drivers
v0x7fb1e05e9be0_0 .net "w_load", 7 0, v0x7fb1e05e74a0_0;  1 drivers
v0x7fb1e05e9c70_0 .net "w_mux", 7 0, L_0x7fb1e0657cd0;  1 drivers
v0x7fb1e05e9d00_0 .net "wgt_data_in", 7 0, v0x7fb1e05bdc60_0;  alias, 1 drivers
L_0x7fb1e06570d0 .part L_0x7fb1e0657cd0, 7, 1;
LS_0x7fb1e0657170_0_0 .concat [ 1 1 1 1], L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0;
LS_0x7fb1e0657170_0_4 .concat [ 1 1 1 1], L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0;
LS_0x7fb1e0657170_0_8 .concat [ 1 1 1 1], L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0;
LS_0x7fb1e0657170_0_12 .concat [ 1 1 1 1], L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0;
LS_0x7fb1e0657170_0_16 .concat [ 1 1 1 1], L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0;
LS_0x7fb1e0657170_0_20 .concat [ 1 1 1 1], L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0, L_0x7fb1e06570d0;
LS_0x7fb1e0657170_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0657170_0_0, LS_0x7fb1e0657170_0_4, LS_0x7fb1e0657170_0_8, LS_0x7fb1e0657170_0_12;
LS_0x7fb1e0657170_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0657170_0_16, LS_0x7fb1e0657170_0_20;
L_0x7fb1e0657170 .concat [ 16 8 0 0], LS_0x7fb1e0657170_1_0, LS_0x7fb1e0657170_1_4;
L_0x7fb1e0657360 .concat [ 8 24 0 0], L_0x7fb1e0657cd0, L_0x7fb1e0657170;
L_0x7fb1e0657660 .part v0x7fb1e05e05c0_0, 7, 1;
LS_0x7fb1e0657700_0_0 .concat [ 1 1 1 1], L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660;
LS_0x7fb1e0657700_0_4 .concat [ 1 1 1 1], L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660;
LS_0x7fb1e0657700_0_8 .concat [ 1 1 1 1], L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660;
LS_0x7fb1e0657700_0_12 .concat [ 1 1 1 1], L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660;
LS_0x7fb1e0657700_0_16 .concat [ 1 1 1 1], L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660;
LS_0x7fb1e0657700_0_20 .concat [ 1 1 1 1], L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660, L_0x7fb1e0657660;
LS_0x7fb1e0657700_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0657700_0_0, LS_0x7fb1e0657700_0_4, LS_0x7fb1e0657700_0_8, LS_0x7fb1e0657700_0_12;
LS_0x7fb1e0657700_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0657700_0_16, LS_0x7fb1e0657700_0_20;
L_0x7fb1e0657700 .concat [ 16 8 0 0], LS_0x7fb1e0657700_1_0, LS_0x7fb1e0657700_1_4;
L_0x7fb1e0657870 .concat [ 8 24 0 0], v0x7fb1e05e05c0_0, L_0x7fb1e0657700;
L_0x7fb1e0657bf0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0657e70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0658050 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0658460 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0658500 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05e6450 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05e5e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05e6610 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e6720_0 .net "a", 31 0, L_0x7fb1e0657f10;  alias, 1 drivers
v0x7fb1e05e67e0_0 .net "b", 31 0, L_0x7fb1e0657fb0;  alias, 1 drivers
v0x7fb1e05e6880_0 .net "out", 31 0, L_0x7fb1e0658140;  alias, 1 drivers
L_0x7fb1e0658140 .arith/sum 32, L_0x7fb1e0657f10, L_0x7fb1e0657fb0;
S_0x7fb1e05e6920 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05e5e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05e6af0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e6c70_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05e6d00_0 .net "in", 31 0, L_0x7fb1e0658340;  alias, 1 drivers
v0x7fb1e05e6da0_0 .var "in_reg", 31 0;
v0x7fb1e05e6e30_0 .net "out", 31 0, v0x7fb1e05e6da0_0;  alias, 1 drivers
v0x7fb1e05e6ec0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05e6fb0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05e5e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05e7170 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05e7350_0 .net "clk", 0 0, L_0x7fb1e0657bf0;  1 drivers
v0x7fb1e05e7400_0 .net "in", 7 0, v0x7fb1e05bdc60_0;  alias, 1 drivers
v0x7fb1e05e74a0_0 .var "in_reg", 7 0;
v0x7fb1e05e7530_0 .net "out", 7 0, v0x7fb1e05e74a0_0;  alias, 1 drivers
v0x7fb1e05e75c0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05e7310 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05e7350_0;
S_0x7fb1e05e76c0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05e5e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05e7880 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e79f0_0 .net "a", 31 0, L_0x7fb1e0657870;  alias, 1 drivers
v0x7fb1e05e7ab0_0 .net "b", 31 0, L_0x7fb1e0657360;  alias, 1 drivers
v0x7fb1e05e7b50_0 .net "out", 31 0, L_0x7fb1e0657f10;  alias, 1 drivers
L_0x7fb1e0657f10 .arith/mult 32, L_0x7fb1e0657870, L_0x7fb1e0657360;
S_0x7fb1e05e7bf0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05e5e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05e7df0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e7f50_0 .net "input_a", 31 0, v0x7fb1e05bee10_0;  alias, 1 drivers
v0x7fb1e05e8000_0 .net "input_b", 31 0, v0x7fb1e05e6da0_0;  alias, 1 drivers
v0x7fb1e05e80a0_0 .net "result", 31 0, L_0x7fb1e0657fb0;  alias, 1 drivers
v0x7fb1e05e8130_0 .net "select_bit", 0 0, L_0x7fb1e0658050;  1 drivers
L_0x7fb1e0657fb0 .functor MUXZ 32, v0x7fb1e05bee10_0, v0x7fb1e05e6da0_0, L_0x7fb1e0658050, C4<>;
S_0x7fb1e05e81f0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05e5e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05e83b0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05e8530_0 .net "input_a", 31 0, L_0x7fb1e0658140;  alias, 1 drivers
v0x7fb1e05e8600_0 .net "input_b", 31 0, v0x7fb1e05bee10_0;  alias, 1 drivers
v0x7fb1e05e8690_0 .net "result", 31 0, L_0x7fb1e0658340;  alias, 1 drivers
v0x7fb1e05e8740_0 .net "select_bit", 0 0, L_0x7fb1e06585a0;  1 drivers
L_0x7fb1e0658340 .functor MUXZ 32, L_0x7fb1e0658140, v0x7fb1e05bee10_0, L_0x7fb1e06585a0, C4<>;
S_0x7fb1e05e8810 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05e5e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05e89d0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05e8b50_0 .net "input_a", 7 0, v0x7fb1e05e74a0_0;  alias, 1 drivers
v0x7fb1e05e8c20_0 .net "input_b", 7 0, v0x7fb1e05bdc60_0;  alias, 1 drivers
v0x7fb1e05e8cb0_0 .net "result", 7 0, L_0x7fb1e0657cd0;  alias, 1 drivers
v0x7fb1e05e8d40_0 .net "select_bit", 0 0, L_0x7fb1e0657e70;  1 drivers
L_0x7fb1e0657cd0 .functor MUXZ 8, v0x7fb1e05e74a0_0, v0x7fb1e05bdc60_0, L_0x7fb1e0657e70, C4<>;
S_0x7fb1e05e9e30 .scope generate, "genblk1[6]" "genblk1[6]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e05e6360 .param/l "i" 0 3 35, +C4<0110>;
S_0x7fb1e05ea060 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e05ea230 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1e05ea2d0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05ea060;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ea490 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ea630_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ea6d0_0 .net "in", 7 0, L_0x7fb1e0672ba0;  alias, 1 drivers
v0x7fb1e05ea770_0 .var "in_reg", 7 0;
v0x7fb1e05ea800_0 .net "out", 7 0, v0x7fb1e05ea770_0;  alias, 1 drivers
v0x7fb1e05ea890_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05ea980 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05ea060;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05eab50 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05eacd0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ead60_0 .net "in", 7 0, v0x7fb1e05c2e70_0;  alias, 1 drivers
v0x7fb1e05eae00_0 .var "in_reg", 7 0;
v0x7fb1e05eae90_0 .net "out", 7 0, v0x7fb1e05eae00_0;  alias, 1 drivers
v0x7fb1e05eaf20_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05eb010 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05ea060;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05eb1d0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05eb210 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05eb250 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05eb290 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05eb2d0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0659db0 .functor AND 1, L_0x7fb1e0659c70, L_0x7fb1e0659d10, C4<1>, C4<1>;
v0x7fb1e05ee000_0 .net *"_ivl_1", 0 0, L_0x7fb1e06587f0;  1 drivers
v0x7fb1e05ee0c0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0659c70;  1 drivers
v0x7fb1e05ee160_0 .net *"_ivl_2", 23 0, L_0x7fb1e06588d0;  1 drivers
v0x7fb1e05ee210_0 .net *"_ivl_21", 0 0, L_0x7fb1e0659d10;  1 drivers
v0x7fb1e05ee2c0_0 .net *"_ivl_7", 0 0, L_0x7fb1e0658e00;  1 drivers
v0x7fb1e05ee3b0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0658ea0;  1 drivers
v0x7fb1e05ee460_0 .net "a_in", 31 0, L_0x7fb1e0659010;  1 drivers
v0x7fb1e05ee500_0 .net "act_data_in", 7 0, L_0x7fb1e0672ba0;  alias, 1 drivers
v0x7fb1e05ee5b0_0 .net "add_in", 31 0, L_0x7fb1e06597c0;  1 drivers
v0x7fb1e05ee6c0_0 .net "add_out", 31 0, L_0x7fb1e0659950;  1 drivers
v0x7fb1e05ee7a0_0 .net "buffer_in", 31 0, L_0x7fb1e0659b50;  1 drivers
v0x7fb1e05ee870_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ee900_0 .net "mul_out", 31 0, L_0x7fb1e0659720;  1 drivers
v0x7fb1e05ee9d0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05eea60_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05eeaf0_0 .net "result_in", 31 0, v0x7fb1e05c4020_0;  alias, 1 drivers
v0x7fb1e05eeb80_0 .net "result_out", 31 0, v0x7fb1e05ebfb0_0;  alias, 1 drivers
v0x7fb1e05eed50_0 .net "w_in", 31 0, L_0x7fb1e0658b00;  1 drivers
v0x7fb1e05eede0_0 .net "w_load", 7 0, v0x7fb1e05ec6b0_0;  1 drivers
v0x7fb1e05eee70_0 .net "w_mux", 7 0, L_0x7fb1e06594e0;  1 drivers
v0x7fb1e05eef00_0 .net "wgt_data_in", 7 0, v0x7fb1e05c2e70_0;  alias, 1 drivers
L_0x7fb1e06587f0 .part L_0x7fb1e06594e0, 7, 1;
LS_0x7fb1e06588d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0;
LS_0x7fb1e06588d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0;
LS_0x7fb1e06588d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0;
LS_0x7fb1e06588d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0;
LS_0x7fb1e06588d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0;
LS_0x7fb1e06588d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0, L_0x7fb1e06587f0;
LS_0x7fb1e06588d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06588d0_0_0, LS_0x7fb1e06588d0_0_4, LS_0x7fb1e06588d0_0_8, LS_0x7fb1e06588d0_0_12;
LS_0x7fb1e06588d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06588d0_0_16, LS_0x7fb1e06588d0_0_20;
L_0x7fb1e06588d0 .concat [ 16 8 0 0], LS_0x7fb1e06588d0_1_0, LS_0x7fb1e06588d0_1_4;
L_0x7fb1e0658b00 .concat [ 8 24 0 0], L_0x7fb1e06594e0, L_0x7fb1e06588d0;
L_0x7fb1e0658e00 .part L_0x7fb1e0672ba0, 7, 1;
LS_0x7fb1e0658ea0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00;
LS_0x7fb1e0658ea0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00;
LS_0x7fb1e0658ea0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00;
LS_0x7fb1e0658ea0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00;
LS_0x7fb1e0658ea0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00;
LS_0x7fb1e0658ea0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00, L_0x7fb1e0658e00;
LS_0x7fb1e0658ea0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0658ea0_0_0, LS_0x7fb1e0658ea0_0_4, LS_0x7fb1e0658ea0_0_8, LS_0x7fb1e0658ea0_0_12;
LS_0x7fb1e0658ea0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0658ea0_0_16, LS_0x7fb1e0658ea0_0_20;
L_0x7fb1e0658ea0 .concat [ 16 8 0 0], LS_0x7fb1e0658ea0_1_0, LS_0x7fb1e0658ea0_1_4;
L_0x7fb1e0659010 .concat [ 8 24 0 0], L_0x7fb1e0672ba0, L_0x7fb1e0658ea0;
L_0x7fb1e0659400 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0659680 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0659860 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0659c70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0659d10 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05eb660 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05eb010;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05eb820 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05eb930_0 .net "a", 31 0, L_0x7fb1e0659720;  alias, 1 drivers
v0x7fb1e05eb9f0_0 .net "b", 31 0, L_0x7fb1e06597c0;  alias, 1 drivers
v0x7fb1e05eba90_0 .net "out", 31 0, L_0x7fb1e0659950;  alias, 1 drivers
L_0x7fb1e0659950 .arith/sum 32, L_0x7fb1e0659720, L_0x7fb1e06597c0;
S_0x7fb1e05ebb30 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05eb010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05ebd00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ebe80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ebf10_0 .net "in", 31 0, L_0x7fb1e0659b50;  alias, 1 drivers
v0x7fb1e05ebfb0_0 .var "in_reg", 31 0;
v0x7fb1e05ec040_0 .net "out", 31 0, v0x7fb1e05ebfb0_0;  alias, 1 drivers
v0x7fb1e05ec0d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05ec1c0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05eb010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ec380 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ec560_0 .net "clk", 0 0, L_0x7fb1e0659400;  1 drivers
v0x7fb1e05ec610_0 .net "in", 7 0, v0x7fb1e05c2e70_0;  alias, 1 drivers
v0x7fb1e05ec6b0_0 .var "in_reg", 7 0;
v0x7fb1e05ec740_0 .net "out", 7 0, v0x7fb1e05ec6b0_0;  alias, 1 drivers
v0x7fb1e05ec7d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05ec520 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05ec560_0;
S_0x7fb1e05ec8d0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05eb010;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05eca90 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ecc00_0 .net "a", 31 0, L_0x7fb1e0659010;  alias, 1 drivers
v0x7fb1e05eccc0_0 .net "b", 31 0, L_0x7fb1e0658b00;  alias, 1 drivers
v0x7fb1e05ecd60_0 .net "out", 31 0, L_0x7fb1e0659720;  alias, 1 drivers
L_0x7fb1e0659720 .arith/mult 32, L_0x7fb1e0659010, L_0x7fb1e0658b00;
S_0x7fb1e05ece00 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05eb010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05ed000 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ed160_0 .net "input_a", 31 0, v0x7fb1e05c4020_0;  alias, 1 drivers
v0x7fb1e05ed210_0 .net "input_b", 31 0, v0x7fb1e05ebfb0_0;  alias, 1 drivers
v0x7fb1e05ed2b0_0 .net "result", 31 0, L_0x7fb1e06597c0;  alias, 1 drivers
v0x7fb1e05ed340_0 .net "select_bit", 0 0, L_0x7fb1e0659860;  1 drivers
L_0x7fb1e06597c0 .functor MUXZ 32, v0x7fb1e05c4020_0, v0x7fb1e05ebfb0_0, L_0x7fb1e0659860, C4<>;
S_0x7fb1e05ed400 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05eb010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05ed5c0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ed740_0 .net "input_a", 31 0, L_0x7fb1e0659950;  alias, 1 drivers
v0x7fb1e05ed810_0 .net "input_b", 31 0, v0x7fb1e05c4020_0;  alias, 1 drivers
v0x7fb1e05ed8a0_0 .net "result", 31 0, L_0x7fb1e0659b50;  alias, 1 drivers
v0x7fb1e05ed950_0 .net "select_bit", 0 0, L_0x7fb1e0659db0;  1 drivers
L_0x7fb1e0659b50 .functor MUXZ 32, L_0x7fb1e0659950, v0x7fb1e05c4020_0, L_0x7fb1e0659db0, C4<>;
S_0x7fb1e05eda20 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05eb010;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05edbe0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05edd60_0 .net "input_a", 7 0, v0x7fb1e05ec6b0_0;  alias, 1 drivers
v0x7fb1e05ede30_0 .net "input_b", 7 0, v0x7fb1e05c2e70_0;  alias, 1 drivers
v0x7fb1e05edec0_0 .net "result", 7 0, L_0x7fb1e06594e0;  alias, 1 drivers
v0x7fb1e05edf50_0 .net "select_bit", 0 0, L_0x7fb1e0659680;  1 drivers
L_0x7fb1e06594e0 .functor MUXZ 8, v0x7fb1e05ec6b0_0, v0x7fb1e05c2e70_0, L_0x7fb1e0659680, C4<>;
S_0x7fb1e05ef030 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e05eb570 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1e05ef260 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05ef030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05ef420 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05ef5c0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ef660_0 .net "in", 7 0, v0x7fb1e05ea770_0;  alias, 1 drivers
v0x7fb1e05ef700_0 .var "in_reg", 7 0;
v0x7fb1e05ef790_0 .net "out", 7 0, v0x7fb1e05ef700_0;  alias, 1 drivers
v0x7fb1e05ef820_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05ef910 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05ef030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05efae0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05efc60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05efcf0_0 .net "in", 7 0, v0x7fb1e05c7e00_0;  alias, 1 drivers
v0x7fb1e05efd90_0 .var "in_reg", 7 0;
v0x7fb1e05efe20_0 .net "out", 7 0, v0x7fb1e05efd90_0;  alias, 1 drivers
v0x7fb1e05efeb0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05effa0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05ef030;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05f0160 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05f01a0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05f01e0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05f0220 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05f0260 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e065b550 .functor AND 1, L_0x7fb1e065b410, L_0x7fb1e065b4b0, C4<1>, C4<1>;
v0x7fb1e05f2f90_0 .net *"_ivl_1", 0 0, L_0x7fb1e065a080;  1 drivers
v0x7fb1e05f3050_0 .net *"_ivl_19", 0 0, L_0x7fb1e065b410;  1 drivers
v0x7fb1e05f30f0_0 .net *"_ivl_2", 23 0, L_0x7fb1e065a120;  1 drivers
v0x7fb1e05f31a0_0 .net *"_ivl_21", 0 0, L_0x7fb1e065b4b0;  1 drivers
v0x7fb1e05f3250_0 .net *"_ivl_7", 0 0, L_0x7fb1e065a610;  1 drivers
v0x7fb1e05f3340_0 .net *"_ivl_8", 23 0, L_0x7fb1e065a6b0;  1 drivers
v0x7fb1e05f33f0_0 .net "a_in", 31 0, L_0x7fb1e065a820;  1 drivers
v0x7fb1e05f3490_0 .net "act_data_in", 7 0, v0x7fb1e05ea770_0;  alias, 1 drivers
v0x7fb1e05f3560_0 .net "add_in", 31 0, L_0x7fb1e065af60;  1 drivers
v0x7fb1e05f3670_0 .net "add_out", 31 0, L_0x7fb1e065b0f0;  1 drivers
v0x7fb1e05f3740_0 .net "buffer_in", 31 0, L_0x7fb1e065b2f0;  1 drivers
v0x7fb1e05f3810_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f38a0_0 .net "mul_out", 31 0, L_0x7fb1e065aec0;  1 drivers
v0x7fb1e05f3970_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05f3a00_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05f3a90_0 .net "result_in", 31 0, v0x7fb1e05c8fb0_0;  alias, 1 drivers
v0x7fb1e05f3b20_0 .net "result_out", 31 0, v0x7fb1e05f0f40_0;  alias, 1 drivers
v0x7fb1e05f3cf0_0 .net "w_in", 31 0, L_0x7fb1e065a310;  1 drivers
v0x7fb1e05f3d80_0 .net "w_load", 7 0, v0x7fb1e05f1640_0;  1 drivers
v0x7fb1e05f3e10_0 .net "w_mux", 7 0, L_0x7fb1e065ac80;  1 drivers
v0x7fb1e05f3ea0_0 .net "wgt_data_in", 7 0, v0x7fb1e05c7e00_0;  alias, 1 drivers
L_0x7fb1e065a080 .part L_0x7fb1e065ac80, 7, 1;
LS_0x7fb1e065a120_0_0 .concat [ 1 1 1 1], L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080;
LS_0x7fb1e065a120_0_4 .concat [ 1 1 1 1], L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080;
LS_0x7fb1e065a120_0_8 .concat [ 1 1 1 1], L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080;
LS_0x7fb1e065a120_0_12 .concat [ 1 1 1 1], L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080;
LS_0x7fb1e065a120_0_16 .concat [ 1 1 1 1], L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080;
LS_0x7fb1e065a120_0_20 .concat [ 1 1 1 1], L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080, L_0x7fb1e065a080;
LS_0x7fb1e065a120_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065a120_0_0, LS_0x7fb1e065a120_0_4, LS_0x7fb1e065a120_0_8, LS_0x7fb1e065a120_0_12;
LS_0x7fb1e065a120_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065a120_0_16, LS_0x7fb1e065a120_0_20;
L_0x7fb1e065a120 .concat [ 16 8 0 0], LS_0x7fb1e065a120_1_0, LS_0x7fb1e065a120_1_4;
L_0x7fb1e065a310 .concat [ 8 24 0 0], L_0x7fb1e065ac80, L_0x7fb1e065a120;
L_0x7fb1e065a610 .part v0x7fb1e05ea770_0, 7, 1;
LS_0x7fb1e065a6b0_0_0 .concat [ 1 1 1 1], L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610;
LS_0x7fb1e065a6b0_0_4 .concat [ 1 1 1 1], L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610;
LS_0x7fb1e065a6b0_0_8 .concat [ 1 1 1 1], L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610;
LS_0x7fb1e065a6b0_0_12 .concat [ 1 1 1 1], L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610;
LS_0x7fb1e065a6b0_0_16 .concat [ 1 1 1 1], L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610;
LS_0x7fb1e065a6b0_0_20 .concat [ 1 1 1 1], L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610, L_0x7fb1e065a610;
LS_0x7fb1e065a6b0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065a6b0_0_0, LS_0x7fb1e065a6b0_0_4, LS_0x7fb1e065a6b0_0_8, LS_0x7fb1e065a6b0_0_12;
LS_0x7fb1e065a6b0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065a6b0_0_16, LS_0x7fb1e065a6b0_0_20;
L_0x7fb1e065a6b0 .concat [ 16 8 0 0], LS_0x7fb1e065a6b0_1_0, LS_0x7fb1e065a6b0_1_4;
L_0x7fb1e065a820 .concat [ 8 24 0 0], v0x7fb1e05ea770_0, L_0x7fb1e065a6b0;
L_0x7fb1e065aba0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e065ae20 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065b000 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065b410 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065b4b0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05f05f0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05effa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05f07b0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f08c0_0 .net "a", 31 0, L_0x7fb1e065aec0;  alias, 1 drivers
v0x7fb1e05f0980_0 .net "b", 31 0, L_0x7fb1e065af60;  alias, 1 drivers
v0x7fb1e05f0a20_0 .net "out", 31 0, L_0x7fb1e065b0f0;  alias, 1 drivers
L_0x7fb1e065b0f0 .arith/sum 32, L_0x7fb1e065aec0, L_0x7fb1e065af60;
S_0x7fb1e05f0ac0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05effa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05f0c90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f0e10_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f0ea0_0 .net "in", 31 0, L_0x7fb1e065b2f0;  alias, 1 drivers
v0x7fb1e05f0f40_0 .var "in_reg", 31 0;
v0x7fb1e05f0fd0_0 .net "out", 31 0, v0x7fb1e05f0f40_0;  alias, 1 drivers
v0x7fb1e05f1060_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05f1150 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05effa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05f1310 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f14f0_0 .net "clk", 0 0, L_0x7fb1e065aba0;  1 drivers
v0x7fb1e05f15a0_0 .net "in", 7 0, v0x7fb1e05c7e00_0;  alias, 1 drivers
v0x7fb1e05f1640_0 .var "in_reg", 7 0;
v0x7fb1e05f16d0_0 .net "out", 7 0, v0x7fb1e05f1640_0;  alias, 1 drivers
v0x7fb1e05f1760_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05f14b0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05f14f0_0;
S_0x7fb1e05f1860 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05effa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05f1a20 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f1b90_0 .net "a", 31 0, L_0x7fb1e065a820;  alias, 1 drivers
v0x7fb1e05f1c50_0 .net "b", 31 0, L_0x7fb1e065a310;  alias, 1 drivers
v0x7fb1e05f1cf0_0 .net "out", 31 0, L_0x7fb1e065aec0;  alias, 1 drivers
L_0x7fb1e065aec0 .arith/mult 32, L_0x7fb1e065a820, L_0x7fb1e065a310;
S_0x7fb1e05f1d90 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05effa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05f1f90 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f20f0_0 .net "input_a", 31 0, v0x7fb1e05c8fb0_0;  alias, 1 drivers
v0x7fb1e05f21a0_0 .net "input_b", 31 0, v0x7fb1e05f0f40_0;  alias, 1 drivers
v0x7fb1e05f2240_0 .net "result", 31 0, L_0x7fb1e065af60;  alias, 1 drivers
v0x7fb1e05f22d0_0 .net "select_bit", 0 0, L_0x7fb1e065b000;  1 drivers
L_0x7fb1e065af60 .functor MUXZ 32, v0x7fb1e05c8fb0_0, v0x7fb1e05f0f40_0, L_0x7fb1e065b000, C4<>;
S_0x7fb1e05f2390 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05effa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05f2550 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f26d0_0 .net "input_a", 31 0, L_0x7fb1e065b0f0;  alias, 1 drivers
v0x7fb1e05f27a0_0 .net "input_b", 31 0, v0x7fb1e05c8fb0_0;  alias, 1 drivers
v0x7fb1e05f2830_0 .net "result", 31 0, L_0x7fb1e065b2f0;  alias, 1 drivers
v0x7fb1e05f28e0_0 .net "select_bit", 0 0, L_0x7fb1e065b550;  1 drivers
L_0x7fb1e065b2f0 .functor MUXZ 32, L_0x7fb1e065b0f0, v0x7fb1e05c8fb0_0, L_0x7fb1e065b550, C4<>;
S_0x7fb1e05f29b0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05effa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05f2b70 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f2cf0_0 .net "input_a", 7 0, v0x7fb1e05f1640_0;  alias, 1 drivers
v0x7fb1e05f2dc0_0 .net "input_b", 7 0, v0x7fb1e05c7e00_0;  alias, 1 drivers
v0x7fb1e05f2e50_0 .net "result", 7 0, L_0x7fb1e065ac80;  alias, 1 drivers
v0x7fb1e05f2ee0_0 .net "select_bit", 0 0, L_0x7fb1e065ae20;  1 drivers
L_0x7fb1e065ac80 .functor MUXZ 8, v0x7fb1e05f1640_0, v0x7fb1e05c7e00_0, L_0x7fb1e065ae20, C4<>;
S_0x7fb1e05f3fd0 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e05f0500 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e05f4210 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05f3fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05f43d0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f4570_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f4610_0 .net "in", 7 0, v0x7fb1e05ef700_0;  alias, 1 drivers
v0x7fb1e05f46b0_0 .var "in_reg", 7 0;
v0x7fb1e05f4740_0 .net "out", 7 0, v0x7fb1e05f46b0_0;  alias, 1 drivers
v0x7fb1e05f47d0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05f48c0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05f3fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05f4a90 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f4c10_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f4ca0_0 .net "in", 7 0, v0x7fb1e05ccdb0_0;  alias, 1 drivers
v0x7fb1e05f4d40_0 .var "in_reg", 7 0;
v0x7fb1e05f4dd0_0 .net "out", 7 0, v0x7fb1e05f4d40_0;  alias, 1 drivers
v0x7fb1e05f4e60_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05f4f50 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05f3fd0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05f5110 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05f5150 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05f5190 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05f51d0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05f5210 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e065ccf0 .functor AND 1, L_0x7fb1e065cbb0, L_0x7fb1e065cc50, C4<1>, C4<1>;
v0x7fb1e05f7f40_0 .net *"_ivl_1", 0 0, L_0x7fb1e065b820;  1 drivers
v0x7fb1e05f8000_0 .net *"_ivl_19", 0 0, L_0x7fb1e065cbb0;  1 drivers
v0x7fb1e05f80a0_0 .net *"_ivl_2", 23 0, L_0x7fb1e065b8c0;  1 drivers
v0x7fb1e05f8150_0 .net *"_ivl_21", 0 0, L_0x7fb1e065cc50;  1 drivers
v0x7fb1e05f8200_0 .net *"_ivl_7", 0 0, L_0x7fb1e065bdb0;  1 drivers
v0x7fb1e05f82f0_0 .net *"_ivl_8", 23 0, L_0x7fb1e065be50;  1 drivers
v0x7fb1e05f83a0_0 .net "a_in", 31 0, L_0x7fb1e065bfc0;  1 drivers
v0x7fb1e05f8440_0 .net "act_data_in", 7 0, v0x7fb1e05ef700_0;  alias, 1 drivers
v0x7fb1e05f8510_0 .net "add_in", 31 0, L_0x7fb1e065c700;  1 drivers
v0x7fb1e05f8620_0 .net "add_out", 31 0, L_0x7fb1e065c890;  1 drivers
v0x7fb1e05f86f0_0 .net "buffer_in", 31 0, L_0x7fb1e065ca90;  1 drivers
v0x7fb1e05f87c0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f8850_0 .net "mul_out", 31 0, L_0x7fb1e065c660;  1 drivers
v0x7fb1e05f8920_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05f89b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05f8a40_0 .net "result_in", 31 0, v0x7fb1e05cdf60_0;  alias, 1 drivers
v0x7fb1e05f8ad0_0 .net "result_out", 31 0, v0x7fb1e05f5ef0_0;  alias, 1 drivers
v0x7fb1e05f8ca0_0 .net "w_in", 31 0, L_0x7fb1e065bab0;  1 drivers
v0x7fb1e05f8d30_0 .net "w_load", 7 0, v0x7fb1e05f65f0_0;  1 drivers
v0x7fb1e05f8dc0_0 .net "w_mux", 7 0, L_0x7fb1e065c420;  1 drivers
v0x7fb1e05f8e50_0 .net "wgt_data_in", 7 0, v0x7fb1e05ccdb0_0;  alias, 1 drivers
L_0x7fb1e065b820 .part L_0x7fb1e065c420, 7, 1;
LS_0x7fb1e065b8c0_0_0 .concat [ 1 1 1 1], L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820;
LS_0x7fb1e065b8c0_0_4 .concat [ 1 1 1 1], L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820;
LS_0x7fb1e065b8c0_0_8 .concat [ 1 1 1 1], L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820;
LS_0x7fb1e065b8c0_0_12 .concat [ 1 1 1 1], L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820;
LS_0x7fb1e065b8c0_0_16 .concat [ 1 1 1 1], L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820;
LS_0x7fb1e065b8c0_0_20 .concat [ 1 1 1 1], L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820, L_0x7fb1e065b820;
LS_0x7fb1e065b8c0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065b8c0_0_0, LS_0x7fb1e065b8c0_0_4, LS_0x7fb1e065b8c0_0_8, LS_0x7fb1e065b8c0_0_12;
LS_0x7fb1e065b8c0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065b8c0_0_16, LS_0x7fb1e065b8c0_0_20;
L_0x7fb1e065b8c0 .concat [ 16 8 0 0], LS_0x7fb1e065b8c0_1_0, LS_0x7fb1e065b8c0_1_4;
L_0x7fb1e065bab0 .concat [ 8 24 0 0], L_0x7fb1e065c420, L_0x7fb1e065b8c0;
L_0x7fb1e065bdb0 .part v0x7fb1e05ef700_0, 7, 1;
LS_0x7fb1e065be50_0_0 .concat [ 1 1 1 1], L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0;
LS_0x7fb1e065be50_0_4 .concat [ 1 1 1 1], L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0;
LS_0x7fb1e065be50_0_8 .concat [ 1 1 1 1], L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0;
LS_0x7fb1e065be50_0_12 .concat [ 1 1 1 1], L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0;
LS_0x7fb1e065be50_0_16 .concat [ 1 1 1 1], L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0;
LS_0x7fb1e065be50_0_20 .concat [ 1 1 1 1], L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0, L_0x7fb1e065bdb0;
LS_0x7fb1e065be50_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065be50_0_0, LS_0x7fb1e065be50_0_4, LS_0x7fb1e065be50_0_8, LS_0x7fb1e065be50_0_12;
LS_0x7fb1e065be50_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065be50_0_16, LS_0x7fb1e065be50_0_20;
L_0x7fb1e065be50 .concat [ 16 8 0 0], LS_0x7fb1e065be50_1_0, LS_0x7fb1e065be50_1_4;
L_0x7fb1e065bfc0 .concat [ 8 24 0 0], v0x7fb1e05ef700_0, L_0x7fb1e065be50;
L_0x7fb1e065c340 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e065c5c0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065c7a0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065cbb0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065cc50 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05f55a0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05f4f50;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05f5760 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f5870_0 .net "a", 31 0, L_0x7fb1e065c660;  alias, 1 drivers
v0x7fb1e05f5930_0 .net "b", 31 0, L_0x7fb1e065c700;  alias, 1 drivers
v0x7fb1e05f59d0_0 .net "out", 31 0, L_0x7fb1e065c890;  alias, 1 drivers
L_0x7fb1e065c890 .arith/sum 32, L_0x7fb1e065c660, L_0x7fb1e065c700;
S_0x7fb1e05f5a70 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05f4f50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05f5c40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f5dc0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f5e50_0 .net "in", 31 0, L_0x7fb1e065ca90;  alias, 1 drivers
v0x7fb1e05f5ef0_0 .var "in_reg", 31 0;
v0x7fb1e05f5f80_0 .net "out", 31 0, v0x7fb1e05f5ef0_0;  alias, 1 drivers
v0x7fb1e05f6010_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05f6100 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05f4f50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05f62c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f64a0_0 .net "clk", 0 0, L_0x7fb1e065c340;  1 drivers
v0x7fb1e05f6550_0 .net "in", 7 0, v0x7fb1e05ccdb0_0;  alias, 1 drivers
v0x7fb1e05f65f0_0 .var "in_reg", 7 0;
v0x7fb1e05f6680_0 .net "out", 7 0, v0x7fb1e05f65f0_0;  alias, 1 drivers
v0x7fb1e05f6710_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05f6460 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05f64a0_0;
S_0x7fb1e05f6810 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05f4f50;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05f69d0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f6b40_0 .net "a", 31 0, L_0x7fb1e065bfc0;  alias, 1 drivers
v0x7fb1e05f6c00_0 .net "b", 31 0, L_0x7fb1e065bab0;  alias, 1 drivers
v0x7fb1e05f6ca0_0 .net "out", 31 0, L_0x7fb1e065c660;  alias, 1 drivers
L_0x7fb1e065c660 .arith/mult 32, L_0x7fb1e065bfc0, L_0x7fb1e065bab0;
S_0x7fb1e05f6d40 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05f4f50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05f6f40 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f70a0_0 .net "input_a", 31 0, v0x7fb1e05cdf60_0;  alias, 1 drivers
v0x7fb1e05f7150_0 .net "input_b", 31 0, v0x7fb1e05f5ef0_0;  alias, 1 drivers
v0x7fb1e05f71f0_0 .net "result", 31 0, L_0x7fb1e065c700;  alias, 1 drivers
v0x7fb1e05f7280_0 .net "select_bit", 0 0, L_0x7fb1e065c7a0;  1 drivers
L_0x7fb1e065c700 .functor MUXZ 32, v0x7fb1e05cdf60_0, v0x7fb1e05f5ef0_0, L_0x7fb1e065c7a0, C4<>;
S_0x7fb1e05f7340 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05f4f50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05f7500 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05f7680_0 .net "input_a", 31 0, L_0x7fb1e065c890;  alias, 1 drivers
v0x7fb1e05f7750_0 .net "input_b", 31 0, v0x7fb1e05cdf60_0;  alias, 1 drivers
v0x7fb1e05f77e0_0 .net "result", 31 0, L_0x7fb1e065ca90;  alias, 1 drivers
v0x7fb1e05f7890_0 .net "select_bit", 0 0, L_0x7fb1e065ccf0;  1 drivers
L_0x7fb1e065ca90 .functor MUXZ 32, L_0x7fb1e065c890, v0x7fb1e05cdf60_0, L_0x7fb1e065ccf0, C4<>;
S_0x7fb1e05f7960 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05f4f50;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05f7b20 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f7ca0_0 .net "input_a", 7 0, v0x7fb1e05f65f0_0;  alias, 1 drivers
v0x7fb1e05f7d70_0 .net "input_b", 7 0, v0x7fb1e05ccdb0_0;  alias, 1 drivers
v0x7fb1e05f7e00_0 .net "result", 7 0, L_0x7fb1e065c420;  alias, 1 drivers
v0x7fb1e05f7e90_0 .net "select_bit", 0 0, L_0x7fb1e065c5c0;  1 drivers
L_0x7fb1e065c420 .functor MUXZ 8, v0x7fb1e05f65f0_0, v0x7fb1e05ccdb0_0, L_0x7fb1e065c5c0, C4<>;
S_0x7fb1e05f8f80 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e05f54b0 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e05f91b0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05f8f80;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05f9370 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f9510_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f95b0_0 .net "in", 7 0, v0x7fb1e05f46b0_0;  alias, 1 drivers
v0x7fb1e05f9650_0 .var "in_reg", 7 0;
v0x7fb1e05f96e0_0 .net "out", 7 0, v0x7fb1e05f9650_0;  alias, 1 drivers
v0x7fb1e05f9770_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05f9860 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05f8f80;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05f9a30 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05f9bb0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05f9c40_0 .net "in", 7 0, v0x7fb1e05d1d50_0;  alias, 1 drivers
v0x7fb1e05f9ce0_0 .var "in_reg", 7 0;
v0x7fb1e05f9d70_0 .net "out", 7 0, v0x7fb1e05f9ce0_0;  alias, 1 drivers
v0x7fb1e05f9e00_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05f9ef0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05f8f80;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05fa0b0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05fa0f0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05fa130 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05fa170 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05fa1b0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e065e500 .functor AND 1, L_0x7fb1e065e3c0, L_0x7fb1e065e460, C4<1>, C4<1>;
v0x7fb1e05fcee0_0 .net *"_ivl_1", 0 0, L_0x7fb1e065d030;  1 drivers
v0x7fb1e05fcfa0_0 .net *"_ivl_19", 0 0, L_0x7fb1e065e3c0;  1 drivers
v0x7fb1e05fd040_0 .net *"_ivl_2", 23 0, L_0x7fb1e065d0d0;  1 drivers
v0x7fb1e05fd0f0_0 .net *"_ivl_21", 0 0, L_0x7fb1e065e460;  1 drivers
v0x7fb1e05fd1a0_0 .net *"_ivl_7", 0 0, L_0x7fb1e065d5c0;  1 drivers
v0x7fb1e05fd290_0 .net *"_ivl_8", 23 0, L_0x7fb1e065d660;  1 drivers
v0x7fb1e05fd340_0 .net "a_in", 31 0, L_0x7fb1e065d7d0;  1 drivers
v0x7fb1e05fd3e0_0 .net "act_data_in", 7 0, v0x7fb1e05f46b0_0;  alias, 1 drivers
v0x7fb1e05fd4b0_0 .net "add_in", 31 0, L_0x7fb1e065df10;  1 drivers
v0x7fb1e05fd5c0_0 .net "add_out", 31 0, L_0x7fb1e065e0a0;  1 drivers
v0x7fb1e05fd690_0 .net "buffer_in", 31 0, L_0x7fb1e065e2a0;  1 drivers
v0x7fb1e05fd760_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05fd7f0_0 .net "mul_out", 31 0, L_0x7fb1e065de70;  1 drivers
v0x7fb1e05fd8c0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e05fd950_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e05fd9e0_0 .net "result_in", 31 0, v0x7fb1e05d2f00_0;  alias, 1 drivers
v0x7fb1e05fda70_0 .net "result_out", 31 0, v0x7fb1e05fae90_0;  alias, 1 drivers
v0x7fb1e05fdc40_0 .net "w_in", 31 0, L_0x7fb1e065d2c0;  1 drivers
v0x7fb1e05fdcd0_0 .net "w_load", 7 0, v0x7fb1e05fb590_0;  1 drivers
v0x7fb1e05fdd60_0 .net "w_mux", 7 0, L_0x7fb1e065dc30;  1 drivers
v0x7fb1e05fddf0_0 .net "wgt_data_in", 7 0, v0x7fb1e05d1d50_0;  alias, 1 drivers
L_0x7fb1e065d030 .part L_0x7fb1e065dc30, 7, 1;
LS_0x7fb1e065d0d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030;
LS_0x7fb1e065d0d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030;
LS_0x7fb1e065d0d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030;
LS_0x7fb1e065d0d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030;
LS_0x7fb1e065d0d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030;
LS_0x7fb1e065d0d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030, L_0x7fb1e065d030;
LS_0x7fb1e065d0d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065d0d0_0_0, LS_0x7fb1e065d0d0_0_4, LS_0x7fb1e065d0d0_0_8, LS_0x7fb1e065d0d0_0_12;
LS_0x7fb1e065d0d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065d0d0_0_16, LS_0x7fb1e065d0d0_0_20;
L_0x7fb1e065d0d0 .concat [ 16 8 0 0], LS_0x7fb1e065d0d0_1_0, LS_0x7fb1e065d0d0_1_4;
L_0x7fb1e065d2c0 .concat [ 8 24 0 0], L_0x7fb1e065dc30, L_0x7fb1e065d0d0;
L_0x7fb1e065d5c0 .part v0x7fb1e05f46b0_0, 7, 1;
LS_0x7fb1e065d660_0_0 .concat [ 1 1 1 1], L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0;
LS_0x7fb1e065d660_0_4 .concat [ 1 1 1 1], L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0;
LS_0x7fb1e065d660_0_8 .concat [ 1 1 1 1], L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0;
LS_0x7fb1e065d660_0_12 .concat [ 1 1 1 1], L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0;
LS_0x7fb1e065d660_0_16 .concat [ 1 1 1 1], L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0;
LS_0x7fb1e065d660_0_20 .concat [ 1 1 1 1], L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0, L_0x7fb1e065d5c0;
LS_0x7fb1e065d660_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065d660_0_0, LS_0x7fb1e065d660_0_4, LS_0x7fb1e065d660_0_8, LS_0x7fb1e065d660_0_12;
LS_0x7fb1e065d660_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065d660_0_16, LS_0x7fb1e065d660_0_20;
L_0x7fb1e065d660 .concat [ 16 8 0 0], LS_0x7fb1e065d660_1_0, LS_0x7fb1e065d660_1_4;
L_0x7fb1e065d7d0 .concat [ 8 24 0 0], v0x7fb1e05f46b0_0, L_0x7fb1e065d660;
L_0x7fb1e065db50 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e065ddd0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065dfb0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065e3c0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065e460 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05fa540 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05f9ef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05fa700 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05fa810_0 .net "a", 31 0, L_0x7fb1e065de70;  alias, 1 drivers
v0x7fb1e05fa8d0_0 .net "b", 31 0, L_0x7fb1e065df10;  alias, 1 drivers
v0x7fb1e05fa970_0 .net "out", 31 0, L_0x7fb1e065e0a0;  alias, 1 drivers
L_0x7fb1e065e0a0 .arith/sum 32, L_0x7fb1e065de70, L_0x7fb1e065df10;
S_0x7fb1e05faa10 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05f9ef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05fabe0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05fad60_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05fadf0_0 .net "in", 31 0, L_0x7fb1e065e2a0;  alias, 1 drivers
v0x7fb1e05fae90_0 .var "in_reg", 31 0;
v0x7fb1e05faf20_0 .net "out", 31 0, v0x7fb1e05fae90_0;  alias, 1 drivers
v0x7fb1e05fafb0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e05fb0a0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05f9ef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05fb260 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05fb440_0 .net "clk", 0 0, L_0x7fb1e065db50;  1 drivers
v0x7fb1e05fb4f0_0 .net "in", 7 0, v0x7fb1e05d1d50_0;  alias, 1 drivers
v0x7fb1e05fb590_0 .var "in_reg", 7 0;
v0x7fb1e05fb620_0 .net "out", 7 0, v0x7fb1e05fb590_0;  alias, 1 drivers
v0x7fb1e05fb6b0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e05fb400 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e05fb440_0;
S_0x7fb1e05fb7b0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05f9ef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05fb970 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05fbae0_0 .net "a", 31 0, L_0x7fb1e065d7d0;  alias, 1 drivers
v0x7fb1e05fbba0_0 .net "b", 31 0, L_0x7fb1e065d2c0;  alias, 1 drivers
v0x7fb1e05fbc40_0 .net "out", 31 0, L_0x7fb1e065de70;  alias, 1 drivers
L_0x7fb1e065de70 .arith/mult 32, L_0x7fb1e065d7d0, L_0x7fb1e065d2c0;
S_0x7fb1e05fbce0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05f9ef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05fbee0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05fc040_0 .net "input_a", 31 0, v0x7fb1e05d2f00_0;  alias, 1 drivers
v0x7fb1e05fc0f0_0 .net "input_b", 31 0, v0x7fb1e05fae90_0;  alias, 1 drivers
v0x7fb1e05fc190_0 .net "result", 31 0, L_0x7fb1e065df10;  alias, 1 drivers
v0x7fb1e05fc220_0 .net "select_bit", 0 0, L_0x7fb1e065dfb0;  1 drivers
L_0x7fb1e065df10 .functor MUXZ 32, v0x7fb1e05d2f00_0, v0x7fb1e05fae90_0, L_0x7fb1e065dfb0, C4<>;
S_0x7fb1e05fc2e0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05f9ef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e05fc4a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05fc620_0 .net "input_a", 31 0, L_0x7fb1e065e0a0;  alias, 1 drivers
v0x7fb1e05fc6f0_0 .net "input_b", 31 0, v0x7fb1e05d2f00_0;  alias, 1 drivers
v0x7fb1e05fc780_0 .net "result", 31 0, L_0x7fb1e065e2a0;  alias, 1 drivers
v0x7fb1e05fc830_0 .net "select_bit", 0 0, L_0x7fb1e065e500;  1 drivers
L_0x7fb1e065e2a0 .functor MUXZ 32, L_0x7fb1e065e0a0, v0x7fb1e05d2f00_0, L_0x7fb1e065e500, C4<>;
S_0x7fb1e05fc900 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05f9ef0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e05fcac0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05fcc40_0 .net "input_a", 7 0, v0x7fb1e05fb590_0;  alias, 1 drivers
v0x7fb1e05fcd10_0 .net "input_b", 7 0, v0x7fb1e05d1d50_0;  alias, 1 drivers
v0x7fb1e05fcda0_0 .net "result", 7 0, L_0x7fb1e065dc30;  alias, 1 drivers
v0x7fb1e05fce30_0 .net "select_bit", 0 0, L_0x7fb1e065ddd0;  1 drivers
L_0x7fb1e065dc30 .functor MUXZ 8, v0x7fb1e05fb590_0, v0x7fb1e05d1d50_0, L_0x7fb1e065ddd0, C4<>;
S_0x7fb1e05fdf20 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e05fe0f0 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e05fe190 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e05fdf20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05fe350 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05fe4d0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05fe570_0 .net "in", 7 0, v0x7fb1e05f9650_0;  alias, 1 drivers
v0x7fb1e05fe610_0 .var "in_reg", 7 0;
v0x7fb1e05fe6a0_0 .net "out", 7 0, v0x7fb1e05fe610_0;  alias, 1 drivers
v0x7fb1e05fe730_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05fe820 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e05fdf20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e05fe9f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e05feb70_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05fec00_0 .net "in", 7 0, v0x7fb1e05d6d10_0;  alias, 1 drivers
v0x7fb1e05feca0_0 .var "in_reg", 7 0;
v0x7fb1e05fed30_0 .net "out", 7 0, v0x7fb1e05feca0_0;  alias, 1 drivers
v0x7fb1e05fedc0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e05feeb0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e05fdf20;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e05ff070 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e05ff0b0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e05ff0f0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e05ff130 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e05ff170 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e065fd10 .functor AND 1, L_0x7fb1e065fbd0, L_0x7fb1e065fc70, C4<1>, C4<1>;
v0x7fb1e0605f20_0 .net *"_ivl_1", 0 0, L_0x7fb1e065e840;  1 drivers
v0x7fb1e0605fe0_0 .net *"_ivl_19", 0 0, L_0x7fb1e065fbd0;  1 drivers
v0x7fb1e0606080_0 .net *"_ivl_2", 23 0, L_0x7fb1e065e8e0;  1 drivers
v0x7fb1e0606130_0 .net *"_ivl_21", 0 0, L_0x7fb1e065fc70;  1 drivers
v0x7fb1e06061e0_0 .net *"_ivl_7", 0 0, L_0x7fb1e065edd0;  1 drivers
v0x7fb1e06062d0_0 .net *"_ivl_8", 23 0, L_0x7fb1e065ee70;  1 drivers
v0x7fb1e0606380_0 .net "a_in", 31 0, L_0x7fb1e065efe0;  1 drivers
v0x7fb1e0606420_0 .net "act_data_in", 7 0, v0x7fb1e05f9650_0;  alias, 1 drivers
v0x7fb1e06064f0_0 .net "add_in", 31 0, L_0x7fb1e065f720;  1 drivers
v0x7fb1e0606600_0 .net "add_out", 31 0, L_0x7fb1e065f8b0;  1 drivers
v0x7fb1e06066d0_0 .net "buffer_in", 31 0, L_0x7fb1e065fab0;  1 drivers
v0x7fb1e06067a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0606830_0 .net "mul_out", 31 0, L_0x7fb1e065f680;  1 drivers
v0x7fb1e0606900_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0606990_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0606a20_0 .net "result_in", 31 0, v0x7fb1e05d7ec0_0;  alias, 1 drivers
v0x7fb1e0606ab0_0 .net "result_out", 31 0, v0x7fb1e05ffe50_0;  alias, 1 drivers
v0x7fb1e0606c80_0 .net "w_in", 31 0, L_0x7fb1e065ead0;  1 drivers
v0x7fb1e0606d10_0 .net "w_load", 7 0, v0x7fb1e06045d0_0;  1 drivers
v0x7fb1e0606da0_0 .net "w_mux", 7 0, L_0x7fb1e065f440;  1 drivers
v0x7fb1e0606e30_0 .net "wgt_data_in", 7 0, v0x7fb1e05d6d10_0;  alias, 1 drivers
L_0x7fb1e065e840 .part L_0x7fb1e065f440, 7, 1;
LS_0x7fb1e065e8e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840;
LS_0x7fb1e065e8e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840;
LS_0x7fb1e065e8e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840;
LS_0x7fb1e065e8e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840;
LS_0x7fb1e065e8e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840;
LS_0x7fb1e065e8e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840, L_0x7fb1e065e840;
LS_0x7fb1e065e8e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065e8e0_0_0, LS_0x7fb1e065e8e0_0_4, LS_0x7fb1e065e8e0_0_8, LS_0x7fb1e065e8e0_0_12;
LS_0x7fb1e065e8e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065e8e0_0_16, LS_0x7fb1e065e8e0_0_20;
L_0x7fb1e065e8e0 .concat [ 16 8 0 0], LS_0x7fb1e065e8e0_1_0, LS_0x7fb1e065e8e0_1_4;
L_0x7fb1e065ead0 .concat [ 8 24 0 0], L_0x7fb1e065f440, L_0x7fb1e065e8e0;
L_0x7fb1e065edd0 .part v0x7fb1e05f9650_0, 7, 1;
LS_0x7fb1e065ee70_0_0 .concat [ 1 1 1 1], L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0;
LS_0x7fb1e065ee70_0_4 .concat [ 1 1 1 1], L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0;
LS_0x7fb1e065ee70_0_8 .concat [ 1 1 1 1], L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0;
LS_0x7fb1e065ee70_0_12 .concat [ 1 1 1 1], L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0;
LS_0x7fb1e065ee70_0_16 .concat [ 1 1 1 1], L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0;
LS_0x7fb1e065ee70_0_20 .concat [ 1 1 1 1], L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0, L_0x7fb1e065edd0;
LS_0x7fb1e065ee70_1_0 .concat [ 4 4 4 4], LS_0x7fb1e065ee70_0_0, LS_0x7fb1e065ee70_0_4, LS_0x7fb1e065ee70_0_8, LS_0x7fb1e065ee70_0_12;
LS_0x7fb1e065ee70_1_4 .concat [ 4 4 0 0], LS_0x7fb1e065ee70_0_16, LS_0x7fb1e065ee70_0_20;
L_0x7fb1e065ee70 .concat [ 16 8 0 0], LS_0x7fb1e065ee70_1_0, LS_0x7fb1e065ee70_1_4;
L_0x7fb1e065efe0 .concat [ 8 24 0 0], v0x7fb1e05f9650_0, L_0x7fb1e065ee70;
L_0x7fb1e065f360 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e065f5e0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065f7c0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065fbd0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e065fc70 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e05ff500 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e05feeb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e05ff6c0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ff7d0_0 .net "a", 31 0, L_0x7fb1e065f680;  alias, 1 drivers
v0x7fb1e05ff890_0 .net "b", 31 0, L_0x7fb1e065f720;  alias, 1 drivers
v0x7fb1e05ff930_0 .net "out", 31 0, L_0x7fb1e065f8b0;  alias, 1 drivers
L_0x7fb1e065f8b0 .arith/sum 32, L_0x7fb1e065f680, L_0x7fb1e065f720;
S_0x7fb1e05ff9d0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e05feeb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e05ffba0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e05ffd20_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e05ffdb0_0 .net "in", 31 0, L_0x7fb1e065fab0;  alias, 1 drivers
v0x7fb1e05ffe50_0 .var "in_reg", 31 0;
v0x7fb1e05ffee0_0 .net "out", 31 0, v0x7fb1e05ffe50_0;  alias, 1 drivers
v0x7fb1e05fff70_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e06040e0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e05feeb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e06042a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0604480_0 .net "clk", 0 0, L_0x7fb1e065f360;  1 drivers
v0x7fb1e0604530_0 .net "in", 7 0, v0x7fb1e05d6d10_0;  alias, 1 drivers
v0x7fb1e06045d0_0 .var "in_reg", 7 0;
v0x7fb1e0604660_0 .net "out", 7 0, v0x7fb1e06045d0_0;  alias, 1 drivers
v0x7fb1e06046f0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0604440 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0604480_0;
S_0x7fb1e06047f0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e05feeb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e06049b0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0604b20_0 .net "a", 31 0, L_0x7fb1e065efe0;  alias, 1 drivers
v0x7fb1e0604be0_0 .net "b", 31 0, L_0x7fb1e065ead0;  alias, 1 drivers
v0x7fb1e0604c80_0 .net "out", 31 0, L_0x7fb1e065f680;  alias, 1 drivers
L_0x7fb1e065f680 .arith/mult 32, L_0x7fb1e065efe0, L_0x7fb1e065ead0;
S_0x7fb1e0604d20 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e05feeb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0604f20 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0605080_0 .net "input_a", 31 0, v0x7fb1e05d7ec0_0;  alias, 1 drivers
v0x7fb1e0605130_0 .net "input_b", 31 0, v0x7fb1e05ffe50_0;  alias, 1 drivers
v0x7fb1e06051d0_0 .net "result", 31 0, L_0x7fb1e065f720;  alias, 1 drivers
v0x7fb1e0605260_0 .net "select_bit", 0 0, L_0x7fb1e065f7c0;  1 drivers
L_0x7fb1e065f720 .functor MUXZ 32, v0x7fb1e05d7ec0_0, v0x7fb1e05ffe50_0, L_0x7fb1e065f7c0, C4<>;
S_0x7fb1e0605320 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e05feeb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e06054e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0605660_0 .net "input_a", 31 0, L_0x7fb1e065f8b0;  alias, 1 drivers
v0x7fb1e0605730_0 .net "input_b", 31 0, v0x7fb1e05d7ec0_0;  alias, 1 drivers
v0x7fb1e06057c0_0 .net "result", 31 0, L_0x7fb1e065fab0;  alias, 1 drivers
v0x7fb1e0605870_0 .net "select_bit", 0 0, L_0x7fb1e065fd10;  1 drivers
L_0x7fb1e065fab0 .functor MUXZ 32, L_0x7fb1e065f8b0, v0x7fb1e05d7ec0_0, L_0x7fb1e065fd10, C4<>;
S_0x7fb1e0605940 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e05feeb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0605b00 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0605c80_0 .net "input_a", 7 0, v0x7fb1e06045d0_0;  alias, 1 drivers
v0x7fb1e0605d50_0 .net "input_b", 7 0, v0x7fb1e05d6d10_0;  alias, 1 drivers
v0x7fb1e0605de0_0 .net "result", 7 0, L_0x7fb1e065f440;  alias, 1 drivers
v0x7fb1e0605e70_0 .net "select_bit", 0 0, L_0x7fb1e065f5e0;  1 drivers
L_0x7fb1e065f440 .functor MUXZ 8, v0x7fb1e06045d0_0, v0x7fb1e05d6d10_0, L_0x7fb1e065f5e0, C4<>;
S_0x7fb1e0606f60 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e05ff410 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e0607190 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0606f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0607350 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e06074f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0607590_0 .net "in", 7 0, v0x7fb1e05fe610_0;  alias, 1 drivers
v0x7fb1e0607630_0 .var "in_reg", 7 0;
v0x7fb1e06076c0_0 .net "out", 7 0, v0x7fb1e0607630_0;  alias, 1 drivers
v0x7fb1e0607750_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0607840 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0606f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0607a10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0607b90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0607c20_0 .net "in", 7 0, v0x7fb1e05dbcb0_0;  alias, 1 drivers
v0x7fb1e0607cc0_0 .var "in_reg", 7 0;
v0x7fb1e0607d50_0 .net "out", 7 0, v0x7fb1e0607cc0_0;  alias, 1 drivers
v0x7fb1e0607de0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0607ed0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0606f60;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0608090 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e06080d0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0608110 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0608150 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0608190 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0661520 .functor AND 1, L_0x7fb1e06613e0, L_0x7fb1e0661480, C4<1>, C4<1>;
v0x7fb1e060aec0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0660050;  1 drivers
v0x7fb1e060af80_0 .net *"_ivl_19", 0 0, L_0x7fb1e06613e0;  1 drivers
v0x7fb1e060b020_0 .net *"_ivl_2", 23 0, L_0x7fb1e06600f0;  1 drivers
v0x7fb1e060b0d0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0661480;  1 drivers
v0x7fb1e060b180_0 .net *"_ivl_7", 0 0, L_0x7fb1e06605e0;  1 drivers
v0x7fb1e060b270_0 .net *"_ivl_8", 23 0, L_0x7fb1e0660680;  1 drivers
v0x7fb1e060b320_0 .net "a_in", 31 0, L_0x7fb1e06607f0;  1 drivers
v0x7fb1e060b3c0_0 .net "act_data_in", 7 0, v0x7fb1e05fe610_0;  alias, 1 drivers
v0x7fb1e060b490_0 .net "add_in", 31 0, L_0x7fb1e0660f30;  1 drivers
v0x7fb1e060b5a0_0 .net "add_out", 31 0, L_0x7fb1e06610c0;  1 drivers
v0x7fb1e060b670_0 .net "buffer_in", 31 0, L_0x7fb1e06612c0;  1 drivers
v0x7fb1e060b740_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e060b7d0_0 .net "mul_out", 31 0, L_0x7fb1e0660e90;  1 drivers
v0x7fb1e060b8a0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e060b930_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e060b9c0_0 .net "result_in", 31 0, v0x7fb1e05dce60_0;  alias, 1 drivers
v0x7fb1e060ba50_0 .net "result_out", 31 0, v0x7fb1e0608e70_0;  alias, 1 drivers
v0x7fb1e060bc20_0 .net "w_in", 31 0, L_0x7fb1e06602e0;  1 drivers
v0x7fb1e060bcb0_0 .net "w_load", 7 0, v0x7fb1e0609570_0;  1 drivers
v0x7fb1e060bd40_0 .net "w_mux", 7 0, L_0x7fb1e0660c50;  1 drivers
v0x7fb1e060bdd0_0 .net "wgt_data_in", 7 0, v0x7fb1e05dbcb0_0;  alias, 1 drivers
L_0x7fb1e0660050 .part L_0x7fb1e0660c50, 7, 1;
LS_0x7fb1e06600f0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050;
LS_0x7fb1e06600f0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050;
LS_0x7fb1e06600f0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050;
LS_0x7fb1e06600f0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050;
LS_0x7fb1e06600f0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050;
LS_0x7fb1e06600f0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050, L_0x7fb1e0660050;
LS_0x7fb1e06600f0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06600f0_0_0, LS_0x7fb1e06600f0_0_4, LS_0x7fb1e06600f0_0_8, LS_0x7fb1e06600f0_0_12;
LS_0x7fb1e06600f0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06600f0_0_16, LS_0x7fb1e06600f0_0_20;
L_0x7fb1e06600f0 .concat [ 16 8 0 0], LS_0x7fb1e06600f0_1_0, LS_0x7fb1e06600f0_1_4;
L_0x7fb1e06602e0 .concat [ 8 24 0 0], L_0x7fb1e0660c50, L_0x7fb1e06600f0;
L_0x7fb1e06605e0 .part v0x7fb1e05fe610_0, 7, 1;
LS_0x7fb1e0660680_0_0 .concat [ 1 1 1 1], L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0;
LS_0x7fb1e0660680_0_4 .concat [ 1 1 1 1], L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0;
LS_0x7fb1e0660680_0_8 .concat [ 1 1 1 1], L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0;
LS_0x7fb1e0660680_0_12 .concat [ 1 1 1 1], L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0;
LS_0x7fb1e0660680_0_16 .concat [ 1 1 1 1], L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0;
LS_0x7fb1e0660680_0_20 .concat [ 1 1 1 1], L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0, L_0x7fb1e06605e0;
LS_0x7fb1e0660680_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0660680_0_0, LS_0x7fb1e0660680_0_4, LS_0x7fb1e0660680_0_8, LS_0x7fb1e0660680_0_12;
LS_0x7fb1e0660680_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0660680_0_16, LS_0x7fb1e0660680_0_20;
L_0x7fb1e0660680 .concat [ 16 8 0 0], LS_0x7fb1e0660680_1_0, LS_0x7fb1e0660680_1_4;
L_0x7fb1e06607f0 .concat [ 8 24 0 0], v0x7fb1e05fe610_0, L_0x7fb1e0660680;
L_0x7fb1e0660b70 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0660df0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0660fd0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06613e0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0661480 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0608520 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0607ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e06086e0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e06087f0_0 .net "a", 31 0, L_0x7fb1e0660e90;  alias, 1 drivers
v0x7fb1e06088b0_0 .net "b", 31 0, L_0x7fb1e0660f30;  alias, 1 drivers
v0x7fb1e0608950_0 .net "out", 31 0, L_0x7fb1e06610c0;  alias, 1 drivers
L_0x7fb1e06610c0 .arith/sum 32, L_0x7fb1e0660e90, L_0x7fb1e0660f30;
S_0x7fb1e06089f0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0607ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0608bc0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0608d40_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0608dd0_0 .net "in", 31 0, L_0x7fb1e06612c0;  alias, 1 drivers
v0x7fb1e0608e70_0 .var "in_reg", 31 0;
v0x7fb1e0608f00_0 .net "out", 31 0, v0x7fb1e0608e70_0;  alias, 1 drivers
v0x7fb1e0608f90_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0609080 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0607ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0609240 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0609420_0 .net "clk", 0 0, L_0x7fb1e0660b70;  1 drivers
v0x7fb1e06094d0_0 .net "in", 7 0, v0x7fb1e05dbcb0_0;  alias, 1 drivers
v0x7fb1e0609570_0 .var "in_reg", 7 0;
v0x7fb1e0609600_0 .net "out", 7 0, v0x7fb1e0609570_0;  alias, 1 drivers
v0x7fb1e0609690_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e06093e0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0609420_0;
S_0x7fb1e0609790 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0607ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0609950 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0609ac0_0 .net "a", 31 0, L_0x7fb1e06607f0;  alias, 1 drivers
v0x7fb1e0609b80_0 .net "b", 31 0, L_0x7fb1e06602e0;  alias, 1 drivers
v0x7fb1e0609c20_0 .net "out", 31 0, L_0x7fb1e0660e90;  alias, 1 drivers
L_0x7fb1e0660e90 .arith/mult 32, L_0x7fb1e06607f0, L_0x7fb1e06602e0;
S_0x7fb1e0609cc0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0607ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0609ec0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e060a020_0 .net "input_a", 31 0, v0x7fb1e05dce60_0;  alias, 1 drivers
v0x7fb1e060a0d0_0 .net "input_b", 31 0, v0x7fb1e0608e70_0;  alias, 1 drivers
v0x7fb1e060a170_0 .net "result", 31 0, L_0x7fb1e0660f30;  alias, 1 drivers
v0x7fb1e060a200_0 .net "select_bit", 0 0, L_0x7fb1e0660fd0;  1 drivers
L_0x7fb1e0660f30 .functor MUXZ 32, v0x7fb1e05dce60_0, v0x7fb1e0608e70_0, L_0x7fb1e0660fd0, C4<>;
S_0x7fb1e060a2c0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0607ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e060a480 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e060a600_0 .net "input_a", 31 0, L_0x7fb1e06610c0;  alias, 1 drivers
v0x7fb1e060a6d0_0 .net "input_b", 31 0, v0x7fb1e05dce60_0;  alias, 1 drivers
v0x7fb1e060a760_0 .net "result", 31 0, L_0x7fb1e06612c0;  alias, 1 drivers
v0x7fb1e060a810_0 .net "select_bit", 0 0, L_0x7fb1e0661520;  1 drivers
L_0x7fb1e06612c0 .functor MUXZ 32, L_0x7fb1e06610c0, v0x7fb1e05dce60_0, L_0x7fb1e0661520, C4<>;
S_0x7fb1e060a8e0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0607ed0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e060aaa0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e060ac20_0 .net "input_a", 7 0, v0x7fb1e0609570_0;  alias, 1 drivers
v0x7fb1e060acf0_0 .net "input_b", 7 0, v0x7fb1e05dbcb0_0;  alias, 1 drivers
v0x7fb1e060ad80_0 .net "result", 7 0, L_0x7fb1e0660c50;  alias, 1 drivers
v0x7fb1e060ae10_0 .net "select_bit", 0 0, L_0x7fb1e0660df0;  1 drivers
L_0x7fb1e0660c50 .functor MUXZ 8, v0x7fb1e0609570_0, v0x7fb1e05dbcb0_0, L_0x7fb1e0660df0, C4<>;
S_0x7fb1e060bf00 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e0608430 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e060c130 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e060bf00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e060c2f0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e060c490_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e060c530_0 .net "in", 7 0, v0x7fb1e0607630_0;  alias, 1 drivers
v0x7fb1e060c5d0_0 .var "in_reg", 7 0;
v0x7fb1e060c660_0 .net "out", 7 0, v0x7fb1e060c5d0_0;  alias, 1 drivers
v0x7fb1e060c6f0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e060c7e0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e060bf00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e060c9b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e060cb30_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e060cbc0_0 .net "in", 7 0, v0x7fb1e05e0c50_0;  alias, 1 drivers
v0x7fb1e060cc60_0 .var "in_reg", 7 0;
v0x7fb1e060ccf0_0 .net "out", 7 0, v0x7fb1e060cc60_0;  alias, 1 drivers
v0x7fb1e060cd80_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e060ce70 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e060bf00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e060d030 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e060d070 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e060d0b0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e060d0f0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e060d130 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0662ce0 .functor AND 1, L_0x7fb1e0662ba0, L_0x7fb1e0662c40, C4<1>, C4<1>;
v0x7fb1e060fe60_0 .net *"_ivl_1", 0 0, L_0x7fb1e0661860;  1 drivers
v0x7fb1e060ff20_0 .net *"_ivl_19", 0 0, L_0x7fb1e0662ba0;  1 drivers
v0x7fb1e060ffc0_0 .net *"_ivl_2", 23 0, L_0x7fb1e0661900;  1 drivers
v0x7fb1e0610070_0 .net *"_ivl_21", 0 0, L_0x7fb1e0662c40;  1 drivers
v0x7fb1e0610120_0 .net *"_ivl_7", 0 0, L_0x7fb1e0661df0;  1 drivers
v0x7fb1e0610210_0 .net *"_ivl_8", 23 0, L_0x7fb1e0661e90;  1 drivers
v0x7fb1e06102c0_0 .net "a_in", 31 0, L_0x7fb1e0662000;  1 drivers
v0x7fb1e0610360_0 .net "act_data_in", 7 0, v0x7fb1e0607630_0;  alias, 1 drivers
v0x7fb1e0610430_0 .net "add_in", 31 0, L_0x7fb1e06626f0;  1 drivers
v0x7fb1e0610540_0 .net "add_out", 31 0, L_0x7fb1e0662880;  1 drivers
v0x7fb1e0610610_0 .net "buffer_in", 31 0, L_0x7fb1e0662a80;  1 drivers
v0x7fb1e06106e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0610770_0 .net "mul_out", 31 0, L_0x7fb1e0662650;  1 drivers
v0x7fb1e0610840_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e06108d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0610960_0 .net "result_in", 31 0, v0x7fb1e05e1e00_0;  alias, 1 drivers
v0x7fb1e06109f0_0 .net "result_out", 31 0, v0x7fb1e060de10_0;  alias, 1 drivers
v0x7fb1e0610bc0_0 .net "w_in", 31 0, L_0x7fb1e0661af0;  1 drivers
v0x7fb1e0610c50_0 .net "w_load", 7 0, v0x7fb1e060e510_0;  1 drivers
v0x7fb1e0610ce0_0 .net "w_mux", 7 0, L_0x7fb1e0662410;  1 drivers
v0x7fb1e0610d70_0 .net "wgt_data_in", 7 0, v0x7fb1e05e0c50_0;  alias, 1 drivers
L_0x7fb1e0661860 .part L_0x7fb1e0662410, 7, 1;
LS_0x7fb1e0661900_0_0 .concat [ 1 1 1 1], L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860;
LS_0x7fb1e0661900_0_4 .concat [ 1 1 1 1], L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860;
LS_0x7fb1e0661900_0_8 .concat [ 1 1 1 1], L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860;
LS_0x7fb1e0661900_0_12 .concat [ 1 1 1 1], L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860;
LS_0x7fb1e0661900_0_16 .concat [ 1 1 1 1], L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860;
LS_0x7fb1e0661900_0_20 .concat [ 1 1 1 1], L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860, L_0x7fb1e0661860;
LS_0x7fb1e0661900_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0661900_0_0, LS_0x7fb1e0661900_0_4, LS_0x7fb1e0661900_0_8, LS_0x7fb1e0661900_0_12;
LS_0x7fb1e0661900_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0661900_0_16, LS_0x7fb1e0661900_0_20;
L_0x7fb1e0661900 .concat [ 16 8 0 0], LS_0x7fb1e0661900_1_0, LS_0x7fb1e0661900_1_4;
L_0x7fb1e0661af0 .concat [ 8 24 0 0], L_0x7fb1e0662410, L_0x7fb1e0661900;
L_0x7fb1e0661df0 .part v0x7fb1e0607630_0, 7, 1;
LS_0x7fb1e0661e90_0_0 .concat [ 1 1 1 1], L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0;
LS_0x7fb1e0661e90_0_4 .concat [ 1 1 1 1], L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0;
LS_0x7fb1e0661e90_0_8 .concat [ 1 1 1 1], L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0;
LS_0x7fb1e0661e90_0_12 .concat [ 1 1 1 1], L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0;
LS_0x7fb1e0661e90_0_16 .concat [ 1 1 1 1], L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0;
LS_0x7fb1e0661e90_0_20 .concat [ 1 1 1 1], L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0, L_0x7fb1e0661df0;
LS_0x7fb1e0661e90_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0661e90_0_0, LS_0x7fb1e0661e90_0_4, LS_0x7fb1e0661e90_0_8, LS_0x7fb1e0661e90_0_12;
LS_0x7fb1e0661e90_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0661e90_0_16, LS_0x7fb1e0661e90_0_20;
L_0x7fb1e0661e90 .concat [ 16 8 0 0], LS_0x7fb1e0661e90_1_0, LS_0x7fb1e0661e90_1_4;
L_0x7fb1e0662000 .concat [ 8 24 0 0], v0x7fb1e0607630_0, L_0x7fb1e0661e90;
L_0x7fb1e0662370 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06625b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0662790 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0662ba0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0662c40 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e060d4c0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e060ce70;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e060d680 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e060d790_0 .net "a", 31 0, L_0x7fb1e0662650;  alias, 1 drivers
v0x7fb1e060d850_0 .net "b", 31 0, L_0x7fb1e06626f0;  alias, 1 drivers
v0x7fb1e060d8f0_0 .net "out", 31 0, L_0x7fb1e0662880;  alias, 1 drivers
L_0x7fb1e0662880 .arith/sum 32, L_0x7fb1e0662650, L_0x7fb1e06626f0;
S_0x7fb1e060d990 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e060ce70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e060db60 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e060dce0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e060dd70_0 .net "in", 31 0, L_0x7fb1e0662a80;  alias, 1 drivers
v0x7fb1e060de10_0 .var "in_reg", 31 0;
v0x7fb1e060dea0_0 .net "out", 31 0, v0x7fb1e060de10_0;  alias, 1 drivers
v0x7fb1e060df30_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e060e020 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e060ce70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e060e1e0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e060e3c0_0 .net "clk", 0 0, L_0x7fb1e0662370;  1 drivers
v0x7fb1e060e470_0 .net "in", 7 0, v0x7fb1e05e0c50_0;  alias, 1 drivers
v0x7fb1e060e510_0 .var "in_reg", 7 0;
v0x7fb1e060e5a0_0 .net "out", 7 0, v0x7fb1e060e510_0;  alias, 1 drivers
v0x7fb1e060e630_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e060e380 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e060e3c0_0;
S_0x7fb1e060e730 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e060ce70;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e060e8f0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e060ea60_0 .net "a", 31 0, L_0x7fb1e0662000;  alias, 1 drivers
v0x7fb1e060eb20_0 .net "b", 31 0, L_0x7fb1e0661af0;  alias, 1 drivers
v0x7fb1e060ebc0_0 .net "out", 31 0, L_0x7fb1e0662650;  alias, 1 drivers
L_0x7fb1e0662650 .arith/mult 32, L_0x7fb1e0662000, L_0x7fb1e0661af0;
S_0x7fb1e060ec60 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e060ce70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e060ee60 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e060efc0_0 .net "input_a", 31 0, v0x7fb1e05e1e00_0;  alias, 1 drivers
v0x7fb1e060f070_0 .net "input_b", 31 0, v0x7fb1e060de10_0;  alias, 1 drivers
v0x7fb1e060f110_0 .net "result", 31 0, L_0x7fb1e06626f0;  alias, 1 drivers
v0x7fb1e060f1a0_0 .net "select_bit", 0 0, L_0x7fb1e0662790;  1 drivers
L_0x7fb1e06626f0 .functor MUXZ 32, v0x7fb1e05e1e00_0, v0x7fb1e060de10_0, L_0x7fb1e0662790, C4<>;
S_0x7fb1e060f260 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e060ce70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e060f420 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e060f5a0_0 .net "input_a", 31 0, L_0x7fb1e0662880;  alias, 1 drivers
v0x7fb1e060f670_0 .net "input_b", 31 0, v0x7fb1e05e1e00_0;  alias, 1 drivers
v0x7fb1e060f700_0 .net "result", 31 0, L_0x7fb1e0662a80;  alias, 1 drivers
v0x7fb1e060f7b0_0 .net "select_bit", 0 0, L_0x7fb1e0662ce0;  1 drivers
L_0x7fb1e0662a80 .functor MUXZ 32, L_0x7fb1e0662880, v0x7fb1e05e1e00_0, L_0x7fb1e0662ce0, C4<>;
S_0x7fb1e060f880 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e060ce70;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e060fa40 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e060fbc0_0 .net "input_a", 7 0, v0x7fb1e060e510_0;  alias, 1 drivers
v0x7fb1e060fc90_0 .net "input_b", 7 0, v0x7fb1e05e0c50_0;  alias, 1 drivers
v0x7fb1e060fd20_0 .net "result", 7 0, L_0x7fb1e0662410;  alias, 1 drivers
v0x7fb1e060fdb0_0 .net "select_bit", 0 0, L_0x7fb1e06625b0;  1 drivers
L_0x7fb1e0662410 .functor MUXZ 8, v0x7fb1e060e510_0, v0x7fb1e05e0c50_0, L_0x7fb1e06625b0, C4<>;
S_0x7fb1e0610ea0 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1e05e9e30;
 .timescale -7 -9;
P_0x7fb1e060d3d0 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e06110d0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0610ea0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0611290 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e0664680 .functor BUFZ 8, v0x7fb1e0611570_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e0611430_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e06114d0_0 .net "in", 7 0, v0x7fb1e060c5d0_0;  alias, 1 drivers
v0x7fb1e0611570_0 .var "in_reg", 7 0;
v0x7fb1e0611600_0 .net "out", 7 0, L_0x7fb1e0664680;  alias, 1 drivers
v0x7fb1e0611690_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0611780 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0610ea0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0611950 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0611ad0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0611b60_0 .net "in", 7 0, v0x7fb1e05e5bf0_0;  alias, 1 drivers
v0x7fb1e0611c00_0 .var "in_reg", 7 0;
v0x7fb1e0611c90_0 .net "out", 7 0, v0x7fb1e0611c00_0;  alias, 1 drivers
v0x7fb1e0611d20_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0611e10 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0610ea0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0611fd0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0612010 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0612050 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0612090 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e06120d0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e06644a0 .functor AND 1, L_0x7fb1e0664360, L_0x7fb1e0664400, C4<1>, C4<1>;
v0x7fb1e0614e00_0 .net *"_ivl_1", 0 0, L_0x7fb1e0663020;  1 drivers
v0x7fb1e0614ec0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0664360;  1 drivers
v0x7fb1e0614f60_0 .net *"_ivl_2", 23 0, L_0x7fb1e06630c0;  1 drivers
v0x7fb1e0615010_0 .net *"_ivl_21", 0 0, L_0x7fb1e0664400;  1 drivers
v0x7fb1e06150c0_0 .net *"_ivl_7", 0 0, L_0x7fb1e06635b0;  1 drivers
v0x7fb1e06151b0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0663650;  1 drivers
v0x7fb1e0615260_0 .net "a_in", 31 0, L_0x7fb1e06637c0;  1 drivers
v0x7fb1e0615300_0 .net "act_data_in", 7 0, v0x7fb1e060c5d0_0;  alias, 1 drivers
v0x7fb1e06153d0_0 .net "add_in", 31 0, L_0x7fb1e0663eb0;  1 drivers
v0x7fb1e06154e0_0 .net "add_out", 31 0, L_0x7fb1e0664040;  1 drivers
v0x7fb1e06155b0_0 .net "buffer_in", 31 0, L_0x7fb1e0664240;  1 drivers
v0x7fb1e0615680_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0615710_0 .net "mul_out", 31 0, L_0x7fb1e0663e10;  1 drivers
v0x7fb1e06157e0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0615870_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0615900_0 .net "result_in", 31 0, v0x7fb1e05e6da0_0;  alias, 1 drivers
v0x7fb1e0615990_0 .net "result_out", 31 0, v0x7fb1e0612db0_0;  alias, 1 drivers
v0x7fb1e0615b60_0 .net "w_in", 31 0, L_0x7fb1e06632b0;  1 drivers
v0x7fb1e0615bf0_0 .net "w_load", 7 0, v0x7fb1e06134b0_0;  1 drivers
v0x7fb1e0615c80_0 .net "w_mux", 7 0, L_0x7fb1e0663bd0;  1 drivers
v0x7fb1e0615d10_0 .net "wgt_data_in", 7 0, v0x7fb1e05e5bf0_0;  alias, 1 drivers
L_0x7fb1e0663020 .part L_0x7fb1e0663bd0, 7, 1;
LS_0x7fb1e06630c0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020;
LS_0x7fb1e06630c0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020;
LS_0x7fb1e06630c0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020;
LS_0x7fb1e06630c0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020;
LS_0x7fb1e06630c0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020;
LS_0x7fb1e06630c0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020, L_0x7fb1e0663020;
LS_0x7fb1e06630c0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06630c0_0_0, LS_0x7fb1e06630c0_0_4, LS_0x7fb1e06630c0_0_8, LS_0x7fb1e06630c0_0_12;
LS_0x7fb1e06630c0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06630c0_0_16, LS_0x7fb1e06630c0_0_20;
L_0x7fb1e06630c0 .concat [ 16 8 0 0], LS_0x7fb1e06630c0_1_0, LS_0x7fb1e06630c0_1_4;
L_0x7fb1e06632b0 .concat [ 8 24 0 0], L_0x7fb1e0663bd0, L_0x7fb1e06630c0;
L_0x7fb1e06635b0 .part v0x7fb1e060c5d0_0, 7, 1;
LS_0x7fb1e0663650_0_0 .concat [ 1 1 1 1], L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0;
LS_0x7fb1e0663650_0_4 .concat [ 1 1 1 1], L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0;
LS_0x7fb1e0663650_0_8 .concat [ 1 1 1 1], L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0;
LS_0x7fb1e0663650_0_12 .concat [ 1 1 1 1], L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0;
LS_0x7fb1e0663650_0_16 .concat [ 1 1 1 1], L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0;
LS_0x7fb1e0663650_0_20 .concat [ 1 1 1 1], L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0, L_0x7fb1e06635b0;
LS_0x7fb1e0663650_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0663650_0_0, LS_0x7fb1e0663650_0_4, LS_0x7fb1e0663650_0_8, LS_0x7fb1e0663650_0_12;
LS_0x7fb1e0663650_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0663650_0_16, LS_0x7fb1e0663650_0_20;
L_0x7fb1e0663650 .concat [ 16 8 0 0], LS_0x7fb1e0663650_1_0, LS_0x7fb1e0663650_1_4;
L_0x7fb1e06637c0 .concat [ 8 24 0 0], v0x7fb1e060c5d0_0, L_0x7fb1e0663650;
L_0x7fb1e0663b30 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0663d70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0663f50 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0664360 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0664400 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0612460 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0611e10;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0612620 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0612730_0 .net "a", 31 0, L_0x7fb1e0663e10;  alias, 1 drivers
v0x7fb1e06127f0_0 .net "b", 31 0, L_0x7fb1e0663eb0;  alias, 1 drivers
v0x7fb1e0612890_0 .net "out", 31 0, L_0x7fb1e0664040;  alias, 1 drivers
L_0x7fb1e0664040 .arith/sum 32, L_0x7fb1e0663e10, L_0x7fb1e0663eb0;
S_0x7fb1e0612930 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0611e10;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0612b00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0612c80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0612d10_0 .net "in", 31 0, L_0x7fb1e0664240;  alias, 1 drivers
v0x7fb1e0612db0_0 .var "in_reg", 31 0;
v0x7fb1e0612e40_0 .net "out", 31 0, v0x7fb1e0612db0_0;  alias, 1 drivers
v0x7fb1e0612ed0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0612fc0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0611e10;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0613180 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0613360_0 .net "clk", 0 0, L_0x7fb1e0663b30;  1 drivers
v0x7fb1e0613410_0 .net "in", 7 0, v0x7fb1e05e5bf0_0;  alias, 1 drivers
v0x7fb1e06134b0_0 .var "in_reg", 7 0;
v0x7fb1e0613540_0 .net "out", 7 0, v0x7fb1e06134b0_0;  alias, 1 drivers
v0x7fb1e06135d0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0613320 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0613360_0;
S_0x7fb1e06136d0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0611e10;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0613890 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0613a00_0 .net "a", 31 0, L_0x7fb1e06637c0;  alias, 1 drivers
v0x7fb1e0613ac0_0 .net "b", 31 0, L_0x7fb1e06632b0;  alias, 1 drivers
v0x7fb1e0613b60_0 .net "out", 31 0, L_0x7fb1e0663e10;  alias, 1 drivers
L_0x7fb1e0663e10 .arith/mult 32, L_0x7fb1e06637c0, L_0x7fb1e06632b0;
S_0x7fb1e0613c00 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0611e10;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0613e00 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0613f60_0 .net "input_a", 31 0, v0x7fb1e05e6da0_0;  alias, 1 drivers
v0x7fb1e0614010_0 .net "input_b", 31 0, v0x7fb1e0612db0_0;  alias, 1 drivers
v0x7fb1e06140b0_0 .net "result", 31 0, L_0x7fb1e0663eb0;  alias, 1 drivers
v0x7fb1e0614140_0 .net "select_bit", 0 0, L_0x7fb1e0663f50;  1 drivers
L_0x7fb1e0663eb0 .functor MUXZ 32, v0x7fb1e05e6da0_0, v0x7fb1e0612db0_0, L_0x7fb1e0663f50, C4<>;
S_0x7fb1e0614200 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0611e10;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e06143c0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0614540_0 .net "input_a", 31 0, L_0x7fb1e0664040;  alias, 1 drivers
v0x7fb1e0614610_0 .net "input_b", 31 0, v0x7fb1e05e6da0_0;  alias, 1 drivers
v0x7fb1e06146a0_0 .net "result", 31 0, L_0x7fb1e0664240;  alias, 1 drivers
v0x7fb1e0614750_0 .net "select_bit", 0 0, L_0x7fb1e06644a0;  1 drivers
L_0x7fb1e0664240 .functor MUXZ 32, L_0x7fb1e0664040, v0x7fb1e05e6da0_0, L_0x7fb1e06644a0, C4<>;
S_0x7fb1e0614820 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0611e10;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e06149e0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0614b60_0 .net "input_a", 7 0, v0x7fb1e06134b0_0;  alias, 1 drivers
v0x7fb1e0614c30_0 .net "input_b", 7 0, v0x7fb1e05e5bf0_0;  alias, 1 drivers
v0x7fb1e0614cc0_0 .net "result", 7 0, L_0x7fb1e0663bd0;  alias, 1 drivers
v0x7fb1e0614d50_0 .net "select_bit", 0 0, L_0x7fb1e0663d70;  1 drivers
L_0x7fb1e0663bd0 .functor MUXZ 8, v0x7fb1e06134b0_0, v0x7fb1e05e5bf0_0, L_0x7fb1e0663d70, C4<>;
S_0x7fb1e0615e40 .scope generate, "genblk1[7]" "genblk1[7]" 3 35, 3 35 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0612370 .param/l "i" 0 3 35, +C4<0111>;
S_0x7fb1e0616070 .scope generate, "genblk2[0]" "genblk2[0]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e0616240 .param/l "j" 0 3 36, +C4<00>;
S_0x7fb1e06162e0 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0616070;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e06164a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0616640_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e06166e0_0 .net "in", 7 0, L_0x7fb1e0672c40;  alias, 1 drivers
v0x7fb1e0616780_0 .var "in_reg", 7 0;
v0x7fb1e0616810_0 .net "out", 7 0, v0x7fb1e0616780_0;  alias, 1 drivers
v0x7fb1e06168a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0616990 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0616070;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0616b60 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e0665ed0 .functor BUFZ 8, v0x7fb1e0616e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e0616ce0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0616d70_0 .net "in", 7 0, v0x7fb1e05eae00_0;  alias, 1 drivers
v0x7fb1e0616e10_0 .var "in_reg", 7 0;
v0x7fb1e0616ea0_0 .net "out", 7 0, L_0x7fb1e0665ed0;  alias, 1 drivers
v0x7fb1e0616f30_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0617020 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0616070;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e06171e0 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0617220 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0617260 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e06172a0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e06172e0 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0665d00 .functor AND 1, L_0x7fb1e0665bc0, L_0x7fb1e0665c60, C4<1>, C4<1>;
v0x7fb1e061a010_0 .net *"_ivl_1", 0 0, L_0x7fb1e0664760;  1 drivers
v0x7fb1e061a0d0_0 .net *"_ivl_19", 0 0, L_0x7fb1e0665bc0;  1 drivers
v0x7fb1e061a170_0 .net *"_ivl_2", 23 0, L_0x7fb1e0664840;  1 drivers
v0x7fb1e061a220_0 .net *"_ivl_21", 0 0, L_0x7fb1e0665c60;  1 drivers
v0x7fb1e061a2d0_0 .net *"_ivl_7", 0 0, L_0x7fb1e06649d0;  1 drivers
v0x7fb1e061a3c0_0 .net *"_ivl_8", 23 0, L_0x7fb1e0664d70;  1 drivers
v0x7fb1e061a470_0 .net "a_in", 31 0, L_0x7fb1e0664f10;  1 drivers
v0x7fb1e061a510_0 .net "act_data_in", 7 0, L_0x7fb1e0672c40;  alias, 1 drivers
v0x7fb1e061a5c0_0 .net "add_in", 31 0, L_0x7fb1e0665710;  1 drivers
v0x7fb1e061a6d0_0 .net "add_out", 31 0, L_0x7fb1e06658a0;  1 drivers
v0x7fb1e061a7b0_0 .net "buffer_in", 31 0, L_0x7fb1e0665aa0;  1 drivers
v0x7fb1e061a880_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e061a910_0 .net "mul_out", 31 0, L_0x7fb1e0665670;  1 drivers
v0x7fb1e061a9e0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e061aa70_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e061ab00_0 .net "result_in", 31 0, v0x7fb1e05ebfb0_0;  alias, 1 drivers
v0x7fb1e061ab90_0 .net "result_out", 31 0, v0x7fb1e0617fc0_0;  alias, 1 drivers
v0x7fb1e061ad60_0 .net "w_in", 31 0, L_0x7fb1e0664a70;  1 drivers
v0x7fb1e061adf0_0 .net "w_load", 7 0, v0x7fb1e06186c0_0;  1 drivers
v0x7fb1e061ae80_0 .net "w_mux", 7 0, L_0x7fb1e0665430;  1 drivers
v0x7fb1e061af10_0 .net "wgt_data_in", 7 0, v0x7fb1e05eae00_0;  alias, 1 drivers
L_0x7fb1e0664760 .part L_0x7fb1e0665430, 7, 1;
LS_0x7fb1e0664840_0_0 .concat [ 1 1 1 1], L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760;
LS_0x7fb1e0664840_0_4 .concat [ 1 1 1 1], L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760;
LS_0x7fb1e0664840_0_8 .concat [ 1 1 1 1], L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760;
LS_0x7fb1e0664840_0_12 .concat [ 1 1 1 1], L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760;
LS_0x7fb1e0664840_0_16 .concat [ 1 1 1 1], L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760;
LS_0x7fb1e0664840_0_20 .concat [ 1 1 1 1], L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760, L_0x7fb1e0664760;
LS_0x7fb1e0664840_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0664840_0_0, LS_0x7fb1e0664840_0_4, LS_0x7fb1e0664840_0_8, LS_0x7fb1e0664840_0_12;
LS_0x7fb1e0664840_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0664840_0_16, LS_0x7fb1e0664840_0_20;
L_0x7fb1e0664840 .concat [ 16 8 0 0], LS_0x7fb1e0664840_1_0, LS_0x7fb1e0664840_1_4;
L_0x7fb1e0664a70 .concat [ 8 24 0 0], L_0x7fb1e0665430, L_0x7fb1e0664840;
L_0x7fb1e06649d0 .part L_0x7fb1e0672c40, 7, 1;
LS_0x7fb1e0664d70_0_0 .concat [ 1 1 1 1], L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0;
LS_0x7fb1e0664d70_0_4 .concat [ 1 1 1 1], L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0;
LS_0x7fb1e0664d70_0_8 .concat [ 1 1 1 1], L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0;
LS_0x7fb1e0664d70_0_12 .concat [ 1 1 1 1], L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0;
LS_0x7fb1e0664d70_0_16 .concat [ 1 1 1 1], L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0;
LS_0x7fb1e0664d70_0_20 .concat [ 1 1 1 1], L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0, L_0x7fb1e06649d0;
LS_0x7fb1e0664d70_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0664d70_0_0, LS_0x7fb1e0664d70_0_4, LS_0x7fb1e0664d70_0_8, LS_0x7fb1e0664d70_0_12;
LS_0x7fb1e0664d70_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0664d70_0_16, LS_0x7fb1e0664d70_0_20;
L_0x7fb1e0664d70 .concat [ 16 8 0 0], LS_0x7fb1e0664d70_1_0, LS_0x7fb1e0664d70_1_4;
L_0x7fb1e0664f10 .concat [ 8 24 0 0], L_0x7fb1e0672c40, L_0x7fb1e0664d70;
L_0x7fb1e0665350 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06655d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06657b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0665bc0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0665c60 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0617670 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0617020;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0617830 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0617940_0 .net "a", 31 0, L_0x7fb1e0665670;  alias, 1 drivers
v0x7fb1e0617a00_0 .net "b", 31 0, L_0x7fb1e0665710;  alias, 1 drivers
v0x7fb1e0617aa0_0 .net "out", 31 0, L_0x7fb1e06658a0;  alias, 1 drivers
L_0x7fb1e06658a0 .arith/sum 32, L_0x7fb1e0665670, L_0x7fb1e0665710;
S_0x7fb1e0617b40 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0617020;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0617d10 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0617e90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0617f20_0 .net "in", 31 0, L_0x7fb1e0665aa0;  alias, 1 drivers
v0x7fb1e0617fc0_0 .var "in_reg", 31 0;
v0x7fb1e0618050_0 .net "out", 31 0, v0x7fb1e0617fc0_0;  alias, 1 drivers
v0x7fb1e06180e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e06181d0 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0617020;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0618390 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0618570_0 .net "clk", 0 0, L_0x7fb1e0665350;  1 drivers
v0x7fb1e0618620_0 .net "in", 7 0, v0x7fb1e05eae00_0;  alias, 1 drivers
v0x7fb1e06186c0_0 .var "in_reg", 7 0;
v0x7fb1e0618750_0 .net "out", 7 0, v0x7fb1e06186c0_0;  alias, 1 drivers
v0x7fb1e06187e0_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0618530 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0618570_0;
S_0x7fb1e06188e0 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0617020;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0618aa0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0618c10_0 .net "a", 31 0, L_0x7fb1e0664f10;  alias, 1 drivers
v0x7fb1e0618cd0_0 .net "b", 31 0, L_0x7fb1e0664a70;  alias, 1 drivers
v0x7fb1e0618d70_0 .net "out", 31 0, L_0x7fb1e0665670;  alias, 1 drivers
L_0x7fb1e0665670 .arith/mult 32, L_0x7fb1e0664f10, L_0x7fb1e0664a70;
S_0x7fb1e0618e10 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0617020;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0619010 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0619170_0 .net "input_a", 31 0, v0x7fb1e05ebfb0_0;  alias, 1 drivers
v0x7fb1e0619220_0 .net "input_b", 31 0, v0x7fb1e0617fc0_0;  alias, 1 drivers
v0x7fb1e06192c0_0 .net "result", 31 0, L_0x7fb1e0665710;  alias, 1 drivers
v0x7fb1e0619350_0 .net "select_bit", 0 0, L_0x7fb1e06657b0;  1 drivers
L_0x7fb1e0665710 .functor MUXZ 32, v0x7fb1e05ebfb0_0, v0x7fb1e0617fc0_0, L_0x7fb1e06657b0, C4<>;
S_0x7fb1e0619410 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0617020;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e06195d0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0619750_0 .net "input_a", 31 0, L_0x7fb1e06658a0;  alias, 1 drivers
v0x7fb1e0619820_0 .net "input_b", 31 0, v0x7fb1e05ebfb0_0;  alias, 1 drivers
v0x7fb1e06198b0_0 .net "result", 31 0, L_0x7fb1e0665aa0;  alias, 1 drivers
v0x7fb1e0619960_0 .net "select_bit", 0 0, L_0x7fb1e0665d00;  1 drivers
L_0x7fb1e0665aa0 .functor MUXZ 32, L_0x7fb1e06658a0, v0x7fb1e05ebfb0_0, L_0x7fb1e0665d00, C4<>;
S_0x7fb1e0619a30 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0617020;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0619bf0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0619d70_0 .net "input_a", 7 0, v0x7fb1e06186c0_0;  alias, 1 drivers
v0x7fb1e0619e40_0 .net "input_b", 7 0, v0x7fb1e05eae00_0;  alias, 1 drivers
v0x7fb1e0619ed0_0 .net "result", 7 0, L_0x7fb1e0665430;  alias, 1 drivers
v0x7fb1e0619f60_0 .net "select_bit", 0 0, L_0x7fb1e06655d0;  1 drivers
L_0x7fb1e0665430 .functor MUXZ 8, v0x7fb1e06186c0_0, v0x7fb1e05eae00_0, L_0x7fb1e06655d0, C4<>;
S_0x7fb1e061b040 .scope generate, "genblk2[1]" "genblk2[1]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e0617580 .param/l "j" 0 3 36, +C4<01>;
S_0x7fb1e061b270 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e061b040;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e061b430 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e061b5d0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e061b670_0 .net "in", 7 0, v0x7fb1e0616780_0;  alias, 1 drivers
v0x7fb1e061b710_0 .var "in_reg", 7 0;
v0x7fb1e061b7a0_0 .net "out", 7 0, v0x7fb1e061b710_0;  alias, 1 drivers
v0x7fb1e061b830_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e061b920 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e061b040;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e061baf0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e0667640 .functor BUFZ 8, v0x7fb1e061bda0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e061bc70_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e061bd00_0 .net "in", 7 0, v0x7fb1e05efd90_0;  alias, 1 drivers
v0x7fb1e061bda0_0 .var "in_reg", 7 0;
v0x7fb1e061be30_0 .net "out", 7 0, L_0x7fb1e0667640;  alias, 1 drivers
v0x7fb1e061bec0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e061bfb0 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e061b040;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e061c170 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e061c1b0 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e061c1f0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e061c230 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e061c270 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0667470 .functor AND 1, L_0x7fb1e0667330, L_0x7fb1e06673d0, C4<1>, C4<1>;
v0x7fb1e061efa0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0665f40;  1 drivers
v0x7fb1e061f060_0 .net *"_ivl_19", 0 0, L_0x7fb1e0667330;  1 drivers
v0x7fb1e061f100_0 .net *"_ivl_2", 23 0, L_0x7fb1e0665fe0;  1 drivers
v0x7fb1e061f1b0_0 .net *"_ivl_21", 0 0, L_0x7fb1e06673d0;  1 drivers
v0x7fb1e061f260_0 .net *"_ivl_7", 0 0, L_0x7fb1e0666530;  1 drivers
v0x7fb1e061f350_0 .net *"_ivl_8", 23 0, L_0x7fb1e06665d0;  1 drivers
v0x7fb1e061f400_0 .net "a_in", 31 0, L_0x7fb1e0666740;  1 drivers
v0x7fb1e061f4a0_0 .net "act_data_in", 7 0, v0x7fb1e0616780_0;  alias, 1 drivers
v0x7fb1e061f570_0 .net "add_in", 31 0, L_0x7fb1e0666e80;  1 drivers
v0x7fb1e061f680_0 .net "add_out", 31 0, L_0x7fb1e0667010;  1 drivers
v0x7fb1e061f750_0 .net "buffer_in", 31 0, L_0x7fb1e0667210;  1 drivers
v0x7fb1e061f820_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e061f8b0_0 .net "mul_out", 31 0, L_0x7fb1e0666de0;  1 drivers
v0x7fb1e061f980_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e061fa10_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e061faa0_0 .net "result_in", 31 0, v0x7fb1e05f0f40_0;  alias, 1 drivers
v0x7fb1e061fb30_0 .net "result_out", 31 0, v0x7fb1e061cf50_0;  alias, 1 drivers
v0x7fb1e061fd00_0 .net "w_in", 31 0, L_0x7fb1e0666230;  1 drivers
v0x7fb1e061fd90_0 .net "w_load", 7 0, v0x7fb1e061d650_0;  1 drivers
v0x7fb1e061fe20_0 .net "w_mux", 7 0, L_0x7fb1e0666ba0;  1 drivers
v0x7fb1e0304a20_0 .net "wgt_data_in", 7 0, v0x7fb1e05efd90_0;  alias, 1 drivers
L_0x7fb1e0665f40 .part L_0x7fb1e0666ba0, 7, 1;
LS_0x7fb1e0665fe0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40;
LS_0x7fb1e0665fe0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40;
LS_0x7fb1e0665fe0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40;
LS_0x7fb1e0665fe0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40;
LS_0x7fb1e0665fe0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40;
LS_0x7fb1e0665fe0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40, L_0x7fb1e0665f40;
LS_0x7fb1e0665fe0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0665fe0_0_0, LS_0x7fb1e0665fe0_0_4, LS_0x7fb1e0665fe0_0_8, LS_0x7fb1e0665fe0_0_12;
LS_0x7fb1e0665fe0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0665fe0_0_16, LS_0x7fb1e0665fe0_0_20;
L_0x7fb1e0665fe0 .concat [ 16 8 0 0], LS_0x7fb1e0665fe0_1_0, LS_0x7fb1e0665fe0_1_4;
L_0x7fb1e0666230 .concat [ 8 24 0 0], L_0x7fb1e0666ba0, L_0x7fb1e0665fe0;
L_0x7fb1e0666530 .part v0x7fb1e0616780_0, 7, 1;
LS_0x7fb1e06665d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530;
LS_0x7fb1e06665d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530;
LS_0x7fb1e06665d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530;
LS_0x7fb1e06665d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530;
LS_0x7fb1e06665d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530;
LS_0x7fb1e06665d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530, L_0x7fb1e0666530;
LS_0x7fb1e06665d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e06665d0_0_0, LS_0x7fb1e06665d0_0_4, LS_0x7fb1e06665d0_0_8, LS_0x7fb1e06665d0_0_12;
LS_0x7fb1e06665d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e06665d0_0_16, LS_0x7fb1e06665d0_0_20;
L_0x7fb1e06665d0 .concat [ 16 8 0 0], LS_0x7fb1e06665d0_1_0, LS_0x7fb1e06665d0_1_4;
L_0x7fb1e0666740 .concat [ 8 24 0 0], v0x7fb1e0616780_0, L_0x7fb1e06665d0;
L_0x7fb1e0666ac0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0666d40 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0666f20 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0667330 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06673d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e061c600 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e061bfb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e061c7c0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e061c8d0_0 .net "a", 31 0, L_0x7fb1e0666de0;  alias, 1 drivers
v0x7fb1e061c990_0 .net "b", 31 0, L_0x7fb1e0666e80;  alias, 1 drivers
v0x7fb1e061ca30_0 .net "out", 31 0, L_0x7fb1e0667010;  alias, 1 drivers
L_0x7fb1e0667010 .arith/sum 32, L_0x7fb1e0666de0, L_0x7fb1e0666e80;
S_0x7fb1e061cad0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e061bfb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e061cca0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e061ce20_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e061ceb0_0 .net "in", 31 0, L_0x7fb1e0667210;  alias, 1 drivers
v0x7fb1e061cf50_0 .var "in_reg", 31 0;
v0x7fb1e061cfe0_0 .net "out", 31 0, v0x7fb1e061cf50_0;  alias, 1 drivers
v0x7fb1e061d070_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e061d160 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e061bfb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e061d320 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e061d500_0 .net "clk", 0 0, L_0x7fb1e0666ac0;  1 drivers
v0x7fb1e061d5b0_0 .net "in", 7 0, v0x7fb1e05efd90_0;  alias, 1 drivers
v0x7fb1e061d650_0 .var "in_reg", 7 0;
v0x7fb1e061d6e0_0 .net "out", 7 0, v0x7fb1e061d650_0;  alias, 1 drivers
v0x7fb1e061d770_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e061d4c0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e061d500_0;
S_0x7fb1e061d870 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e061bfb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e061da30 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e061dba0_0 .net "a", 31 0, L_0x7fb1e0666740;  alias, 1 drivers
v0x7fb1e061dc60_0 .net "b", 31 0, L_0x7fb1e0666230;  alias, 1 drivers
v0x7fb1e061dd00_0 .net "out", 31 0, L_0x7fb1e0666de0;  alias, 1 drivers
L_0x7fb1e0666de0 .arith/mult 32, L_0x7fb1e0666740, L_0x7fb1e0666230;
S_0x7fb1e061dda0 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e061bfb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e061dfa0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e061e100_0 .net "input_a", 31 0, v0x7fb1e05f0f40_0;  alias, 1 drivers
v0x7fb1e061e1b0_0 .net "input_b", 31 0, v0x7fb1e061cf50_0;  alias, 1 drivers
v0x7fb1e061e250_0 .net "result", 31 0, L_0x7fb1e0666e80;  alias, 1 drivers
v0x7fb1e061e2e0_0 .net "select_bit", 0 0, L_0x7fb1e0666f20;  1 drivers
L_0x7fb1e0666e80 .functor MUXZ 32, v0x7fb1e05f0f40_0, v0x7fb1e061cf50_0, L_0x7fb1e0666f20, C4<>;
S_0x7fb1e061e3a0 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e061bfb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e061e560 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e061e6e0_0 .net "input_a", 31 0, L_0x7fb1e0667010;  alias, 1 drivers
v0x7fb1e061e7b0_0 .net "input_b", 31 0, v0x7fb1e05f0f40_0;  alias, 1 drivers
v0x7fb1e061e840_0 .net "result", 31 0, L_0x7fb1e0667210;  alias, 1 drivers
v0x7fb1e061e8f0_0 .net "select_bit", 0 0, L_0x7fb1e0667470;  1 drivers
L_0x7fb1e0667210 .functor MUXZ 32, L_0x7fb1e0667010, v0x7fb1e05f0f40_0, L_0x7fb1e0667470, C4<>;
S_0x7fb1e061e9c0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e061bfb0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e061eb80 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e061ed00_0 .net "input_a", 7 0, v0x7fb1e061d650_0;  alias, 1 drivers
v0x7fb1e061edd0_0 .net "input_b", 7 0, v0x7fb1e05efd90_0;  alias, 1 drivers
v0x7fb1e061ee60_0 .net "result", 7 0, L_0x7fb1e0666ba0;  alias, 1 drivers
v0x7fb1e061eef0_0 .net "select_bit", 0 0, L_0x7fb1e0666d40;  1 drivers
L_0x7fb1e0666ba0 .functor MUXZ 8, v0x7fb1e061d650_0, v0x7fb1e05efd90_0, L_0x7fb1e0666d40, C4<>;
S_0x7fb1e03043b0 .scope generate, "genblk2[2]" "genblk2[2]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e0304520 .param/l "j" 0 3 36, +C4<010>;
S_0x7fb1e0304e10 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e03043b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0304be0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0304fe0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0305070_0 .net "in", 7 0, v0x7fb1e061b710_0;  alias, 1 drivers
v0x7fb1e0305100_0 .var "in_reg", 7 0;
v0x7fb1e0305190_0 .net "out", 7 0, v0x7fb1e0305100_0;  alias, 1 drivers
v0x7fb1e0305220_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e03052f0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e03043b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e03054c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e0668e90 .functor BUFZ 8, v0x7fb1e0305770_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e0305640_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03056d0_0 .net "in", 7 0, v0x7fb1e05f4d40_0;  alias, 1 drivers
v0x7fb1e0305770_0 .var "in_reg", 7 0;
v0x7fb1e0305800_0 .net "out", 7 0, L_0x7fb1e0668e90;  alias, 1 drivers
v0x7fb1e0305890_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0305990 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e03043b0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0305b50 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0305b90 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0305bd0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0305c10 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0305c50 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0668c40 .functor AND 1, L_0x7fb1e0668b00, L_0x7fb1e0668ba0, C4<1>, C4<1>;
v0x7fb1e03089c0_0 .net *"_ivl_1", 0 0, L_0x7fb1e06676b0;  1 drivers
v0x7fb1e0308a80_0 .net *"_ivl_19", 0 0, L_0x7fb1e0668b00;  1 drivers
v0x7fb1e0308b20_0 .net *"_ivl_2", 23 0, L_0x7fb1e0667790;  1 drivers
v0x7fb1e0308bd0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0668ba0;  1 drivers
v0x7fb1e0308c80_0 .net *"_ivl_7", 0 0, L_0x7fb1e0667cc0;  1 drivers
v0x7fb1e0308d70_0 .net *"_ivl_8", 23 0, L_0x7fb1e0667d60;  1 drivers
v0x7fb1e0308e20_0 .net "a_in", 31 0, L_0x7fb1e0667f50;  1 drivers
v0x7fb1e0308ec0_0 .net "act_data_in", 7 0, v0x7fb1e061b710_0;  alias, 1 drivers
v0x7fb1e0308f90_0 .net "add_in", 31 0, L_0x7fb1e0668610;  1 drivers
v0x7fb1e03090a0_0 .net "add_out", 31 0, L_0x7fb1e06687e0;  1 drivers
v0x7fb1e0309170_0 .net "buffer_in", 31 0, L_0x7fb1e06689e0;  1 drivers
v0x7fb1e0309240_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03092d0_0 .net "mul_out", 31 0, L_0x7fb1e0668570;  1 drivers
v0x7fb1e03093a0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0309430_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e03094c0_0 .net "result_in", 31 0, v0x7fb1e05f5ef0_0;  alias, 1 drivers
v0x7fb1e0309550_0 .net "result_out", 31 0, v0x7fb1e0306930_0;  alias, 1 drivers
v0x7fb1e0309720_0 .net "w_in", 31 0, L_0x7fb1e06679c0;  1 drivers
v0x7fb1e03097b0_0 .net "w_load", 7 0, v0x7fb1e0307030_0;  1 drivers
v0x7fb1e0309840_0 .net "w_mux", 7 0, L_0x7fb1e0668330;  1 drivers
v0x7fb1e03098d0_0 .net "wgt_data_in", 7 0, v0x7fb1e05f4d40_0;  alias, 1 drivers
L_0x7fb1e06676b0 .part L_0x7fb1e0668330, 7, 1;
LS_0x7fb1e0667790_0_0 .concat [ 1 1 1 1], L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0;
LS_0x7fb1e0667790_0_4 .concat [ 1 1 1 1], L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0;
LS_0x7fb1e0667790_0_8 .concat [ 1 1 1 1], L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0;
LS_0x7fb1e0667790_0_12 .concat [ 1 1 1 1], L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0;
LS_0x7fb1e0667790_0_16 .concat [ 1 1 1 1], L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0;
LS_0x7fb1e0667790_0_20 .concat [ 1 1 1 1], L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0, L_0x7fb1e06676b0;
LS_0x7fb1e0667790_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0667790_0_0, LS_0x7fb1e0667790_0_4, LS_0x7fb1e0667790_0_8, LS_0x7fb1e0667790_0_12;
LS_0x7fb1e0667790_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0667790_0_16, LS_0x7fb1e0667790_0_20;
L_0x7fb1e0667790 .concat [ 16 8 0 0], LS_0x7fb1e0667790_1_0, LS_0x7fb1e0667790_1_4;
L_0x7fb1e06679c0 .concat [ 8 24 0 0], L_0x7fb1e0668330, L_0x7fb1e0667790;
L_0x7fb1e0667cc0 .part v0x7fb1e061b710_0, 7, 1;
LS_0x7fb1e0667d60_0_0 .concat [ 1 1 1 1], L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0;
LS_0x7fb1e0667d60_0_4 .concat [ 1 1 1 1], L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0;
LS_0x7fb1e0667d60_0_8 .concat [ 1 1 1 1], L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0;
LS_0x7fb1e0667d60_0_12 .concat [ 1 1 1 1], L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0;
LS_0x7fb1e0667d60_0_16 .concat [ 1 1 1 1], L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0;
LS_0x7fb1e0667d60_0_20 .concat [ 1 1 1 1], L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0, L_0x7fb1e0667cc0;
LS_0x7fb1e0667d60_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0667d60_0_0, LS_0x7fb1e0667d60_0_4, LS_0x7fb1e0667d60_0_8, LS_0x7fb1e0667d60_0_12;
LS_0x7fb1e0667d60_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0667d60_0_16, LS_0x7fb1e0667d60_0_20;
L_0x7fb1e0667d60 .concat [ 16 8 0 0], LS_0x7fb1e0667d60_1_0, LS_0x7fb1e0667d60_1_4;
L_0x7fb1e0667f50 .concat [ 8 24 0 0], v0x7fb1e061b710_0, L_0x7fb1e0667d60;
L_0x7fb1e0668250 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e06684d0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06686b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0668b00 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0668ba0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0305fe0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0305990;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e03061a0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03062b0_0 .net "a", 31 0, L_0x7fb1e0668570;  alias, 1 drivers
v0x7fb1e0306370_0 .net "b", 31 0, L_0x7fb1e0668610;  alias, 1 drivers
v0x7fb1e0306410_0 .net "out", 31 0, L_0x7fb1e06687e0;  alias, 1 drivers
L_0x7fb1e06687e0 .arith/sum 32, L_0x7fb1e0668570, L_0x7fb1e0668610;
S_0x7fb1e03064b0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0305990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0306680 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0306800_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0306890_0 .net "in", 31 0, L_0x7fb1e06689e0;  alias, 1 drivers
v0x7fb1e0306930_0 .var "in_reg", 31 0;
v0x7fb1e03069c0_0 .net "out", 31 0, v0x7fb1e0306930_0;  alias, 1 drivers
v0x7fb1e0306a50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0306b40 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0305990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0306d00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0306ee0_0 .net "clk", 0 0, L_0x7fb1e0668250;  1 drivers
v0x7fb1e0306f90_0 .net "in", 7 0, v0x7fb1e05f4d40_0;  alias, 1 drivers
v0x7fb1e0307030_0 .var "in_reg", 7 0;
v0x7fb1e03070c0_0 .net "out", 7 0, v0x7fb1e0307030_0;  alias, 1 drivers
v0x7fb1e0307150_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0306ea0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0306ee0_0;
S_0x7fb1e0307250 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0305990;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0307410 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0307580_0 .net "a", 31 0, L_0x7fb1e0667f50;  alias, 1 drivers
v0x7fb1e0307640_0 .net "b", 31 0, L_0x7fb1e06679c0;  alias, 1 drivers
v0x7fb1e03076e0_0 .net "out", 31 0, L_0x7fb1e0668570;  alias, 1 drivers
L_0x7fb1e0668570 .arith/mult 32, L_0x7fb1e0667f50, L_0x7fb1e06679c0;
S_0x7fb1e0307780 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0305990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0307980 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0307ae0_0 .net "input_a", 31 0, v0x7fb1e05f5ef0_0;  alias, 1 drivers
v0x7fb1e0307b90_0 .net "input_b", 31 0, v0x7fb1e0306930_0;  alias, 1 drivers
v0x7fb1e0307c30_0 .net "result", 31 0, L_0x7fb1e0668610;  alias, 1 drivers
v0x7fb1e0307cc0_0 .net "select_bit", 0 0, L_0x7fb1e06686b0;  1 drivers
L_0x7fb1e0668610 .functor MUXZ 32, v0x7fb1e05f5ef0_0, v0x7fb1e0306930_0, L_0x7fb1e06686b0, C4<>;
S_0x7fb1e0307d80 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0305990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0307f40 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03080c0_0 .net "input_a", 31 0, L_0x7fb1e06687e0;  alias, 1 drivers
v0x7fb1e0308190_0 .net "input_b", 31 0, v0x7fb1e05f5ef0_0;  alias, 1 drivers
v0x7fb1e0308220_0 .net "result", 31 0, L_0x7fb1e06689e0;  alias, 1 drivers
v0x7fb1e03082f0_0 .net "select_bit", 0 0, L_0x7fb1e0668c40;  1 drivers
L_0x7fb1e06689e0 .functor MUXZ 32, L_0x7fb1e06687e0, v0x7fb1e05f5ef0_0, L_0x7fb1e0668c40, C4<>;
S_0x7fb1e03083e0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0305990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e03085a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0308720_0 .net "input_a", 7 0, v0x7fb1e0307030_0;  alias, 1 drivers
v0x7fb1e03087f0_0 .net "input_b", 7 0, v0x7fb1e05f4d40_0;  alias, 1 drivers
v0x7fb1e0308880_0 .net "result", 7 0, L_0x7fb1e0668330;  alias, 1 drivers
v0x7fb1e0308910_0 .net "select_bit", 0 0, L_0x7fb1e06684d0;  1 drivers
L_0x7fb1e0668330 .functor MUXZ 8, v0x7fb1e0307030_0, v0x7fb1e05f4d40_0, L_0x7fb1e06684d0, C4<>;
S_0x7fb1e0309a00 .scope generate, "genblk2[3]" "genblk2[3]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e0305ef0 .param/l "j" 0 3 36, +C4<011>;
S_0x7fb1e0309c30 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0309a00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0309df0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0309f90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e030a030_0 .net "in", 7 0, v0x7fb1e0305100_0;  alias, 1 drivers
v0x7fb1e030a0d0_0 .var "in_reg", 7 0;
v0x7fb1e030a160_0 .net "out", 7 0, v0x7fb1e030a0d0_0;  alias, 1 drivers
v0x7fb1e030a1f0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e030a2e0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0309a00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e030a4b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e066a760 .functor BUFZ 8, v0x7fb1e030a760_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e030a630_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e030a6c0_0 .net "in", 7 0, v0x7fb1e05f9ce0_0;  alias, 1 drivers
v0x7fb1e030a760_0 .var "in_reg", 7 0;
v0x7fb1e030a7f0_0 .net "out", 7 0, L_0x7fb1e066a760;  alias, 1 drivers
v0x7fb1e030a880_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e030a980 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0309a00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e030ab40 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e030ab80 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e030abc0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e030ac00 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e030ac40 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e066a4f0 .functor AND 1, L_0x7fb1e066a370, L_0x7fb1e066a430, C4<1>, C4<1>;
v0x7fb1e030d9b0_0 .net *"_ivl_1", 0 0, L_0x7fb1e0668f40;  1 drivers
v0x7fb1e030da70_0 .net *"_ivl_19", 0 0, L_0x7fb1e066a370;  1 drivers
v0x7fb1e030db10_0 .net *"_ivl_2", 23 0, L_0x7fb1e0669040;  1 drivers
v0x7fb1e030dbc0_0 .net *"_ivl_21", 0 0, L_0x7fb1e066a430;  1 drivers
v0x7fb1e030dc70_0 .net *"_ivl_7", 0 0, L_0x7fb1e0669590;  1 drivers
v0x7fb1e030dd60_0 .net *"_ivl_8", 23 0, L_0x7fb1e0669630;  1 drivers
v0x7fb1e030de10_0 .net "a_in", 31 0, L_0x7fb1e06697a0;  1 drivers
v0x7fb1e030deb0_0 .net "act_data_in", 7 0, v0x7fb1e0305100_0;  alias, 1 drivers
v0x7fb1e030df80_0 .net "add_in", 31 0, L_0x7fb1e0669f10;  1 drivers
v0x7fb1e030e090_0 .net "add_out", 31 0, L_0x7fb1e066a050;  1 drivers
v0x7fb1e030e160_0 .net "buffer_in", 31 0, L_0x7fb1e066a250;  1 drivers
v0x7fb1e030e230_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e030e2c0_0 .net "mul_out", 31 0, L_0x7fb1e0669e70;  1 drivers
v0x7fb1e030e390_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e030e420_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e030e4b0_0 .net "result_in", 31 0, v0x7fb1e05fae90_0;  alias, 1 drivers
v0x7fb1e030e540_0 .net "result_out", 31 0, v0x7fb1e030b920_0;  alias, 1 drivers
v0x7fb1e030e710_0 .net "w_in", 31 0, L_0x7fb1e0669290;  1 drivers
v0x7fb1e030e7a0_0 .net "w_load", 7 0, v0x7fb1e030c020_0;  1 drivers
v0x7fb1e030e830_0 .net "w_mux", 7 0, L_0x7fb1e0669c30;  1 drivers
v0x7fb1e030e8c0_0 .net "wgt_data_in", 7 0, v0x7fb1e05f9ce0_0;  alias, 1 drivers
L_0x7fb1e0668f40 .part L_0x7fb1e0669c30, 7, 1;
LS_0x7fb1e0669040_0_0 .concat [ 1 1 1 1], L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40;
LS_0x7fb1e0669040_0_4 .concat [ 1 1 1 1], L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40;
LS_0x7fb1e0669040_0_8 .concat [ 1 1 1 1], L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40;
LS_0x7fb1e0669040_0_12 .concat [ 1 1 1 1], L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40;
LS_0x7fb1e0669040_0_16 .concat [ 1 1 1 1], L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40;
LS_0x7fb1e0669040_0_20 .concat [ 1 1 1 1], L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40, L_0x7fb1e0668f40;
LS_0x7fb1e0669040_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0669040_0_0, LS_0x7fb1e0669040_0_4, LS_0x7fb1e0669040_0_8, LS_0x7fb1e0669040_0_12;
LS_0x7fb1e0669040_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0669040_0_16, LS_0x7fb1e0669040_0_20;
L_0x7fb1e0669040 .concat [ 16 8 0 0], LS_0x7fb1e0669040_1_0, LS_0x7fb1e0669040_1_4;
L_0x7fb1e0669290 .concat [ 8 24 0 0], L_0x7fb1e0669c30, L_0x7fb1e0669040;
L_0x7fb1e0669590 .part v0x7fb1e0305100_0, 7, 1;
LS_0x7fb1e0669630_0_0 .concat [ 1 1 1 1], L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590;
LS_0x7fb1e0669630_0_4 .concat [ 1 1 1 1], L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590;
LS_0x7fb1e0669630_0_8 .concat [ 1 1 1 1], L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590;
LS_0x7fb1e0669630_0_12 .concat [ 1 1 1 1], L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590;
LS_0x7fb1e0669630_0_16 .concat [ 1 1 1 1], L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590;
LS_0x7fb1e0669630_0_20 .concat [ 1 1 1 1], L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590, L_0x7fb1e0669590;
LS_0x7fb1e0669630_1_0 .concat [ 4 4 4 4], LS_0x7fb1e0669630_0_0, LS_0x7fb1e0669630_0_4, LS_0x7fb1e0669630_0_8, LS_0x7fb1e0669630_0_12;
LS_0x7fb1e0669630_1_4 .concat [ 4 4 0 0], LS_0x7fb1e0669630_0_16, LS_0x7fb1e0669630_0_20;
L_0x7fb1e0669630 .concat [ 16 8 0 0], LS_0x7fb1e0669630_1_0, LS_0x7fb1e0669630_1_4;
L_0x7fb1e06697a0 .concat [ 8 24 0 0], v0x7fb1e0305100_0, L_0x7fb1e0669630;
L_0x7fb1e0669b90 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0669dd0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0669fb0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066a370 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066a430 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e030afd0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e030a980;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e030b190 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e030b2a0_0 .net "a", 31 0, L_0x7fb1e0669e70;  alias, 1 drivers
v0x7fb1e030b360_0 .net "b", 31 0, L_0x7fb1e0669f10;  alias, 1 drivers
v0x7fb1e030b400_0 .net "out", 31 0, L_0x7fb1e066a050;  alias, 1 drivers
L_0x7fb1e066a050 .arith/sum 32, L_0x7fb1e0669e70, L_0x7fb1e0669f10;
S_0x7fb1e030b4a0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e030a980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e030b670 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e030b7f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e030b880_0 .net "in", 31 0, L_0x7fb1e066a250;  alias, 1 drivers
v0x7fb1e030b920_0 .var "in_reg", 31 0;
v0x7fb1e030b9b0_0 .net "out", 31 0, v0x7fb1e030b920_0;  alias, 1 drivers
v0x7fb1e030ba40_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e030bb30 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e030a980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e030bcf0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e030bed0_0 .net "clk", 0 0, L_0x7fb1e0669b90;  1 drivers
v0x7fb1e030bf80_0 .net "in", 7 0, v0x7fb1e05f9ce0_0;  alias, 1 drivers
v0x7fb1e030c020_0 .var "in_reg", 7 0;
v0x7fb1e030c0b0_0 .net "out", 7 0, v0x7fb1e030c020_0;  alias, 1 drivers
v0x7fb1e030c140_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e030be90 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e030bed0_0;
S_0x7fb1e030c240 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e030a980;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e030c400 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e030c570_0 .net "a", 31 0, L_0x7fb1e06697a0;  alias, 1 drivers
v0x7fb1e030c630_0 .net "b", 31 0, L_0x7fb1e0669290;  alias, 1 drivers
v0x7fb1e030c6d0_0 .net "out", 31 0, L_0x7fb1e0669e70;  alias, 1 drivers
L_0x7fb1e0669e70 .arith/mult 32, L_0x7fb1e06697a0, L_0x7fb1e0669290;
S_0x7fb1e030c770 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e030a980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e030c970 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e030cad0_0 .net "input_a", 31 0, v0x7fb1e05fae90_0;  alias, 1 drivers
v0x7fb1e030cb80_0 .net "input_b", 31 0, v0x7fb1e030b920_0;  alias, 1 drivers
v0x7fb1e030cc20_0 .net "result", 31 0, L_0x7fb1e0669f10;  alias, 1 drivers
v0x7fb1e030ccb0_0 .net "select_bit", 0 0, L_0x7fb1e0669fb0;  1 drivers
L_0x7fb1e0669f10 .functor MUXZ 32, v0x7fb1e05fae90_0, v0x7fb1e030b920_0, L_0x7fb1e0669fb0, C4<>;
S_0x7fb1e030cd70 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e030a980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e030cf30 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e030d0b0_0 .net "input_a", 31 0, L_0x7fb1e066a050;  alias, 1 drivers
v0x7fb1e030d180_0 .net "input_b", 31 0, v0x7fb1e05fae90_0;  alias, 1 drivers
v0x7fb1e030d210_0 .net "result", 31 0, L_0x7fb1e066a250;  alias, 1 drivers
v0x7fb1e030d2e0_0 .net "select_bit", 0 0, L_0x7fb1e066a4f0;  1 drivers
L_0x7fb1e066a250 .functor MUXZ 32, L_0x7fb1e066a050, v0x7fb1e05fae90_0, L_0x7fb1e066a4f0, C4<>;
S_0x7fb1e030d3d0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e030a980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e030d590 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e030d710_0 .net "input_a", 7 0, v0x7fb1e030c020_0;  alias, 1 drivers
v0x7fb1e030d7e0_0 .net "input_b", 7 0, v0x7fb1e05f9ce0_0;  alias, 1 drivers
v0x7fb1e030d870_0 .net "result", 7 0, L_0x7fb1e0669c30;  alias, 1 drivers
v0x7fb1e030d900_0 .net "select_bit", 0 0, L_0x7fb1e0669dd0;  1 drivers
L_0x7fb1e0669c30 .functor MUXZ 8, v0x7fb1e030c020_0, v0x7fb1e05f9ce0_0, L_0x7fb1e0669dd0, C4<>;
S_0x7fb1e030e9f0 .scope generate, "genblk2[4]" "genblk2[4]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e030ebc0 .param/l "j" 0 3 36, +C4<0100>;
S_0x7fb1e030ec60 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e030e9f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e030ee20 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e030efa0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e030f040_0 .net "in", 7 0, v0x7fb1e030a0d0_0;  alias, 1 drivers
v0x7fb1e030f0e0_0 .var "in_reg", 7 0;
v0x7fb1e030f170_0 .net "out", 7 0, v0x7fb1e030f0e0_0;  alias, 1 drivers
v0x7fb1e030f200_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e030f2f0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e030e9f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e030f4c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e066c030 .functor BUFZ 8, v0x7fb1e030f770_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e030f640_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e030f6d0_0 .net "in", 7 0, v0x7fb1e05feca0_0;  alias, 1 drivers
v0x7fb1e030f770_0 .var "in_reg", 7 0;
v0x7fb1e030f800_0 .net "out", 7 0, L_0x7fb1e066c030;  alias, 1 drivers
v0x7fb1e030f890_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e030f990 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e030e9f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e030fb50 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e030fb90 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e030fbd0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e030fc10 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e030fc50 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e066bdc0 .functor AND 1, L_0x7fb1e066bc40, L_0x7fb1e066bd00, C4<1>, C4<1>;
v0x7fb1e03129c0_0 .net *"_ivl_1", 0 0, L_0x7fb1e066a810;  1 drivers
v0x7fb1e0312a80_0 .net *"_ivl_19", 0 0, L_0x7fb1e066bc40;  1 drivers
v0x7fb1e0312b20_0 .net *"_ivl_2", 23 0, L_0x7fb1e066a910;  1 drivers
v0x7fb1e0312bd0_0 .net *"_ivl_21", 0 0, L_0x7fb1e066bd00;  1 drivers
v0x7fb1e0312c80_0 .net *"_ivl_7", 0 0, L_0x7fb1e066ae60;  1 drivers
v0x7fb1e0312d70_0 .net *"_ivl_8", 23 0, L_0x7fb1e066af00;  1 drivers
v0x7fb1e0312e20_0 .net "a_in", 31 0, L_0x7fb1e066b070;  1 drivers
v0x7fb1e0312ec0_0 .net "act_data_in", 7 0, v0x7fb1e030a0d0_0;  alias, 1 drivers
v0x7fb1e0312f90_0 .net "add_in", 31 0, L_0x7fb1e066b7e0;  1 drivers
v0x7fb1e03130a0_0 .net "add_out", 31 0, L_0x7fb1e066b920;  1 drivers
v0x7fb1e0313170_0 .net "buffer_in", 31 0, L_0x7fb1e066bb20;  1 drivers
v0x7fb1e0313240_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03132d0_0 .net "mul_out", 31 0, L_0x7fb1e066b740;  1 drivers
v0x7fb1e03133a0_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0313430_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e03134c0_0 .net "result_in", 31 0, v0x7fb1e05ffe50_0;  alias, 1 drivers
v0x7fb1e0313550_0 .net "result_out", 31 0, v0x7fb1e0310930_0;  alias, 1 drivers
v0x7fb1e0313720_0 .net "w_in", 31 0, L_0x7fb1e066ab60;  1 drivers
v0x7fb1e03137b0_0 .net "w_load", 7 0, v0x7fb1e0311030_0;  1 drivers
v0x7fb1e0313840_0 .net "w_mux", 7 0, L_0x7fb1e066b500;  1 drivers
v0x7fb1e03138d0_0 .net "wgt_data_in", 7 0, v0x7fb1e05feca0_0;  alias, 1 drivers
L_0x7fb1e066a810 .part L_0x7fb1e066b500, 7, 1;
LS_0x7fb1e066a910_0_0 .concat [ 1 1 1 1], L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810;
LS_0x7fb1e066a910_0_4 .concat [ 1 1 1 1], L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810;
LS_0x7fb1e066a910_0_8 .concat [ 1 1 1 1], L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810;
LS_0x7fb1e066a910_0_12 .concat [ 1 1 1 1], L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810;
LS_0x7fb1e066a910_0_16 .concat [ 1 1 1 1], L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810;
LS_0x7fb1e066a910_0_20 .concat [ 1 1 1 1], L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810, L_0x7fb1e066a810;
LS_0x7fb1e066a910_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066a910_0_0, LS_0x7fb1e066a910_0_4, LS_0x7fb1e066a910_0_8, LS_0x7fb1e066a910_0_12;
LS_0x7fb1e066a910_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066a910_0_16, LS_0x7fb1e066a910_0_20;
L_0x7fb1e066a910 .concat [ 16 8 0 0], LS_0x7fb1e066a910_1_0, LS_0x7fb1e066a910_1_4;
L_0x7fb1e066ab60 .concat [ 8 24 0 0], L_0x7fb1e066b500, L_0x7fb1e066a910;
L_0x7fb1e066ae60 .part v0x7fb1e030a0d0_0, 7, 1;
LS_0x7fb1e066af00_0_0 .concat [ 1 1 1 1], L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60;
LS_0x7fb1e066af00_0_4 .concat [ 1 1 1 1], L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60;
LS_0x7fb1e066af00_0_8 .concat [ 1 1 1 1], L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60;
LS_0x7fb1e066af00_0_12 .concat [ 1 1 1 1], L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60;
LS_0x7fb1e066af00_0_16 .concat [ 1 1 1 1], L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60;
LS_0x7fb1e066af00_0_20 .concat [ 1 1 1 1], L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60, L_0x7fb1e066ae60;
LS_0x7fb1e066af00_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066af00_0_0, LS_0x7fb1e066af00_0_4, LS_0x7fb1e066af00_0_8, LS_0x7fb1e066af00_0_12;
LS_0x7fb1e066af00_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066af00_0_16, LS_0x7fb1e066af00_0_20;
L_0x7fb1e066af00 .concat [ 16 8 0 0], LS_0x7fb1e066af00_1_0, LS_0x7fb1e066af00_1_4;
L_0x7fb1e066b070 .concat [ 8 24 0 0], v0x7fb1e030a0d0_0, L_0x7fb1e066af00;
L_0x7fb1e066b460 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e066b6a0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066b880 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066bc40 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066bd00 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e030ffe0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e030f990;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e03101a0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03102b0_0 .net "a", 31 0, L_0x7fb1e066b740;  alias, 1 drivers
v0x7fb1e0310370_0 .net "b", 31 0, L_0x7fb1e066b7e0;  alias, 1 drivers
v0x7fb1e0310410_0 .net "out", 31 0, L_0x7fb1e066b920;  alias, 1 drivers
L_0x7fb1e066b920 .arith/sum 32, L_0x7fb1e066b740, L_0x7fb1e066b7e0;
S_0x7fb1e03104b0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e030f990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0310680 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0310800_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0310890_0 .net "in", 31 0, L_0x7fb1e066bb20;  alias, 1 drivers
v0x7fb1e0310930_0 .var "in_reg", 31 0;
v0x7fb1e03109c0_0 .net "out", 31 0, v0x7fb1e0310930_0;  alias, 1 drivers
v0x7fb1e0310a50_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0310b40 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e030f990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0310d00 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0310ee0_0 .net "clk", 0 0, L_0x7fb1e066b460;  1 drivers
v0x7fb1e0310f90_0 .net "in", 7 0, v0x7fb1e05feca0_0;  alias, 1 drivers
v0x7fb1e0311030_0 .var "in_reg", 7 0;
v0x7fb1e03110c0_0 .net "out", 7 0, v0x7fb1e0311030_0;  alias, 1 drivers
v0x7fb1e0311150_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0310ea0 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0310ee0_0;
S_0x7fb1e0311250 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e030f990;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0311410 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0311580_0 .net "a", 31 0, L_0x7fb1e066b070;  alias, 1 drivers
v0x7fb1e0311640_0 .net "b", 31 0, L_0x7fb1e066ab60;  alias, 1 drivers
v0x7fb1e03116e0_0 .net "out", 31 0, L_0x7fb1e066b740;  alias, 1 drivers
L_0x7fb1e066b740 .arith/mult 32, L_0x7fb1e066b070, L_0x7fb1e066ab60;
S_0x7fb1e0311780 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e030f990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0311980 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0311ae0_0 .net "input_a", 31 0, v0x7fb1e05ffe50_0;  alias, 1 drivers
v0x7fb1e0311b90_0 .net "input_b", 31 0, v0x7fb1e0310930_0;  alias, 1 drivers
v0x7fb1e0311c30_0 .net "result", 31 0, L_0x7fb1e066b7e0;  alias, 1 drivers
v0x7fb1e0311cc0_0 .net "select_bit", 0 0, L_0x7fb1e066b880;  1 drivers
L_0x7fb1e066b7e0 .functor MUXZ 32, v0x7fb1e05ffe50_0, v0x7fb1e0310930_0, L_0x7fb1e066b880, C4<>;
S_0x7fb1e0311d80 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e030f990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0311f40 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03120c0_0 .net "input_a", 31 0, L_0x7fb1e066b920;  alias, 1 drivers
v0x7fb1e0312190_0 .net "input_b", 31 0, v0x7fb1e05ffe50_0;  alias, 1 drivers
v0x7fb1e0312220_0 .net "result", 31 0, L_0x7fb1e066bb20;  alias, 1 drivers
v0x7fb1e03122f0_0 .net "select_bit", 0 0, L_0x7fb1e066bdc0;  1 drivers
L_0x7fb1e066bb20 .functor MUXZ 32, L_0x7fb1e066b920, v0x7fb1e05ffe50_0, L_0x7fb1e066bdc0, C4<>;
S_0x7fb1e03123e0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e030f990;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e03125a0 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0312720_0 .net "input_a", 7 0, v0x7fb1e0311030_0;  alias, 1 drivers
v0x7fb1e03127f0_0 .net "input_b", 7 0, v0x7fb1e05feca0_0;  alias, 1 drivers
v0x7fb1e0312880_0 .net "result", 7 0, L_0x7fb1e066b500;  alias, 1 drivers
v0x7fb1e0312910_0 .net "select_bit", 0 0, L_0x7fb1e066b6a0;  1 drivers
L_0x7fb1e066b500 .functor MUXZ 8, v0x7fb1e0311030_0, v0x7fb1e05feca0_0, L_0x7fb1e066b6a0, C4<>;
S_0x7fb1e0313a00 .scope generate, "genblk2[5]" "genblk2[5]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e030fef0 .param/l "j" 0 3 36, +C4<0101>;
S_0x7fb1e0313c30 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e0313a00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0313df0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0313f90_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0314030_0 .net "in", 7 0, v0x7fb1e030f0e0_0;  alias, 1 drivers
v0x7fb1e03140d0_0 .var "in_reg", 7 0;
v0x7fb1e0314160_0 .net "out", 7 0, v0x7fb1e03140d0_0;  alias, 1 drivers
v0x7fb1e03141f0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e03142e0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e0313a00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e03144b0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e066d900 .functor BUFZ 8, v0x7fb1e0314760_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e0314630_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03146c0_0 .net "in", 7 0, v0x7fb1e0607cc0_0;  alias, 1 drivers
v0x7fb1e0314760_0 .var "in_reg", 7 0;
v0x7fb1e03147f0_0 .net "out", 7 0, L_0x7fb1e066d900;  alias, 1 drivers
v0x7fb1e0314880_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0314980 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e0313a00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0314b40 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0314b80 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0314bc0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0314c00 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0314c40 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e066d690 .functor AND 1, L_0x7fb1e066d510, L_0x7fb1e066d5d0, C4<1>, C4<1>;
v0x7fb1e03279b0_0 .net *"_ivl_1", 0 0, L_0x7fb1e066c0e0;  1 drivers
v0x7fb1e0327a70_0 .net *"_ivl_19", 0 0, L_0x7fb1e066d510;  1 drivers
v0x7fb1e0327b10_0 .net *"_ivl_2", 23 0, L_0x7fb1e066c1e0;  1 drivers
v0x7fb1e0327bc0_0 .net *"_ivl_21", 0 0, L_0x7fb1e066d5d0;  1 drivers
v0x7fb1e0327c70_0 .net *"_ivl_7", 0 0, L_0x7fb1e066c730;  1 drivers
v0x7fb1e0327d60_0 .net *"_ivl_8", 23 0, L_0x7fb1e066c7d0;  1 drivers
v0x7fb1e0327e10_0 .net "a_in", 31 0, L_0x7fb1e066c940;  1 drivers
v0x7fb1e0327eb0_0 .net "act_data_in", 7 0, v0x7fb1e030f0e0_0;  alias, 1 drivers
v0x7fb1e0327f80_0 .net "add_in", 31 0, L_0x7fb1e066d0b0;  1 drivers
v0x7fb1e0328090_0 .net "add_out", 31 0, L_0x7fb1e066d1f0;  1 drivers
v0x7fb1e0328160_0 .net "buffer_in", 31 0, L_0x7fb1e066d3f0;  1 drivers
v0x7fb1e0328230_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03282c0_0 .net "mul_out", 31 0, L_0x7fb1e066d010;  1 drivers
v0x7fb1e0328390_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0328420_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e03284b0_0 .net "result_in", 31 0, v0x7fb1e0608e70_0;  alias, 1 drivers
v0x7fb1e0328540_0 .net "result_out", 31 0, v0x7fb1e03258b0_0;  alias, 1 drivers
v0x7fb1e0328710_0 .net "w_in", 31 0, L_0x7fb1e066c430;  1 drivers
v0x7fb1e03287a0_0 .net "w_load", 7 0, v0x7fb1e0326020_0;  1 drivers
v0x7fb1e0328830_0 .net "w_mux", 7 0, L_0x7fb1e066cdd0;  1 drivers
v0x7fb1e03288c0_0 .net "wgt_data_in", 7 0, v0x7fb1e0607cc0_0;  alias, 1 drivers
L_0x7fb1e066c0e0 .part L_0x7fb1e066cdd0, 7, 1;
LS_0x7fb1e066c1e0_0_0 .concat [ 1 1 1 1], L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0;
LS_0x7fb1e066c1e0_0_4 .concat [ 1 1 1 1], L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0;
LS_0x7fb1e066c1e0_0_8 .concat [ 1 1 1 1], L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0;
LS_0x7fb1e066c1e0_0_12 .concat [ 1 1 1 1], L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0;
LS_0x7fb1e066c1e0_0_16 .concat [ 1 1 1 1], L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0;
LS_0x7fb1e066c1e0_0_20 .concat [ 1 1 1 1], L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0, L_0x7fb1e066c0e0;
LS_0x7fb1e066c1e0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066c1e0_0_0, LS_0x7fb1e066c1e0_0_4, LS_0x7fb1e066c1e0_0_8, LS_0x7fb1e066c1e0_0_12;
LS_0x7fb1e066c1e0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066c1e0_0_16, LS_0x7fb1e066c1e0_0_20;
L_0x7fb1e066c1e0 .concat [ 16 8 0 0], LS_0x7fb1e066c1e0_1_0, LS_0x7fb1e066c1e0_1_4;
L_0x7fb1e066c430 .concat [ 8 24 0 0], L_0x7fb1e066cdd0, L_0x7fb1e066c1e0;
L_0x7fb1e066c730 .part v0x7fb1e030f0e0_0, 7, 1;
LS_0x7fb1e066c7d0_0_0 .concat [ 1 1 1 1], L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730;
LS_0x7fb1e066c7d0_0_4 .concat [ 1 1 1 1], L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730;
LS_0x7fb1e066c7d0_0_8 .concat [ 1 1 1 1], L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730;
LS_0x7fb1e066c7d0_0_12 .concat [ 1 1 1 1], L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730;
LS_0x7fb1e066c7d0_0_16 .concat [ 1 1 1 1], L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730;
LS_0x7fb1e066c7d0_0_20 .concat [ 1 1 1 1], L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730, L_0x7fb1e066c730;
LS_0x7fb1e066c7d0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066c7d0_0_0, LS_0x7fb1e066c7d0_0_4, LS_0x7fb1e066c7d0_0_8, LS_0x7fb1e066c7d0_0_12;
LS_0x7fb1e066c7d0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066c7d0_0_16, LS_0x7fb1e066c7d0_0_20;
L_0x7fb1e066c7d0 .concat [ 16 8 0 0], LS_0x7fb1e066c7d0_1_0, LS_0x7fb1e066c7d0_1_4;
L_0x7fb1e066c940 .concat [ 8 24 0 0], v0x7fb1e030f0e0_0, L_0x7fb1e066c7d0;
L_0x7fb1e066cd30 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e066cf70 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066d150 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066d510 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066d5d0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0314fd0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0314980;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0315190 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03152a0_0 .net "a", 31 0, L_0x7fb1e066d010;  alias, 1 drivers
v0x7fb1e0315360_0 .net "b", 31 0, L_0x7fb1e066d0b0;  alias, 1 drivers
v0x7fb1e0315400_0 .net "out", 31 0, L_0x7fb1e066d1f0;  alias, 1 drivers
L_0x7fb1e066d1f0 .arith/sum 32, L_0x7fb1e066d010, L_0x7fb1e066d0b0;
S_0x7fb1e03154a0 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0314980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0315670 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03157f0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0315880_0 .net "in", 31 0, L_0x7fb1e066d3f0;  alias, 1 drivers
v0x7fb1e03258b0_0 .var "in_reg", 31 0;
v0x7fb1e0325970_0 .net "out", 31 0, v0x7fb1e03258b0_0;  alias, 1 drivers
v0x7fb1e0325a20_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e0325b30 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0314980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0325cf0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0325ed0_0 .net "clk", 0 0, L_0x7fb1e066cd30;  1 drivers
v0x7fb1e0325f80_0 .net "in", 7 0, v0x7fb1e0607cc0_0;  alias, 1 drivers
v0x7fb1e0326020_0 .var "in_reg", 7 0;
v0x7fb1e03260b0_0 .net "out", 7 0, v0x7fb1e0326020_0;  alias, 1 drivers
v0x7fb1e0326140_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e0325e90 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e0325ed0_0;
S_0x7fb1e0326240 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0314980;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e0326400 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0326570_0 .net "a", 31 0, L_0x7fb1e066c940;  alias, 1 drivers
v0x7fb1e0326630_0 .net "b", 31 0, L_0x7fb1e066c430;  alias, 1 drivers
v0x7fb1e03266d0_0 .net "out", 31 0, L_0x7fb1e066d010;  alias, 1 drivers
L_0x7fb1e066d010 .arith/mult 32, L_0x7fb1e066c940, L_0x7fb1e066c430;
S_0x7fb1e0326770 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0314980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0326970 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0326ad0_0 .net "input_a", 31 0, v0x7fb1e0608e70_0;  alias, 1 drivers
v0x7fb1e0326b80_0 .net "input_b", 31 0, v0x7fb1e03258b0_0;  alias, 1 drivers
v0x7fb1e0326c20_0 .net "result", 31 0, L_0x7fb1e066d0b0;  alias, 1 drivers
v0x7fb1e0326cb0_0 .net "select_bit", 0 0, L_0x7fb1e066d150;  1 drivers
L_0x7fb1e066d0b0 .functor MUXZ 32, v0x7fb1e0608e70_0, v0x7fb1e03258b0_0, L_0x7fb1e066d150, C4<>;
S_0x7fb1e0326d70 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0314980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0326f30 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03270b0_0 .net "input_a", 31 0, L_0x7fb1e066d1f0;  alias, 1 drivers
v0x7fb1e0327180_0 .net "input_b", 31 0, v0x7fb1e0608e70_0;  alias, 1 drivers
v0x7fb1e0327210_0 .net "result", 31 0, L_0x7fb1e066d3f0;  alias, 1 drivers
v0x7fb1e03272e0_0 .net "select_bit", 0 0, L_0x7fb1e066d690;  1 drivers
L_0x7fb1e066d3f0 .functor MUXZ 32, L_0x7fb1e066d1f0, v0x7fb1e0608e70_0, L_0x7fb1e066d690, C4<>;
S_0x7fb1e03273d0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0314980;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0327590 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0327710_0 .net "input_a", 7 0, v0x7fb1e0326020_0;  alias, 1 drivers
v0x7fb1e03277e0_0 .net "input_b", 7 0, v0x7fb1e0607cc0_0;  alias, 1 drivers
v0x7fb1e0327870_0 .net "result", 7 0, L_0x7fb1e066cdd0;  alias, 1 drivers
v0x7fb1e0327900_0 .net "select_bit", 0 0, L_0x7fb1e066cf70;  1 drivers
L_0x7fb1e066cdd0 .functor MUXZ 8, v0x7fb1e0326020_0, v0x7fb1e0607cc0_0, L_0x7fb1e066cf70, C4<>;
S_0x7fb1e03289f0 .scope generate, "genblk2[6]" "genblk2[6]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e0314ee0 .param/l "j" 0 3 36, +C4<0110>;
S_0x7fb1e0328c20 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e03289f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e0328de0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e0328f80_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0329020_0 .net "in", 7 0, v0x7fb1e03140d0_0;  alias, 1 drivers
v0x7fb1e03290c0_0 .var "in_reg", 7 0;
v0x7fb1e0329150_0 .net "out", 7 0, v0x7fb1e03290c0_0;  alias, 1 drivers
v0x7fb1e03291e0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e03292d0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e03289f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e03294a0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e066f1d0 .functor BUFZ 8, v0x7fb1e0329750_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e0329620_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03296b0_0 .net "in", 7 0, v0x7fb1e060cc60_0;  alias, 1 drivers
v0x7fb1e0329750_0 .var "in_reg", 7 0;
v0x7fb1e03297e0_0 .net "out", 7 0, L_0x7fb1e066f1d0;  alias, 1 drivers
v0x7fb1e0329870_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0329970 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e03289f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e0329b30 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e0329b70 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e0329bb0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e0329bf0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e0329c30 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e066ef60 .functor AND 1, L_0x7fb1e066ede0, L_0x7fb1e066eea0, C4<1>, C4<1>;
v0x7fb1e032c9a0_0 .net *"_ivl_1", 0 0, L_0x7fb1e066d9b0;  1 drivers
v0x7fb1e032ca60_0 .net *"_ivl_19", 0 0, L_0x7fb1e066ede0;  1 drivers
v0x7fb1e032cb00_0 .net *"_ivl_2", 23 0, L_0x7fb1e066dab0;  1 drivers
v0x7fb1e032cbb0_0 .net *"_ivl_21", 0 0, L_0x7fb1e066eea0;  1 drivers
v0x7fb1e032cc60_0 .net *"_ivl_7", 0 0, L_0x7fb1e066e000;  1 drivers
v0x7fb1e032cd50_0 .net *"_ivl_8", 23 0, L_0x7fb1e066e0a0;  1 drivers
v0x7fb1e032ce00_0 .net "a_in", 31 0, L_0x7fb1e066e210;  1 drivers
v0x7fb1e032cea0_0 .net "act_data_in", 7 0, v0x7fb1e03140d0_0;  alias, 1 drivers
v0x7fb1e032cf70_0 .net "add_in", 31 0, L_0x7fb1e066e980;  1 drivers
v0x7fb1e032d080_0 .net "add_out", 31 0, L_0x7fb1e066eac0;  1 drivers
v0x7fb1e032d150_0 .net "buffer_in", 31 0, L_0x7fb1e066ecc0;  1 drivers
v0x7fb1e032d220_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e032d2b0_0 .net "mul_out", 31 0, L_0x7fb1e066e8e0;  1 drivers
v0x7fb1e032d380_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e032d410_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e032d4a0_0 .net "result_in", 31 0, v0x7fb1e060de10_0;  alias, 1 drivers
v0x7fb1e032d530_0 .net "result_out", 31 0, v0x7fb1e032a910_0;  alias, 1 drivers
v0x7fb1e032d700_0 .net "w_in", 31 0, L_0x7fb1e066dd00;  1 drivers
v0x7fb1e032d790_0 .net "w_load", 7 0, v0x7fb1e032b010_0;  1 drivers
v0x7fb1e032d820_0 .net "w_mux", 7 0, L_0x7fb1e066e6a0;  1 drivers
v0x7fb1e032d8b0_0 .net "wgt_data_in", 7 0, v0x7fb1e060cc60_0;  alias, 1 drivers
L_0x7fb1e066d9b0 .part L_0x7fb1e066e6a0, 7, 1;
LS_0x7fb1e066dab0_0_0 .concat [ 1 1 1 1], L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0;
LS_0x7fb1e066dab0_0_4 .concat [ 1 1 1 1], L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0;
LS_0x7fb1e066dab0_0_8 .concat [ 1 1 1 1], L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0;
LS_0x7fb1e066dab0_0_12 .concat [ 1 1 1 1], L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0;
LS_0x7fb1e066dab0_0_16 .concat [ 1 1 1 1], L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0;
LS_0x7fb1e066dab0_0_20 .concat [ 1 1 1 1], L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0, L_0x7fb1e066d9b0;
LS_0x7fb1e066dab0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066dab0_0_0, LS_0x7fb1e066dab0_0_4, LS_0x7fb1e066dab0_0_8, LS_0x7fb1e066dab0_0_12;
LS_0x7fb1e066dab0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066dab0_0_16, LS_0x7fb1e066dab0_0_20;
L_0x7fb1e066dab0 .concat [ 16 8 0 0], LS_0x7fb1e066dab0_1_0, LS_0x7fb1e066dab0_1_4;
L_0x7fb1e066dd00 .concat [ 8 24 0 0], L_0x7fb1e066e6a0, L_0x7fb1e066dab0;
L_0x7fb1e066e000 .part v0x7fb1e03140d0_0, 7, 1;
LS_0x7fb1e066e0a0_0_0 .concat [ 1 1 1 1], L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000;
LS_0x7fb1e066e0a0_0_4 .concat [ 1 1 1 1], L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000;
LS_0x7fb1e066e0a0_0_8 .concat [ 1 1 1 1], L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000;
LS_0x7fb1e066e0a0_0_12 .concat [ 1 1 1 1], L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000;
LS_0x7fb1e066e0a0_0_16 .concat [ 1 1 1 1], L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000;
LS_0x7fb1e066e0a0_0_20 .concat [ 1 1 1 1], L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000, L_0x7fb1e066e000;
LS_0x7fb1e066e0a0_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066e0a0_0_0, LS_0x7fb1e066e0a0_0_4, LS_0x7fb1e066e0a0_0_8, LS_0x7fb1e066e0a0_0_12;
LS_0x7fb1e066e0a0_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066e0a0_0_16, LS_0x7fb1e066e0a0_0_20;
L_0x7fb1e066e0a0 .concat [ 16 8 0 0], LS_0x7fb1e066e0a0_1_0, LS_0x7fb1e066e0a0_1_4;
L_0x7fb1e066e210 .concat [ 8 24 0 0], v0x7fb1e03140d0_0, L_0x7fb1e066e0a0;
L_0x7fb1e066e600 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e066e840 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066ea20 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066ede0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e066eea0 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e0329fc0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e0329970;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e032a180 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e032a290_0 .net "a", 31 0, L_0x7fb1e066e8e0;  alias, 1 drivers
v0x7fb1e032a350_0 .net "b", 31 0, L_0x7fb1e066e980;  alias, 1 drivers
v0x7fb1e032a3f0_0 .net "out", 31 0, L_0x7fb1e066eac0;  alias, 1 drivers
L_0x7fb1e066eac0 .arith/sum 32, L_0x7fb1e066e8e0, L_0x7fb1e066e980;
S_0x7fb1e032a490 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e0329970;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e032a660 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e032a7e0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e032a870_0 .net "in", 31 0, L_0x7fb1e066ecc0;  alias, 1 drivers
v0x7fb1e032a910_0 .var "in_reg", 31 0;
v0x7fb1e032a9a0_0 .net "out", 31 0, v0x7fb1e032a910_0;  alias, 1 drivers
v0x7fb1e032aa30_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e032ab20 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e0329970;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e032ace0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e032aec0_0 .net "clk", 0 0, L_0x7fb1e066e600;  1 drivers
v0x7fb1e032af70_0 .net "in", 7 0, v0x7fb1e060cc60_0;  alias, 1 drivers
v0x7fb1e032b010_0 .var "in_reg", 7 0;
v0x7fb1e032b0a0_0 .net "out", 7 0, v0x7fb1e032b010_0;  alias, 1 drivers
v0x7fb1e032b130_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e032ae80 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e032aec0_0;
S_0x7fb1e032b230 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e0329970;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e032b3f0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e032b560_0 .net "a", 31 0, L_0x7fb1e066e210;  alias, 1 drivers
v0x7fb1e032b620_0 .net "b", 31 0, L_0x7fb1e066dd00;  alias, 1 drivers
v0x7fb1e032b6c0_0 .net "out", 31 0, L_0x7fb1e066e8e0;  alias, 1 drivers
L_0x7fb1e066e8e0 .arith/mult 32, L_0x7fb1e066e210, L_0x7fb1e066dd00;
S_0x7fb1e032b760 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e0329970;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e032b960 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e032bac0_0 .net "input_a", 31 0, v0x7fb1e060de10_0;  alias, 1 drivers
v0x7fb1e032bb70_0 .net "input_b", 31 0, v0x7fb1e032a910_0;  alias, 1 drivers
v0x7fb1e032bc10_0 .net "result", 31 0, L_0x7fb1e066e980;  alias, 1 drivers
v0x7fb1e032bca0_0 .net "select_bit", 0 0, L_0x7fb1e066ea20;  1 drivers
L_0x7fb1e066e980 .functor MUXZ 32, v0x7fb1e060de10_0, v0x7fb1e032a910_0, L_0x7fb1e066ea20, C4<>;
S_0x7fb1e032bd60 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e0329970;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e032bf20 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e032c0a0_0 .net "input_a", 31 0, L_0x7fb1e066eac0;  alias, 1 drivers
v0x7fb1e032c170_0 .net "input_b", 31 0, v0x7fb1e060de10_0;  alias, 1 drivers
v0x7fb1e032c200_0 .net "result", 31 0, L_0x7fb1e066ecc0;  alias, 1 drivers
v0x7fb1e032c2d0_0 .net "select_bit", 0 0, L_0x7fb1e066ef60;  1 drivers
L_0x7fb1e066ecc0 .functor MUXZ 32, L_0x7fb1e066eac0, v0x7fb1e060de10_0, L_0x7fb1e066ef60, C4<>;
S_0x7fb1e032c3c0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e0329970;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e032c580 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e032c700_0 .net "input_a", 7 0, v0x7fb1e032b010_0;  alias, 1 drivers
v0x7fb1e032c7d0_0 .net "input_b", 7 0, v0x7fb1e060cc60_0;  alias, 1 drivers
v0x7fb1e032c860_0 .net "result", 7 0, L_0x7fb1e066e6a0;  alias, 1 drivers
v0x7fb1e032c8f0_0 .net "select_bit", 0 0, L_0x7fb1e066e840;  1 drivers
L_0x7fb1e066e6a0 .functor MUXZ 8, v0x7fb1e032b010_0, v0x7fb1e060cc60_0, L_0x7fb1e066e840, C4<>;
S_0x7fb1e032d9e0 .scope generate, "genblk2[7]" "genblk2[7]" 3 36, 3 36 0, S_0x7fb1e0615e40;
 .timescale -7 -9;
P_0x7fb1e0329ed0 .param/l "j" 0 3 36, +C4<0111>;
S_0x7fb1e032dc10 .scope module, "buffer_a" "buffer" 3 54, 4 3 0, S_0x7fb1e032d9e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e032ddd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e06709b0 .functor BUFZ 8, v0x7fb1e032e0b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e032df70_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e032e010_0 .net "in", 7 0, v0x7fb1e03290c0_0;  alias, 1 drivers
v0x7fb1e032e0b0_0 .var "in_reg", 7 0;
v0x7fb1e032e140_0 .net "out", 7 0, L_0x7fb1e06709b0;  alias, 1 drivers
v0x7fb1e032e1d0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e032e2c0 .scope module, "buffer_w" "buffer" 3 62, 4 3 0, S_0x7fb1e032d9e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e032e490 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
L_0x7fb1e0670a60 .functor BUFZ 8, v0x7fb1e032e740_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb1e032e610_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e032e6a0_0 .net "in", 7 0, v0x7fb1e0611c00_0;  alias, 1 drivers
v0x7fb1e032e740_0 .var "in_reg", 7 0;
v0x7fb1e032e7d0_0 .net "out", 7 0, L_0x7fb1e0670a60;  alias, 1 drivers
v0x7fb1e032e860_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e032e960 .scope module, "pe_" "pe" 3 43, 5 3 0, S_0x7fb1e032d9e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "operation_signal_in";
    .port_info 3 /INPUT 8 "act_data_in";
    .port_info 4 /INPUT 8 "wgt_data_in";
    .port_info 5 /INPUT 32 "result_in";
    .port_info 6 /OUTPUT 32 "result_out";
P_0x7fb1e032eb20 .param/l "ACT_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fb1e032eb60 .param/l "MULT_OUT_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7fb1e032eba0 .param/l "OP_SIG_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x7fb1e032ebe0 .param/l "PE_OUT_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x7fb1e032ec20 .param/l "WGT_WIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
L_0x7fb1e0670830 .functor AND 1, L_0x7fb1e06706b0, L_0x7fb1e0670770, C4<1>, C4<1>;
v0x7fb1e0331990_0 .net *"_ivl_1", 0 0, L_0x7fb1e066f280;  1 drivers
v0x7fb1e0331a50_0 .net *"_ivl_19", 0 0, L_0x7fb1e06706b0;  1 drivers
v0x7fb1e0331af0_0 .net *"_ivl_2", 23 0, L_0x7fb1e066f380;  1 drivers
v0x7fb1e0331ba0_0 .net *"_ivl_21", 0 0, L_0x7fb1e0670770;  1 drivers
v0x7fb1e0331c50_0 .net *"_ivl_7", 0 0, L_0x7fb1e066f8d0;  1 drivers
v0x7fb1e0331d40_0 .net *"_ivl_8", 23 0, L_0x7fb1e066f970;  1 drivers
v0x7fb1e0331df0_0 .net "a_in", 31 0, L_0x7fb1e066fae0;  1 drivers
v0x7fb1e0331e90_0 .net "act_data_in", 7 0, v0x7fb1e03290c0_0;  alias, 1 drivers
v0x7fb1e0331f60_0 .net "add_in", 31 0, L_0x7fb1e0670250;  1 drivers
v0x7fb1e0332070_0 .net "add_out", 31 0, L_0x7fb1e0670390;  1 drivers
v0x7fb1e0332140_0 .net "buffer_in", 31 0, L_0x7fb1e0670590;  1 drivers
v0x7fb1e0332210_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03322a0_0 .net "mul_out", 31 0, L_0x7fb1e06701b0;  1 drivers
v0x7fb1e0332370_0 .net "operation_signal_in", 2 0, v0x7fb1e033a860_0;  alias, 1 drivers
v0x7fb1e0332400_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
v0x7fb1e0332490_0 .net "result_in", 31 0, v0x7fb1e0612db0_0;  alias, 1 drivers
v0x7fb1e0332520_0 .net "result_out", 31 0, v0x7fb1e032f900_0;  alias, 1 drivers
v0x7fb1e03326f0_0 .net "w_in", 31 0, L_0x7fb1e066f5d0;  1 drivers
v0x7fb1e0332780_0 .net "w_load", 7 0, v0x7fb1e0330000_0;  1 drivers
v0x7fb1e0332810_0 .net "w_mux", 7 0, L_0x7fb1e066ff70;  1 drivers
v0x7fb1e03328a0_0 .net "wgt_data_in", 7 0, v0x7fb1e0611c00_0;  alias, 1 drivers
L_0x7fb1e066f280 .part L_0x7fb1e066ff70, 7, 1;
LS_0x7fb1e066f380_0_0 .concat [ 1 1 1 1], L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280;
LS_0x7fb1e066f380_0_4 .concat [ 1 1 1 1], L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280;
LS_0x7fb1e066f380_0_8 .concat [ 1 1 1 1], L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280;
LS_0x7fb1e066f380_0_12 .concat [ 1 1 1 1], L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280;
LS_0x7fb1e066f380_0_16 .concat [ 1 1 1 1], L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280;
LS_0x7fb1e066f380_0_20 .concat [ 1 1 1 1], L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280, L_0x7fb1e066f280;
LS_0x7fb1e066f380_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066f380_0_0, LS_0x7fb1e066f380_0_4, LS_0x7fb1e066f380_0_8, LS_0x7fb1e066f380_0_12;
LS_0x7fb1e066f380_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066f380_0_16, LS_0x7fb1e066f380_0_20;
L_0x7fb1e066f380 .concat [ 16 8 0 0], LS_0x7fb1e066f380_1_0, LS_0x7fb1e066f380_1_4;
L_0x7fb1e066f5d0 .concat [ 8 24 0 0], L_0x7fb1e066ff70, L_0x7fb1e066f380;
L_0x7fb1e066f8d0 .part v0x7fb1e03290c0_0, 7, 1;
LS_0x7fb1e066f970_0_0 .concat [ 1 1 1 1], L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0;
LS_0x7fb1e066f970_0_4 .concat [ 1 1 1 1], L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0;
LS_0x7fb1e066f970_0_8 .concat [ 1 1 1 1], L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0;
LS_0x7fb1e066f970_0_12 .concat [ 1 1 1 1], L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0;
LS_0x7fb1e066f970_0_16 .concat [ 1 1 1 1], L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0;
LS_0x7fb1e066f970_0_20 .concat [ 1 1 1 1], L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0, L_0x7fb1e066f8d0;
LS_0x7fb1e066f970_1_0 .concat [ 4 4 4 4], LS_0x7fb1e066f970_0_0, LS_0x7fb1e066f970_0_4, LS_0x7fb1e066f970_0_8, LS_0x7fb1e066f970_0_12;
LS_0x7fb1e066f970_1_4 .concat [ 4 4 0 0], LS_0x7fb1e066f970_0_16, LS_0x7fb1e066f970_0_20;
L_0x7fb1e066f970 .concat [ 16 8 0 0], LS_0x7fb1e066f970_1_0, LS_0x7fb1e066f970_1_4;
L_0x7fb1e066fae0 .concat [ 8 24 0 0], v0x7fb1e03290c0_0, L_0x7fb1e066f970;
L_0x7fb1e066fed0 .part v0x7fb1e033a860_0, 0, 1;
L_0x7fb1e0670110 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06702f0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e06706b0 .part v0x7fb1e033a860_0, 2, 1;
L_0x7fb1e0670770 .part v0x7fb1e033a860_0, 1, 1;
S_0x7fb1e032efb0 .scope module, "add_" "adder" 5 62, 6 3 0, S_0x7fb1e032e960;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e032f170 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x7fb1e032f280_0 .net "a", 31 0, L_0x7fb1e06701b0;  alias, 1 drivers
v0x7fb1e032f340_0 .net "b", 31 0, L_0x7fb1e0670250;  alias, 1 drivers
v0x7fb1e032f3e0_0 .net "out", 31 0, L_0x7fb1e0670390;  alias, 1 drivers
L_0x7fb1e0670390 .arith/sum 32, L_0x7fb1e06701b0, L_0x7fb1e0670250;
S_0x7fb1e032f480 .scope module, "buffer_" "buffer" 5 79, 4 3 0, S_0x7fb1e032e960;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e032f650 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e032f7d0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e032f860_0 .net "in", 31 0, L_0x7fb1e0670590;  alias, 1 drivers
v0x7fb1e032f900_0 .var "in_reg", 31 0;
v0x7fb1e032f990_0 .net "out", 31 0, v0x7fb1e032f900_0;  alias, 1 drivers
v0x7fb1e032fa20_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
S_0x7fb1e032fb10 .scope module, "buffer_w" "buffer" 5 27, 4 3 0, S_0x7fb1e032e960;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
P_0x7fb1e032fcd0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x7fb1e032feb0_0 .net "clk", 0 0, L_0x7fb1e066fed0;  1 drivers
v0x7fb1e032ff60_0 .net "in", 7 0, v0x7fb1e0611c00_0;  alias, 1 drivers
v0x7fb1e0330000_0 .var "in_reg", 7 0;
v0x7fb1e0330090_0 .net "out", 7 0, v0x7fb1e0330000_0;  alias, 1 drivers
v0x7fb1e0330120_0 .net "reset", 0 0, v0x7fb1e033abb0_0;  alias, 1 drivers
E_0x7fb1e032fe70 .event posedge, v0x7fb1df2f84b0_0, v0x7fb1e032feb0_0;
S_0x7fb1e0330220 .scope module, "mul_" "multiplier" 5 45, 7 3 0, S_0x7fb1e032e960;
 .timescale -7 -9;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0x7fb1e03303e0 .param/l "DATA_WIDTH" 0 7 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0330550_0 .net "a", 31 0, L_0x7fb1e066fae0;  alias, 1 drivers
v0x7fb1e0330610_0 .net "b", 31 0, L_0x7fb1e066f5d0;  alias, 1 drivers
v0x7fb1e03306b0_0 .net "out", 31 0, L_0x7fb1e06701b0;  alias, 1 drivers
L_0x7fb1e06701b0 .arith/mult 32, L_0x7fb1e066fae0, L_0x7fb1e066f5d0;
S_0x7fb1e0330750 .scope module, "mux_add" "mux" 5 53, 8 3 0, S_0x7fb1e032e960;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0330950 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0330ab0_0 .net "input_a", 31 0, v0x7fb1e0612db0_0;  alias, 1 drivers
v0x7fb1e0330b60_0 .net "input_b", 31 0, v0x7fb1e032f900_0;  alias, 1 drivers
v0x7fb1e0330c00_0 .net "result", 31 0, L_0x7fb1e0670250;  alias, 1 drivers
v0x7fb1e0330c90_0 .net "select_bit", 0 0, L_0x7fb1e06702f0;  1 drivers
L_0x7fb1e0670250 .functor MUXZ 32, v0x7fb1e0612db0_0, v0x7fb1e032f900_0, L_0x7fb1e06702f0, C4<>;
S_0x7fb1e0330d50 .scope module, "mux_buf" "mux" 5 70, 8 3 0, S_0x7fb1e032e960;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 32 "input_a";
    .port_info 2 /INPUT 32 "input_b";
    .port_info 3 /OUTPUT 32 "result";
P_0x7fb1e0330f10 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0331090_0 .net "input_a", 31 0, L_0x7fb1e0670390;  alias, 1 drivers
v0x7fb1e0331160_0 .net "input_b", 31 0, v0x7fb1e0612db0_0;  alias, 1 drivers
v0x7fb1e03311f0_0 .net "result", 31 0, L_0x7fb1e0670590;  alias, 1 drivers
v0x7fb1e03312c0_0 .net "select_bit", 0 0, L_0x7fb1e0670830;  1 drivers
L_0x7fb1e0670590 .functor MUXZ 32, L_0x7fb1e0670390, v0x7fb1e0612db0_0, L_0x7fb1e0670830, C4<>;
S_0x7fb1e03313b0 .scope module, "mux_w" "mux" 5 36, 8 3 0, S_0x7fb1e032e960;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "select_bit";
    .port_info 1 /INPUT 8 "input_a";
    .port_info 2 /INPUT 8 "input_b";
    .port_info 3 /OUTPUT 8 "result";
P_0x7fb1e0331570 .param/l "DATA_WIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
v0x7fb1e03316f0_0 .net "input_a", 7 0, v0x7fb1e0330000_0;  alias, 1 drivers
v0x7fb1e03317c0_0 .net "input_b", 7 0, v0x7fb1e0611c00_0;  alias, 1 drivers
v0x7fb1e0331850_0 .net "result", 7 0, L_0x7fb1e066ff70;  alias, 1 drivers
v0x7fb1e03318e0_0 .net "select_bit", 0 0, L_0x7fb1e0670110;  1 drivers
L_0x7fb1e066ff70 .functor MUXZ 8, v0x7fb1e0330000_0, v0x7fb1e0611c00_0, L_0x7fb1e0670110, C4<>;
S_0x7fb1e03329d0 .scope generate, "genblk3[0]" "genblk3[0]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e032eec0 .param/l "j" 0 3 70, +C4<00>;
L_0x7fb1e0670b10 .functor BUFZ 32, v0x7fb1e0333120_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0333320_0 .net *"_ivl_2", 31 0, L_0x7fb1e0670b10;  1 drivers
S_0x7fb1e0332c80 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e03329d0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0332e40 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0332fe0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0333080_0 .net "in", 31 0, v0x7fb1e0617fc0_0;  alias, 1 drivers
v0x7fb1e0333120_0 .var "in_reg", 31 0;
v0x7fb1e03331b0_0 .net "out", 31 0, v0x7fb1e0333120_0;  alias, 1 drivers
v0x7fb1e0333240_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e03333e0 .scope generate, "genblk3[1]" "genblk3[1]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e03335b0 .param/l "j" 0 3 70, +C4<01>;
L_0x7fb1e0670e10 .functor BUFZ 32, v0x7fb1e0333ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0333cd0_0 .net *"_ivl_2", 31 0, L_0x7fb1e0670e10;  1 drivers
S_0x7fb1e0333650 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e03333e0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0333810 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0333990_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0333a30_0 .net "in", 31 0, v0x7fb1e061cf50_0;  alias, 1 drivers
v0x7fb1e0333ad0_0 .var "in_reg", 31 0;
v0x7fb1e0333b60_0 .net "out", 31 0, v0x7fb1e0333ad0_0;  alias, 1 drivers
v0x7fb1e0333bf0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0333d90 .scope generate, "genblk3[2]" "genblk3[2]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0333f60 .param/l "j" 0 3 70, +C4<010>;
L_0x7fb1e06710f0 .functor BUFZ 32, v0x7fb1e0334480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0334680_0 .net *"_ivl_2", 31 0, L_0x7fb1e06710f0;  1 drivers
S_0x7fb1e0334000 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e0333d90;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e03341c0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0334340_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03343e0_0 .net "in", 31 0, v0x7fb1e0306930_0;  alias, 1 drivers
v0x7fb1e0334480_0 .var "in_reg", 31 0;
v0x7fb1e0334510_0 .net "out", 31 0, v0x7fb1e0334480_0;  alias, 1 drivers
v0x7fb1e03345a0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0334740 .scope generate, "genblk3[3]" "genblk3[3]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0334910 .param/l "j" 0 3 70, +C4<011>;
L_0x7fb1e0671420 .functor BUFZ 32, v0x7fb1e0334e30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0335030_0 .net *"_ivl_2", 31 0, L_0x7fb1e0671420;  1 drivers
S_0x7fb1e03349b0 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e0334740;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0334b70 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0334cf0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0334d90_0 .net "in", 31 0, v0x7fb1e030b920_0;  alias, 1 drivers
v0x7fb1e0334e30_0 .var "in_reg", 31 0;
v0x7fb1e0334ec0_0 .net "out", 31 0, v0x7fb1e0334e30_0;  alias, 1 drivers
v0x7fb1e0334f50_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e03350f0 .scope generate, "genblk3[4]" "genblk3[4]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e03352c0 .param/l "j" 0 3 70, +C4<0100>;
L_0x7fb1e0671700 .functor BUFZ 32, v0x7fb1e03357e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e03359e0_0 .net *"_ivl_2", 31 0, L_0x7fb1e0671700;  1 drivers
S_0x7fb1e0335360 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e03350f0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0335520 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03356a0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0335740_0 .net "in", 31 0, v0x7fb1e0310930_0;  alias, 1 drivers
v0x7fb1e03357e0_0 .var "in_reg", 31 0;
v0x7fb1e0335870_0 .net "out", 31 0, v0x7fb1e03357e0_0;  alias, 1 drivers
v0x7fb1e0335900_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0335aa0 .scope generate, "genblk3[5]" "genblk3[5]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0335c70 .param/l "j" 0 3 70, +C4<0101>;
L_0x7fb1e06719d0 .functor BUFZ 32, v0x7fb1e0336190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0336390_0 .net *"_ivl_2", 31 0, L_0x7fb1e06719d0;  1 drivers
S_0x7fb1e0335d10 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e0335aa0;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0335ed0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0336050_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e03360f0_0 .net "in", 31 0, v0x7fb1e03258b0_0;  alias, 1 drivers
v0x7fb1e0336190_0 .var "in_reg", 31 0;
v0x7fb1e0336220_0 .net "out", 31 0, v0x7fb1e0336190_0;  alias, 1 drivers
v0x7fb1e03362b0_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0336450 .scope generate, "genblk3[6]" "genblk3[6]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0336620 .param/l "j" 0 3 70, +C4<0110>;
L_0x7fb1e0671c90 .functor BUFZ 32, v0x7fb1e0336b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e0336d40_0 .net *"_ivl_2", 31 0, L_0x7fb1e0671c90;  1 drivers
S_0x7fb1e03366c0 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e0336450;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0336880 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e0336a00_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0336aa0_0 .net "in", 31 0, v0x7fb1e032a910_0;  alias, 1 drivers
v0x7fb1e0336b40_0 .var "in_reg", 31 0;
v0x7fb1e0336bd0_0 .net "out", 31 0, v0x7fb1e0336b40_0;  alias, 1 drivers
v0x7fb1e0336c60_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e0336e00 .scope generate, "genblk3[7]" "genblk3[7]" 3 70, 3 70 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0336fd0 .param/l "j" 0 3 70, +C4<0111>;
L_0x7fb1e0671e00 .functor BUFZ 32, v0x7fb1e03374f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb1e03376f0_0 .net *"_ivl_2", 31 0, L_0x7fb1e0671e00;  1 drivers
S_0x7fb1e0337070 .scope module, "buffer_res" "buffer" 3 76, 4 3 0, S_0x7fb1e0336e00;
 .timescale -7 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fb1e0337230 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v0x7fb1e03373b0_0 .net "clk", 0 0, v0x7fb1e033a7b0_0;  alias, 1 drivers
v0x7fb1e0337450_0 .net "in", 31 0, v0x7fb1e032f900_0;  alias, 1 drivers
v0x7fb1e03374f0_0 .var "in_reg", 31 0;
v0x7fb1e0337580_0 .net "out", 31 0, v0x7fb1e03374f0_0;  alias, 1 drivers
v0x7fb1e0337610_0 .net "reset", 0 0, v0x7fb1e033a8f0_0;  alias, 1 drivers
S_0x7fb1e03377b0 .scope generate, "genblk4[0]" "genblk4[0]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0337a80 .param/l "i" 0 3 84, +C4<00>;
S_0x7fb1e0337b00 .scope generate, "genblk4[1]" "genblk4[1]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0337c70 .param/l "i" 0 3 84, +C4<01>;
S_0x7fb1e0337cf0 .scope generate, "genblk4[2]" "genblk4[2]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0337eb0 .param/l "i" 0 3 84, +C4<010>;
S_0x7fb1e0337f40 .scope generate, "genblk4[3]" "genblk4[3]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0338100 .param/l "i" 0 3 84, +C4<011>;
S_0x7fb1e03381a0 .scope generate, "genblk4[4]" "genblk4[4]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0338360 .param/l "i" 0 3 84, +C4<0100>;
S_0x7fb1e0338400 .scope generate, "genblk4[5]" "genblk4[5]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e03385c0 .param/l "i" 0 3 84, +C4<0101>;
S_0x7fb1e0338660 .scope generate, "genblk4[6]" "genblk4[6]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0338820 .param/l "i" 0 3 84, +C4<0110>;
S_0x7fb1e03388c0 .scope generate, "genblk4[7]" "genblk4[7]" 3 84, 3 84 0, S_0x7fb1df2f59a0;
 .timescale -7 -9;
P_0x7fb1e0338a80 .param/l "i" 0 3 84, +C4<0111>;
    .scope S_0x7fb1df2f85a0;
T_0 ;
    %wait E_0x7fb1df2f8900;
    %load/vec4 v0x7fb1df2f8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1df2f8a90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb1df2f89f0_0;
    %assign/vec4 v0x7fb1df2f8a90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb1df2f7e90;
T_1 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1df2f84b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1df2f8390_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb1df2f8300_0;
    %assign/vec4 v0x7fb1df2f8390_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb1df2f65a0;
T_2 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1df2f6bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1df2f6aa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb1df2f6a00_0;
    %assign/vec4 v0x7fb1df2f6aa0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb1df2f6cc0;
T_3 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1df2f7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1df2f7150_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb1df2f70c0_0;
    %assign/vec4 v0x7fb1df2f7150_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb1df2fd5a0;
T_4 ;
    %wait E_0x7fb1df2fd900;
    %load/vec4 v0x7fb1df2fdbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1df2fda90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb1df2fd9f0_0;
    %assign/vec4 v0x7fb1df2fda90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb1df2fcf10;
T_5 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1df2fd4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1df2fd390_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb1df2fd2f0_0;
    %assign/vec4 v0x7fb1df2fd390_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb1df2fb650;
T_6 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1df2fbc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1df2fbaf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb1df2fba50_0;
    %assign/vec4 v0x7fb1df2fbaf0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb1df2fbd60;
T_7 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1df2fc300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1df2fc1e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb1df2fc140_0;
    %assign/vec4 v0x7fb1df2fc1e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb1e05066b0;
T_8 ;
    %wait E_0x7fb1e0506a10;
    %load/vec4 v0x7fb1e0506cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0506ba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb1e0506b00_0;
    %assign/vec4 v0x7fb1e0506ba0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb1e0506020;
T_9 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05065c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05064a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb1e0506400_0;
    %assign/vec4 v0x7fb1e05064a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb1e0504700;
T_10 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0504db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0504c90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fb1e0504c00_0;
    %assign/vec4 v0x7fb1e0504c90_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb1e0504ec0;
T_11 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0505410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05052f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fb1e0505250_0;
    %assign/vec4 v0x7fb1e05052f0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb1e050b6c0;
T_12 ;
    %wait E_0x7fb1e050ba20;
    %load/vec4 v0x7fb1e050bcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e050bbb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb1e050bb10_0;
    %assign/vec4 v0x7fb1e050bbb0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb1e050b030;
T_13 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e050b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e050b4b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fb1e050b410_0;
    %assign/vec4 v0x7fb1e050b4b0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb1e05097d0;
T_14 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0509d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0509c70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fb1e0509bd0_0;
    %assign/vec4 v0x7fb1e0509c70_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb1e0509e80;
T_15 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e050a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e050a300_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fb1e050a260_0;
    %assign/vec4 v0x7fb1e050a300_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb1e05107d0;
T_16 ;
    %wait E_0x7fb1e0510b30;
    %load/vec4 v0x7fb1e0510de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0510cc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fb1e0510c20_0;
    %assign/vec4 v0x7fb1e0510cc0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb1e0510140;
T_17 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05106e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05105c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fb1e0510520_0;
    %assign/vec4 v0x7fb1e05105c0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb1e050e780;
T_18 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e050ee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e050ed60_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fb1e0504b00_0;
    %assign/vec4 v0x7fb1e050ed60_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fb1e050f010;
T_19 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e050f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e050f410_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fb1e050f370_0;
    %assign/vec4 v0x7fb1e050f410_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fb1e0515780;
T_20 ;
    %wait E_0x7fb1e0515ae0;
    %load/vec4 v0x7fb1e0515d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0515c70_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fb1e0515bd0_0;
    %assign/vec4 v0x7fb1e0515c70_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fb1e05150f0;
T_21 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0515690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0515570_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fb1e05154d0_0;
    %assign/vec4 v0x7fb1e0515570_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb1e0513890;
T_22 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0513e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0513d30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fb1e0513c90_0;
    %assign/vec4 v0x7fb1e0513d30_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fb1e0513f40;
T_23 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05144e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05143c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fb1e0514320_0;
    %assign/vec4 v0x7fb1e05143c0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fb1e051a7f0;
T_24 ;
    %wait E_0x7fb1e051ab50;
    %load/vec4 v0x7fb1e051ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e051ace0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fb1e051ac40_0;
    %assign/vec4 v0x7fb1e051ace0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb1e051a160;
T_25 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e051a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e051a5e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fb1e051a540_0;
    %assign/vec4 v0x7fb1e051a5e0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb1e0518900;
T_26 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0518ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0518da0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fb1e0518d00_0;
    %assign/vec4 v0x7fb1e0518da0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fb1e0518fb0;
T_27 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0519550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0519430_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fb1e0519390_0;
    %assign/vec4 v0x7fb1e0519430_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb1e051f760;
T_28 ;
    %wait E_0x7fb1e051fac0;
    %load/vec4 v0x7fb1e051fd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e051fc50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fb1e051fbb0_0;
    %assign/vec4 v0x7fb1e051fc50_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fb1e051f0d0;
T_29 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e051f670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e051f550_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fb1e051f4b0_0;
    %assign/vec4 v0x7fb1e051f550_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fb1e051d870;
T_30 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e051de30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e051dd10_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fb1e051dc70_0;
    %assign/vec4 v0x7fb1e051dd10_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fb1e051df20;
T_31 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e051e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e051e3a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fb1e051e300_0;
    %assign/vec4 v0x7fb1e051e3a0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fb1e0524840;
T_32 ;
    %wait E_0x7fb1e0524ba0;
    %load/vec4 v0x7fb1e0524e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0524d30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fb1e0524c90_0;
    %assign/vec4 v0x7fb1e0524d30_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fb1e05241b0;
T_33 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0524750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0524630_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7fb1e0524590_0;
    %assign/vec4 v0x7fb1e0524630_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fb1e0522a50;
T_34 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0522e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e050ec00_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fb1e050eb60_0;
    %assign/vec4 v0x7fb1e050ec00_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fb1e05230e0;
T_35 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05235a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0523480_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fb1e05233e0_0;
    %assign/vec4 v0x7fb1e0523480_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fb1e0529850;
T_36 ;
    %wait E_0x7fb1e0529bb0;
    %load/vec4 v0x7fb1e0529e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0529d40_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fb1e0529ca0_0;
    %assign/vec4 v0x7fb1e0529d40_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fb1e05291c0;
T_37 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0529760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0529640_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fb1e05295a0_0;
    %assign/vec4 v0x7fb1e0529640_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fb1e0527960;
T_38 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0527f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0527e00_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fb1e0527d60_0;
    %assign/vec4 v0x7fb1e0527e00_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fb1e0528010;
T_39 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05285b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0528490_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fb1e05283f0_0;
    %assign/vec4 v0x7fb1e0528490_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fb1e052e800;
T_40 ;
    %wait E_0x7fb1e052eb60;
    %load/vec4 v0x7fb1e052ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e052ecf0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fb1e052ec50_0;
    %assign/vec4 v0x7fb1e052ecf0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb1e052e170;
T_41 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e052e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e052e5f0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x7fb1e052e550_0;
    %assign/vec4 v0x7fb1e052e5f0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fb1e052c910;
T_42 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e052ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e052cdb0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fb1e052cd10_0;
    %assign/vec4 v0x7fb1e052cdb0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fb1e052cfc0;
T_43 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e052d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e052d440_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x7fb1e052d3a0_0;
    %assign/vec4 v0x7fb1e052d440_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7fb1e05335a0;
T_44 ;
    %wait E_0x7fb1e0533900;
    %load/vec4 v0x7fb1e0533bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0533a90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x7fb1e05339f0_0;
    %assign/vec4 v0x7fb1e0533a90_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7fb1e0532f10;
T_45 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05334b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0533390_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7fb1e05332f0_0;
    %assign/vec4 v0x7fb1e0533390_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fb1e05316b0;
T_46 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0531c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0531b50_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x7fb1e0531ab0_0;
    %assign/vec4 v0x7fb1e0531b50_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7fb1e0531d60;
T_47 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0532300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05321e0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x7fb1e0532140_0;
    %assign/vec4 v0x7fb1e05321e0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fb1e0538560;
T_48 ;
    %wait E_0x7fb1e05388c0;
    %load/vec4 v0x7fb1e0538b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0538a50_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7fb1e05389b0_0;
    %assign/vec4 v0x7fb1e0538a50_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7fb1e0537ed0;
T_49 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0538470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0538350_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x7fb1e05382b0_0;
    %assign/vec4 v0x7fb1e0538350_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fb1e0536690;
T_50 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0536c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0536b10_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x7fb1e0536a70_0;
    %assign/vec4 v0x7fb1e0536b10_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7fb1e0536d20;
T_51 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05372c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05371a0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x7fb1e0537100_0;
    %assign/vec4 v0x7fb1e05371a0_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fb1e053d500;
T_52 ;
    %wait E_0x7fb1e053d860;
    %load/vec4 v0x7fb1e053db10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e053d9f0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x7fb1e053d950_0;
    %assign/vec4 v0x7fb1e053d9f0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fb1e053ce70;
T_53 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e053d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e053d2f0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x7fb1e053d250_0;
    %assign/vec4 v0x7fb1e053d2f0_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fb1e053b610;
T_54 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e053bbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e053bab0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x7fb1e053ba10_0;
    %assign/vec4 v0x7fb1e053bab0_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fb1e053bcc0;
T_55 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e053c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e053c140_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x7fb1e053c0a0_0;
    %assign/vec4 v0x7fb1e053c140_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fb1e05424a0;
T_56 ;
    %wait E_0x7fb1e0542800;
    %load/vec4 v0x7fb1e0542ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0542990_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x7fb1e05428f0_0;
    %assign/vec4 v0x7fb1e0542990_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7fb1e0541e10;
T_57 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05423b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0542290_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x7fb1e05421f0_0;
    %assign/vec4 v0x7fb1e0542290_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7fb1e05405b0;
T_58 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0540b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0540a50_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x7fb1e05409b0_0;
    %assign/vec4 v0x7fb1e0540a50_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7fb1e0540c60;
T_59 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0541200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05410e0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x7fb1e0541040_0;
    %assign/vec4 v0x7fb1e05410e0_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fb1e0547440;
T_60 ;
    %wait E_0x7fb1e05477a0;
    %load/vec4 v0x7fb1e0547a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0547930_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x7fb1e0547890_0;
    %assign/vec4 v0x7fb1e0547930_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fb1e0546db0;
T_61 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0547350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0547230_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x7fb1e0547190_0;
    %assign/vec4 v0x7fb1e0547230_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7fb1e0545550;
T_62 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0545b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05459f0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x7fb1e0545950_0;
    %assign/vec4 v0x7fb1e05459f0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7fb1e0545c00;
T_63 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05461a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0546080_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x7fb1e0545fe0_0;
    %assign/vec4 v0x7fb1e0546080_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fb1e054c460;
T_64 ;
    %wait E_0x7fb1e054c7c0;
    %load/vec4 v0x7fb1e054ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e054c950_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x7fb1e054c8b0_0;
    %assign/vec4 v0x7fb1e054c950_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fb1e054bdd0;
T_65 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e054c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e054c250_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x7fb1e054c1b0_0;
    %assign/vec4 v0x7fb1e054c250_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7fb1e054a770;
T_66 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e054ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e054ac10_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x7fb1e054ab70_0;
    %assign/vec4 v0x7fb1e054ac10_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7fb1e0522f00;
T_67 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e054b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e054b0a0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x7fb1e054b010_0;
    %assign/vec4 v0x7fb1e054b0a0_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7fb1e05514f0;
T_68 ;
    %wait E_0x7fb1e0551850;
    %load/vec4 v0x7fb1e0551b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05519e0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x7fb1e0551940_0;
    %assign/vec4 v0x7fb1e05519e0_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fb1e0550e60;
T_69 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0551400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05512e0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x7fb1e0551240_0;
    %assign/vec4 v0x7fb1e05512e0_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7fb1e054f600;
T_70 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e054fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e054faa0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x7fb1e054fa00_0;
    %assign/vec4 v0x7fb1e054faa0_0, 0;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7fb1e054fcb0;
T_71 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0550250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0550130_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x7fb1e0550090_0;
    %assign/vec4 v0x7fb1e0550130_0, 0;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fb1e05564a0;
T_72 ;
    %wait E_0x7fb1e0556800;
    %load/vec4 v0x7fb1e0556ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0556990_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x7fb1e05568f0_0;
    %assign/vec4 v0x7fb1e0556990_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7fb1e0555e10;
T_73 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05563b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0556290_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x7fb1e05561f0_0;
    %assign/vec4 v0x7fb1e0556290_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7fb1e05545b0;
T_74 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0554b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0554a50_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x7fb1e05549b0_0;
    %assign/vec4 v0x7fb1e0554a50_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7fb1e0554c60;
T_75 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0555200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05550e0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x7fb1e0555040_0;
    %assign/vec4 v0x7fb1e05550e0_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7fb1e055b440;
T_76 ;
    %wait E_0x7fb1e055b7a0;
    %load/vec4 v0x7fb1e055ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e055b930_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x7fb1e055b890_0;
    %assign/vec4 v0x7fb1e055b930_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fb1e055adb0;
T_77 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e055b350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e055b230_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x7fb1e055b190_0;
    %assign/vec4 v0x7fb1e055b230_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x7fb1e0559550;
T_78 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0559b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05599f0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x7fb1e0559950_0;
    %assign/vec4 v0x7fb1e05599f0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7fb1e0559c00;
T_79 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e055a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e055a080_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x7fb1e0559fe0_0;
    %assign/vec4 v0x7fb1e055a080_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7fb1e0560400;
T_80 ;
    %wait E_0x7fb1e0560760;
    %load/vec4 v0x7fb1e0560a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05608f0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x7fb1e0560850_0;
    %assign/vec4 v0x7fb1e05608f0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x7fb1e055fd70;
T_81 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0560310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05601f0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x7fb1e0560150_0;
    %assign/vec4 v0x7fb1e05601f0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7fb1e055e530;
T_82 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e055ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e055e9b0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x7fb1e055e910_0;
    %assign/vec4 v0x7fb1e055e9b0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x7fb1e055ebc0;
T_83 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e055f160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e055f040_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x7fb1e055efa0_0;
    %assign/vec4 v0x7fb1e055f040_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7fb1e05653a0;
T_84 ;
    %wait E_0x7fb1e0565700;
    %load/vec4 v0x7fb1e05659b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0565890_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x7fb1e05657f0_0;
    %assign/vec4 v0x7fb1e0565890_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7fb1e0564d10;
T_85 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05652b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0565190_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x7fb1e05650f0_0;
    %assign/vec4 v0x7fb1e0565190_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x7fb1e05634b0;
T_86 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0563a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0563950_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x7fb1e05638b0_0;
    %assign/vec4 v0x7fb1e0563950_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x7fb1e0563b60;
T_87 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0564100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0563fe0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x7fb1e0563f40_0;
    %assign/vec4 v0x7fb1e0563fe0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7fb1e056a340;
T_88 ;
    %wait E_0x7fb1e056a6a0;
    %load/vec4 v0x7fb1e056a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e056a830_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x7fb1e056a790_0;
    %assign/vec4 v0x7fb1e056a830_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7fb1e0569cb0;
T_89 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e056a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e056a130_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x7fb1e056a090_0;
    %assign/vec4 v0x7fb1e056a130_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x7fb1e0568450;
T_90 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0568a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05688f0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x7fb1e0568850_0;
    %assign/vec4 v0x7fb1e05688f0_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x7fb1e0568b00;
T_91 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05690a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0568f80_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x7fb1e0568ee0_0;
    %assign/vec4 v0x7fb1e0568f80_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7fb1e056f2e0;
T_92 ;
    %wait E_0x7fb1e056f640;
    %load/vec4 v0x7fb1e056f8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e056f7d0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x7fb1e056f730_0;
    %assign/vec4 v0x7fb1e056f7d0_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x7fb1e056ec50;
T_93 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e056f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e056f0d0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x7fb1e056f030_0;
    %assign/vec4 v0x7fb1e056f0d0_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x7fb1e056d3f0;
T_94 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e056d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e056d890_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x7fb1e056d7f0_0;
    %assign/vec4 v0x7fb1e056d890_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x7fb1e056daa0;
T_95 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e056e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e056df20_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x7fb1e056de80_0;
    %assign/vec4 v0x7fb1e056df20_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7fb1e05744f0;
T_96 ;
    %wait E_0x7fb1e0574850;
    %load/vec4 v0x7fb1e0574b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05749e0_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x7fb1e0574940_0;
    %assign/vec4 v0x7fb1e05749e0_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7fb1e0573e60;
T_97 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0574400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05742e0_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x7fb1e0574240_0;
    %assign/vec4 v0x7fb1e05742e0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x7fb1e0572600;
T_98 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0572bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0572aa0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x7fb1e0572a00_0;
    %assign/vec4 v0x7fb1e0572aa0_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x7fb1e0572cb0;
T_99 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0573250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0573130_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x7fb1e0573090_0;
    %assign/vec4 v0x7fb1e0573130_0, 0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x7fb1e0579480;
T_100 ;
    %wait E_0x7fb1e05797e0;
    %load/vec4 v0x7fb1e0579a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0579970_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x7fb1e05798d0_0;
    %assign/vec4 v0x7fb1e0579970_0, 0;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7fb1e0578df0;
T_101 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0579390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0579270_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x7fb1e05791d0_0;
    %assign/vec4 v0x7fb1e0579270_0, 0;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x7fb1e0577590;
T_102 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0577b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0577a30_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x7fb1e0577990_0;
    %assign/vec4 v0x7fb1e0577a30_0, 0;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x7fb1e0577c40;
T_103 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05781e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05780c0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x7fb1e0578020_0;
    %assign/vec4 v0x7fb1e05780c0_0, 0;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x7fb1e057e430;
T_104 ;
    %wait E_0x7fb1e057e790;
    %load/vec4 v0x7fb1e057ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e057e920_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x7fb1e057e880_0;
    %assign/vec4 v0x7fb1e057e920_0, 0;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x7fb1e057dda0;
T_105 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e057e340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e057e220_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x7fb1e057e180_0;
    %assign/vec4 v0x7fb1e057e220_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x7fb1e057c540;
T_106 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e057cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e057c9e0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x7fb1e057c940_0;
    %assign/vec4 v0x7fb1e057c9e0_0, 0;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x7fb1e057cbf0;
T_107 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e057d190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e057d070_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x7fb1e057cfd0_0;
    %assign/vec4 v0x7fb1e057d070_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x7fb1e05833d0;
T_108 ;
    %wait E_0x7fb1e0583730;
    %load/vec4 v0x7fb1e05839e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05838c0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x7fb1e0583820_0;
    %assign/vec4 v0x7fb1e05838c0_0, 0;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x7fb1e0582d40;
T_109 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05832e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05831c0_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x7fb1e0583120_0;
    %assign/vec4 v0x7fb1e05831c0_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x7fb1e05814e0;
T_110 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0581aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0581980_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x7fb1e05818e0_0;
    %assign/vec4 v0x7fb1e0581980_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x7fb1e0581b90;
T_111 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0582130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0582010_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x7fb1e0581f70_0;
    %assign/vec4 v0x7fb1e0582010_0, 0;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x7fb1e0588390;
T_112 ;
    %wait E_0x7fb1e05886f0;
    %load/vec4 v0x7fb1e05889a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0588880_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x7fb1e05887e0_0;
    %assign/vec4 v0x7fb1e0588880_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x7fb1e0587d00;
T_113 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05882a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0588180_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x7fb1e05880e0_0;
    %assign/vec4 v0x7fb1e0588180_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x7fb1e05864c0;
T_114 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0586a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0586940_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x7fb1e05868a0_0;
    %assign/vec4 v0x7fb1e0586940_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x7fb1e0586b50;
T_115 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05870f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0586fd0_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x7fb1e0586f30_0;
    %assign/vec4 v0x7fb1e0586fd0_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x7fb1e058d330;
T_116 ;
    %wait E_0x7fb1e058d690;
    %load/vec4 v0x7fb1e058d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e058d820_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x7fb1e058d780_0;
    %assign/vec4 v0x7fb1e058d820_0, 0;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x7fb1e058cca0;
T_117 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e058d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e058d120_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x7fb1e058d080_0;
    %assign/vec4 v0x7fb1e058d120_0, 0;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x7fb1e058b440;
T_118 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e058ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e058b8e0_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x7fb1e058b840_0;
    %assign/vec4 v0x7fb1e058b8e0_0, 0;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x7fb1e058baf0;
T_119 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e058c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e058bf70_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v0x7fb1e058bed0_0;
    %assign/vec4 v0x7fb1e058bf70_0, 0;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x7fb1e05922d0;
T_120 ;
    %wait E_0x7fb1e0592630;
    %load/vec4 v0x7fb1e05928e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05927c0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x7fb1e0592720_0;
    %assign/vec4 v0x7fb1e05927c0_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x7fb1e0591c40;
T_121 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05921e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05920c0_0, 0;
    %jmp T_121.1;
T_121.0 ;
    %load/vec4 v0x7fb1e0592020_0;
    %assign/vec4 v0x7fb1e05920c0_0, 0;
T_121.1 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x7fb1e05903e0;
T_122 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05909a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0590880_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v0x7fb1e05907e0_0;
    %assign/vec4 v0x7fb1e0590880_0, 0;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_0x7fb1e0590a90;
T_123 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0591030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0590f10_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x7fb1e0590e70_0;
    %assign/vec4 v0x7fb1e0590f10_0, 0;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x7fb1e0597270;
T_124 ;
    %wait E_0x7fb1e05975d0;
    %load/vec4 v0x7fb1e0597880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0597760_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x7fb1e05976c0_0;
    %assign/vec4 v0x7fb1e0597760_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x7fb1e0596be0;
T_125 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0597180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0597060_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x7fb1e0596fc0_0;
    %assign/vec4 v0x7fb1e0597060_0, 0;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x7fb1e0595380;
T_126 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0595940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0595820_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x7fb1e0595780_0;
    %assign/vec4 v0x7fb1e0595820_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x7fb1e0595a30;
T_127 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0595fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0595eb0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x7fb1e0595e10_0;
    %assign/vec4 v0x7fb1e0595eb0_0, 0;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x7fb1e059c4a0;
T_128 ;
    %wait E_0x7fb1e059c800;
    %load/vec4 v0x7fb1e059cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e059c990_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x7fb1e059c8f0_0;
    %assign/vec4 v0x7fb1e059c990_0, 0;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x7fb1e059be10;
T_129 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e059c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e059c290_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x7fb1e059c1f0_0;
    %assign/vec4 v0x7fb1e059c290_0, 0;
T_129.1 ;
    %jmp T_129;
    .thread T_129;
    .scope S_0x7fb1e059a5b0;
T_130 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e059ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e059aa50_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v0x7fb1e059a9b0_0;
    %assign/vec4 v0x7fb1e059aa50_0, 0;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0x7fb1e059ac60;
T_131 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e059b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e059b0e0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x7fb1e059b040_0;
    %assign/vec4 v0x7fb1e059b0e0_0, 0;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x7fb1e05a1230;
T_132 ;
    %wait E_0x7fb1e05a1590;
    %load/vec4 v0x7fb1e05a1840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_132.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05a1720_0, 0;
    %jmp T_132.1;
T_132.0 ;
    %load/vec4 v0x7fb1e05a1680_0;
    %assign/vec4 v0x7fb1e05a1720_0, 0;
T_132.1 ;
    %jmp T_132;
    .thread T_132;
    .scope S_0x7fb1e05a0ba0;
T_133 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05a1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05a1020_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x7fb1e05a0f80_0;
    %assign/vec4 v0x7fb1e05a1020_0, 0;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x7fb1e059f340;
T_134 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e059f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e059f7e0_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x7fb1e059f740_0;
    %assign/vec4 v0x7fb1e059f7e0_0, 0;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x7fb1e059f9f0;
T_135 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e059ff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e059fe70_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x7fb1e059fdd0_0;
    %assign/vec4 v0x7fb1e059fe70_0, 0;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x7fb1e05a61e0;
T_136 ;
    %wait E_0x7fb1e05a6540;
    %load/vec4 v0x7fb1e05a67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05a66d0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x7fb1e05a6630_0;
    %assign/vec4 v0x7fb1e05a66d0_0, 0;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x7fb1e05a5b50;
T_137 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05a60f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05a5fd0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x7fb1e05a5f30_0;
    %assign/vec4 v0x7fb1e05a5fd0_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x7fb1e05a42f0;
T_138 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05a48b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05a4790_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x7fb1e05a46f0_0;
    %assign/vec4 v0x7fb1e05a4790_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x7fb1e05a49a0;
T_139 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05a4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05a4e20_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x7fb1e05a4d80_0;
    %assign/vec4 v0x7fb1e05a4e20_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x7fb1e05ab180;
T_140 ;
    %wait E_0x7fb1e05ab4e0;
    %load/vec4 v0x7fb1e05ab790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ab670_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x7fb1e05ab5d0_0;
    %assign/vec4 v0x7fb1e05ab670_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x7fb1e05aaaf0;
T_141 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05ab090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05aaf70_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x7fb1e05aaed0_0;
    %assign/vec4 v0x7fb1e05aaf70_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x7fb1e05a9290;
T_142 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05a9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05a9730_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x7fb1e05a9690_0;
    %assign/vec4 v0x7fb1e05a9730_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x7fb1e05a9940;
T_143 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05a9ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05a9dc0_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x7fb1e05a9d20_0;
    %assign/vec4 v0x7fb1e05a9dc0_0, 0;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x7fb1e05b0140;
T_144 ;
    %wait E_0x7fb1e05b04a0;
    %load/vec4 v0x7fb1e05b0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05b0630_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x7fb1e05b0590_0;
    %assign/vec4 v0x7fb1e05b0630_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x7fb1e05afab0;
T_145 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05b0050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05aff30_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x7fb1e05afe90_0;
    %assign/vec4 v0x7fb1e05aff30_0, 0;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x7fb1e05ae270;
T_146 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05ae810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ae6f0_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x7fb1e05ae650_0;
    %assign/vec4 v0x7fb1e05ae6f0_0, 0;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x7fb1e05ae900;
T_147 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05aeea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05aed80_0, 0;
    %jmp T_147.1;
T_147.0 ;
    %load/vec4 v0x7fb1e05aece0_0;
    %assign/vec4 v0x7fb1e05aed80_0, 0;
T_147.1 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x7fb1e05b50e0;
T_148 ;
    %wait E_0x7fb1e05b5440;
    %load/vec4 v0x7fb1e05b56f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05b55d0_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x7fb1e05b5530_0;
    %assign/vec4 v0x7fb1e05b55d0_0, 0;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x7fb1e05b4a50;
T_149 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05b4ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05b4ed0_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x7fb1e05b4e30_0;
    %assign/vec4 v0x7fb1e05b4ed0_0, 0;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x7fb1e05b31f0;
T_150 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05b37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05b3690_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x7fb1e05b35f0_0;
    %assign/vec4 v0x7fb1e05b3690_0, 0;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x7fb1e05b38a0;
T_151 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05b3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05b3d20_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x7fb1e05b3c80_0;
    %assign/vec4 v0x7fb1e05b3d20_0, 0;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x7fb1e05ba080;
T_152 ;
    %wait E_0x7fb1e05ba3e0;
    %load/vec4 v0x7fb1e05ba690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ba570_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x7fb1e05ba4d0_0;
    %assign/vec4 v0x7fb1e05ba570_0, 0;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x7fb1e05b99f0;
T_153 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05b9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05b9e70_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x7fb1e05b9dd0_0;
    %assign/vec4 v0x7fb1e05b9e70_0, 0;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x7fb1e05b8190;
T_154 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05b8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05b8630_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x7fb1e05b8590_0;
    %assign/vec4 v0x7fb1e05b8630_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x7fb1e05b8840;
T_155 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05b8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05b8cc0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x7fb1e05b8c20_0;
    %assign/vec4 v0x7fb1e05b8cc0_0, 0;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x7fb1e05bf020;
T_156 ;
    %wait E_0x7fb1e05bf380;
    %load/vec4 v0x7fb1e05bf630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05bf510_0, 0;
    %jmp T_156.1;
T_156.0 ;
    %load/vec4 v0x7fb1e05bf470_0;
    %assign/vec4 v0x7fb1e05bf510_0, 0;
T_156.1 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x7fb1e05be990;
T_157 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05bef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05bee10_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x7fb1e05bed70_0;
    %assign/vec4 v0x7fb1e05bee10_0, 0;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x7fb1e05bd130;
T_158 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05bd6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05bd5d0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x7fb1e05bd530_0;
    %assign/vec4 v0x7fb1e05bd5d0_0, 0;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x7fb1e05bd7e0;
T_159 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05bdd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05bdc60_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x7fb1e05bdbc0_0;
    %assign/vec4 v0x7fb1e05bdc60_0, 0;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x7fb1e05c4230;
T_160 ;
    %wait E_0x7fb1e05c4590;
    %load/vec4 v0x7fb1e05c4840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05c4720_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x7fb1e05c4680_0;
    %assign/vec4 v0x7fb1e05c4720_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x7fb1e05c3ba0;
T_161 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05c4140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05c4020_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x7fb1e05c3f80_0;
    %assign/vec4 v0x7fb1e05c4020_0, 0;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x7fb1e05c2340;
T_162 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05c2900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05c27e0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x7fb1e05c2740_0;
    %assign/vec4 v0x7fb1e05c27e0_0, 0;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x7fb1e05c29f0;
T_163 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05c2f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05c2e70_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x7fb1e05c2dd0_0;
    %assign/vec4 v0x7fb1e05c2e70_0, 0;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x7fb1e05c91c0;
T_164 ;
    %wait E_0x7fb1e05c9520;
    %load/vec4 v0x7fb1e05c97d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05c96b0_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x7fb1e05c9610_0;
    %assign/vec4 v0x7fb1e05c96b0_0, 0;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x7fb1e05c8b30;
T_165 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05c90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05c8fb0_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x7fb1e05c8f10_0;
    %assign/vec4 v0x7fb1e05c8fb0_0, 0;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x7fb1e05c72d0;
T_166 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05c7890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05c7770_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x7fb1e05c76d0_0;
    %assign/vec4 v0x7fb1e05c7770_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x7fb1e05c7980;
T_167 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05c7f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05c7e00_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x7fb1e05c7d60_0;
    %assign/vec4 v0x7fb1e05c7e00_0, 0;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x7fb1e05ce170;
T_168 ;
    %wait E_0x7fb1e05ce4d0;
    %load/vec4 v0x7fb1e05ce780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ce660_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x7fb1e05ce5c0_0;
    %assign/vec4 v0x7fb1e05ce660_0, 0;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x7fb1e05cdae0;
T_169 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05ce080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05cdf60_0, 0;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x7fb1e05cdec0_0;
    %assign/vec4 v0x7fb1e05cdf60_0, 0;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x7fb1e05cc280;
T_170 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05cc840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05cc720_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x7fb1e05cc680_0;
    %assign/vec4 v0x7fb1e05cc720_0, 0;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x7fb1e05cc930;
T_171 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05cced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ccdb0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x7fb1e05ccd10_0;
    %assign/vec4 v0x7fb1e05ccdb0_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x7fb1e05d3110;
T_172 ;
    %wait E_0x7fb1e05d3470;
    %load/vec4 v0x7fb1e05d3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05d3600_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x7fb1e05d3560_0;
    %assign/vec4 v0x7fb1e05d3600_0, 0;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x7fb1e05d2a80;
T_173 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05d3020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05d2f00_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x7fb1e05d2e60_0;
    %assign/vec4 v0x7fb1e05d2f00_0, 0;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x7fb1e05d1220;
T_174 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05d17e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05d16c0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x7fb1e05d1620_0;
    %assign/vec4 v0x7fb1e05d16c0_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x7fb1e05d18d0;
T_175 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05d1e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05d1d50_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x7fb1e05d1cb0_0;
    %assign/vec4 v0x7fb1e05d1d50_0, 0;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x7fb1e05d80d0;
T_176 ;
    %wait E_0x7fb1e05d8430;
    %load/vec4 v0x7fb1e05d86e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05d85c0_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x7fb1e05d8520_0;
    %assign/vec4 v0x7fb1e05d85c0_0, 0;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x7fb1e05d7a40;
T_177 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05d7fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05d7ec0_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x7fb1e05d7e20_0;
    %assign/vec4 v0x7fb1e05d7ec0_0, 0;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x7fb1e05d6200;
T_178 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05d67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05d6680_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x7fb1e05d65e0_0;
    %assign/vec4 v0x7fb1e05d6680_0, 0;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x7fb1e05d6890;
T_179 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05d6e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05d6d10_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x7fb1e05d6c70_0;
    %assign/vec4 v0x7fb1e05d6d10_0, 0;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x7fb1e05dd070;
T_180 ;
    %wait E_0x7fb1e05dd3d0;
    %load/vec4 v0x7fb1e05dd680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05dd560_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x7fb1e05dd4c0_0;
    %assign/vec4 v0x7fb1e05dd560_0, 0;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x7fb1e05dc9e0;
T_181 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05dcf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05dce60_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x7fb1e05dcdc0_0;
    %assign/vec4 v0x7fb1e05dce60_0, 0;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x7fb1e05db180;
T_182 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05db740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05db620_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x7fb1e05db580_0;
    %assign/vec4 v0x7fb1e05db620_0, 0;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x7fb1e05db830;
T_183 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05dbdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05dbcb0_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x7fb1e05dbc10_0;
    %assign/vec4 v0x7fb1e05dbcb0_0, 0;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x7fb1e05e2010;
T_184 ;
    %wait E_0x7fb1e05e2370;
    %load/vec4 v0x7fb1e05e2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05e2500_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x7fb1e05e2460_0;
    %assign/vec4 v0x7fb1e05e2500_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x7fb1e05e1980;
T_185 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05e1f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05e1e00_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x7fb1e05e1d60_0;
    %assign/vec4 v0x7fb1e05e1e00_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x7fb1e05e0120;
T_186 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05e06e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05e05c0_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x7fb1e05e0520_0;
    %assign/vec4 v0x7fb1e05e05c0_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x7fb1e05e07d0;
T_187 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05e0d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05e0c50_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x7fb1e05e0bb0_0;
    %assign/vec4 v0x7fb1e05e0c50_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x7fb1e05e6fb0;
T_188 ;
    %wait E_0x7fb1e05e7310;
    %load/vec4 v0x7fb1e05e75c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05e74a0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x7fb1e05e7400_0;
    %assign/vec4 v0x7fb1e05e74a0_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x7fb1e05e6920;
T_189 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05e6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05e6da0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x7fb1e05e6d00_0;
    %assign/vec4 v0x7fb1e05e6da0_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x7fb1e05e50c0;
T_190 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05e5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05e5560_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x7fb1e05e54c0_0;
    %assign/vec4 v0x7fb1e05e5560_0, 0;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x7fb1e05e5770;
T_191 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05e5d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05e5bf0_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x7fb1e05e5b50_0;
    %assign/vec4 v0x7fb1e05e5bf0_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x7fb1e05ec1c0;
T_192 ;
    %wait E_0x7fb1e05ec520;
    %load/vec4 v0x7fb1e05ec7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ec6b0_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x7fb1e05ec610_0;
    %assign/vec4 v0x7fb1e05ec6b0_0, 0;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x7fb1e05ebb30;
T_193 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05ec0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05ebfb0_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x7fb1e05ebf10_0;
    %assign/vec4 v0x7fb1e05ebfb0_0, 0;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x7fb1e05ea2d0;
T_194 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05ea890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ea770_0, 0;
    %jmp T_194.1;
T_194.0 ;
    %load/vec4 v0x7fb1e05ea6d0_0;
    %assign/vec4 v0x7fb1e05ea770_0, 0;
T_194.1 ;
    %jmp T_194;
    .thread T_194;
    .scope S_0x7fb1e05ea980;
T_195 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05eaf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05eae00_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x7fb1e05ead60_0;
    %assign/vec4 v0x7fb1e05eae00_0, 0;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x7fb1e05f1150;
T_196 ;
    %wait E_0x7fb1e05f14b0;
    %load/vec4 v0x7fb1e05f1760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05f1640_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v0x7fb1e05f15a0_0;
    %assign/vec4 v0x7fb1e05f1640_0, 0;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_0x7fb1e05f0ac0;
T_197 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05f1060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05f0f40_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x7fb1e05f0ea0_0;
    %assign/vec4 v0x7fb1e05f0f40_0, 0;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x7fb1e05ef260;
T_198 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05ef820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05ef700_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x7fb1e05ef660_0;
    %assign/vec4 v0x7fb1e05ef700_0, 0;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x7fb1e05ef910;
T_199 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05efeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05efd90_0, 0;
    %jmp T_199.1;
T_199.0 ;
    %load/vec4 v0x7fb1e05efcf0_0;
    %assign/vec4 v0x7fb1e05efd90_0, 0;
T_199.1 ;
    %jmp T_199;
    .thread T_199;
    .scope S_0x7fb1e05f6100;
T_200 ;
    %wait E_0x7fb1e05f6460;
    %load/vec4 v0x7fb1e05f6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05f65f0_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x7fb1e05f6550_0;
    %assign/vec4 v0x7fb1e05f65f0_0, 0;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x7fb1e05f5a70;
T_201 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05f6010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05f5ef0_0, 0;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0x7fb1e05f5e50_0;
    %assign/vec4 v0x7fb1e05f5ef0_0, 0;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_0x7fb1e05f4210;
T_202 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05f47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05f46b0_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x7fb1e05f4610_0;
    %assign/vec4 v0x7fb1e05f46b0_0, 0;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x7fb1e05f48c0;
T_203 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05f4e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_203.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05f4d40_0, 0;
    %jmp T_203.1;
T_203.0 ;
    %load/vec4 v0x7fb1e05f4ca0_0;
    %assign/vec4 v0x7fb1e05f4d40_0, 0;
T_203.1 ;
    %jmp T_203;
    .thread T_203;
    .scope S_0x7fb1e05fb0a0;
T_204 ;
    %wait E_0x7fb1e05fb400;
    %load/vec4 v0x7fb1e05fb6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05fb590_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x7fb1e05fb4f0_0;
    %assign/vec4 v0x7fb1e05fb590_0, 0;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x7fb1e05faa10;
T_205 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05fafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05fae90_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x7fb1e05fadf0_0;
    %assign/vec4 v0x7fb1e05fae90_0, 0;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x7fb1e05f91b0;
T_206 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05f9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05f9650_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v0x7fb1e05f95b0_0;
    %assign/vec4 v0x7fb1e05f9650_0, 0;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_0x7fb1e05f9860;
T_207 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05f9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05f9ce0_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0x7fb1e05f9c40_0;
    %assign/vec4 v0x7fb1e05f9ce0_0, 0;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_0x7fb1e06040e0;
T_208 ;
    %wait E_0x7fb1e0604440;
    %load/vec4 v0x7fb1e06046f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e06045d0_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v0x7fb1e0604530_0;
    %assign/vec4 v0x7fb1e06045d0_0, 0;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_0x7fb1e05ff9d0;
T_209 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e05fff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e05ffe50_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v0x7fb1e05ffdb0_0;
    %assign/vec4 v0x7fb1e05ffe50_0, 0;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x7fb1e05fe190;
T_210 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05fe730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_210.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05fe610_0, 0;
    %jmp T_210.1;
T_210.0 ;
    %load/vec4 v0x7fb1e05fe570_0;
    %assign/vec4 v0x7fb1e05fe610_0, 0;
T_210.1 ;
    %jmp T_210;
    .thread T_210;
    .scope S_0x7fb1e05fe820;
T_211 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e05fedc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_211.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e05feca0_0, 0;
    %jmp T_211.1;
T_211.0 ;
    %load/vec4 v0x7fb1e05fec00_0;
    %assign/vec4 v0x7fb1e05feca0_0, 0;
T_211.1 ;
    %jmp T_211;
    .thread T_211;
    .scope S_0x7fb1e0609080;
T_212 ;
    %wait E_0x7fb1e06093e0;
    %load/vec4 v0x7fb1e0609690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0609570_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0x7fb1e06094d0_0;
    %assign/vec4 v0x7fb1e0609570_0, 0;
T_212.1 ;
    %jmp T_212;
    .thread T_212;
    .scope S_0x7fb1e06089f0;
T_213 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0608f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_213.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0608e70_0, 0;
    %jmp T_213.1;
T_213.0 ;
    %load/vec4 v0x7fb1e0608dd0_0;
    %assign/vec4 v0x7fb1e0608e70_0, 0;
T_213.1 ;
    %jmp T_213;
    .thread T_213;
    .scope S_0x7fb1e0607190;
T_214 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0607750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0607630_0, 0;
    %jmp T_214.1;
T_214.0 ;
    %load/vec4 v0x7fb1e0607590_0;
    %assign/vec4 v0x7fb1e0607630_0, 0;
T_214.1 ;
    %jmp T_214;
    .thread T_214;
    .scope S_0x7fb1e0607840;
T_215 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0607de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0607cc0_0, 0;
    %jmp T_215.1;
T_215.0 ;
    %load/vec4 v0x7fb1e0607c20_0;
    %assign/vec4 v0x7fb1e0607cc0_0, 0;
T_215.1 ;
    %jmp T_215;
    .thread T_215;
    .scope S_0x7fb1e060e020;
T_216 ;
    %wait E_0x7fb1e060e380;
    %load/vec4 v0x7fb1e060e630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e060e510_0, 0;
    %jmp T_216.1;
T_216.0 ;
    %load/vec4 v0x7fb1e060e470_0;
    %assign/vec4 v0x7fb1e060e510_0, 0;
T_216.1 ;
    %jmp T_216;
    .thread T_216;
    .scope S_0x7fb1e060d990;
T_217 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e060df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e060de10_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x7fb1e060dd70_0;
    %assign/vec4 v0x7fb1e060de10_0, 0;
T_217.1 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x7fb1e060c130;
T_218 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e060c6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e060c5d0_0, 0;
    %jmp T_218.1;
T_218.0 ;
    %load/vec4 v0x7fb1e060c530_0;
    %assign/vec4 v0x7fb1e060c5d0_0, 0;
T_218.1 ;
    %jmp T_218;
    .thread T_218;
    .scope S_0x7fb1e060c7e0;
T_219 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e060cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_219.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e060cc60_0, 0;
    %jmp T_219.1;
T_219.0 ;
    %load/vec4 v0x7fb1e060cbc0_0;
    %assign/vec4 v0x7fb1e060cc60_0, 0;
T_219.1 ;
    %jmp T_219;
    .thread T_219;
    .scope S_0x7fb1e0612fc0;
T_220 ;
    %wait E_0x7fb1e0613320;
    %load/vec4 v0x7fb1e06135d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_220.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e06134b0_0, 0;
    %jmp T_220.1;
T_220.0 ;
    %load/vec4 v0x7fb1e0613410_0;
    %assign/vec4 v0x7fb1e06134b0_0, 0;
T_220.1 ;
    %jmp T_220;
    .thread T_220;
    .scope S_0x7fb1e0612930;
T_221 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0612ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_221.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0612db0_0, 0;
    %jmp T_221.1;
T_221.0 ;
    %load/vec4 v0x7fb1e0612d10_0;
    %assign/vec4 v0x7fb1e0612db0_0, 0;
T_221.1 ;
    %jmp T_221;
    .thread T_221;
    .scope S_0x7fb1e06110d0;
T_222 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0611690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_222.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0611570_0, 0;
    %jmp T_222.1;
T_222.0 ;
    %load/vec4 v0x7fb1e06114d0_0;
    %assign/vec4 v0x7fb1e0611570_0, 0;
T_222.1 ;
    %jmp T_222;
    .thread T_222;
    .scope S_0x7fb1e0611780;
T_223 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0611d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_223.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0611c00_0, 0;
    %jmp T_223.1;
T_223.0 ;
    %load/vec4 v0x7fb1e0611b60_0;
    %assign/vec4 v0x7fb1e0611c00_0, 0;
T_223.1 ;
    %jmp T_223;
    .thread T_223;
    .scope S_0x7fb1e06181d0;
T_224 ;
    %wait E_0x7fb1e0618530;
    %load/vec4 v0x7fb1e06187e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_224.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e06186c0_0, 0;
    %jmp T_224.1;
T_224.0 ;
    %load/vec4 v0x7fb1e0618620_0;
    %assign/vec4 v0x7fb1e06186c0_0, 0;
T_224.1 ;
    %jmp T_224;
    .thread T_224;
    .scope S_0x7fb1e0617b40;
T_225 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e06180e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_225.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0617fc0_0, 0;
    %jmp T_225.1;
T_225.0 ;
    %load/vec4 v0x7fb1e0617f20_0;
    %assign/vec4 v0x7fb1e0617fc0_0, 0;
T_225.1 ;
    %jmp T_225;
    .thread T_225;
    .scope S_0x7fb1e06162e0;
T_226 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e06168a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_226.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0616780_0, 0;
    %jmp T_226.1;
T_226.0 ;
    %load/vec4 v0x7fb1e06166e0_0;
    %assign/vec4 v0x7fb1e0616780_0, 0;
T_226.1 ;
    %jmp T_226;
    .thread T_226;
    .scope S_0x7fb1e0616990;
T_227 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0616f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0616e10_0, 0;
    %jmp T_227.1;
T_227.0 ;
    %load/vec4 v0x7fb1e0616d70_0;
    %assign/vec4 v0x7fb1e0616e10_0, 0;
T_227.1 ;
    %jmp T_227;
    .thread T_227;
    .scope S_0x7fb1e061d160;
T_228 ;
    %wait E_0x7fb1e061d4c0;
    %load/vec4 v0x7fb1e061d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e061d650_0, 0;
    %jmp T_228.1;
T_228.0 ;
    %load/vec4 v0x7fb1e061d5b0_0;
    %assign/vec4 v0x7fb1e061d650_0, 0;
T_228.1 ;
    %jmp T_228;
    .thread T_228;
    .scope S_0x7fb1e061cad0;
T_229 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e061d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e061cf50_0, 0;
    %jmp T_229.1;
T_229.0 ;
    %load/vec4 v0x7fb1e061ceb0_0;
    %assign/vec4 v0x7fb1e061cf50_0, 0;
T_229.1 ;
    %jmp T_229;
    .thread T_229;
    .scope S_0x7fb1e061b270;
T_230 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e061b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e061b710_0, 0;
    %jmp T_230.1;
T_230.0 ;
    %load/vec4 v0x7fb1e061b670_0;
    %assign/vec4 v0x7fb1e061b710_0, 0;
T_230.1 ;
    %jmp T_230;
    .thread T_230;
    .scope S_0x7fb1e061b920;
T_231 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e061bec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e061bda0_0, 0;
    %jmp T_231.1;
T_231.0 ;
    %load/vec4 v0x7fb1e061bd00_0;
    %assign/vec4 v0x7fb1e061bda0_0, 0;
T_231.1 ;
    %jmp T_231;
    .thread T_231;
    .scope S_0x7fb1e0306b40;
T_232 ;
    %wait E_0x7fb1e0306ea0;
    %load/vec4 v0x7fb1e0307150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0307030_0, 0;
    %jmp T_232.1;
T_232.0 ;
    %load/vec4 v0x7fb1e0306f90_0;
    %assign/vec4 v0x7fb1e0307030_0, 0;
T_232.1 ;
    %jmp T_232;
    .thread T_232;
    .scope S_0x7fb1e03064b0;
T_233 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0306a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_233.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0306930_0, 0;
    %jmp T_233.1;
T_233.0 ;
    %load/vec4 v0x7fb1e0306890_0;
    %assign/vec4 v0x7fb1e0306930_0, 0;
T_233.1 ;
    %jmp T_233;
    .thread T_233;
    .scope S_0x7fb1e0304e10;
T_234 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0305220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0305100_0, 0;
    %jmp T_234.1;
T_234.0 ;
    %load/vec4 v0x7fb1e0305070_0;
    %assign/vec4 v0x7fb1e0305100_0, 0;
T_234.1 ;
    %jmp T_234;
    .thread T_234;
    .scope S_0x7fb1e03052f0;
T_235 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0305890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_235.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0305770_0, 0;
    %jmp T_235.1;
T_235.0 ;
    %load/vec4 v0x7fb1e03056d0_0;
    %assign/vec4 v0x7fb1e0305770_0, 0;
T_235.1 ;
    %jmp T_235;
    .thread T_235;
    .scope S_0x7fb1e030bb30;
T_236 ;
    %wait E_0x7fb1e030be90;
    %load/vec4 v0x7fb1e030c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e030c020_0, 0;
    %jmp T_236.1;
T_236.0 ;
    %load/vec4 v0x7fb1e030bf80_0;
    %assign/vec4 v0x7fb1e030c020_0, 0;
T_236.1 ;
    %jmp T_236;
    .thread T_236;
    .scope S_0x7fb1e030b4a0;
T_237 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e030ba40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_237.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e030b920_0, 0;
    %jmp T_237.1;
T_237.0 ;
    %load/vec4 v0x7fb1e030b880_0;
    %assign/vec4 v0x7fb1e030b920_0, 0;
T_237.1 ;
    %jmp T_237;
    .thread T_237;
    .scope S_0x7fb1e0309c30;
T_238 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e030a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_238.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e030a0d0_0, 0;
    %jmp T_238.1;
T_238.0 ;
    %load/vec4 v0x7fb1e030a030_0;
    %assign/vec4 v0x7fb1e030a0d0_0, 0;
T_238.1 ;
    %jmp T_238;
    .thread T_238;
    .scope S_0x7fb1e030a2e0;
T_239 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e030a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e030a760_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v0x7fb1e030a6c0_0;
    %assign/vec4 v0x7fb1e030a760_0, 0;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_0x7fb1e0310b40;
T_240 ;
    %wait E_0x7fb1e0310ea0;
    %load/vec4 v0x7fb1e0311150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0311030_0, 0;
    %jmp T_240.1;
T_240.0 ;
    %load/vec4 v0x7fb1e0310f90_0;
    %assign/vec4 v0x7fb1e0311030_0, 0;
T_240.1 ;
    %jmp T_240;
    .thread T_240;
    .scope S_0x7fb1e03104b0;
T_241 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0310a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_241.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0310930_0, 0;
    %jmp T_241.1;
T_241.0 ;
    %load/vec4 v0x7fb1e0310890_0;
    %assign/vec4 v0x7fb1e0310930_0, 0;
T_241.1 ;
    %jmp T_241;
    .thread T_241;
    .scope S_0x7fb1e030ec60;
T_242 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e030f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e030f0e0_0, 0;
    %jmp T_242.1;
T_242.0 ;
    %load/vec4 v0x7fb1e030f040_0;
    %assign/vec4 v0x7fb1e030f0e0_0, 0;
T_242.1 ;
    %jmp T_242;
    .thread T_242;
    .scope S_0x7fb1e030f2f0;
T_243 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e030f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e030f770_0, 0;
    %jmp T_243.1;
T_243.0 ;
    %load/vec4 v0x7fb1e030f6d0_0;
    %assign/vec4 v0x7fb1e030f770_0, 0;
T_243.1 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x7fb1e0325b30;
T_244 ;
    %wait E_0x7fb1e0325e90;
    %load/vec4 v0x7fb1e0326140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_244.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0326020_0, 0;
    %jmp T_244.1;
T_244.0 ;
    %load/vec4 v0x7fb1e0325f80_0;
    %assign/vec4 v0x7fb1e0326020_0, 0;
T_244.1 ;
    %jmp T_244;
    .thread T_244;
    .scope S_0x7fb1e03154a0;
T_245 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e0325a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e03258b0_0, 0;
    %jmp T_245.1;
T_245.0 ;
    %load/vec4 v0x7fb1e0315880_0;
    %assign/vec4 v0x7fb1e03258b0_0, 0;
T_245.1 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x7fb1e0313c30;
T_246 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e03141f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e03140d0_0, 0;
    %jmp T_246.1;
T_246.0 ;
    %load/vec4 v0x7fb1e0314030_0;
    %assign/vec4 v0x7fb1e03140d0_0, 0;
T_246.1 ;
    %jmp T_246;
    .thread T_246;
    .scope S_0x7fb1e03142e0;
T_247 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0314880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0314760_0, 0;
    %jmp T_247.1;
T_247.0 ;
    %load/vec4 v0x7fb1e03146c0_0;
    %assign/vec4 v0x7fb1e0314760_0, 0;
T_247.1 ;
    %jmp T_247;
    .thread T_247;
    .scope S_0x7fb1e032ab20;
T_248 ;
    %wait E_0x7fb1e032ae80;
    %load/vec4 v0x7fb1e032b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e032b010_0, 0;
    %jmp T_248.1;
T_248.0 ;
    %load/vec4 v0x7fb1e032af70_0;
    %assign/vec4 v0x7fb1e032b010_0, 0;
T_248.1 ;
    %jmp T_248;
    .thread T_248;
    .scope S_0x7fb1e032a490;
T_249 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e032aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e032a910_0, 0;
    %jmp T_249.1;
T_249.0 ;
    %load/vec4 v0x7fb1e032a870_0;
    %assign/vec4 v0x7fb1e032a910_0, 0;
T_249.1 ;
    %jmp T_249;
    .thread T_249;
    .scope S_0x7fb1e0328c20;
T_250 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e03291e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e03290c0_0, 0;
    %jmp T_250.1;
T_250.0 ;
    %load/vec4 v0x7fb1e0329020_0;
    %assign/vec4 v0x7fb1e03290c0_0, 0;
T_250.1 ;
    %jmp T_250;
    .thread T_250;
    .scope S_0x7fb1e03292d0;
T_251 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0329870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0329750_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v0x7fb1e03296b0_0;
    %assign/vec4 v0x7fb1e0329750_0, 0;
T_251.1 ;
    %jmp T_251;
    .thread T_251;
    .scope S_0x7fb1e032fb10;
T_252 ;
    %wait E_0x7fb1e032fe70;
    %load/vec4 v0x7fb1e0330120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e0330000_0, 0;
    %jmp T_252.1;
T_252.0 ;
    %load/vec4 v0x7fb1e032ff60_0;
    %assign/vec4 v0x7fb1e0330000_0, 0;
T_252.1 ;
    %jmp T_252;
    .thread T_252;
    .scope S_0x7fb1e032f480;
T_253 ;
    %wait E_0x7fb1df2f81e0;
    %load/vec4 v0x7fb1e032fa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e032f900_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x7fb1e032f860_0;
    %assign/vec4 v0x7fb1e032f900_0, 0;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x7fb1e032dc10;
T_254 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e032e1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e032e0b0_0, 0;
    %jmp T_254.1;
T_254.0 ;
    %load/vec4 v0x7fb1e032e010_0;
    %assign/vec4 v0x7fb1e032e0b0_0, 0;
T_254.1 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x7fb1e032e2c0;
T_255 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e032e860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb1e032e740_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x7fb1e032e6a0_0;
    %assign/vec4 v0x7fb1e032e740_0, 0;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x7fb1e0332c80;
T_256 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0333240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0333120_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %load/vec4 v0x7fb1e0333080_0;
    %assign/vec4 v0x7fb1e0333120_0, 0;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_0x7fb1e0333650;
T_257 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0333bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0333ad0_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x7fb1e0333a30_0;
    %assign/vec4 v0x7fb1e0333ad0_0, 0;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x7fb1e0334000;
T_258 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e03345a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0334480_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x7fb1e03343e0_0;
    %assign/vec4 v0x7fb1e0334480_0, 0;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x7fb1e03349b0;
T_259 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0334f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0334e30_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x7fb1e0334d90_0;
    %assign/vec4 v0x7fb1e0334e30_0, 0;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_0x7fb1e0335360;
T_260 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0335900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e03357e0_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x7fb1e0335740_0;
    %assign/vec4 v0x7fb1e03357e0_0, 0;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x7fb1e0335d10;
T_261 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e03362b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0336190_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v0x7fb1e03360f0_0;
    %assign/vec4 v0x7fb1e0336190_0, 0;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_0x7fb1e03366c0;
T_262 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0336c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e0336b40_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0x7fb1e0336aa0_0;
    %assign/vec4 v0x7fb1e0336b40_0, 0;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x7fb1e0337070;
T_263 ;
    %wait E_0x7fb1df2f6900;
    %load/vec4 v0x7fb1e0337610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb1e03374f0_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x7fb1e0337450_0;
    %assign/vec4 v0x7fb1e03374f0_0, 0;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x7fb1df2f59a0;
T_264 ;
    %wait E_0x7fb1df2f60e0;
    %load/vec4 v0x7fb1e0339de0_0;
    %assign/vec4 v0x7fb1e0339e70_0, 0;
    %load/vec4 v0x7fb1e0338b20_0;
    %assign/vec4 v0x7fb1e0338bd0_0, 0;
    %jmp T_264;
    .thread T_264;
    .scope S_0x7fb1df204580;
T_265 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e033a7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e033a8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1e033abb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb1e033a860_0, 0, 3;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x7fb1e033a9c0_0, 0, 256;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e033a8f0_0, 0, 1;
    %delay 400, 0;
    %vpi_call 2 92 "$display", "----w_load----" {0 0 0};
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x7fb1e033a9c0_0, 0, 256;
    %pushi/vec4 2158018592, 0, 37;
    %concati/vec4 50594305, 0, 27;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2153791616, 0, 37;
    %concati/vec4 16909061, 0, 27;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2688573600, 0, 37;
    %concati/vec4 117507330, 0, 27;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2422218784, 0, 36;
    %concati/vec4 50594050, 0, 28;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2181104513, 0, 39;
    %concati/vec4 17039875, 0, 25;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2692784192, 0, 37;
    %concati/vec4 84082946, 0, 27;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2198077827, 0, 39;
    %concati/vec4 197124, 0, 25;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2197881348, 0, 39;
    %concati/vec4 262662, 0, 25;
    %store/vec4 v0x7fb1e033acc0_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1e033abb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb1e033a860_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 125 "$display", "----a_flow----" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb1e033a860_0, 0, 3;
    %pushi/vec4 2147483648, 0, 37;
    %concati/vec4 0, 0, 27;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2148532224, 0, 36;
    %concati/vec4 0, 0, 28;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2148540416, 0, 36;
    %concati/vec4 0, 0, 28;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 3776987232, 0, 37;
    %concati/vec4 0, 0, 27;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2415927344, 0, 36;
    %concati/vec4 134217728, 0, 28;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2149584912, 0, 36;
    %concati/vec4 17367040, 0, 28;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2160107680, 0, 37;
    %concati/vec4 84150016, 0, 27;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 2148552752, 0, 36;
    %concati/vec4 50659847, 0, 28;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 3231785024, 0, 45;
    %concati/vec4 131589, 0, 19;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 3223363776, 0, 53;
    %concati/vec4 1281, 0, 11;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %delay 100, 0;
    %pushi/vec4 50921728, 0, 64;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %vpi_call 2 171 "$display", "result_out: %d", v0x7fb1e033aa50_0 {0 0 0};
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 32, 224, 9;
    %cmpi/e 191, 0, 32;
    %jmp/0xz  T_265.0, 4;
    %vpi_call 2 173 "$display", "  PASS  " {0 0 0};
    %jmp T_265.1;
T_265.0 ;
    %vpi_call 2 175 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 176 "$display", "You've got : %d", &PV<v0x7fb1e033aa50_0, 224, 32> {0 0 0};
    %vpi_call 2 177 "$display", "Actual result is : %d", 32'sb00000000000000000000000010111111 {0 0 0};
T_265.1 ;
    %delay 100, 0;
    %pushi/vec4 100729092, 0, 64;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 64, 192, 9;
    %pushi/vec4 2650800129, 0, 57;
    %concati/vec4 44, 0, 7;
    %cmp/e;
    %jmp/0xz  T_265.2, 4;
    %vpi_call 2 185 "$display", "  PASS  " {0 0 0};
    %jmp T_265.3;
T_265.2 ;
    %vpi_call 2 187 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 188 "$display", "You've got : %d, %d", &PV<v0x7fb1e033aa50_0, 224, 32>, &PV<v0x7fb1e033aa50_0, 192, 32> {0 0 0};
    %vpi_call 2 189 "$display", "Actual result is : %d, %d", 32'sb00000000000000000000000001001111, 32'sb00000000000000000000000010101100 {0 0 0};
T_265.3 ;
    %delay 100, 0;
    %pushi/vec4 524803, 0, 64;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 96, 160, 9;
    %pushi/vec4 3690987520, 0, 57;
    %concati/vec4 3992977409, 0, 32;
    %concati/vec4 3, 0, 7;
    %cmp/e;
    %jmp/0xz  T_265.4, 4;
    %vpi_call 2 196 "$display", "  PASS  " {0 0 0};
    %jmp T_265.5;
T_265.4 ;
    %vpi_call 2 198 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 199 "$display", "You've got : %d, %d, %d", &PV<v0x7fb1e033aa50_0, 224, 32>, &PV<v0x7fb1e033aa50_0, 192, 32>, &PV<v0x7fb1e033aa50_0, 160, 32> {0 0 0};
    %vpi_call 2 200 "$display", "Actual result is : %d, %d, %d", 32'sb00000000000000000000000001101110, 32'sb00000000000000000000000001110111, 32'sb00000000000000000000000010000011 {0 0 0};
T_265.5 ;
    %delay 100, 0;
    %pushi/vec4 1797, 0, 64;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 128, 128, 9;
    %pushi/vec4 2483027969, 0, 57;
    %concati/vec4 2483027969, 0, 33;
    %concati/vec4 3221225476, 0, 33;
    %concati/vec4 12, 0, 5;
    %cmp/e;
    %jmp/0xz  T_265.6, 4;
    %vpi_call 2 208 "$display", "  PASS  " {0 0 0};
    %jmp T_265.7;
T_265.6 ;
    %vpi_call 2 210 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 211 "$display", "You've got : %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 224, 32>, &PV<v0x7fb1e033aa50_0, 192, 32>, &PV<v0x7fb1e033aa50_0, 160, 32>, &PV<v0x7fb1e033aa50_0, 128, 32> {0 0 0};
    %vpi_call 2 212 "$display", "Actual result is : %d, %d, %d, %d", 32'sb00000000000000000000000001001010, 32'sb00000000000000000000000010100101, 32'sb00000000000000000000000001011000, 32'sb00000000000000000000000010001100 {0 0 0};
T_265.7 ;
    %delay 100, 0;
    %pushi/vec4 9, 0, 64;
    %store/vec4 v0x7fb1e033a650_0, 0, 64;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 160, 96, 8;
    %pushi/vec4 3590324224, 0, 57;
    %concati/vec4 3456106497, 0, 32;
    %concati/vec4 3758096395, 0, 36;
    %concati/vec4 3758096405, 0, 32;
    %concati/vec4 4, 0, 3;
    %cmp/e;
    %jmp/0xz  T_265.8, 4;
    %vpi_call 2 221 "$display", "  PASS  " {0 0 0};
    %jmp T_265.9;
T_265.8 ;
    %vpi_call 2 223 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 224 "$display", "You've got : %d, %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 224, 32>, &PV<v0x7fb1e033aa50_0, 192, 32>, &PV<v0x7fb1e033aa50_0, 160, 32>, &PV<v0x7fb1e033aa50_0, 128, 32>, &PV<v0x7fb1e033aa50_0, 96, 32> {0 0 0};
    %vpi_call 2 225 "$display", "Actual result is : %d, %d, %d, %d, %d", 32'sb00000000000000000000000001101011, 32'sb00000000000000000000000001100111, 32'sb00000000000000000000000010000111, 32'sb00000000000000000000000001011111, 32'sb00000000000000000000000010101100 {0 0 0};
T_265.9 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 192, 64, 8;
    %pushi/vec4 2583691264, 0, 56;
    %concati/vec4 2432696320, 0, 32;
    %concati/vec4 3422552065, 0, 34;
    %concati/vec4 3355443202, 0, 32;
    %concati/vec4 2415919111, 0, 34;
    %concati/vec4 8, 0, 4;
    %cmp/e;
    %jmp/0xz  T_265.10, 4;
    %vpi_call 2 230 "$display", "  PASS  " {0 0 0};
    %jmp T_265.11;
T_265.10 ;
    %vpi_call 2 232 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 233 "$display", "You've got : %d, %d, %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 224, 32>, &PV<v0x7fb1e033aa50_0, 192, 32>, &PV<v0x7fb1e033aa50_0, 160, 32>, &PV<v0x7fb1e033aa50_0, 128, 32>, &PV<v0x7fb1e033aa50_0, 96, 32>, &PV<v0x7fb1e033aa50_0, 64, 32> {0 0 0};
    %vpi_call 2 234 "$display", "Actual result is : %d, %d, %d, %d, %d, %d", 32'sb00000000000000000000000010011010, 32'sb00000000000000000000000010010001, 32'sb00000000000000000000000000110011, 32'sb00000000000000000000000001110010, 32'sb00000000000000000000000010001001, 32'sb00000000000000000000000001111000 {0 0 0};
T_265.11 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 224, 32, 7;
    %pushi/vec4 3053453313, 0, 57;
    %concati/vec4 2617245696, 0, 32;
    %concati/vec4 3791650816, 0, 32;
    %concati/vec4 3388997633, 0, 32;
    %concati/vec4 3892314113, 0, 33;
    %concati/vec4 2818572291, 0, 33;
    %concati/vec4 10, 0, 5;
    %cmp/e;
    %jmp/0xz  T_265.12, 4;
    %vpi_call 2 241 "$display", "  PASS  " {0 0 0};
    %jmp T_265.13;
T_265.12 ;
    %vpi_call 2 243 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 244 "$display", "You've got : %d, %d, %d, %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 224, 32>, &PV<v0x7fb1e033aa50_0, 192, 32>, &PV<v0x7fb1e033aa50_0, 160, 32>, &PV<v0x7fb1e033aa50_0, 128, 32>, &PV<v0x7fb1e033aa50_0, 96, 32>, &PV<v0x7fb1e033aa50_0, 64, 32>, &PV<v0x7fb1e033aa50_0, 32, 32> {0 0 0};
    %vpi_call 2 245 "$display", "Actual result is : %d, %d, %d, %d, %d, %d, %d", 32'sb00000000000000000000000001011011, 32'sb00000000000000000000000011001110, 32'sb00000000000000000000000001110001, 32'sb00000000000000000000000001100101, 32'sb00000000000000000000000010111010, 32'sb00000000000000000000000001010101, 32'sb00000000000000000000000001101010 {0 0 0};
T_265.13 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %pushi/vec4 3388997632, 0, 56;
    %concati/vec4 3523215361, 0, 33;
    %concati/vec4 2415919105, 0, 33;
    %concati/vec4 3422552065, 0, 32;
    %concati/vec4 2684354561, 0, 32;
    %concati/vec4 2550136832, 0, 32;
    %concati/vec4 4227858433, 0, 32;
    %concati/vec4 53, 0, 6;
    %cmp/e;
    %jmp/0xz  T_265.14, 4;
    %vpi_call 2 252 "$display", "  PASS  " {0 0 0};
    %jmp T_265.15;
T_265.14 ;
    %vpi_call 2 254 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 255 "$display", "You've got : %d, %d, %d, %d, %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 224, 32>, &PV<v0x7fb1e033aa50_0, 192, 32>, &PV<v0x7fb1e033aa50_0, 160, 32>, &PV<v0x7fb1e033aa50_0, 128, 32>, &PV<v0x7fb1e033aa50_0, 96, 32>, &PV<v0x7fb1e033aa50_0, 64, 32>, &PV<v0x7fb1e033aa50_0, 32, 32>, &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 256 "$display", "Actual result is : %d, %d, %d, %d, %d, %d, %d, %d", 32'sb00000000000000000000000011001010, 32'sb00000000000000000000000001101001, 32'sb00000000000000000000000010100100, 32'sb00000000000000000000000001110011, 32'sb00000000000000000000000001101000, 32'sb00000000000000000000000001100110, 32'sb00000000000000000000000000111111, 32'sb00000000000000000000000001110101 {0 0 0};
T_265.15 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 224, 0, 2;
    %pushi/vec4 3791650816, 0, 56;
    %concati/vec4 2885681153, 0, 33;
    %concati/vec4 3825205250, 0, 33;
    %concati/vec4 3422552065, 0, 32;
    %concati/vec4 2952790020, 0, 34;
    %concati/vec4 3221225477, 0, 32;
    %concati/vec4 10, 0, 4;
    %cmp/e;
    %jmp/0xz  T_265.16, 4;
    %vpi_call 2 263 "$display", "  PASS  " {0 0 0};
    %jmp T_265.17;
T_265.16 ;
    %vpi_call 2 265 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 266 "$display", "You've got : %d, %d, %d, %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 192, 32>, &PV<v0x7fb1e033aa50_0, 160, 32>, &PV<v0x7fb1e033aa50_0, 128, 32>, &PV<v0x7fb1e033aa50_0, 96, 32>, &PV<v0x7fb1e033aa50_0, 64, 32>, &PV<v0x7fb1e033aa50_0, 32, 32>, &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 267 "$display", "Actual result is : %d, %d, %d, %d, %d, %d, %d", 32'sb00000000000000000000000011100010, 32'sb00000000000000000000000001010110, 32'sb00000000000000000000000010111001, 32'sb00000000000000000000000010110011, 32'sb00000000000000000000000001001011, 32'sb00000000000000000000000001001100, 32'sb00000000000000000000000001011010 {0 0 0};
T_265.17 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 192, 0, 2;
    %pushi/vec4 3321888768, 0, 56;
    %concati/vec4 4026531843, 0, 34;
    %concati/vec4 3221225473, 0, 32;
    %concati/vec4 2483027968, 0, 32;
    %concati/vec4 3556769793, 0, 32;
    %concati/vec4 58, 0, 6;
    %cmp/e;
    %jmp/0xz  T_265.18, 4;
    %vpi_call 2 274 "$display", "  PASS  " {0 0 0};
    %jmp T_265.19;
T_265.18 ;
    %vpi_call 2 276 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 277 "$display", "You've got : %d, %d, %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 160, 32>, &PV<v0x7fb1e033aa50_0, 128, 32>, &PV<v0x7fb1e033aa50_0, 96, 32>, &PV<v0x7fb1e033aa50_0, 64, 32>, &PV<v0x7fb1e033aa50_0, 32, 32>, &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 278 "$display", "Actual result is : %d, %d, %d, %d, %d, %d", 32'sb00000000000000000000000011000110, 32'sb00000000000000000000000000111100, 32'sb00000000000000000000000011110000, 32'sb00000000000000000000000001100101, 32'sb00000000000000000000000000110101, 32'sb00000000000000000000000001111010 {0 0 0};
T_265.19 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 160, 0, 2;
    %pushi/vec4 2533359616, 0, 56;
    %concati/vec4 3321888769, 0, 33;
    %concati/vec4 2147483650, 0, 34;
    %concati/vec4 3221225477, 0, 33;
    %concati/vec4 14, 0, 4;
    %cmp/e;
    %jmp/0xz  T_265.20, 4;
    %vpi_call 2 285 "$display", "  PASS  " {0 0 0};
    %jmp T_265.21;
T_265.20 ;
    %vpi_call 2 287 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 288 "$display", "You've got : %d, %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 128, 32>, &PV<v0x7fb1e033aa50_0, 96, 32>, &PV<v0x7fb1e033aa50_0, 64, 32>, &PV<v0x7fb1e033aa50_0, 32, 32>, &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 289 "$display", "Actual result is : %d, %d, %d, %d, %d", 32'sb00000000000000000000000010010111, 32'sb00000000000000000000000001100011, 32'sb00000000000000000000000010010000, 32'sb00000000000000000000000001001100, 32'sb00000000000000000000000001011110 {0 0 0};
T_265.21 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 128, 0, 2;
    %pushi/vec4 3992977408, 0, 56;
    %concati/vec4 2516582400, 0, 33;
    %concati/vec4 3690987520, 0, 32;
    %concati/vec4 106, 0, 7;
    %cmp/e;
    %jmp/0xz  T_265.22, 4;
    %vpi_call 2 296 "$display", "  PASS  " {0 0 0};
    %jmp T_265.23;
T_265.22 ;
    %vpi_call 2 298 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 299 "$display", "You've got : %d, %d, %d, %d", &PV<v0x7fb1e033aa50_0, 96, 32>, &PV<v0x7fb1e033aa50_0, 64, 32>, &PV<v0x7fb1e033aa50_0, 32, 32>, &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 300 "$display", "Actual result is : %d, %d, %d, %d", 32'sb00000000000000000000000011101110, 32'sb00000000000000000000000001001011, 32'sb00000000000000000000000001101110, 32'sb00000000000000000000000001101010 {0 0 0};
T_265.23 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 96, 0, 2;
    %pushi/vec4 2516582400, 0, 56;
    %concati/vec4 2751463426, 0, 34;
    %concati/vec4 17, 0, 6;
    %cmp/e;
    %jmp/0xz  T_265.24, 4;
    %vpi_call 2 307 "$display", "  PASS  " {0 0 0};
    %jmp T_265.25;
T_265.24 ;
    %vpi_call 2 309 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 310 "$display", "You've got : %d, %d, %d", &PV<v0x7fb1e033aa50_0, 64, 32>, &PV<v0x7fb1e033aa50_0, 32, 32>, &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 311 "$display", "Actual result is : %d, %d, %d", 32'sb00000000000000000000000010010110, 32'sb00000000000000000000000000101001, 32'sb00000000000000000000000010010001 {0 0 0};
T_265.25 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 64, 0, 2;
    %pushi/vec4 3992977408, 0, 57;
    %concati/vec4 64, 0, 7;
    %cmp/e;
    %jmp/0xz  T_265.26, 4;
    %vpi_call 2 315 "$display", "  PASS  " {0 0 0};
    %jmp T_265.27;
T_265.26 ;
    %vpi_call 2 317 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 318 "$display", "You've got : %d, %d", &PV<v0x7fb1e033aa50_0, 32, 32>, &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 319 "$display", "Actual result is : %d, %d", 32'sb00000000000000000000000001110111, 32'sb00000000000000000000000001000000 {0 0 0};
T_265.27 ;
    %delay 100, 0;
    %load/vec4 v0x7fb1e033aa50_0;
    %parti/s 32, 0, 2;
    %cmpi/e 156, 0, 32;
    %jmp/0xz  T_265.28, 4;
    %vpi_call 2 324 "$display", "  PASS  " {0 0 0};
    %jmp T_265.29;
T_265.28 ;
    %vpi_call 2 326 "$display", "  FAIL  " {0 0 0};
    %vpi_call 2 327 "$display", "You've got : %d", &PV<v0x7fb1e033aa50_0, 0, 32> {0 0 0};
    %vpi_call 2 328 "$display", "Actual result is : %d", 32'sb00000000000000000000000010011100 {0 0 0};
T_265.29 ;
    %end;
    .thread T_265;
    .scope S_0x7fb1df204580;
T_266 ;
    %delay 50, 0;
    %load/vec4 v0x7fb1e033a7b0_0;
    %nor/r;
    %store/vec4 v0x7fb1e033a7b0_0, 0, 1;
    %jmp T_266;
    .thread T_266;
    .scope S_0x7fb1df204580;
T_267 ;
    %vpi_call 2 334 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 335 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb1df204580 {0 0 0};
    %end;
    .thread T_267;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "example_tb_sys_arr_ws.v";
    "../task1_verilog_steleton_code/sys_arr.v";
    "../task1_verilog_steleton_code/buffer.v";
    "../task1_verilog_steleton_code/pe.v";
    "../task1_verilog_steleton_code/adder.v";
    "../task1_verilog_steleton_code/multiplier.v";
    "../task1_verilog_steleton_code/mux.v";
