# Tiny Tapeout project information
project:
  title:        "Convolutional Encoder (Multi-Mode)"      # Project title
  author:       "Ashvin Verma"      # Your name
  discord:      "ashverma"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Rate 1/2 convolutional encoder with K=3, K=7, and UART interface modes"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ashvin_viterbi"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "conv_encoder.v"
    - "uart_conv_encoder.v"
    - "bit_packer_8x.v"
    - "sym_unpacker_4x.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "IN_VALID"
  ui[1]: "IN_BIT / OUT_READY"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: "MODE[0]"
  ui[7]: "MODE[1]"

  # Outputs
  uo[0]: "OUT_VALID"
  uo[1]: "OUT_SYM[0] / BYTE[0]"
  uo[2]: "OUT_SYM[1] / BYTE[1]"
  uo[3]: "IN_READY (UART)"
  uo[4]: "BYTE[2] (UART)"
  uo[5]: "BYTE[3] (UART)"
  uo[6]: "BYTE[4] (UART)"
  uo[7]: "BYTE[5] (UART)"

  # Bidirectional pins (inputs for UART mode)
  uio[0]: "IN_BYTE[0]"
  uio[1]: "IN_BYTE[1]"
  uio[2]: "IN_BYTE[2]"
  uio[3]: "IN_BYTE[3]"
  uio[4]: "IN_BYTE[4]"
  uio[5]: "IN_BYTE[5]"
  uio[6]: "IN_BYTE[6]"
  uio[7]: "IN_BYTE[7]"

# Do not change!
yaml_version: 6
