s         cpu_clk error_length_status[0]       4550 -2147483648 -2147483648       4550
s         cpu_clk error_length_status[1]       4550 -2147483648 -2147483648       4550
s         cpu_clk error_length_status[2]       4550 -2147483648 -2147483648       4550
s         cpu_clk error_length_status[3]       4550 -2147483648 -2147483648       4550
s         cpu_clk error_data_status[0]       4550 -2147483648 -2147483648       4550
s         cpu_clk error_data_status[1]       4550 -2147483648 -2147483648       4550
s         cpu_clk error_data_status[2]       4550 -2147483648 -2147483648       4550
s         cpu_clk error_data_status[3]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[0]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[1]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[2]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[3]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[4]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[5]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[6]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[7]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[8]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[9]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[10]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[11]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[12]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[13]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[14]       4550 -2147483648 -2147483648       4550
s         cpu_clk rx_num_packet[15]       4550 -2147483648 -2147483648       4550
s         cpu_clk      cpu_din[0]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[1]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[2]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[3]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[4]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[5]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[6]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[7]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[8]       4450 -2147483648 -2147483648       4450
s         cpu_clk      cpu_din[9]       4450 -2147483648 -2147483648       4450
s         cpu_clk     cpu_din[10]       4450 -2147483648 -2147483648       4450
s         cpu_clk     cpu_din[11]       4450 -2147483648 -2147483648       4450
s         cpu_clk     cpu_din[12]       4450 -2147483648 -2147483648       4450
s         cpu_clk     cpu_din[13]       4450 -2147483648 -2147483648       4450
s         cpu_clk     cpu_din[14]       4450 -2147483648 -2147483648       4450
s         cpu_clk     cpu_din[15]       4450 -2147483648 -2147483648       4450
s         cpu_clk     cpu_adrr[0]      10100 -2147483648 -2147483648      10100
s         cpu_clk     cpu_adrr[1]      11700 -2147483648 -2147483648      11700
s         cpu_clk     cpu_adrr[2]      14900 -2147483648 -2147483648      14900
s         cpu_clk     cpu_adrr[3]      14900 -2147483648 -2147483648      14900
s         cpu_clk     cpu_adrr[4]      16500 -2147483648 -2147483648      16500
s         cpu_clk     cpu_adrr[5]      16500 -2147483648 -2147483648      16500
s         cpu_clk     cpu_adrr[6]      14900 -2147483648 -2147483648      14900
s         cpu_clk     cpu_adrr[7]      16500 -2147483648 -2147483648      16500
s         cpu_clk     cpu_adrr[8]      16500 -2147483648 -2147483648      16500
s         cpu_clk     cpu_adrr[9]      14900 -2147483648 -2147483648      14900
s         cpu_clk    cpu_adrr[10]      16500 -2147483648 -2147483648      16500
s         cpu_clk    cpu_adrr[11]      16500 -2147483648 -2147483648      16500
s         cpu_clk    cpu_adrr[12]      16500 -2147483648 -2147483648      16500
s         cpu_clk    cpu_adrr[13]      16500 -2147483648 -2147483648      16500
s         cpu_clk    cpu_adrr[14]      16500 -2147483648 -2147483648      16500
s         cpu_clk    cpu_adrr[15]      16500 -2147483648 -2147483648      16500
s         cpu_clk          cpu_oe      14800 -2147483648 -2147483648      14800
s         cpu_clk          cpu_we      16500 -2147483648 -2147483648      16500
s         cpu_clk          cpu_cs      16500 -2147483648 -2147483648      16500
t         clk_sys           O9[0]       5490 -2147483648 -2147483648       5490
c           O9[1]           O9[0]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[1]       5490 -2147483648 -2147483648       5490
c           O9[2]           O9[1]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[2]       5490 -2147483648 -2147483648       5490
c           O9[3]           O9[2]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[3]       5490 -2147483648 -2147483648       5490
c           O9[4]           O9[3]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[4]       5490 -2147483648 -2147483648       5490
c           O9[5]           O9[4]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[5]       5490 -2147483648 -2147483648       5490
c           O9[6]           O9[5]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[6]       5490 -2147483648 -2147483648       5490
c           O9[7]           O9[6]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[7]       5490 -2147483648 -2147483648       5490
c           O9[8]           O9[7]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[8]       5490 -2147483648 -2147483648       5490
c           O9[9]           O9[8]       1600       1600 -2147483648 -2147483648
t         clk_sys           O9[9]       5490 -2147483648 -2147483648       5490
c          O9[10]           O9[9]       1600       1600 -2147483648 -2147483648
t         clk_sys          O9[10]       5490 -2147483648 -2147483648       5490
c          O9[11]          O9[10]       1600       1600 -2147483648 -2147483648
t         clk_sys          O9[11]       5490 -2147483648 -2147483648       5490
c          O9[12]          O9[11]       1600       1600 -2147483648 -2147483648
t         clk_sys          O9[12]       5490 -2147483648 -2147483648       5490
c          O9[13]          O9[12]       1600       1600 -2147483648 -2147483648
t         clk_sys          O9[13]       5490 -2147483648 -2147483648       5490
c          O9[14]          O9[13]       1600       1600 -2147483648 -2147483648
t         clk_sys          O9[14]       5490 -2147483648 -2147483648       5490
c          O9[15]          O9[14]       4800       4800 -2147483648 -2147483648
t         clk_sys          O9[15]        790 -2147483648 -2147483648        790
t         clk_sys           O8[0]       5490 -2147483648 -2147483648       5490
c           O8[1]           O8[0]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[1]       5490 -2147483648 -2147483648       5490
c           O8[2]           O8[1]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[2]       5490 -2147483648 -2147483648       5490
c           O8[3]           O8[2]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[3]       5490 -2147483648 -2147483648       5490
c           O8[4]           O8[3]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[4]       5490 -2147483648 -2147483648       5490
c           O8[5]           O8[4]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[5]       5490 -2147483648 -2147483648       5490
c           O8[6]           O8[5]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[6]       5490 -2147483648 -2147483648       5490
c           O8[7]           O8[6]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[7]       5490 -2147483648 -2147483648       5490
c           O8[8]           O8[7]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[8]       5490 -2147483648 -2147483648       5490
c           O8[9]           O8[8]       1600       1600 -2147483648 -2147483648
t         clk_sys           O8[9]       5490 -2147483648 -2147483648       5490
c          O8[10]           O8[9]       1600       1600 -2147483648 -2147483648
t         clk_sys          O8[10]       5490 -2147483648 -2147483648       5490
c          O8[11]          O8[10]       1600       1600 -2147483648 -2147483648
t         clk_sys          O8[11]       5490 -2147483648 -2147483648       5490
c          O8[12]          O8[11]       1600       1600 -2147483648 -2147483648
t         clk_sys          O8[12]       5490 -2147483648 -2147483648       5490
c          O8[13]          O8[12]       1600       1600 -2147483648 -2147483648
t         clk_sys          O8[13]       5490 -2147483648 -2147483648       5490
c          O8[14]          O8[13]       1600       1600 -2147483648 -2147483648
t         clk_sys          O8[14]       5490 -2147483648 -2147483648       5490
c          O8[15]          O8[14]       4800       4800 -2147483648 -2147483648
t         clk_sys          O8[15]        790 -2147483648 -2147483648        790
t         clk_sys           O7[0]       5490 -2147483648 -2147483648       5490
c           O7[1]           O7[0]       1600       1600 -2147483648 -2147483648
t         clk_sys           O7[1]       5490 -2147483648 -2147483648       5490
c           O7[2]           O7[1]       1600       1600 -2147483648 -2147483648
t         clk_sys           O7[2]       5490 -2147483648 -2147483648       5490
c           O7[3]           O7[2]       4800       4800 -2147483648 -2147483648
t         clk_sys           O7[3]        790 -2147483648 -2147483648        790
t         clk_sys     data_out[0]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[0]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[1]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[2]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[3]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[4]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[5]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[6]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[7]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[8]        790 -2147483648 -2147483648        790
t         cpu_clk     cpu_dout[9]        790 -2147483648 -2147483648        790
t         cpu_clk    cpu_dout[10]        790 -2147483648 -2147483648        790
t         cpu_clk    cpu_dout[11]        790 -2147483648 -2147483648        790
t         cpu_clk    cpu_dout[12]        790 -2147483648 -2147483648        790
t         cpu_clk    cpu_dout[13]        790 -2147483648 -2147483648        790
t         cpu_clk    cpu_dout[14]        790 -2147483648 -2147483648        790
t         cpu_clk    cpu_dout[15]        790 -2147483648 -2147483648        790
