digraph "CFG for 'fts_set_stat_required' function" {
	label="CFG for 'fts_set_stat_required' function";

	Node0x22abe50 [shape=record,label="{%2:\l  %3 = alloca %struct._ftsent*, align 8\l  %4 = alloca i8, align 1\l  store %struct._ftsent* %0, %struct._ftsent** %3, align 8, !tbaa !928\l  call void @llvm.dbg.declare(metadata %struct._ftsent** %3, metadata !926,\l... metadata !DIExpression()), !dbg !932\l  %5 = zext i1 %1 to i8\l  store i8 %5, i8* %4, align 1, !tbaa !933\l  call void @llvm.dbg.declare(metadata i8* %4, metadata !927, metadata\l... !DIExpression()), !dbg !935\l  br label %6, !dbg !936\l}"];
	Node0x22abe50 -> Node0x23b07e0;
	Node0x23b07e0 [shape=record,label="{%6:\l\l  %7 = load %struct._ftsent*, %struct._ftsent** %3, align 8, !dbg !937, !tbaa\l... !928\l  %8 = getelementptr inbounds %struct._ftsent, %struct._ftsent* %7, i32 0, i32\l... 15, !dbg !937\l  %9 = load i16, i16* %8, align 8, !dbg !937, !tbaa !940\l  %10 = zext i16 %9 to i32, !dbg !937\l  %11 = icmp eq i32 %10, 11, !dbg !937\l  br i1 %11, label %13, label %12, !dbg !942\l|{<s0>T|<s1>F}}"];
	Node0x23b07e0:s0 -> Node0x23b0880;
	Node0x23b07e0:s1 -> Node0x23b0830;
	Node0x23b0830 [shape=record,label="{%12:\l\l  call void @abort() #14, !dbg !937\l  unreachable, !dbg !937\l}"];
	Node0x23b0880 [shape=record,label="{%13:\l\l  br label %14, !dbg !942\l}"];
	Node0x23b0880 -> Node0x23b08d0;
	Node0x23b08d0 [shape=record,label="{%14:\l\l  %15 = load i8, i8* %4, align 1, !dbg !943, !tbaa !933, !range !944\l  %16 = trunc i8 %15 to i1, !dbg !943\l  %17 = zext i1 %16 to i64, !dbg !943\l  %18 = select i1 %16, i32 2, i32 1, !dbg !943\l  %19 = sext i32 %18 to i64, !dbg !945\l  %20 = load %struct._ftsent*, %struct._ftsent** %3, align 8, !dbg !946, !tbaa\l... !928\l  %21 = getelementptr inbounds %struct._ftsent, %struct._ftsent* %20, i32 0,\l... i32 18, !dbg !947\l  %22 = getelementptr inbounds [1 x %struct.stat], [1 x %struct.stat]* %21,\l... i32 0, i32 0, !dbg !948\l  %23 = getelementptr inbounds %struct.stat, %struct.stat* %22, i32 0, i32 8,\l... !dbg !948\l  store i64 %19, i64* %23, align 8, !dbg !949, !tbaa !950\l  ret void, !dbg !955\l}"];
}
