Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4fc066bae24a41639d6e786ff2d82d73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DoubleBufferSim_behav xil_defaultlib.DoubleBufferSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DoubleBuffer(addrBits=2,dataBits...
Compiling module xil_defaultlib.DoubleBufferSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot DoubleBufferSim_behav
