// Automatically generated by PRGA's RTL generator
module {{ module.name }} (
    input wire [0:0] clk,
    input wire [0:0] D,
    output reg [0:0] Q,

    input wire [0:0] cfg_e
    );

    always @(posedge clk) begin
        if (~cfg_e) begin
            Q <= D;
        end
    end

endmodule
