[{"DBLP title": "Sampling from the Multivariate Gaussian Distribution using Reconfigurable Hardware.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2007, "MAG papers": [{"PaperId": 2115110734, "PaperTitle": "sampling from the multivariate gaussian distribution using reconfigurable hardware", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "A Fast FPGA-Based 2-Opt Solver for Small-Scale Euclidean Traveling Salesman Problem.", "DBLP authors": ["Ioannis Mavroidis", "Ioannis Papaefstathiou", "Dionisios N. Pnevmatikatos"], "year": 2007, "MAG papers": [{"PaperId": 2140752352, "PaperTitle": "a fast fpga based 2 opt solver for small scale euclidean traveling salesman problem", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"university of crete": 3.0}}], "source": "ES"}, {"DBLP title": "On the Acceleration of Shortest Path Calculations in Transportation Networks.", "DBLP authors": ["Zachary K. Baker", "Maya B. Gokhale"], "year": 2007, "MAG papers": [{"PaperId": 2137118266, "PaperTitle": "on the acceleration of shortest path calculations in transportation networks", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"los alamos national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Mapping of Dimensionality Reduction Designs onto Heterogeneous FPGAs.", "DBLP authors": ["Christos-Savvas Bouganis", "Iosifina Pournara", "Peter Y. K. Cheung"], "year": 2007, "MAG papers": [{"PaperId": 2099946155, "PaperTitle": "efficient mapping of dimensionality reduction designs onto heterogeneous fpgas", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of london": 1.0, "imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "K-means Clustering for Multispectral Images Using Floating-Point Divide.", "DBLP authors": ["Xiaojun Wang", "Miriam Leeser"], "year": 2007, "MAG papers": [{"PaperId": 2141720469, "PaperTitle": "k means clustering for multispectral images using floating point divide", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Integer Factorization Based on Elliptic Curve Method: Towards Better Exploitation of Reconfigurable Hardware.", "DBLP authors": ["Giacomo de Meulenaer", "Fran\u00e7ois Gosset", "Guerric Meurice de Dormale", "Jean-Jacques Quisquater"], "year": 2007, "MAG papers": [{"PaperId": 2155110400, "PaperTitle": "integer factorization based on elliptic curve method towards better exploitation of reconfigurable hardware", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 56, "Affiliations": {"universite catholique de louvain": 4.0}}], "source": "ES"}, {"DBLP title": "Matched Filter Computation on FPGA, Cell and GPU.", "DBLP authors": ["Zachary K. Baker", "Maya B. Gokhale", "Justin L. Tripp"], "year": 2007, "MAG papers": [{"PaperId": 2147903032, "PaperTitle": "matched filter computation on fpga cell and gpu", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 67, "Affiliations": {"los alamos national laboratory": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration.", "DBLP authors": ["Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung"], "year": 2007, "MAG papers": [{"PaperId": 2101906611, "PaperTitle": "enhancing relocatability of partial bitstreams for run time reconfiguration", "Year": 2007, "CitationCount": 96, "EstimatedCitation": 143, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "A Library and Platform for FPGA Bitstream Manipulation.", "DBLP authors": ["Adam Megacz"], "year": 2007, "MAG papers": [{"PaperId": 2146093477, "PaperTitle": "a library and platform for fpga bitstream manipulation", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing.", "DBLP authors": ["Michael Butts", "Anthony Mark Jones", "Paul Wasson"], "year": 2007, "MAG papers": [{"PaperId": 2144199167, "PaperTitle": "a structural object programming model architecture chip and tools for reconfigurable computing", "Year": 2007, "CitationCount": 87, "EstimatedCitation": 130, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Configurable Transactional Memory.", "DBLP authors": ["Christoforos Kachris", "Chidamber Kulkarni"], "year": 2007, "MAG papers": [{"PaperId": 2130074753, "PaperTitle": "configurable transactional memory", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"delft university of technology": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Hardware Interface for a Modern Computing System.", "DBLP authors": ["Philip Garcia", "Katherine Compton"], "year": 2007, "MAG papers": [{"PaperId": 2162148292, "PaperTitle": "a reconfigurable hardware interface for a modern computing system", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 57, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA Acceleration of Gene Rearrangement Analysis.", "DBLP authors": ["Jason D. Bakos"], "year": 2007, "MAG papers": [{"PaperId": 2168698047, "PaperTitle": "fpga acceleration of gene rearrangement analysis", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of south carolina": 1.0}}], "source": "ES"}, {"DBLP title": "FPGA-accelerated seed generation in Mercury BLASTP.", "DBLP authors": ["Arpith C. Jacob", "Joseph M. Lancaster", "Jeremy Buhler", "Roger D. Chamberlain"], "year": 2007, "MAG papers": [{"PaperId": 2144745211, "PaperTitle": "fpga accelerated seed generation in mercury blastp", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 79, "Affiliations": {"washington university in st louis": 4.0}}], "source": "ES"}, {"DBLP title": "Systolic Architecture for Computational Fluid Dynamics on FPGAs.", "DBLP authors": ["Kentaro Sano", "Takanori Iizuka", "Satoru Yamamoto"], "year": 2007, "MAG papers": [{"PaperId": 2114393091, "PaperTitle": "systolic architecture for computational fluid dynamics on fpgas", "Year": 2007, "CitationCount": 61, "EstimatedCitation": 72, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-Based Multigrid Computation for Molecular Dynamics Simulations.", "DBLP authors": ["Yongfeng Gu", "Martin C. Herbordt"], "year": 2007, "MAG papers": [{"PaperId": 2161805266, "PaperTitle": "fpga based multigrid computation for molecular dynamics simulations", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 58, "Affiliations": {"boston university": 2.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing.", "DBLP authors": ["Ron Sass", "William V. Kritikos", "Andrew G. Schmidt", "Srinivas Beeravolu", "Parag Beeraka"], "year": 2007, "MAG papers": [{"PaperId": 2124150072, "PaperTitle": "reconfigurable computing cluster rcc project investigating the feasibility of fpga based petascale computing", "Year": 2007, "CitationCount": 60, "EstimatedCitation": 100, "Affiliations": {"university of north carolina at charlotte": 5.0}}], "source": "ES"}, {"DBLP title": "Optimizing Logarithmic Arithmetic on FPGAs.", "DBLP authors": ["Haohuan Fu", "Oskar Mencer", "Wayne Luk"], "year": 2007, "MAG papers": [{"PaperId": 2127227484, "PaperTitle": "optimizing logarithmic arithmetic on fpgas", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Generating FPGA-Accelerated DFT Libraries.", "DBLP authors": ["Paolo D'Alberto", "Peter A. Milder", "Aliaksei Sandryhaila", "Franz Franchetti", "James C. Hoe", "Jos\u00e9 M. F. Moura", "Markus P\u00fcschel", "Jeremy R. Johnson"], "year": 2007, "MAG papers": [{"PaperId": 2101485986, "PaperTitle": "generating fpga accelerated dft libraries", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"carnegie mellon university": 7.0, "yahoo": 1.0}}], "source": "ES"}, {"DBLP title": "An FPGA implementation of pipelined multiplicative division with IEEE Rounding.", "DBLP authors": ["Ronen Goldberg", "Guy Even", "Peter-Michael Seidel"], "year": 2007, "MAG papers": [{"PaperId": 2045901195, "PaperTitle": "an fpga implementation of pipelined multiplicative division with ieee rounding", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"tel aviv university": 2.0, "southern methodist university": 1.0}}], "source": "ES"}, {"DBLP title": "A Data-Driven Approach for Pipelining Sequences of Data-Dependent Loops.", "DBLP authors": ["Rui Rodrigues", "Jo\u00e3o M. P. Cardoso", "Pedro C. Diniz"], "year": 2007, "MAG papers": [{"PaperId": 2159521859, "PaperTitle": "a data driven approach for pipelining sequences of data dependent loops", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"inesc id": 3.0}}], "source": "ES"}, {"DBLP title": "Writing Portable Applications that Dynamically Bind at Run Time to Reconfigurable Hardware.", "DBLP authors": ["Nicholas Moore", "Albert Conti", "Miriam Leeser", "Laurie A. Smith King"], "year": 2007, "MAG papers": [{"PaperId": 2112726960, "PaperTitle": "writing portable applications that dynamically bind at run time to reconfigurable hardware", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"college of the holy cross": 1.0, "northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Mitrion-C Application Development on SGI Altix 350/RC100.", "DBLP authors": ["Volodymyr V. Kindratenko", "Robert J. Brunner", "Adam D. Myers"], "year": 2007, "MAG papers": [{"PaperId": 2154949869, "PaperTitle": "mitrion c application development on sgi altix 350 rc100", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic On-chip Memory Minimization for Data Reuse.", "DBLP authors": ["Qiang Liu", "George A. Constantinides", "Konstantinos Masselos", "Peter Y. K. Cheung"], "year": 2007, "MAG papers": [{"PaperId": 2108182665, "PaperTitle": "automatic on chip memory minimization for data reuse", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"imperial college london": 3.0, "university of peloponnese": 1.0}}], "source": "ES"}, {"DBLP title": "Scientific Application Acceleration with Reconfigurable Functional Units.", "DBLP authors": ["Kyle Rupnow", "Keith D. Underwood", "Katherine Compton"], "year": 2007, "MAG papers": [{"PaperId": 2155970480, "PaperTitle": "scientific application acceleration with reconfigurable functional units", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of wisconsin madison": 2.0, "sandia national laboratories": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of a Highly Parameterised FPGA-Based Skeleton for Pairwise Biological Sequence Alignment.", "DBLP authors": ["Khaled Benkrid", "Ying Liu", "Abdsamad Benkrid"], "year": 2007, "MAG papers": [{"PaperId": 3147387246, "PaperTitle": "design and implementation of a highly parameterised fpga based skeleton for pairwise biological sequence alignment", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures.", "DBLP authors": ["Han Wei", "Mark Muir", "Ioannis Nousias", "Tughrul Arslan", "Ahmet T. Erdogan"], "year": 2007, "MAG papers": [{"PaperId": 2107879241, "PaperTitle": "mapping real time operating system on reconfigurable instruction cell based architectures", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of edinburgh": 5.0}}], "source": "ES"}, {"DBLP title": "Abstracting Modern FCCMs To Provide a Single Interface to Architectural Resources.", "DBLP authors": ["Graham Schelle", "Dirk Grunwald"], "year": 2007, "MAG papers": [{"PaperId": 2099427879, "PaperTitle": "abstracting modern fccms to provide a single interface to architectural resources", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of colorado boulder": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Self-Reconfiguration of System-on-Chip Peripherals.", "DBLP authors": ["Neil W. Bergmann", "Yi Lu", "John A. Williams"], "year": 2007, "MAG papers": [{"PaperId": 2132522199, "PaperTitle": "automatic self reconfiguration of system on chip peripherals", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 55, "Affiliations": {"university of queensland": 3.0}}], "source": "ES"}, {"DBLP title": "Design Space Exploration for the BLAST Algorithm Implementation.", "DBLP authors": ["Euripides Sotiriades", "Apostolos Dollas"], "year": 2007, "MAG papers": [{"PaperId": 3150271900, "PaperTitle": "design space exploration for the blast algorithm implementation", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "An Integrated Video Compression, Encryption and Information Hiding Architecture based on the SCAN Algorithm and the Stretch Technology.", "DBLP authors": ["Grigorios Chrysos", "Apostolos Dollas", "Nikolaos G. Bourbakis", "J. Sukarno Mertoguno"], "year": 2007, "MAG papers": [{"PaperId": 2113506453, "PaperTitle": "an integrated video compression encryption and information hiding architecture based on the scan algorithm and the stretch technology", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of crete": 2.0, "wright state university": 1.0}}], "source": "ES"}, {"DBLP title": "A Flexible Filter Processor for Fading Channel Simulation.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn", "Christian Schlegel"], "year": 2007, "MAG papers": [{"PaperId": 2750757353, "PaperTitle": "a flexible filter processor for fading channel simulation", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of alberta": 4.0}}], "source": "ES"}, {"DBLP title": "Jumble: A Hardware-in-the-Loop Simulation System for JHDL.", "DBLP authors": ["David Castells-Rufas", "Jordi Carrabina"], "year": 2007, "MAG papers": [{"PaperId": 2120912908, "PaperTitle": "jumble a hardware in the loop simulation system for jhdl", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Sparse Matrix-Vector Multiplication Design on FPGAs.", "DBLP authors": ["Junqing Sun", "Gregory D. Peterson", "Olaf O. Storaasli"], "year": 2007, "MAG papers": [{"PaperId": 2146369740, "PaperTitle": "sparse matrix vector multiplication design on fpgas", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 76, "Affiliations": {"university of tennessee": 2.0, "oak ridge national laboratory": 1.0}}], "source": "ES"}]