<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › mm-imx3.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mm-imx3.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 1999,2000 Arm Limited</span>
<span class="cm"> *  Copyright (C) 2000 Deep Blue Solutions Ltd</span>
<span class="cm"> *  Copyright (C) 2002 Shane Nay (shane@minirl.com)</span>
<span class="cm"> *  Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> *    - add MX31 specific definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/machine.h&gt;</span>

<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/system_misc.h&gt;</span>
<span class="cp">#include &lt;asm/hardware/cache-l2x0.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/devices-common.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/iomux-v3.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>

<span class="cp">#include &quot;crmregs-imx3.h&quot;</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mx3_ccm_base</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx3_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mx3_cpu_lp_set</span><span class="p">(</span><span class="n">MX3_WAIT</span><span class="p">);</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
		<span class="cm">/* disable I and D cache */</span>
		<span class="s">&quot;mrc p15, 0, %0, c1, c0, 0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;bic %0, %0, #0x00001000</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;bic %0, %0, #0x00000004</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;mcr p15, 0, %0, c1, c0, 0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="cm">/* invalidate I cache */</span>
		<span class="s">&quot;mov %0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;mcr p15, 0, %0, c7, c5, 0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="cm">/* clear and invalidate D cache */</span>
		<span class="s">&quot;mov %0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;mcr p15, 0, %0, c7, c14, 0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="cm">/* WFI */</span>
		<span class="s">&quot;mov %0, #0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;mcr p15, 0, %0, c7, c0, 4</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;nop</span><span class="se">\n</span><span class="s">&quot;</span> <span class="s">&quot;nop</span><span class="se">\n</span><span class="s">&quot;</span> <span class="s">&quot;nop</span><span class="se">\n</span><span class="s">&quot;</span> <span class="s">&quot;nop</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;nop</span><span class="se">\n</span><span class="s">&quot;</span> <span class="s">&quot;nop</span><span class="se">\n</span><span class="s">&quot;</span> <span class="s">&quot;nop</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="cm">/* enable I and D cache */</span>
		<span class="s">&quot;mrc p15, 0, %0, c1, c0, 0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;orr %0, %0, #0x00001000</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;orr %0, %0, #0x00000004</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="s">&quot;mcr p15, 0, %0, c1, c0, 0</span><span class="se">\n</span><span class="s">&quot;</span>
		<span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">imx3_ioremap_caller</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys_addr</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span>
					 <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mtype</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">caller</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mtype</span> <span class="o">==</span> <span class="n">MT_DEVICE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Access all peripherals below 0x80000000 as nonshared device</span>
<span class="cm">		 * on mx3, but leave l2cc alone.  Otherwise cache corruptions</span>
<span class="cm">		 * can occur.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">phys_addr</span> <span class="o">&lt;</span> <span class="mh">0x80000000</span> <span class="o">&amp;&amp;</span>
				<span class="o">!</span><span class="n">addr_in_module</span><span class="p">(</span><span class="n">phys_addr</span><span class="p">,</span> <span class="n">MX3x_L2CC</span><span class="p">))</span>
			<span class="n">mtype</span> <span class="o">=</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">__arm_ioremap_caller</span><span class="p">(</span><span class="n">phys_addr</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">mtype</span><span class="p">,</span> <span class="n">caller</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx3_init_l2x0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef CONFIG_CACHE_L2X0</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">l2x0_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">clkctl_base</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * First of all, we must repair broken chip settings. There are some</span>
<span class="cm"> * i.MX35 CPUs in the wild, comming with bogus L2 cache settings. These</span>
<span class="cm"> * misconfigured CPUs will run amok immediately when the L2 cache gets enabled.</span>
<span class="cm"> * Workaraound is to setup the correct register setting prior enabling the</span>
<span class="cm"> * L2 cache. This should not hurt already working CPUs, as they are using the</span>
<span class="cm"> * same value.</span>
<span class="cm"> */</span>
<span class="cp">#define L2_MEM_VAL 0x10</span>

	<span class="n">clkctl_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">MX35_CLKCTL_BASE_ADDR</span><span class="p">,</span> <span class="mi">4096</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clkctl_base</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x00000515</span><span class="p">,</span> <span class="n">clkctl_base</span> <span class="o">+</span> <span class="n">L2_MEM_VAL</span><span class="p">);</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">clkctl_base</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;L2 cache: Cannot fix timing. Trying to continue without</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">l2x0_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">MX3x_L2CC_BASE_ADDR</span><span class="p">,</span> <span class="mi">4096</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">l2x0_base</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;remapping L2 cache area failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">PTR_ERR</span><span class="p">(</span><span class="n">l2x0_base</span><span class="p">));</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">l2x0_init</span><span class="p">(</span><span class="n">l2x0_base</span><span class="p">,</span> <span class="mh">0x00030024</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SOC_IMX31</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">mx31_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX31</span><span class="p">,</span> <span class="n">X_MEMC</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX31</span><span class="p">,</span> <span class="n">AVIC</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX31</span><span class="p">,</span> <span class="n">AIPS1</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX31</span><span class="p">,</span> <span class="n">AIPS2</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX31</span><span class="p">,</span> <span class="n">SPBA0</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This function initializes the memory map. It is called during the</span>
<span class="cm"> * system startup to create static physical to virtual memory mappings</span>
<span class="cm"> * for the IO modules.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx31_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">mx31_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx31_io_desc</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx31_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_set_cpu_type</span><span class="p">(</span><span class="n">MXC_CPU_MX31</span><span class="p">);</span>
	<span class="n">mxc_arch_reset_init</span><span class="p">(</span><span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_WDOG_BASE_ADDR</span><span class="p">));</span>
	<span class="n">arch_ioremap_caller</span> <span class="o">=</span> <span class="n">imx3_ioremap_caller</span><span class="p">;</span>
	<span class="n">arm_pm_idle</span> <span class="o">=</span> <span class="n">imx3_idle</span><span class="p">;</span>
	<span class="n">mx3_ccm_base</span> <span class="o">=</span> <span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_CCM_BASE_ADDR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx31_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_init_irq</span><span class="p">(</span><span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_AVIC_BASE_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_script_start_addrs</span> <span class="n">imx31_to1_sdma_script</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">per_2_per_addr</span> <span class="o">=</span> <span class="mi">1677</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_script_start_addrs</span> <span class="n">imx31_to2_sdma_script</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ap_2_ap_addr</span> <span class="o">=</span> <span class="mi">423</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ap_2_bp_addr</span> <span class="o">=</span> <span class="mi">829</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bp_2_ap_addr</span> <span class="o">=</span> <span class="mi">1029</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_platform_data</span> <span class="n">imx31_sdma_pdata</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">fw_name</span> <span class="o">=</span> <span class="s">&quot;sdma-imx31-to2.bin&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">script_addrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx31_to2_sdma_script</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">imx31_audmux_res</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">MX31_AUDMUX_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx31_soc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">to_version</span> <span class="o">=</span> <span class="n">mx31_revision</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">imx3_init_l2x0</span><span class="p">();</span>

	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MX31_GPIO1_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX31_INT_GPIO1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MX31_GPIO2_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX31_INT_GPIO2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">MX31_GPIO3_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX31_INT_GPIO3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">pinctrl_provide_dummies</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">to_version</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">strncpy</span><span class="p">(</span><span class="n">imx31_sdma_pdata</span><span class="p">.</span><span class="n">fw_name</span><span class="p">,</span> <span class="s">&quot;sdma-imx31-to1.bin&quot;</span><span class="p">,</span>
			<span class="n">strlen</span><span class="p">(</span><span class="n">imx31_sdma_pdata</span><span class="p">.</span><span class="n">fw_name</span><span class="p">));</span>
		<span class="n">imx31_sdma_pdata</span><span class="p">.</span><span class="n">script_addrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx31_to1_sdma_script</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">imx_add_imx_sdma</span><span class="p">(</span><span class="s">&quot;imx31-sdma&quot;</span><span class="p">,</span> <span class="n">MX31_SDMA_BASE_ADDR</span><span class="p">,</span> <span class="n">MX31_INT_SDMA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">imx31_sdma_pdata</span><span class="p">);</span>

	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_AIPS1_BASE_ADDR</span><span class="p">));</span>
	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX31_IO_ADDRESS</span><span class="p">(</span><span class="n">MX31_AIPS2_BASE_ADDR</span><span class="p">));</span>

	<span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;imx31-audmux&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">imx31_audmux_res</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx31_audmux_res</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* ifdef CONFIG_SOC_IMX31 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SOC_IMX35</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">mx35_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX35</span><span class="p">,</span> <span class="n">X_MEMC</span><span class="p">,</span> <span class="n">MT_DEVICE</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX35</span><span class="p">,</span> <span class="n">AVIC</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX35</span><span class="p">,</span> <span class="n">AIPS1</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX35</span><span class="p">,</span> <span class="n">AIPS2</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
	<span class="n">imx_map_entry</span><span class="p">(</span><span class="n">MX35</span><span class="p">,</span> <span class="n">SPBA0</span><span class="p">,</span> <span class="n">MT_DEVICE_NONSHARED</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx35_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">mx35_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mx35_io_desc</span><span class="p">));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx35_init_early</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_set_cpu_type</span><span class="p">(</span><span class="n">MXC_CPU_MX35</span><span class="p">);</span>
	<span class="n">mxc_iomux_v3_init</span><span class="p">(</span><span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_IOMUXC_BASE_ADDR</span><span class="p">));</span>
	<span class="n">mxc_arch_reset_init</span><span class="p">(</span><span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_WDOG_BASE_ADDR</span><span class="p">));</span>
	<span class="n">arm_pm_idle</span> <span class="o">=</span> <span class="n">imx3_idle</span><span class="p">;</span>
	<span class="n">arch_ioremap_caller</span> <span class="o">=</span> <span class="n">imx3_ioremap_caller</span><span class="p">;</span>
	<span class="n">mx3_ccm_base</span> <span class="o">=</span> <span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_CCM_BASE_ADDR</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mx35_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mxc_init_irq</span><span class="p">(</span><span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_AVIC_BASE_ADDR</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_script_start_addrs</span> <span class="n">imx35_to1_sdma_script</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ap_2_ap_addr</span> <span class="o">=</span> <span class="mi">642</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uart_2_mcu_addr</span> <span class="o">=</span> <span class="mi">817</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_app_addr</span> <span class="o">=</span> <span class="mi">747</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uartsh_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1183</span><span class="p">,</span>
	<span class="p">.</span><span class="n">per_2_shp_addr</span> <span class="o">=</span> <span class="mi">1033</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_shp_addr</span> <span class="o">=</span> <span class="mi">961</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ata_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1333</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_ata_addr</span> <span class="o">=</span> <span class="mi">1252</span><span class="p">,</span>
	<span class="p">.</span><span class="n">app_2_mcu_addr</span> <span class="o">=</span> <span class="mi">683</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shp_2_per_addr</span> <span class="o">=</span> <span class="mi">1111</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shp_2_mcu_addr</span> <span class="o">=</span> <span class="mi">892</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_script_start_addrs</span> <span class="n">imx35_to2_sdma_script</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ap_2_ap_addr</span> <span class="o">=</span> <span class="mi">729</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uart_2_mcu_addr</span> <span class="o">=</span> <span class="mi">904</span><span class="p">,</span>
	<span class="p">.</span><span class="n">per_2_app_addr</span> <span class="o">=</span> <span class="mi">1597</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_app_addr</span> <span class="o">=</span> <span class="mi">834</span><span class="p">,</span>
	<span class="p">.</span><span class="n">uartsh_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1270</span><span class="p">,</span>
	<span class="p">.</span><span class="n">per_2_shp_addr</span> <span class="o">=</span> <span class="mi">1120</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_shp_addr</span> <span class="o">=</span> <span class="mi">1048</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ata_2_mcu_addr</span> <span class="o">=</span> <span class="mi">1429</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mcu_2_ata_addr</span> <span class="o">=</span> <span class="mi">1339</span><span class="p">,</span>
	<span class="p">.</span><span class="n">app_2_per_addr</span> <span class="o">=</span> <span class="mi">1531</span><span class="p">,</span>
	<span class="p">.</span><span class="n">app_2_mcu_addr</span> <span class="o">=</span> <span class="mi">770</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shp_2_per_addr</span> <span class="o">=</span> <span class="mi">1198</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shp_2_mcu_addr</span> <span class="o">=</span> <span class="mi">979</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sdma_platform_data</span> <span class="n">imx35_sdma_pdata</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">fw_name</span> <span class="o">=</span> <span class="s">&quot;sdma-imx35-to2.bin&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">script_addrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx35_to2_sdma_script</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">imx35_audmux_res</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">MX35_AUDMUX_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">imx35_soc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">to_version</span> <span class="o">=</span> <span class="n">mx35_revision</span><span class="p">()</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">imx3_init_l2x0</span><span class="p">();</span>

	<span class="cm">/* i.mx35 has the i.mx31 type gpio */</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MX35_GPIO1_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX35_INT_GPIO1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">MX35_GPIO2_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX35_INT_GPIO2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mxc_register_gpio</span><span class="p">(</span><span class="s">&quot;imx31-gpio&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">MX35_GPIO3_BASE_ADDR</span><span class="p">,</span> <span class="n">SZ_16K</span><span class="p">,</span> <span class="n">MX35_INT_GPIO3</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">pinctrl_provide_dummies</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">to_version</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">strncpy</span><span class="p">(</span><span class="n">imx35_sdma_pdata</span><span class="p">.</span><span class="n">fw_name</span><span class="p">,</span> <span class="s">&quot;sdma-imx35-to1.bin&quot;</span><span class="p">,</span>
			<span class="n">strlen</span><span class="p">(</span><span class="n">imx35_sdma_pdata</span><span class="p">.</span><span class="n">fw_name</span><span class="p">));</span>
		<span class="n">imx35_sdma_pdata</span><span class="p">.</span><span class="n">script_addrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx35_to1_sdma_script</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">imx_add_imx_sdma</span><span class="p">(</span><span class="s">&quot;imx35-sdma&quot;</span><span class="p">,</span> <span class="n">MX35_SDMA_BASE_ADDR</span><span class="p">,</span> <span class="n">MX35_INT_SDMA</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">imx35_sdma_pdata</span><span class="p">);</span>

	<span class="cm">/* Setup AIPS registers */</span>
	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_AIPS1_BASE_ADDR</span><span class="p">));</span>
	<span class="n">imx_set_aips</span><span class="p">(</span><span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_AIPS2_BASE_ADDR</span><span class="p">));</span>

	<span class="cm">/* i.mx35 has the i.mx31 type audmux */</span>
	<span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;imx31-audmux&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">imx35_audmux_res</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx35_audmux_res</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* ifdef CONFIG_SOC_IMX35 */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
