# Tiny Tapeout project information
project:
  title:        "Bit Control"      # Project title
  author:       "K Opong-Mensah"      # Your name
  discord:      "kdotom"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Bit pattern cycle on every clock cycle."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_bit_ctrl"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  clk: "clk"
  reset: "reset"

  # Outputs
  out[0]: "out[0]"
  out[1]: "out[1]"
  out[2]: "out[2]"
  out[3]: "out[3]"
  out[4]: "out[4]"
  out[5]: "out[5]"
  out[6]: "out[6]"
  out[7]: "out[7]"

# Do not change!
yaml_version: 6
