// Seed: 1944907467
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(1) id_1)
  else;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  task id_7;
    begin : LABEL_0
      id_3[1] = id_7;
    end
  endtask
  parameter id_8 = -1'b0;
endmodule
module module_2 (
    input supply1 id_0,
    input supply1 id_1,
    output tri id_2
);
endmodule
module module_3 (
    output tri id_0,
    output wire id_1,
    input supply0 id_2,
    input tri id_3
);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
