{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1360967240219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1360967240223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 15 17:27:19 2013 " "Processing started: Fri Feb 15 17:27:19 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1360967240223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1360967240223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wddl_gates -c wddl_gates " "Command: quartus_map --read_settings_files=on --write_settings_files=off wddl_gates -c wddl_gates" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1360967240224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1360967240566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddland.v 1 1 " "Found 1 design units, including 1 entities, in source file wddland.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddland " "Found entity 1: wddland" {  } { { "wddland.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddland.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "precharge_input.v 1 1 " "Found 1 design units, including 1 entities, in source file precharge_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 precharge_input " "Found entity 1: precharge_input" {  } { { "precharge_input.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/precharge_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddland_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wddland_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddland_tb " "Found entity 1: wddland_tb" {  } { { "wddland_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddland_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflops.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflops.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflops.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/dflipflops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prechargeinput_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file prechargeinput_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 prechargeinput_tb " "Found entity 1: prechargeinput_tb" {  } { { "prechargeinput_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/prechargeinput_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_or.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_or " "Found entity 1: wddl_or" {  } { { "wddl_or.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_or_tb " "Found entity 1: wddl_or_tb" {  } { { "wddl_or_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_or_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_dflipflop " "Found entity 1: wddl_dflipflop" {  } { { "wddl_dflipflop.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wddl_dflipflop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file wddl_dflipflop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 wddl_dflipflop_tb " "Found entity 1: wddl_dflipflop_tb" {  } { { "wddl_dflipflop_tb.v" "" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360967240768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360967240768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wddl_dflipflop " "Elaborating entity \"wddl_dflipflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1360967240893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "precharge_input precharge_input:input_d " "Elaborating entity \"precharge_input\" for hierarchy \"precharge_input:input_d\"" {  } { { "wddl_dflipflop.v" "input_d" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1360967240918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop dflipflop:flop1 " "Elaborating entity \"dflipflop\" for hierarchy \"dflipflop:flop1\"" {  } { { "wddl_dflipflop.v" "flop1" { Text "/home/user2/spring13/asc2171/avlsi/project/wddlgates/wddl_dflipflop.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1360967240926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1360967241875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1360967242202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1360967242202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1360967242268 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1360967242268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1360967242268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1360967242268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1360967242290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 15 17:27:22 2013 " "Processing ended: Fri Feb 15 17:27:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1360967242290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1360967242290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1360967242290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1360967242290 ""}
