PPA Report for prio_enc_dir_ctl.v (Module: prio_enc_dir_ctl)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 3
IO Count: 13
Cell Count: 49

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 287.51 MHz
Reg-to-Reg Critical Path Delay: 2.516 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
