;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, @2
	SUB #0, @2
	MOV -1, <-20
	MOV -1, <20
	SUB @121, 103
	DJN -1, @-20
	SUB @121, 103
	SUB 0, @2
	SUB -77, <-420
	SUB @121, 103
	SPL -700, -900
	SPL -700, -900
	SPL 0, <-54
	SPL 0, <-54
	SUB 0, @2
	DJN -1, @-20
	ADD 105, 9
	SUB @121, 103
	JMZ <130, 9
	ADD 270, 0
	JMZ <130, 9
	SUB @121, 106
	SPL 0, <-54
	ADD 277, 0
	SPL 0, <-54
	SPL 295, -202
	SPL 295, -202
	ADD 277, 0
	SPL -700, -900
	SUB @100, @102
	JMN 121, 106
	SPL -700, -900
	SPL -270, -60
	SUB @121, 103
	SUB 7, @42
	SPL 0, <-54
	MOV -7, <-20
	JMZ -0, -32
	SPL 0, <-54
	JMZ -0, -32
	CMP -7, <-420
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-54
	CMP -7, <-420
	MOV -7, <-20
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	MOV <3, 20
	MOV <3, 20
	JMN 212, #-35
	MOV <3, 20
	JMP 221, 105
	SPL <123, 6
	SPL <123, 6
	SUB 0, @0
	SUB <121, 106
	CMP 0, @0
	CMP 210, 80
	SUB 0, -22
	SUB -7, <-20
	SUB @233, 36
	JMP -1, @230
	JMP 912, #202
	SUB @127, 100
	JMP 912, #202
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 100
	ADD @130, 9
	ADD @130, 9
	SUB <0, @2
	SPL 0, <-22
	MOV @127, 100
	SLT 12, @-35
	SUB <0, @2
	ADD #110, 9
	ADD @130, 9
	MOV -1, <-30
	SUB -7, <-20
	SUB <921, 106
	SUB @127, 100
	ADD 270, 60
	SUB <121, 106
	SUB @127, 100
	ADD 270, 60
	ADD 270, 60
	SUB 210, 80
	JMN <130, 9
	ADD 212, @-35
	ADD 210, 30
	MOV -7, <-20
	MOV -1, <-30
