<div id="pf62" class="pf w0 h0" data-page-no="62"><div class="pc pc62 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg62.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">3.9.3.1<span class="_ _b"> </span>IIC Instantiation Information</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This device has two IIC module.</div><div class="t m0 x9 hf y798 ff3 fs5 fc0 sc0 ls0 ws0">When the package pins associated with IIC have their mux select configured for IIC</div><div class="t m0 x9 hf y799 ff3 fs5 fc0 sc0 ls0 ws0">operation, the pins (SCL and SDA) are driven in a pseudo open drain configuration.</div><div class="t m0 x9 hf y68f ff3 fs5 fc0 sc0 ls0 ws0">The digital glitch filter implemented in the IICx module, controlled by the</div><div class="t m0 x9 hf y690 ff3 fs5 fc0 sc0 ls0 ws0">I2Cx_FLT[FLT] registers, is clocked from the bus clock and thus has filter granularity in</div><div class="t m0 x9 hf y691 ff3 fs5 fc0 sc0 ls0 ws0">bus clock cycle counts.</div><div class="t m0 x9 he y692 ff1 fs1 fc0 sc0 ls0 ws0">3.9.4<span class="_ _b"> </span>UART Configuration</div><div class="t m0 x9 hf y693 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y694 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x2b y695 w16 h20"><div class="t m2 x77 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 x8 h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x8 h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 x67 h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xd0 h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x20 h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 xd1 h19 y79a ff2 fsa fc0 sc0 ls0">UART</div></div><div class="t m0 xf2 h9 y696 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-36. UART configuration</div><div class="t m0 x8 h9 y697 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-47.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y698 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y699 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _2d"> </span>UART1 and UART2<span class="_ _10c"> </span><span class="fc1">UART</span></div><div class="t m0 x50 h7 y69a ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _62"> </span>UART0<span class="_ _10d"> </span><span class="fc1">UART</span></div><div class="t m0 x4b h7 y69b ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y69c ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x88 h7 y79b ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y79c ff2 fs4 fc0 sc0 ls0 ws0">Signal Multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal Multiplexing</span></div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Communication interfaces</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">98<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf2eb" data-dest-detail='[747,"XYZ",null,550.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:394.551000px;bottom:245.539000px;width:24.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d1" data-dest-detail='[721,"XYZ",null,550.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:394.551000px;bottom:230.039000px;width:24.498000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:214.539000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:199.039000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:183.539000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:168.039000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
