Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/jesperp/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_buffer_tb_behav xil_defaultlib.fifo_buffer_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9024] illegal argument of type reg [packed dim count:1] in math function 'floor()'; expected real type [/home/jesperp/Documents/BEP/github_project/receiver/ethernet_receiver/fifo_buffer/fifo_buffer/fifo_buffer.srcs/sources_1/new/fifo_buffer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_buffer(BUFFER_DEPTH=32'b010...
Compiling module xil_defaultlib.fifo_buffer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_buffer_tb_behav
