<stg><name>relu_top</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="20" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %din, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %din_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %din

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln3 = br void

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i = phi i2 %add_ln3, void, i2 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln3 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln3 = icmp_eq  i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln3 = br i1 %icmp_ln3, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln3 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="18" op_0_bw="18" op_1_bw="2" op_2_bw="16">
<![CDATA[
.split4:1 %shl_ln6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i16, i2 %i, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="18">
<![CDATA[
.split4:2 %zext_ln4 = zext i18 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:3 %add_ln6 = add i64 %zext_ln4, i64 %din_read

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split4:4 %br_ln4 = br void

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
:0 %ret_ln10 = ret

]]></Node>
<StgValue><ssdm name="ret_ln10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %j = phi i8 %add_ln4, void, i8 0, void %.split4

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln4 = add i8 %j, i8 1

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln4 = icmp_eq  i8 %j, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln4 = br i1 %icmp_ln4, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.split2:1 %br_ln5 = br void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %k = phi i8 0, void %.split2, i8 %add_ln5, void %.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln5 = add i8 %k, i8 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln5 = icmp_eq  i8 %k, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln5 = br i1 %icmp_ln5, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="8">
<![CDATA[
.split:1 %trunc_ln6_1 = trunc i8 %k

]]></Node>
<StgValue><ssdm name="trunc_ln6_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8">
<![CDATA[
.split:2 %trunc_ln6_2 = trunc i8 %j

]]></Node>
<StgValue><ssdm name="trunc_ln6_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="7" op_3_bw="2">
<![CDATA[
.split:3 %tmp1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i7.i2, i7 %trunc_ln6_2, i7 %trunc_ln6_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
.split:4 %zext_ln6 = zext i16 %tmp1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:5 %add_ln6_1 = add i64 %zext_ln6, i64 %add_ln6

]]></Node>
<StgValue><ssdm name="add_ln6_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln6_1, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="62">
<![CDATA[
.split:7 %sext_ln6 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.split:8 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln6

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="68" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:9 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="69" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:10 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:12 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="23" op_0_bw="32">
<![CDATA[
.split:13 %trunc_ln6_3 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln6_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
.split:11 %bitcast_ln6 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:14 %icmp_ln6 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split:15 %icmp_ln6_1 = icmp_eq  i23 %trunc_ln6_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln6_1"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:17 %tmp_2 = fcmp_ogt  i32 %bitcast_ln6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:20 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:16 %or_ln6 = or i1 %icmp_ln6_1, i1 %icmp_ln6

]]></Node>
<StgValue><ssdm name="or_ln6"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:17 %tmp_2 = fcmp_ogt  i32 %bitcast_ln6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:18 %and_ln6 = and i1 %or_ln6, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:19 %select_ln6 = select i1 %and_ln6, i32 %gmem_addr_read, i32 0

]]></Node>
<StgValue><ssdm name="select_ln6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="81" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
.split:21 %write_ln6 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %select_ln6, i4 15

]]></Node>
<StgValue><ssdm name="write_ln6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="82" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:22 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="83" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:22 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="84" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:22 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="85" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:22 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="86" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="87" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:22 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.split:23 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="112" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="113" name="din" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="din"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="115" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="114" toId="21">
</dataflow>
<dataflow id="117" from="empty_8" to="spectopmodule_ln0" fromId="116" toId="21">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="118" toId="22">
</dataflow>
<dataflow id="120" from="gmem" to="specinterface_ln0" fromId="112" toId="22">
</dataflow>
<dataflow id="122" from="empty" to="specinterface_ln0" fromId="121" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="125" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="22">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="130" toId="22">
</dataflow>
<dataflow id="133" from="empty_2" to="specinterface_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="138" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="139" from="StgValue_135" to="specinterface_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="140" from="empty_0" to="specinterface_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="126" toId="22">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="142" toId="23">
</dataflow>
<dataflow id="144" from="gmem" to="specbitsmap_ln0" fromId="112" toId="23">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="118" toId="24">
</dataflow>
<dataflow id="146" from="din" to="specinterface_ln0" fromId="113" toId="24">
</dataflow>
<dataflow id="148" from="empty_3" to="specinterface_ln0" fromId="147" toId="24">
</dataflow>
<dataflow id="149" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="151" from="empty_0" to="specinterface_ln0" fromId="126" toId="24">
</dataflow>
<dataflow id="152" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="153" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="155" from="empty_4" to="specinterface_ln0" fromId="154" toId="24">
</dataflow>
<dataflow id="157" from="empty_5" to="specinterface_ln0" fromId="156" toId="24">
</dataflow>
<dataflow id="158" from="empty_0" to="specinterface_ln0" fromId="126" toId="24">
</dataflow>
<dataflow id="159" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="160" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="161" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="162" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="24">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="126" toId="24">
</dataflow>
<dataflow id="165" from="empty_6" to="specinterface_ln0" fromId="164" toId="24">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="118" toId="25">
</dataflow>
<dataflow id="167" from="din" to="specinterface_ln0" fromId="113" toId="25">
</dataflow>
<dataflow id="169" from="empty_7" to="specinterface_ln0" fromId="168" toId="25">
</dataflow>
<dataflow id="170" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="171" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="172" from="empty_0" to="specinterface_ln0" fromId="126" toId="25">
</dataflow>
<dataflow id="173" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="174" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="175" from="empty_0" to="specinterface_ln0" fromId="126" toId="25">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="126" toId="25">
</dataflow>
<dataflow id="177" from="empty_0" to="specinterface_ln0" fromId="126" toId="25">
</dataflow>
<dataflow id="178" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="179" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="180" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="181" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="25">
</dataflow>
<dataflow id="182" from="empty_0" to="specinterface_ln0" fromId="126" toId="25">
</dataflow>
<dataflow id="183" from="empty_6" to="specinterface_ln0" fromId="164" toId="25">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="118" toId="26">
</dataflow>
<dataflow id="185" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="186" from="empty_3" to="specinterface_ln0" fromId="147" toId="26">
</dataflow>
<dataflow id="187" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="188" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="189" from="empty_0" to="specinterface_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="190" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="191" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="192" from="empty_4" to="specinterface_ln0" fromId="154" toId="26">
</dataflow>
<dataflow id="193" from="empty_0" to="specinterface_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="194" from="empty_0" to="specinterface_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="195" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="196" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="197" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="198" from="StgValue_123" to="specinterface_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="200" from="empty_0" to="specinterface_ln0" fromId="126" toId="26">
</dataflow>
<dataflow id="202" from="_ssdm_op_Read.s_axilite.i64" to="din_read" fromId="201" toId="27">
</dataflow>
<dataflow id="203" from="din" to="din_read" fromId="113" toId="27">
</dataflow>
<dataflow id="204" from="add_ln3" to="i" fromId="30" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="205" from="br_ln0" to="i" fromId="47" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="207" from="StgValue_206" to="i" fromId="206" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln3" to="i" fromId="28" toId="29">
</dataflow>
<dataflow id="209" from="i" to="add_ln3" fromId="29" toId="30">
</dataflow>
<dataflow id="211" from="StgValue_210" to="add_ln3" fromId="210" toId="30">
</dataflow>
<dataflow id="212" from="i" to="icmp_ln3" fromId="29" toId="31">
</dataflow>
<dataflow id="214" from="StgValue_213" to="icmp_ln3" fromId="213" toId="31">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="215" toId="32">
</dataflow>
<dataflow id="218" from="StgValue_217" to="empty" fromId="217" toId="32">
</dataflow>
<dataflow id="219" from="StgValue_217" to="empty" fromId="217" toId="32">
</dataflow>
<dataflow id="220" from="StgValue_217" to="empty" fromId="217" toId="32">
</dataflow>
<dataflow id="221" from="icmp_ln3" to="br_ln3" fromId="31" toId="33">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecLoopName" to="specloopname_ln3" fromId="222" toId="34">
</dataflow>
<dataflow id="225" from="empty_11" to="specloopname_ln3" fromId="224" toId="34">
</dataflow>
<dataflow id="227" from="_ssdm_op_BitConcatenate.i18.i2.i16" to="shl_ln6" fromId="226" toId="35">
</dataflow>
<dataflow id="228" from="i" to="shl_ln6" fromId="29" toId="35">
</dataflow>
<dataflow id="230" from="StgValue_229" to="shl_ln6" fromId="229" toId="35">
</dataflow>
<dataflow id="231" from="shl_ln6" to="zext_ln4" fromId="35" toId="36">
</dataflow>
<dataflow id="232" from="zext_ln4" to="add_ln6" fromId="36" toId="37">
</dataflow>
<dataflow id="233" from="din_read" to="add_ln6" fromId="27" toId="37">
</dataflow>
<dataflow id="234" from="add_ln4" to="j" fromId="41" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="235" from="br_ln0" to="j" fromId="61" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="237" from="StgValue_236" to="j" fromId="236" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln4" to="j" fromId="38" toId="40">
</dataflow>
<dataflow id="239" from="j" to="add_ln4" fromId="40" toId="41">
</dataflow>
<dataflow id="241" from="StgValue_240" to="add_ln4" fromId="240" toId="41">
</dataflow>
<dataflow id="242" from="j" to="icmp_ln4" fromId="40" toId="42">
</dataflow>
<dataflow id="244" from="StgValue_243" to="icmp_ln4" fromId="243" toId="42">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="215" toId="43">
</dataflow>
<dataflow id="247" from="StgValue_246" to="empty_18" fromId="246" toId="43">
</dataflow>
<dataflow id="248" from="StgValue_246" to="empty_18" fromId="246" toId="43">
</dataflow>
<dataflow id="249" from="StgValue_246" to="empty_18" fromId="246" toId="43">
</dataflow>
<dataflow id="250" from="icmp_ln4" to="br_ln4" fromId="42" toId="44">
</dataflow>
<dataflow id="251" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="222" toId="45">
</dataflow>
<dataflow id="253" from="empty_10" to="specloopname_ln4" fromId="252" toId="45">
</dataflow>
<dataflow id="254" from="StgValue_236" to="k" fromId="236" toId="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="255" from="br_ln5" to="k" fromId="46" toId="48">
</dataflow>
<dataflow id="256" from="add_ln5" to="k" fromId="49" toId="48">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="257" from="br_ln0" to="k" fromId="88" toId="48">
<BackEdge/>
</dataflow>
<dataflow id="258" from="k" to="add_ln5" fromId="48" toId="49">
</dataflow>
<dataflow id="259" from="StgValue_240" to="add_ln5" fromId="240" toId="49">
</dataflow>
<dataflow id="260" from="k" to="icmp_ln5" fromId="48" toId="50">
</dataflow>
<dataflow id="261" from="StgValue_243" to="icmp_ln5" fromId="243" toId="50">
</dataflow>
<dataflow id="262" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="215" toId="51">
</dataflow>
<dataflow id="263" from="StgValue_246" to="empty_19" fromId="246" toId="51">
</dataflow>
<dataflow id="264" from="StgValue_246" to="empty_19" fromId="246" toId="51">
</dataflow>
<dataflow id="265" from="StgValue_246" to="empty_19" fromId="246" toId="51">
</dataflow>
<dataflow id="266" from="icmp_ln5" to="br_ln5" fromId="50" toId="52">
</dataflow>
<dataflow id="267" from="k" to="trunc_ln6_1" fromId="48" toId="53">
</dataflow>
<dataflow id="268" from="j" to="trunc_ln6_2" fromId="40" toId="54">
</dataflow>
<dataflow id="270" from="_ssdm_op_BitConcatenate.i16.i7.i7.i2" to="tmp1" fromId="269" toId="55">
</dataflow>
<dataflow id="271" from="trunc_ln6_2" to="tmp1" fromId="54" toId="55">
</dataflow>
<dataflow id="272" from="trunc_ln6_1" to="tmp1" fromId="53" toId="55">
</dataflow>
<dataflow id="273" from="StgValue_206" to="tmp1" fromId="206" toId="55">
</dataflow>
<dataflow id="274" from="tmp1" to="zext_ln6" fromId="55" toId="56">
</dataflow>
<dataflow id="275" from="zext_ln6" to="add_ln6_1" fromId="56" toId="57">
</dataflow>
<dataflow id="276" from="add_ln6" to="add_ln6_1" fromId="37" toId="57">
</dataflow>
<dataflow id="278" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln6" fromId="277" toId="58">
</dataflow>
<dataflow id="279" from="add_ln6_1" to="trunc_ln6" fromId="57" toId="58">
</dataflow>
<dataflow id="281" from="StgValue_280" to="trunc_ln6" fromId="280" toId="58">
</dataflow>
<dataflow id="283" from="StgValue_282" to="trunc_ln6" fromId="282" toId="58">
</dataflow>
<dataflow id="284" from="trunc_ln6" to="sext_ln6" fromId="58" toId="59">
</dataflow>
<dataflow id="285" from="gmem" to="gmem_addr" fromId="112" toId="60">
</dataflow>
<dataflow id="286" from="sext_ln6" to="gmem_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="288" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="287" toId="62">
</dataflow>
<dataflow id="289" from="gmem_addr" to="gmem_load_req" fromId="60" toId="62">
</dataflow>
<dataflow id="291" from="StgValue_290" to="gmem_load_req" fromId="290" toId="62">
</dataflow>
<dataflow id="292" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="287" toId="63">
</dataflow>
<dataflow id="293" from="gmem_addr" to="gmem_load_req" fromId="60" toId="63">
</dataflow>
<dataflow id="294" from="StgValue_290" to="gmem_load_req" fromId="290" toId="63">
</dataflow>
<dataflow id="295" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="287" toId="64">
</dataflow>
<dataflow id="296" from="gmem_addr" to="gmem_load_req" fromId="60" toId="64">
</dataflow>
<dataflow id="297" from="StgValue_290" to="gmem_load_req" fromId="290" toId="64">
</dataflow>
<dataflow id="298" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="287" toId="65">
</dataflow>
<dataflow id="299" from="gmem_addr" to="gmem_load_req" fromId="60" toId="65">
</dataflow>
<dataflow id="300" from="StgValue_290" to="gmem_load_req" fromId="290" toId="65">
</dataflow>
<dataflow id="301" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="287" toId="66">
</dataflow>
<dataflow id="302" from="gmem_addr" to="gmem_load_req" fromId="60" toId="66">
</dataflow>
<dataflow id="303" from="StgValue_290" to="gmem_load_req" fromId="290" toId="66">
</dataflow>
<dataflow id="304" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="287" toId="67">
</dataflow>
<dataflow id="305" from="gmem_addr" to="gmem_load_req" fromId="60" toId="67">
</dataflow>
<dataflow id="306" from="StgValue_290" to="gmem_load_req" fromId="290" toId="67">
</dataflow>
<dataflow id="307" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="287" toId="68">
</dataflow>
<dataflow id="308" from="gmem_addr" to="gmem_load_req" fromId="60" toId="68">
</dataflow>
<dataflow id="309" from="StgValue_290" to="gmem_load_req" fromId="290" toId="68">
</dataflow>
<dataflow id="311" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="310" toId="69">
</dataflow>
<dataflow id="312" from="gmem_addr" to="gmem_addr_read" fromId="60" toId="69">
</dataflow>
<dataflow id="314" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="313" toId="70">
</dataflow>
<dataflow id="315" from="gmem_addr_read" to="tmp_1" fromId="69" toId="70">
</dataflow>
<dataflow id="317" from="StgValue_316" to="tmp_1" fromId="316" toId="70">
</dataflow>
<dataflow id="319" from="StgValue_318" to="tmp_1" fromId="318" toId="70">
</dataflow>
<dataflow id="320" from="gmem_addr_read" to="trunc_ln6_3" fromId="69" toId="71">
</dataflow>
<dataflow id="321" from="gmem_addr_read" to="bitcast_ln6" fromId="69" toId="72">
</dataflow>
<dataflow id="322" from="tmp_1" to="icmp_ln6" fromId="70" toId="73">
</dataflow>
<dataflow id="324" from="StgValue_323" to="icmp_ln6" fromId="323" toId="73">
</dataflow>
<dataflow id="325" from="trunc_ln6_3" to="icmp_ln6_1" fromId="71" toId="74">
</dataflow>
<dataflow id="327" from="StgValue_326" to="icmp_ln6_1" fromId="326" toId="74">
</dataflow>
<dataflow id="328" from="bitcast_ln6" to="tmp_2" fromId="72" toId="75">
</dataflow>
<dataflow id="330" from="StgValue_329" to="tmp_2" fromId="329" toId="75">
</dataflow>
<dataflow id="332" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_req" fromId="331" toId="76">
</dataflow>
<dataflow id="333" from="gmem_addr" to="gmem_addr_req" fromId="60" toId="76">
</dataflow>
<dataflow id="334" from="StgValue_290" to="gmem_addr_req" fromId="290" toId="76">
</dataflow>
<dataflow id="335" from="icmp_ln6_1" to="or_ln6" fromId="74" toId="77">
</dataflow>
<dataflow id="336" from="icmp_ln6" to="or_ln6" fromId="73" toId="77">
</dataflow>
<dataflow id="337" from="bitcast_ln6" to="tmp_2" fromId="72" toId="78">
</dataflow>
<dataflow id="338" from="StgValue_329" to="tmp_2" fromId="329" toId="78">
</dataflow>
<dataflow id="339" from="or_ln6" to="and_ln6" fromId="77" toId="79">
</dataflow>
<dataflow id="340" from="tmp_2" to="and_ln6" fromId="78" toId="79">
</dataflow>
<dataflow id="341" from="and_ln6" to="select_ln6" fromId="79" toId="80">
</dataflow>
<dataflow id="342" from="gmem_addr_read" to="select_ln6" fromId="69" toId="80">
</dataflow>
<dataflow id="343" from="StgValue_123" to="select_ln6" fromId="123" toId="80">
</dataflow>
<dataflow id="345" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln6" fromId="344" toId="81">
</dataflow>
<dataflow id="346" from="gmem_addr" to="write_ln6" fromId="60" toId="81">
</dataflow>
<dataflow id="347" from="select_ln6" to="write_ln6" fromId="80" toId="81">
</dataflow>
<dataflow id="349" from="StgValue_348" to="write_ln6" fromId="348" toId="81">
</dataflow>
<dataflow id="351" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="350" toId="82">
</dataflow>
<dataflow id="352" from="gmem_addr" to="gmem_addr_resp" fromId="60" toId="82">
</dataflow>
<dataflow id="353" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="350" toId="83">
</dataflow>
<dataflow id="354" from="gmem_addr" to="gmem_addr_resp" fromId="60" toId="83">
</dataflow>
<dataflow id="355" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="350" toId="84">
</dataflow>
<dataflow id="356" from="gmem_addr" to="gmem_addr_resp" fromId="60" toId="84">
</dataflow>
<dataflow id="357" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="350" toId="85">
</dataflow>
<dataflow id="358" from="gmem_addr" to="gmem_addr_resp" fromId="60" toId="85">
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="222" toId="86">
</dataflow>
<dataflow id="361" from="empty_9" to="specloopname_ln5" fromId="360" toId="86">
</dataflow>
<dataflow id="362" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_resp" fromId="350" toId="87">
</dataflow>
<dataflow id="363" from="gmem_addr" to="gmem_addr_resp" fromId="60" toId="87">
</dataflow>
<dataflow id="364" from="icmp_ln3" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="365" from="icmp_ln4" to="StgValue_3" fromId="42" toId="3">
</dataflow>
<dataflow id="366" from="icmp_ln5" to="StgValue_4" fromId="50" toId="4">
</dataflow>
</dataflows>


</stg>
