# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prueba_FFT.srcs/sources_1/ip/comp_fft/sim/comp_fft.vhd" \
"../../../../prueba_FFT.srcs/sim_1/imports/demo_tb/tb_comp_fft.vhd" \

# Do not sort compile order
nosort
