// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16_ram) {
        ram[0] = "0b00111101110001010101100111110100";
        ram[1] = "0b00111110111010110000001001001110";
        ram[2] = "0b00111111101010010110001110100000";
        ram[3] = "0b00111111011111001100011000110001";
        ram[4] = "0b00111111000111001111001000111011";
        ram[5] = "0b00111111101010001110011011110001";
        ram[6] = "0b00111110000110100001110101101010";
        ram[7] = "0b00111111001101011101011000010001";
        ram[8] = "0b00111111011100110010010000111001";
        ram[9] = "0b00111111011100111110101101110011";
        ram[10] = "0b00111111001000100001010101111111";
        ram[11] = "0b00111111100100111010000100011011";
        ram[12] = "0b00111111100000101000111011011010";
        ram[13] = "0b00111111101010001011010111001010";
        ram[14] = "0b00111110111011011110011100111101";
        ram[15] = "0b00111110100100010011001101001000";
        ram[16] = "0b10111110010100011001110100010001";
        ram[17] = "0b10111110101101101011010011111100";
        ram[18] = "0b10111110011010001100101111111010";
        ram[19] = "0b00111111000001111011111100001111";
        ram[20] = "0b00111111110001111101111010001010";
        ram[21] = "0b00111111101100111110111111111011";
        ram[22] = "0b00111101100000111101100111101111";
        ram[23] = "0b10111110110110110001000101000001";
        ram[24] = "0b10111111001111000101000000100000";
        ram[25] = "0b10111110100111100000001010111101";
        ram[26] = "0b10111111000011101000101001010110";
        ram[27] = "0b10111111010010111110110111110101";
        ram[28] = "0b10111110111100100100011100011011";
        ram[29] = "0b00111111010000110000001011010000";
        ram[30] = "0b00111101110001110010110010100010";
        ram[31] = "0b10111101111101100000111110000111";
        ram[32] = "0b10111110100001010000000011011110";
        ram[33] = "0b10111110101101111000110100110001";
        ram[34] = "0b10111111000000100101010010001101";
        ram[35] = "0b10111110010001101111000100001110";
        ram[36] = "0b10111110101100111001110101101110";
        ram[37] = "0b10111110000000000011000110101010";
        ram[38] = "0b10111111001110100001001000000010";
        ram[39] = "0b00111101101100001000111100011111";
        ram[40] = "0b00111110011001110000110001010000";
        ram[41] = "0b10111101101101101001110010101010";
        ram[42] = "0b10111100001111010000100011001010";
        ram[43] = "0b00111110100001100001110001001110";
        ram[44] = "0b00111110101001100110001000011110";
        ram[45] = "0b00111111001000101100000101000101";
        ram[46] = "0b00111110101110000110101000100000";
        ram[47] = "0b00111111000000101000010001100000";
        ram[48] = "0b00111111001010010001101011010000";
        ram[49] = "0b10111110000101011100011100001000";
        ram[50] = "0b00111110011111010010011100011110";
        ram[51] = "0b00111110111010101000101110000101";
        ram[52] = "0b00111110101011101101100010010111";
        ram[53] = "0b10111110100010010001010010011111";
        ram[54] = "0b00111110101000011101110101100001";
        ram[55] = "0b00111110110100110011010100011001";
        ram[56] = "0b00111110100001001111111111001010";
        ram[57] = "0b00111111000000101111110100011110";
        ram[58] = "0b00111101100110011110011101110101";
        ram[59] = "0b00111111001001000111110011000001";
        ram[60] = "0b10111111110101110011111011001010";
        ram[61] = "0b00111111000001000011101001101100";
        ram[62] = "0b00111110000010010011001111101000";
        ram[63] = "0b10111110101001110110010101010011";
        ram[64] = "0b00111110010001001101101010101100";
        ram[65] = "0b00111110111111010101000000011010";
        ram[66] = "0b00111111000100110000001101001001";
        ram[67] = "0b10111110010000010001011000101010";
        ram[68] = "0b10111100111110101000000001111110";
        ram[69] = "0b00111111001010011110001101111100";
        ram[70] = "0b10111111011001001010110001001011";
        ram[71] = "0b10111110111100111100010010001101";
        ram[72] = "0b10111110110000101000000000010001";
        ram[73] = "0b00111110001000100111001000100011";
        ram[74] = "0b00111110001001111010011101110101";
        ram[75] = "0b00111110000101110101111010111110";
        ram[76] = "0b00111101110010111001011010000000";
        ram[77] = "0b10111110101011110010101101001001";
        ram[78] = "0b10111110101100111101010100010110";
        ram[79] = "0b00111110001111010100101010000100";
        ram[80] = "0b10111110111110111001111000101000";
        ram[81] = "0b10111111010101100101110100001110";
        ram[82] = "0b10111110011110011001110001000011";
        ram[83] = "0b10111100101011010011101100011000";
        ram[84] = "0b10111110101100000001010011011011";
        ram[85] = "0b10111110001111100101110000011101";
        ram[86] = "0b10111110111000110001111001111000";
        ram[87] = "0b00111101110001001001000101010110";
        ram[88] = "0b10111111000001101010010000101101";
        ram[89] = "0b10111111000101101101000100101010";
        ram[90] = "0b10111110111010010100101010101110";
        ram[91] = "0b10111111101011000101010111100010";
        ram[92] = "0b10111111000100000000000011001101";
        ram[93] = "0b11000000000000001101110110000000";
        ram[94] = "0b10111111011100010010011011000000";
        ram[95] = "0b10111111011111011011100101011000";
        ram[96] = "0b10111101101000001000010111000010";
        ram[97] = "0b10111111100010001111000101100110";
        ram[98] = "0b10111111000101010100111011100111";
        ram[99] = "0b10111111110000100100110110000111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16_ram("nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod19_layer1_weights_16() {
    delete meminst;
}


};//endmodule
#endif
