<stg><name>streamtoparallelwithburst</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %out_memory_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_memory_assign"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %final_s2m_len_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="final_s2m_len_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory

]]></Node>
<StgValue><ssdm name="out_memory_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %kernel_mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:5 %kernel_mode_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %kernel_mode

]]></Node>
<StgValue><ssdm name="kernel_mode_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount37, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 256, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:9 %icmp_ln1065 = icmp_eq  i2 %kernel_mode_read, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:10 %icmp_ln1065_1 = icmp_eq  i2 %kernel_mode_read, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln1065_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %even = or i1 %icmp_ln1065, i1 %icmp_ln1065_1

]]></Node>
<StgValue><ssdm name="even"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
entry:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %store_ln18 = store i32 0, i32 %final_s2m_len_V

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %store_ln18 = store i64 %out_memory_read, i64 %out_memory_assign

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln18 = br void %VITIS_LOOP_22_2

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_2:0 %out_memory_assign_load = load i64 %out_memory_assign

]]></Node>
<StgValue><ssdm name="out_memory_assign_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_22_2:3 %tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount37

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_2:4 %trunc_ln27 = trunc i64 %out_memory_assign_load

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_22_2:5 %xor_ln27 = xor i3 %trunc_ln27, i3 4

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_22_2:6 %zext_ln27 = zext i3 %xor_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_2:7 %shl_ln27 = shl i8 15, i8 %zext_ln27

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_22_2:9 %zext_ln29 = zext i3 %trunc_ln27

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_22_2:10 %shl_ln29 = shl i8 15, i8 %zext_ln29

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_22_2:15 %sub_ln36 = sub i32 0, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_22_2:16 %lshr_ln36_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln36, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln36_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_2:1 %final_s2m_len_V_2 = load i32 %final_s2m_len_V

]]></Node>
<StgValue><ssdm name="final_s2m_len_V_2"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_22_2:8 %shl_ln27_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln27_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_22_2:11 %shl_ln29_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln29_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_2:12 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="6" op_5_bw="64" op_6_bw="8" op_7_bw="33" op_8_bw="6" op_9_bw="8" op_10_bw="0">
<![CDATA[
VITIS_LOOP_22_2:13 %call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2, i32 %tmp_4, i1 %even, i64 %out_memory_assign_load, i6 %shl_ln27_2, i64 %gmem0, i8 %shl_ln27, i33 %inbuf, i6 %shl_ln29_2, i8 %shl_ln29

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_22_2:14 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_22_2:17 %zext_ln36 = zext i31 %lshr_ln36_1

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_22_2:18 %sub_ln36_1 = sub i32 0, i32 %zext_ln36

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_22_2:19 %lshr_ln36_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %tmp_4, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln36_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_22_2:20 %zext_ln36_1 = zext i31 %lshr_ln36_2

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_22_2:21 %select_ln36 = select i1 %tmp_2, i32 %sub_ln36_1, i32 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_22_2:22 %select_ln35 = select i1 %tmp, i32 %tmp_4, i32 %select_ln36

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
VITIS_LOOP_22_2:23 %shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln35, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="35">
<![CDATA[
VITIS_LOOP_22_2:24 %sext_ln5 = sext i35 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_2:25 %add_ln5 = add i64 %out_memory_assign_load, i64 %sext_ln5

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_22_2:26 %final_s2m_len_V_3 = add i32 %select_ln35, i32 %final_s2m_len_V_2

]]></Node>
<StgValue><ssdm name="final_s2m_len_V_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_22_2:30 %tmp_3 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %final_s2m_len_V_3, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_2:2 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="64" op_4_bw="6" op_5_bw="64" op_6_bw="8" op_7_bw="33" op_8_bw="6" op_9_bw="8" op_10_bw="0">
<![CDATA[
VITIS_LOOP_22_2:13 %call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2, i32 %tmp_4, i1 %even, i64 %out_memory_assign_load, i6 %shl_ln27_2, i64 %gmem0, i8 %shl_ln27, i33 %inbuf, i6 %shl_ln29_2, i8 %shl_ln29

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_22_2:27 %icmp_ln1065_2 = icmp_eq  i32 %final_s2m_len_V_3, i32 1024

]]></Node>
<StgValue><ssdm name="icmp_ln1065_2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_22_2:28 %add_ln49 = add i64 %add_ln5, i64 18446744073709543424

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_2:29 %select_ln48 = select i1 %icmp_ln1065_2, i64 %add_ln49, i64 %add_ln5

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
VITIS_LOOP_22_2:31 %icmp_ln1073 = icmp_eq  i22 %tmp_3, i22 0

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_2:32 %br_ln53 = br i1 %icmp_ln1073, void %do.end, void %VITIS_LOOP_22_2.VITIS_LOOP_22_2_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2.VITIS_LOOP_22_2_crit_edge:0 %store_ln53 = store i32 %final_s2m_len_V_3, i32 %final_s2m_len_V

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_2.VITIS_LOOP_22_2_crit_edge:1 %store_ln53 = store i64 %select_ln48, i64 %out_memory_assign

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_2.VITIS_LOOP_22_2_crit_edge:2 %br_ln53 = br void %VITIS_LOOP_22_2

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
do.end:0 %write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %icmp_ln1065_2

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
do.end:1 %ret_ln55 = ret

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="inbuf" dir="0" iftype="3">
<core>NULL</core><StgValue><ssdm name="inbuf"/></StgValue>
</port>
<port id="65" name="incount37" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="incount37"/></StgValue>
</port>
<port id="66" name="s2m_buf_sts" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</port>
<port id="67" name="kernel_mode" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="kernel_mode"/></StgValue>
</port>
<port id="68" name="gmem0" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="69" name="out_memory" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out_memory"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="out_memory_assign" fromId="70" toId="5">
</dataflow>
<dataflow id="72" from="StgValue_70" to="final_s2m_len_V" fromId="70" toId="6">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="out_memory" to="specinterface_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="77" from="ap_fifo_str" to="specinterface_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="82" from="p_str" to="specinterface_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="85" from="p_str" to="specinterface_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="86" from="p_str" to="specinterface_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="87" from="p_str" to="specinterface_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="90" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="7">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="7">
</dataflow>
<dataflow id="93" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="7">
</dataflow>
<dataflow id="94" from="p_str" to="specinterface_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="96" from="ScalarProp_str" to="specinterface_ln0" fromId="95" toId="7">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="7">
</dataflow>
<dataflow id="99" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="7">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_fifo.i64P0A" to="out_memory_read" fromId="100" toId="8">
</dataflow>
<dataflow id="102" from="out_memory" to="out_memory_read" fromId="69" toId="8">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="9">
</dataflow>
<dataflow id="104" from="kernel_mode" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="105" from="ap_fifo_str" to="specinterface_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="108" from="p_str" to="specinterface_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="110" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="111" from="p_str" to="specinterface_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="112" from="p_str" to="specinterface_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="113" from="p_str" to="specinterface_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="115" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="116" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="117" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="118" from="p_str" to="specinterface_ln0" fromId="81" toId="9">
</dataflow>
<dataflow id="119" from="ScalarProp_str" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="120" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="9">
</dataflow>
<dataflow id="121" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="123" from="_ssdm_op_Read.ap_fifo.i2P0A" to="kernel_mode_read" fromId="122" toId="10">
</dataflow>
<dataflow id="124" from="kernel_mode" to="kernel_mode_read" fromId="67" toId="10">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="11">
</dataflow>
<dataflow id="126" from="incount37" to="specinterface_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="128" from="empty" to="specinterface_ln0" fromId="127" toId="11">
</dataflow>
<dataflow id="129" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="130" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="132" from="empty_3" to="specinterface_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="133" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="134" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="135" from="empty_3" to="specinterface_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="136" from="empty_3" to="specinterface_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="137" from="empty_3" to="specinterface_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="138" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="139" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="140" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="141" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="142" from="empty_3" to="specinterface_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="143" from="empty_3" to="specinterface_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="144" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="145" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="147" from="inbuf" to="specinterface_ln0" fromId="64" toId="12">
</dataflow>
<dataflow id="148" from="empty" to="specinterface_ln0" fromId="127" toId="12">
</dataflow>
<dataflow id="149" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="150" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="151" from="empty_3" to="specinterface_ln0" fromId="131" toId="12">
</dataflow>
<dataflow id="152" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="153" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="154" from="empty_3" to="specinterface_ln0" fromId="131" toId="12">
</dataflow>
<dataflow id="155" from="empty_3" to="specinterface_ln0" fromId="131" toId="12">
</dataflow>
<dataflow id="156" from="empty_3" to="specinterface_ln0" fromId="131" toId="12">
</dataflow>
<dataflow id="157" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="158" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="159" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="160" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="161" from="empty_3" to="specinterface_ln0" fromId="131" toId="12">
</dataflow>
<dataflow id="162" from="empty_3" to="specinterface_ln0" fromId="131" toId="12">
</dataflow>
<dataflow id="163" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="164" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="12">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="166" from="gmem0" to="specinterface_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="168" from="empty_4" to="specinterface_ln0" fromId="167" toId="13">
</dataflow>
<dataflow id="169" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="170" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="171" from="empty_3" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="172" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="174" from="StgValue_173" to="specinterface_ln0" fromId="173" toId="13">
</dataflow>
<dataflow id="176" from="empty_2" to="specinterface_ln0" fromId="175" toId="13">
</dataflow>
<dataflow id="178" from="empty_1" to="specinterface_ln0" fromId="177" toId="13">
</dataflow>
<dataflow id="179" from="empty_3" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="180" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="13">
</dataflow>
<dataflow id="181" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="13">
</dataflow>
<dataflow id="182" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="13">
</dataflow>
<dataflow id="184" from="StgValue_183" to="specinterface_ln0" fromId="183" toId="13">
</dataflow>
<dataflow id="185" from="empty_3" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="186" from="empty_3" to="specinterface_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="187" from="StgValue_97" to="specinterface_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="188" from="StgValue_78" to="specinterface_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="189" from="kernel_mode_read" to="icmp_ln1065" fromId="10" toId="14">
</dataflow>
<dataflow id="191" from="StgValue_190" to="icmp_ln1065" fromId="190" toId="14">
</dataflow>
<dataflow id="192" from="kernel_mode_read" to="icmp_ln1065_1" fromId="10" toId="15">
</dataflow>
<dataflow id="194" from="StgValue_193" to="icmp_ln1065_1" fromId="193" toId="15">
</dataflow>
<dataflow id="195" from="icmp_ln1065" to="even" fromId="14" toId="16">
</dataflow>
<dataflow id="196" from="icmp_ln1065_1" to="even" fromId="15" toId="16">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitSelect.i1.i2.i32" to="tmp" fromId="197" toId="17">
</dataflow>
<dataflow id="199" from="kernel_mode_read" to="tmp" fromId="10" toId="17">
</dataflow>
<dataflow id="200" from="StgValue_70" to="tmp" fromId="70" toId="17">
</dataflow>
<dataflow id="201" from="StgValue_78" to="store_ln18" fromId="78" toId="18">
</dataflow>
<dataflow id="202" from="final_s2m_len_V" to="store_ln18" fromId="6" toId="18">
</dataflow>
<dataflow id="203" from="out_memory_read" to="store_ln18" fromId="8" toId="19">
</dataflow>
<dataflow id="204" from="out_memory_assign" to="store_ln18" fromId="5" toId="19">
</dataflow>
<dataflow id="205" from="out_memory_assign" to="out_memory_assign_load" fromId="5" toId="21">
</dataflow>
<dataflow id="207" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="tmp_4" fromId="206" toId="22">
</dataflow>
<dataflow id="208" from="incount37" to="tmp_4" fromId="65" toId="22">
</dataflow>
<dataflow id="209" from="out_memory_assign_load" to="trunc_ln27" fromId="21" toId="23">
</dataflow>
<dataflow id="210" from="trunc_ln27" to="xor_ln27" fromId="23" toId="24">
</dataflow>
<dataflow id="212" from="StgValue_211" to="xor_ln27" fromId="211" toId="24">
</dataflow>
<dataflow id="213" from="xor_ln27" to="zext_ln27" fromId="24" toId="25">
</dataflow>
<dataflow id="215" from="StgValue_214" to="shl_ln27" fromId="214" toId="26">
</dataflow>
<dataflow id="216" from="zext_ln27" to="shl_ln27" fromId="25" toId="26">
</dataflow>
<dataflow id="217" from="trunc_ln27" to="zext_ln29" fromId="23" toId="27">
</dataflow>
<dataflow id="218" from="StgValue_214" to="shl_ln29" fromId="214" toId="28">
</dataflow>
<dataflow id="219" from="zext_ln29" to="shl_ln29" fromId="27" toId="28">
</dataflow>
<dataflow id="220" from="StgValue_78" to="sub_ln36" fromId="78" toId="29">
</dataflow>
<dataflow id="221" from="tmp_4" to="sub_ln36" fromId="22" toId="29">
</dataflow>
<dataflow id="223" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="lshr_ln36_1" fromId="222" toId="30">
</dataflow>
<dataflow id="224" from="sub_ln36" to="lshr_ln36_1" fromId="29" toId="30">
</dataflow>
<dataflow id="225" from="StgValue_70" to="lshr_ln36_1" fromId="70" toId="30">
</dataflow>
<dataflow id="227" from="StgValue_226" to="lshr_ln36_1" fromId="226" toId="30">
</dataflow>
<dataflow id="228" from="final_s2m_len_V" to="final_s2m_len_V_2" fromId="6" toId="31">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln27_2" fromId="229" toId="32">
</dataflow>
<dataflow id="231" from="xor_ln27" to="shl_ln27_2" fromId="24" toId="32">
</dataflow>
<dataflow id="233" from="StgValue_232" to="shl_ln27_2" fromId="232" toId="32">
</dataflow>
<dataflow id="234" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln29_2" fromId="229" toId="33">
</dataflow>
<dataflow id="235" from="trunc_ln27" to="shl_ln29_2" fromId="23" toId="33">
</dataflow>
<dataflow id="236" from="StgValue_232" to="shl_ln29_2" fromId="232" toId="33">
</dataflow>
<dataflow id="238" from="_ssdm_op_Wait" to="empty" fromId="237" toId="34">
</dataflow>
<dataflow id="240" from="streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2" to="call_ln145" fromId="239" toId="35">
</dataflow>
<dataflow id="241" from="tmp_4" to="call_ln145" fromId="22" toId="35">
</dataflow>
<dataflow id="242" from="even" to="call_ln145" fromId="16" toId="35">
</dataflow>
<dataflow id="243" from="out_memory_assign_load" to="call_ln145" fromId="21" toId="35">
</dataflow>
<dataflow id="244" from="shl_ln27_2" to="call_ln145" fromId="32" toId="35">
</dataflow>
<dataflow id="245" from="gmem0" to="call_ln145" fromId="68" toId="35">
</dataflow>
<dataflow id="246" from="shl_ln27" to="call_ln145" fromId="26" toId="35">
</dataflow>
<dataflow id="247" from="inbuf" to="call_ln145" fromId="64" toId="35">
</dataflow>
<dataflow id="248" from="shl_ln29_2" to="call_ln145" fromId="33" toId="35">
</dataflow>
<dataflow id="249" from="shl_ln29" to="call_ln145" fromId="28" toId="35">
</dataflow>
<dataflow id="251" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2" fromId="250" toId="36">
</dataflow>
<dataflow id="252" from="tmp_4" to="tmp_2" fromId="22" toId="36">
</dataflow>
<dataflow id="253" from="StgValue_226" to="tmp_2" fromId="226" toId="36">
</dataflow>
<dataflow id="254" from="lshr_ln36_1" to="zext_ln36" fromId="30" toId="37">
</dataflow>
<dataflow id="255" from="StgValue_78" to="sub_ln36_1" fromId="78" toId="38">
</dataflow>
<dataflow id="256" from="zext_ln36" to="sub_ln36_1" fromId="37" toId="38">
</dataflow>
<dataflow id="257" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="lshr_ln36_2" fromId="222" toId="39">
</dataflow>
<dataflow id="258" from="tmp_4" to="lshr_ln36_2" fromId="22" toId="39">
</dataflow>
<dataflow id="259" from="StgValue_70" to="lshr_ln36_2" fromId="70" toId="39">
</dataflow>
<dataflow id="260" from="StgValue_226" to="lshr_ln36_2" fromId="226" toId="39">
</dataflow>
<dataflow id="261" from="lshr_ln36_2" to="zext_ln36_1" fromId="39" toId="40">
</dataflow>
<dataflow id="262" from="tmp_2" to="select_ln36" fromId="36" toId="41">
</dataflow>
<dataflow id="263" from="sub_ln36_1" to="select_ln36" fromId="38" toId="41">
</dataflow>
<dataflow id="264" from="zext_ln36_1" to="select_ln36" fromId="40" toId="41">
</dataflow>
<dataflow id="265" from="tmp" to="select_ln35" fromId="17" toId="42">
</dataflow>
<dataflow id="266" from="tmp_4" to="select_ln35" fromId="22" toId="42">
</dataflow>
<dataflow id="267" from="select_ln36" to="select_ln35" fromId="41" toId="42">
</dataflow>
<dataflow id="269" from="_ssdm_op_BitConcatenate.i35.i32.i3" to="shl_ln" fromId="268" toId="43">
</dataflow>
<dataflow id="270" from="select_ln35" to="shl_ln" fromId="42" toId="43">
</dataflow>
<dataflow id="271" from="StgValue_232" to="shl_ln" fromId="232" toId="43">
</dataflow>
<dataflow id="272" from="shl_ln" to="sext_ln5" fromId="43" toId="44">
</dataflow>
<dataflow id="273" from="out_memory_assign_load" to="add_ln5" fromId="21" toId="45">
</dataflow>
<dataflow id="274" from="sext_ln5" to="add_ln5" fromId="44" toId="45">
</dataflow>
<dataflow id="275" from="select_ln35" to="final_s2m_len_V_3" fromId="42" toId="46">
</dataflow>
<dataflow id="276" from="final_s2m_len_V_2" to="final_s2m_len_V_3" fromId="31" toId="46">
</dataflow>
<dataflow id="278" from="_ssdm_op_PartSelect.i22.i32.i32.i32" to="tmp_3" fromId="277" toId="47">
</dataflow>
<dataflow id="279" from="final_s2m_len_V_3" to="tmp_3" fromId="46" toId="47">
</dataflow>
<dataflow id="281" from="StgValue_280" to="tmp_3" fromId="280" toId="47">
</dataflow>
<dataflow id="282" from="StgValue_226" to="tmp_3" fromId="226" toId="47">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecLoopName" to="specloopname_ln10" fromId="283" toId="48">
</dataflow>
<dataflow id="286" from="empty_8" to="specloopname_ln10" fromId="285" toId="48">
</dataflow>
<dataflow id="287" from="streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2" to="call_ln145" fromId="239" toId="49">
</dataflow>
<dataflow id="288" from="tmp_4" to="call_ln145" fromId="22" toId="49">
</dataflow>
<dataflow id="289" from="even" to="call_ln145" fromId="16" toId="49">
</dataflow>
<dataflow id="290" from="out_memory_assign_load" to="call_ln145" fromId="21" toId="49">
</dataflow>
<dataflow id="291" from="shl_ln27_2" to="call_ln145" fromId="32" toId="49">
</dataflow>
<dataflow id="292" from="gmem0" to="call_ln145" fromId="68" toId="49">
</dataflow>
<dataflow id="293" from="shl_ln27" to="call_ln145" fromId="26" toId="49">
</dataflow>
<dataflow id="294" from="inbuf" to="call_ln145" fromId="64" toId="49">
</dataflow>
<dataflow id="295" from="shl_ln29_2" to="call_ln145" fromId="33" toId="49">
</dataflow>
<dataflow id="296" from="shl_ln29" to="call_ln145" fromId="28" toId="49">
</dataflow>
<dataflow id="297" from="final_s2m_len_V_3" to="icmp_ln1065_2" fromId="46" toId="50">
</dataflow>
<dataflow id="298" from="StgValue_173" to="icmp_ln1065_2" fromId="173" toId="50">
</dataflow>
<dataflow id="299" from="add_ln5" to="add_ln49" fromId="45" toId="51">
</dataflow>
<dataflow id="301" from="StgValue_300" to="add_ln49" fromId="300" toId="51">
</dataflow>
<dataflow id="302" from="icmp_ln1065_2" to="select_ln48" fromId="50" toId="52">
</dataflow>
<dataflow id="303" from="add_ln49" to="select_ln48" fromId="51" toId="52">
</dataflow>
<dataflow id="304" from="add_ln5" to="select_ln48" fromId="45" toId="52">
</dataflow>
<dataflow id="305" from="tmp_3" to="icmp_ln1073" fromId="47" toId="53">
</dataflow>
<dataflow id="307" from="StgValue_306" to="icmp_ln1073" fromId="306" toId="53">
</dataflow>
<dataflow id="308" from="icmp_ln1073" to="br_ln53" fromId="53" toId="54">
</dataflow>
<dataflow id="309" from="final_s2m_len_V_3" to="store_ln53" fromId="46" toId="55">
</dataflow>
<dataflow id="310" from="final_s2m_len_V" to="store_ln53" fromId="6" toId="55">
</dataflow>
<dataflow id="311" from="select_ln48" to="store_ln53" fromId="52" toId="56">
</dataflow>
<dataflow id="312" from="out_memory_assign" to="store_ln53" fromId="5" toId="56">
</dataflow>
<dataflow id="314" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln51" fromId="313" toId="58">
</dataflow>
<dataflow id="315" from="s2m_buf_sts" to="write_ln51" fromId="66" toId="58">
</dataflow>
<dataflow id="316" from="icmp_ln1065_2" to="write_ln51" fromId="50" toId="58">
</dataflow>
<dataflow id="317" from="tmp" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="318" from="tmp" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="319" from="icmp_ln1073" to="StgValue_4" fromId="53" toId="4">
</dataflow>
</dataflows>


</stg>
