digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1003039" [label="(Call,mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003040" [label="(Call,mod << 5)"];
"1000116" [label="(Call,mod = 0)"];
"1002859" [label="(Call,mod = 0x4)"];
"1002845" [label="(Call,mod = 0x2)"];
"1003043" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003044" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1003005" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002975" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002394" [label="(Call,-1)"];
"1003034" [label="(Call,data[l++] = mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002853" [label="(Identifier,op)"];
"1003052" [label="(Literal,3)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002861" [label="(Literal,0x4)"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1002846" [label="(Identifier,mod)"];
"1000117" [label="(Identifier,mod)"];
"1002045" [label="(Identifier,op)"];
"1002831" [label="(Call,offset || op->operands[1].regs[0] == X86R_EBP)"];
"1002847" [label="(Literal,0x2)"];
"1002634" [label="(Identifier,op)"];
"1002405" [label="(Identifier,data)"];
"1003045" [label="(Call,op->operands[0].reg)"];
"1000118" [label="(Literal,0)"];
"1002354" [label="(Call,a->bits == 64)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1003005" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003048" [label="(Identifier,op)"];
"1003034" [label="(Call,data[l++] = mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1003043" [label="(Call,op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002845" [label="(Call,mod = 0x2)"];
"1002714" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1003042" [label="(Literal,5)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002844" [label="(Block,)"];
"1000116" [label="(Call,mod = 0)"];
"1002538" [label="(Call,op->operands[1].regs[0])"];
"1003082" [label="(Call,mod >= 0x2)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002843" [label="(Identifier,X86R_EBP)"];
"1002860" [label="(Identifier,mod)"];
"1003033" [label="(Block,)"];
"1003068" [label="(Identifier,op)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1003149" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1001907" [label="(Call,mod << 6)"];
"1003216" [label="(MethodReturn,static int)"];
"1002774" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002383" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002394" [label="(Call,-1)"];
"1002536" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1002882" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002807" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002866" [label="(Identifier,a)"];
"1002182" [label="(Identifier,op)"];
"1002975" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002547" [label="(Identifier,X86R_UNDEFINED)"];
"1003039" [label="(Call,mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0])"];
"1002385" [label="(Call,op->operands[1].regs[0])"];
"1003020" [label="(Identifier,op)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1003015" [label="(Identifier,X86R_RIP)"];
"1002990" [label="(Identifier,op)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002552" [label="(Identifier,a)"];
"1002562" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002834" [label="(Call,op->operands[1].regs[0])"];
"1002399" [label="(Identifier,data)"];
"1003103" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002974" [label="(Call,op->operands[1].regs[0] == X86R_EIP && (op->operands[0].type & OT_DWORD))"];
"1000106" [label="(Block,)"];
"1003041" [label="(Identifier,mod)"];
"1003035" [label="(Call,data[l++])"];
"1002921" [label="(Call,op->operands[0].reg << 3)"];
"1002985" [label="(Identifier,X86R_EIP)"];
"1002174" [label="(Call,a->bits)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1003006" [label="(Call,op->operands[1].regs[0])"];
"1003178" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1003057" [label="(Identifier,op)"];
"1000121" [label="(Identifier,base)"];
"1003004" [label="(Call,op->operands[1].regs[0] == X86R_RIP && (op->operands[0].type & OT_QWORD))"];
"1002311" [label="(Call,op->operands[0].reg << 3)"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002695" [label="(Call,op->operands[1].regs[0] << 3)"];
"1003053" [label="(Call,op->operands[1].regs[0])"];
"1003040" [label="(Call,mod << 5)"];
"1002177" [label="(Literal,64)"];
"1002859" [label="(Call,mod = 0x4)"];
"1002395" [label="(Literal,1)"];
"1003044" [label="(Call,op->operands[0].reg << 3)"];
"1002586" [label="(Call,op->operands[0].reg << 3)"];
"1002976" [label="(Call,op->operands[1].regs[0])"];
"1003063" [label="(Call,op->operands[1].regs[0] == X86R_ESP)"];
"1002647" [label="(Call,op->operands[0].reg << 3)"];
"1002792" [label="(Call,op->operands[0].reg << 3)"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002858" [label="(Block,)"];
"1003039" -> "1003034"  [label="AST: "];
"1003039" -> "1003043"  [label="CFG: "];
"1003040" -> "1003039"  [label="AST: "];
"1003043" -> "1003039"  [label="AST: "];
"1003034" -> "1003039"  [label="CFG: "];
"1003039" -> "1003216"  [label="DDG: mod << 5"];
"1003039" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1003039" -> "1003034"  [label="DDG: mod << 5"];
"1003039" -> "1003034"  [label="DDG: op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1003040" -> "1003039"  [label="DDG: mod"];
"1003040" -> "1003039"  [label="DDG: 5"];
"1003043" -> "1003039"  [label="DDG: op->operands[0].reg << 3"];
"1003043" -> "1003039"  [label="DDG: op->operands[1].regs[0]"];
"1003040" -> "1003042"  [label="CFG: "];
"1003041" -> "1003040"  [label="AST: "];
"1003042" -> "1003040"  [label="AST: "];
"1003048" -> "1003040"  [label="CFG: "];
"1000116" -> "1003040"  [label="DDG: mod"];
"1002859" -> "1003040"  [label="DDG: mod"];
"1002845" -> "1003040"  [label="DDG: mod"];
"1003040" -> "1003082"  [label="DDG: mod"];
"1000116" -> "1000106"  [label="AST: "];
"1000116" -> "1000118"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000118" -> "1000116"  [label="AST: "];
"1000121" -> "1000116"  [label="CFG: "];
"1000116" -> "1003216"  [label="DDG: mod"];
"1000116" -> "1001907"  [label="DDG: mod"];
"1000116" -> "1003082"  [label="DDG: mod"];
"1002859" -> "1002858"  [label="AST: "];
"1002859" -> "1002861"  [label="CFG: "];
"1002860" -> "1002859"  [label="AST: "];
"1002861" -> "1002859"  [label="AST: "];
"1002866" -> "1002859"  [label="CFG: "];
"1002859" -> "1003082"  [label="DDG: mod"];
"1002845" -> "1002844"  [label="AST: "];
"1002845" -> "1002847"  [label="CFG: "];
"1002846" -> "1002845"  [label="AST: "];
"1002847" -> "1002845"  [label="AST: "];
"1002853" -> "1002845"  [label="CFG: "];
"1002845" -> "1003082"  [label="DDG: mod"];
"1003043" -> "1003053"  [label="CFG: "];
"1003044" -> "1003043"  [label="AST: "];
"1003053" -> "1003043"  [label="AST: "];
"1003043" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1003044" -> "1003043"  [label="DDG: op->operands[0].reg"];
"1003044" -> "1003043"  [label="DDG: 3"];
"1003005" -> "1003043"  [label="DDG: op->operands[1].regs[0]"];
"1003043" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1003044" -> "1003052"  [label="CFG: "];
"1003045" -> "1003044"  [label="AST: "];
"1003052" -> "1003044"  [label="AST: "];
"1003057" -> "1003044"  [label="CFG: "];
"1003044" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003044"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="AST: "];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002031" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003216"  [label="DDG: X86R_EAX"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002311"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002562"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002586"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002647"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002792"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002921"  [label="DDG: op->operands[0].reg"];
"1003005" -> "1003004"  [label="AST: "];
"1003005" -> "1003015"  [label="CFG: "];
"1003006" -> "1003005"  [label="AST: "];
"1003015" -> "1003005"  [label="AST: "];
"1003020" -> "1003005"  [label="CFG: "];
"1003004" -> "1003005"  [label="CFG: "];
"1003005" -> "1003216"  [label="DDG: X86R_RIP"];
"1003005" -> "1003004"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003004"  [label="DDG: X86R_RIP"];
"1002975" -> "1003005"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1003005" -> "1003149"  [label="DDG: X86R_RIP"];
"1003005" -> "1003178"  [label="DDG: X86R_RIP"];
"1002975" -> "1002974"  [label="AST: "];
"1002975" -> "1002985"  [label="CFG: "];
"1002976" -> "1002975"  [label="AST: "];
"1002985" -> "1002975"  [label="AST: "];
"1002990" -> "1002975"  [label="CFG: "];
"1002974" -> "1002975"  [label="CFG: "];
"1002975" -> "1003216"  [label="DDG: X86R_EIP"];
"1002975" -> "1002974"  [label="DDG: op->operands[1].regs[0]"];
"1002975" -> "1002974"  [label="DDG: X86R_EIP"];
"1002833" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002975" -> "1003063"  [label="DDG: op->operands[1].regs[0]"];
"1002975" -> "1003103"  [label="DDG: X86R_EIP"];
"1002833" -> "1002831"  [label="AST: "];
"1002833" -> "1002843"  [label="CFG: "];
"1002834" -> "1002833"  [label="AST: "];
"1002843" -> "1002833"  [label="AST: "];
"1002831" -> "1002833"  [label="CFG: "];
"1002833" -> "1003216"  [label="DDG: X86R_EBP"];
"1002833" -> "1002831"  [label="DDG: op->operands[1].regs[0]"];
"1002833" -> "1002831"  [label="DDG: X86R_EBP"];
"1002537" -> "1002833"  [label="DDG: op->operands[1].regs[0]"];
"1002833" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002536"  [label="AST: "];
"1002537" -> "1002547"  [label="CFG: "];
"1002538" -> "1002537"  [label="AST: "];
"1002547" -> "1002537"  [label="AST: "];
"1002552" -> "1002537"  [label="CFG: "];
"1002634" -> "1002537"  [label="CFG: "];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: X86R_UNDEFINED"];
"1002384" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002695"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002714"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002774"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1002807"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003216"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002354"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002384" -> "1002383"  [label="AST: "];
"1002384" -> "1002394"  [label="CFG: "];
"1002385" -> "1002384"  [label="AST: "];
"1002394" -> "1002384"  [label="AST: "];
"1002399" -> "1002384"  [label="CFG: "];
"1002405" -> "1002384"  [label="CFG: "];
"1002384" -> "1003216"  [label="DDG: -1"];
"1002384" -> "1003216"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002394" -> "1002384"  [label="DDG: 1"];
"1002394" -> "1002395"  [label="CFG: "];
"1002395" -> "1002394"  [label="AST: "];
"1003034" -> "1003033"  [label="AST: "];
"1003035" -> "1003034"  [label="AST: "];
"1003068" -> "1003034"  [label="CFG: "];
"1003034" -> "1003216"  [label="DDG: mod << 5 | op->operands[0].reg << 3 | op->operands[1].regs[0]"];
"1003034" -> "1003216"  [label="DDG: data[l++]"];
"1000104" -> "1003034"  [label="DDG: data"];
}
