#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_Seq_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Opamp_1_cy_psoc4_abuf */
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 0
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA0_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 0
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA0_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES0_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM

/* ADC_SAR_Seq_1_Bypass */
ADC_SAR_Seq_1_Bypass__0__DM__MASK EQU 0xE00000
ADC_SAR_Seq_1_Bypass__0__DM__SHIFT EQU 21
ADC_SAR_Seq_1_Bypass__0__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
ADC_SAR_Seq_1_Bypass__0__HSIOM_MASK EQU 0xF0000000
ADC_SAR_Seq_1_Bypass__0__HSIOM_SHIFT EQU 28
ADC_SAR_Seq_1_Bypass__0__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__0__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__0__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__0__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__0__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__0__PORT EQU 1
ADC_SAR_Seq_1_Bypass__0__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__0__SHIFT EQU 7
ADC_SAR_Seq_1_Bypass__DR EQU CYREG_PRT1_DR
ADC_SAR_Seq_1_Bypass__INTCFG EQU CYREG_PRT1_INTCFG
ADC_SAR_Seq_1_Bypass__INTSTAT EQU CYREG_PRT1_INTSTAT
ADC_SAR_Seq_1_Bypass__MASK EQU 0x80
ADC_SAR_Seq_1_Bypass__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
ADC_SAR_Seq_1_Bypass__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
ADC_SAR_Seq_1_Bypass__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
ADC_SAR_Seq_1_Bypass__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
ADC_SAR_Seq_1_Bypass__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
ADC_SAR_Seq_1_Bypass__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
ADC_SAR_Seq_1_Bypass__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
ADC_SAR_Seq_1_Bypass__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
ADC_SAR_Seq_1_Bypass__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
ADC_SAR_Seq_1_Bypass__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
ADC_SAR_Seq_1_Bypass__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
ADC_SAR_Seq_1_Bypass__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
ADC_SAR_Seq_1_Bypass__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
ADC_SAR_Seq_1_Bypass__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
ADC_SAR_Seq_1_Bypass__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
ADC_SAR_Seq_1_Bypass__PC EQU CYREG_PRT1_PC
ADC_SAR_Seq_1_Bypass__PC2 EQU CYREG_PRT1_PC2
ADC_SAR_Seq_1_Bypass__PORT EQU 1
ADC_SAR_Seq_1_Bypass__PS EQU CYREG_PRT1_PS
ADC_SAR_Seq_1_Bypass__SHIFT EQU 7

/* IDAC_1_cy_psoc4_idac */
IDAC_1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* IDAC_2_cy_psoc4_idac */
IDAC_2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
IDAC_2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
IDAC_2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
IDAC_2_cy_psoc4_idac__IDAC_NUMBER EQU 2
IDAC_2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Pin_1 */
Pin_1__0__DM__MASK EQU 0x1C0
Pin_1__0__DM__SHIFT EQU 6
Pin_1__0__DR EQU CYREG_PRT1_DR
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_1__0__HSIOM_MASK EQU 0x00000F00
Pin_1__0__HSIOM_SHIFT EQU 8
Pin_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_1__0__MASK EQU 0x04
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__0__PC EQU CYREG_PRT1_PC
Pin_1__0__PC2 EQU CYREG_PRT1_PC2
Pin_1__0__PORT EQU 1
Pin_1__0__PS EQU CYREG_PRT1_PS
Pin_1__0__SHIFT EQU 2
Pin_1__DR EQU CYREG_PRT1_DR
Pin_1__INTCFG EQU CYREG_PRT1_INTCFG
Pin_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_1__MASK EQU 0x04
Pin_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_1__PC EQU CYREG_PRT1_PC
Pin_1__PC2 EQU CYREG_PRT1_PC2
Pin_1__PORT EQU 1
Pin_1__PS EQU CYREG_PRT1_PS
Pin_1__SHIFT EQU 2

/* Pin_2 */
Pin_2__0__DM__MASK EQU 0x07
Pin_2__0__DM__SHIFT EQU 0
Pin_2__0__DR EQU CYREG_PRT1_DR
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_2__0__HSIOM_MASK EQU 0x0000000F
Pin_2__0__HSIOM_SHIFT EQU 0
Pin_2__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_2__0__MASK EQU 0x01
Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__0__PC EQU CYREG_PRT1_PC
Pin_2__0__PC2 EQU CYREG_PRT1_PC2
Pin_2__0__PORT EQU 1
Pin_2__0__PS EQU CYREG_PRT1_PS
Pin_2__0__SHIFT EQU 0
Pin_2__DR EQU CYREG_PRT1_DR
Pin_2__INTCFG EQU CYREG_PRT1_INTCFG
Pin_2__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_2__MASK EQU 0x01
Pin_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_2__PC EQU CYREG_PRT1_PC
Pin_2__PC2 EQU CYREG_PRT1_PC2
Pin_2__PORT EQU 1
Pin_2__PS EQU CYREG_PRT1_PS
Pin_2__SHIFT EQU 0

/* Pin_3 */
Pin_3__0__DM__MASK EQU 0x38
Pin_3__0__DM__SHIFT EQU 3
Pin_3__0__DR EQU CYREG_PRT1_DR
Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_3__0__HSIOM_MASK EQU 0x000000F0
Pin_3__0__HSIOM_SHIFT EQU 4
Pin_3__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_3__0__MASK EQU 0x02
Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_3__0__PC EQU CYREG_PRT1_PC
Pin_3__0__PC2 EQU CYREG_PRT1_PC2
Pin_3__0__PORT EQU 1
Pin_3__0__PS EQU CYREG_PRT1_PS
Pin_3__0__SHIFT EQU 1
Pin_3__DR EQU CYREG_PRT1_DR
Pin_3__INTCFG EQU CYREG_PRT1_INTCFG
Pin_3__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_3__MASK EQU 0x02
Pin_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_3__PC EQU CYREG_PRT1_PC
Pin_3__PC2 EQU CYREG_PRT1_PC2
Pin_3__PORT EQU 1
Pin_3__PS EQU CYREG_PRT1_PS
Pin_3__SHIFT EQU 1

/* Pin_4 */
Pin_4__0__DM__MASK EQU 0x7000
Pin_4__0__DM__SHIFT EQU 12
Pin_4__0__DR EQU CYREG_PRT2_DR
Pin_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_4__0__HSIOM_MASK EQU 0x000F0000
Pin_4__0__HSIOM_SHIFT EQU 16
Pin_4__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__0__MASK EQU 0x10
Pin_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__0__PC EQU CYREG_PRT2_PC
Pin_4__0__PC2 EQU CYREG_PRT2_PC2
Pin_4__0__PORT EQU 2
Pin_4__0__PS EQU CYREG_PRT2_PS
Pin_4__0__SHIFT EQU 4
Pin_4__DR EQU CYREG_PRT2_DR
Pin_4__INTCFG EQU CYREG_PRT2_INTCFG
Pin_4__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_4__MASK EQU 0x10
Pin_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_4__PC EQU CYREG_PRT2_PC
Pin_4__PC2 EQU CYREG_PRT2_PC2
Pin_4__PORT EQU 2
Pin_4__PS EQU CYREG_PRT2_PS
Pin_4__SHIFT EQU 4

/* Pin_5 */
Pin_5__0__DM__MASK EQU 0x38000
Pin_5__0__DM__SHIFT EQU 15
Pin_5__0__DR EQU CYREG_PRT2_DR
Pin_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_5__0__HSIOM_MASK EQU 0x00F00000
Pin_5__0__HSIOM_SHIFT EQU 20
Pin_5__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_5__0__MASK EQU 0x20
Pin_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_5__0__PC EQU CYREG_PRT2_PC
Pin_5__0__PC2 EQU CYREG_PRT2_PC2
Pin_5__0__PORT EQU 2
Pin_5__0__PS EQU CYREG_PRT2_PS
Pin_5__0__SHIFT EQU 5
Pin_5__DR EQU CYREG_PRT2_DR
Pin_5__INTCFG EQU CYREG_PRT2_INTCFG
Pin_5__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_5__MASK EQU 0x20
Pin_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_5__PC EQU CYREG_PRT2_PC
Pin_5__PC2 EQU CYREG_PRT2_PC2
Pin_5__PORT EQU 2
Pin_5__PS EQU CYREG_PRT2_PS
Pin_5__SHIFT EQU 5

/* Pin_6 */
Pin_6__0__DM__MASK EQU 0x1C0
Pin_6__0__DM__SHIFT EQU 6
Pin_6__0__DR EQU CYREG_PRT2_DR
Pin_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_6__0__HSIOM_MASK EQU 0x00000F00
Pin_6__0__HSIOM_SHIFT EQU 8
Pin_6__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_6__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_6__0__MASK EQU 0x04
Pin_6__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_6__0__OUT_SEL_SHIFT EQU 4
Pin_6__0__OUT_SEL_VAL EQU 0
Pin_6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_6__0__PC EQU CYREG_PRT2_PC
Pin_6__0__PC2 EQU CYREG_PRT2_PC2
Pin_6__0__PORT EQU 2
Pin_6__0__PS EQU CYREG_PRT2_PS
Pin_6__0__SHIFT EQU 2
Pin_6__DR EQU CYREG_PRT2_DR
Pin_6__INTCFG EQU CYREG_PRT2_INTCFG
Pin_6__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_6__MASK EQU 0x04
Pin_6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_6__PC EQU CYREG_PRT2_PC
Pin_6__PC2 EQU CYREG_PRT2_PC2
Pin_6__PORT EQU 2
Pin_6__PS EQU CYREG_PRT2_PS
Pin_6__SHIFT EQU 2

/* Pin_7 */
Pin_7__0__DM__MASK EQU 0xE00
Pin_7__0__DM__SHIFT EQU 9
Pin_7__0__DR EQU CYREG_PRT0_DR
Pin_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7__0__HSIOM_MASK EQU 0x0000F000
Pin_7__0__HSIOM_SHIFT EQU 12
Pin_7__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7__0__MASK EQU 0x08
Pin_7__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_7__0__OUT_SEL_SHIFT EQU 6
Pin_7__0__OUT_SEL_VAL EQU 1
Pin_7__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7__0__PC EQU CYREG_PRT0_PC
Pin_7__0__PC2 EQU CYREG_PRT0_PC2
Pin_7__0__PORT EQU 0
Pin_7__0__PS EQU CYREG_PRT0_PS
Pin_7__0__SHIFT EQU 3
Pin_7__DR EQU CYREG_PRT0_DR
Pin_7__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7__MASK EQU 0x08
Pin_7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7__PC EQU CYREG_PRT0_PC
Pin_7__PC2 EQU CYREG_PRT0_PC2
Pin_7__PORT EQU 0
Pin_7__PS EQU CYREG_PRT0_PS
Pin_7__SHIFT EQU 3

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04A61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
