==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Analyzing design file '../hlsSources/srcs/packetMaker.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12484 ; free virtual = 58496
@I [HLS-111] Finished Linking Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12485 ; free virtual = 58496
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12484 ; free virtual = 58495
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12484 ; free virtual = 58495
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12467 ; free virtual = 58478
@W [XFORM-561] 'Loop-1' (../hlsSources/srcs/packetMaker.cpp:45:26) in function 'packetMaker' is an infinite loop.
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1' (../hlsSources/srcs/packetMaker.cpp:45:26) in function 'packetMaker' : 
               the outer loop is not a perfect loop because there is nontrivial logic in the loop header.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12465 ; free virtual = 58476
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'packetMaker' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'packetMaker' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'packetMaker_label3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 32.13 seconds; current allocated memory: 109.166 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.01 seconds; current allocated memory: 109.292 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'packetMaker' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'packetMaker/packetOut_V_packet_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMaker/packetOut_V_last_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMaker/packetOut_V_dest_V' to 'axis' (register, both mode).
@I [RTGEN-500] Setting interface mode on port 'packetMaker/id_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'packetMaker' to 'ap_ctrl_hs'.
@W [RTGEN-101] Port 'packetMaker/id_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Finished creating RTL model for 'packetMaker'.
@I [HLS-111]  Elapsed time: 0.03 seconds; current allocated memory: 109.692 MB.
@I [RTMG-279] Implementing memory 'packetMaker_packet1_rom' using distributed ROMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 455.227 ; gain = 141.035 ; free physical = 12465 ; free virtual = 58475
@I [SYSC-301] Generating SystemC RTL for packetMaker.
@I [VHDL-304] Generating VHDL RTL for packetMaker.
@I [VLOG-307] Generating Verilog RTL for packetMaker.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-10] Opening project '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/packetMask'.
@I [HLS-10] Adding design file '../hlsSources/srcs/packetMask.cpp' to the project
@I [HLS-10] Opening solution '/home/tarafdar/thesis/gitStuff/hlsIP_8k5/packetMask/solution1'.
