Analysis & Synthesis report for PBL4
Wed Oct 14 14:50:46 2015
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Wed Oct 14 14:50:46 2015    ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name               ; PBL4                                     ;
; Top-level Entity Name       ; PBL4                                     ;
; Family                      ; ACEX1K                                   ;
; Total logic elements        ; 0                                        ;
; Total pins                  ; 14                                       ;
; Total memory bits           ; 0                                        ;
; Total PLLs                  ; 0                                        ;
+-----------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                   ;
+----------------------------------------------------------------+----------------+---------------+
; Option                                                         ; Setting        ; Default Value ;
+----------------------------------------------------------------+----------------+---------------+
; Device                                                         ; EP1K100QC208-3 ;               ;
; Top-level entity name                                          ; PBL4           ; PBL4          ;
; Family name                                                    ; ACEX1K         ; Stratix II    ;
; Use Generated Physical Constraints File                        ; Off            ;               ;
; Use smart compilation                                          ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off            ; Off           ;
; Preserve fewer node names                                      ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off            ; Off           ;
; Verilog Version                                                ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93         ; VHDL93        ;
; State Machine Processing                                       ; Auto           ; Auto          ;
; Safe State Machine                                             ; Off            ; Off           ;
; Extract Verilog State Machines                                 ; On             ; On            ;
; Extract VHDL State Machines                                    ; On             ; On            ;
; Ignore Verilog initial constructs                              ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On             ; On            ;
; Parallel Synthesis                                             ; Off            ; Off           ;
; NOT Gate Push-Back                                             ; On             ; On            ;
; Power-Up Don't Care                                            ; On             ; On            ;
; Remove Redundant Logic Cells                                   ; Off            ; Off           ;
; Remove Duplicate Registers                                     ; On             ; On            ;
; Ignore CARRY Buffers                                           ; Off            ; Off           ;
; Ignore CASCADE Buffers                                         ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off            ; Off           ;
; Ignore LCELL Buffers                                           ; Off            ; Off           ;
; Ignore SOFT Buffers                                            ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off            ; Off           ;
; Auto Implement in ROM                                          ; Off            ; Off           ;
; Optimization Technique                                         ; Area           ; Area          ;
; Carry Chain Length                                             ; 32             ; 32            ;
; Cascade Chain Length                                           ; 2              ; 2             ;
; Auto Carry Chains                                              ; On             ; On            ;
; Auto Open-Drain Pins                                           ; On             ; On            ;
; Auto ROM Replacement                                           ; On             ; On            ;
; Auto RAM Replacement                                           ; On             ; On            ;
; Auto Clock Enable Replacement                                  ; On             ; On            ;
; Strict RAM Replacement                                         ; Off            ; Off           ;
; Auto Resource Sharing                                          ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On             ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On             ; On            ;
; HDL message level                                              ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100            ; 100           ;
; Block Design Naming                                            ; Auto           ; Auto          ;
; Synthesis Effort                                               ; Auto           ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On             ; On            ;
; Analysis & Synthesis Message Level                             ; Medium         ; Medium        ;
+----------------------------------------------------------------+----------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; DivisorFrequencia.bdf            ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/DivisorFrequencia.bdf ;
; PBL1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/PBL1.bdf              ;
; PBL1-2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/PBL1-2.bdf            ;
; PBL4.bdf                         ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/PBL4.bdf              ;
; Contador4bits.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Contador4bits.bdf     ;
; ContadorSerie.bdf                ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/ContadorSerie.bdf     ;
; Memoria.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Memoria.bdf           ;
; BatalhaNaval.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/BatalhaNaval.bdf      ;
; SerialPararelo.bdf               ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/SerialPararelo.bdf    ;
; Mux15x1.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Mux15x1.bdf           ;
; Mux120x8.bdf                     ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Mux120x8.bdf          ;
; MemoriaMux.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/MemoriaMux.bdf        ;
; Comparador.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Comparador.bdf        ;
; Transicao.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Transicao.bdf         ;
; Modular.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Modular.bdf           ;
; Paralelo.bdf                     ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Paralelo.bdf          ;
; ContadorMux.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/ContadorMux.bdf       ;
; Atraso.bdf                       ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Atraso.bdf            ;
; AtrasoLimpar.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/AtrasoLimpar.bdf      ;
; Contador17.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Contador17.bdf        ;
; Contador10.bdf                   ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Contador10.bdf        ;
; Sincronizar.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Sincronizar.bdf       ;
; Contador2.bdf                    ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/Contador2.bdf         ;
; FimJogo.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/aluno/Área de trabalho/PBL4-final/PBL4 final/FimJogo.bdf           ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------------+------------+
; Resource                       ; Usage      ;
+--------------------------------+------------+
; Total logic elements           ; 0          ;
; Total combinational functions  ; 0          ;
;     -- Total 4-input functions ; 0          ;
;     -- Total 3-input functions ; 0          ;
;     -- Total 2-input functions ; 0          ;
;     -- Total 1-input functions ; 0          ;
;     -- Total 0-input functions ; 0          ;
; Total registers                ; 0          ;
; I/O pins                       ; 14         ;
+--------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                    ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |PBL4                      ; 0 (0)       ; 0            ; 0           ; 14   ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |PBL4               ; work         ;
+----------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+----------------------------------------------------------+----------------------------------------+
; Register name                                            ; Reason for Removal                     ;
+----------------------------------------------------------+----------------------------------------+
; Contador4bits:inst|inst                                  ; Stuck at VCC due to stuck port data_in ;
; Contador4bits:inst8|inst                                 ; Stuck at VCC due to stuck port data_in ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst4  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst4 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst3  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst3 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst2  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst2 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst1  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst1 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst   ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst5  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst5 ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst6  ; Stuck at GND due to stuck port clock   ;
; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst6  ; Stuck at GND due to stuck port clock   ;
; Total Number of Removed Registers = 329                  ;                                        ;
+----------------------------------------------------------+----------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Contador4bits:inst|inst  ; Stuck at VCC              ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst4,                             ;
;                          ; due to stuck port data_in ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst6|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst8|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst7|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst1|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst3|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst2|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst5|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst4|inst7, Contador4bits:inst|inst1,   ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst4,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst4,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst4,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst4,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst4,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst3,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst3,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst11|inst3,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst3,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst3,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst3,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst2,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst2,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst11|inst2,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst2,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst2,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst2,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst1,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst1,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst11|inst1,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst1,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst1,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst1,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst,                              ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst11|inst,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst5,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst5,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst11|inst5,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst5,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst5,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst5,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst6,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst6,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst11|inst6,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst6,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst6,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst6,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst10|inst7,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst9|inst7,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst12|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst10|inst7,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst11|inst7,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst12|inst7,                           ;
;                          ;                           ; Contador4bits:inst8|inst2,                                                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst4, Contador4bits:inst|inst3,  ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst4,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst4,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst3,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst3,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst3,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst2,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst2,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst2,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst1,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst1,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst1,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst,                             ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst5,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst5,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst5,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst6,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst6,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst6,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst7,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst14|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst13|inst7,                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst14|inst7,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst4, Paralelo:inst24|inst1,     ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst4,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst3, Paralelo:inst24|inst2,     ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst3,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst2, Paralelo:inst24|inst3,     ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst2,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst1, Paralelo:inst24|inst4,     ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst1,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst, Paralelo:inst24|inst5,      ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst,                            ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst5, Paralelo:inst24|inst6,     ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst5,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst6, Paralelo:inst24|inst7,     ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst6,                           ;
;                          ;                           ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst15|inst7, Paralelo:inst24|inst8,     ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst15|inst7, ContadorMux:inst20|inst,  ;
;                          ;                           ; ContadorMux:inst20|inst2, ContadorMux:inst20|inst1, ContadorMux:inst20|inst3,        ;
;                          ;                           ; ContadorMux:inst25|inst, DivisorFrequencia:inst40|inst17, AtrasoLimpar:inst17|inst1, ;
;                          ;                           ; Paralelo:inst21|inst1, Paralelo:inst21|inst3, Paralelo:inst21|inst2,                 ;
;                          ;                           ; Paralelo:inst21|inst8, Paralelo:inst21|inst5, DivisorFrequencia:inst40|inst16,       ;
;                          ;                           ; SerialPararelo:inst2|inst, ContadorSerie:inst7|inst, ContadorSerie:inst7|inst1,      ;
;                          ;                           ; ContadorSerie:inst7|inst2, ContadorSerie:inst7|inst3, AtrasoLimpar:inst17|inst,      ;
;                          ;                           ; AtrasoLimpar:inst23|inst1, SerialPararelo:inst2|inst2, SerialPararelo:inst2|inst1,   ;
;                          ;                           ; SerialPararelo:inst2|inst3, SerialPararelo:inst2|inst6, SerialPararelo:inst2|inst5,  ;
;                          ;                           ; SerialPararelo:inst2|inst7, SerialPararelo:inst2|inst4,                              ;
;                          ;                           ; DivisorFrequencia:inst40|inst15, SerialPararelo:inst2|inst9,                         ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst36|inst3,                                          ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst36|inst2,                                          ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst36|inst,                                           ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst36|inst1, SerialPararelo:inst2|inst8,              ;
;                          ;                           ; SerialPararelo:inst2|inst10, FimJogo:inst1|Contador2:inst4|inst1,                    ;
;                          ;                           ; FimJogo:inst1|Contador2:inst4|inst, DivisorFrequencia:inst40|inst14,                 ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst35|inst3,                                          ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst35|inst2,                                          ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst35|inst,                                           ;
;                          ;                           ; Sincronizar:inst39|Contador10:inst35|inst1, FimJogo:inst1|Contador10:inst|inst3,     ;
;                          ;                           ; FimJogo:inst1|Contador10:inst|inst2, FimJogo:inst1|Contador10:inst|inst,             ;
;                          ;                           ; FimJogo:inst1|Contador10:inst|inst1, DivisorFrequencia:inst40|inst13,                ;
;                          ;                           ; Sincronizar:inst39|inst5, DivisorFrequencia:inst40|inst12,                           ;
;                          ;                           ; Sincronizar:inst39|Contador17:inst31|inst4,                                          ;
;                          ;                           ; Sincronizar:inst39|Contador17:inst31|inst3,                                          ;
;                          ;                           ; Sincronizar:inst39|Contador17:inst31|inst,                                           ;
;                          ;                           ; Sincronizar:inst39|Contador17:inst31|inst1,                                          ;
;                          ;                           ; Sincronizar:inst39|Contador17:inst31|inst2, DivisorFrequencia:inst40|inst11,         ;
;                          ;                           ; DivisorFrequencia:inst40|inst8, DivisorFrequencia:inst40|inst10,                     ;
;                          ;                           ; DivisorFrequencia:inst40|inst7, DivisorFrequencia:inst40|inst6,                      ;
;                          ;                           ; DivisorFrequencia:inst40|inst5, DivisorFrequencia:inst40|inst9,                      ;
;                          ;                           ; DivisorFrequencia:inst40|inst4, DivisorFrequencia:inst40|inst3,                      ;
;                          ;                           ; DivisorFrequencia:inst40|inst1                                                       ;
; Contador4bits:inst8|inst ; Stuck at VCC              ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst4,                            ;
;                          ; due to stuck port data_in ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst6|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst8|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst7|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst3|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst2|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst5|inst7,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst4|inst7,                            ;
;                          ;                           ; Contador4bits:inst8|inst1,                                                           ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst4,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst3,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst2,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst1,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst,                             ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst5,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst6,                            ;
;                          ;                           ; MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst9|inst7,                            ;
;                          ;                           ; Contador4bits:inst8|inst3, ContadorMux:inst25|inst2, ContadorMux:inst25|inst1,       ;
;                          ;                           ; ContadorMux:inst25|inst3, Paralelo:inst21|inst4, Paralelo:inst21|inst7,              ;
;                          ;                           ; Paralelo:inst21|inst6, Atraso:inst18|inst                                            ;
; Contador4bits:inst|inst2 ; Stuck at VCC              ; MemoriaMux:inst9|BatalhaNaval:inst9|Memoria:inst13|inst4                             ;
;                          ; due to stuck port data_in ;                                                                                      ;
+--------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Oct 14 14:50:43 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4
Info: Found 1 design units, including 1 entities, in source file DivisorFrequencia.bdf
    Info: Found entity 1: DivisorFrequencia
Info: Found 1 design units, including 1 entities, in source file PBL1.bdf
    Info: Found entity 1: PBL1
Info: Found 1 design units, including 1 entities, in source file PBL1-2.bdf
    Info: Found entity 1: PBL1-2
Info: Found 1 design units, including 1 entities, in source file PBL4.bdf
    Info: Found entity 1: PBL4
Info: Found 1 design units, including 1 entities, in source file Contador4bits.bdf
    Info: Found entity 1: Contador4bits
Info: Found 1 design units, including 1 entities, in source file ContadorSerie.bdf
    Info: Found entity 1: ContadorSerie
Info: Found 1 design units, including 1 entities, in source file Memoria.bdf
    Info: Found entity 1: Memoria
Info: Found 1 design units, including 1 entities, in source file BatalhaNaval.bdf
    Info: Found entity 1: BatalhaNaval
Info: Found 1 design units, including 1 entities, in source file SerialPararelo.bdf
    Info: Found entity 1: SerialPararelo
Info: Found 1 design units, including 1 entities, in source file Mux15x1.bdf
    Info: Found entity 1: Mux15x1
Info: Found 1 design units, including 1 entities, in source file Mux120x8.bdf
    Info: Found entity 1: Mux120x8
Info: Found 1 design units, including 1 entities, in source file ContadorCompleto15bits.bdf
    Info: Found entity 1: ContadorCompleto15bits
Info: Found 1 design units, including 1 entities, in source file Mux2x1.bdf
    Info: Found entity 1: Mux2x1
Info: Found 1 design units, including 1 entities, in source file MemoriaMux.bdf
    Info: Found entity 1: MemoriaMux
Info: Found 1 design units, including 1 entities, in source file ParaleloParalelo.bdf
    Info: Found entity 1: ParaleloParalelo
Info: Found 1 design units, including 1 entities, in source file Comparador.bdf
    Info: Found entity 1: Comparador
Info: Found 1 design units, including 1 entities, in source file Transicao.bdf
    Info: Found entity 1: Transicao
Info: Found 1 design units, including 1 entities, in source file Modular.bdf
    Info: Found entity 1: Modular
Info: Found 1 design units, including 1 entities, in source file Paralelo.bdf
    Info: Found entity 1: Paralelo
Info: Found 1 design units, including 1 entities, in source file ContadorMux.bdf
    Info: Found entity 1: ContadorMux
Info: Found 1 design units, including 1 entities, in source file Atraso.bdf
    Info: Found entity 1: Atraso
Info: Found 1 design units, including 1 entities, in source file AtrasoLimpar.bdf
    Info: Found entity 1: AtrasoLimpar
Info: Found 1 design units, including 1 entities, in source file Contador17.bdf
    Info: Found entity 1: Contador17
Info: Found 1 design units, including 1 entities, in source file Contador10.bdf
    Info: Found entity 1: Contador10
Info: Found 1 design units, including 1 entities, in source file Sincronizar.bdf
    Info: Found entity 1: Sincronizar
Info: Found 1 design units, including 1 entities, in source file Contador2.bdf
    Info: Found entity 1: Contador2
Info: Found 1 design units, including 1 entities, in source file FimJogo.bdf
    Info: Found entity 1: FimJogo
Info: Elaborating entity "PBL4" for the top level hierarchy
Info: Elaborating entity "PBL1" for hierarchy "PBL1:inst36"
Warning: Primitive "NOT" of instance "inst19" not used
Info: Elaborating entity "Modular" for hierarchy "Modular:inst32"
Info: Elaborating entity "MemoriaMux" for hierarchy "MemoriaMux:inst22"
Info: Elaborating entity "Mux120x8" for hierarchy "MemoriaMux:inst22|Mux120x8:inst17"
Info: Elaborating entity "Mux15x1" for hierarchy "MemoriaMux:inst22|Mux120x8:inst17|Mux15x1:inst7"
Info: Elaborating entity "BatalhaNaval" for hierarchy "MemoriaMux:inst22|BatalhaNaval:inst9"
Info: Elaborating entity "Memoria" for hierarchy "MemoriaMux:inst22|BatalhaNaval:inst9|Memoria:inst1"
Info: Elaborating entity "Comparador" for hierarchy "Comparador:inst26"
Info: Elaborating entity "Paralelo" for hierarchy "Paralelo:inst21"
Info: Elaborating entity "Transicao" for hierarchy "Transicao:inst30"
Info: Elaborating entity "SerialPararelo" for hierarchy "SerialPararelo:inst2"
Info: Elaborating entity "Sincronizar" for hierarchy "Sincronizar:inst39"
Warning: Block or symbol "NOT" of instance "inst1" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst3" overlaps another block or symbol
Info: Elaborating entity "Contador10" for hierarchy "Sincronizar:inst39|Contador10:inst36"
Info: Elaborating entity "Contador17" for hierarchy "Sincronizar:inst39|Contador17:inst31"
Info: Elaborating entity "Contador4bits" for hierarchy "Contador4bits:inst"
Warning: Block or symbol "NOT" of instance "inst22" overlaps another block or symbol
Info: Elaborating entity "AtrasoLimpar" for hierarchy "AtrasoLimpar:inst17"
Info: Elaborating entity "ContadorSerie" for hierarchy "ContadorSerie:inst7"
Warning: Block or symbol "NOT" of instance "inst22" overlaps another block or symbol
Info: Elaborating entity "FimJogo" for hierarchy "FimJogo:inst1"
Info: Elaborating entity "Contador2" for hierarchy "FimJogo:inst1|Contador2:inst4"
Warning: Block or symbol "NOT" of instance "inst5" overlaps another block or symbol
Info: Elaborating entity "DivisorFrequencia" for hierarchy "DivisorFrequencia:inst40"
Info: Elaborating entity "ContadorMux" for hierarchy "ContadorMux:inst20"
Info: Elaborating entity "Atraso" for hierarchy "Atraso:inst18"
Info: Elaborating entity "PBL1-2" for hierarchy "PBL1-2:inst41"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "C1" is stuck at GND
    Warning (13410): Pin "C2" is stuck at GND
    Warning (13410): Pin "C3" is stuck at GND
    Warning (13410): Pin "C4" is stuck at GND
    Warning (13410): Pin "C5" is stuck at GND
    Warning (13410): Pin "L1" is stuck at GND
    Warning (13410): Pin "L2" is stuck at VCC
    Warning (13410): Pin "L3" is stuck at VCC
    Warning (13410): Pin "L4" is stuck at VCC
    Warning (13410): Pin "L5" is stuck at VCC
    Warning (13410): Pin "L6" is stuck at VCC
    Warning (13410): Pin "L7" is stuck at VCC
Info: 79 registers lost all their fanouts during netlist optimizations. The first 79 are displayed below.
    Info: Register "Paralelo:inst24|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst24|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst24|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst24|inst4" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst24|inst5" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst24|inst6" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst24|inst7" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst24|inst8" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst20|inst" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst20|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst20|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst20|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst25|inst" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst25|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst25|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorMux:inst25|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst17" lost all its fanouts during netlist optimizations.
    Info: Register "AtrasoLimpar:inst17|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst4" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst7" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst6" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst8" lost all its fanouts during netlist optimizations.
    Info: Register "Paralelo:inst21|inst5" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst16" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorSerie:inst7|inst" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorSerie:inst7|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorSerie:inst7|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "ContadorSerie:inst7|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "AtrasoLimpar:inst17|inst" lost all its fanouts during netlist optimizations.
    Info: Register "AtrasoLimpar:inst23|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst6" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst5" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst7" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst4" lost all its fanouts during netlist optimizations.
    Info: Register "Atraso:inst18|inst" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst15" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst9" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst36|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst36|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst36|inst" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst36|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst8" lost all its fanouts during netlist optimizations.
    Info: Register "SerialPararelo:inst2|inst10" lost all its fanouts during netlist optimizations.
    Info: Register "FimJogo:inst1|Contador2:inst4|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "FimJogo:inst1|Contador2:inst4|inst" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst14" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst35|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst35|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst35|inst" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador10:inst35|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "FimJogo:inst1|Contador10:inst|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "FimJogo:inst1|Contador10:inst|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "FimJogo:inst1|Contador10:inst|inst" lost all its fanouts during netlist optimizations.
    Info: Register "FimJogo:inst1|Contador10:inst|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst13" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|inst5" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst12" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador17:inst31|inst4" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador17:inst31|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador17:inst31|inst" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador17:inst31|inst1" lost all its fanouts during netlist optimizations.
    Info: Register "Sincronizar:inst39|Contador17:inst31|inst2" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst11" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst8" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst10" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst7" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst6" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst5" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst9" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst4" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst3" lost all its fanouts during netlist optimizations.
    Info: Register "DivisorFrequencia:inst40|inst1" lost all its fanouts during netlist optimizations.
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EntradaSerial"
    Warning (15610): No output dependent on input pin "Clk"
Info: Implemented 14 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 12 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Wed Oct 14 14:50:46 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


