
---------- Begin Simulation Statistics ----------
final_tick                               181726415500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 739003                       # Simulator instruction rate (inst/s)
host_mem_usage                                 651580                       # Number of bytes of host memory used
host_op_rate                                  1361333                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   135.32                       # Real time elapsed on the host
host_tick_rate                             1342962885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184212218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.181726                       # Number of seconds simulated
sim_ticks                                181726415500                       # Number of ticks simulated
system.cpu.Branches                          21138365                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184212218                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        363452831                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  363452831                       # Number of busy cycles
system.cpu.num_cc_register_reads            110470900                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            56278691                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     17377044                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                4198252                       # Number of float alu accesses
system.cpu.num_fp_insts                       4198252                       # number of float instructions
system.cpu.num_fp_register_reads              4465556                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2555554                       # number of times the floating registers were written
system.cpu.num_func_calls                     1777727                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             181168224                       # Number of integer alu accesses
system.cpu.num_int_insts                    181168224                       # number of integer instructions
system.cpu.num_int_register_reads           359599209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          144214147                       # number of times the integer registers were written
system.cpu.num_load_insts                    23270941                       # Number of load instructions
system.cpu.num_mem_refs                      38707146                       # number of memory refs
system.cpu.num_store_insts                   15436205                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               1407926      0.76%      0.76% # Class of executed instruction
system.cpu.op_class::IntAlu                 141803021     76.98%     77.74% # Class of executed instruction
system.cpu.op_class::IntMult                   451603      0.25%     77.99% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     77.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                  465164      0.25%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                    95520      0.05%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                   215010      0.12%     78.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                 1068136      0.58%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::MemRead                 22624662     12.28%     91.27% # Class of executed instruction
system.cpu.op_class::MemWrite                14008515      7.60%     98.87% # Class of executed instruction
system.cpu.op_class::FloatMemRead              646279      0.35%     99.22% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            1427690      0.78%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  184213554                       # Class of executed instruction
system.cpu.workload.numSyscalls                    93                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         49289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28214                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        27214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        56831                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          27214                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     38678838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38678838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     38678838                       # number of overall hits
system.cpu.dcache.overall_hits::total        38678838                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        28456                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28456                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28456                       # number of overall misses
system.cpu.dcache.overall_misses::total         28456                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3273714500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3273714500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3273714500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3273714500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     38707294                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38707294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     38707294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38707294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000735                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000735                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000735                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000735                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 115044.788445                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 115044.788445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 115044.788445                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 115044.788445                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27111                       # number of writebacks
system.cpu.dcache.writebacks::total             27111                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        28456                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        28456                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        28456                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        28456                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3245258500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3245258500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3245258500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3245258500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000735                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000735                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000735                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000735                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114044.788445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114044.788445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114044.788445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114044.788445                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28200                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     23253955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23253955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2011720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2011720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23272330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23272330                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 109481.387755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 109481.387755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18375                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1993345500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1993345500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 108481.387755                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 108481.387755                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15424883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15424883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10081                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1261994000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1261994000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15434964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15434964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000653                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000653                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 125185.398274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 125185.398274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10081                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1251913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1251913000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000653                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000653                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 124185.398274                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 124185.398274                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.462780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38707294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             28456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1360.250703                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.462780                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          77443044                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         77443044                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    23272332                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15436205                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         21891                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          2489                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139745540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139745540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139745540                       # number of overall hits
system.cpu.icache.overall_hits::total       139745540                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            161                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          161                       # number of overall misses
system.cpu.icache.overall_misses::total           161                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     19950500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19950500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     19950500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19950500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139745701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139745701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139745701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139745701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 123916.149068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 123916.149068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 123916.149068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 123916.149068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.icache.writebacks::total                14                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          161                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          161                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19789500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19789500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 122916.149068                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 122916.149068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 122916.149068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 122916.149068                       # average overall mshr miss latency
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139745540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139745540                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           161                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     19950500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19950500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139745701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 123916.149068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 123916.149068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19789500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19789500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 122916.149068                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 122916.149068                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           146.641008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139745701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               161                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          867985.720497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   146.641008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.572816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.572816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.574219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279491563                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279491563                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139745701                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 181726415500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3706                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3707                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                3706                       # number of overall hits
system.l2.overall_hits::total                    3707                       # number of overall hits
system.l2.demand_misses::.cpu.inst                160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              24750                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24910                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               160                       # number of overall misses
system.l2.overall_misses::.cpu.data             24750                       # number of overall misses
system.l2.overall_misses::total                 24910                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     19537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3163106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3182644000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     19537500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3163106500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3182644000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            28456                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28617                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           28456                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28617                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.869764                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870462                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.869764                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870462                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 122109.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127802.282828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127765.716580                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 122109.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127802.282828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127765.716580                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               23283                       # number of writebacks
system.l2.writebacks::total                     23283                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         24750                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        24750                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24910                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     17937500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2915606500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2933544000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     17937500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2915606500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2933544000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.869764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870462                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.869764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.870462                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 112109.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 117802.282828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117765.716580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 112109.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 117802.282828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117765.716580                       # average overall mshr miss latency
system.l2.replacements                          50517                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           14                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               14                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           14                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           14                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1076                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1076                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   159                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9922                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1234867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1234867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984228                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124457.468252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124457.468252                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1135647000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1135647000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114457.468252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114457.468252                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     19537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            161                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 122109.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 122109.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     17937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 112109.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 112109.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1928239500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1928239500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.806966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130040.430267                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130040.430267                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1779959500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1779959500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.806966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.806966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 120040.430267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120040.430267                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.794123                       # Cycle average of tags in use
system.l2.tags.total_refs                       55755                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50773                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098123                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     135.034033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.425110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       120.334980                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.527477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.470059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999196                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    164435                       # Number of tag accesses
system.l2.tags.data_accesses                   164435                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    186264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    197196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000430680750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8048                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8048                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291732                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             178317                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       24910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      23283                       # Number of write requests accepted
system.mem_ctrls.readBursts                    199280                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   186264                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    804                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       7.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                199280                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               186264                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   24842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   24805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   24804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   24804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   24804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   24803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.658549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.760668                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.979526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8043     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8048                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.140283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.972871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.514890                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              874     10.86%     10.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.01%     10.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.01%     10.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.04%     10.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     10.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     10.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             7153     88.88%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               12      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8048                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   51456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12753920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11920896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     70.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  181724201500                       # Total gap between requests
system.mem_ctrls.avgGap                    3770759.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        81920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12620544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     11918912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 450787.519110010762                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 69448043.451888814569                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 65587118.786261431873                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1280                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       198000                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       186264                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     64914000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  11303289750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4173094381500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     50714.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     57087.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22404191.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        81920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12672000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12753920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        81920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     11920896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     11920896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          160                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        24750                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          24910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        23283                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         23283                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       450788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     69731194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         70181982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       450788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       450788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     65598036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        65598036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     65598036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       450788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     69731194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       135780018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               198476                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              186233                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        10913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12784                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        11128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12529                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              7646778750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             992380000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11368203750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                38527.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57277.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              174458                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             158864                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        51386                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   479.135640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   409.708091                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.449973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5988     11.65%     11.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          102      0.20%     11.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          122      0.24%     12.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5573     10.85%     22.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        36763     71.54%     94.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           10      0.02%     94.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           13      0.03%     94.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          753      1.47%     95.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2062      4.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        51386                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12702464                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           11918912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               69.898831                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               65.587119                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       178471440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        94856025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      681662940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     480323520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14345082960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25268505840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  48504202080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89553104805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.790795                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 125816744250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6068140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49841531250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       188431740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       100153845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      735455700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     491812740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14345082960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26369968140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  47576654880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89807560005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.191006                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 123396119500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6068140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52262156000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        23283                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1096                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9922                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        74199                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        74199                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  74199                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     24674816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     24674816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                24674816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24910                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           794726000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          834181750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             18536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           14                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28323                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10081                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10081                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           161                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18375                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          336                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        85112                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 85448                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        89600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     28450304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               28539904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           50517                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11920896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            79134                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.343898                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.475010                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  51920     65.61%     65.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27214     34.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              79134                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 181726415500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          245415500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1368500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         241876000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
