module SIMECKTESTD;
reg [31:0] a;
reg [15:0] b;
wire [31:0] out;
reg clk;
reg rst;
reg [31:0] count;

simondt se(.inp(a), .key(b), .out(out));
    
always #5 clk = ~clk;

always @(posedge clk or negedge rst)
begin
if (!rst)
 count <= 31'b0; 
else
 count <= count + 1;     
a <= count;
end
initial 
begin
$monitor("time=%d, a = %b, b = %b, out = %b", $time, a, b, out);
clk = 0;
rst = 0;
#10 rst = 1;
b = 16'b1011010111100101;
#200 $finish;
end
endmodule

