

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Thu May  9 12:58:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  160|  147472|  160|  147472|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name| min |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  784|   99568|         2|          1|          1|  784 ~ 99568 |    yes   |
        |- Loop 2  |  144|  147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +----------+-----+--------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    157|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     430|      2|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    244|
|Register         |        -|      -|     406|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     836|    403|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |cnn_mul_32s_32s_3bkb_U1  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    |cnn_mul_32s_32s_3bkb_U2  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      8|  430|   2|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cnn_mul_mul_16s_1cud_U3  |cnn_mul_mul_16s_1cud  |  i0 * i0  |
    |cnn_mul_mul_16s_1cud_U4  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    |cnn_mul_mul_16s_1cud_U5  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    |cnn_mul_mul_16s_1cud_U6  |cnn_mul_mul_16s_1cud  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_149_p2                        |     +    |      0|  0|  38|          31|           1|
    |i_s_fu_168_p2                        |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |stream_in_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_74_fu_163_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_75_fu_144_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_112_p2                      |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 157|         158|          82|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  121|         26|    1|         26|
    |ap_done                        |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   15|          3|    1|          3|
    |i1_reg_85                      |    9|          2|   31|         62|
    |i_reg_96                       |    9|          2|   31|         62|
    |real_start                     |    9|          2|    1|          2|
    |stream_in_TDATA_blk_n          |    9|          2|    1|          2|
    |stream_in_V_data_V_0_data_out  |    9|          2|   16|         32|
    |stream_in_V_data_V_0_state     |   15|          3|    2|          6|
    |stream_in_V_last_0_state       |   15|          3|    2|          6|
    |stream_out_V_V_blk_n           |    9|          2|    1|          2|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  244|         52|   89|        208|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |IFM_bound_reg_294               |  32|   0|   32|          0|
    |KER_bound_reg_270               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  25|   0|   25|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |i1_reg_85                       |  31|   0|   31|          0|
    |i_reg_96                        |  31|   0|   31|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |stream_in_V_data_V_0_payload_A  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_payload_B  |  16|   0|   16|          0|
    |stream_in_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |stream_in_V_data_V_0_state      |   2|   0|    2|          0|
    |stream_in_V_last_0_state        |   2|   0|    2|          0|
    |tmp1_reg_284                    |  32|   0|   32|          0|
    |tmp2_reg_289                    |  32|   0|   32|          0|
    |tmp3_reg_260                    |  32|   0|   32|          0|
    |tmp4_reg_265                    |  32|   0|   32|          0|
    |tmp_74_reg_299                  |   1|   0|    1|          0|
    |tmp_75_reg_275                  |   1|   0|    1|          0|
    |tmp_data_V_1_reg_202            |  16|   0|   16|          0|
    |tmp_data_V_2_reg_207            |  16|   0|   16|          0|
    |tmp_data_V_3_reg_212            |  16|   0|   16|          0|
    |tmp_data_V_4_reg_218            |  16|   0|   16|          0|
    |tmp_data_V_5_reg_223            |  16|   0|   16|          0|
    |tmp_s_reg_198                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 406|   0|  406|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_out              | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_write            | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|stream_in_TDATA        |  in |   16|    axis    | stream_in_V_data_V |    pointer   |
|stream_in_TVALID       |  in |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_in_TREADY       | out |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_in_TLAST        |  in |    1|    axis    |  stream_in_V_last  |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  |   stream_out_V_V   |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 16 17 }
  Pipeline-1 : II = 1, D = 2, States = { 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	19  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	18  / (!tmp_75)
	17  / (tmp_75)
17 --> 
	16  / true
18 --> 
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	18  / (!tmp_74)
	27  / (tmp_74)
27 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:7]   --->   Operation 28 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:7]   --->   Operation 29 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i1 } %empty, 0" [CNN_HLS/axi_dma_slave.h:7]   --->   Operation 30 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V)" [CNN_HLS/axi_dma_slave.h:9]   --->   Operation 31 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%empty_76 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:11]   --->   Operation 32 'read' 'empty_76' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_data_V, 0" [CNN_HLS/axi_dma_slave.h:35]   --->   Operation 33 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%empty_76 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:11]   --->   Operation 34 'read' 'empty_76' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i16, i1 } %empty_76, 0" [CNN_HLS/axi_dma_slave.h:11]   --->   Operation 35 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_1)" [CNN_HLS/axi_dma_slave.h:13]   --->   Operation 36 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "%empty_77 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:15]   --->   Operation 37 'read' 'empty_77' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%empty_77 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:15]   --->   Operation 38 'read' 'empty_77' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i16, i1 } %empty_77, 0" [CNN_HLS/axi_dma_slave.h:15]   --->   Operation 39 'extractvalue' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_2)" [CNN_HLS/axi_dma_slave.h:17]   --->   Operation 40 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 41 [2/2] (0.00ns)   --->   "%empty_78 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:19]   --->   Operation 41 'read' 'empty_78' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 42 [1/2] (0.00ns)   --->   "%empty_78 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:19]   --->   Operation 42 'read' 'empty_78' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i16, i1 } %empty_78, 0" [CNN_HLS/axi_dma_slave.h:19]   --->   Operation 43 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_3)" [CNN_HLS/axi_dma_slave.h:21]   --->   Operation 44 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 45 [2/2] (0.00ns)   --->   "%empty_79 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:23]   --->   Operation 45 'read' 'empty_79' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%empty_79 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:23]   --->   Operation 46 'read' 'empty_79' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i16, i1 } %empty_79, 0" [CNN_HLS/axi_dma_slave.h:23]   --->   Operation 47 'extractvalue' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_4)" [CNN_HLS/axi_dma_slave.h:25]   --->   Operation 48 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 49 [2/2] (0.00ns)   --->   "%empty_80 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:27]   --->   Operation 49 'read' 'empty_80' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%empty_80 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:27]   --->   Operation 50 'read' 'empty_80' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i16, i1 } %empty_80, 0" [CNN_HLS/axi_dma_slave.h:27]   --->   Operation 51 'extractvalue' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_5)" [CNN_HLS/axi_dma_slave.h:29]   --->   Operation 52 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 53 [2/2] (0.00ns)   --->   "%empty_81 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:31]   --->   Operation 53 'read' 'empty_81' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str95, i32 0, i32 0, [1 x i8]* @p_str96, [1 x i8]* @p_str97, [1 x i8]* @p_str98, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str99, [1 x i8]* @p_str100)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_data_V, i1* %stream_in_V_last, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%empty_81 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:31]   --->   Operation 56 'read' 'empty_81' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i16, i1 } %empty_81, 0" [CNN_HLS/axi_dma_slave.h:31]   --->   Operation 57 'extractvalue' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_6)" [CNN_HLS/axi_dma_slave.h:33]   --->   Operation 58 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %4" [CNN_HLS/axi_dma_slave.h:35]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %tmp_data_V_5 to i32" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 60 'sext' 'lhs_V_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %tmp_data_V_3 to i32" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 61 'sext' 'rhs_V_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_72 = sext i16 %tmp_data_V_2 to i32" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 62 'sext' 'tmp_72' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 63 [3/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_72, %tmp_72" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 63 'mul' 'tmp3' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 64 [3/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 64 'mul' 'tmp4' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_data_V_3 to i32" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 65 'sext' 'lhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_data_V_4 to i32" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 66 'sext' 'rhs_V' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%p_s = sext i16 %tmp_data_V_1 to i32" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 67 'sext' 'p_s' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 68 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 68 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 69 'mul' 'tmp2' <Predicate = (tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 70 [2/3] (3.89ns)   --->   "%tmp3 = mul i32 %tmp_72, %tmp_72" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 70 'mul' 'tmp3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [2/3] (3.89ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 71 'mul' 'tmp4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [1/3] (0.00ns)   --->   "%tmp3 = mul i32 %tmp_72, %tmp_72" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 72 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 73 [1/3] (0.00ns)   --->   "%tmp4 = mul i32 %rhs_V_3, %lhs_V_3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 73 'mul' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 74 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 74 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 75 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 75 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 76 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 76 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 77 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 77 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 78 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp4, %tmp3" [CNN_HLS/axi_dma_slave.h:48]   --->   Operation 78 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [1/1] (1.76ns)   --->   "br label %5" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ 0, %4 ], [ %i_4, %6 ]" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 80 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 81 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (2.47ns)   --->   "%tmp_75 = icmp slt i32 %i1_cast, %KER_bound" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 82 'icmp' 'tmp_75' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (2.52ns)   --->   "%i_4 = add i31 %i1, 1" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 83 'add' 'i_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp_75, label %6, label %.loopexit.loopexit" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [2/2] (0.00ns)   --->   "%empty_84 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:53]   --->   Operation 85 'read' 'empty_84' <Predicate = (tmp_75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [CNN_HLS/axi_dma_slave.h:50]   --->   Operation 86 'specregionbegin' 'tmp_133' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:51]   --->   Operation 87 'speclooptripcount' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:52]   --->   Operation 88 'specpipeline' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 89 [1/2] (0.00ns)   --->   "%empty_84 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:53]   --->   Operation 89 'read' 'empty_84' <Predicate = (tmp_75)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i16, i1 } %empty_84, 0" [CNN_HLS/axi_dma_slave.h:53]   --->   Operation 90 'extractvalue' 'tmp_data_V_8' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_8)" [CNN_HLS/axi_dma_slave.h:54]   --->   Operation 91 'write' <Predicate = (tmp_75)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_133)" [CNN_HLS/axi_dma_slave.h:55]   --->   Operation 92 'specregionend' 'empty_85' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/axi_dma_slave.h:49]   --->   Operation 93 'br' <Predicate = (tmp_75)> <Delay = 0.00>

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 94 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 95 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/axi_dma_slave.h:57]   --->   Operation 96 'ret' <Predicate = true> <Delay = 0.00>

State 19 <SV = 8> <Delay = 3.89>
ST_19 : Operation 97 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 97 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 98 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 98 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 9> <Delay = 0.00>
ST_20 : Operation 99 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %lhs_V, %p_s" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 99 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 100 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %rhs_V" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 100 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 10> <Delay = 3.95>
ST_21 : Operation 101 [5/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 101 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 3.95>
ST_22 : Operation 102 [4/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 102 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 3.95>
ST_23 : Operation 103 [3/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 103 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 3.95>
ST_24 : Operation 104 [2/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 104 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 3.95>
ST_25 : Operation 105 [1/5] (3.95ns)   --->   "%IFM_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/axi_dma_slave.h:37]   --->   Operation 105 'mul' 'IFM_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (1.76ns)   --->   "br label %2" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 106 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 15> <Delay = 3.45>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %1 ], [ %i_s, %3 ]" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 107 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 108 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (2.47ns)   --->   "%tmp_74 = icmp slt i32 %i_cast, %IFM_bound" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 109 'icmp' 'tmp_74' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (2.52ns)   --->   "%i_s = add i31 %i, 1" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 110 'add' 'i_s' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_74, label %3, label %.loopexit.loopexit20" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [2/2] (0.00ns)   --->   "%empty_82 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:42]   --->   Operation 112 'read' 'empty_82' <Predicate = (tmp_74)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 16> <Delay = 2.18>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [CNN_HLS/axi_dma_slave.h:39]   --->   Operation 113 'specregionbegin' 'tmp' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 784, i32 99568, i32 50176, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:40]   --->   Operation 114 'speclooptripcount' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/axi_dma_slave.h:41]   --->   Operation 115 'specpipeline' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 116 [1/2] (0.00ns)   --->   "%empty_82 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %stream_in_V_data_V, i1* %stream_in_V_last)" [CNN_HLS/axi_dma_slave.h:42]   --->   Operation 116 'read' 'empty_82' <Predicate = (tmp_74)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i16, i1 } %empty_82, 0" [CNN_HLS/axi_dma_slave.h:42]   --->   Operation 117 'extractvalue' 'tmp_data_V_7' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_data_V_7)" [CNN_HLS/axi_dma_slave.h:43]   --->   Operation 118 'write' <Predicate = (tmp_74)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [CNN_HLS/axi_dma_slave.h:44]   --->   Operation 119 'specregionend' 'empty_83' <Predicate = (tmp_74)> <Delay = 0.00>
ST_27 : Operation 120 [1/1] (0.00ns)   --->   "br label %2" [CNN_HLS/axi_dma_slave.h:38]   --->   Operation 120 'br' <Predicate = (tmp_74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (read             ) [ 0000000000000000000000000000]
tmp_data_V   (extractvalue     ) [ 0000000000000000000000000000]
StgValue_31  (write            ) [ 0000000000000000000000000000]
tmp_s        (icmp             ) [ 0001111111111111111111111111]
empty_76     (read             ) [ 0000000000000000000000000000]
tmp_data_V_1 (extractvalue     ) [ 0000111110000000000000000000]
StgValue_36  (write            ) [ 0000000000000000000000000000]
empty_77     (read             ) [ 0000000000000000000000000000]
tmp_data_V_2 (extractvalue     ) [ 0000011110000000000000000000]
StgValue_40  (write            ) [ 0000000000000000000000000000]
empty_78     (read             ) [ 0000000000000000000000000000]
tmp_data_V_3 (extractvalue     ) [ 0000001110000000000000000000]
StgValue_44  (write            ) [ 0000000000000000000000000000]
empty_79     (read             ) [ 0000000000000000000000000000]
tmp_data_V_4 (extractvalue     ) [ 0000000110000000000000000000]
StgValue_48  (write            ) [ 0000000000000000000000000000]
empty_80     (read             ) [ 0000000000000000000000000000]
tmp_data_V_5 (extractvalue     ) [ 0000000010000000000000000000]
StgValue_52  (write            ) [ 0000000000000000000000000000]
StgValue_54  (specinterface    ) [ 0000000000000000000000000000]
StgValue_55  (specinterface    ) [ 0000000000000000000000000000]
empty_81     (read             ) [ 0000000000000000000000000000]
tmp_data_V_6 (extractvalue     ) [ 0000000000000000000000000000]
StgValue_58  (write            ) [ 0000000000000000000000000000]
StgValue_59  (br               ) [ 0000000000000000000000000000]
lhs_V_3      (sext             ) [ 0000000001100000000000000000]
rhs_V_3      (sext             ) [ 0000000001100000000000000000]
tmp_72       (sext             ) [ 0000000001100000000000000000]
lhs_V        (sext             ) [ 0000000000000000000110000000]
rhs_V        (sext             ) [ 0000000000000000000110000000]
p_s          (sext             ) [ 0000000000000000000110000000]
tmp3         (mul              ) [ 0000000000011111000000000000]
tmp4         (mul              ) [ 0000000000011111000000000000]
KER_bound    (mul              ) [ 0000000000000000110000000000]
StgValue_79  (br               ) [ 0000000000000001110000000000]
i1           (phi              ) [ 0000000000000000100000000000]
i1_cast      (zext             ) [ 0000000000000000000000000000]
tmp_75       (icmp             ) [ 0000000000000000110000000000]
i_4          (add              ) [ 0000000000000001110000000000]
StgValue_84  (br               ) [ 0000000000000000000000000000]
tmp_133      (specregionbegin  ) [ 0000000000000000000000000000]
StgValue_87  (speclooptripcount) [ 0000000000000000000000000000]
StgValue_88  (specpipeline     ) [ 0000000000000000000000000000]
empty_84     (read             ) [ 0000000000000000000000000000]
tmp_data_V_8 (extractvalue     ) [ 0000000000000000000000000000]
StgValue_91  (write            ) [ 0000000000000000000000000000]
empty_85     (specregionend    ) [ 0000000000000000000000000000]
StgValue_93  (br               ) [ 0000000000000001110000000000]
StgValue_94  (br               ) [ 0000000000000000000000000000]
StgValue_95  (br               ) [ 0000000000000000000000000000]
StgValue_96  (ret              ) [ 0000000000000000000000000000]
tmp1         (mul              ) [ 0000000000000000000001111100]
tmp2         (mul              ) [ 0000000000000000000001111100]
IFM_bound    (mul              ) [ 0000000000000000000000000011]
StgValue_106 (br               ) [ 0000000000000000000000000111]
i            (phi              ) [ 0000000000000000000000000010]
i_cast       (zext             ) [ 0000000000000000000000000000]
tmp_74       (icmp             ) [ 0000000000000000000000000011]
i_s          (add              ) [ 0000000000000000000000000111]
StgValue_111 (br               ) [ 0000000000000000000000000000]
tmp          (specregionbegin  ) [ 0000000000000000000000000000]
StgValue_114 (speclooptripcount) [ 0000000000000000000000000000]
StgValue_115 (specpipeline     ) [ 0000000000000000000000000000]
empty_82     (read             ) [ 0000000000000000000000000000]
tmp_data_V_7 (extractvalue     ) [ 0000000000000000000000000000]
StgValue_118 (write            ) [ 0000000000000000000000000000]
empty_83     (specregionend    ) [ 0000000000000000000000000000]
StgValue_120 (br               ) [ 0000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str95"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str96"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str97"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="17" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_76/2 empty_77/3 empty_78/4 empty_79/5 empty_80/6 empty_81/7 empty_84/16 empty_82/26 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_31/2 StgValue_36/3 StgValue_40/4 StgValue_44/5 StgValue_48/6 StgValue_52/7 StgValue_58/8 StgValue_91/17 StgValue_118/27 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i1_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="31" slack="1"/>
<pin id="87" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="i1_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="31" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/16 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="1"/>
<pin id="98" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="31" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/26 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="17" slack="0"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_1/3 tmp_data_V_2/4 tmp_data_V_3/5 tmp_data_V_4/6 tmp_data_V_5/7 tmp_data_V_6/8 tmp_data_V_8/17 tmp_data_V_7/27 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_s_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lhs_V_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="rhs_V_3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="3"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_72_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="4"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="lhs_V_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="3"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="rhs_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="2"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/8 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_s_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="5"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i1_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="31" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/16 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_75_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_75/16 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/16 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="IFM_bound/21 "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/26 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_74_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_74/26 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/26 "/>
</bind>
</comp>

<comp id="174" class="1007" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="180" class="1007" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="186" class="1007" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="192" class="1007" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_s_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="6"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_data_V_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="5"/>
<pin id="204" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_data_V_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="4"/>
<pin id="209" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="tmp_data_V_3_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="3"/>
<pin id="214" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_data_V_4_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="2"/>
<pin id="220" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_data_V_5_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="lhs_V_3_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="rhs_V_3_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_72_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_72 "/>
</bind>
</comp>

<comp id="244" class="1005" name="lhs_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="rhs_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_s_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp4_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="270" class="1005" name="KER_bound_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_75_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_4_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="IFM_bound_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFM_bound "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp_74_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_s_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="0"/>
<pin id="305" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="70" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="143"><net_src comp="89" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="89" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="162"><net_src comp="100" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="100" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="124" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="124" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="121" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="118" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="127" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="133" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="130" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="130" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="112" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="107" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="210"><net_src comp="107" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="215"><net_src comp="107" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="221"><net_src comp="107" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="226"><net_src comp="107" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="231"><net_src comp="118" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="236"><net_src comp="121" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="241"><net_src comp="124" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="247"><net_src comp="127" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="252"><net_src comp="130" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="258"><net_src comp="133" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="263"><net_src comp="174" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="268"><net_src comp="180" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="273"><net_src comp="136" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="278"><net_src comp="144" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="149" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="287"><net_src comp="186" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="292"><net_src comp="192" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="297"><net_src comp="155" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="302"><net_src comp="163" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="168" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_V_data_V | {}
	Port: stream_in_V_last | {}
	Port: stream_out_V_V | {2 3 4 5 6 7 8 17 27 }
 - Input state : 
	Port: AXI_DMA_SLAVE : stream_in_V_data_V | {1 2 3 4 5 6 7 16 26 }
	Port: AXI_DMA_SLAVE : stream_in_V_last | {1 2 3 4 5 6 7 16 26 }
  - Chain level:
	State 1
	State 2
		StgValue_31 : 1
		tmp_s : 1
	State 3
		StgValue_36 : 1
	State 4
		StgValue_40 : 1
	State 5
		StgValue_44 : 1
	State 6
		StgValue_48 : 1
	State 7
		StgValue_52 : 1
	State 8
		StgValue_58 : 1
		tmp3 : 1
		tmp4 : 1
		tmp1 : 1
		tmp2 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		i1_cast : 1
		tmp_75 : 2
		i_4 : 1
		StgValue_84 : 3
	State 17
		StgValue_91 : 1
		empty_85 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		i_cast : 1
		tmp_74 : 2
		i_s : 1
		StgValue_111 : 3
	State 27
		StgValue_118 : 1
		empty_83 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|          |    grp_fu_136   |    4    |   215   |    1    |
|          |    grp_fu_155   |    4    |   215   |    1    |
|    mul   |    grp_fu_174   |    1    |    0    |    0    |
|          |    grp_fu_180   |    1    |    0    |    0    |
|          |    grp_fu_186   |    1    |    0    |    0    |
|          |    grp_fu_192   |    1    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|    add   |    i_4_fu_149   |    0    |    0    |    38   |
|          |    i_s_fu_168   |    0    |    0    |    38   |
|----------|-----------------|---------|---------|---------|
|          |   tmp_s_fu_112  |    0    |    0    |    13   |
|   icmp   |  tmp_75_fu_144  |    0    |    0    |    18   |
|          |  tmp_74_fu_163  |    0    |    0    |    18   |
|----------|-----------------|---------|---------|---------|
|   read   |  grp_read_fu_70 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   write  | grp_write_fu_78 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|extractvalue|    grp_fu_107   |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|          |  lhs_V_3_fu_118 |    0    |    0    |    0    |
|          |  rhs_V_3_fu_121 |    0    |    0    |    0    |
|   sext   |  tmp_72_fu_124  |    0    |    0    |    0    |
|          |   lhs_V_fu_127  |    0    |    0    |    0    |
|          |   rhs_V_fu_130  |    0    |    0    |    0    |
|          |    p_s_fu_133   |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   zext   |  i1_cast_fu_140 |    0    |    0    |    0    |
|          |  i_cast_fu_159  |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    12   |   430   |   127   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  IFM_bound_reg_294 |   32   |
|  KER_bound_reg_270 |   32   |
|      i1_reg_85     |   31   |
|     i_4_reg_279    |   31   |
|      i_reg_96      |   31   |
|     i_s_reg_303    |   31   |
|   lhs_V_3_reg_228  |   32   |
|    lhs_V_reg_244   |   32   |
|     p_s_reg_255    |   32   |
|   rhs_V_3_reg_233  |   32   |
|    rhs_V_reg_249   |   32   |
|    tmp1_reg_284    |   32   |
|    tmp2_reg_289    |   32   |
|    tmp3_reg_260    |   32   |
|    tmp4_reg_265    |   32   |
|   tmp_72_reg_238   |   32   |
|   tmp_74_reg_299   |    1   |
|   tmp_75_reg_275   |    1   |
|tmp_data_V_1_reg_202|   16   |
|tmp_data_V_2_reg_207|   16   |
|tmp_data_V_3_reg_212|   16   |
|tmp_data_V_4_reg_218|   16   |
|tmp_data_V_5_reg_223|   16   |
|    tmp_s_reg_198   |    1   |
+--------------------+--------+
|        Total       |   591  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_174 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_174 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_180 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_180 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_186 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_186 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_192 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_192 |  p1  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   256  ||  14.152 ||    72   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   430  |   127  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   591  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   14   |  1021  |   199  |
+-----------+--------+--------+--------+--------+
