#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25efab0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25f0dd0 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x261fe60 .functor NOT 1, L_0x2620c30, C4<0>, C4<0>, C4<0>;
L_0x2620990 .functor XOR 1, L_0x2620830, L_0x26208f0, C4<0>, C4<0>;
L_0x2620b20 .functor XOR 1, L_0x2620990, L_0x2620a50, C4<0>, C4<0>;
v0x261f2b0_0 .net *"_ivl_10", 0 0, L_0x2620a50;  1 drivers
v0x261f3b0_0 .net *"_ivl_12", 0 0, L_0x2620b20;  1 drivers
v0x261f490_0 .net *"_ivl_2", 0 0, L_0x2620790;  1 drivers
v0x261f550_0 .net *"_ivl_4", 0 0, L_0x2620830;  1 drivers
v0x261f630_0 .net *"_ivl_6", 0 0, L_0x26208f0;  1 drivers
v0x261f760_0 .net *"_ivl_8", 0 0, L_0x2620990;  1 drivers
v0x261f840_0 .var "clk", 0 0;
v0x261f8e0_0 .var/2u "stats1", 159 0;
v0x261f9a0_0 .var/2u "strobe", 0 0;
v0x261fa60_0 .net "tb_match", 0 0, L_0x2620c30;  1 drivers
v0x261fb20_0 .net "tb_mismatch", 0 0, L_0x261fe60;  1 drivers
v0x261fbe0_0 .net "x", 0 0, v0x261e630_0;  1 drivers
v0x261fc80_0 .net "y", 0 0, v0x261e6f0_0;  1 drivers
v0x261fd20_0 .net "z_dut", 0 0, L_0x26205f0;  1 drivers
v0x261fdc0_0 .net "z_ref", 0 0, L_0x2620060;  1 drivers
L_0x2620790 .concat [ 1 0 0 0], L_0x2620060;
L_0x2620830 .concat [ 1 0 0 0], L_0x2620060;
L_0x26208f0 .concat [ 1 0 0 0], L_0x26205f0;
L_0x2620a50 .concat [ 1 0 0 0], L_0x2620060;
L_0x2620c30 .cmp/eeq 1, L_0x2620790, L_0x2620b20;
S_0x25f0f60 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x25f0dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x261ff30 .functor NOT 1, v0x261e6f0_0, C4<0>, C4<0>, C4<0>;
L_0x2620060 .functor OR 1, v0x261e630_0, L_0x261ff30, C4<0>, C4<0>;
v0x25ef1b0_0 .net *"_ivl_0", 0 0, L_0x261ff30;  1 drivers
v0x25ef250_0 .net "x", 0 0, v0x261e630_0;  alias, 1 drivers
v0x261e130_0 .net "y", 0 0, v0x261e6f0_0;  alias, 1 drivers
v0x261e1d0_0 .net "z", 0 0, L_0x2620060;  alias, 1 drivers
S_0x261e310 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x25f0dd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x261e550_0 .net "clk", 0 0, v0x261f840_0;  1 drivers
v0x261e630_0 .var "x", 0 0;
v0x261e6f0_0 .var "y", 0 0;
E_0x25f9850 .event negedge, v0x261e550_0;
E_0x25f99f0/0 .event negedge, v0x261e550_0;
E_0x25f99f0/1 .event posedge, v0x261e550_0;
E_0x25f99f0 .event/or E_0x25f99f0/0, E_0x25f99f0/1;
S_0x261e790 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x25f0dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x2620160 .functor AND 1, v0x261e630_0, v0x261e6f0_0, C4<1>, C4<1>;
L_0x26201f0 .functor AND 1, v0x261e6f0_0, v0x261e630_0, C4<1>, C4<1>;
L_0x2620280 .functor AND 1, v0x261e6f0_0, v0x261e630_0, C4<1>, C4<1>;
L_0x2620320 .functor AND 1, v0x261e630_0, v0x261e6f0_0, C4<1>, C4<1>;
L_0x2620500 .functor AND 1, L_0x2620160, L_0x2620320, C4<1>, C4<1>;
L_0x26205f0 .functor OR 1, L_0x2620500, L_0x26201f0, C4<0>, C4<0>;
v0x261e970_0 .net "a1", 0 0, L_0x2620160;  1 drivers
v0x261ea30_0 .net "a2", 0 0, L_0x2620280;  1 drivers
v0x261eaf0_0 .net "b1", 0 0, L_0x26201f0;  1 drivers
v0x261ebc0_0 .net "b2", 0 0, L_0x2620320;  1 drivers
v0x261ec80_0 .net "c", 0 0, L_0x2620500;  1 drivers
v0x261ed90_0 .net "x", 0 0, v0x261e630_0;  alias, 1 drivers
v0x261ee80_0 .net "y", 0 0, v0x261e6f0_0;  alias, 1 drivers
v0x261ef70_0 .net "z", 0 0, L_0x26205f0;  alias, 1 drivers
S_0x261f0b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x25f0dd0;
 .timescale -12 -12;
E_0x25f9c40 .event anyedge, v0x261f9a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x261f9a0_0;
    %nor/r;
    %assign/vec4 v0x261f9a0_0, 0;
    %wait E_0x25f9c40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x261e310;
T_1 ;
    %wait E_0x25f99f0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x261e6f0_0, 0;
    %assign/vec4 v0x261e630_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x261e310;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25f9850;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x25f0dd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x261f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x261f9a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x25f0dd0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x261f840_0;
    %inv;
    %store/vec4 v0x261f840_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x25f0dd0;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x261e550_0, v0x261fb20_0, v0x261fbe0_0, v0x261fc80_0, v0x261fdc0_0, v0x261fd20_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x25f0dd0;
T_6 ;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x25f0dd0;
T_7 ;
    %wait E_0x25f99f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x261f8e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261f8e0_0, 4, 32;
    %load/vec4 v0x261fa60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261f8e0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x261f8e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261f8e0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x261fdc0_0;
    %load/vec4 v0x261fdc0_0;
    %load/vec4 v0x261fd20_0;
    %xor;
    %load/vec4 v0x261fdc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261f8e0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x261f8e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x261f8e0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/machine/mt2015_q4/iter0/response0/top_module.sv";
