

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.3 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
aac5d326b1dd6cd3ecb35457bed67f72  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_Iw4MX3"
Parsing file _cuobjdump_complete_output_Iw4MX3
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403bc0, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YFetub"
Running: cat _ptx_YFetub | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_A7fa1i
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_A7fa1i --output-file  /dev/null 2> _ptx_YFetubinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YFetub _ptx2_A7fa1i _ptx_YFetubinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 434.071991 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 11 finished CTA #5 (168789,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(168790,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (172537,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(172538,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (172682,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(172683,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (174646,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(174647,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (175124,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(175125,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (175325,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(175326,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (175520,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(175521,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (175522,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(175523,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (175689,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(175690,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (177184,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(177185,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (177562,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(177563,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (179201,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(179202,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (179404,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(179405,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (180228,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(180229,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (180747,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(180748,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (180817,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(180818,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (181125,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(181126,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (181289,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(181290,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (181671,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(181672,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (182179,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(182180,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (183204,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(183205,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (183610,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(183611,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (184217,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(184218,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (186080,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(186081,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (186317,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(186318,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (186475,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(186476,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (186732,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(186733,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (187223,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(187224,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (187735,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(187736,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (189468,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(189469,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (194016,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(194017,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (194361,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(194362,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (194553,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(194554,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (194819,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(194820,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (194965,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(194966,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (195380,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(195381,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (195432,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(195433,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (195510,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(195511,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (199335,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(199336,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (200734,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(200735,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (201529,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(201530,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (204855,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(204856,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (219049,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(219050,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (219873,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(219874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (220553,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(220554,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (221387,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(221388,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (224924,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(224925,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (224968,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(224969,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (225203,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(225204,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (225477,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(225478,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (225663,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(225664,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (226014,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(226015,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (226591,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(226592,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (227266,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(227267,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (243708,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(243709,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (244155,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(244156,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (260510,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(260511,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (261030,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(261031,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (261667,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(261668,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (262029,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(262030,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (262245,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(262246,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (262339,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(262340,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (263405,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(263406,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (263424,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(263425,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (264185,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(264186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (264421,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(264422,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (264962,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(264963,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (265226,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(265227,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (283554,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(283555,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (285200,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(285201,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (307898,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(307899,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (308207,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(308208,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (308304,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(308305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (308401,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(308402,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (308785,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(308786,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (308839,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(308840,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (309209,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(309210,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (309723,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(309724,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (309787,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(309788,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (311432,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(311433,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (312199,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(312200,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (321854,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(321855,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (334736,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(334737,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (344112,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(344113,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (345432,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(345433,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (346864,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(346865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (347795,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(347796,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (354115,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(354116,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (354660,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(354661,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (356298,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(356299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (356607,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(356608,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (356846,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(356847,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (363023,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(363024,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (363987,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(363988,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (369564,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(369565,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (369978,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(369979,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (373463,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(373464,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (377868,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(377869,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (393942,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(393943,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (394301,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(394302,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (396401,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(396402,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (397266,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(397267,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397659,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397660,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (397765,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(397766,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (398309,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398310,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (398420,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(398421,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (398832,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(398833,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (406289,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(406290,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (419056,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(419057,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (419985,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(419986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (425647,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(425648,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (426406,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(426407,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (427708,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(427709,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (428628,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(428629,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (428954,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(428955,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429332,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(429333,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (429720,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(429721,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (431004,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(431005,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (431036,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(431037,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (431116,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(431117,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (445701,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(445702,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (445820,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(445821,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (445841,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(445842,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (447012,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(447013,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (453578,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(453579,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (464800,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(464801,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (475225,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(475226,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (476070,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(476071,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (476550,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(476551,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (477635,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(477636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (478555,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(478556,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (479234,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(479235,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (479788,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(479789,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (486565,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(486566,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (486982,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(486983,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (487127,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(487128,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (488154,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(488155,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (500661,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(500662,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (500984,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(500985,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (518464,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(518465,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (521307,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(521308,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (522409,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(522410,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (522517,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(522518,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (525278,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(525279,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (525635,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(525636,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (526175,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(526176,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (529227,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(529228,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (531262,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(531263,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (531858,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(531859,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (534106,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(534107,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (534229,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(534230,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (534259,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(534260,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (535870,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(535871,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (536133,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(536134,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (536536,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(536537,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (536960,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(536961,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (537045,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(537046,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (538915,0), 6 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(538916,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (547941,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (551143,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (551367,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (551373,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (552301,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (552863,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (552956,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (557395,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (561024,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (562176,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (577877,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (578328,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (582039,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (582143,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (582280,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (588682,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (588724,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (591980,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (603158,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (604733,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (607186,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (607236,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (613617,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (613774,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (637421,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (637592,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (638520,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (639111,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (639265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (643591,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (644297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (654514,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (655110,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (655631,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (656056,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (657532,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (658428,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (668517,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (668824,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (669011,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (674035,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (678991,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (679411,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (679952,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (680719,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (682452,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (683894,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (684338,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (688819,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (689287,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (689550,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (689617,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (689982,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (690924,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (690965,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (691482,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (693178,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (695661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (695965,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (697440,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (698091,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (701069,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (701992,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (703940,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (705389,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (707817,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (708040,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (708638,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (709887,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (711899,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (716149,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (716573,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (716937,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (719538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (719678,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (719904,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (729443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (730990,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (732341,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (734818,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (735372,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (735789,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (740698,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (742840,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (751434,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (754382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (762084,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (763358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (764538,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (791617,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (791683,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (794156,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (797264,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (798123,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (798295,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (798390,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (806104,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (812220,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 1.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 812221
gpu_sim_insn = 356907776
gpu_ipc =     439.4220
gpu_tot_sim_cycle = 812221
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     439.4220
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 785837
gpu_stall_icnt2sh    = 4355446
gpu_total_sim_rate=353724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993658
	L1I_total_cache_misses = 2956
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4759
L1D_cache:
	L1D_cache_core[0]: Access = 59600, Miss = 59600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246326
	L1D_cache_core[1]: Access = 65700, Miss = 65700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267482
	L1D_cache_core[2]: Access = 61300, Miss = 61300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 255560
	L1D_cache_core[3]: Access = 68600, Miss = 68600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270211
	L1D_cache_core[4]: Access = 66600, Miss = 66600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236817
	L1D_cache_core[5]: Access = 66400, Miss = 66400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236154
	L1D_cache_core[6]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 244820
	L1D_cache_core[7]: Access = 66700, Miss = 66700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 245713
	L1D_cache_core[8]: Access = 65200, Miss = 65200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 268319
	L1D_cache_core[9]: Access = 64200, Miss = 64200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 221767
	L1D_cache_core[10]: Access = 67200, Miss = 67200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 231675
	L1D_cache_core[11]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264205
	L1D_cache_core[12]: Access = 64100, Miss = 64100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 252273
	L1D_cache_core[13]: Access = 60600, Miss = 60600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246824
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 904400
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3488146
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3390622
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97524
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2956
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4759
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 3907746
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699600
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3907746
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6420268	W0_Idle:154311	W0_Scoreboard:2126737	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
Stall[0]:  453613 Stall[1]:  481895 Stall[2]:  473699 Stall[3]:  491099 Stall[4]:  437538 Stall[5]:  436347 Stall[6]:  442037 Stall[7]:  456045 Stall[8]:  491226 Stall[9]:  412467 Stall[10]:  434674 Stall[11]:  482275 Stall[12]:  467881 Stall[13]:  459472 
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596800 {8:699600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95145600 {136:699600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059418 n_nop=719836 n_act=38629 n_pre=38613 n_req=131170 n_rd=194072 n_write=68268 bw_util=0.4953
n_activity=989299 dram_eff=0.5304
bk0: 10314a 837734i bk1: 10952a 819771i bk2: 11398a 818285i bk3: 13450a 786694i bk4: 12088a 815811i bk5: 12408a 814761i bk6: 11014a 811085i bk7: 12126a 786390i bk8: 12182a 815187i bk9: 13406a 789777i bk10: 11376a 831354i bk11: 12134a 824466i bk12: 11172a 814137i bk13: 13070a 786143i bk14: 13282a 787518i bk15: 13700a 785555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.21289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059418 n_nop=715594 n_act=39871 n_pre=39855 n_req=132049 n_rd=195830 n_write=68268 bw_util=0.4986
n_activity=981452 dram_eff=0.5382
bk0: 11382a 823255i bk1: 9922a 838918i bk2: 12632a 796451i bk3: 12526a 803464i bk4: 13608a 785587i bk5: 11678a 828155i bk6: 11796a 792759i bk7: 11006a 803041i bk8: 13564a 791418i bk9: 12006a 822595i bk10: 12714a 803320i bk11: 11282a 834076i bk12: 12032a 791085i bk13: 11816a 804753i bk14: 14728a 761667i bk15: 13138a 801170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.0322
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x831fda80, atomic=0 1 entries : 0x7f4ae0fe6820 :  mf: uid=11595762, sid01:w46, part=2, addr=0x831fda80, load , size=128, unknown  status = IN_PARTITION_DRAM (812218), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059418 n_nop=717794 n_act=39646 n_pre=39630 n_req=131174 n_rd=194080 n_write=68268 bw_util=0.4953
n_activity=990598 dram_eff=0.5297
bk0: 11064a 820591i bk1: 10352a 834214i bk2: 13160a 792275i bk3: 11732a 810378i bk4: 12876a 806584i bk5: 12002a 814831i bk6: 11940a 790775i bk7: 10862a 805716i bk8: 13350a 791184i bk9: 12216a 809450i bk10: 12134a 825870i bk11: 11430a 829183i bk12: 12940a 785066i bk13: 11164a 810109i bk14: 13798a 782189i bk15: 13060a 788382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.11574
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059418 n_nop=714320 n_act=40513 n_pre=40497 n_req=132044 n_rd=195820 n_write=68268 bw_util=0.4986
n_activity=983507 dram_eff=0.537
bk0: 10010a 838565i bk1: 11362a 818469i bk2: 12276a 804434i bk3: 13218a 783997i bk4: 12266a 821318i bk5: 12988a 793327i bk6: 10854a 805997i bk7: 11610a 788509i bk8: 12206a 815180i bk9: 14020a 779195i bk10: 11200a 831782i bk11: 12646a 804386i bk12: 11610a 804896i bk13: 12226a 787177i bk14: 12932a 803491i bk15: 14396a 765899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.11233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059418 n_nop=719226 n_act=38946 n_pre=38930 n_req=131158 n_rd=194052 n_write=68264 bw_util=0.4952
n_activity=989835 dram_eff=0.53
bk0: 10278a 839925i bk1: 11148a 816435i bk2: 11646a 822278i bk3: 13456a 781498i bk4: 11896a 822316i bk5: 12394a 810997i bk6: 11104a 810207i bk7: 12260a 782918i bk8: 12276a 815966i bk9: 13318a 790035i bk10: 11488a 831424i bk11: 11992a 821167i bk12: 10926a 822974i bk13: 13398a 782017i bk14: 13230a 795311i bk15: 13242a 788352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.12545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1059418 n_nop=716672 n_act=39303 n_pre=39287 n_req=132078 n_rd=195892 n_write=68264 bw_util=0.4987
n_activity=981391 dram_eff=0.5383
bk0: 11494a 824227i bk1: 10064a 831741i bk2: 12894a 792875i bk3: 12314a 801923i bk4: 13146a 797973i bk5: 11762a 828075i bk6: 11698a 796513i bk7: 11236a 797790i bk8: 13912a 789814i bk9: 12224a 817026i bk10: 12552a 812550i bk11: 11164a 830051i bk12: 11978a 797011i bk13: 12084a 796325i bk14: 14838a 765572i bk15: 12532a 806131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.08404

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70096, Miss = 46413, Miss_rate = 0.662, Pending_hits = 2139, Reservation_fails = 2877
L2_cache_bank[1]: Access = 80666, Miss = 50623, Miss_rate = 0.628, Pending_hits = 2305, Reservation_fails = 6251
L2_cache_bank[2]: Access = 80696, Miss = 51228, Miss_rate = 0.635, Pending_hits = 2172, Reservation_fails = 6747
L2_cache_bank[3]: Access = 70066, Miss = 46687, Miss_rate = 0.666, Pending_hits = 1892, Reservation_fails = 859
L2_cache_bank[4]: Access = 80696, Miss = 50631, Miss_rate = 0.627, Pending_hits = 2270, Reservation_fails = 6748
L2_cache_bank[5]: Access = 70066, Miss = 46409, Miss_rate = 0.662, Pending_hits = 2102, Reservation_fails = 2469
L2_cache_bank[6]: Access = 70096, Miss = 46677, Miss_rate = 0.666, Pending_hits = 1937, Reservation_fails = 988
L2_cache_bank[7]: Access = 80666, Miss = 51233, Miss_rate = 0.635, Pending_hits = 2183, Reservation_fails = 5295
L2_cache_bank[8]: Access = 70094, Miss = 46422, Miss_rate = 0.662, Pending_hits = 2133, Reservation_fails = 2563
L2_cache_bank[9]: Access = 80666, Miss = 50604, Miss_rate = 0.627, Pending_hits = 2348, Reservation_fails = 7079
L2_cache_bank[10]: Access = 80666, Miss = 51256, Miss_rate = 0.635, Pending_hits = 2142, Reservation_fails = 5142
L2_cache_bank[11]: Access = 70066, Miss = 46690, Miss_rate = 0.666, Pending_hits = 1897, Reservation_fails = 1161
L2_total_cache_accesses = 904540
L2_total_cache_misses = 584873
L2_total_cache_miss_rate = 0.6466
L2_total_cache_pending_hits = 25520
L2_total_cache_reservation_fails = 48179
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 294045
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25492
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 380063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15781
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 586
L2_cache_data_port_util = 0.121
L2_cache_fill_port_util = 0.240

icnt_total_pkts_mem_to_simt=3703500
icnt_total_pkts_simt_to_mem=1723740
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.0242
	minimum = 6
	maximum = 475
Network latency average = 20.2956
	minimum = 6
	maximum = 470
Slowest packet = 11496
Flit latency average = 16.2987
	minimum = 6
	maximum = 466
Slowest flit = 33949
Fragmentation average = 0.0730261
	minimum = 0
	maximum = 453
Injected packet rate average = 0.0856663
	minimum = 0.0733914 (at node 0)
	maximum = 0.0993523 (at node 16)
Accepted packet rate average = 0.0856663
	minimum = 0.0733914 (at node 0)
	maximum = 0.0993523 (at node 16)
Injected flit rate average = 0.256999
	minimum = 0.140368 (at node 0)
	maximum = 0.412705 (at node 16)
Accepted flit rate average= 0.256999
	minimum = 0.170311 (at node 17)
	maximum = 0.347504 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.0242 (1 samples)
	minimum = 6 (1 samples)
	maximum = 475 (1 samples)
Network latency average = 20.2956 (1 samples)
	minimum = 6 (1 samples)
	maximum = 470 (1 samples)
Flit latency average = 16.2987 (1 samples)
	minimum = 6 (1 samples)
	maximum = 466 (1 samples)
Fragmentation average = 0.0730261 (1 samples)
	minimum = 0 (1 samples)
	maximum = 453 (1 samples)
Injected packet rate average = 0.0856663 (1 samples)
	minimum = 0.0733914 (1 samples)
	maximum = 0.0993523 (1 samples)
Accepted packet rate average = 0.0856663 (1 samples)
	minimum = 0.0733914 (1 samples)
	maximum = 0.0993523 (1 samples)
Injected flit rate average = 0.256999 (1 samples)
	minimum = 0.140368 (1 samples)
	maximum = 0.412705 (1 samples)
Accepted flit rate average = 0.256999 (1 samples)
	minimum = 0.170311 (1 samples)
	maximum = 0.347504 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 49 sec (1009 sec)
gpgpu_simulation_rate = 353724 (inst/sec)
gpgpu_simulation_rate = 804 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 1008198.625000 (ms) 

Copy u2 to host: 531.867981 (ms) 

1x Gold_laplace3d: 33.813999 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
