# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## Open-Source Ada: From Gateware to Application
 - [https://www.reddit.com/r/RISCV/comments/1ik56q8/opensource_ada_from_gateware_to_application](https://www.reddit.com/r/RISCV/comments/1ik56q8/opensource_ada_from_gateware_to_application)
 - RSS feed: $source
 - date published: 2025-02-07T20:44:06+00:00

<!-- SC_OFF --><div class="md"><p>Hey <a href="/r/RISCV">r/RISCV</a>,</p> <p>I recently experimented with the Neorv32 RISC‑V core on a ULX3S Lattice ECP5 FPGA board using the open source toolchain GHDL, Yosys, Netpnr, and Trellis. I also took a different approach by exploring how Ada can be used bare-metal in FPGA design.</p> <p>If you&#39;re curious, check out my blog post:</p> <p><a href="https://blog.adacore.com/open-source-ada-from-gateware-to-application"><strong>Open-Source Ada: From Gateware to Application</strong></a></p> <p>I&#39;d appreciate your thoughts and feedback.</p> <p>If this doesn&#39;t fit the subreddit&#39;s CoC, no worries—just remove my post!</p> <p>Cheers,<br/> Olivier</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/ohenley"> /u/ohenley </a> <br/> <span><a href="https://www.reddit.com/r/RISCV/comments/1ik56q8/opensource_ada_from_gateware_to_application/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISC

