{"vcs1":{"timestamp_begin":1763679533.106138552, "rt":0.94, "ut":0.49, "st":0.31}}
{"vcselab":{"timestamp_begin":1763679534.222461988, "rt":1.01, "ut":0.56, "st":0.39}}
{"link":{"timestamp_begin":1763679535.363898729, "rt":0.60, "ut":0.20, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1763679532.175200435}
{"VCS_COMP_START_TIME": 1763679532.175200435}
{"VCS_COMP_END_TIME": 1763679536.136195277}
{"VCS_USER_OPTIONS": "-sverilog alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv SSegDisplayDriver.sv"}
{"vcs1": {"peak_mem": 2209071}}
{"stitch_vcselab": {"peak_mem": 2209815}}
