Return-Path: <linux-mmc+bounces-2770-lists+linux-mmc=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-mmc@lfdr.de
Delivered-To: lists+linux-mmc@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 086FC911842
	for <lists+linux-mmc@lfdr.de>; Fri, 21 Jun 2024 04:00:33 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id B2BBA282A02
	for <lists+linux-mmc@lfdr.de>; Fri, 21 Jun 2024 02:00:31 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id A1E47537FF;
	Fri, 21 Jun 2024 02:00:27 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="gz72m/RF"
X-Original-To: linux-mmc@vger.kernel.org
Received: from mail-ej1-f50.google.com (mail-ej1-f50.google.com [209.85.218.50])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 766F014AB4;
	Fri, 21 Jun 2024 02:00:25 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.50
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1718935227; cv=none; b=P6CvORKZ/Lq3Zp/pnN4Rwe6REgefY2tdqtkQL4hwwTVb9oGnDgu5GpcUXTaC3Q0dJbdEBZsUL8xs6Z+xDVPgFiAAwKsawWrhnRu3Hdf7UBo6Zpfr/YyIOgISUSU3yBKLjsk92XQ5NZbUmCjLsmbzgwwdoukYpP2UQ/eE8yWT84Q=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1718935227; c=relaxed/simple;
	bh=5ENgXCsn5CMz3i3AvbDKFLmbpbvWRB72Ii82rv0Dn3k=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=t2I9soPcTccqlEfzidnH0eDbt/krojWdU2rOPlowCrmENmIkEmX5umR8b8WDxDaF0rIJJt8oiaG12AxpAs4MNKHFPZSXLXuRQPgzvqwEP95Fhglp2HwHWlF1jvL5cRjbITQGBYoFj1v9fmeLh1pLjpTggIkDntrIvwhtfgt7rC8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=gz72m/RF; arc=none smtp.client-ip=209.85.218.50
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-ej1-f50.google.com with SMTP id a640c23a62f3a-a6f51660223so78846866b.0;
        Thu, 20 Jun 2024 19:00:25 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20230601; t=1718935224; x=1719540024; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=lpDjpHxPQ8O5TsPP0jAfsigl6ksdQ7Lp8disOghDPOA=;
        b=gz72m/RFNjyEElqgQSZhq2BmXyfdnk9KXKwiM7N1KXvivlFqTfaMGQhvPAPSUpkAOz
         xaCWIGgQtR4ZXZo5otEWxAf1gy1GUwoUMaPpC12pbehRNbOhkCgc9BKd7uFnTlxK0GZz
         tY2bK/nnCqOFLq/8RARqTPaOR1BEDqJGIUUWQKterjEMrX5GS/zud8UXdVyN21hDb7Fq
         v6gg1Qr/0PwSBU8aJT04LnI+TIs5O0yz+5/R5ZyQQiqzzhciGpxXGuwmjFBqvQg+DUFO
         WdMGIKoYrY9EZIyyBIoAzTLclBGfOFK2zByxzRIx36Iwjwxws99O+mTyxIaWlFo270cM
         fDTg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1718935224; x=1719540024;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
         :subject:date:message-id:reply-to;
        bh=lpDjpHxPQ8O5TsPP0jAfsigl6ksdQ7Lp8disOghDPOA=;
        b=KH9JYoqJ1MajzV6+S2bYq7wP4WF78wfquS4IHLwV2xQPWWNxELS5Dqdu7A0JRfnzzP
         VAjZ7jy2NybEHOWPRynXj2NuslnzuQbOhMl7sqlDiu/la1urSbNcCRvV5qpLQLp28sv8
         YYnTncDIYI1Us4G/obTFAsBIIhFu32TZl7B3oi9K5JnxgWj0LqCUoyfAGq+nIexdMlVH
         SGY8KpC71F2ZWisZ78p9aAwMG5rGps2MRnLRaz4CTBZo/oGpW72NnbI0BiXgladRwMoT
         sn8TZzGcusYPRExexh5N8n74ilG0kbGrK/KtnXnykRyCLOl7rABJ0ZO3USNJxulXnsha
         s8Tw==
X-Forwarded-Encrypted: i=1; AJvYcCV6yn5vC4aFOd6fB6ATgYCGVOvm6NuTdrKJF9L4RYb9WPUFdXzWbILFmMmF9zSUxbKzio2j57lY5RgomMxUvP4FbN1spILekRtibGrh48n1Gk8u8hjWkcsIrvkl2FzkYwdQmfUz6ujW
X-Gm-Message-State: AOJu0YwqnCdvBVKYYREsjQb8K0ereM4CGbmVIoN5Pzm8oRx6OKgBwlja
	al6WSd7sUh5xENWZSplOCWKcqtj51oiS7TH6Cu1oSpoieqikmwyIkSvwC+mdDpSGo0jFLnJtOvU
	j/XyPNHn+qHRLY5F8I0Es5/OPeoE=
X-Google-Smtp-Source: AGHT+IG1XqzcWvw96wR1mPvjX2rOt1SIZZsddCsP/sj25p1FALjXq8Wn3/9aOarua0Pie37HiFmN8wqn22yGab1gzYY=
X-Received: by 2002:a50:9f2b:0:b0:57c:a7dc:b0dc with SMTP id
 4fb4d7f45d1cf-57d07e0d41cmr5075495a12.4.1718935223142; Thu, 20 Jun 2024
 19:00:23 -0700 (PDT)
Precedence: bulk
X-Mailing-List: linux-mmc@vger.kernel.org
List-Id: <linux-mmc.vger.kernel.org>
List-Subscribe: <mailto:linux-mmc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-mmc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20240620104444.5862-1-victorshihgli@gmail.com> <20240620104444.5862-22-victorshihgli@gmail.com>
In-Reply-To: <20240620104444.5862-22-victorshihgli@gmail.com>
From: Ben Chuang <benchuanggli@gmail.com>
Date: Fri, 21 Jun 2024 10:00:09 +0800
Message-ID: <CACT4zj86J8WBVgx9esrqmxWkgoiTrtgz5pfRMpkNjB9yn9swgw@mail.gmail.com>
Subject: Re: [PATCH V17 21/22] mmc: sdhci-pci-gli: enable UHS-II mode for GL9755
To: Victor Shih <victorshihgli@gmail.com>
Cc: ulf.hansson@linaro.org, adrian.hunter@intel.com, linux-mmc@vger.kernel.org, 
	linux-kernel@vger.kernel.org, HL.Liu@genesyslogic.com.tw, 
	Greg.tu@genesyslogic.com.tw, takahiro.akashi@linaro.org, dlunev@chromium.org, 
	Ben Chuang <ben.chuang@genesyslogic.com.tw>, 
	Victor Shih <victor.shih@genesyslogic.com.tw>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

Hi Victor,

On Thu, Jun 20, 2024 at 6:46=E2=80=AFPM Victor Shih <victorshihgli@gmail.co=
m> wrote:
>
> From: Victor Shih <victor.shih@genesyslogic.com.tw>
>
> Changes are:
>  * Disable GL9755 overcurrent interrupt when power on/off on UHS-II.
>  * Enable the internal clock when do reset on UHS-II mode.
>  * Increase timeout value before detecting UHS-II interface.
>  * Add vendor settings fro UHS-II mode.
>
> Signed-off-by: Ben Chuang <ben.chuang@genesyslogic.com.tw>
> Signed-off-by: AKASHI Takahiro <takahiro.akashi@linaro.org>
> Signed-off-by: Victor Shih <victor.shih@genesyslogic.com.tw>
> ---
>
> Updates in V17:
>  - Rname gl9755_overcurrent_event_enable() to
>    sdhci_gli_overcurrent_event_enable().
>
> Updates in V15:
>  - Adjust gl9755_vendor_init() to the correct function.
>
> Updates in V13:
>  - Ues uhs2_sd_tran to stead MMC_UHS2_SD_TRAN.
>
> Updates in V9:
>  - Rename gl9755_pre_detect_init() to sdhci_gli_pre_detect_init().
>  - Rename gl9755_uhs2_reset_sd_tran() to sdhci_gli_uhs2_reset_sd_tran().
>
> Updates in V8:
>  - Use sdhci_get_vdd_value() to simplify code in gl9755_set_power().
>  - Use read_poll_timeout_atomic() to simplify code in
>    sdhci_wait_clock_stable().
>  - Use read_poll_timeout_atomic() to simplify code in sdhci_gl9755_reset(=
).
>
> Updates in V7:
>  - Drop using gl9755_post_attach_sd().
>
> ---
>
>  drivers/mmc/host/sdhci-pci-gli.c | 232 ++++++++++++++++++++++++++++++-
>  1 file changed, 231 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/mmc/host/sdhci-pci-gli.c b/drivers/mmc/host/sdhci-pc=
i-gli.c
> index 0f81586a19df..a4164948de81 100644
> --- a/drivers/mmc/host/sdhci-pci-gli.c
> +++ b/drivers/mmc/host/sdhci-pci-gli.c
> @@ -18,6 +18,7 @@
>  #include "sdhci-cqhci.h"
>  #include "sdhci-pci.h"
>  #include "cqhci.h"
> +#include "sdhci-uhs2.h"
>
>  /*  Genesys Logic extra registers */
>  #define SDHCI_GLI_9750_WT         0x800
> @@ -139,9 +140,36 @@
>
>  #define PCI_GLI_9755_PLLSSC        0x68
>  #define   PCI_GLI_9755_PLLSSC_PPM    GENMASK(15, 0)
> +#define   PCI_GLI_9755_PLLSSC_RTL             BIT(24)
> +#define   GLI_9755_PLLSSC_RTL_VALUE           0x1
> +#define   PCI_GLI_9755_PLLSSC_TRANS_PASS      BIT(27)
> +#define   GLI_9755_PLLSSC_TRANS_PASS_VALUE    0x1
> +#define   PCI_GLI_9755_PLLSSC_RECV            GENMASK(29, 28)
> +#define   GLI_9755_PLLSSC_RECV_VALUE          0x0
> +#define   PCI_GLI_9755_PLLSSC_TRAN            GENMASK(31, 30)
> +#define   GLI_9755_PLLSSC_TRAN_VALUE          0x3
> +
> +#define PCI_GLI_9755_UHS2_PLL            0x6C
> +#define   PCI_GLI_9755_UHS2_PLL_SSC        GENMASK(9, 8)
> +#define   GLI_9755_UHS2_PLL_SSC_VALUE      0x0
> +#define   PCI_GLI_9755_UHS2_PLL_DELAY      BIT(18)
> +#define   GLI_9755_UHS2_PLL_DELAY_VALUE    0x1
> +#define   PCI_GLI_9755_UHS2_PLL_PDRST      BIT(27)
> +#define   GLI_9755_UHS2_PLL_PDRST_VALUE    0x1
>
>  #define PCI_GLI_9755_SerDes  0x70
> +#define   PCI_GLI_9755_UHS2_SERDES_INTR       GENMASK(2, 0)
> +#define   GLI_9755_UHS2_SERDES_INTR_VALUE     0x3
> +#define   PCI_GLI_9755_UHS2_SERDES_ZC1        BIT(3)
> +#define   GLI_9755_UHS2_SERDES_ZC1_VALUE      0x0
> +#define   PCI_GLI_9755_UHS2_SERDES_ZC2        GENMASK(7, 4)
> +#define   GLI_9755_UHS2_SERDES_ZC2_DEFAULT    0xB
> +#define   GLI_9755_UHS2_SERDES_ZC2_SANDISK    0x0
>  #define PCI_GLI_9755_SCP_DIS   BIT(19)
> +#define   PCI_GLI_9755_UHS2_SERDES_TRAN       GENMASK(27, 24)
> +#define   GLI_9755_UHS2_SERDES_TRAN_VALUE     0xC
> +#define   PCI_GLI_9755_UHS2_SERDES_RECV       GENMASK(31, 28)
> +#define   GLI_9755_UHS2_SERDES_RECV_VALUE     0xF
>
>  #define PCI_GLI_9755_MISC          0x78
>  #define   PCI_GLI_9755_MISC_SSC_OFF    BIT(26)
> @@ -779,6 +807,200 @@ static void gl9755_hw_setting(struct sdhci_pci_slot=
 *slot)
>         gl9755_wt_off(pdev);
>  }
>
> +static void gl9755_vendor_init(struct sdhci_host *host)
> +{
> +       struct sdhci_pci_slot *slot =3D sdhci_priv(host);
> +       struct pci_dev *pdev =3D slot->chip->pdev;
> +       u32 serdes;
> +       u32 pllssc;
> +       u32 uhs2_pll;
> +
> +       gl9755_wt_on(pdev);
> +
> +       pci_read_config_dword(pdev, PCI_GLI_9755_SerDes, &serdes);
> +       serdes &=3D ~PCI_GLI_9755_UHS2_SERDES_TRAN;
> +       serdes |=3D FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_TRAN,
> +                            GLI_9755_UHS2_SERDES_TRAN_VALUE);
> +       serdes &=3D ~PCI_GLI_9755_UHS2_SERDES_RECV;
> +       serdes |=3D FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_RECV,
> +                            GLI_9755_UHS2_SERDES_RECV_VALUE);
> +       serdes &=3D ~PCI_GLI_9755_UHS2_SERDES_INTR;
> +       serdes |=3D FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_INTR,
> +                            GLI_9755_UHS2_SERDES_INTR_VALUE);
> +       serdes &=3D ~PCI_GLI_9755_UHS2_SERDES_ZC1;
> +       serdes |=3D FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_ZC1,
> +                            GLI_9755_UHS2_SERDES_ZC1_VALUE);
> +       serdes &=3D ~PCI_GLI_9755_UHS2_SERDES_ZC2;
> +       serdes |=3D FIELD_PREP(PCI_GLI_9755_UHS2_SERDES_ZC2,
> +                            GLI_9755_UHS2_SERDES_ZC2_DEFAULT);
> +       pci_write_config_dword(pdev, PCI_GLI_9755_SerDes, serdes);
> +
> +       pci_read_config_dword(pdev, PCI_GLI_9755_UHS2_PLL, &uhs2_pll);
> +       uhs2_pll &=3D ~PCI_GLI_9755_UHS2_PLL_SSC;
> +       uhs2_pll |=3D FIELD_PREP(PCI_GLI_9755_UHS2_PLL_SSC,
> +                         GLI_9755_UHS2_PLL_SSC_VALUE);
> +       uhs2_pll &=3D ~PCI_GLI_9755_UHS2_PLL_DELAY;
> +       uhs2_pll |=3D FIELD_PREP(PCI_GLI_9755_UHS2_PLL_DELAY,
> +                         GLI_9755_UHS2_PLL_DELAY_VALUE);
> +       uhs2_pll &=3D ~PCI_GLI_9755_UHS2_PLL_PDRST;
> +       uhs2_pll |=3D FIELD_PREP(PCI_GLI_9755_UHS2_PLL_PDRST,
> +                         GLI_9755_UHS2_PLL_PDRST_VALUE);
> +       pci_write_config_dword(pdev, PCI_GLI_9755_UHS2_PLL, uhs2_pll);
> +
> +       pci_read_config_dword(pdev, PCI_GLI_9755_PLLSSC, &pllssc);
> +       pllssc &=3D ~PCI_GLI_9755_PLLSSC_RTL;
> +       pllssc |=3D FIELD_PREP(PCI_GLI_9755_PLLSSC_RTL,
> +                         GLI_9755_PLLSSC_RTL_VALUE);
> +       pllssc &=3D ~PCI_GLI_9755_PLLSSC_TRANS_PASS;
> +       pllssc |=3D FIELD_PREP(PCI_GLI_9755_PLLSSC_TRANS_PASS,
> +                         GLI_9755_PLLSSC_TRANS_PASS_VALUE);
> +       pllssc &=3D ~PCI_GLI_9755_PLLSSC_RECV;
> +       pllssc |=3D FIELD_PREP(PCI_GLI_9755_PLLSSC_RECV,
> +                         GLI_9755_PLLSSC_RECV_VALUE);
> +       pllssc &=3D ~PCI_GLI_9755_PLLSSC_TRAN;
> +       pllssc |=3D FIELD_PREP(PCI_GLI_9755_PLLSSC_TRAN,
> +                         GLI_9755_PLLSSC_TRAN_VALUE);
> +       pci_write_config_dword(pdev, PCI_GLI_9755_PLLSSC, pllssc);
> +
> +       gl9755_wt_off(pdev);
> +}
> +
> +static void sdhci_gli_pre_detect_init(struct sdhci_host *host)
> +{
> +       /* Need more time on UHS2 detect flow */
> +       sdhci_writeb(host, 0xA7, SDHCI_UHS2_TIMER_CTRL);
> +}
> +
> +static void sdhci_gli_overcurrent_event_enable(struct sdhci_host *host, =
bool enable)
> +{
> +       u32 mask;
> +
> +       mask =3D sdhci_readl(host, SDHCI_SIGNAL_ENABLE);
> +       if (enable)
> +               mask |=3D SDHCI_INT_BUS_POWER;
> +       else
> +               mask &=3D ~SDHCI_INT_BUS_POWER;
> +
> +       sdhci_writel(host, mask, SDHCI_SIGNAL_ENABLE);
> +
> +       mask =3D sdhci_readl(host, SDHCI_INT_ENABLE);
> +       if (enable)
> +               mask |=3D SDHCI_INT_BUS_POWER;
> +       else
> +               mask &=3D ~SDHCI_INT_BUS_POWER;
> +
> +       sdhci_writel(host, mask, SDHCI_INT_ENABLE);
> +}
> +
> +static void gl9755_set_power(struct sdhci_host *host, unsigned char mode=
,
> +                            unsigned short vdd)
> +{
> +       u8 pwr =3D 0;
> +
> +       if (mode !=3D MMC_POWER_OFF) {
> +               pwr =3D sdhci_get_vdd_value(vdd);
> +               if (!pwr)
> +                       WARN(1, "%s: Invalid vdd %#x\n", mmc_hostname(hos=
t->mmc), vdd);
> +               pwr |=3D SDHCI_VDD2_POWER_180;
> +       }
> +
> +       if (host->pwr =3D=3D pwr)
> +               return;
> +
> +       host->pwr =3D pwr;
> +
> +       if (pwr =3D=3D 0) {
> +               sdhci_gli_overcurrent_event_enable(host, false);
> +               sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
> +       } else {
> +               sdhci_gli_overcurrent_event_enable(host, false);
> +               sdhci_writeb(host, 0, SDHCI_POWER_CONTROL);
> +
> +               pwr |=3D (SDHCI_POWER_ON | SDHCI_VDD2_POWER_ON);
> +
> +               sdhci_writeb(host, pwr & 0xf, SDHCI_POWER_CONTROL);
> +               /* wait stable */
> +               mdelay(5);
> +               sdhci_writeb(host, pwr, SDHCI_POWER_CONTROL);
> +               /* wait stable */
> +               mdelay(5);
> +               sdhci_gli_overcurrent_event_enable(host, true);
> +       }
> +}
> +
> +static bool sdhci_wait_clock_stable(struct sdhci_host *host)
> +{
> +       u16 clk =3D 0;
> +
> +       if (read_poll_timeout_atomic(sdhci_readw, clk, (clk & SDHCI_CLOCK=
_INT_STABLE),
> +                                    10, 20000, false, host, SDHCI_CLOCK_=
CONTROL)) {
> +               pr_err("%s: Internal clock never stabilised.\n", mmc_host=
name(host->mmc));
> +               sdhci_dumpregs(host);
> +               return false;
> +       }
> +       return true;
> +}
> +
> +static void sdhci_gli_uhs2_reset_sd_tran(struct sdhci_host *host)
> +{
> +       /* do this on UHS2 mode */
> +       if (host->mmc->uhs2_sd_tran) {
> +               sdhci_uhs2_reset(host, SDHCI_UHS2_SW_RESET_SD);
> +               sdhci_writel(host, host->ier, SDHCI_INT_ENABLE);
> +               sdhci_writel(host, host->ier, SDHCI_SIGNAL_ENABLE);
> +               sdhci_uhs2_clear_set_irqs(host,
> +                                         SDHCI_INT_ALL_MASK,
> +                                         SDHCI_UHS2_INT_ERROR_MASK);
> +       }
> +}
> +
> +static void sdhci_gl9755_reset(struct sdhci_host *host, u8 mask)
> +{
> +       u16 clk_ctrl;
> +       u16 ctrl2;
> +       u8 rst;
> +
> +       /* need internal clock */
> +       if (mask & SDHCI_RESET_ALL) {
> +               ctrl2 =3D sdhci_readw(host, SDHCI_HOST_CONTROL2);
> +               clk_ctrl =3D sdhci_readw(host, SDHCI_CLOCK_CONTROL);
> +
> +               if ((ctrl2 & SDHCI_CTRL_V4_MODE) &&
> +                   (ctrl2 & SDHCI_CTRL_UHS2_ENABLE)) {
> +                       sdhci_writew(host,
> +                                    SDHCI_CLOCK_INT_EN,
> +                                    SDHCI_CLOCK_CONTROL);
> +               } else {
> +                       sdhci_writew(host,
> +                                    SDHCI_CLOCK_INT_EN,
> +                                    SDHCI_CLOCK_CONTROL);
> +                       sdhci_wait_clock_stable(host);
> +                       sdhci_writew(host,
> +                                    SDHCI_CTRL_V4_MODE,
> +                                    SDHCI_HOST_CONTROL2);
> +               }
> +       }
> +
> +       sdhci_writeb(host, mask, SDHCI_SOFTWARE_RESET);
> +
> +       /* reset sd-tran on UHS2 mode if need to reset cmd/data */
> +       if ((mask & SDHCI_RESET_CMD) | (mask & SDHCI_RESET_DATA))
This may be
-> if ((mask & SDHCI_RESET_CMD) || (mask & SDHCI_RESET_DATA))

Best regards,
Ben Chuang

> +               sdhci_gli_uhs2_reset_sd_tran(host);
> +
> +       if (mask & SDHCI_RESET_ALL)
> +               host->clock =3D 0;
> +
> +       /* hw clears the bit when it's done */
> +       if (read_poll_timeout_atomic(sdhci_readb, rst, !(rst & mask),
> +                                    10, 100000, false, host, SDHCI_SOFTW=
ARE_RESET)) {
> +               pr_err("%s: Reset 0x%x never completed.\n", mmc_hostname(=
host->mmc), (int)mask);
> +               sdhci_dumpregs(host);
> +               /* manual clear */
> +               sdhci_writeb(host, 0, SDHCI_SOFTWARE_RESET);
> +               return;
> +       }
> +}
> +
>  static inline void gl9767_vhs_read(struct pci_dev *pdev)
>  {
>         u32 vhs_enable;
> @@ -1086,6 +1308,7 @@ static int gli_probe_slot_gl9755(struct sdhci_pci_s=
lot *slot)
>         gli_pcie_enable_msi(slot);
>         slot->host->mmc->caps2 |=3D MMC_CAP2_NO_SDIO;
>         sdhci_enable_v4_mode(host);
> +       gl9755_vendor_init(host);
>
>         return 0;
>  }
> @@ -1524,17 +1747,24 @@ static const struct sdhci_ops sdhci_gl9755_ops =
=3D {
>         .read_w                 =3D sdhci_gli_readw,
>         .read_b                 =3D sdhci_gli_readb,
>         .set_clock              =3D sdhci_gl9755_set_clock,
> +       .set_power              =3D gl9755_set_power,
>         .enable_dma             =3D sdhci_pci_enable_dma,
>         .set_bus_width          =3D sdhci_set_bus_width,
> -       .reset                  =3D sdhci_reset,
> +       .reset                  =3D sdhci_gl9755_reset,
>         .set_uhs_signaling      =3D sdhci_set_uhs_signaling,
>         .voltage_switch         =3D sdhci_gli_voltage_switch,
> +       .dump_uhs2_regs         =3D sdhci_uhs2_dump_regs,
> +       .set_timeout            =3D sdhci_uhs2_set_timeout,
> +       .irq                    =3D sdhci_uhs2_irq,
> +       .uhs2_pre_detect_init   =3D sdhci_gli_pre_detect_init,
>  };
>
>  const struct sdhci_pci_fixes sdhci_gl9755 =3D {
>         .quirks         =3D SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
>         .quirks2        =3D SDHCI_QUIRK2_BROKEN_DDR50,
>         .probe_slot     =3D gli_probe_slot_gl9755,
> +       .add_host       =3D sdhci_pci_uhs2_add_host,
> +       .remove_host    =3D sdhci_pci_uhs2_remove_host,
>         .ops            =3D &sdhci_gl9755_ops,
>  #ifdef CONFIG_PM_SLEEP
>         .resume         =3D sdhci_pci_gli_resume,
> --
> 2.25.1
>

