{
  "module_name": "pinctrl-sdm660.c",
  "hash_id": "550621d0c16a7537a5fd8a4c5c722840fdae21755f5ad1c3cdcbafe69044bfe2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sdm660.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\nstatic const char * const sdm660_tiles[] = {\n\t\"north\",\n\t\"center\",\n\t\"south\"\n};\n\nenum {\n\tNORTH,\n\tCENTER,\n\tSOUTH\n};\n\n#define REG_SIZE 0x1000\n\n#define PINGROUP(id, _tile, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t        \\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.tile = _tile,\t\t\t\\\n\t\t.mux_bit = 2,\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\\\n\t\t.intr_status_bit = 0,\t\t\\\n\t\t.intr_target_bit = 5,\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\\\n\t\t.intr_raw_status_bit = 4,\t\\\n\t\t.intr_polarity_bit = 1,\t\t\\\n\t\t.intr_detection_bit = 2,\t\\\n\t\t.intr_detection_width = 2,\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t        \\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.tile = NORTH,\t\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc sdm660_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"SDC1_CLK\"),\n\tPINCTRL_PIN(115, \"SDC1_CMD\"),\n\tPINCTRL_PIN(116, \"SDC1_DATA\"),\n\tPINCTRL_PIN(117, \"SDC2_CLK\"),\n\tPINCTRL_PIN(118, \"SDC2_CMD\"),\n\tPINCTRL_PIN(119, \"SDC2_DATA\"),\n\tPINCTRL_PIN(120, \"SDC1_RCLK\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\n\nstatic const unsigned int sdc1_clk_pins[] = { 114 };\nstatic const unsigned int sdc1_cmd_pins[] = { 115 };\nstatic const unsigned int sdc1_data_pins[] = { 116 };\nstatic const unsigned int sdc1_rclk_pins[] = { 120 };\nstatic const unsigned int sdc2_clk_pins[] = { 117 };\nstatic const unsigned int sdc2_cmd_pins[] = { 118 };\nstatic const unsigned int sdc2_data_pins[] = { 119 };\n\nenum sdm660_functions {\n\tmsm_mux_adsp_ext,\n\tmsm_mux_agera_pll,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_atest_gpsadc0,\n\tmsm_mux_atest_gpsadc1,\n\tmsm_mux_atest_tsens,\n\tmsm_mux_atest_tsens2,\n\tmsm_mux_atest_usb1,\n\tmsm_mux_atest_usb10,\n\tmsm_mux_atest_usb11,\n\tmsm_mux_atest_usb12,\n\tmsm_mux_atest_usb13,\n\tmsm_mux_atest_usb2,\n\tmsm_mux_atest_usb20,\n\tmsm_mux_atest_usb21,\n\tmsm_mux_atest_usb22,\n\tmsm_mux_atest_usb23,\n\tmsm_mux_audio_ref,\n\tmsm_mux_bimc_dte0,\n\tmsm_mux_bimc_dte1,\n\tmsm_mux_blsp_i2c1,\n\tmsm_mux_blsp_i2c2,\n\tmsm_mux_blsp_i2c3,\n\tmsm_mux_blsp_i2c4,\n\tmsm_mux_blsp_i2c5,\n\tmsm_mux_blsp_i2c6,\n\tmsm_mux_blsp_i2c7,\n\tmsm_mux_blsp_i2c8_a,\n\tmsm_mux_blsp_i2c8_b,\n\tmsm_mux_blsp_spi1,\n\tmsm_mux_blsp_spi2,\n\tmsm_mux_blsp_spi3,\n\tmsm_mux_blsp_spi3_cs1,\n\tmsm_mux_blsp_spi3_cs2,\n\tmsm_mux_blsp_spi4,\n\tmsm_mux_blsp_spi5,\n\tmsm_mux_blsp_spi6,\n\tmsm_mux_blsp_spi7,\n\tmsm_mux_blsp_spi8_a,\n\tmsm_mux_blsp_spi8_b,\n\tmsm_mux_blsp_spi8_cs1,\n\tmsm_mux_blsp_spi8_cs2,\n\tmsm_mux_blsp_uart1,\n\tmsm_mux_blsp_uart2,\n\tmsm_mux_blsp_uart5,\n\tmsm_mux_blsp_uart6_a,\n\tmsm_mux_blsp_uart6_b,\n\tmsm_mux_blsp_uim1,\n\tmsm_mux_blsp_uim2,\n\tmsm_mux_blsp_uim5,\n\tmsm_mux_blsp_uim6,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gpio,\n\tmsm_mux_gps_tx_a,\n\tmsm_mux_gps_tx_b,\n\tmsm_mux_gps_tx_c,\n\tmsm_mux_isense_dbg,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_m_voc,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdss_vsync0,\n\tmsm_mux_mdss_vsync1,\n\tmsm_mux_mdss_vsync2,\n\tmsm_mux_mdss_vsync3,\n\tmsm_mux_mss_lte,\n\tmsm_mux_nav_pps_a,\n\tmsm_mux_nav_pps_b,\n\tmsm_mux_nav_pps_c,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_phase_flag0,\n\tmsm_mux_phase_flag1,\n\tmsm_mux_phase_flag2,\n\tmsm_mux_phase_flag3,\n\tmsm_mux_phase_flag4,\n\tmsm_mux_phase_flag5,\n\tmsm_mux_phase_flag6,\n\tmsm_mux_phase_flag7,\n\tmsm_mux_phase_flag8,\n\tmsm_mux_phase_flag9,\n\tmsm_mux_phase_flag10,\n\tmsm_mux_phase_flag11,\n\tmsm_mux_phase_flag12,\n\tmsm_mux_phase_flag13,\n\tmsm_mux_phase_flag14,\n\tmsm_mux_phase_flag15,\n\tmsm_mux_phase_flag16,\n\tmsm_mux_phase_flag17,\n\tmsm_mux_phase_flag18,\n\tmsm_mux_phase_flag19,\n\tmsm_mux_phase_flag20,\n\tmsm_mux_phase_flag21,\n\tmsm_mux_phase_flag22,\n\tmsm_mux_phase_flag23,\n\tmsm_mux_phase_flag24,\n\tmsm_mux_phase_flag25,\n\tmsm_mux_phase_flag26,\n\tmsm_mux_phase_flag27,\n\tmsm_mux_phase_flag28,\n\tmsm_mux_phase_flag29,\n\tmsm_mux_phase_flag30,\n\tmsm_mux_phase_flag31,\n\tmsm_mux_pll_bypassnl,\n\tmsm_mux_pll_reset,\n\tmsm_mux_pri_mi2s,\n\tmsm_mux_pri_mi2s_ws,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_pwr_crypto,\n\tmsm_mux_pwr_modem,\n\tmsm_mux_pwr_nav,\n\tmsm_mux_qdss_cti0_a,\n\tmsm_mux_qdss_cti0_b,\n\tmsm_mux_qdss_cti1_a,\n\tmsm_mux_qdss_cti1_b,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qdss_gpio0,\n\tmsm_mux_qdss_gpio1,\n\tmsm_mux_qdss_gpio10,\n\tmsm_mux_qdss_gpio11,\n\tmsm_mux_qdss_gpio12,\n\tmsm_mux_qdss_gpio13,\n\tmsm_mux_qdss_gpio14,\n\tmsm_mux_qdss_gpio15,\n\tmsm_mux_qdss_gpio2,\n\tmsm_mux_qdss_gpio3,\n\tmsm_mux_qdss_gpio4,\n\tmsm_mux_qdss_gpio5,\n\tmsm_mux_qdss_gpio6,\n\tmsm_mux_qdss_gpio7,\n\tmsm_mux_qdss_gpio8,\n\tmsm_mux_qdss_gpio9,\n\tmsm_mux_qlink_enable,\n\tmsm_mux_qlink_request,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_qspi_data0,\n\tmsm_mux_qspi_data1,\n\tmsm_mux_qspi_data2,\n\tmsm_mux_qspi_data3,\n\tmsm_mux_qspi_resetn,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_sndwire_clk,\n\tmsm_mux_sndwire_data,\n\tmsm_mux_sp_cmu,\n\tmsm_mux_ssc_irq,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_uim_batt,\n\tmsm_mux_vfr_1,\n\tmsm_mux_vsense_clkout,\n\tmsm_mux_vsense_data0,\n\tmsm_mux_vsense_data1,\n\tmsm_mux_vsense_mode,\n\tmsm_mux_wlan1_adc0,\n\tmsm_mux_wlan1_adc1,\n\tmsm_mux_wlan2_adc0,\n\tmsm_mux_wlan2_adc1,\n\tmsm_mux__,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\",\n};\n\nstatic const char * const adsp_ext_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const agera_pll_groups[] = {\n\t\"gpio34\", \"gpio36\",\n};\nstatic const char * const atest_char0_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const atest_char1_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const atest_char2_groups[] = {\n\t\"gpio60\",\n};\nstatic const char * const atest_char3_groups[] = {\n\t\"gpio59\",\n};\nstatic const char * const atest_char_groups[] = {\n\t\"gpio58\",\n};\nstatic const char * const atest_gpsadc0_groups[] = {\n\t\"gpio1\",\n};\nstatic const char * const atest_gpsadc1_groups[] = {\n\t\"gpio0\",\n};\nstatic const char * const atest_tsens2_groups[] = {\n\t\"gpio3\",\n};\nstatic const char * const atest_tsens_groups[] = {\n\t\"gpio36\",\n};\nstatic const char * const atest_usb10_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const atest_usb11_groups[] = {\n\t\"gpio10\",\n};\nstatic const char * const atest_usb12_groups[] = {\n\t\"gpio9\",\n};\nstatic const char * const atest_usb13_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const atest_usb1_groups[] = {\n\t\"gpio3\",\n};\nstatic const char * const atest_usb20_groups[] = {\n\t\"gpio56\",\n};\nstatic const char * const atest_usb21_groups[] = {\n\t\"gpio36\",\n};\nstatic const char * const atest_usb22_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const atest_usb23_groups[] = {\n\t\"gpio37\",\n};\nstatic const char * const atest_usb2_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const bimc_dte0_groups[] = {\n\t\"gpio9\", \"gpio11\",\n};\nstatic const char * const bimc_dte1_groups[] = {\n\t\"gpio8\", \"gpio10\",\n};\nstatic const char * const blsp_i2c1_groups[] = {\n\t\"gpio2\", \"gpio3\",\n};\nstatic const char * const blsp_i2c2_groups[] = {\n\t\"gpio6\", \"gpio7\",\n};\nstatic const char * const blsp_i2c3_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\nstatic const char * const blsp_i2c4_groups[] = {\n\t\"gpio14\", \"gpio15\",\n};\nstatic const char * const blsp_i2c5_groups[] = {\n\t\"gpio18\", \"gpio19\",\n};\nstatic const char * const blsp_i2c6_groups[] = {\n\t\"gpio22\", \"gpio23\",\n};\nstatic const char * const blsp_i2c7_groups[] = {\n\t\"gpio26\", \"gpio27\",\n};\nstatic const char * const blsp_i2c8_a_groups[] = {\n\t\"gpio30\", \"gpio31\",\n};\nstatic const char * const blsp_i2c8_b_groups[] = {\n\t\"gpio44\", \"gpio52\",\n};\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio46\",\n};\nstatic const char * const blsp_spi2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const blsp_spi3_cs1_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const blsp_spi3_cs2_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const blsp_spi3_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const blsp_spi4_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char * const blsp_spi5_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char * const blsp_spi6_groups[] = {\n\t\"gpio49\", \"gpio52\", \"gpio22\", \"gpio23\",\n};\nstatic const char * const blsp_spi7_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n};\nstatic const char * const blsp_spi8_a_groups[] = {\n\t\"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n};\nstatic const char * const blsp_spi8_b_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio44\", \"gpio52\",\n};\nstatic const char * const blsp_spi8_cs1_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const blsp_spi8_cs2_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const blsp_uart1_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const blsp_uart2_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const blsp_uart5_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char * const blsp_uart6_a_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n};\nstatic const char * const blsp_uart6_b_groups[] = {\n\t\"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n};\nstatic const char * const blsp_uim1_groups[] = {\n\t\"gpio0\", \"gpio1\",\n};\nstatic const char * const blsp_uim2_groups[] = {\n\t\"gpio4\", \"gpio5\",\n};\nstatic const char * const blsp_uim5_groups[] = {\n\t\"gpio16\", \"gpio17\",\n};\nstatic const char * const blsp_uim6_groups[] = {\n\t\"gpio20\", \"gpio21\",\n};\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio45\",\n};\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n};\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio60\",\n};\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio61\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio62\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio3\", \"gpio8\", \"gpio9\", \"gpio10\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio57\", \"gpio78\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio58\", \"gpio81\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio59\", \"gpio82\",\n};\nstatic const char * const gps_tx_a_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const gps_tx_b_groups[] = {\n\t\"gpio98\",\n};\nstatic const char * const gps_tx_c_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const isense_dbg_groups[] = {\n\t\"gpio68\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const ldo_en_groups[] = {\n\t\"gpio97\",\n};\nstatic const char * const ldo_update_groups[] = {\n\t\"gpio98\",\n};\nstatic const char * const m_voc_groups[] = {\n\t\"gpio28\",\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio59\", \"gpio74\",\n};\nstatic const char * const mdss_vsync0_groups[] = {\n\t\"gpio42\",\n};\nstatic const char * const mdss_vsync1_groups[] = {\n\t\"gpio42\",\n};\nstatic const char * const mdss_vsync2_groups[] = {\n\t\"gpio42\",\n};\nstatic const char * const mdss_vsync3_groups[] = {\n\t\"gpio42\",\n};\nstatic const char * const mss_lte_groups[] = {\n\t\"gpio81\", \"gpio82\",\n};\nstatic const char * const nav_pps_a_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const nav_pps_b_groups[] = {\n\t\"gpio98\",\n};\nstatic const char * const nav_pps_c_groups[] = {\n\t\"gpio80\",\n};\nstatic const char * const pa_indicator_groups[] = {\n\t\"gpio92\",\n};\nstatic const char * const phase_flag0_groups[] = {\n\t\"gpio68\",\n};\nstatic const char * const phase_flag1_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const phase_flag2_groups[] = {\n\t\"gpio49\",\n};\nstatic const char * const phase_flag3_groups[] = {\n\t\"gpio4\",\n};\nstatic const char * const phase_flag4_groups[] = {\n\t\"gpio57\",\n};\nstatic const char * const phase_flag5_groups[] = {\n\t\"gpio17\",\n};\nstatic const char * const phase_flag6_groups[] = {\n\t\"gpio53\",\n};\nstatic const char * const phase_flag7_groups[] = {\n\t\"gpio69\",\n};\nstatic const char * const phase_flag8_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const phase_flag9_groups[] = {\n\t\"gpio50\",\n};\nstatic const char * const phase_flag10_groups[] = {\n\t\"gpio56\",\n};\nstatic const char * const phase_flag11_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const phase_flag12_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const phase_flag13_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const phase_flag14_groups[] = {\n\t\"gpio5\",\n};\nstatic const char * const phase_flag15_groups[] = {\n\t\"gpio51\",\n};\nstatic const char * const phase_flag16_groups[] = {\n\t\"gpio52\",\n};\nstatic const char * const phase_flag17_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const phase_flag18_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const phase_flag19_groups[] = {\n\t\"gpio26\",\n};\nstatic const char * const phase_flag20_groups[] = {\n\t\"gpio27\",\n};\nstatic const char * const phase_flag21_groups[] = {\n\t\"gpio28\",\n};\nstatic const char * const phase_flag22_groups[] = {\n\t\"gpio29\",\n};\nstatic const char * const phase_flag23_groups[] = {\n\t\"gpio30\",\n};\nstatic const char * const phase_flag24_groups[] = {\n\t\"gpio31\",\n};\nstatic const char * const phase_flag25_groups[] = {\n\t\"gpio55\",\n};\nstatic const char * const phase_flag26_groups[] = {\n\t\"gpio12\",\n};\nstatic const char * const phase_flag27_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const phase_flag28_groups[] = {\n\t\"gpio14\",\n};\nstatic const char * const phase_flag29_groups[] = {\n\t\"gpio54\",\n};\nstatic const char * const phase_flag30_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const phase_flag31_groups[] = {\n\t\"gpio6\",\n};\nstatic const char * const pll_bypassnl_groups[] = {\n\t\"gpio36\",\n};\nstatic const char * const pll_reset_groups[] = {\n\t\"gpio37\",\n};\nstatic const char * const pri_mi2s_groups[] = {\n\t\"gpio12\", \"gpio14\", \"gpio15\", \"gpio61\",\n};\nstatic const char * const pri_mi2s_ws_groups[] = {\n\t\"gpio13\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio102\",\n};\nstatic const char * const pwr_crypto_groups[] = {\n\t\"gpio33\",\n};\nstatic const char * const pwr_modem_groups[] = {\n\t\"gpio31\",\n};\nstatic const char * const pwr_nav_groups[] = {\n\t\"gpio32\",\n};\nstatic const char * const qdss_cti0_a_groups[] = {\n\t\"gpio49\", \"gpio50\",\n};\nstatic const char * const qdss_cti0_b_groups[] = {\n\t\"gpio13\", \"gpio21\",\n};\nstatic const char * const qdss_cti1_a_groups[] = {\n\t\"gpio53\", \"gpio55\",\n};\nstatic const char * const qdss_cti1_b_groups[] = {\n\t\"gpio12\", \"gpio66\",\n};\nstatic const char * const qdss_gpio0_groups[] = {\n\t\"gpio32\", \"gpio67\",\n};\nstatic const char * const qdss_gpio10_groups[] = {\n\t\"gpio43\", \"gpio77\",\n};\nstatic const char * const qdss_gpio11_groups[] = {\n\t\"gpio44\", \"gpio79\",\n};\nstatic const char * const qdss_gpio12_groups[] = {\n\t\"gpio45\", \"gpio80\",\n};\nstatic const char * const qdss_gpio13_groups[] = {\n\t\"gpio46\", \"gpio78\",\n};\nstatic const char * const qdss_gpio14_groups[] = {\n\t\"gpio47\", \"gpio72\",\n};\nstatic const char * const qdss_gpio15_groups[] = {\n\t\"gpio48\", \"gpio73\",\n};\nstatic const char * const qdss_gpio1_groups[] = {\n\t\"gpio33\", \"gpio63\",\n};\nstatic const char * const qdss_gpio2_groups[] = {\n\t\"gpio34\", \"gpio64\",\n};\nstatic const char * const qdss_gpio3_groups[] = {\n\t\"gpio35\", \"gpio56\",\n};\nstatic const char * const qdss_gpio4_groups[] = {\n\t\"gpio0\", \"gpio36\",\n};\nstatic const char * const qdss_gpio5_groups[] = {\n\t\"gpio1\", \"gpio37\",\n};\nstatic const char * const qdss_gpio6_groups[] = {\n\t\"gpio38\", \"gpio70\",\n};\nstatic const char * const qdss_gpio7_groups[] = {\n\t\"gpio39\", \"gpio71\",\n};\nstatic const char * const qdss_gpio8_groups[] = {\n\t\"gpio51\", \"gpio75\",\n};\nstatic const char * const qdss_gpio9_groups[] = {\n\t\"gpio42\", \"gpio76\",\n};\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio31\", \"gpio52\", \"gpio68\", \"gpio69\",\n};\nstatic const char * const qlink_enable_groups[] = {\n\t\"gpio100\",\n};\nstatic const char * const qlink_request_groups[] = {\n\t\"gpio99\",\n};\nstatic const char * const qspi_clk_groups[] = {\n\t\"gpio47\",\n};\nstatic const char * const qspi_cs_groups[] = {\n\t\"gpio43\", \"gpio50\",\n};\nstatic const char * const qspi_data0_groups[] = {\n\t\"gpio33\",\n};\nstatic const char * const qspi_data1_groups[] = {\n\t\"gpio34\",\n};\nstatic const char * const qspi_data2_groups[] = {\n\t\"gpio35\",\n};\nstatic const char * const qspi_data3_groups[] = {\n\t\"gpio51\",\n};\nstatic const char * const qspi_resetn_groups[] = {\n\t\"gpio48\",\n};\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio62\",\n};\nstatic const char * const sndwire_clk_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const sndwire_data_groups[] = {\n\t\"gpio25\",\n};\nstatic const char * const sp_cmu_groups[] = {\n\t\"gpio64\",\n};\nstatic const char * const ssc_irq_groups[] = {\n\t\"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\", \"gpio71\", \"gpio72\", \"gpio74\",\n\t\"gpio75\", \"gpio76\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio0\",\n};\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio1\",\n};\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const uim1_clk_groups[] = {\n\t\"gpio88\",\n};\nstatic const char * const uim1_data_groups[] = {\n\t\"gpio87\",\n};\nstatic const char * const uim1_present_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const uim1_reset_groups[] = {\n\t\"gpio89\",\n};\nstatic const char * const uim2_clk_groups[] = {\n\t\"gpio84\",\n};\nstatic const char * const uim2_data_groups[] = {\n\t\"gpio83\",\n};\nstatic const char * const uim2_present_groups[] = {\n\t\"gpio86\",\n};\nstatic const char * const uim2_reset_groups[] = {\n\t\"gpio85\",\n};\nstatic const char * const uim_batt_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const vfr_1_groups[] = {\n\t\"gpio27\",\n};\nstatic const char * const vsense_clkout_groups[] = {\n\t\"gpio24\",\n};\nstatic const char * const vsense_data0_groups[] = {\n\t\"gpio21\",\n};\nstatic const char * const vsense_data1_groups[] = {\n\t\"gpio22\",\n};\nstatic const char * const vsense_mode_groups[] = {\n\t\"gpio23\",\n};\nstatic const char * const wlan1_adc0_groups[] = {\n\t\"gpio9\",\n};\nstatic const char * const wlan1_adc1_groups[] = {\n\t\"gpio8\",\n};\nstatic const char * const wlan2_adc0_groups[] = {\n\t\"gpio11\",\n};\nstatic const char * const wlan2_adc1_groups[] = {\n\t\"gpio10\",\n};\n\nstatic const struct pinfunction sdm660_functions[] = {\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(agera_pll),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(atest_gpsadc0),\n\tMSM_PIN_FUNCTION(atest_gpsadc1),\n\tMSM_PIN_FUNCTION(atest_tsens),\n\tMSM_PIN_FUNCTION(atest_tsens2),\n\tMSM_PIN_FUNCTION(atest_usb1),\n\tMSM_PIN_FUNCTION(atest_usb10),\n\tMSM_PIN_FUNCTION(atest_usb11),\n\tMSM_PIN_FUNCTION(atest_usb12),\n\tMSM_PIN_FUNCTION(atest_usb13),\n\tMSM_PIN_FUNCTION(atest_usb2),\n\tMSM_PIN_FUNCTION(atest_usb20),\n\tMSM_PIN_FUNCTION(atest_usb21),\n\tMSM_PIN_FUNCTION(atest_usb22),\n\tMSM_PIN_FUNCTION(atest_usb23),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(bimc_dte0),\n\tMSM_PIN_FUNCTION(bimc_dte1),\n\tMSM_PIN_FUNCTION(blsp_i2c1),\n\tMSM_PIN_FUNCTION(blsp_i2c2),\n\tMSM_PIN_FUNCTION(blsp_i2c3),\n\tMSM_PIN_FUNCTION(blsp_i2c4),\n\tMSM_PIN_FUNCTION(blsp_i2c5),\n\tMSM_PIN_FUNCTION(blsp_i2c6),\n\tMSM_PIN_FUNCTION(blsp_i2c7),\n\tMSM_PIN_FUNCTION(blsp_i2c8_a),\n\tMSM_PIN_FUNCTION(blsp_i2c8_b),\n\tMSM_PIN_FUNCTION(blsp_spi1),\n\tMSM_PIN_FUNCTION(blsp_spi2),\n\tMSM_PIN_FUNCTION(blsp_spi3),\n\tMSM_PIN_FUNCTION(blsp_spi3_cs1),\n\tMSM_PIN_FUNCTION(blsp_spi3_cs2),\n\tMSM_PIN_FUNCTION(blsp_spi4),\n\tMSM_PIN_FUNCTION(blsp_spi5),\n\tMSM_PIN_FUNCTION(blsp_spi6),\n\tMSM_PIN_FUNCTION(blsp_spi7),\n\tMSM_PIN_FUNCTION(blsp_spi8_a),\n\tMSM_PIN_FUNCTION(blsp_spi8_b),\n\tMSM_PIN_FUNCTION(blsp_spi8_cs1),\n\tMSM_PIN_FUNCTION(blsp_spi8_cs2),\n\tMSM_PIN_FUNCTION(blsp_uart1),\n\tMSM_PIN_FUNCTION(blsp_uart2),\n\tMSM_PIN_FUNCTION(blsp_uart5),\n\tMSM_PIN_FUNCTION(blsp_uart6_a),\n\tMSM_PIN_FUNCTION(blsp_uart6_b),\n\tMSM_PIN_FUNCTION(blsp_uim1),\n\tMSM_PIN_FUNCTION(blsp_uim2),\n\tMSM_PIN_FUNCTION(blsp_uim5),\n\tMSM_PIN_FUNCTION(blsp_uim6),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(gps_tx_a),\n\tMSM_PIN_FUNCTION(gps_tx_b),\n\tMSM_PIN_FUNCTION(gps_tx_c),\n\tMSM_PIN_FUNCTION(isense_dbg),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdss_vsync0),\n\tMSM_PIN_FUNCTION(mdss_vsync1),\n\tMSM_PIN_FUNCTION(mdss_vsync2),\n\tMSM_PIN_FUNCTION(mdss_vsync3),\n\tMSM_PIN_FUNCTION(mss_lte),\n\tMSM_PIN_FUNCTION(nav_pps_a),\n\tMSM_PIN_FUNCTION(nav_pps_b),\n\tMSM_PIN_FUNCTION(nav_pps_c),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(phase_flag0),\n\tMSM_PIN_FUNCTION(phase_flag1),\n\tMSM_PIN_FUNCTION(phase_flag2),\n\tMSM_PIN_FUNCTION(phase_flag3),\n\tMSM_PIN_FUNCTION(phase_flag4),\n\tMSM_PIN_FUNCTION(phase_flag5),\n\tMSM_PIN_FUNCTION(phase_flag6),\n\tMSM_PIN_FUNCTION(phase_flag7),\n\tMSM_PIN_FUNCTION(phase_flag8),\n\tMSM_PIN_FUNCTION(phase_flag9),\n\tMSM_PIN_FUNCTION(phase_flag10),\n\tMSM_PIN_FUNCTION(phase_flag11),\n\tMSM_PIN_FUNCTION(phase_flag12),\n\tMSM_PIN_FUNCTION(phase_flag13),\n\tMSM_PIN_FUNCTION(phase_flag14),\n\tMSM_PIN_FUNCTION(phase_flag15),\n\tMSM_PIN_FUNCTION(phase_flag16),\n\tMSM_PIN_FUNCTION(phase_flag17),\n\tMSM_PIN_FUNCTION(phase_flag18),\n\tMSM_PIN_FUNCTION(phase_flag19),\n\tMSM_PIN_FUNCTION(phase_flag20),\n\tMSM_PIN_FUNCTION(phase_flag21),\n\tMSM_PIN_FUNCTION(phase_flag22),\n\tMSM_PIN_FUNCTION(phase_flag23),\n\tMSM_PIN_FUNCTION(phase_flag24),\n\tMSM_PIN_FUNCTION(phase_flag25),\n\tMSM_PIN_FUNCTION(phase_flag26),\n\tMSM_PIN_FUNCTION(phase_flag27),\n\tMSM_PIN_FUNCTION(phase_flag28),\n\tMSM_PIN_FUNCTION(phase_flag29),\n\tMSM_PIN_FUNCTION(phase_flag30),\n\tMSM_PIN_FUNCTION(phase_flag31),\n\tMSM_PIN_FUNCTION(pll_bypassnl),\n\tMSM_PIN_FUNCTION(pll_reset),\n\tMSM_PIN_FUNCTION(pri_mi2s),\n\tMSM_PIN_FUNCTION(pri_mi2s_ws),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(pwr_crypto),\n\tMSM_PIN_FUNCTION(pwr_modem),\n\tMSM_PIN_FUNCTION(pwr_nav),\n\tMSM_PIN_FUNCTION(qdss_cti0_a),\n\tMSM_PIN_FUNCTION(qdss_cti0_b),\n\tMSM_PIN_FUNCTION(qdss_cti1_a),\n\tMSM_PIN_FUNCTION(qdss_cti1_b),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qdss_gpio0),\n\tMSM_PIN_FUNCTION(qdss_gpio1),\n\tMSM_PIN_FUNCTION(qdss_gpio10),\n\tMSM_PIN_FUNCTION(qdss_gpio11),\n\tMSM_PIN_FUNCTION(qdss_gpio12),\n\tMSM_PIN_FUNCTION(qdss_gpio13),\n\tMSM_PIN_FUNCTION(qdss_gpio14),\n\tMSM_PIN_FUNCTION(qdss_gpio15),\n\tMSM_PIN_FUNCTION(qdss_gpio2),\n\tMSM_PIN_FUNCTION(qdss_gpio3),\n\tMSM_PIN_FUNCTION(qdss_gpio4),\n\tMSM_PIN_FUNCTION(qdss_gpio5),\n\tMSM_PIN_FUNCTION(qdss_gpio6),\n\tMSM_PIN_FUNCTION(qdss_gpio7),\n\tMSM_PIN_FUNCTION(qdss_gpio8),\n\tMSM_PIN_FUNCTION(qdss_gpio9),\n\tMSM_PIN_FUNCTION(qlink_enable),\n\tMSM_PIN_FUNCTION(qlink_request),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(qspi_data0),\n\tMSM_PIN_FUNCTION(qspi_data1),\n\tMSM_PIN_FUNCTION(qspi_data2),\n\tMSM_PIN_FUNCTION(qspi_data3),\n\tMSM_PIN_FUNCTION(qspi_resetn),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(sndwire_clk),\n\tMSM_PIN_FUNCTION(sndwire_data),\n\tMSM_PIN_FUNCTION(sp_cmu),\n\tMSM_PIN_FUNCTION(ssc_irq),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(uim_batt),\n\tMSM_PIN_FUNCTION(vfr_1),\n\tMSM_PIN_FUNCTION(vsense_clkout),\n\tMSM_PIN_FUNCTION(vsense_data0),\n\tMSM_PIN_FUNCTION(vsense_data1),\n\tMSM_PIN_FUNCTION(vsense_mode),\n\tMSM_PIN_FUNCTION(wlan1_adc0),\n\tMSM_PIN_FUNCTION(wlan1_adc1),\n\tMSM_PIN_FUNCTION(wlan2_adc0),\n\tMSM_PIN_FUNCTION(wlan2_adc1),\n};\n\nstatic const struct msm_pingroup sdm660_groups[] = {\n\tPINGROUP(0, SOUTH, blsp_spi1, blsp_uart1, blsp_uim1, tgu_ch0, _, _, qdss_gpio4, atest_gpsadc1, _),\n\tPINGROUP(1, SOUTH, blsp_spi1, blsp_uart1, blsp_uim1, tgu_ch1, _, _, qdss_gpio5, atest_gpsadc0, _),\n\tPINGROUP(2, SOUTH, blsp_spi1, blsp_uart1, blsp_i2c1, _, _, _, _, _, _),\n\tPINGROUP(3, SOUTH, blsp_spi1, blsp_uart1, blsp_i2c1, ddr_bist, _, _, atest_tsens2, atest_usb1, _),\n\tPINGROUP(4, NORTH, blsp_spi2, blsp_uim2, blsp_uart2, phase_flag3, _, _, _, _, _),\n\tPINGROUP(5, SOUTH, blsp_spi2, blsp_uim2, blsp_uart2, phase_flag14, _, _, _, _, _),\n\tPINGROUP(6, SOUTH, blsp_spi2, blsp_i2c2, blsp_uart2, phase_flag31, _, _, _, _, _),\n\tPINGROUP(7, SOUTH, blsp_spi2, blsp_i2c2, blsp_uart2, _, _, _, _, _, _),\n\tPINGROUP(8, NORTH, blsp_spi3, ddr_bist, _, _, _, wlan1_adc1, atest_usb13, bimc_dte1, _),\n\tPINGROUP(9, NORTH, blsp_spi3, ddr_bist, _, _, _, wlan1_adc0, atest_usb12, bimc_dte0, _),\n\tPINGROUP(10, NORTH, blsp_spi3, blsp_i2c3, ddr_bist, _, _, wlan2_adc1, atest_usb11, bimc_dte1, _),\n\tPINGROUP(11, NORTH, blsp_spi3, blsp_i2c3, _, dbg_out, wlan2_adc0, atest_usb10, bimc_dte0, _, _),\n\tPINGROUP(12, NORTH, blsp_spi4, pri_mi2s, _, phase_flag26, qdss_cti1_b, _, _, _, _),\n\tPINGROUP(13, NORTH, blsp_spi4, _, pri_mi2s_ws, _, _, phase_flag27, qdss_cti0_b, _, _),\n\tPINGROUP(14, NORTH, blsp_spi4, blsp_i2c4, pri_mi2s, _, phase_flag28, _, _, _, _),\n\tPINGROUP(15, NORTH, blsp_spi4, blsp_i2c4, pri_mi2s, _, _, _, _, _, _),\n\tPINGROUP(16, CENTER, blsp_uart5, blsp_spi5, blsp_uim5, _, _, _, _, _, _),\n\tPINGROUP(17, CENTER, blsp_uart5, blsp_spi5, blsp_uim5, _, phase_flag5, _, _, _, _),\n\tPINGROUP(18, CENTER, blsp_uart5, blsp_spi5, blsp_i2c5, _, _, _, _, _, _),\n\tPINGROUP(19, CENTER, blsp_uart5, blsp_spi5, blsp_i2c5, _, _, _, _, _, _),\n\tPINGROUP(20, SOUTH, _, _, blsp_uim6, _, _, _, _, _, _),\n\tPINGROUP(21, SOUTH, _, _, blsp_uim6, _, phase_flag11, qdss_cti0_b, vsense_data0, _, _),\n\tPINGROUP(22, CENTER, blsp_spi6, _, blsp_i2c6, _, phase_flag12, vsense_data1, _, _, _),\n\tPINGROUP(23, CENTER, blsp_spi6, _, blsp_i2c6, _, phase_flag13, vsense_mode, _, _, _),\n\tPINGROUP(24, NORTH, blsp_spi7, blsp_uart6_a, sec_mi2s, sndwire_clk, _, _, phase_flag17, vsense_clkout, _),\n\tPINGROUP(25, NORTH, blsp_spi7, blsp_uart6_a, sec_mi2s, sndwire_data, _, _, phase_flag18, _, _),\n\tPINGROUP(26, NORTH, blsp_spi7, blsp_uart6_a, blsp_i2c7, sec_mi2s, _, phase_flag19, _, _, _),\n\tPINGROUP(27, NORTH, blsp_spi7, blsp_uart6_a, blsp_i2c7, vfr_1, sec_mi2s, _, phase_flag20, _, _),\n\tPINGROUP(28, CENTER, blsp_spi8_a, blsp_uart6_b, m_voc, _, phase_flag21, _, _, _, _),\n\tPINGROUP(29, CENTER, blsp_spi8_a, blsp_uart6_b, _, _, phase_flag22, _, _, _, _),\n\tPINGROUP(30, CENTER, blsp_spi8_a, blsp_uart6_b, blsp_i2c8_a, blsp_spi3_cs1, _, phase_flag23, _, _, _),\n\tPINGROUP(31, CENTER, blsp_spi8_a, blsp_uart6_b, blsp_i2c8_a, pwr_modem, _, phase_flag24, qdss_gpio, _, _),\n\tPINGROUP(32, SOUTH, cam_mclk, pwr_nav, _, _, qdss_gpio0, _, _, _, _),\n\tPINGROUP(33, SOUTH, cam_mclk, qspi_data0, pwr_crypto, _, _, qdss_gpio1, _, _, _),\n\tPINGROUP(34, SOUTH, cam_mclk, qspi_data1, agera_pll, _, _, qdss_gpio2, _, _, _),\n\tPINGROUP(35, SOUTH, cam_mclk, qspi_data2, jitter_bist, _, _, qdss_gpio3, _, atest_usb2, _),\n\tPINGROUP(36, SOUTH, cci_i2c, pll_bypassnl, agera_pll, _, _, qdss_gpio4, atest_tsens, atest_usb21, _),\n\tPINGROUP(37, SOUTH, cci_i2c, pll_reset, _, _, qdss_gpio5, atest_usb23, _, _, _),\n\tPINGROUP(38, SOUTH, cci_i2c, _, _, qdss_gpio6, _, _, _, _, _),\n\tPINGROUP(39, SOUTH, cci_i2c, _, _, qdss_gpio7, _, _, _, _, _),\n\tPINGROUP(40, SOUTH, _, _, blsp_spi8_b, _, _, _, _, _, _),\n\tPINGROUP(41, SOUTH, _, _, blsp_spi8_b, _, _, _, _, _, _),\n\tPINGROUP(42, SOUTH, mdss_vsync0, mdss_vsync1, mdss_vsync2, mdss_vsync3, _, _, qdss_gpio9, _, _),\n\tPINGROUP(43, SOUTH, _, _, qspi_cs, _, _, qdss_gpio10, _, _, _),\n\tPINGROUP(44, SOUTH, _, _, blsp_spi8_b, blsp_i2c8_b, _, _, qdss_gpio11, _, _),\n\tPINGROUP(45, SOUTH, cci_async, _, _, qdss_gpio12, _, _, _, _, _),\n\tPINGROUP(46, SOUTH, blsp_spi1, _, _, qdss_gpio13, _, _, _, _, _),\n\tPINGROUP(47, SOUTH, qspi_clk, _, phase_flag30, qdss_gpio14, _, _, _, _, _),\n\tPINGROUP(48, SOUTH, _, phase_flag1, qdss_gpio15, _, _, _, _, _, _),\n\tPINGROUP(49, SOUTH, blsp_spi6, phase_flag2, qdss_cti0_a, _, _, _, _, _, _),\n\tPINGROUP(50, SOUTH, qspi_cs, _, phase_flag9, qdss_cti0_a, _, _, _, _, _),\n\tPINGROUP(51, SOUTH, qspi_data3, _, phase_flag15, qdss_gpio8, _, _, _, _, _),\n\tPINGROUP(52, SOUTH, _, blsp_spi8_b, blsp_i2c8_b, blsp_spi6, phase_flag16, qdss_gpio, _, _, _),\n\tPINGROUP(53, NORTH, _, phase_flag6, qdss_cti1_a, _, _, _, _, _, _),\n\tPINGROUP(54, NORTH, _, _, phase_flag29, _, _, _, _, _, _),\n\tPINGROUP(55, SOUTH, _, phase_flag25, qdss_cti1_a, _, _, _, _, _, _),\n\tPINGROUP(56, SOUTH, _, phase_flag10, qdss_gpio3, _, atest_usb20, _, _, _, _),\n\tPINGROUP(57, SOUTH, gcc_gp1, _, phase_flag4, atest_usb22, _, _, _, _, _),\n\tPINGROUP(58, SOUTH, _, gcc_gp2, _, _, atest_char, _, _, _, _),\n\tPINGROUP(59, NORTH, mdp_vsync, gcc_gp3, _, _, atest_char3, _, _, _, _),\n\tPINGROUP(60, NORTH, cri_trng0, _, _, atest_char2, _, _, _, _, _),\n\tPINGROUP(61, NORTH, pri_mi2s, cri_trng1, _, _, atest_char1, _, _, _, _),\n\tPINGROUP(62, NORTH, sec_mi2s, audio_ref, _, cri_trng, _, _, atest_char0, _, _),\n\tPINGROUP(63, NORTH, _, _, _, qdss_gpio1, _, _, _, _, _),\n\tPINGROUP(64, SOUTH, blsp_spi8_cs1, sp_cmu, _, _, qdss_gpio2, _, _, _, _),\n\tPINGROUP(65, SOUTH, _, nav_pps_a, nav_pps_a, gps_tx_a, blsp_spi3_cs2, adsp_ext, _, _, _),\n\tPINGROUP(66, NORTH, _, _, qdss_cti1_b, _, _, _, _, _, _),\n\tPINGROUP(67, NORTH, _, _, qdss_gpio0, _, _, _, _, _, _),\n\tPINGROUP(68, NORTH, isense_dbg, _, phase_flag0, qdss_gpio, _, _, _, _, _),\n\tPINGROUP(69, NORTH, _, phase_flag7, qdss_gpio, _, _, _, _, _, _),\n\tPINGROUP(70, NORTH, _, phase_flag8, qdss_gpio6, _, _, _, _, _, _),\n\tPINGROUP(71, NORTH, _, _, qdss_gpio7, tsense_pwm1, tsense_pwm2, _, _, _, _),\n\tPINGROUP(72, NORTH, _, qdss_gpio14, _, _, _, _, _, _, _),\n\tPINGROUP(73, NORTH, _, _, qdss_gpio15, _, _, _, _, _, _),\n\tPINGROUP(74, NORTH, mdp_vsync, _, _, _, _, _, _, _, _),\n\tPINGROUP(75, NORTH, _, _, qdss_gpio8, _, _, _, _, _, _),\n\tPINGROUP(76, NORTH, blsp_spi8_cs2, _, _, _, qdss_gpio9, _, _, _, _),\n\tPINGROUP(77, NORTH, _, _, qdss_gpio10, _, _, _, _, _, _),\n\tPINGROUP(78, NORTH, gcc_gp1, _, qdss_gpio13, _, _, _, _, _, _),\n\tPINGROUP(79, SOUTH, _, _, qdss_gpio11, _, _, _, _, _, _),\n\tPINGROUP(80, SOUTH, nav_pps_b, nav_pps_b, gps_tx_c, _, _, qdss_gpio12, _, _, _),\n\tPINGROUP(81, CENTER, mss_lte, gcc_gp2, _, _, _, _, _, _, _),\n\tPINGROUP(82, CENTER, mss_lte, gcc_gp3, _, _, _, _, _, _, _),\n\tPINGROUP(83, SOUTH, uim2_data, _, _, _, _, _, _, _, _),\n\tPINGROUP(84, SOUTH, uim2_clk, _, _, _, _, _, _, _, _),\n\tPINGROUP(85, SOUTH, uim2_reset, _, _, _, _, _, _, _, _),\n\tPINGROUP(86, SOUTH, uim2_present, _, _, _, _, _, _, _, _),\n\tPINGROUP(87, SOUTH, uim1_data, _, _, _, _, _, _, _, _),\n\tPINGROUP(88, SOUTH, uim1_clk, _, _, _, _, _, _, _, _),\n\tPINGROUP(89, SOUTH, uim1_reset, _, _, _, _, _, _, _, _),\n\tPINGROUP(90, SOUTH, uim1_present, _, _, _, _, _, _, _, _),\n\tPINGROUP(91, SOUTH, uim_batt, _, _, _, _, _, _, _, _),\n\tPINGROUP(92, SOUTH, _, _, pa_indicator, _, _, _, _, _, _),\n\tPINGROUP(93, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(94, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(95, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(96, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(97, SOUTH, _, ldo_en, _, _, _, _, _, _, _),\n\tPINGROUP(98, SOUTH, _, nav_pps_c, nav_pps_c, gps_tx_b, ldo_update, _, _, _, _),\n\tPINGROUP(99, SOUTH, qlink_request, _, _, _, _, _, _, _, _),\n\tPINGROUP(100, SOUTH, qlink_enable, _, _, _, _, _, _, _, _),\n\tPINGROUP(101, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(102, SOUTH, _, prng_rosc, _, _, _, _, _, _, _),\n\tPINGROUP(103, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(104, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(105, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(106, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(107, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(108, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(109, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(110, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(111, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(112, SOUTH, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(113, SOUTH, _, _, _, _, _, _, _, _, _),\n\tSDC_QDSD_PINGROUP(sdc1_clk, 0x9a000, 13, 6),\n\tSDC_QDSD_PINGROUP(sdc1_cmd, 0x9a000, 11, 3),\n\tSDC_QDSD_PINGROUP(sdc1_data, 0x9a000, 9, 0),\n\tSDC_QDSD_PINGROUP(sdc2_clk, 0x9b000, 14, 6),\n\tSDC_QDSD_PINGROUP(sdc2_cmd, 0x9b000, 11, 3),\n\tSDC_QDSD_PINGROUP(sdc2_data, 0x9b000, 9, 0),\n\tSDC_QDSD_PINGROUP(sdc1_rclk, 0x9a000, 15, 0),\n};\n\nstatic const struct msm_pinctrl_soc_data sdm660_pinctrl = {\n\t.pins = sdm660_pins,\n\t.npins = ARRAY_SIZE(sdm660_pins),\n\t.functions = sdm660_functions,\n\t.nfunctions = ARRAY_SIZE(sdm660_functions),\n\t.groups = sdm660_groups,\n\t.ngroups = ARRAY_SIZE(sdm660_groups),\n\t.ngpios = 114,\n\t.tiles = sdm660_tiles,\n\t.ntiles = ARRAY_SIZE(sdm660_tiles),\n};\n\nstatic int sdm660_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sdm660_pinctrl);\n}\n\nstatic const struct of_device_id sdm660_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,sdm660-pinctrl\", },\n\t{ .compatible = \"qcom,sdm630-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver sdm660_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"sdm660-pinctrl\",\n\t\t.of_match_table = sdm660_pinctrl_of_match,\n\t},\n\t.probe = sdm660_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sdm660_pinctrl_init(void)\n{\n\treturn platform_driver_register(&sdm660_pinctrl_driver);\n}\narch_initcall(sdm660_pinctrl_init);\n\nstatic void __exit sdm660_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&sdm660_pinctrl_driver);\n}\nmodule_exit(sdm660_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI sdm660 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, sdm660_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}