---------- Begin Simulation Statistics ----------
sim_seconds                                  1.370604                       # Number of seconds simulated
sim_ticks                                1370604145500                       # Number of ticks simulated
final_tick                               1370604145500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 332675                       # Simulator instruction rate (inst/s)
host_op_rate                                   484998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              911930477                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834184                       # Number of bytes of host memory used
host_seconds                                  1502.97                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     728937863                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           55552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       151926624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          151982176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        55552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     79966848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        79966848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4747707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4749443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2498964                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2498964                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          110846465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110886996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        58344233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58344233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        58344233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         110846465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            169231229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4749443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2498964                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4749443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2498964                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              303929152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99723264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               151982176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             79966848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    550                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                940773                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2215752                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            299628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            297660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            296253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            295068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            294728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            295420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            297899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            296662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            294155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            293222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           296375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           297389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           298904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           298132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           298501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           298897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             99159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             96876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             96640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             97005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             96569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            97429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            97745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            98364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            98861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            98981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            99043                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1360834766500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               4749443                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2498964                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4683356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  94957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  95039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  95024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  95040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  95043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  95027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1132220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.514119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.857563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.606745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       536593     47.39%     47.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       156226     13.80%     61.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        43787      3.87%     65.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28279      2.50%     67.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75456      6.66%     74.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15252      1.35%     75.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37496      3.31%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30029      2.65%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       209102     18.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1132220                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.960164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.675715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.913030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        94996     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95014                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.399436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.380732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            75621     79.59%     79.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1486      1.56%     81.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17266     18.17%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              630      0.66%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95014                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  34640581750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            123682325500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23744465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7294.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26044.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       221.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     58.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3990186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1184663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     187742.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4253921280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2321088000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             18511880400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5020716960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          89520799680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         421344527535                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         452758494000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           993731427855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            725.034794                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 749936905250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   45767280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  574894089750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4305661920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2349319500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             18529485000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5076263520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          89520799680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         419761900305                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         454146763500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           993690193425                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            725.004709                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 752237877250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   45767280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  572593117750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                38073399                       # Number of BP lookups
system.cpu.branchPred.condPredicted          38073399                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2231511                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             33444150                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                33398681                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.864045                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  713506                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2656                       # Number of incorrect RAS predictions.
system.cpu.branchPred.BTBMissPct             0.135955                       # BTB Miss Percentage
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2741208291                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     728937863                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310590                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    899                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105502                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310590                       # number of integer instructions
system.cpu.num_fp_insts                           899                       # number of float instructions
system.cpu.num_int_register_reads          1714991255                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733143                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1429                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 623                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720661                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518963                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821769                       # number of memory refs
system.cpu.num_load_insts                   228115219                       # Number of load instructions
system.cpu.num_store_insts                   76706550                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2741208291                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073399                       # Number of branches fetched
system.cpu.predictedBranches                 34112187                       # Number of branches predicted as taken
system.cpu.BranchMispred                      2231511                       # Number of branch mispredictions
system.cpu.numBranchMispredPercent           5.861076                       # Number of branch mis predictions percent
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024121     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     576      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115219     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706550     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937863                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6047267                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4037.207700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           298770424                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6051363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.372418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21991996500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4037.207700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985646                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3087                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2444625659                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2444625659                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224674066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224674066                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74096358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74096358                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     298770424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        298770424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    298770424                       # number of overall hits
system.cpu.dcache.overall_hits::total       298770424                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3375633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3375633                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2610194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2610194                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      5985827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5985827                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6051363                       # number of overall misses
system.cpu.dcache.overall_misses::total       6051363                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 188082599500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 188082599500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 195733410000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 195733410000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 383816009500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 383816009500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 383816009500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 383816009500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706552                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706552                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756251                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756251                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014802                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014802                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.034028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034028                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019641                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019641                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019852                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55717.727460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55717.727460                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74988.069852                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74988.069852                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64120.798931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64120.798931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63426.373447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63426.373447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2979037                       # number of writebacks
system.cpu.dcache.writebacks::total           2979037                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3375633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3375633                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2610194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2610194                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5985827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5985827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6051363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6051363                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 184706966500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 184706966500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 193123216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 193123216000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   4983135000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4983135000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 377830182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 377830182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 382813317500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 382813317500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014802                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019852                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54717.727460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54717.727460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73988.069852                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73988.069852                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 76036.605835                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76036.605835                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63120.798931                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63120.798931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63260.676562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63260.676562                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                52                       # number of replacements
system.cpu.icache.tags.tagsinuse          1020.066405                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817065                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          395979.887737                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1020.066405                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.249040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.249040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1685                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.411377                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1375639341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1375639341                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817065                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817065                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817065                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817065                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817065                       # number of overall hits
system.cpu.icache.overall_hits::total       687817065                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1737                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1737                       # number of overall misses
system.cpu.icache.overall_misses::total          1737                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    135127000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135127000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    135127000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135127000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    135127000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135127000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818802                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818802                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818802                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818802                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818802                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77793.321819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77793.321819                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77793.321819                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77793.321819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77793.321819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77793.321819                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           52                       # number of writebacks
system.cpu.icache.writebacks::total                52                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1737                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1737                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    133390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    133390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    133390000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133390000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76793.321819                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76793.321819                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76793.321819                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76793.321819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76793.321819                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76793.321819                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4721291                       # number of replacements
system.l2.tags.tagsinuse                 30807.146465                       # Cycle average of tags in use
system.l2.tags.total_refs                     4699473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4753816                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.988569                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              467309471500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    12218.186588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         32.434050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      18556.525827                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.372869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.566300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.940159                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32488                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992584                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31564846                       # Number of tag accesses
system.l2.tags.data_accesses                 31564846                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2979037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2979037                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           52                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               52                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             223979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                223979                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1079677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1079677                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1303656                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1303657                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1303656                       # number of overall hits
system.l2.overall_hits::total                 1303657                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          2386215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2386215                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1736                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2361492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2361492                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1736                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4747707                       # number of demand (read+write) misses
system.l2.demand_misses::total                4749443                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1736                       # number of overall misses
system.l2.overall_misses::cpu.data            4747707                       # number of overall misses
system.l2.overall_misses::total               4749443                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 186856145500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  186856145500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    130773000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130773000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 173191739500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 173191739500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     130773000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  360047885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     360178658000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    130773000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 360047885000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    360178658000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2979037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2979037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           52                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           52                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2610194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2610194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3441169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3441169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1737                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6051363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6053100                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1737                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6051363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6053100                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.914191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.914191                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.999424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.999424                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.686247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.686247                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.999424                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.784568                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.784630                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.999424                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.784568                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.784630                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78306.500252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78306.500252                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75330.069124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75330.069124                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 73339.964522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73339.964522                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75330.069124                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75836.163647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75835.978661                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75330.069124                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75836.163647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75835.978661                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2498964                       # number of writebacks
system.l2.writebacks::total                   2498964                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        36411                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36411                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2386215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2386215                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1736                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2361492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2361492                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4747707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4749443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4747707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4749443                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 162993995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162993995500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    113413000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    113413000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 149576819500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 149576819500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    113413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 312570815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 312684228000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    113413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 312570815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 312684228000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.914191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.914191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.999424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.999424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.686247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.686247                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.999424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.784568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.784630                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.999424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.784568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.784630                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68306.500252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68306.500252                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65330.069124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65330.069124                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 63339.964522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63339.964522                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65330.069124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65836.163647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65835.978661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65330.069124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65836.163647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65835.978661                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2363228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2498964                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2215752                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2386215                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2386215                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2363228                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14213602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14213602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14213602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    231949024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    231949024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               231949024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9464159                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9464159    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9464159                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14462089500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15652728500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     12100419                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6047319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          42986                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        42986                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3442906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5478001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           52                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5290556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2610194                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2610194                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3441169                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18149992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18153518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    288972800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              289030048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4721291                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10774391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003990                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063038                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10731404     99.60%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  42987      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10774391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7539754000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1737000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6051363000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)