
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001075                       # Number of seconds simulated
sim_ticks                                  1075207395                       # Number of ticks simulated
final_tick                               400571921793                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188364                       # Simulator instruction rate (inst/s)
host_op_rate                                   239372                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33538                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372484                       # Number of bytes of host memory used
host_seconds                                 32059.05                       # Real time elapsed on the host
sim_insts                                  6038757466                       # Number of instructions simulated
sim_ops                                    7674048323                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         8576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10240                       # Number of bytes read from this memory
system.physmem.bytes_read::total               122496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        62464                       # Number of bytes written to this memory
system.physmem.bytes_written::total             62464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          202                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          110                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           67                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           67                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           67                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           80                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   957                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             488                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  488                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24047454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1666655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13095148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3095217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7976136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3095217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      7976136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3095217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7976136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3214264                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9523744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113927788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1666655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3095217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3095217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3095217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3214264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20714143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58094839                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58094839                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58094839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24047454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1666655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13095148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3095217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7976136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3095217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      7976136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3095217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7976136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3214264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9523744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172022626                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210700                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172568                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86433                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80773                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21238                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2011492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1178644                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210700                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61076                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         49597                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124474                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2344718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.965374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2099912     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11230      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17824      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23875      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25128      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21391      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11493      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17591      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116274      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2344718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991100                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        70465                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244143                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38614                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34332                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38614                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1997089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          13866                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        43628                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12988                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1443053                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2014063                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6710376                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6710376                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          298829                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40473                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27284                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439607                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       177262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       431236                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2344718                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.578742                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.266197                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1763270     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245344     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122564      5.23%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86388      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69333      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28881      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18198      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1246      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2344718                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            310     12.74%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           889     36.52%     49.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1235     50.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141492     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20236      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123084      9.07%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        72007      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.526283                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2434                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001794                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5061456                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1617232                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359421                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24616                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1466                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38614                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          10952                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1145                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439962                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136067                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72362                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25014                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1337090                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115703                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        19896                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71988                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.518566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1335040                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334949                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767699                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2069552                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.517736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370949                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209526                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22032                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2306104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.368662                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1794102     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257187     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93922      4.07%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44957      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42310      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22084      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16497      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8462      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26583      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2306104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3719476                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2918561                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 233718                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.578436                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.578436                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.387832                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.387832                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6016486                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1861091                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1338536                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          196662                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       176987                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12038                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        77322                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           68361                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10670                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          521                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2059922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1234356                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             196662                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        79031                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               243538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          38078                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        105886                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           119881                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        11907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2435122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.595677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.922863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2191584     90.00%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8513      0.35%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18099      0.74%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7160      0.29%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           39750      1.63%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           35528      1.46%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6864      0.28%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14461      0.59%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          113163      4.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2435122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076272                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.478723                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2047861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       118366                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           242527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          764                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         25598                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17537                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1447501                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1101                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         25598                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2050621                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          98507                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        12521                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           240610                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7259                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1445412                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2736                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1706974                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6802121                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6802121                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1478353                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          228602                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          168                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            20462                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       336466                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       169000                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8340                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1440160                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1373897                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          981                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       130971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       319139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2435122                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.564200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.360718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1946476     79.93%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       146130      6.00%     85.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       120444      4.95%     90.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        52258      2.15%     93.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66122      2.72%     95.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        63097      2.59%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        35822      1.47%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2984      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1789      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2435122                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3487     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         26610     86.13%     97.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          798      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       867606     63.15%     63.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12078      0.88%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           82      0.01%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       325704     23.71%     87.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       168427     12.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1373897                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.532841                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              30895                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022487                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5214792                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1571346                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1360455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1404792                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2525                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        16265                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1511                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         25598                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          94688                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1800                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1440328                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           20                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       336466                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       169000                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        13821                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1362981                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       324552                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        10916                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              492940                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          178399                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            168388                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.528608                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1360571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1360455                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           736788                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1459185                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.527628                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.504931                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1095574                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1287724                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       152741                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12090                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2409524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534431                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.356374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1941792     80.59%     80.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       171298      7.11%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        80062      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        79129      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21402      0.89%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        91365      3.79%     98.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7141      0.30%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5044      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12291      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2409524                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1095574                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1287724                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                487683                       # Number of memory references committed
system.switch_cpus1.commit.loads               320194                       # Number of loads committed
system.switch_cpus1.commit.membars                 82                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            170158                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1145177                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12560                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12291                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3837698                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2906552                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 143314                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1095574                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1287724                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1095574                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.353502                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.353502                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.424899                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.424899                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6727007                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1586733                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1712368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           164                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          204352                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       167372                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21668                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82788                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           77644                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20708                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          953                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1952908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1167269                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             204352                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98352                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               255152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62373                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         98468                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           121822                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21425                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2346887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.608940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.960772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2091735     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           27073      1.15%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           31483      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17239      0.73%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           19661      0.84%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11281      0.48%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7497      0.32%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20017      0.85%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          120901      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2346887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.079254                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.452704                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1936949                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       115012                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           252912                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2002                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40007                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33192                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          353                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1424566                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40007                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1940394                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          17669                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        88498                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           251507                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8807                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1422730                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1823                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1979783                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6623862                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6623862                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1658492                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          321291                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          373                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25860                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       136700                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        73250                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1763                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16033                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1418917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1331808                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1948                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       196316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       458087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2346887                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.567479                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1787256     76.15%     76.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       224092      9.55%     85.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       121175      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        83717      3.57%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        73426      3.13%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        37556      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         9308      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5973      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4384      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2346887                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            332     10.79%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1422     46.20%     56.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1324     43.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1115094     83.73%     83.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20830      1.56%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          162      0.01%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       123185      9.25%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        72537      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1331808                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.516518                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3078                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002311                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5015529                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1615643                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1307290                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1334886                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3274                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        26980                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2264                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           81                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40007                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          13737                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1054                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1419291                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       136700                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        73250                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          211                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12627                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24505                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1310139                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       115102                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21669                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              187599                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          182477                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             72497                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.508114                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1307371                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1307290                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           778120                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2040260                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507009                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381383                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       973789                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1194476                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       224825                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          324                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21639                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2306880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.517789                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.335346                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1818779     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       226474      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        95173      4.13%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        56398      2.44%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        39422      1.71%     96.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        25560      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13514      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10590      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        20970      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2306880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       973789                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1194476                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                180706                       # Number of memory references committed
system.switch_cpus2.commit.loads               109720                       # Number of loads committed
system.switch_cpus2.commit.membars                162                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            170892                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1076916                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24291                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        20970                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3705211                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2878611                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31662                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 231549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             973789                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1194476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       973789                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.647838                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.647838                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.377667                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.377667                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5908195                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1817587                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1327442                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           324                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          204230                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       167432                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21804                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82232                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77467                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20678                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          956                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1953393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1167069                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             204230                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        98145                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               255064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          62888                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         96236                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           122026                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2345383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.609290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.961475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2090319     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27078      1.15%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           31493      1.34%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17187      0.73%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19506      0.83%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11235      0.48%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7640      0.33%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20045      0.85%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          120880      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2345383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.079207                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.452627                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1937397                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       112811                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           252806                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2025                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40339                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33044                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          352                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1424512                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40339                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1940910                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16610                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        87323                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           251305                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8891                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1422593                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1735                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1979651                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6622866                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6622866                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1655230                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          324421                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          207                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26360                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       136673                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        73015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1705                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16041                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1418351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1330348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1937                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       198122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       462905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2345383                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.567220                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260324                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1786389     76.17%     76.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       223797      9.54%     85.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       121056      5.16%     90.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        83714      3.57%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        73331      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        37416      1.60%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9294      0.40%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5959      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4427      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2345383                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            327     10.69%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1415     46.24%     56.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1318     43.07%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1114150     83.75%     83.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20768      1.56%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          161      0.01%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       122923      9.24%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        72346      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1330348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3060                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002300                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5011076                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1616877                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1305531                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1333408                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3167                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27181                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2197                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40339                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12421                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1059                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1418719                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       136673                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        73015                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          207                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           733                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24724                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1308463                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       114813                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        21885                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              187121                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182148                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             72308                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507464                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1305623                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1305531                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           777163                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2038650                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506327                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381215                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       971769                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1192093                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       226636                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21768                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2305044                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.517167                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.334562                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1817835     78.86%     78.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       226046      9.81%     88.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        95159      4.13%     92.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        56247      2.44%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        39164      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25586      1.11%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13553      0.59%     98.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10548      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        20906      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2305044                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       971769                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1192093                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                180310                       # Number of memory references committed
system.switch_cpus3.commit.loads               109492                       # Number of loads committed
system.switch_cpus3.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            170591                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1074718                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24240                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        20906                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3702867                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2877799                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 233053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             971769                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1192093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       971769                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.653343                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.653343                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.376883                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.376883                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5899744                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1815695                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1326704                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          230405                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       192025                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22665                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        89445                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81911                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24261                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1023                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1994584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1263553                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             230405                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       106172                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               262307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64228                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        100397                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles          235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines           125545                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2398910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.647815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.023476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2136603     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           15804      0.66%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20055      0.84%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32134      1.34%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13077      0.55%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           17099      0.71%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           19900      0.83%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9374      0.39%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          134864      5.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2398910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089358                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490046                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1983132                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       113469                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           261011                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          161                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41131                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34712                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1543734                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41131                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1985619                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6319                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       101135                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           258657                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6043                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1533884                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           842                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2143375                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7128371                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7128371                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1756630                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          386745                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22270                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       145293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        73953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          856                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16767                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1495556                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1422602                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2027                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       203808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       432181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2398910                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.593020                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.316914                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1797708     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       273235     11.39%     86.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       111931      4.67%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        63432      2.64%     93.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        84577      3.53%     97.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27057      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26274      1.10%     99.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13596      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1100      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2398910                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          10040     78.81%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1407     11.04%     89.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1292     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1198688     84.26%     84.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19226      1.35%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       130891      9.20%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        73623      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1422602                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.551731                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12739                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008955                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5258880                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1699751                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1383243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1435341                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1097                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31120                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1433                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41131                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4738                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          664                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1495924                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       145293                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        73953                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13086                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25816                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1396262                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       128124                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        26340                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              201721                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          196767                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             73597                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.541515                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1383278                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1383243                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           828523                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2228227                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.536466                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371831                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1021794                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1258986                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       236943                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22649                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2357779                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533971                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353108                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1824550     77.38%     77.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       270583     11.48%     88.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        98128      4.16%     93.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        48584      2.06%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44551      1.89%     96.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18854      0.80%     97.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18708      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8895      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24926      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2357779                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1021794                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1258986                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                186693                       # Number of memory references committed
system.switch_cpus4.commit.loads               114173                       # Number of loads committed
system.switch_cpus4.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            182461                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1133491                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25975                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24926                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3828769                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3032995                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 179526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1021794                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1258986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1021794                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.523440                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.523440                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.396284                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.396284                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6279939                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1935319                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1425585                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          230211                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       191813                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22665                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        89333                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           81838                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           24227                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1991900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1262141                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             230211                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       106065                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               262097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64204                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        102621                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles         2292                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines           125395                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21633                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2400285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.646726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.021925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2138188     89.08%     89.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15874      0.66%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20040      0.83%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           32123      1.34%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13063      0.54%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           17082      0.71%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19819      0.83%     94.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9340      0.39%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          134756      5.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2400285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.089283                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.489499                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1982544                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       115658                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           260808                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41110                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34732                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1542015                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41110                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1985023                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           6329                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       103326                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           258448                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6043                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1532190                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           845                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2141041                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7120009                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7120009                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1754447                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          386581                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          364                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22302                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       145115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        73848                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16742                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1493788                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1421014                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2006                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       203702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       431247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2400285                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.592019                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.315998                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1799765     74.98%     74.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       272846     11.37%     86.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       111885      4.66%     91.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        63437      2.64%     93.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        84407      3.52%     97.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26951      1.12%     98.29% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        26349      1.10%     99.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13550      0.56%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1095      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2400285                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          10010     78.85%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1397     11.00%     89.85% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1288     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1197367     84.26%     84.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        19183      1.35%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       130761      9.20%     94.83% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        73529      5.17%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1421014                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.551115                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12695                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008934                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5257010                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1697876                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1381615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1433709                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1129                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31078                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1413                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41110                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4728                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          643                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1494155                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       145115                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        73848                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13092                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25793                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1394657                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       128008                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        26353                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              201513                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          196599                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             73505                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.540893                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1381649                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1381615                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           827451                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2225140                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.535835                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371865                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1020531                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1257425                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       236724                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22646                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2359175                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.532994                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.351987                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1826608     77.43%     77.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       270269     11.46%     88.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97920      4.15%     93.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48567      2.06%     95.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        44508      1.89%     96.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18852      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18695      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8895      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24861      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2359175                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1020531                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1257425                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                186468                       # Number of memory references committed
system.switch_cpus5.commit.loads               114033                       # Number of loads committed
system.switch_cpus5.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            182234                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1132095                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25947                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24861                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3828450                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3029427                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 178151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1020531                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1257425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1020531                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.526563                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.526563                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.395795                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.395795                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6272581                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1933151                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1423980                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          230360                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191942                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22676                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89379                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81882                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24242                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1037                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1993032                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1262966                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             230360                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       106124                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64238                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        102007                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles         1522                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines           125465                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21643                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2400220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.647167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.022558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2137959     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15882      0.66%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20046      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32144      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13074      0.54%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17091      0.71%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19831      0.83%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9343      0.39%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          134850      5.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2400220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089341                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.489819                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1982906                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       115044                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           260972                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          159                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41133                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34752                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1543024                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1296                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41133                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1985385                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6328                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       102712                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           258613                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6043                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1533187                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           845                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2142427                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7124655                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7124655                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1755554                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          386851                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          364                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          189                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22284                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       145205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          867                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16758                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1494728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          366                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1421909                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2006                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       203841                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       431478                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2400220                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.592408                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.316376                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1799347     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       272996     11.37%     86.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       111949      4.66%     91.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        63466      2.64%     93.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        84470      3.52%     97.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26971      1.12%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26363      1.10%     99.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13560      0.56%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1098      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2400220                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10017     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1398     11.00%     89.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1290     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1198123     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19199      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       130834      9.20%     94.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73579      5.17%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1421909                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.551462                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12705                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008935                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5258749                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1698955                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1382487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1434614                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1128                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31099                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1413                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41133                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4728                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          643                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1495095                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       145205                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73902                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25805                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1395536                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       128081                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        26373                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              201636                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          196719                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73555                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.541234                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1382521                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1382487                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           827974                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2226576                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.536173                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371860                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1021167                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1258215                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       236875                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22657                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2359087                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533348                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.352379                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1826188     77.41%     77.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       270440     11.46%     88.87% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        97978      4.15%     93.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        48597      2.06%     95.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44537      1.89%     96.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18862      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18705      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8900      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24880      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2359087                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1021167                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1258215                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                186587                       # Number of memory references committed
system.switch_cpus6.commit.loads               114102                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182348                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1132803                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25962                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24880                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3829284                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3031331                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32348                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 178216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1021167                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1258215                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1021167                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.524990                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.524990                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.396041                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.396041                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6276524                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1934365                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1424903                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2578436                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          210774                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       172633                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21984                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86466                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80804                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21245                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2012177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1179017                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             210774                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       102049                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               244889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61104                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         50194                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124518                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2346103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.965121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2101214     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11235      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17834      0.76%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           23882      1.02%     91.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25139      1.07%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21396      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11498      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17597      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          116308      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2346103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081745                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.457261                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1991777                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        71069                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           244227                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          394                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38634                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34341                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1445258                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38634                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1997768                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13096                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        44997                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           238611                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12993                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1443521                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1733                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2014730                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6712530                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6712530                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1715756                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          298930                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40491                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       136123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          809                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        27294                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1440092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1357396                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       177344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       431518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2346103                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.578575                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.266015                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1764450     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       245442     10.46%     85.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122621      5.23%     90.90% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        86411      3.68%     94.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        69347      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28884      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18210      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9493      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1245      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2346103                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            311     12.78%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           888     36.50%     49.28% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1234     50.72%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1141854     84.12%     84.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20237      1.49%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       123116      9.07%     94.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        72021      5.31%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1357396                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526442                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2433                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001792                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5063658                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1617799                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1335348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1359829                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2936                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24638                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1467                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38634                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10182                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1148                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1440447                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          652                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       136123                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72378                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           966                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12089                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25025                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1337483                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115729                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19911                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187728                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          189606                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             71999                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.518719                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1335439                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1335348                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           767923                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2070172                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.517891                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370946                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1000304                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1230814                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       209622                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22040                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2307469                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533404                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.368478                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1795299     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       257272     11.15%     88.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        93962      4.07%     93.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44971      1.95%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        42324      1.83%     96.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        22085      0.96%     97.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        16500      0.72%     98.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8464      0.37%     98.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26592      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2307469                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1000304                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1230814                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                182393                       # Number of memory references committed
system.switch_cpus7.commit.loads               111482                       # Number of loads committed
system.switch_cpus7.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            177447                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1108953                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25338                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26592                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3721300                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2919539                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 232333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1000304                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1230814                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1000304                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.577652                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.577652                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.387950                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.387950                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6018235                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1861672                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1338940                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           340                       # number of misc regfile writes
system.l20.replacements                           107                       # number of replacements
system.l20.tagsinuse                      4094.651504                       # Cycle average of tags in use
system.l20.total_refs                          193957                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.022884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    21.730390                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    41.418511                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3941.479720                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010112                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.962275                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          318                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l20.Writeback_hits::total                  105                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          321                       # number of demand (read+write) hits
system.l20.demand_hits::total                     323                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          321                       # number of overall hits
system.l20.overall_hits::total                    323                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           80                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           80                       # number of demand (read+write) misses
system.l20.demand_misses::total                   107                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           80                       # number of overall misses
system.l20.overall_misses::total                  107                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     36273979                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     41565999                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       77839978                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     36273979                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     41565999                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        77839978                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     36273979                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     41565999                       # number of overall miss cycles
system.l20.overall_miss_latency::total       77839978                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.201005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.199501                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.199501                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519574.987500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 727476.429907                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519574.987500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 727476.429907                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1343480.703704                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519574.987500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 727476.429907                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  57                       # number of writebacks
system.l20.writebacks::total                       57                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           80                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           80                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           80                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     35820404                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     70152400                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     35820404                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     70152400                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     34331996                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     35820404                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     70152400                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.199501                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447755.050000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 655629.906542                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447755.050000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 655629.906542                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1271555.407407                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447755.050000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 655629.906542                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           216                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          225557                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4312                       # Sample count of references to valid blocks.
system.l21.avg_refs                         52.309137                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  12                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.352931                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    88.286635                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3982.360434                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002930                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003260                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.021554                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.972256                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          540                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    540                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             218                       # number of Writeback hits
system.l21.Writeback_hits::total                  218                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          540                       # number of demand (read+write) hits
system.l21.demand_hits::total                     540                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          540                       # number of overall hits
system.l21.overall_hits::total                    540                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          202                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  216                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          202                       # number of demand (read+write) misses
system.l21.demand_misses::total                   216                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          202                       # number of overall misses
system.l21.overall_misses::total                  216                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5898952                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    104043101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      109942053                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5898952                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    104043101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       109942053                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5898952                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    104043101                       # number of overall miss cycles
system.l21.overall_miss_latency::total      109942053                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          742                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                756                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          218                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              218                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          742                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 756                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          742                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                756                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.272237                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.285714                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.272237                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.285714                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.272237                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.285714                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 421353.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 515064.856436                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 508990.986111                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 421353.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 515064.856436                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 508990.986111                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 421353.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 515064.856436                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 508990.986111                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  48                       # number of writebacks
system.l21.writebacks::total                       48                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          202                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             216                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          202                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              216                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          202                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             216                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4887002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     89464937                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     94351939                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4887002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     89464937                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     94351939                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4887002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     89464937                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     94351939                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272237                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.272237                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.285714                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.272237                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.285714                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 349071.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 442895.727723                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 436814.532407                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 349071.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 442895.727723                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 436814.532407                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 349071.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 442895.727723                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 436814.532407                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           125                       # number of replacements
system.l22.tagsinuse                      4095.234898                       # Cycle average of tags in use
system.l22.total_refs                          261223                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l22.avg_refs                         61.886520                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          258.521730                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.757455                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    46.287361                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3776.668352                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.063116                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003359                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.011301                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.922038                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999813                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          381                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    381                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             228                       # number of Writeback hits
system.l22.Writeback_hits::total                  228                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          381                       # number of demand (read+write) hits
system.l22.demand_hits::total                     381                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          381                       # number of overall hits
system.l22.overall_hits::total                    381                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          110                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          110                       # number of demand (read+write) misses
system.l22.demand_misses::total                   124                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          110                       # number of overall misses
system.l22.overall_misses::total                  124                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6407177                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     57196135                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       63603312                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6407177                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     57196135                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        63603312                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6407177                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     57196135                       # number of overall miss cycles
system.l22.overall_miss_latency::total       63603312                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          491                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                505                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          228                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              228                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          491                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 505                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          491                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                505                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.224033                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.245545                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.224033                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.245545                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.224033                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.245545                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 457655.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 519964.863636                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512929.935484                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 457655.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 519964.863636                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512929.935484                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 457655.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 519964.863636                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512929.935484                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  80                       # number of writebacks
system.l22.writebacks::total                       80                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          110                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          110                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          110                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5401977                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     49298135                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     54700112                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5401977                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     49298135                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     54700112                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5401977                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     49298135                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     54700112                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.224033                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.245545                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.224033                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.245545                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.224033                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.245545                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 385855.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 448164.863636                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441129.935484                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 385855.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 448164.863636                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441129.935484                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 385855.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 448164.863636                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441129.935484                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           125                       # number of replacements
system.l23.tagsinuse                      4095.239218                       # Cycle average of tags in use
system.l23.total_refs                          261208                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4221                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.882966                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          258.528188                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.755373                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    46.276061                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3776.679595                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.063117                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003358                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.011298                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.922041                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999814                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          372                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    372                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             222                       # number of Writeback hits
system.l23.Writeback_hits::total                  222                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          372                       # number of demand (read+write) hits
system.l23.demand_hits::total                     372                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          372                       # number of overall hits
system.l23.overall_hits::total                    372                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          110                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  124                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          110                       # number of demand (read+write) misses
system.l23.demand_misses::total                   124                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          110                       # number of overall misses
system.l23.overall_misses::total                  124                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6596899                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     56584309                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       63181208                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6596899                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     56584309                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        63181208                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6596899                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     56584309                       # number of overall miss cycles
system.l23.overall_miss_latency::total       63181208                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          482                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                496                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          222                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              222                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          482                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 496                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          482                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                496                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.228216                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250000                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.228216                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.228216                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 514402.809091                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 509525.870968                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 514402.809091                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 509525.870968                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 471207.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 514402.809091                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 509525.870968                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  80                       # number of writebacks
system.l23.writebacks::total                       80                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          110                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             124                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          110                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              124                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          110                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             124                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     48678347                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     54270046                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     48678347                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     54270046                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5591699                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     48678347                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     54270046                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.228216                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 442530.427273                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 437661.661290                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 442530.427273                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 437661.661290                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 399407.071429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 442530.427273                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 437661.661290                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            93                       # number of replacements
system.l24.tagsinuse                      4095.628305                       # Cycle average of tags in use
system.l24.total_refs                          181592                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l24.avg_refs                         43.380793                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          135.460072                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    11.763185                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    33.477827                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3914.927221                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.033071                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002872                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.008173                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.955793                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999909                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          321                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             108                       # number of Writeback hits
system.l24.Writeback_hits::total                  108                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          324                       # number of demand (read+write) hits
system.l24.demand_hits::total                     326                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          324                       # number of overall hits
system.l24.overall_hits::total                    326                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           67                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   93                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           67                       # number of demand (read+write) misses
system.l24.demand_misses::total                    93                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           67                       # number of overall misses
system.l24.overall_misses::total                   93                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     44753881                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     33365573                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       78119454                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     44753881                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     33365573                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        78119454                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     44753881                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     33365573                       # number of overall miss cycles
system.l24.overall_miss_latency::total       78119454                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          388                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                416                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          108                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              108                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          391                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 419                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          391                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                419                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.172680                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.223558                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.171355                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.221957                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.928571                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.171355                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.221957                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1721303.115385                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 497993.626866                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 839994.129032                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1721303.115385                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 497993.626866                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 839994.129032                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1721303.115385                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 497993.626866                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 839994.129032                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  56                       # number of writebacks
system.l24.writebacks::total                       56                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           67                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              93                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           67                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               93                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           67                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              93                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     42886463                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     28551602                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     71438065                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     42886463                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     28551602                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     71438065                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     42886463                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     28551602                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     71438065                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.172680                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.223558                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.171355                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.221957                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.928571                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.171355                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.221957                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1649479.346154                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 426143.313433                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 768151.236559                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1649479.346154                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 426143.313433                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 768151.236559                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1649479.346154                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 426143.313433                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 768151.236559                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            93                       # number of replacements
system.l25.tagsinuse                      4095.754539                       # Cycle average of tags in use
system.l25.total_refs                          181606                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l25.avg_refs                         43.373776                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          135.587832                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    11.744582                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    33.448954                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3914.973172                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.033102                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002867                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.008166                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.955804                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999940                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          322                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    324                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             108                       # number of Writeback hits
system.l25.Writeback_hits::total                  108                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            2                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          324                       # number of demand (read+write) hits
system.l25.demand_hits::total                     326                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          324                       # number of overall hits
system.l25.overall_hits::total                    326                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           67                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   93                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           67                       # number of demand (read+write) misses
system.l25.demand_misses::total                    93                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           67                       # number of overall misses
system.l25.overall_misses::total                   93                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     48188817                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     33881977                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       82070794                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     48188817                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     33881977                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        82070794                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     48188817                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     33881977                       # number of overall miss cycles
system.l25.overall_miss_latency::total       82070794                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          389                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                417                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          108                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              108                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            2                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          391                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 419                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          391                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                419                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.172237                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.223022                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.171355                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.221957                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.171355                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.221957                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1853416.038462                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 505701.149254                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 882481.655914                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1853416.038462                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 505701.149254                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 882481.655914                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1853416.038462                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 505701.149254                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 882481.655914                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  55                       # number of writebacks
system.l25.writebacks::total                       55                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           67                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              93                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           67                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               93                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           67                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              93                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     46321622                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     29069882                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     75391504                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     46321622                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     29069882                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     75391504                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     46321622                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     29069882                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     75391504                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.172237                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.223022                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.171355                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.221957                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.171355                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.221957                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1781600.846154                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 433878.835821                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 810661.333333                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1781600.846154                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 433878.835821                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 810661.333333                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1781600.846154                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 433878.835821                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 810661.333333                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            93                       # number of replacements
system.l26.tagsinuse                      4095.754662                       # Cycle average of tags in use
system.l26.total_refs                          181606                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l26.avg_refs                         43.373776                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          135.588015                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    11.746775                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    33.454865                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3914.965007                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033103                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002868                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.008168                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.955802                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999940                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          322                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    324                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             108                       # number of Writeback hits
system.l26.Writeback_hits::total                  108                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          324                       # number of demand (read+write) hits
system.l26.demand_hits::total                     326                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          324                       # number of overall hits
system.l26.overall_hits::total                    326                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           67                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   93                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           67                       # number of demand (read+write) misses
system.l26.demand_misses::total                    93                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           67                       # number of overall misses
system.l26.overall_misses::total                   93                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     41915453                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     33636073                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       75551526                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     41915453                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     33636073                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        75551526                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     41915453                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     33636073                       # number of overall miss cycles
system.l26.overall_miss_latency::total       75551526                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          389                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                417                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          108                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              108                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          391                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 419                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          391                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                419                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.172237                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.223022                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.171355                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.221957                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.928571                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.171355                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.221957                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1612132.807692                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 502030.940299                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total       812382                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1612132.807692                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 502030.940299                       # average overall miss latency
system.l26.demand_avg_miss_latency::total       812382                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1612132.807692                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 502030.940299                       # average overall miss latency
system.l26.overall_avg_miss_latency::total       812382                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  55                       # number of writebacks
system.l26.writebacks::total                       55                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           67                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              93                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           67                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               93                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           67                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              93                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     40047654                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     28817672                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     68865326                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     40047654                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     28817672                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     68865326                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     40047654                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     28817672                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     68865326                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.172237                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.223022                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.171355                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.221957                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.928571                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.171355                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.221957                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1540294.384615                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 430114.507463                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 740487.376344                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1540294.384615                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 430114.507463                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 740487.376344                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1540294.384615                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 430114.507463                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 740487.376344                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           107                       # number of replacements
system.l27.tagsinuse                      4094.651522                       # Cycle average of tags in use
system.l27.total_refs                          193957                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4203                       # Sample count of references to valid blocks.
system.l27.avg_refs                         46.147276                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           90.021673                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    21.749191                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    41.488251                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3941.392407                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.021978                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.005310                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.010129                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.962254                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999671                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          318                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    320                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             105                       # number of Writeback hits
system.l27.Writeback_hits::total                  105                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          321                       # number of demand (read+write) hits
system.l27.demand_hits::total                     323                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          321                       # number of overall hits
system.l27.overall_hits::total                    323                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           80                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  107                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           80                       # number of demand (read+write) misses
system.l27.demand_misses::total                   107                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           80                       # number of overall misses
system.l27.overall_misses::total                  107                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29219549                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     42903284                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       72122833                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29219549                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     42903284                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        72122833                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29219549                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     42903284                       # number of overall miss cycles
system.l27.overall_miss_latency::total       72122833                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           29                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          398                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                427                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          105                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              105                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           29                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          401                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 430                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           29                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          401                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                430                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.201005                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250585                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.199501                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.248837                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.931034                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.199501                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.248837                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1082205.518519                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 536291.050000                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 674045.168224                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1082205.518519                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 536291.050000                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 674045.168224                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1082205.518519                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 536291.050000                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 674045.168224                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  57                       # number of writebacks
system.l27.writebacks::total                       57                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           80                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             107                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           80                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              107                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           80                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             107                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27280949                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     37156254                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     64437203                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27280949                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     37156254                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     64437203                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27280949                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     37156254                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     64437203                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201005                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250585                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.199501                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.248837                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.931034                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.199501                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.248837                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1010405.518519                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 464453.175000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 602216.850467                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1010405.518519                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 464453.175000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 602216.850467                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1010405.518519                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 464453.175000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 602216.850467                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               497.982151                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488357.930556                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    22.982151                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798048                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124433                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124433                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124433                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124433                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124433                       # number of overall hits
system.cpu0.icache.overall_hits::total         124433                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.cpu0.icache.overall_misses::total           41                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42091395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42091395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42091395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42091395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124474                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124474                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124474                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124474                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124474                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000329                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1026619.390244                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1026619.390244                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1026619.390244                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36637041                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36637041                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36637041                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1263346.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1263346.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322462                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.721461                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   142.990262                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   113.009738                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.558556                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.441444                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155304                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155304                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155304                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155304                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    235103712                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    235103712                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    236370318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    236370318                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    236370318                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    236370318                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156579                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156579                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014638                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008143                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186738.452740                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186738.452740                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79162.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185388.484706                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185388.484706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185388.484706                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185388.484706                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu0.dcache.writebacks::total              105                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          874                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     62908677                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     62908677                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     63100977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     63100977                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     63100977                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     63100977                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158062.002513                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 158062.002513                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 157359.044888                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 157359.044888                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 157359.044888                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 157359.044888                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               556.351990                       # Cycle average of tags in use
system.cpu1.icache.total_refs               769304578                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1381157.231598                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.351990                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021397                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.870192                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891590                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       119861                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         119861                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       119861                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          119861                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       119861                       # number of overall hits
system.cpu1.icache.overall_hits::total         119861                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7979636                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7979636                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7979636                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7979636                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7979636                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7979636                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       119881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       119881                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       119881                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       119881                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       119881                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       119881                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000167                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000167                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 398981.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 398981.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 398981.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 398981.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 398981.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 398981.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6015152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6015152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6015152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6015152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6015152                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6015152                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 429653.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 429653.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 429653.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   742                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289553040                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   998                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              290133.306613                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   100.740518                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   155.259482                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.393518                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.606482                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       306267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         306267                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       167325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        167325                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           83                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           83                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           82                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       473592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          473592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       473592                       # number of overall hits
system.cpu1.dcache.overall_hits::total         473592                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2625                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2625                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2625                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2625                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2625                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2625                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    551037650                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    551037650                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    551037650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    551037650                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    551037650                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    551037650                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       308892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       308892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       167325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       167325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           83                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       476217                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       476217                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       476217                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       476217                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008498                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008498                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005512                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005512                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005512                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005512                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 209919.104762                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 209919.104762                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 209919.104762                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 209919.104762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 209919.104762                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 209919.104762                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          218                       # number of writebacks
system.cpu1.dcache.writebacks::total              218                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1883                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1883                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1883                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1883                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1883                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          742                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          742                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          742                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    142923824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    142923824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    142923824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    142923824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    142923824                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    142923824                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001558                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001558                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001558                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001558                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 192619.708895                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 192619.708895                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 192619.708895                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.756520                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750705533                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1513519.219758                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.756520                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022046                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794482                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       121803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         121803                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       121803                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          121803                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       121803                       # number of overall hits
system.cpu2.icache.overall_hits::total         121803                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7961269                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7961269                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7961269                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7961269                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7961269                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7961269                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       121822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       121822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       121822                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       121822                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       121822                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       121822                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000156                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000156                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 419014.157895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 419014.157895                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 419014.157895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 419014.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 419014.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 419014.157895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6523827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6523827                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6523827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6523827                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6523827                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6523827                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 465987.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 465987.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 465987.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   491                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               118287375                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   747                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              158349.899598                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   159.959732                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    96.040268                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.624843                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.375157                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        84431                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          84431                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        70552                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         70552                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          168                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          162                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       154983                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          154983                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       154983                       # number of overall hits
system.cpu2.dcache.overall_hits::total         154983                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1680                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1680                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           85                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1765                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1765                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1765                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1765                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    356912083                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    356912083                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     51198412                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     51198412                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    408110495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    408110495                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    408110495                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    408110495                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        86111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        86111                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        70637                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        70637                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          162                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       156748                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       156748                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       156748                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       156748                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019510                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001203                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001203                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011260                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011260                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011260                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011260                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 212447.668452                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 212447.668452                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 602334.258824                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 602334.258824                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 231224.076487                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 231224.076487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 231224.076487                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 231224.076487                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          228                       # number of writebacks
system.cpu2.dcache.writebacks::total              228                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1189                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1189                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1274                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1274                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          491                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          491                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          491                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     83050051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     83050051                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     83050051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     83050051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     83050051                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     83050051                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005702                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005702                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003132                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003132                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 169144.706721                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 169144.706721                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 169144.706721                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.754438                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750705737                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513519.631048                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.754438                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022042                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794478                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       122007                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         122007                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       122007                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          122007                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       122007                       # number of overall hits
system.cpu3.icache.overall_hits::total         122007                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8944887                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8944887                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8944887                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8944887                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8944887                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8944887                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       122026                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       122026                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       122026                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       122026                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       122026                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 470783.526316                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 470783.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 470783.526316                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 470783.526316                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6713523                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6713523                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6713523                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6713523                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 479537.357143                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 479537.357143                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   482                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118287022                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   738                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              160280.517615                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.086236                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.913764                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.625337                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.374663                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84248                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84248                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        70387                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         70387                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          160                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       154635                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          154635                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       154635                       # number of overall hits
system.cpu3.dcache.overall_hits::total         154635                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1649                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1649                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           84                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1733                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1733                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    352880649                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    352880649                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     52423054                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     52423054                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    405303703                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    405303703                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    405303703                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    405303703                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        85897                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        85897                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        70471                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       156368                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       156368                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       156368                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       156368                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019197                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019197                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001192                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011083                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011083                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 213996.755003                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 213996.755003                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 624083.976190                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 624083.976190                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233874.035199                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233874.035199                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233874.035199                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233874.035199                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       654833                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       654833                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          222                       # number of writebacks
system.cpu3.dcache.writebacks::total              222                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1251                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1251                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1251                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          482                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          482                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     81800424                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     81800424                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     81800424                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     81800424                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     81800424                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     81800424                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005611                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003082                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 169710.423237                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 169710.423237                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 169710.423237                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 169710.423237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 169710.423237                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 169710.423237                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               467.006946                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753574843                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1560196.362319                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.006946                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019242                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.748409                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       125502                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         125502                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       125502                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          125502                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       125502                       # number of overall hits
system.cpu4.icache.overall_hits::total         125502                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.cpu4.icache.overall_misses::total           42                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     70288635                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     70288635                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     70288635                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     70288635                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     70288635                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     70288635                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       125544                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       125544                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       125544                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       125544                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       125544                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       125544                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000335                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000335                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1673538.928571                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1673538.928571                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1673538.928571                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1673538.928571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1673538.928571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1673538.928571                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       683678                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       341839                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           14                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           14                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     45116157                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     45116157                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     45116157                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     45116157                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     45116157                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     45116157                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1611291.321429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1611291.321429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1611291.321429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1611291.321429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1611291.321429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1611291.321429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   391                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109420488                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              169119.765070                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   141.398237                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   114.601763                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.552337                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.447663                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        98247                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          98247                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72149                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72149                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          182                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          176                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       170396                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          170396                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       170396                       # number of overall hits
system.cpu4.dcache.overall_hits::total         170396                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          997                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          997                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           12                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1009                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1009                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1009                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1009                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    142509637                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    142509637                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1055404                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1055404                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    143565041                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    143565041                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    143565041                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    143565041                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        99244                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        99244                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72161                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72161                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       171405                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       171405                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       171405                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       171405                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010046                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010046                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000166                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000166                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005887                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005887                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005887                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005887                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 142938.452357                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 142938.452357                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87950.333333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87950.333333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 142284.480674                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 142284.480674                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 142284.480674                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 142284.480674                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu4.dcache.writebacks::total              108                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          609                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          609                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            9                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          618                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          618                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          388                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          391                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          391                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     54736642                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     54736642                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       208319                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       208319                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     54944961                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     54944961                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     54944961                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     54944961                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003910                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003910                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002281                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002281                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002281                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002281                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 141073.819588                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 141073.819588                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69439.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69439.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 140524.196931                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 140524.196931                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 140524.196931                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 140524.196931                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               466.986218                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753574693                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1560196.051760                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    11.986218                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019209                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.748375                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125352                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125352                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125352                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125352                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125352                       # number of overall hits
system.cpu5.icache.overall_hits::total         125352                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.cpu5.icache.overall_misses::total           41                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     69901725                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     69901725                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     69901725                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     69901725                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     69901725                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     69901725                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125393                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125393                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125393                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125393                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125393                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125393                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000327                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000327                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000327                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000327                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000327                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000327                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1704920.121951                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1704920.121951                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1704920.121951                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1704920.121951                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1704920.121951                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1704920.121951                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs      1015260                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs       507630                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           13                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           13                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     48554570                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     48554570                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     48554570                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     48554570                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     48554570                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     48554570                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1734091.785714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1734091.785714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1734091.785714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1734091.785714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1734091.785714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1734091.785714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   391                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               109420293                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              169119.463679                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   141.368980                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   114.631020                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.552223                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.447777                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        98132                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          98132                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72069                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72069                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          182                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          176                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       170201                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          170201                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       170201                       # number of overall hits
system.cpu5.dcache.overall_hits::total         170201                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1004                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1011                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1011                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1011                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1011                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    143989176                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    143989176                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data       564367                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total       564367                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    144553543                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    144553543                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    144553543                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    144553543                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        99136                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        99136                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72076                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72076                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       171212                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       171212                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       171212                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       171212                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010128                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010128                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000097                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005905                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005905                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005905                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005905                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 143415.513944                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 143415.513944                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 80623.857143                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80623.857143                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 142980.754698                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 142980.754698                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 142980.754698                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 142980.754698                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu5.dcache.writebacks::total              108                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          615                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          620                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          620                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          389                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          391                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          391                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     55363232                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     55363232                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     55491432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     55491432                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     55491432                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     55491432                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002284                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002284                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002284                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002284                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 142321.933162                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 142321.933162                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 141921.820972                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 141921.820972                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 141921.820972                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 141921.820972                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               466.988296                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753574764                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1560196.198758                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    11.988296                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019212                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.748379                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125423                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125423                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125423                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125423                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125423                       # number of overall hits
system.cpu6.icache.overall_hits::total         125423                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     60274554                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     60274554                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     60274554                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     60274554                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     60274554                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     60274554                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125463                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125463                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125463                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125463                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000319                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000319                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1506863.850000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1506863.850000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1506863.850000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1506863.850000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1506863.850000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1506863.850000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       694252                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       347126                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           12                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           12                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42281645                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42281645                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42281645                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42281645                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42281645                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42281645                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000223                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000223                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000223                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1510058.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1510058.750000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1510058.750000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1510058.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1510058.750000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1510058.750000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   391                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109420399                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              169119.627512                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   141.348672                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   114.651328                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.552143                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.447857                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        98188                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          98188                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72119                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72119                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          182                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       170307                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          170307                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       170307                       # number of overall hits
system.cpu6.dcache.overall_hits::total         170307                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1004                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1004                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1011                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1011                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1011                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1011                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    144572803                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    144572803                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       565165                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       565165                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    145137968                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    145137968                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    145137968                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    145137968                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        99192                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        99192                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72126                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72126                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       171318                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       171318                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       171318                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       171318                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010122                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010122                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005901                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005901                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005901                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005901                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 143996.815737                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 143996.815737                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80737.857143                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80737.857143                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 143558.820969                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 143558.820969                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 143558.820969                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 143558.820969                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          108                       # number of writebacks
system.cpu6.dcache.writebacks::total              108                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          615                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          615                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          620                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          620                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          391                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     55096500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     55096500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       128200                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     55224700                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     55224700                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     55224700                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     55224700                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003922                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002282                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002282                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002282                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002282                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 141636.246787                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 141636.246787                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 141239.641944                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 141239.641944                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 141239.641944                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 141239.641944                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               498.002778                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750132442                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1488358.019841                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    23.002778                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.036863                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.798081                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124478                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124478                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124478                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124478                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124478                       # number of overall hits
system.cpu7.icache.overall_hits::total         124478                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.cpu7.icache.overall_misses::total           40                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35819994                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35819994                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35819994                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35819994                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35819994                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35819994                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124518                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124518                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124518                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124518                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124518                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124518                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000321                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000321                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000321                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000321                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000321                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000321                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 895499.850000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 895499.850000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 895499.850000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 895499.850000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 895499.850000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 895499.850000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     29592885                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     29592885                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     29592885                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     29592885                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     29592885                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     29592885                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000233                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000233                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000233                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000233                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000233                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1020444.310345                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1020444.310345                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1020444.310345                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1020444.310345                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1020444.310345                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1020444.310345                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   401                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113322491                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172484.765601                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   143.159804                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   112.840196                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.559218                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.440782                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84764                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84764                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70569                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70569                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          171                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          170                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       155333                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          155333                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       155333                       # number of overall hits
system.cpu7.dcache.overall_hits::total         155333                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1259                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1259                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1275                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1275                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1275                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1275                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    234056415                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    234056415                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1267198                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1267198                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    235323613                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    235323613                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    235323613                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    235323613                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        86023                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        86023                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70585                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70585                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       156608                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       156608                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       156608                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       156608                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014636                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014636                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008141                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008141                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008141                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008141                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 185906.604448                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 185906.604448                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79199.875000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79199.875000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 184567.539608                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 184567.539608                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 184567.539608                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 184567.539608                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu7.dcache.writebacks::total              105                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          861                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          874                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          874                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          874                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          874                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          401                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     64247424                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     64247424                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     64439724                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     64439724                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     64439724                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     64439724                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004627                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002561                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002561                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 161425.688442                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 161425.688442                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 160697.566085                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 160697.566085                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 160697.566085                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 160697.566085                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
