{"sha": "74fee7e9db1a8d092f77914d2d4a54dcd09fe711", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzRmZWU3ZTlkYjFhOGQwOTJmNzc5MTRkMmQ0YTU0ZGNkMDlmZTcxMQ==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2013-10-17T17:07:49Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2013-10-17T17:07:49Z"}, "message": "re PR target/58673 (ICE in final_scan_insn for movti_ppc64 with base+offset address)\n\n[gcc]\n2013-10-17  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\tPR target/58673\n\t* config/rs6000/rs6000.c (rs6000_legitimate_address_p): Only\n\trestrict TImode addresses to single indirect registers if both\n\t-mquad-memory and -mvsx-timode are used.\n\t(rs6000_output_move_128bit): Use quad_load_store_p to determine if\n\twe should emit load/store quad.  Remove using %y for quad memory\n\taddresses.\n\n\t* config/rs6000/rs6000.md (mov<mode>_ppc64, TI/PTImode): Add\n\tconstraints to allow load/store quad on machines where TImode is\n\tnot allowed in VSX registers.  Use 'n' instead of 'F' constraint\n\tfor TImode to load integer constants.\n\n[gcc/testsuite]\n2013-10-17  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\tPR target/58673\n\t* gcc.target/powerpc/pr58673-1.c: New file to test whether\n\t-mquad-word + -mno-vsx-timode causes errors.\n\t* gcc.target/powerpc/pr58673-2.c: Likewise.\n\nFrom-SVN: r203782", "tree": {"sha": "9e5753c3859ffaefddc96be9c5e9cfa319dbc025", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9e5753c3859ffaefddc96be9c5e9cfa319dbc025"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/74fee7e9db1a8d092f77914d2d4a54dcd09fe711", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74fee7e9db1a8d092f77914d2d4a54dcd09fe711", "html_url": "https://github.com/Rust-GCC/gccrs/commit/74fee7e9db1a8d092f77914d2d4a54dcd09fe711", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74fee7e9db1a8d092f77914d2d4a54dcd09fe711/comments", "author": null, "committer": null, "parents": [{"sha": "1ddbbbc0a8c5f1ff07002a3282b07dd24c367acf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1ddbbbc0a8c5f1ff07002a3282b07dd24c367acf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1ddbbbc0a8c5f1ff07002a3282b07dd24c367acf"}], "stats": {"total": 7, "additions": 7, "deletions": 0}, "files": [{"sha": "c3e2d1135e3b894e3ab73dfe7a3bc83c04c499c8", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/74fee7e9db1a8d092f77914d2d4a54dcd09fe711/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/74fee7e9db1a8d092f77914d2d4a54dcd09fe711/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=74fee7e9db1a8d092f77914d2d4a54dcd09fe711", "patch": "@@ -1,3 +1,10 @@\n+2013-10-17  Michael Meissner  <meissner@linux.vnet.ibm.com>\n+\n+\tPR target/58673\n+\t* gcc.target/powerpc/pr58673-1.c: New file to test whether\n+\t-mquad-word + -mno-vsx-timode causes errors.\n+\t* gcc.target/powerpc/pr58673-2.c: Likewise.\n+\n 2013-10-17  Paolo Carlini  <paolo.carlini@oracle.com>\n \n \tPR c++/58596"}]}