[
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"/home/chenanwen/projects/chipyard/sims/vcs/generated-src/chipyard.TestHarness.ArianeConfig"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.h"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/uart.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/csrc/SimUART.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimUART_inTestHarness",
    "resourceId":"/testchipip/vsrc/SimUART.v"
  },
  {
    "class":"freechips.rocketchip.util.SRAMAnnotation",
    "target":"TestHarness.AXI4RAM_inTestHarness.mem",
    "address_width":25,
    "name":"mem",
    "data_width":64,
    "depth":33554432,
    "description":"mem",
    "write_mask_granularity":8
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/csrc/SimSerial.cc"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"TestHarness.SimSerial",
    "resourceId":"/testchipip/vsrc/SimSerial.v"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"freechips.rocketchip.util.TraceItype",
    "definition":{
      "ITBrNTaken":4,
      "ITBrTaken":5,
      "ITReserved7":7,
      "ITExcReturn":3,
      "ITInterrupt":2,
      "ITException":1,
      "ITCoSwap":12,
      "ITUnCall":8,
      "ITReserved6":6,
      "ITNothing":0,
      "ITReturn":13,
      "ITInTail":11,
      "ITInCall":9,
      "ITInJump":15,
      "ITUnJump":14,
      "ITUnTail":10
    }
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"TestHarness"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|ChipTop"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|TestHarness"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|SimDTM"
  },
  {
    "class":"barstools.tapeout.transforms.KeepNameAnnotation",
    "target":"~TestHarness|SimSerial"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceFileNameAnno",
    "resourceFileName":"/home/chenanwen/projects/chipyard/sims/vcs/generated-src/chipyard.TestHarness.ArianeConfig/firrtl_black_box_resource_files.harness.f"
  },
  {
    "class":"firrtl.passes.memlib.ReplSeqMemAnnotation",
    "inputFileName":"",
    "outputConfig":"/home/chenanwen/projects/chipyard/sims/vcs/generated-src/chipyard.TestHarness.ArianeConfig/chipyard.TestHarness.ArianeConfig.harness.mems.conf"
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/chenanwen/projects/chipyard/sims/vcs/generated-src/chipyard.TestHarness.ArianeConfig"
  }
]