<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: A                                   Date:  6- 3-2018, 11:54PM
Device Used: XC9572XL-7-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
19 /72  ( 26%) 227 /360  ( 63%) 65 /216 ( 30%)   0  /72  (  0%) 18 /34  ( 53%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       14/54       85/90       4/ 9
FB2           3/18       14/54       56/90       7/ 9
FB3           1/18       20/54       24/90       3/ 9
FB4           6/18       17/54       62/90       4/ 7
             -----       -----       -----      -----    
             19/72       65/216     227/360     18/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   12          12    |  I/O              :    16      28
Output        :    6           6    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     18          18

** Power Data **

There are 19 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'A.ise'.
*************************  Summary of Mapped Logic  ************************

** 6 Outputs **

Signal                                                                                                   Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                                     Pts   Inps          No.  Type    Use     Mode Rate State
Z                                                                                                        16    10    FB1_2   1    I/O     O       STD  FAST 
Co                                                                                                       9     14    FB1_8   4    I/O     O       STD  FAST 
F<1>                                                                                                     25    10    FB2_2   35   I/O     O       STD  FAST 
F<0>                                                                                                     10    6     FB2_8   38   I/O     O       STD  FAST 
F<3>                                                                                                     24    20    FB3_5   12   I/O     O       STD  FAST 
F<2>                                                                                                     23    14    FB4_5   26   I/O     O       STD  FAST 

** 13 Buried Nodes **

Signal                                                                                                   Total Total Loc     Pwr  Reg Init
Name                                                                                                     Pts   Inps          Mode State
XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000_D  2     2     FB1_1   STD  
XLXI_1/tem_mux0000<4>/XLXI_1/tem_mux0000<4>_D2                                                           18    10    FB1_6   STD  
$OpTx$XLXI_1/tem_mux0000<2>/XLXI_1/tem_mux0000<2>_D2_INV$967                                             12    8     FB1_10  STD  
$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965                     5     6     FB1_13  STD  
$OpTx$FX_DC$14                                                                                           2     2     FB1_14  STD  
XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2                               19    11    FB1_16  STD  
XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000_D  2     2     FB1_18  STD  
XLXI_1/tem_mux0000<3>/XLXI_1/tem_mux0000<3>_D2                                                           21    8     FB2_11  STD  
XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000_D    4     4     FB4_1   STD  
XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2                                 15    7     FB4_12  STD  
$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966                     9     8     FB4_14  STD  
XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2                                 7     5     FB4_16  STD  
XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2                               4     5     FB4_18  STD  

** 12 Inputs **

Signal                                                                                                   Loc     Pin  Pin     Pin     
Name                                                                                                             No.  Type    Use     
So                                                                                                       FB1_5   2    I/O     I
A<3>                                                                                                     FB1_6   3    I/O     I
A<1>                                                                                                     FB2_6   37   I/O     I
A<2>                                                                                                     FB2_9   39   GSR/I/O I
B<0>                                                                                                     FB2_11  40   GTS/I/O I
Ci                                                                                                       FB2_15  43   I/O     I
Si                                                                                                       FB2_17  44   I/O     I
M                                                                                                        FB3_15  20   I/O     I
B<2>                                                                                                     FB3_16  24   I/O     I
B<1>                                                                                                     FB4_8   27   I/O     I
B<3>                                                                                                     FB4_15  33   I/O     I
A<0>                                                                                                     FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000_D
                      2       0   \/3   0     FB1_1         (b)     (b)
Z                    16      11<-   0   0     FB1_2   1     I/O     O
(unused)              0       0   /\5   0     FB1_3         (b)     (b)
(unused)              0       0   /\3   2     FB1_4         (b)     (b)
(unused)              0       0   \/5   0     FB1_5   2     I/O     I
XLXI_1/tem_mux0000<4>/XLXI_1/tem_mux0000<4>_D2
                     18      13<-   0   0     FB1_6   3     I/O     I
(unused)              0       0   /\5   0     FB1_7         (b)     (b)
Co                    9       7<- /\3   0     FB1_8   4     I/O     O
(unused)              0       0   /\5   0     FB1_9   5     GCK/I/O (b)
$OpTx$XLXI_1/tem_mux0000<2>/XLXI_1/tem_mux0000<2>_D2_INV$967
                     12       9<- /\2   0     FB1_10        (b)     (b)
(unused)              0       0   /\5   0     FB1_11  6     GCK/I/O (b)
(unused)              0       0   /\4   1     FB1_12        (b)     (b)
$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965
                      5       0     0   0     FB1_13        (b)     (b)
$OpTx$FX_DC$14        2       0   \/3   0     FB1_14  7     GCK/I/O (b)
(unused)              0       0   \/5   0     FB1_15  8     I/O     (b)
XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2
                     19      14<-   0   0     FB1_16        (b)     (b)
(unused)              0       0   /\5   0     FB1_17  9     I/O     (b)
XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000_D
                      2       0   /\1   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A<0>               6: B<1>              11: So 
  2: A<1>               7: B<2>              12: XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 
  3: A<2>               8: B<3>              13: XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 
  4: A<3>               9: Ci                14: XLXI_1/tem_mux0000<4>/XLXI_1/tem_mux0000<4>_D2 
  5: B<0>              10: Si               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000_D 
                     ..X...X................................. 2
Z                    XXXXXXXX.XX............................. 10
XLXI_1/tem_mux0000<4>/XLXI_1/tem_mux0000<4>_D2 
                     XXXXXXXX.XX............................. 10
Co                   XXXXXXXXXXXXXX.......................... 14
$OpTx$XLXI_1/tem_mux0000<2>/XLXI_1/tem_mux0000<2>_D2_INV$967 
                     XXX.XXX..XX............................. 8
$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965 
                     XX..XX...XX............................. 6
$OpTx$FX_DC$14       ...X...X................................ 2
XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 
                     XXXXXXXXXXX............................. 11
XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000_D 
                     .X...X.................................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB2_1         (b)     (b)
F<1>                 25      20<-   0   0     FB2_2   35    I/O     O
(unused)              0       0   /\5   0     FB2_3         (b)     (b)
(unused)              0       0   /\5   0     FB2_4         (b)     (b)
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0   \/5   0     FB2_7         (b)     (b)
F<0>                 10       5<-   0   0     FB2_8   38    I/O     O
(unused)              0       0   \/5   0     FB2_9   39    GSR/I/O I
(unused)              0       0   \/5   0     FB2_10        (b)     (b)
XLXI_1/tem_mux0000<3>/XLXI_1/tem_mux0000<3>_D2
                     21      16<-   0   0     FB2_11  40    GTS/I/O I
(unused)              0       0   /\5   0     FB2_12        (b)     (b)
(unused)              0       0   /\1   4     FB2_13        (b)     (b)
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     I
(unused)              0       0     0   5     FB2_16        (b)     
(unused)              0       0     0   5     FB2_17  44    I/O     I
(unused)              0       0   \/5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966   6: B<0>              11: Si 
  2: A<0>                                                                                   7: B<1>              12: So 
  3: A<1>                                                                                   8: B<3>              13: XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<1>__xor0000_D 
  4: A<2>                                                                                   9: Ci                14: XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 
  5: A<3>                                                                                  10: M                

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
F<1>                 .XX..XX.XXXXXX.......................... 10
F<0>                 .X...X..XXXX............................ 6
XLXI_1/tem_mux0000<3>/XLXI_1/tem_mux0000<3>_D2 
                     XXXXX..X..XX............................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               20/34
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0   \/5   0     FB3_3         (b)     (b)
(unused)              0       0   \/5   0     FB3_4         (b)     (b)
F<3>                 24      19<-   0   0     FB3_5   12    I/O     O
(unused)              0       0   /\5   0     FB3_6         (b)     (b)
(unused)              0       0   /\4   1     FB3_7         (b)     (b)
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     I
(unused)              0       0     0   5     FB3_16  24    I/O     I
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$14                                                                         8: B<0>              15: So 
  2: $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966   9: B<1>              16: XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 
  3: $OpTx$XLXI_1/tem_mux0000<2>/XLXI_1/tem_mux0000<2>_D2_INV$967                          10: B<2>              17: XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000_D 
  4: A<0>                                                                                  11: B<3>              18: XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 
  5: A<1>                                                                                  12: Ci                19: XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 
  6: A<2>                                                                                  13: M                 20: XLXI_1/tem_mux0000<3>/XLXI_1/tem_mux0000<3>_D2 
  7: A<3>                                                                                  14: Si               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
F<3>                 XXXXXXXXXXXXXXXXXXXX.................... 20
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000_D
                      4       0     0   1     FB4_1         (b)     (b)
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0   \/4   1     FB4_3         (b)     (b)
(unused)              0       0   \/5   0     FB4_4         (b)     (b)
F<2>                 23      18<-   0   0     FB4_5   26    I/O     O
(unused)              0       0   /\5   0     FB4_6         (b)     (b)
(unused)              0       0   /\4   1     FB4_7         (b)     (b)
(unused)              0       0     0   5     FB4_8   27    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0   \/4   1     FB4_11  28    I/O     (b)
XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2
                     15      10<-   0   0     FB4_12        (b)     (b)
(unused)              0       0   /\5   0     FB4_13        (b)     (b)
$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966
                      9       5<- /\1   0     FB4_14  29    I/O     (b)
(unused)              0       0   /\5   0     FB4_15  33    I/O     I
XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2
                      7       2<-   0   0     FB4_16        (b)     (b)
(unused)              0       0   /\2   3     FB4_17  34    I/O     I
XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2
                      4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965   7: B<1>              13: XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 
  2: $OpTx$XLXI_1/tem_mux0000<2>/XLXI_1/tem_mux0000<2>_D2_INV$967                           8: B<2>              14: XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result<2>__xor0000_D 
  3: A<0>                                                                                   9: Ci                15: XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 
  4: A<1>                                                                                  10: M                 16: XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 
  5: A<2>                                                                                  11: Si                17: XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000_D 
  6: B<0>                                                                                  12: So               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result<2>__xor0000_D 
                     ....X..X..XX............................ 4
F<2>                 XX.XXXX..XXXXXXXX....................... 14
XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 
                     ..XXXXXXX............................... 7
$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966 
                     ..XXXXXX..XX............................ 8
XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 
                     ..XX.XX.X............................... 5
XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 
                     ..X..X..X.XX............................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$14 <= A(3)
	 XOR 
$OpTx$FX_DC$14 <= B(3);


$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965 <= ((NOT A(0) AND NOT So AND NOT A(1))
	OR (NOT A(0) AND Si AND NOT A(1))
	OR (NOT A(0) AND NOT A(1) AND B(0))
	OR (So AND NOT Si AND B(1) AND NOT A(1))
	OR (NOT A(0) AND So AND NOT Si AND B(1) AND B(0)));


$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966 <= ((So AND NOT Si AND B(1) AND B(2) AND NOT A(1))
	OR (So AND NOT Si AND B(1) AND NOT A(1) AND NOT A(2))
	OR (NOT A(0) AND So AND NOT Si AND B(1) AND B(2) AND B(0))
	OR (NOT A(0) AND So AND NOT Si AND B(1) AND NOT A(2) AND B(0))
	OR (NOT A(0) AND So AND NOT Si AND B(2) AND NOT A(1) AND B(0))
	OR (NOT A(0) AND NOT So AND NOT A(1) AND NOT A(2))
	OR (NOT A(0) AND Si AND NOT A(1) AND NOT A(2))
	OR (NOT A(0) AND NOT A(1) AND NOT A(2) AND B(0))
	OR (So AND NOT Si AND B(2) AND NOT A(2)));


$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 <= NOT (A(2)
	 XOR 
$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 <= NOT (((EXP12_.EXP)
	OR (A(0) AND So AND Si AND A(1))
	OR (A(0) AND So AND B(2) AND A(1))
	OR (A(0) AND NOT So AND NOT Si AND A(1))
	OR (So AND NOT Si AND NOT B(1) AND B(2) AND NOT B(0))
	OR (So AND NOT Si AND B(2) AND A(1) AND NOT B(0))
	OR (A(0) AND So AND NOT Si AND NOT B(1) AND B(2))
	OR (So AND NOT Si AND NOT B(1) AND B(2) AND A(1))));


Co <= ((
	$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967.EXP)
	OR (So AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
	OR (Si AND 
	XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND NOT XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
	OR (NOT A(2) AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
	OR (NOT So AND NOT Si AND B(3) AND A(3))
	OR (NOT So AND NOT Si AND A(3) AND 
	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2)
	OR (NOT A(0) AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2)
	OR (NOT A(1) AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2));






























































F(0) <= ((A(0) AND So AND NOT B(0) AND NOT M)
	OR (NOT A(0) AND So AND B(0) AND NOT M)
	OR (NOT A(0) AND NOT So AND Si AND NOT M)
	OR (A(0) AND NOT Si AND NOT Ci AND NOT B(0) AND M)
	OR (NOT A(0) AND NOT Si AND Ci AND NOT B(0) AND M)
	OR (A(0) AND Si AND Ci AND M)
	OR (A(0) AND NOT Si AND B(0) AND NOT M)
	OR (A(0) AND Ci AND B(0) AND M)
	OR (NOT A(0) AND Si AND NOT Ci AND M)
	OR (NOT A(0) AND NOT Ci AND B(0) AND M));


F(1) <= ((EXP23_.EXP)
	OR (NOT A(0) AND NOT So AND Si AND NOT Ci AND NOT A(1))
	OR (So AND Si AND Ci AND NOT A(1) AND M)
	OR (NOT So AND Si AND Ci AND A(1) AND M)
	OR (NOT So AND NOT Si AND M AND 
	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
	XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
	OR (NOT A(0) AND NOT So AND NOT Si AND A(1) AND M AND 
	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2)
	OR (EXP17_.EXP)
	OR (A(0) AND So AND B(1) AND NOT A(1) AND B(0) AND M)
	OR (A(0) AND NOT So AND NOT Si AND B(0) AND M AND 
	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
	OR (NOT A(0) AND So AND Si AND NOT Ci AND A(1) AND M)
	OR (NOT A(0) AND So AND B(1) AND Ci AND NOT A(1) AND M)
	OR (So AND B(1) AND Ci AND NOT A(1) AND M AND 
	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2)
	OR (So AND NOT M AND 
	XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
	OR (NOT So AND Si AND NOT A(1) AND NOT M)
	OR (NOT Si AND NOT M AND 
	XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D)
	OR (A(0) AND So AND Si AND NOT A(1) AND M)
	OR (A(0) AND NOT So AND Si AND A(1) AND M));


F(2) <= ((EXP28_.EXP)
	OR (So AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
	OR (So AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
	OR (NOT So AND Si AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
	OR (NOT So AND NOT Si AND M AND 
	XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D)
	OR (So AND B(1) AND NOT A(1) AND B(0) AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967)
	OR (EXP31_.EXP)
	OR (So AND NOT M AND 
	XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D)
	OR (So AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2)
	OR (NOT So AND Si AND NOT M AND 
	XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D)
	OR (NOT Si AND NOT M AND 
	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D)
	OR (Si AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
	OR (Si AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2)
	OR (So AND NOT B(1) AND NOT A(1) AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
	OR (So AND NOT Si AND B(1) AND A(1) AND M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
	OR (So AND B(1) AND A(1) AND M AND 
	$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965)
	OR (NOT So AND Si AND A(2) AND M AND 
	$OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0001/XLXI_1/Msub_tem_share0001__or0001_D2_INV$965));


F(3) <= ((EXP24_.EXP)
	OR (So AND NOT M AND $OpTx$FX_DC$14)
	OR (So AND M AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2)
	OR (Si AND M AND 
	NOT XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2)
	OR (NOT So AND NOT Si AND NOT M AND 
	NOT XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT So AND NOT Si AND 
	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (EXP27_.EXP)
	OR (NOT So AND Si AND NOT A(3) AND NOT M)
	OR (NOT Si AND B(3) AND A(3) AND NOT M)
	OR (NOT So AND NOT Si AND M AND 
	XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND NOT $OpTx$FX_DC$14)
	OR (NOT So AND NOT Si AND M AND 
	NOT XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND $OpTx$FX_DC$14)
	OR (So AND Si AND NOT M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT So AND NOT Si AND NOT A(3) AND M AND 
	XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 AND $OpTx$FX_DC$14)
	OR (NOT So AND Si AND A(2) AND NOT M AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT Si AND NOT M AND 
	NOT XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT So AND NOT Si AND M AND 
	NOT XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 AND 
	NOT $OpTx$XLXI_1/tem_mux0000(2)/XLXI_1/tem_mux0000(2)_D2_INV$967 AND 
	NOT XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D AND NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT A(0) AND So AND B(1) AND B(2) AND Ci AND A(1) AND A(2) AND 
	B(0) AND M AND 
	NOT XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2));


XLXI_1/Madd_tem_addsub0001__and0000/XLXI_1/Madd_tem_addsub0001__and0000_D2 <= ((NOT A(0) AND NOT So AND Ci)
	OR (NOT A(0) AND Si AND Ci)
	OR (NOT A(0) AND Ci AND B(0))
	OR (A(0) AND So AND NOT Si AND Ci AND NOT B(0)));


XLXI_1/Madd_tem_addsub0001__and0002/XLXI_1/Madd_tem_addsub0001__and0002_D2 <= (($OpTx$FX_DC$14.EXP)
	OR (A(0) AND So AND NOT Si AND B(1) AND NOT B(2) AND B(3) AND Ci AND 
	NOT A(1) AND NOT A(2) AND NOT B(0) AND A(3))
	OR (A(0) AND So AND NOT Si AND NOT B(1) AND B(2) AND B(3) AND Ci AND 
	A(1) AND NOT A(2) AND NOT B(0) AND A(3))
	OR (NOT A(0) AND So AND NOT Si AND B(1) AND NOT B(2) AND B(3) AND Ci AND 
	A(1) AND NOT A(2) AND B(0) AND A(3))
	OR (NOT A(0) AND So AND NOT Si AND NOT B(1) AND B(2) AND B(3) AND Ci AND 
	NOT A(1) AND A(2) AND B(0) AND A(3))
	OR (NOT A(0) AND So AND NOT Si AND NOT B(1) AND NOT B(2) AND B(3) AND Ci AND 
	NOT A(1) AND NOT A(2) AND B(0) AND A(3))
	OR (
	XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D.EXP)
	OR (A(0) AND So AND NOT Si AND B(1) AND B(2) AND NOT B(3) AND Ci AND 
	NOT A(1) AND A(2) AND NOT B(0) AND NOT A(3))
	OR (A(0) AND So AND NOT Si AND NOT B(1) AND NOT B(2) AND B(3) AND Ci AND 
	A(1) AND A(2) AND NOT B(0) AND NOT A(3))
	OR (A(0) AND So AND NOT Si AND NOT B(1) AND NOT B(2) AND NOT B(3) AND Ci AND 
	A(1) AND A(2) AND NOT B(0) AND A(3))
	OR (NOT A(0) AND So AND NOT Si AND B(1) AND B(2) AND NOT B(3) AND Ci AND 
	A(1) AND A(2) AND B(0) AND NOT A(3))
	OR (NOT A(0) AND So AND NOT Si AND NOT B(1) AND B(2) AND NOT B(3) AND Ci AND 
	NOT A(1) AND A(2) AND B(0) AND NOT A(3))
	OR (NOT A(0) AND So AND Si AND Ci AND A(1) AND A(2) AND A(3))
	OR (NOT A(0) AND NOT So AND Si AND Ci AND NOT A(1) AND NOT A(2) AND NOT A(3))
	OR (NOT A(0) AND NOT So AND NOT Si AND Ci AND A(1) AND A(2) AND A(3))
	OR (NOT A(0) AND So AND B(1) AND B(2) AND B(3) AND Ci AND A(1) AND 
	A(2) AND B(0) AND A(3))
	OR (A(0) AND So AND NOT Si AND B(1) AND B(2) AND B(3) AND Ci AND 
	NOT A(1) AND A(2) AND NOT B(0) AND A(3)));


XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D <= A(1)
	 XOR 
XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(1)__xor0000_D <= B(1);


XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D <= A(2)
	 XOR 
XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000/XLXI_1/Madd_tem_addsub0003_Mxor_Result(2)__xor0000_D <= B(2);


XLXI_1/Madd_tem_addsub0003__or0001/XLXI_1/Madd_tem_addsub0003__or0001_D2 <= ((B(1) AND A(1))
	OR (A(0) AND A(1) AND B(0))
	OR (A(0) AND B(1) AND Ci)
	OR (A(0) AND B(1) AND B(0))
	OR (A(0) AND Ci AND A(1))
	OR (B(1) AND Ci AND B(0))
	OR (Ci AND A(1) AND B(0)));


XLXI_1/Madd_tem_addsub0003__or0002/XLXI_1/Madd_tem_addsub0003__or0002_D2 <= ((B(1) AND A(1) AND A(2))
	OR (A(0) AND B(1) AND B(2) AND Ci)
	OR (A(0) AND B(1) AND B(2) AND B(0))
	OR (Ci AND A(1) AND A(2) AND B(0))
	OR (
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966.EXP)
	OR (A(0) AND B(1) AND Ci AND A(2))
	OR (A(0) AND B(1) AND A(2) AND B(0))
	OR (A(0) AND Ci AND A(1) AND A(2))
	OR (A(0) AND A(1) AND A(2) AND B(0))
	OR (B(1) AND Ci AND A(2) AND B(0))
	OR (B(1) AND B(2) AND A(1))
	OR (A(0) AND B(2) AND Ci AND A(1))
	OR (A(0) AND B(2) AND A(1) AND B(0))
	OR (B(1) AND B(2) AND Ci AND B(0))
	OR (B(2) AND Ci AND A(1) AND B(0)));


XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000/XLXI_1/Msub_tem_share0001_Mxor_Result(2)__xor0000_D <= ((NOT So AND NOT A(2))
	OR (Si AND NOT A(2))
	OR (NOT B(2) AND NOT A(2))
	OR (So AND NOT Si AND B(2) AND A(2)));


XLXI_1/tem_mux0000(3)/XLXI_1/tem_mux0000(3)_D2 <= ((EXP19_.EXP)
	OR (NOT A(0) AND So AND Si AND A(3))
	OR (NOT So AND NOT A(1) AND A(3) AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (Si AND NOT A(1) AND A(3) AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (Si AND NOT A(2) AND A(3) AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (A(0) AND So AND B(3) AND A(1) AND A(2) AND NOT A(3))
	OR (EXP22_.EXP)
	OR (NOT A(0) AND NOT So AND NOT Si AND A(3))
	OR (NOT So AND Si AND A(3) AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT So AND NOT A(2) AND A(3) AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (So AND NOT Si AND B(3) AND A(3) AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (So AND NOT Si AND NOT B(3) AND NOT A(3) AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT A(0) AND So AND Si AND A(1) AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (NOT A(0) AND NOT So AND NOT Si AND A(1) AND 
	$OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (So AND NOT Si AND B(3) AND NOT A(3) AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (So AND NOT Si AND NOT B(3) AND A(3) AND 
	NOT $OpTx$XLXI_1/Msub_tem_share0001__or0002/XLXI_1/Msub_tem_share0001__or0002_D2_INV$966)
	OR (A(0) AND So AND NOT Si AND NOT B(3) AND A(1) AND A(2) AND A(3)));


XLXI_1/tem_mux0000(4)/XLXI_1/tem_mux0000(4)_D2 <= ((NOT A(0) AND NOT So AND Si AND NOT A(1) AND NOT A(2) AND NOT A(3))
	OR (So AND NOT Si AND B(1) AND B(2) AND B(3) AND NOT A(1))
	OR (So AND NOT Si AND B(1) AND B(2) AND NOT A(1) AND NOT A(3))
	OR (So AND NOT Si AND B(1) AND B(3) AND NOT A(1) AND NOT A(2))
	OR (So AND NOT Si AND B(1) AND NOT A(1) AND NOT A(2) AND NOT A(3))
	OR (Co_OBUF.EXP)
	OR (NOT A(0) AND So AND NOT Si AND B(1) AND NOT A(2) AND B(0) AND NOT A(3))
	OR (NOT A(0) AND So AND NOT Si AND B(2) AND B(3) AND NOT A(1) AND B(0))
	OR (NOT A(0) AND So AND NOT Si AND B(2) AND NOT A(1) AND B(0) AND NOT A(3))
	OR (NOT A(0) AND So AND NOT Si AND B(3) AND NOT A(1) AND NOT A(2) AND B(0))
	OR (NOT A(0) AND So AND NOT Si AND NOT A(1) AND NOT A(2) AND B(0) AND NOT A(3))
	OR (So AND NOT Si AND B(3) AND NOT A(3))
	OR (So AND NOT Si AND B(2) AND B(3) AND NOT A(2))
	OR (So AND NOT Si AND B(2) AND NOT A(2) AND NOT A(3))
	OR (A(0) AND So AND Si AND A(1) AND A(2) AND A(3))
	OR (A(0) AND NOT So AND NOT Si AND A(1) AND A(2) AND A(3)));


Z <= NOT (((NOT A(0) AND So AND B(0))
	OR (So AND B(1) AND NOT A(1))
	OR (NOT So AND Si AND NOT A(1))
	OR (EXP7_.EXP)
	OR (NOT A(0) AND NOT So AND Si)
	OR (So AND B(2) AND NOT A(2))
	OR (So AND NOT B(2) AND A(2))
	OR (NOT So AND Si AND NOT A(2))
	OR (NOT Si AND B(2) AND A(2))
	OR (A(0) AND NOT Si AND B(0))
	OR (So AND B(3) AND NOT A(3))
	OR (NOT So AND Si AND NOT A(3))
	OR (NOT Si AND B(1) AND A(1))
	OR (NOT Si AND B(3) AND A(3))));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-7-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-7-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 Z                                23 GND                           
  2 So                               24 B<2>                          
  3 A<3>                             25 KPR                           
  4 Co                               26 F<2>                          
  5 KPR                              27 B<1>                          
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 B<3>                          
 12 F<3>                             34 A<0>                          
 13 KPR                              35 F<1>                          
 14 KPR                              36 KPR                           
 15 TDI                              37 A<1>                          
 16 TMS                              38 F<0>                          
 17 TCK                              39 A<2>                          
 18 KPR                              40 B<0>                          
 19 KPR                              41 VCC                           
 20 M                                42 KPR                           
 21 VCC                              43 Ci                            
 22 KPR                              44 Si                            


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-7-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
