// Seed: 991771399
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output wor id_2,
    output tri id_3,
    input wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wor id_8,
    input wire id_9,
    input wor id_10
);
  assign module_1._id_31 = 0;
endmodule
module module_1 #(
    parameter id_31 = 32'd25
) (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    input wor id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    input tri id_8,
    output wire id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    input uwire id_13,
    output supply0 id_14,
    input uwire id_15,
    output wand id_16,
    output wand id_17,
    output uwire id_18,
    output tri id_19,
    input uwire id_20,
    input supply1 id_21,
    input tri id_22,
    output wire id_23,
    output uwire id_24,
    input tri0 id_25,
    output supply1 id_26,
    output wire id_27,
    input wire id_28
    , id_34,
    output logic id_29,
    output wor id_30,
    input tri0 _id_31,
    input tri id_32
);
  if (1) begin : LABEL_0
    logic [id_31 : -1] id_35;
    ;
    always_latch @(posedge 1 or posedge id_15) id_29 <= -1;
  end else begin : LABEL_1
    wire id_36;
  end
  module_0 modCall_1 (
      id_4,
      id_22,
      id_24,
      id_27,
      id_13,
      id_22,
      id_1,
      id_14,
      id_4,
      id_11,
      id_5
  );
endmodule
