Block Name			X	Y		#Block ID
---------------------------
cim_stencil$d_reg__U1$reg0		4	7		#r50
cim_stencil$d_reg__U2$reg0		4	9		#r51
cim_stencil$d_reg__U3$reg0		6	5		#r52
cim_stencil$d_reg__U4$reg0		12	5		#r53
cim_stencil$d_reg__U5$reg0		6	13		#r54
cim_stencil$d_reg__U6$reg0		8	19		#r55
cim_stencil$ub_cim_stencil_bank_2_garnet		7	6		#m56
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		1	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg7		10	1		#r112
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0		3	0		#I86
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0$reg0		4	3		#r87
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0$reg1		6	3		#r88
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0$reg2		4	5		#r89
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0$reg3		2	17		#r90
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0$reg4		2	5		#r91
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0$reg5		2	9		#r92
io16in_padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_0$reg6		4	17		#r93
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg8		4	19		#r113
lxx_stencil$d_reg__U10$reg0		10	9		#r57
lxx_stencil$d_reg__U11$reg0		12	9		#r58
lxx_stencil$d_reg__U12$reg0		12	7		#r59
lxx_stencil$d_reg__U13$reg0		14	7		#r60
lxx_stencil$d_reg__U8$reg0		6	9		#r61
lxx_stencil$d_reg__U9$reg0		6	11		#r62
lxx_stencil$ub_lxx_stencil_bank_2_garnet		7	8		#m63
lxy_stencil$d_reg__U15$reg0		8	15		#r64
lxy_stencil$d_reg__U16$reg0		8	13		#r65
lxy_stencil$d_reg__U17$reg0		8	9		#r66
lxy_stencil$d_reg__U18$reg0		8	7		#r67
lxy_stencil$d_reg__U19$reg0		4	13		#r68
lxy_stencil$d_reg__U20$reg0		4	11		#r69
lxy_stencil$ub_lxy_stencil_bank_2_garnet		7	14		#m70
lyy_stencil$d_reg__U22$reg0		12	19		#r71
lyy_stencil$d_reg__U23$reg0		12	17		#r72
lyy_stencil$d_reg__U24$reg0		10	15		#r73
lyy_stencil$d_reg__U25$reg0		12	15		#r74
lyy_stencil$d_reg__U26$reg0		12	11		#r75
lyy_stencil$d_reg__U27$reg0		12	13		#r76
lyy_stencil$ub_lyy_stencil_bank_2_garnet		7	16		#m77
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$_join_i2160_i1423		11	14		#p110
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$opN_0$_join_i2157_i1423		5	14		#p108
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$opN_0$opN_0$_join_i2145_i1423		9	16		#p100
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_0$_join_i2139_i1423		9	18		#p96
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$opN_0$opN_0$opN_1$_join_i2144_i1423		13	10		#p99
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$opN_0$opN_1$_join_i2156_i1423		1	12		#p107
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_0$_join_i2150_i1423		3	12		#p103
op_hcompute_cim_output_stencil$inner_compute$bitand_649_651_652_tree$opN_0$opN_1$opN_1$_join_i2155_i1423		1	8		#p106
op_hcompute_cim_output_stencil$inner_compute$mux_6522550_i2161_i1269		11	12		#p111
op_hcompute_cim_output_stencil$inner_compute$sle_650_cim_stencil_2_651_i2159_i1888		11	2		#p109
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_1_cim_stencil_2_635_i2136_i637		9	20		#p94
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_3_cim_stencil_2_636_i2138_i637		5	16		#p95
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_4_cim_stencil_2_638_i2141_i637		3	6		#p97
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_5_cim_stencil_2_640_i2143_i637		13	4		#p98
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_6_cim_stencil_2_642_i2147_i637		3	4		#p101
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_7_cim_stencil_2_644_i2149_i637		5	12		#p102
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_8_cim_stencil_2_646_i2152_i637		3	8		#p104
op_hcompute_cim_output_stencil$inner_compute$slt_cim_stencil_9_cim_stencil_2_648_i2154_i637		1	4		#p105
op_hcompute_cim_stencil$inner_compute$add_587_588_593_i2204_i1808		9	6		#p34
op_hcompute_cim_stencil$inner_compute$ashr_594_595_596_i2207_i1070		9	2		#p35
op_hcompute_cim_stencil$inner_compute$ashr_lgxx_stencil_2_586_587_i2192_i246		11	6		#p17
op_hcompute_cim_stencil$inner_compute$ashr_lgxy_stencil_2_586_590_i2201_i246		11	4		#p46
op_hcompute_cim_stencil$inner_compute$ashr_lgyy_stencil_2_586_588_i2196_i246		3	16		#p33
op_hcompute_cim_stencil$inner_compute$mul_590_590_591_i2202_i1461		9	4		#p47
op_hcompute_cim_stencil$inner_compute$sub_589_591_592_i2203_i599		5	6		#p48
op_hcompute_cim_stencil$inner_compute$sub_592_596_597_i2208_i440		5	4		#p49
op_hcompute_grad_x_unclamp_stencil$inner_compute$i2230_i2231_i131		13	20		#p3
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$_join_i2244_i364		5	18		#p4
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$add_grad_x_unclamp_stencil_1_280_281_tree$opN_1$_join_i2243_i2127		3	18		#p2
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$mul_padded16_global_wrapper_stencil_5_277_283_i2249_i1461		5	22		#p5
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$sub_282_283_284_i2250_i1190		5	20		#p6
op_hcompute_grad_x_unclamp_stencil_1$inner_compute$sub_284_padded16_global_wrapper_stencil_6_285_i2252_i440		1	18		#p7
op_hcompute_grad_y_unclamp_stencil$inner_compute$i2265_i2266_i131		1	22		#p19
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$_join_i2279_i364		1	20		#p20
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$add_grad_y_unclamp_stencil_1_396_397_tree$opN_1$_join_i2278_i2127		1	6		#p18
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$mul_padded16_global_wrapper_stencil_11_393_399_i2284_i1461		11	20		#p21
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$sub_398_399_400_i2285_i1190		3	20		#p22
op_hcompute_grad_y_unclamp_stencil_1$inner_compute$sub_400_padded16_global_wrapper_stencil_12_401_i2287_i440		3	22		#p23
op_hcompute_hw_output_stencil_port_controller_garnet		7	20		#m78
op_hcompute_lgxx_stencil$inner_compute$i2302_i2303_i131		13	2		#p14
op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_352_353_tree$_join_i2326_i364		11	8		#p16
op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$_join_i2314_i364		13	6		#p15
op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_0$opN_1$_join_i2313_i1808		13	8		#p13
op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$_join_i2321_i364		11	10		#p12
op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_352_353_tree$opN_0$opN_1$opN_1$_join_i2320_i1808		5	10		#p11
op_hcompute_lgxx_stencil_1$inner_compute$add_lxx_stencil_1_352_353_tree$opN_1$_join_i2325_i1808		5	8		#p10
op_hcompute_lgxy_stencil$inner_compute$i2334_i2335_i131		1	10		#p43
op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_475_476_tree$_join_i2358_i364		9	10		#p45
op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$_join_i2346_i364		3	10		#p44
op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_0$opN_1$_join_i2345_i1808		3	14		#p42
op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$_join_i2353_i364		9	8		#p41
op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_475_476_tree$opN_0$opN_1$opN_1$_join_i2352_i1808		9	12		#p40
op_hcompute_lgxy_stencil_1$inner_compute$add_lxy_stencil_1_475_476_tree$opN_1$_join_i2357_i1808		9	14		#p39
op_hcompute_lgyy_stencil$inner_compute$i2366_i2367_i131		13	22		#p30
op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_547_548_tree$_join_i2390_i364		13	16		#p32
op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$_join_i2378_i364		13	14		#p31
op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_0$opN_1$_join_i2377_i1808		13	12		#p29
op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$_join_i2385_i364		11	16		#p28
op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_547_548_tree$opN_0$opN_1$opN_1$_join_i2384_i1808		11	18		#p27
op_hcompute_lgyy_stencil_1$inner_compute$add_lyy_stencil_1_547_548_tree$opN_1$_join_i2389_i1808		13	18		#p26
op_hcompute_lxx_stencil$inner_compute$ashr_318_319_320_i2407_i1070		5	2		#p9
op_hcompute_lxx_stencil$inner_compute$smax_315_316_317$max_mux_i2404_i1850		3	2		#p8
op_hcompute_lxy_stencil$inner_compute$ashr_438_439_440_i2437_i1070		1	14		#p38
op_hcompute_lxy_stencil$inner_compute$smax_433_434_435$max_mux_i2426_i1850		1	2		#p37
op_hcompute_lxy_stencil$inner_compute$smax_436_434_437$max_mux_i2434_i1850		1	16		#p36
op_hcompute_lyy_stencil$inner_compute$ashr_513_514_515_i2466_i1070		11	22		#p25
op_hcompute_lyy_stencil$inner_compute$smax_510_511_512$max_mux_i2463_i1850		9	22		#p24
padded16_global_wrapper_stencil$d_reg__U29$reg0		0	9		#r79
padded16_global_wrapper_stencil$d_reg__U30$reg0		0	11		#r80
padded16_global_wrapper_stencil$d_reg__U31$reg0		6	19		#r81
padded16_global_wrapper_stencil$d_reg__U32$reg0		6	21		#r82
padded16_global_wrapper_stencil$d_reg__U33$reg0		8	21		#r83
padded16_global_wrapper_stencil$d_reg__U34$reg0		4	21		#r84
padded16_global_wrapper_stencil$ub_padded16_global_wrapper_stencil_bank_2_garnet		7	18		#m85
