FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _L3_H_
#define _L3_H_ 1
/* bench 23974.5.0 11b294d81010 */
/* bench 23974.5.1 2c0046ac96a7 */
/* bench 23974.5.2 5789cf33e5ec */
/* bench 23974.5.3 5341776066de */
/* bench 23974.5.4 31a30d71f44b */
struct l3_pins {
	void (*setdat)(struct l3_pins *, int);
	void (*setclk)(struct l3_pins *, int);
	void (*setmode)(struct l3_pins *, int);

	int gpio_data;
	int gpio_clk;
	int gpio_mode;
	int use_gpios;

	int data_hold;
	int data_setup;
	int clock_high;
	int mode_hold;
	int mode;
	int mode_setup;
};

/* bench 10766.5.0 a336096801fe */
/* bench 10766.5.1 ffb1181f047a */
/* bench 10766.5.2 347da7ef44a2 */
/* bench 10766.5.3 ff05f133bfec */
/* bench 10766.5.4 39e0f2a9bb6c */
/* bench 21734.5.0 515dfd2c4b9b */
/* bench 21734.5.1 73d35d6e2a98 */
/* bench 21734.5.2 0f19d9a8d282 */
/* bench 21734.5.3 74cffa4a94ea */
/* bench 21734.5.4 5e04f255ce86 */
/* bench 21734.5.5 46c354ffb6a4 */
/* bench 21734.5.6 0b8eb3f1c14c */
/* bench 21734.5.7 d3236d759861 */
/* bench 21734.5.8 50f8ed26746b */
/* bench 21734.5.9 6c5f931ddc03 */
/* bench 21734.5.10 bbdf5a9e0f10 */
/* bench 21734.5.11 fb99b29f6a60 */
/* bench 21734.5.12 ab015cd432b2 */
/* bench 21734.5.13 81b12792e666 */
/* bench 21734.5.14 c9fcf60084a5 */
/* bench 21734.5.15 9c1a8f1ca0a0 */
/* bench 21734.5.16 7b143bff34cc */
/* bench 21734.5.17 c1a9099822a5 */

int l3_write(struct l3_pins *adap, u8 addr, u8 *data, int len);
int l3_set_gpio_ops(struct device *dev, struct l3_pins *adap);

#endif
