{
  "module_name": "pfc-r8a7778.c",
  "hash_id": "571ac64d97259dd609d51e784691627a393393592acebd8cef218329ec3a334d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a7778.c",
  "human_readable_source": "\n \n\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/pinctrl/pinconf-generic.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_GP(fn, sfx)\t\t\\\n\tPORT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(2, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(3, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_27(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP)\n\n#define CPU_ALL_NOGP(fn)\t\t\\\n\tPIN_NOGP(CLKOUT, \"B25\", fn),\t\\\n\tPIN_NOGP(CS0, \"A20\", fn),\t\\\n\tPIN_NOGP(CS1_A26, \"C20\", fn)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),  \n\tPINMUX_DATA_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),  \n\n\t \n\tFN_IP0_1_0,\tFN_PENC0,\tFN_PENC1,\tFN_IP0_4_2,\n\tFN_IP0_7_5,\tFN_IP0_11_8,\tFN_IP0_14_12,\tFN_A1,\n\tFN_A2,\t\tFN_A3,\t\tFN_IP0_15,\tFN_IP0_16,\n\tFN_IP0_17,\tFN_IP0_18,\tFN_IP0_19,\tFN_IP0_20,\n\tFN_IP0_21,\tFN_IP0_22,\tFN_IP0_23,\tFN_IP0_24,\n\tFN_IP0_25,\tFN_IP0_26,\tFN_IP0_27,\tFN_IP0_28,\n\tFN_IP0_29,\tFN_IP0_30,\tFN_IP1_0,\tFN_IP1_1,\n\tFN_IP1_4_2,\tFN_IP1_7_5,\tFN_IP1_10_8,\tFN_IP1_14_11,\n\n\t \n\tFN_IP1_23_21,\tFN_WE0,\t\tFN_IP1_24,\tFN_IP1_27_25,\n\tFN_IP1_29_28,\tFN_IP2_2_0,\tFN_IP2_5_3,\tFN_IP2_8_6,\n\tFN_IP2_11_9,\tFN_IP2_13_12,\tFN_IP2_16_14,\tFN_IP2_17,\n\tFN_IP2_30,\tFN_IP2_31,\tFN_IP3_1_0,\tFN_IP3_4_2,\n\tFN_IP3_7_5,\tFN_IP3_9_8,\tFN_IP3_12_10,\tFN_IP3_15_13,\n\tFN_IP3_18_16,\tFN_IP3_20_19,\tFN_IP3_23_21,\tFN_IP3_26_24,\n\tFN_IP3_27,\tFN_IP3_28,\tFN_IP3_29,\tFN_IP3_30,\n\tFN_IP3_31,\tFN_IP4_0,\tFN_IP4_3_1,\tFN_IP4_6_4,\n\n\t \n\tFN_IP4_7,\tFN_IP4_8,\tFN_IP4_10_9,\tFN_IP4_12_11,\n\tFN_IP4_14_13,\tFN_IP4_16_15,\tFN_IP4_20_17,\tFN_IP4_24_21,\n\tFN_IP4_26_25,\tFN_IP4_28_27,\tFN_IP4_30_29,\tFN_IP5_1_0,\n\tFN_IP5_3_2,\tFN_IP5_5_4,\tFN_IP5_6,\tFN_IP5_7,\n\tFN_IP5_9_8,\tFN_IP5_11_10,\tFN_IP5_12,\tFN_IP5_14_13,\n\tFN_IP5_17_15,\tFN_IP5_20_18,\tFN_AUDIO_CLKA,\tFN_AUDIO_CLKB,\n\tFN_IP5_22_21,\tFN_IP5_25_23,\tFN_IP5_28_26,\tFN_IP5_30_29,\n\tFN_IP6_1_0,\tFN_IP6_4_2,\tFN_IP6_6_5,\tFN_IP6_7,\n\n\t \n\tFN_IP6_8,\tFN_IP6_9,\tFN_SSI_SCK34,\tFN_IP6_10,\n\tFN_IP6_12_11,\tFN_IP6_13,\tFN_IP6_15_14,\tFN_IP6_16,\n\tFN_IP6_18_17,\tFN_IP6_20_19,\tFN_IP6_21,\tFN_IP6_23_22,\n\tFN_IP6_25_24,\tFN_IP6_27_26,\tFN_IP6_29_28,\tFN_IP6_31_30,\n\tFN_IP7_1_0,\tFN_IP7_3_2,\tFN_IP7_5_4,\tFN_IP7_8_6,\n\tFN_IP7_11_9,\tFN_IP7_14_12,\tFN_IP7_17_15,\tFN_IP7_20_18,\n\tFN_IP7_21,\tFN_IP7_24_22,\tFN_IP7_28_25,\tFN_IP7_31_29,\n\tFN_IP8_2_0,\tFN_IP8_5_3,\tFN_IP8_8_6,\tFN_IP8_10_9,\n\n\t \n\tFN_IP8_13_11,\tFN_IP8_15_14,\tFN_IP8_18_16,\tFN_IP8_21_19,\n\tFN_IP8_23_22,\tFN_IP8_26_24,\tFN_IP8_29_27,\tFN_IP9_2_0,\n\tFN_IP9_5_3,\tFN_IP9_8_6,\tFN_IP9_11_9,\tFN_IP9_14_12,\n\tFN_IP9_17_15,\tFN_IP9_20_18,\tFN_IP9_23_21,\tFN_IP9_26_24,\n\tFN_IP9_29_27,\tFN_IP10_2_0,\tFN_IP10_5_3,\tFN_IP10_8_6,\n\tFN_IP10_12_9,\tFN_IP10_15_13,\tFN_IP10_18_16,\tFN_IP10_21_19,\n\tFN_IP10_24_22,\tFN_AVS1,\tFN_AVS2,\n\n\t \n\tFN_PRESETOUT,\tFN_PWM1,\tFN_AUDATA0,\tFN_ARM_TRACEDATA_0,\n\tFN_GPSCLK_C,\tFN_USB_OVC0,\tFN_TX2_E,\tFN_SDA2_B,\n\tFN_AUDATA1,\tFN_ARM_TRACEDATA_1,\t\tFN_GPSIN_C,\n\tFN_USB_OVC1,\tFN_RX2_E,\tFN_SCL2_B,\tFN_SD1_DAT2_A,\n\tFN_MMC_D2,\tFN_BS,\t\tFN_ATADIR0_A,\tFN_SDSELF_A,\n\tFN_PWM4_B,\tFN_SD1_DAT3_A,\tFN_MMC_D3,\tFN_A0,\n\tFN_ATAG0_A,\tFN_REMOCON_B,\tFN_A4,\t\tFN_A5,\n\tFN_A6,\t\tFN_A7,\t\tFN_A8,\t\tFN_A9,\n\tFN_A10,\t\tFN_A11,\t\tFN_A12,\t\tFN_A13,\n\tFN_A14,\t\tFN_A15,\t\tFN_A16,\t\tFN_A17,\n\tFN_A18,\t\tFN_A19,\n\n\t \n\tFN_A20,\t\tFN_HSPI_CS1_B,\tFN_A21,\t\tFN_HSPI_CLK1_B,\n\tFN_A22,\t\tFN_HRTS0_B,\tFN_RX2_B,\tFN_DREQ2_A,\n\tFN_A23,\t\tFN_HTX0_B,\tFN_TX2_B,\tFN_DACK2_A,\n\tFN_TS_SDEN0_A,\tFN_SD1_CD_A,\tFN_MMC_D6,\tFN_A24,\n\tFN_DREQ1_A,\tFN_HRX0_B,\tFN_TS_SPSYNC0_A,\n\tFN_SD1_WP_A,\tFN_MMC_D7,\tFN_A25,\tFN_DACK1_A,\n\tFN_HCTS0_B,\tFN_RX3_C,\tFN_TS_SDAT0_A,\tFN_CLKOUT,\n\tFN_HSPI_TX1_B,\tFN_PWM0_B,\tFN_CS0,\t\tFN_HSPI_RX1_B,\n\tFN_SSI_SCK1_B,\tFN_ATAG0_B,\tFN_CS1_A26,\tFN_SDA2_A,\n\tFN_SCK2_B,\tFN_MMC_D5,\tFN_ATADIR0_B,\tFN_RD_WR,\n\tFN_WE1,\t\tFN_ATAWR0_B,\tFN_SSI_WS1_B,\tFN_EX_CS0,\n\tFN_SCL2_A,\tFN_TX3_C,\tFN_TS_SCK0_A,\tFN_EX_CS1,\n\tFN_MMC_D4,\n\n\t \n\tFN_SD1_CLK_A,\tFN_MMC_CLK,\tFN_ATACS00,\tFN_EX_CS2,\n\tFN_SD1_CMD_A,\tFN_MMC_CMD,\tFN_ATACS10,\tFN_EX_CS3,\n\tFN_SD1_DAT0_A,\tFN_MMC_D0,\tFN_ATARD0,\tFN_EX_CS4,\n\tFN_EX_WAIT1_A,\tFN_SD1_DAT1_A,\tFN_MMC_D1,\tFN_ATAWR0_A,\n\tFN_EX_CS5,\tFN_EX_WAIT2_A,\tFN_DREQ0_A,\tFN_RX3_A,\n\tFN_DACK0,\tFN_TX3_A,\tFN_DRACK0,\tFN_EX_WAIT0,\n\tFN_PWM0_C,\tFN_D0,\t\tFN_D1,\t\tFN_D2,\n\tFN_D3,\t\tFN_D4,\t\tFN_D5,\t\tFN_D6,\n\tFN_D7,\t\tFN_D8,\t\tFN_D9,\t\tFN_D10,\n\tFN_D11,\t\tFN_RD_WR_B,\tFN_IRQ0,\tFN_MLB_CLK,\n\tFN_IRQ1_A,\n\n\t \n\tFN_MLB_SIG,\tFN_RX5_B,\tFN_SDA3_A,\tFN_IRQ2_A,\n\tFN_MLB_DAT,\tFN_TX5_B,\tFN_SCL3_A,\tFN_IRQ3_A,\n\tFN_SDSELF_B,\tFN_SD1_CMD_B,\tFN_SCIF_CLK,\tFN_AUDIO_CLKOUT_B,\n\tFN_CAN_CLK_B,\tFN_SDA3_B,\tFN_SD1_CLK_B,\tFN_HTX0_A,\n\tFN_TX0_A,\tFN_SD1_DAT0_B,\tFN_HRX0_A,\tFN_RX0_A,\n\tFN_SD1_DAT1_B,\tFN_HSCK0,\tFN_SCK0,\tFN_SCL3_B,\n\tFN_SD1_DAT2_B,\tFN_HCTS0_A,\tFN_CTS0,\tFN_SD1_DAT3_B,\n\tFN_HRTS0_A,\tFN_RTS0,\tFN_SSI_SCK4,\tFN_DU0_DR0,\n\tFN_LCDOUT0,\tFN_AUDATA2,\tFN_ARM_TRACEDATA_2,\n\tFN_SDA3_C,\tFN_ADICHS1,\tFN_TS_SDEN0_B,\tFN_SSI_WS4,\n\tFN_DU0_DR1,\tFN_LCDOUT1,\tFN_AUDATA3,\tFN_ARM_TRACEDATA_3,\n\tFN_SCL3_C,\tFN_ADICHS2,\tFN_TS_SPSYNC0_B,\n\tFN_DU0_DR2,\tFN_LCDOUT2,\tFN_DU0_DR3,\tFN_LCDOUT3,\n\tFN_DU0_DR4,\tFN_LCDOUT4,\tFN_DU0_DR5,\tFN_LCDOUT5,\n\tFN_DU0_DR6,\tFN_LCDOUT6,\n\n\t \n\tFN_DU0_DR7,\tFN_LCDOUT7,\tFN_DU0_DG0,\tFN_LCDOUT8,\n\tFN_AUDATA4,\tFN_ARM_TRACEDATA_4,\t\tFN_TX1_D,\n\tFN_CAN0_TX_A,\tFN_ADICHS0,\tFN_DU0_DG1,\tFN_LCDOUT9,\n\tFN_AUDATA5,\tFN_ARM_TRACEDATA_5,\t\tFN_RX1_D,\n\tFN_CAN0_RX_A,\tFN_ADIDATA,\tFN_DU0_DG2,\tFN_LCDOUT10,\n\tFN_DU0_DG3,\tFN_LCDOUT11,\tFN_DU0_DG4,\tFN_LCDOUT12,\n\tFN_RX0_B,\tFN_DU0_DG5,\tFN_LCDOUT13,\tFN_TX0_B,\n\tFN_DU0_DG6,\tFN_LCDOUT14,\tFN_RX4_A,\tFN_DU0_DG7,\n\tFN_LCDOUT15,\tFN_TX4_A,\tFN_SSI_SCK2_B,\tFN_VI0_R0_B,\n\tFN_DU0_DB0,\tFN_LCDOUT16,\tFN_AUDATA6,\tFN_ARM_TRACEDATA_6,\n\tFN_GPSCLK_A,\tFN_PWM0_A,\tFN_ADICLK,\tFN_TS_SDAT0_B,\n\tFN_AUDIO_CLKC,\tFN_VI0_R1_B,\tFN_DU0_DB1,\tFN_LCDOUT17,\n\tFN_AUDATA7,\tFN_ARM_TRACEDATA_7,\t\tFN_GPSIN_A,\n\tFN_ADICS_SAMP,\tFN_TS_SCK0_B,\tFN_VI0_R2_B,\tFN_DU0_DB2,\n\tFN_LCDOUT18,\tFN_VI0_R3_B,\tFN_DU0_DB3,\tFN_LCDOUT19,\n\tFN_VI0_R4_B,\tFN_DU0_DB4,\tFN_LCDOUT20,\n\n\t \n\tFN_VI0_R5_B,\tFN_DU0_DB5,\tFN_LCDOUT21,\tFN_VI1_DATA10_B,\n\tFN_DU0_DB6,\tFN_LCDOUT22,\tFN_VI1_DATA11_B,\n\tFN_DU0_DB7,\tFN_LCDOUT23,\tFN_DU0_DOTCLKIN,\n\tFN_QSTVA_QVS,\tFN_DU0_DOTCLKO_UT0,\t\tFN_QCLK,\n\tFN_DU0_DOTCLKO_UT1,\t\tFN_QSTVB_QVE,\tFN_AUDIO_CLKOUT_A,\n\tFN_REMOCON_C,\tFN_SSI_WS2_B,\tFN_DU0_EXHSYNC_DU0_HSYNC,\n\tFN_QSTH_QHS,\tFN_DU0_EXVSYNC_DU0_VSYNC,\tFN_QSTB_QHE,\n\tFN_DU0_EXODDF_DU0_ODDF_DISP_CDE,\n\tFN_QCPV_QDE,\tFN_FMCLK_D,\tFN_SSI_SCK1_A,\tFN_DU0_DISP,\n\tFN_QPOLA,\tFN_AUDCK,\tFN_ARM_TRACECLK,\n\tFN_BPFCLK_D,\tFN_SSI_WS1_A,\tFN_DU0_CDE,\tFN_QPOLB,\n\tFN_AUDSYNC,\tFN_ARM_TRACECTL,\t\tFN_FMIN_D,\n\tFN_SD1_CD_B,\tFN_SSI_SCK78,\tFN_HSPI_RX0_B,\tFN_TX1_B,\n\tFN_SD1_WP_B,\tFN_SSI_WS78,\tFN_HSPI_CLK0_B,\tFN_RX1_B,\n\tFN_CAN_CLK_D,\tFN_SSI_SDATA8,\tFN_SSI_SCK2_A,\tFN_HSPI_CS0_B,\n\tFN_TX2_A,\tFN_CAN0_TX_B,\tFN_SSI_SDATA7,\tFN_HSPI_TX0_B,\n\tFN_RX2_A,\tFN_CAN0_RX_B,\n\n\t \n\tFN_SSI_SCK6,\tFN_HSPI_RX2_A,\tFN_FMCLK_B,\tFN_CAN1_TX_B,\n\tFN_SSI_WS6,\tFN_HSPI_CLK2_A,\tFN_BPFCLK_B,\tFN_CAN1_RX_B,\n\tFN_SSI_SDATA6,\tFN_HSPI_TX2_A,\tFN_FMIN_B,\tFN_SSI_SCK5,\n\tFN_RX4_C,\tFN_SSI_WS5,\tFN_TX4_C,\tFN_SSI_SDATA5,\n\tFN_RX0_D,\tFN_SSI_WS34,\tFN_ARM_TRACEDATA_8,\n\tFN_SSI_SDATA4,\tFN_SSI_WS2_A,\tFN_ARM_TRACEDATA_9,\n\tFN_SSI_SDATA3,\tFN_ARM_TRACEDATA_10,\n\tFN_SSI_SCK012,\tFN_ARM_TRACEDATA_11,\n\tFN_TX0_D,\tFN_SSI_WS012,\tFN_ARM_TRACEDATA_12,\n\tFN_SSI_SDATA2,\tFN_HSPI_CS2_A,\tFN_ARM_TRACEDATA_13,\n\tFN_SDA1_A,\tFN_SSI_SDATA1,\tFN_ARM_TRACEDATA_14,\n\tFN_SCL1_A,\tFN_SCK2_A,\tFN_SSI_SDATA0,\n\tFN_ARM_TRACEDATA_15,\n\tFN_SD0_CLK,\tFN_SUB_TDO,\tFN_SD0_CMD,\tFN_SUB_TRST,\n\tFN_SD0_DAT0,\tFN_SUB_TMS,\tFN_SD0_DAT1,\tFN_SUB_TCK,\n\tFN_SD0_DAT2,\tFN_SUB_TDI,\n\n\t \n\tFN_SD0_DAT3,\tFN_IRQ1_B,\tFN_SD0_CD,\tFN_TX5_A,\n\tFN_SD0_WP,\tFN_RX5_A,\tFN_VI1_CLKENB,\tFN_HSPI_CLK0_A,\n\tFN_HTX1_A,\tFN_RTS1_C,\tFN_VI1_FIELD,\tFN_HSPI_CS0_A,\n\tFN_HRX1_A,\tFN_SCK1_C,\tFN_VI1_HSYNC,\tFN_HSPI_RX0_A,\n\tFN_HRTS1_A,\tFN_FMCLK_A,\tFN_RX1_C,\tFN_VI1_VSYNC,\n\tFN_HSPI_TX0,\tFN_HCTS1_A,\tFN_BPFCLK_A,\tFN_TX1_C,\n\tFN_TCLK0,\tFN_HSCK1_A,\tFN_FMIN_A,\tFN_IRQ2_C,\n\tFN_CTS1_C,\tFN_SPEEDIN,\tFN_VI0_CLK,\tFN_CAN_CLK_A,\n\tFN_VI0_CLKENB,\tFN_SD2_DAT2_B,\tFN_VI1_DATA0,\tFN_DU1_DG6,\n\tFN_HSPI_RX1_A,\tFN_RX4_B,\tFN_VI0_FIELD,\tFN_SD2_DAT3_B,\n\tFN_VI0_R3_C,\tFN_VI1_DATA1,\tFN_DU1_DG7,\tFN_HSPI_CLK1_A,\n\tFN_TX4_B,\tFN_VI0_HSYNC,\tFN_SD2_CD_B,\tFN_VI1_DATA2,\n\tFN_DU1_DR2,\tFN_HSPI_CS1_A,\tFN_RX3_B,\n\n\t \n\tFN_VI0_VSYNC,\tFN_SD2_WP_B,\tFN_VI1_DATA3,\tFN_DU1_DR3,\n\tFN_HSPI_TX1_A,\tFN_TX3_B,\tFN_VI0_DATA0_VI0_B0,\n\tFN_DU1_DG2,\tFN_IRQ2_B,\tFN_RX3_D,\tFN_VI0_DATA1_VI0_B1,\n\tFN_DU1_DG3,\tFN_IRQ3_B,\tFN_TX3_D,\tFN_VI0_DATA2_VI0_B2,\n\tFN_DU1_DG4,\tFN_RX0_C,\tFN_VI0_DATA3_VI0_B3,\n\tFN_DU1_DG5,\tFN_TX1_A,\tFN_TX0_C,\tFN_VI0_DATA4_VI0_B4,\n\tFN_DU1_DB2,\tFN_RX1_A,\tFN_VI0_DATA5_VI0_B5,\n\tFN_DU1_DB3,\tFN_SCK1_A,\tFN_PWM4,\tFN_HSCK1_B,\n\tFN_VI0_DATA6_VI0_G0,\t\tFN_DU1_DB4,\tFN_CTS1_A,\n\tFN_PWM5,\tFN_VI0_DATA7_VI0_G1,\t\tFN_DU1_DB5,\n\tFN_RTS1_A,\tFN_VI0_G2,\tFN_SD2_CLK_B,\tFN_VI1_DATA4,\n\tFN_DU1_DR4,\tFN_HTX1_B,\tFN_VI0_G3,\tFN_SD2_CMD_B,\n\tFN_VI1_DATA5,\tFN_DU1_DR5,\tFN_HRX1_B,\n\n\t \n\tFN_VI0_G4,\tFN_SD2_DAT0_B,\tFN_VI1_DATA6,\tFN_DU1_DR6,\n\tFN_HRTS1_B,\tFN_VI0_G5,\tFN_SD2_DAT1_B,\tFN_VI1_DATA7,\n\tFN_DU1_DR7,\tFN_HCTS1_B,\tFN_VI0_R0_A,\tFN_VI1_CLK,\n\tFN_ETH_REF_CLK,\tFN_DU1_DOTCLKIN,\t\tFN_VI0_R1_A,\n\tFN_VI1_DATA8,\tFN_DU1_DB6,\tFN_ETH_TXD0,\tFN_PWM2,\n\tFN_TCLK1,\tFN_VI0_R2_A,\tFN_VI1_DATA9,\tFN_DU1_DB7,\n\tFN_ETH_TXD1,\tFN_PWM3,\tFN_VI0_R3_A,\tFN_ETH_CRS_DV,\n\tFN_IECLK,\tFN_SCK2_C,\tFN_VI0_R4_A,\tFN_ETH_TX_EN,\n\tFN_IETX,\tFN_TX2_C,\tFN_VI0_R5_A,\tFN_ETH_RX_ER,\n\tFN_FMCLK_C,\tFN_IERX,\tFN_RX2_C,\tFN_VI1_DATA10_A,\n\tFN_DU1_DOTCLKOUT,\t\tFN_ETH_RXD0,\tFN_BPFCLK_C,\n\tFN_TX2_D,\tFN_SDA2_C,\tFN_VI1_DATA11_A,\n\tFN_DU1_EXHSYNC_DU1_HSYNC,\tFN_ETH_RXD1,\tFN_FMIN_C,\n\tFN_RX2_D,\tFN_SCL2_C,\n\n\t \n\tFN_SD2_CLK_A,\tFN_DU1_EXVSYNC_DU1_VSYNC,\tFN_ATARD1,\n\tFN_ETH_MDC,\tFN_SDA1_B,\tFN_SD2_CMD_A,\n\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE,\t\tFN_ATAWR1,\n\tFN_ETH_MDIO,\tFN_SCL1_B,\tFN_SD2_DAT0_A,\tFN_DU1_DISP,\n\tFN_ATACS01,\tFN_DREQ1_B,\tFN_ETH_LINK,\tFN_CAN1_RX_A,\n\tFN_SD2_DAT1_A,\tFN_DU1_CDE,\tFN_ATACS11,\tFN_DACK1_B,\n\tFN_ETH_MAGIC,\tFN_CAN1_TX_A,\tFN_PWM6,\tFN_SD2_DAT2_A,\n\tFN_VI1_DATA12,\tFN_DREQ2_B,\tFN_ATADIR1,\tFN_HSPI_CLK2_B,\n\tFN_GPSCLK_B,\tFN_SD2_DAT3_A,\tFN_VI1_DATA13,\tFN_DACK2_B,\n\tFN_ATAG1,\tFN_HSPI_CS2_B,\tFN_GPSIN_B,\tFN_SD2_CD_A,\n\tFN_VI1_DATA14,\tFN_EX_WAIT1_B,\tFN_DREQ0_B,\tFN_HSPI_RX2_B,\n\tFN_REMOCON_A,\tFN_SD2_WP_A,\tFN_VI1_DATA15,\tFN_EX_WAIT2_B,\n\tFN_DACK0_B,\tFN_HSPI_TX2_B,\tFN_CAN_CLK_C,\n\n\t \n\tFN_SEL_SCIF5_A,\tFN_SEL_SCIF5_B,\n\tFN_SEL_SCIF4_A,\tFN_SEL_SCIF4_B,\tFN_SEL_SCIF4_C,\n\tFN_SEL_SCIF3_A,\tFN_SEL_SCIF3_B,\tFN_SEL_SCIF3_C,\tFN_SEL_SCIF3_D,\n\tFN_SEL_SCIF2_A,\tFN_SEL_SCIF2_B,\tFN_SEL_SCIF2_C,\tFN_SEL_SCIF2_D,\tFN_SEL_SCIF2_E,\n\tFN_SEL_SCIF1_A,\tFN_SEL_SCIF1_B,\tFN_SEL_SCIF1_C,\tFN_SEL_SCIF1_D,\n\tFN_SEL_SCIF0_A,\tFN_SEL_SCIF0_B,\tFN_SEL_SCIF0_C,\tFN_SEL_SCIF0_D,\n\tFN_SEL_SSI2_A,\tFN_SEL_SSI2_B,\n\tFN_SEL_SSI1_A,\tFN_SEL_SSI1_B,\n\tFN_SEL_VI1_A,\tFN_SEL_VI1_B,\n\tFN_SEL_VI0_A,\tFN_SEL_VI0_B,\tFN_SEL_VI0_C,\tFN_SEL_VI0_D,\n\tFN_SEL_SD2_A,\tFN_SEL_SD2_B,\n\tFN_SEL_SD1_A,\tFN_SEL_SD1_B,\n\tFN_SEL_IRQ3_A,\tFN_SEL_IRQ3_B,\n\tFN_SEL_IRQ2_A,\tFN_SEL_IRQ2_B,\tFN_SEL_IRQ2_C,\n\tFN_SEL_IRQ1_A,\tFN_SEL_IRQ1_B,\n\tFN_SEL_DREQ2_A,\tFN_SEL_DREQ2_B,\n\tFN_SEL_DREQ1_A,\tFN_SEL_DREQ1_B,\n\tFN_SEL_DREQ0_A,\tFN_SEL_DREQ0_B,\n\tFN_SEL_WAIT2_A,\tFN_SEL_WAIT2_B,\n\tFN_SEL_WAIT1_A,\tFN_SEL_WAIT1_B,\n\tFN_SEL_CAN1_A,\tFN_SEL_CAN1_B,\n\tFN_SEL_CAN0_A,\tFN_SEL_CAN0_B,\n\tFN_SEL_CANCLK_A,\tFN_SEL_CANCLK_B,\n\tFN_SEL_CANCLK_C,\tFN_SEL_CANCLK_D,\n\tFN_SEL_HSCIF1_A,\tFN_SEL_HSCIF1_B,\n\tFN_SEL_HSCIF0_A,\tFN_SEL_HSCIF0_B,\n\tFN_SEL_REMOCON_A,\tFN_SEL_REMOCON_B,\tFN_SEL_REMOCON_C,\n\tFN_SEL_FM_A,\tFN_SEL_FM_B,\tFN_SEL_FM_C,\tFN_SEL_FM_D,\n\tFN_SEL_GPS_A,\tFN_SEL_GPS_B,\tFN_SEL_GPS_C,\n\tFN_SEL_TSIF0_A,\tFN_SEL_TSIF0_B,\n\tFN_SEL_HSPI2_A,\tFN_SEL_HSPI2_B,\n\tFN_SEL_HSPI1_A,\tFN_SEL_HSPI1_B,\n\tFN_SEL_HSPI0_A,\tFN_SEL_HSPI0_B,\n\tFN_SEL_I2C3_A,\tFN_SEL_I2C3_B,\tFN_SEL_I2C3_C,\n\tFN_SEL_I2C2_A,\tFN_SEL_I2C2_B,\tFN_SEL_I2C2_C,\n\tFN_SEL_I2C1_A,\tFN_SEL_I2C1_B,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\t \n\tPENC0_MARK,\tPENC1_MARK,\tA1_MARK,\tA2_MARK,\tA3_MARK,\n\n\t \n\tWE0_MARK,\n\n\t \n\tAUDIO_CLKA_MARK,\n\tAUDIO_CLKB_MARK,\n\n\t \n\tSSI_SCK34_MARK,\n\n\t \n\tAVS1_MARK,\n\tAVS2_MARK,\n\n\tVI0_R0_C_MARK,\t\t \n\tVI0_R1_C_MARK,\t\t \n\tVI0_R2_C_MARK,\t\t \n\t \n\tVI0_R4_C_MARK,\t\t \n\tVI0_R5_C_MARK,\t\t \n\n\tVI0_R0_D_MARK,\t\t \n\tVI0_R1_D_MARK,\t\t \n\tVI0_R2_D_MARK,\t\t \n\tVI0_R3_D_MARK,\t\t \n\tVI0_R4_D_MARK,\t\t \n\tVI0_R5_D_MARK,\t\t \n\n\t \n\tPRESETOUT_MARK,\tPWM1_MARK,\tAUDATA0_MARK,\n\tARM_TRACEDATA_0_MARK,\t\tGPSCLK_C_MARK,\tUSB_OVC0_MARK,\n\tTX2_E_MARK,\tSDA2_B_MARK,\tAUDATA1_MARK,\tARM_TRACEDATA_1_MARK,\n\tGPSIN_C_MARK,\tUSB_OVC1_MARK,\tRX2_E_MARK,\tSCL2_B_MARK,\n\tSD1_DAT2_A_MARK,\t\tMMC_D2_MARK,\tBS_MARK,\n\tATADIR0_A_MARK,\tSDSELF_A_MARK,\tPWM4_B_MARK,\tSD1_DAT3_A_MARK,\n\tMMC_D3_MARK,\tA0_MARK,\tATAG0_A_MARK,\tREMOCON_B_MARK,\n\tA4_MARK,\tA5_MARK,\tA6_MARK,\tA7_MARK,\n\tA8_MARK,\tA9_MARK,\tA10_MARK,\tA11_MARK,\n\tA12_MARK,\tA13_MARK,\tA14_MARK,\tA15_MARK,\n\tA16_MARK,\tA17_MARK,\tA18_MARK,\tA19_MARK,\n\n\t \n\tA20_MARK,\tHSPI_CS1_B_MARK,\t\tA21_MARK,\n\tHSPI_CLK1_B_MARK,\t\tA22_MARK,\tHRTS0_B_MARK,\n\tRX2_B_MARK,\tDREQ2_A_MARK,\tA23_MARK,\tHTX0_B_MARK,\n\tTX2_B_MARK,\tDACK2_A_MARK,\tTS_SDEN0_A_MARK,\n\tSD1_CD_A_MARK,\tMMC_D6_MARK,\tA24_MARK,\tDREQ1_A_MARK,\n\tHRX0_B_MARK,\tTS_SPSYNC0_A_MARK,\t\tSD1_WP_A_MARK,\n\tMMC_D7_MARK,\tA25_MARK,\tDACK1_A_MARK,\tHCTS0_B_MARK,\n\tRX3_C_MARK,\tTS_SDAT0_A_MARK,\t\tCLKOUT_MARK,\n\tHSPI_TX1_B_MARK,\t\tPWM0_B_MARK,\tCS0_MARK,\n\tHSPI_RX1_B_MARK,\t\tSSI_SCK1_B_MARK,\n\tATAG0_B_MARK,\tCS1_A26_MARK,\tSDA2_A_MARK,\tSCK2_B_MARK,\n\tMMC_D5_MARK,\tATADIR0_B_MARK,\tRD_WR_MARK,\tWE1_MARK,\n\tATAWR0_B_MARK,\tSSI_WS1_B_MARK,\tEX_CS0_MARK,\tSCL2_A_MARK,\n\tTX3_C_MARK,\tTS_SCK0_A_MARK,\tEX_CS1_MARK,\tMMC_D4_MARK,\n\n\t \n\tSD1_CLK_A_MARK,\tMMC_CLK_MARK,\tATACS00_MARK,\tEX_CS2_MARK,\n\tSD1_CMD_A_MARK,\tMMC_CMD_MARK,\tATACS10_MARK,\tEX_CS3_MARK,\n\tSD1_DAT0_A_MARK,\t\tMMC_D0_MARK,\tATARD0_MARK,\n\tEX_CS4_MARK,\tEX_WAIT1_A_MARK,\t\tSD1_DAT1_A_MARK,\n\tMMC_D1_MARK,\tATAWR0_A_MARK,\tEX_CS5_MARK,\tEX_WAIT2_A_MARK,\n\tDREQ0_A_MARK,\tRX3_A_MARK,\tDACK0_MARK,\tTX3_A_MARK,\n\tDRACK0_MARK,\tEX_WAIT0_MARK,\tPWM0_C_MARK,\tD0_MARK,\n\tD1_MARK,\tD2_MARK,\tD3_MARK,\tD4_MARK,\n\tD5_MARK,\tD6_MARK,\tD7_MARK,\tD8_MARK,\n\tD9_MARK,\tD10_MARK,\tD11_MARK,\tRD_WR_B_MARK,\n\tIRQ0_MARK,\tMLB_CLK_MARK,\tIRQ1_A_MARK,\n\n\t \n\tMLB_SIG_MARK,\tRX5_B_MARK,\tSDA3_A_MARK,\tIRQ2_A_MARK,\n\tMLB_DAT_MARK,\tTX5_B_MARK,\tSCL3_A_MARK,\tIRQ3_A_MARK,\n\tSDSELF_B_MARK,\tSD1_CMD_B_MARK,\tSCIF_CLK_MARK,\tAUDIO_CLKOUT_B_MARK,\n\tCAN_CLK_B_MARK,\tSDA3_B_MARK,\tSD1_CLK_B_MARK,\tHTX0_A_MARK,\n\tTX0_A_MARK,\tSD1_DAT0_B_MARK,\t\tHRX0_A_MARK,\n\tRX0_A_MARK,\tSD1_DAT1_B_MARK,\t\tHSCK0_MARK,\n\tSCK0_MARK,\tSCL3_B_MARK,\tSD1_DAT2_B_MARK,\n\tHCTS0_A_MARK,\tCTS0_MARK,\tSD1_DAT3_B_MARK,\n\tHRTS0_A_MARK,\tRTS0_MARK,\tSSI_SCK4_MARK,\n\tDU0_DR0_MARK,\tLCDOUT0_MARK,\tAUDATA2_MARK,\tARM_TRACEDATA_2_MARK,\n\tSDA3_C_MARK,\tADICHS1_MARK,\tTS_SDEN0_B_MARK,\n\tSSI_WS4_MARK,\tDU0_DR1_MARK,\tLCDOUT1_MARK,\tAUDATA3_MARK,\n\tARM_TRACEDATA_3_MARK,\t\tSCL3_C_MARK,\tADICHS2_MARK,\n\tTS_SPSYNC0_B_MARK,\t\tDU0_DR2_MARK,\tLCDOUT2_MARK,\n\tDU0_DR3_MARK,\tLCDOUT3_MARK,\tDU0_DR4_MARK,\tLCDOUT4_MARK,\n\tDU0_DR5_MARK,\tLCDOUT5_MARK,\tDU0_DR6_MARK,\tLCDOUT6_MARK,\n\n\t \n\tDU0_DR7_MARK,\tLCDOUT7_MARK,\tDU0_DG0_MARK,\tLCDOUT8_MARK,\n\tAUDATA4_MARK,\tARM_TRACEDATA_4_MARK,\n\tTX1_D_MARK,\tCAN0_TX_A_MARK,\tADICHS0_MARK,\tDU0_DG1_MARK,\n\tLCDOUT9_MARK,\tAUDATA5_MARK,\tARM_TRACEDATA_5_MARK,\n\tRX1_D_MARK,\tCAN0_RX_A_MARK,\tADIDATA_MARK,\tDU0_DG2_MARK,\n\tLCDOUT10_MARK,\tDU0_DG3_MARK,\tLCDOUT11_MARK,\tDU0_DG4_MARK,\n\tLCDOUT12_MARK,\tRX0_B_MARK,\tDU0_DG5_MARK,\tLCDOUT13_MARK,\n\tTX0_B_MARK,\tDU0_DG6_MARK,\tLCDOUT14_MARK,\tRX4_A_MARK,\n\tDU0_DG7_MARK,\tLCDOUT15_MARK,\tTX4_A_MARK,\tSSI_SCK2_B_MARK,\n\tVI0_R0_B_MARK,\tDU0_DB0_MARK,\tLCDOUT16_MARK,\tAUDATA6_MARK,\n\tARM_TRACEDATA_6_MARK,\t\tGPSCLK_A_MARK,\tPWM0_A_MARK,\n\tADICLK_MARK,\tTS_SDAT0_B_MARK,\t\tAUDIO_CLKC_MARK,\n\tVI0_R1_B_MARK,\tDU0_DB1_MARK,\tLCDOUT17_MARK,\tAUDATA7_MARK,\n\tARM_TRACEDATA_7_MARK,\t\tGPSIN_A_MARK,\tADICS_SAMP_MARK,\n\tTS_SCK0_B_MARK,\tVI0_R2_B_MARK,\tDU0_DB2_MARK,\tLCDOUT18_MARK,\n\tVI0_R3_B_MARK,\tDU0_DB3_MARK,\tLCDOUT19_MARK,\tVI0_R4_B_MARK,\n\tDU0_DB4_MARK,\tLCDOUT20_MARK,\n\n\t \n\tVI0_R5_B_MARK,\tDU0_DB5_MARK,\tLCDOUT21_MARK,\tVI1_DATA10_B_MARK,\n\tDU0_DB6_MARK,\tLCDOUT22_MARK,\tVI1_DATA11_B_MARK,\n\tDU0_DB7_MARK,\tLCDOUT23_MARK,\tDU0_DOTCLKIN_MARK,\n\tQSTVA_QVS_MARK,\tDU0_DOTCLKO_UT0_MARK,\n\tQCLK_MARK,\tDU0_DOTCLKO_UT1_MARK,\t\tQSTVB_QVE_MARK,\n\tAUDIO_CLKOUT_A_MARK,\t\tREMOCON_C_MARK,\tSSI_WS2_B_MARK,\n\tDU0_EXHSYNC_DU0_HSYNC_MARK,\tQSTH_QHS_MARK,\n\tDU0_EXVSYNC_DU0_VSYNC_MARK,\tQSTB_QHE_MARK,\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK,\n\tQCPV_QDE_MARK,\tFMCLK_D_MARK,\tSSI_SCK1_A_MARK,\n\tDU0_DISP_MARK,\tQPOLA_MARK,\tAUDCK_MARK,\tARM_TRACECLK_MARK,\n\tBPFCLK_D_MARK,\tSSI_WS1_A_MARK,\tDU0_CDE_MARK,\tQPOLB_MARK,\n\tAUDSYNC_MARK,\tARM_TRACECTL_MARK,\t\tFMIN_D_MARK,\n\tSD1_CD_B_MARK,\tSSI_SCK78_MARK,\tHSPI_RX0_B_MARK,\n\tTX1_B_MARK,\tSD1_WP_B_MARK,\tSSI_WS78_MARK,\tHSPI_CLK0_B_MARK,\n\tRX1_B_MARK,\tCAN_CLK_D_MARK,\tSSI_SDATA8_MARK,\n\tSSI_SCK2_A_MARK,\t\tHSPI_CS0_B_MARK,\n\tTX2_A_MARK,\tCAN0_TX_B_MARK,\tSSI_SDATA7_MARK,\n\tHSPI_TX0_B_MARK,\t\tRX2_A_MARK,\tCAN0_RX_B_MARK,\n\n\t \n\tSSI_SCK6_MARK,\tHSPI_RX2_A_MARK,\t\tFMCLK_B_MARK,\n\tCAN1_TX_B_MARK,\tSSI_WS6_MARK,\tHSPI_CLK2_A_MARK,\n\tBPFCLK_B_MARK,\tCAN1_RX_B_MARK,\tSSI_SDATA6_MARK,\n\tHSPI_TX2_A_MARK,\t\tFMIN_B_MARK,\tSSI_SCK5_MARK,\n\tRX4_C_MARK,\tSSI_WS5_MARK,\tTX4_C_MARK,\tSSI_SDATA5_MARK,\n\tRX0_D_MARK,\tSSI_WS34_MARK,\tARM_TRACEDATA_8_MARK,\n\tSSI_SDATA4_MARK,\t\tSSI_WS2_A_MARK,\tARM_TRACEDATA_9_MARK,\n\tSSI_SDATA3_MARK,\t\tARM_TRACEDATA_10_MARK,\n\tSSI_SCK012_MARK,\t\tARM_TRACEDATA_11_MARK,\n\tTX0_D_MARK,\tSSI_WS012_MARK,\tARM_TRACEDATA_12_MARK,\n\tSSI_SDATA2_MARK,\t\tHSPI_CS2_A_MARK,\n\tARM_TRACEDATA_13_MARK,\t\tSDA1_A_MARK,\tSSI_SDATA1_MARK,\n\tARM_TRACEDATA_14_MARK,\t\tSCL1_A_MARK,\tSCK2_A_MARK,\n\tSSI_SDATA0_MARK,\t\tARM_TRACEDATA_15_MARK,\n\tSD0_CLK_MARK,\tSUB_TDO_MARK,\tSD0_CMD_MARK,\tSUB_TRST_MARK,\n\tSD0_DAT0_MARK,\tSUB_TMS_MARK,\tSD0_DAT1_MARK,\tSUB_TCK_MARK,\n\tSD0_DAT2_MARK,\tSUB_TDI_MARK,\n\n\t \n\tSD0_DAT3_MARK,\tIRQ1_B_MARK,\tSD0_CD_MARK,\tTX5_A_MARK,\n\tSD0_WP_MARK,\tRX5_A_MARK,\tVI1_CLKENB_MARK,\n\tHSPI_CLK0_A_MARK,\tHTX1_A_MARK,\tRTS1_C_MARK,\tVI1_FIELD_MARK,\n\tHSPI_CS0_A_MARK,\tHRX1_A_MARK,\tSCK1_C_MARK,\tVI1_HSYNC_MARK,\n\tHSPI_RX0_A_MARK,\tHRTS1_A_MARK,\tFMCLK_A_MARK,\tRX1_C_MARK,\n\tVI1_VSYNC_MARK,\tHSPI_TX0_MARK,\tHCTS1_A_MARK,\tBPFCLK_A_MARK,\n\tTX1_C_MARK,\tTCLK0_MARK,\tHSCK1_A_MARK,\tFMIN_A_MARK,\n\tIRQ2_C_MARK,\tCTS1_C_MARK,\tSPEEDIN_MARK,\tVI0_CLK_MARK,\n\tCAN_CLK_A_MARK,\tVI0_CLKENB_MARK,\t\tSD2_DAT2_B_MARK,\n\tVI1_DATA0_MARK,\tDU1_DG6_MARK,\tHSPI_RX1_A_MARK,\n\tRX4_B_MARK,\tVI0_FIELD_MARK,\tSD2_DAT3_B_MARK,\n\tVI0_R3_C_MARK,\tVI1_DATA1_MARK,\tDU1_DG7_MARK,\tHSPI_CLK1_A_MARK,\n\tTX4_B_MARK,\tVI0_HSYNC_MARK,\tSD2_CD_B_MARK,\tVI1_DATA2_MARK,\n\tDU1_DR2_MARK,\tHSPI_CS1_A_MARK,\t\tRX3_B_MARK,\n\n\t \n\tVI0_VSYNC_MARK,\tSD2_WP_B_MARK,\tVI1_DATA3_MARK,\tDU1_DR3_MARK,\n\tHSPI_TX1_A_MARK,\t\tTX3_B_MARK,\tVI0_DATA0_VI0_B0_MARK,\n\tDU1_DG2_MARK,\tIRQ2_B_MARK,\tRX3_D_MARK,\tVI0_DATA1_VI0_B1_MARK,\n\tDU1_DG3_MARK,\tIRQ3_B_MARK,\tTX3_D_MARK,\tVI0_DATA2_VI0_B2_MARK,\n\tDU1_DG4_MARK,\tRX0_C_MARK,\tVI0_DATA3_VI0_B3_MARK,\n\tDU1_DG5_MARK,\tTX1_A_MARK,\tTX0_C_MARK,\tVI0_DATA4_VI0_B4_MARK,\n\tDU1_DB2_MARK,\tRX1_A_MARK,\tVI0_DATA5_VI0_B5_MARK,\n\tDU1_DB3_MARK,\tSCK1_A_MARK,\tPWM4_MARK,\tHSCK1_B_MARK,\n\tVI0_DATA6_VI0_G0_MARK,\t\tDU1_DB4_MARK,\tCTS1_A_MARK,\n\tPWM5_MARK,\tVI0_DATA7_VI0_G1_MARK,\t\tDU1_DB5_MARK,\n\tRTS1_A_MARK,\tVI0_G2_MARK,\tSD2_CLK_B_MARK,\tVI1_DATA4_MARK,\n\tDU1_DR4_MARK,\tHTX1_B_MARK,\tVI0_G3_MARK,\tSD2_CMD_B_MARK,\n\tVI1_DATA5_MARK,\tDU1_DR5_MARK,\tHRX1_B_MARK,\n\n\t \n\tVI0_G4_MARK,\tSD2_DAT0_B_MARK,\t\tVI1_DATA6_MARK,\n\tDU1_DR6_MARK,\tHRTS1_B_MARK,\tVI0_G5_MARK,\tSD2_DAT1_B_MARK,\n\tVI1_DATA7_MARK,\tDU1_DR7_MARK,\tHCTS1_B_MARK,\tVI0_R0_A_MARK,\n\tVI1_CLK_MARK,\tETH_REF_CLK_MARK,\t\tDU1_DOTCLKIN_MARK,\n\tVI0_R1_A_MARK,\tVI1_DATA8_MARK,\tDU1_DB6_MARK,\tETH_TXD0_MARK,\n\tPWM2_MARK,\tTCLK1_MARK,\tVI0_R2_A_MARK,\tVI1_DATA9_MARK,\n\tDU1_DB7_MARK,\tETH_TXD1_MARK,\tPWM3_MARK,\tVI0_R3_A_MARK,\n\tETH_CRS_DV_MARK,\t\tIECLK_MARK,\tSCK2_C_MARK,\n\tVI0_R4_A_MARK,\t\t\tETH_TX_EN_MARK,\tIETX_MARK,\n\tTX2_C_MARK,\tVI0_R5_A_MARK,\tETH_RX_ER_MARK,\tFMCLK_C_MARK,\n\tIERX_MARK,\tRX2_C_MARK,\tVI1_DATA10_A_MARK,\n\tDU1_DOTCLKOUT_MARK,\t\tETH_RXD0_MARK,\n\tBPFCLK_C_MARK,\tTX2_D_MARK,\tSDA2_C_MARK,\tVI1_DATA11_A_MARK,\n\tDU1_EXHSYNC_DU1_HSYNC_MARK,\tETH_RXD1_MARK,\tFMIN_C_MARK,\n\tRX2_D_MARK,\tSCL2_C_MARK,\n\n\t \n\tSD2_CLK_A_MARK,\tDU1_EXVSYNC_DU1_VSYNC_MARK,\tATARD1_MARK,\n\tETH_MDC_MARK,\tSDA1_B_MARK,\tSD2_CMD_A_MARK,\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK,\t\tATAWR1_MARK,\n\tETH_MDIO_MARK,\tSCL1_B_MARK,\tSD2_DAT0_A_MARK,\n\tDU1_DISP_MARK,\tATACS01_MARK,\tDREQ1_B_MARK,\tETH_LINK_MARK,\n\tCAN1_RX_A_MARK,\tSD2_DAT1_A_MARK,\t\tDU1_CDE_MARK,\n\tATACS11_MARK,\tDACK1_B_MARK,\tETH_MAGIC_MARK,\tCAN1_TX_A_MARK,\n\tPWM6_MARK,\tSD2_DAT2_A_MARK,\t\tVI1_DATA12_MARK,\n\tDREQ2_B_MARK,\tATADIR1_MARK,\tHSPI_CLK2_B_MARK,\n\tGPSCLK_B_MARK,\tSD2_DAT3_A_MARK,\t\tVI1_DATA13_MARK,\n\tDACK2_B_MARK,\tATAG1_MARK,\tHSPI_CS2_B_MARK,\n\tGPSIN_B_MARK,\tSD2_CD_A_MARK,\tVI1_DATA14_MARK,\n\tEX_WAIT1_B_MARK,\t\tDREQ0_B_MARK,\tHSPI_RX2_B_MARK,\n\tREMOCON_A_MARK,\tSD2_WP_A_MARK,\tVI1_DATA15_MARK,\n\tEX_WAIT2_B_MARK,\t\tDACK0_B_MARK,\n\tHSPI_TX2_B_MARK,\t\tCAN_CLK_C_MARK,\n\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),  \n\n\tPINMUX_SINGLE(PENC0),\n\tPINMUX_SINGLE(PENC1),\n\tPINMUX_SINGLE(A1),\n\tPINMUX_SINGLE(A2),\n\tPINMUX_SINGLE(A3),\n\tPINMUX_SINGLE(WE0),\n\tPINMUX_SINGLE(AUDIO_CLKA),\n\tPINMUX_SINGLE(AUDIO_CLKB),\n\tPINMUX_SINGLE(SSI_SCK34),\n\tPINMUX_SINGLE(AVS1),\n\tPINMUX_SINGLE(AVS2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_1_0,\tPRESETOUT),\n\tPINMUX_IPSR_GPSR(IP0_1_0,\tPWM1),\n\n\tPINMUX_IPSR_GPSR(IP0_4_2,\tAUDATA0),\n\tPINMUX_IPSR_GPSR(IP0_4_2,\tARM_TRACEDATA_0),\n\tPINMUX_IPSR_MSEL(IP0_4_2,\tGPSCLK_C,\tSEL_GPS_C),\n\tPINMUX_IPSR_GPSR(IP0_4_2,\tUSB_OVC0),\n\tPINMUX_IPSR_GPSR(IP0_4_2,\tTX2_E),\n\tPINMUX_IPSR_MSEL(IP0_4_2,\tSDA2_B,\t\tSEL_I2C2_B),\n\n\tPINMUX_IPSR_GPSR(IP0_7_5,\tAUDATA1),\n\tPINMUX_IPSR_GPSR(IP0_7_5,\tARM_TRACEDATA_1),\n\tPINMUX_IPSR_MSEL(IP0_7_5,\tGPSIN_C,\tSEL_GPS_C),\n\tPINMUX_IPSR_GPSR(IP0_7_5,\tUSB_OVC1),\n\tPINMUX_IPSR_MSEL(IP0_7_5,\tRX2_E,\t\tSEL_SCIF2_E),\n\tPINMUX_IPSR_MSEL(IP0_7_5,\tSCL2_B,\t\tSEL_I2C2_B),\n\n\tPINMUX_IPSR_MSEL(IP0_11_8,\tSD1_DAT2_A,\tSEL_SD1_A),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tMMC_D2),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tBS),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tATADIR0_A),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tSDSELF_A),\n\tPINMUX_IPSR_GPSR(IP0_11_8,\tPWM4_B),\n\n\tPINMUX_IPSR_MSEL(IP0_14_12,\tSD1_DAT3_A,\tSEL_SD1_A),\n\tPINMUX_IPSR_GPSR(IP0_14_12,\tMMC_D3),\n\tPINMUX_IPSR_GPSR(IP0_14_12,\tA0),\n\tPINMUX_IPSR_GPSR(IP0_14_12,\tATAG0_A),\n\tPINMUX_IPSR_MSEL(IP0_14_12,\tREMOCON_B,\tSEL_REMOCON_B),\n\n\tPINMUX_IPSR_GPSR(IP0_15,\tA4),\n\tPINMUX_IPSR_GPSR(IP0_16,\tA5),\n\tPINMUX_IPSR_GPSR(IP0_17,\tA6),\n\tPINMUX_IPSR_GPSR(IP0_18,\tA7),\n\tPINMUX_IPSR_GPSR(IP0_19,\tA8),\n\tPINMUX_IPSR_GPSR(IP0_20,\tA9),\n\tPINMUX_IPSR_GPSR(IP0_21,\tA10),\n\tPINMUX_IPSR_GPSR(IP0_22,\tA11),\n\tPINMUX_IPSR_GPSR(IP0_23,\tA12),\n\tPINMUX_IPSR_GPSR(IP0_24,\tA13),\n\tPINMUX_IPSR_GPSR(IP0_25,\tA14),\n\tPINMUX_IPSR_GPSR(IP0_26,\tA15),\n\tPINMUX_IPSR_GPSR(IP0_27,\tA16),\n\tPINMUX_IPSR_GPSR(IP0_28,\tA17),\n\tPINMUX_IPSR_GPSR(IP0_29,\tA18),\n\tPINMUX_IPSR_GPSR(IP0_30,\tA19),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_0,\t\tA20),\n\tPINMUX_IPSR_MSEL(IP1_0,\t\tHSPI_CS1_B,\tSEL_HSPI1_B),\n\n\tPINMUX_IPSR_GPSR(IP1_1,\t\tA21),\n\tPINMUX_IPSR_MSEL(IP1_1,\t\tHSPI_CLK1_B,\tSEL_HSPI1_B),\n\n\tPINMUX_IPSR_GPSR(IP1_4_2,\tA22),\n\tPINMUX_IPSR_MSEL(IP1_4_2,\tHRTS0_B,\tSEL_HSCIF0_B),\n\tPINMUX_IPSR_MSEL(IP1_4_2,\tRX2_B,\t\tSEL_SCIF2_B),\n\tPINMUX_IPSR_MSEL(IP1_4_2,\tDREQ2_A,\tSEL_DREQ2_A),\n\n\tPINMUX_IPSR_GPSR(IP1_7_5,\tA23),\n\tPINMUX_IPSR_GPSR(IP1_7_5,\tHTX0_B),\n\tPINMUX_IPSR_GPSR(IP1_7_5,\tTX2_B),\n\tPINMUX_IPSR_GPSR(IP1_7_5,\tDACK2_A),\n\tPINMUX_IPSR_MSEL(IP1_7_5,\tTS_SDEN0_A,\tSEL_TSIF0_A),\n\n\tPINMUX_IPSR_MSEL(IP1_10_8,\tSD1_CD_A,\tSEL_SD1_A),\n\tPINMUX_IPSR_GPSR(IP1_10_8,\tMMC_D6),\n\tPINMUX_IPSR_GPSR(IP1_10_8,\tA24),\n\tPINMUX_IPSR_MSEL(IP1_10_8,\tDREQ1_A,\tSEL_DREQ1_A),\n\tPINMUX_IPSR_MSEL(IP1_10_8,\tHRX0_B,\t\tSEL_HSCIF0_B),\n\tPINMUX_IPSR_MSEL(IP1_10_8,\tTS_SPSYNC0_A,\tSEL_TSIF0_A),\n\n\tPINMUX_IPSR_MSEL(IP1_14_11,\tSD1_WP_A,\tSEL_SD1_A),\n\tPINMUX_IPSR_GPSR(IP1_14_11,\tMMC_D7),\n\tPINMUX_IPSR_GPSR(IP1_14_11,\tA25),\n\tPINMUX_IPSR_GPSR(IP1_14_11,\tDACK1_A),\n\tPINMUX_IPSR_MSEL(IP1_14_11,\tHCTS0_B,\tSEL_HSCIF0_B),\n\tPINMUX_IPSR_MSEL(IP1_14_11,\tRX3_C,\t\tSEL_SCIF3_C),\n\tPINMUX_IPSR_MSEL(IP1_14_11,\tTS_SDAT0_A,\tSEL_TSIF0_A),\n\n\tPINMUX_IPSR_NOGP(IP1_16_15,\tCLKOUT),\n\tPINMUX_IPSR_NOGP(IP1_16_15,\tHSPI_TX1_B),\n\tPINMUX_IPSR_NOGP(IP1_16_15,\tPWM0_B),\n\n\tPINMUX_IPSR_NOGP(IP1_17,\tCS0),\n\tPINMUX_IPSR_NOGM(IP1_17,\tHSPI_RX1_B,\tSEL_HSPI1_B),\n\n\tPINMUX_IPSR_NOGM(IP1_20_18,\tSSI_SCK1_B,\tSEL_SSI1_B),\n\tPINMUX_IPSR_NOGP(IP1_20_18,\tATAG0_B),\n\tPINMUX_IPSR_NOGP(IP1_20_18,\tCS1_A26),\n\tPINMUX_IPSR_NOGM(IP1_20_18,\tSDA2_A,\t\tSEL_I2C2_A),\n\tPINMUX_IPSR_NOGM(IP1_20_18,\tSCK2_B,\t\tSEL_SCIF2_B),\n\n\tPINMUX_IPSR_GPSR(IP1_23_21,\tMMC_D5),\n\tPINMUX_IPSR_GPSR(IP1_23_21,\tATADIR0_B),\n\tPINMUX_IPSR_GPSR(IP1_23_21,\tRD_WR),\n\n\tPINMUX_IPSR_GPSR(IP1_24,\tWE1),\n\tPINMUX_IPSR_GPSR(IP1_24,\tATAWR0_B),\n\n\tPINMUX_IPSR_MSEL(IP1_27_25,\tSSI_WS1_B,\tSEL_SSI1_B),\n\tPINMUX_IPSR_GPSR(IP1_27_25,\tEX_CS0),\n\tPINMUX_IPSR_MSEL(IP1_27_25,\tSCL2_A,\t\tSEL_I2C2_A),\n\tPINMUX_IPSR_GPSR(IP1_27_25,\tTX3_C),\n\tPINMUX_IPSR_MSEL(IP1_27_25,\tTS_SCK0_A,\tSEL_TSIF0_A),\n\n\tPINMUX_IPSR_GPSR(IP1_29_28,\tEX_CS1),\n\tPINMUX_IPSR_GPSR(IP1_29_28,\tMMC_D4),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_2_0,\tSD1_CLK_A),\n\tPINMUX_IPSR_GPSR(IP2_2_0,\tMMC_CLK),\n\tPINMUX_IPSR_GPSR(IP2_2_0,\tATACS00),\n\tPINMUX_IPSR_GPSR(IP2_2_0,\tEX_CS2),\n\n\tPINMUX_IPSR_MSEL(IP2_5_3,\tSD1_CMD_A,\tSEL_SD1_A),\n\tPINMUX_IPSR_GPSR(IP2_5_3,\tMMC_CMD),\n\tPINMUX_IPSR_GPSR(IP2_5_3,\tATACS10),\n\tPINMUX_IPSR_GPSR(IP2_5_3,\tEX_CS3),\n\n\tPINMUX_IPSR_MSEL(IP2_8_6,\tSD1_DAT0_A,\tSEL_SD1_A),\n\tPINMUX_IPSR_GPSR(IP2_8_6,\tMMC_D0),\n\tPINMUX_IPSR_GPSR(IP2_8_6,\tATARD0),\n\tPINMUX_IPSR_GPSR(IP2_8_6,\tEX_CS4),\n\tPINMUX_IPSR_MSEL(IP2_8_6,\tEX_WAIT1_A,\tSEL_WAIT1_A),\n\n\tPINMUX_IPSR_MSEL(IP2_11_9,\tSD1_DAT1_A,\tSEL_SD1_A),\n\tPINMUX_IPSR_GPSR(IP2_11_9,\tMMC_D1),\n\tPINMUX_IPSR_GPSR(IP2_11_9,\tATAWR0_A),\n\tPINMUX_IPSR_GPSR(IP2_11_9,\tEX_CS5),\n\tPINMUX_IPSR_MSEL(IP2_11_9,\tEX_WAIT2_A,\tSEL_WAIT2_A),\n\n\tPINMUX_IPSR_MSEL(IP2_13_12,\tDREQ0_A,\tSEL_DREQ0_A),\n\tPINMUX_IPSR_MSEL(IP2_13_12,\tRX3_A,\t\tSEL_SCIF3_A),\n\n\tPINMUX_IPSR_GPSR(IP2_16_14,\tDACK0),\n\tPINMUX_IPSR_GPSR(IP2_16_14,\tTX3_A),\n\tPINMUX_IPSR_GPSR(IP2_16_14,\tDRACK0),\n\n\tPINMUX_IPSR_GPSR(IP2_17,\tEX_WAIT0),\n\tPINMUX_IPSR_GPSR(IP2_17,\tPWM0_C),\n\n\tPINMUX_IPSR_NOGP(IP2_18,\tD0),\n\tPINMUX_IPSR_NOGP(IP2_19,\tD1),\n\tPINMUX_IPSR_NOGP(IP2_20,\tD2),\n\tPINMUX_IPSR_NOGP(IP2_21,\tD3),\n\tPINMUX_IPSR_NOGP(IP2_22,\tD4),\n\tPINMUX_IPSR_NOGP(IP2_23,\tD5),\n\tPINMUX_IPSR_NOGP(IP2_24,\tD6),\n\tPINMUX_IPSR_NOGP(IP2_25,\tD7),\n\tPINMUX_IPSR_NOGP(IP2_26,\tD8),\n\tPINMUX_IPSR_NOGP(IP2_27,\tD9),\n\tPINMUX_IPSR_NOGP(IP2_28,\tD10),\n\tPINMUX_IPSR_NOGP(IP2_29,\tD11),\n\n\tPINMUX_IPSR_GPSR(IP2_30,\tRD_WR_B),\n\tPINMUX_IPSR_GPSR(IP2_30,\tIRQ0),\n\n\tPINMUX_IPSR_GPSR(IP2_31,\tMLB_CLK),\n\tPINMUX_IPSR_MSEL(IP2_31,\tIRQ1_A,\t\tSEL_IRQ1_A),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_1_0,\tMLB_SIG),\n\tPINMUX_IPSR_MSEL(IP3_1_0,\tRX5_B,\t\tSEL_SCIF5_B),\n\tPINMUX_IPSR_MSEL(IP3_1_0,\tSDA3_A,\t\tSEL_I2C3_A),\n\tPINMUX_IPSR_MSEL(IP3_1_0,\tIRQ2_A,\t\tSEL_IRQ2_A),\n\n\tPINMUX_IPSR_GPSR(IP3_4_2,\tMLB_DAT),\n\tPINMUX_IPSR_GPSR(IP3_4_2,\tTX5_B),\n\tPINMUX_IPSR_MSEL(IP3_4_2,\tSCL3_A,\t\tSEL_I2C3_A),\n\tPINMUX_IPSR_MSEL(IP3_4_2,\tIRQ3_A,\t\tSEL_IRQ3_A),\n\tPINMUX_IPSR_GPSR(IP3_4_2,\tSDSELF_B),\n\n\tPINMUX_IPSR_MSEL(IP3_7_5,\tSD1_CMD_B,\tSEL_SD1_B),\n\tPINMUX_IPSR_GPSR(IP3_7_5,\tSCIF_CLK),\n\tPINMUX_IPSR_GPSR(IP3_7_5,\tAUDIO_CLKOUT_B),\n\tPINMUX_IPSR_MSEL(IP3_7_5,\tCAN_CLK_B,\tSEL_CANCLK_B),\n\tPINMUX_IPSR_MSEL(IP3_7_5,\tSDA3_B,\t\tSEL_I2C3_B),\n\n\tPINMUX_IPSR_GPSR(IP3_9_8,\tSD1_CLK_B),\n\tPINMUX_IPSR_GPSR(IP3_9_8,\tHTX0_A),\n\tPINMUX_IPSR_GPSR(IP3_9_8,\tTX0_A),\n\n\tPINMUX_IPSR_MSEL(IP3_12_10,\tSD1_DAT0_B,\tSEL_SD1_B),\n\tPINMUX_IPSR_MSEL(IP3_12_10,\tHRX0_A,\t\tSEL_HSCIF0_A),\n\tPINMUX_IPSR_MSEL(IP3_12_10,\tRX0_A,\t\tSEL_SCIF0_A),\n\n\tPINMUX_IPSR_MSEL(IP3_15_13,\tSD1_DAT1_B,\tSEL_SD1_B),\n\tPINMUX_IPSR_MSEL(IP3_15_13,\tHSCK0,\t\tSEL_HSCIF0_A),\n\tPINMUX_IPSR_GPSR(IP3_15_13,\tSCK0),\n\tPINMUX_IPSR_MSEL(IP3_15_13,\tSCL3_B,\t\tSEL_I2C3_B),\n\n\tPINMUX_IPSR_MSEL(IP3_18_16,\tSD1_DAT2_B,\tSEL_SD1_B),\n\tPINMUX_IPSR_MSEL(IP3_18_16,\tHCTS0_A,\tSEL_HSCIF0_A),\n\tPINMUX_IPSR_GPSR(IP3_18_16,\tCTS0),\n\n\tPINMUX_IPSR_MSEL(IP3_20_19,\tSD1_DAT3_B,\tSEL_SD1_B),\n\tPINMUX_IPSR_MSEL(IP3_20_19,\tHRTS0_A,\tSEL_HSCIF0_A),\n\tPINMUX_IPSR_GPSR(IP3_20_19,\tRTS0),\n\n\tPINMUX_IPSR_GPSR(IP3_23_21,\tSSI_SCK4),\n\tPINMUX_IPSR_GPSR(IP3_23_21,\tDU0_DR0),\n\tPINMUX_IPSR_GPSR(IP3_23_21,\tLCDOUT0),\n\tPINMUX_IPSR_GPSR(IP3_23_21,\tAUDATA2),\n\tPINMUX_IPSR_GPSR(IP3_23_21,\tARM_TRACEDATA_2),\n\tPINMUX_IPSR_MSEL(IP3_23_21,\tSDA3_C,\t\tSEL_I2C3_C),\n\tPINMUX_IPSR_GPSR(IP3_23_21,\tADICHS1),\n\tPINMUX_IPSR_MSEL(IP3_23_21,\tTS_SDEN0_B,\tSEL_TSIF0_B),\n\n\tPINMUX_IPSR_GPSR(IP3_26_24,\tSSI_WS4),\n\tPINMUX_IPSR_GPSR(IP3_26_24,\tDU0_DR1),\n\tPINMUX_IPSR_GPSR(IP3_26_24,\tLCDOUT1),\n\tPINMUX_IPSR_GPSR(IP3_26_24,\tAUDATA3),\n\tPINMUX_IPSR_GPSR(IP3_26_24,\tARM_TRACEDATA_3),\n\tPINMUX_IPSR_MSEL(IP3_26_24,\tSCL3_C,\t\tSEL_I2C3_C),\n\tPINMUX_IPSR_GPSR(IP3_26_24,\tADICHS2),\n\tPINMUX_IPSR_MSEL(IP3_26_24,\tTS_SPSYNC0_B,\tSEL_TSIF0_B),\n\n\tPINMUX_IPSR_GPSR(IP3_27,\tDU0_DR2),\n\tPINMUX_IPSR_GPSR(IP3_27,\tLCDOUT2),\n\n\tPINMUX_IPSR_GPSR(IP3_28,\tDU0_DR3),\n\tPINMUX_IPSR_GPSR(IP3_28,\tLCDOUT3),\n\n\tPINMUX_IPSR_GPSR(IP3_29,\tDU0_DR4),\n\tPINMUX_IPSR_GPSR(IP3_29,\tLCDOUT4),\n\n\tPINMUX_IPSR_GPSR(IP3_30,\tDU0_DR5),\n\tPINMUX_IPSR_GPSR(IP3_30,\tLCDOUT5),\n\n\tPINMUX_IPSR_GPSR(IP3_31,\tDU0_DR6),\n\tPINMUX_IPSR_GPSR(IP3_31,\tLCDOUT6),\n\n\t \n\tPINMUX_IPSR_GPSR(IP4_0,\t\tDU0_DR7),\n\tPINMUX_IPSR_GPSR(IP4_0,\t\tLCDOUT7),\n\n\tPINMUX_IPSR_GPSR(IP4_3_1,\tDU0_DG0),\n\tPINMUX_IPSR_GPSR(IP4_3_1,\tLCDOUT8),\n\tPINMUX_IPSR_GPSR(IP4_3_1,\tAUDATA4),\n\tPINMUX_IPSR_GPSR(IP4_3_1,\tARM_TRACEDATA_4),\n\tPINMUX_IPSR_GPSR(IP4_3_1,\tTX1_D),\n\tPINMUX_IPSR_GPSR(IP4_3_1,\tCAN0_TX_A),\n\tPINMUX_IPSR_GPSR(IP4_3_1,\tADICHS0),\n\n\tPINMUX_IPSR_GPSR(IP4_6_4,\tDU0_DG1),\n\tPINMUX_IPSR_GPSR(IP4_6_4,\tLCDOUT9),\n\tPINMUX_IPSR_GPSR(IP4_6_4,\tAUDATA5),\n\tPINMUX_IPSR_GPSR(IP4_6_4,\tARM_TRACEDATA_5),\n\tPINMUX_IPSR_MSEL(IP4_6_4,\tRX1_D,\t\tSEL_SCIF1_D),\n\tPINMUX_IPSR_MSEL(IP4_6_4,\tCAN0_RX_A,\tSEL_CAN0_A),\n\tPINMUX_IPSR_GPSR(IP4_6_4,\tADIDATA),\n\n\tPINMUX_IPSR_GPSR(IP4_7,\t\tDU0_DG2),\n\tPINMUX_IPSR_GPSR(IP4_7,\t\tLCDOUT10),\n\n\tPINMUX_IPSR_GPSR(IP4_8,\t\tDU0_DG3),\n\tPINMUX_IPSR_GPSR(IP4_8,\t\tLCDOUT11),\n\n\tPINMUX_IPSR_GPSR(IP4_10_9,\tDU0_DG4),\n\tPINMUX_IPSR_GPSR(IP4_10_9,\tLCDOUT12),\n\tPINMUX_IPSR_MSEL(IP4_10_9,\tRX0_B,\t\tSEL_SCIF0_B),\n\n\tPINMUX_IPSR_GPSR(IP4_12_11,\tDU0_DG5),\n\tPINMUX_IPSR_GPSR(IP4_12_11,\tLCDOUT13),\n\tPINMUX_IPSR_GPSR(IP4_12_11,\tTX0_B),\n\n\tPINMUX_IPSR_GPSR(IP4_14_13,\tDU0_DG6),\n\tPINMUX_IPSR_GPSR(IP4_14_13,\tLCDOUT14),\n\tPINMUX_IPSR_MSEL(IP4_14_13,\tRX4_A,\t\tSEL_SCIF4_A),\n\n\tPINMUX_IPSR_GPSR(IP4_16_15,\tDU0_DG7),\n\tPINMUX_IPSR_GPSR(IP4_16_15,\tLCDOUT15),\n\tPINMUX_IPSR_GPSR(IP4_16_15,\tTX4_A),\n\n\tPINMUX_IPSR_MSEL(IP4_20_17,\tSSI_SCK2_B,\tSEL_SSI2_B),\n\tPINMUX_DATA(VI0_R0_B_MARK,\tFN_IP4_20_17,\tFN_VI0_R0_B,\tFN_SEL_VI0_B),  \n\tPINMUX_DATA(VI0_R0_D_MARK,\tFN_IP4_20_17,\tFN_VI0_R0_B,\tFN_SEL_VI0_D),  \n\tPINMUX_IPSR_GPSR(IP4_20_17,\tDU0_DB0),\n\tPINMUX_IPSR_GPSR(IP4_20_17,\tLCDOUT16),\n\tPINMUX_IPSR_GPSR(IP4_20_17,\tAUDATA6),\n\tPINMUX_IPSR_GPSR(IP4_20_17,\tARM_TRACEDATA_6),\n\tPINMUX_IPSR_MSEL(IP4_20_17,\tGPSCLK_A,\tSEL_GPS_A),\n\tPINMUX_IPSR_GPSR(IP4_20_17,\tPWM0_A),\n\tPINMUX_IPSR_GPSR(IP4_20_17,\tADICLK),\n\tPINMUX_IPSR_MSEL(IP4_20_17,\tTS_SDAT0_B,\tSEL_TSIF0_B),\n\n\tPINMUX_IPSR_GPSR(IP4_24_21,\tAUDIO_CLKC),\n\tPINMUX_DATA(VI0_R1_B_MARK,\tFN_IP4_24_21,\tFN_VI0_R1_B,\tFN_SEL_VI0_B),  \n\tPINMUX_DATA(VI0_R1_D_MARK,\tFN_IP4_24_21,\tFN_VI0_R1_B,\tFN_SEL_VI0_D),  \n\tPINMUX_IPSR_GPSR(IP4_24_21,\tDU0_DB1),\n\tPINMUX_IPSR_GPSR(IP4_24_21,\tLCDOUT17),\n\tPINMUX_IPSR_GPSR(IP4_24_21,\tAUDATA7),\n\tPINMUX_IPSR_GPSR(IP4_24_21,\tARM_TRACEDATA_7),\n\tPINMUX_IPSR_MSEL(IP4_24_21,\tGPSIN_A,\tSEL_GPS_A),\n\tPINMUX_IPSR_GPSR(IP4_24_21,\tADICS_SAMP),\n\tPINMUX_IPSR_MSEL(IP4_24_21,\tTS_SCK0_B,\tSEL_TSIF0_B),\n\n\tPINMUX_DATA(VI0_R2_B_MARK,\tFN_IP4_26_25,\tFN_VI0_R2_B,\tFN_SEL_VI0_B),  \n\tPINMUX_DATA(VI0_R2_D_MARK,\tFN_IP4_26_25,\tFN_VI0_R2_B,\tFN_SEL_VI0_D),  \n\tPINMUX_IPSR_GPSR(IP4_26_25,\tDU0_DB2),\n\tPINMUX_IPSR_GPSR(IP4_26_25,\tLCDOUT18),\n\n\tPINMUX_IPSR_MSEL(IP4_28_27,\tVI0_R3_B,\tSEL_VI0_B),\n\tPINMUX_IPSR_GPSR(IP4_28_27,\tDU0_DB3),\n\tPINMUX_IPSR_GPSR(IP4_28_27,\tLCDOUT19),\n\n\tPINMUX_DATA(VI0_R4_B_MARK,\tFN_IP4_30_29,\tFN_VI0_R4_B,\tFN_SEL_VI0_B),  \n\tPINMUX_DATA(VI0_R4_D_MARK,\tFN_IP4_30_29,\tFN_VI0_R4_B,\tFN_SEL_VI0_D),  \n\tPINMUX_IPSR_GPSR(IP4_30_29,\tDU0_DB4),\n\tPINMUX_IPSR_GPSR(IP4_30_29,\tLCDOUT20),\n\n\t \n\tPINMUX_DATA(VI0_R5_B_MARK,\tFN_IP5_1_0,\tFN_VI0_R5_B,\tFN_SEL_VI0_B),  \n\tPINMUX_DATA(VI0_R5_D_MARK,\tFN_IP5_1_0,\tFN_VI0_R5_B,\tFN_SEL_VI0_D),  \n\tPINMUX_IPSR_GPSR(IP5_1_0,\tDU0_DB5),\n\tPINMUX_IPSR_GPSR(IP5_1_0,\tLCDOUT21),\n\n\tPINMUX_IPSR_MSEL(IP5_3_2,\tVI1_DATA10_B,\tSEL_VI1_B),\n\tPINMUX_IPSR_GPSR(IP5_3_2,\tDU0_DB6),\n\tPINMUX_IPSR_GPSR(IP5_3_2,\tLCDOUT22),\n\n\tPINMUX_IPSR_MSEL(IP5_5_4,\tVI1_DATA11_B,\tSEL_VI1_B),\n\tPINMUX_IPSR_GPSR(IP5_5_4,\tDU0_DB7),\n\tPINMUX_IPSR_GPSR(IP5_5_4,\tLCDOUT23),\n\n\tPINMUX_IPSR_GPSR(IP5_6,\t\tDU0_DOTCLKIN),\n\tPINMUX_IPSR_GPSR(IP5_6,\t\tQSTVA_QVS),\n\n\tPINMUX_IPSR_GPSR(IP5_7,\t\tDU0_DOTCLKO_UT0),\n\tPINMUX_IPSR_GPSR(IP5_7,\t\tQCLK),\n\n\tPINMUX_IPSR_GPSR(IP5_9_8,\tDU0_DOTCLKO_UT1),\n\tPINMUX_IPSR_GPSR(IP5_9_8,\tQSTVB_QVE),\n\tPINMUX_IPSR_GPSR(IP5_9_8,\tAUDIO_CLKOUT_A),\n\tPINMUX_IPSR_MSEL(IP5_9_8,\tREMOCON_C,\tSEL_REMOCON_C),\n\n\tPINMUX_IPSR_MSEL(IP5_11_10,\tSSI_WS2_B,\tSEL_SSI2_B),\n\tPINMUX_IPSR_GPSR(IP5_11_10,\tDU0_EXHSYNC_DU0_HSYNC),\n\tPINMUX_IPSR_GPSR(IP5_11_10,\tQSTH_QHS),\n\n\tPINMUX_IPSR_GPSR(IP5_12,\tDU0_EXVSYNC_DU0_VSYNC),\n\tPINMUX_IPSR_GPSR(IP5_12,\tQSTB_QHE),\n\n\tPINMUX_IPSR_GPSR(IP5_14_13,\tDU0_EXODDF_DU0_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP5_14_13,\tQCPV_QDE),\n\tPINMUX_IPSR_MSEL(IP5_14_13,\tFMCLK_D,\tSEL_FM_D),\n\n\tPINMUX_IPSR_MSEL(IP5_17_15,\tSSI_SCK1_A,\tSEL_SSI1_A),\n\tPINMUX_IPSR_GPSR(IP5_17_15,\tDU0_DISP),\n\tPINMUX_IPSR_GPSR(IP5_17_15,\tQPOLA),\n\tPINMUX_IPSR_GPSR(IP5_17_15,\tAUDCK),\n\tPINMUX_IPSR_GPSR(IP5_17_15,\tARM_TRACECLK),\n\tPINMUX_IPSR_GPSR(IP5_17_15,\tBPFCLK_D),\n\n\tPINMUX_IPSR_MSEL(IP5_20_18,\tSSI_WS1_A,\tSEL_SSI1_A),\n\tPINMUX_IPSR_GPSR(IP5_20_18,\tDU0_CDE),\n\tPINMUX_IPSR_GPSR(IP5_20_18,\tQPOLB),\n\tPINMUX_IPSR_GPSR(IP5_20_18,\tAUDSYNC),\n\tPINMUX_IPSR_GPSR(IP5_20_18,\tARM_TRACECTL),\n\tPINMUX_IPSR_MSEL(IP5_20_18,\tFMIN_D,\t\tSEL_FM_D),\n\n\tPINMUX_IPSR_MSEL(IP5_22_21,\tSD1_CD_B,\tSEL_SD1_B),\n\tPINMUX_IPSR_GPSR(IP5_22_21,\tSSI_SCK78),\n\tPINMUX_IPSR_MSEL(IP5_22_21,\tHSPI_RX0_B,\tSEL_HSPI0_B),\n\tPINMUX_IPSR_GPSR(IP5_22_21,\tTX1_B),\n\n\tPINMUX_IPSR_MSEL(IP5_25_23,\tSD1_WP_B,\tSEL_SD1_B),\n\tPINMUX_IPSR_GPSR(IP5_25_23,\tSSI_WS78),\n\tPINMUX_IPSR_MSEL(IP5_25_23,\tHSPI_CLK0_B,\tSEL_HSPI0_B),\n\tPINMUX_IPSR_MSEL(IP5_25_23,\tRX1_B,\t\tSEL_SCIF1_B),\n\tPINMUX_IPSR_MSEL(IP5_25_23,\tCAN_CLK_D,\tSEL_CANCLK_D),\n\n\tPINMUX_IPSR_GPSR(IP5_28_26,\tSSI_SDATA8),\n\tPINMUX_IPSR_MSEL(IP5_28_26,\tSSI_SCK2_A,\tSEL_SSI2_A),\n\tPINMUX_IPSR_MSEL(IP5_28_26,\tHSPI_CS0_B,\tSEL_HSPI0_B),\n\tPINMUX_IPSR_GPSR(IP5_28_26,\tTX2_A),\n\tPINMUX_IPSR_GPSR(IP5_28_26,\tCAN0_TX_B),\n\n\tPINMUX_IPSR_GPSR(IP5_30_29,\tSSI_SDATA7),\n\tPINMUX_IPSR_GPSR(IP5_30_29,\tHSPI_TX0_B),\n\tPINMUX_IPSR_MSEL(IP5_30_29,\tRX2_A,\t\tSEL_SCIF2_A),\n\tPINMUX_IPSR_MSEL(IP5_30_29,\tCAN0_RX_B,\tSEL_CAN0_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_1_0,\tSSI_SCK6),\n\tPINMUX_IPSR_MSEL(IP6_1_0,\tHSPI_RX2_A,\tSEL_HSPI2_A),\n\tPINMUX_IPSR_MSEL(IP6_1_0,\tFMCLK_B,\tSEL_FM_B),\n\tPINMUX_IPSR_GPSR(IP6_1_0,\tCAN1_TX_B),\n\n\tPINMUX_IPSR_GPSR(IP6_4_2,\tSSI_WS6),\n\tPINMUX_IPSR_MSEL(IP6_4_2,\tHSPI_CLK2_A,\tSEL_HSPI2_A),\n\tPINMUX_IPSR_GPSR(IP6_4_2,\tBPFCLK_B),\n\tPINMUX_IPSR_MSEL(IP6_4_2,\tCAN1_RX_B,\tSEL_CAN1_B),\n\n\tPINMUX_IPSR_GPSR(IP6_6_5,\tSSI_SDATA6),\n\tPINMUX_IPSR_GPSR(IP6_6_5,\tHSPI_TX2_A),\n\tPINMUX_IPSR_MSEL(IP6_6_5,\tFMIN_B,\t\tSEL_FM_B),\n\n\tPINMUX_IPSR_GPSR(IP6_7,\t\tSSI_SCK5),\n\tPINMUX_IPSR_MSEL(IP6_7,\t\tRX4_C,\t\tSEL_SCIF4_C),\n\n\tPINMUX_IPSR_GPSR(IP6_8,\t\tSSI_WS5),\n\tPINMUX_IPSR_GPSR(IP6_8,\t\tTX4_C),\n\n\tPINMUX_IPSR_GPSR(IP6_9,\t\tSSI_SDATA5),\n\tPINMUX_IPSR_MSEL(IP6_9,\t\tRX0_D,\t\tSEL_SCIF0_D),\n\n\tPINMUX_IPSR_GPSR(IP6_10,\tSSI_WS34),\n\tPINMUX_IPSR_GPSR(IP6_10,\tARM_TRACEDATA_8),\n\n\tPINMUX_IPSR_GPSR(IP6_12_11,\tSSI_SDATA4),\n\tPINMUX_IPSR_MSEL(IP6_12_11,\tSSI_WS2_A,\tSEL_SSI2_A),\n\tPINMUX_IPSR_GPSR(IP6_12_11,\tARM_TRACEDATA_9),\n\n\tPINMUX_IPSR_GPSR(IP6_13,\tSSI_SDATA3),\n\tPINMUX_IPSR_GPSR(IP6_13,\tARM_TRACEDATA_10),\n\n\tPINMUX_IPSR_GPSR(IP6_15_14,\tSSI_SCK012),\n\tPINMUX_IPSR_GPSR(IP6_15_14,\tARM_TRACEDATA_11),\n\tPINMUX_IPSR_GPSR(IP6_15_14,\tTX0_D),\n\n\tPINMUX_IPSR_GPSR(IP6_16,\tSSI_WS012),\n\tPINMUX_IPSR_GPSR(IP6_16,\tARM_TRACEDATA_12),\n\n\tPINMUX_IPSR_GPSR(IP6_18_17,\tSSI_SDATA2),\n\tPINMUX_IPSR_MSEL(IP6_18_17,\tHSPI_CS2_A,\tSEL_HSPI2_A),\n\tPINMUX_IPSR_GPSR(IP6_18_17,\tARM_TRACEDATA_13),\n\tPINMUX_IPSR_MSEL(IP6_18_17,\tSDA1_A,\t\tSEL_I2C1_A),\n\n\tPINMUX_IPSR_GPSR(IP6_20_19,\tSSI_SDATA1),\n\tPINMUX_IPSR_GPSR(IP6_20_19,\tARM_TRACEDATA_14),\n\tPINMUX_IPSR_MSEL(IP6_20_19,\tSCL1_A,\t\tSEL_I2C1_A),\n\tPINMUX_IPSR_MSEL(IP6_20_19,\tSCK2_A,\t\tSEL_SCIF2_A),\n\n\tPINMUX_IPSR_GPSR(IP6_21,\tSSI_SDATA0),\n\tPINMUX_IPSR_GPSR(IP6_21,\tARM_TRACEDATA_15),\n\n\tPINMUX_IPSR_GPSR(IP6_23_22,\tSD0_CLK),\n\tPINMUX_IPSR_GPSR(IP6_23_22,\tSUB_TDO),\n\n\tPINMUX_IPSR_GPSR(IP6_25_24,\tSD0_CMD),\n\tPINMUX_IPSR_GPSR(IP6_25_24,\tSUB_TRST),\n\n\tPINMUX_IPSR_GPSR(IP6_27_26,\tSD0_DAT0),\n\tPINMUX_IPSR_GPSR(IP6_27_26,\tSUB_TMS),\n\n\tPINMUX_IPSR_GPSR(IP6_29_28,\tSD0_DAT1),\n\tPINMUX_IPSR_GPSR(IP6_29_28,\tSUB_TCK),\n\n\tPINMUX_IPSR_GPSR(IP6_31_30,\tSD0_DAT2),\n\tPINMUX_IPSR_GPSR(IP6_31_30,\tSUB_TDI),\n\n\t \n\tPINMUX_IPSR_GPSR(IP7_1_0,\tSD0_DAT3),\n\tPINMUX_IPSR_MSEL(IP7_1_0,\tIRQ1_B,\t\tSEL_IRQ1_B),\n\n\tPINMUX_IPSR_GPSR(IP7_3_2,\tSD0_CD),\n\tPINMUX_IPSR_GPSR(IP7_3_2,\tTX5_A),\n\n\tPINMUX_IPSR_GPSR(IP7_5_4,\tSD0_WP),\n\tPINMUX_IPSR_MSEL(IP7_5_4,\tRX5_A,\t\tSEL_SCIF5_A),\n\n\tPINMUX_IPSR_GPSR(IP7_8_6,\tVI1_CLKENB),\n\tPINMUX_IPSR_MSEL(IP7_8_6,\tHSPI_CLK0_A,\tSEL_HSPI0_A),\n\tPINMUX_IPSR_GPSR(IP7_8_6,\tHTX1_A),\n\tPINMUX_IPSR_MSEL(IP7_8_6,\tRTS1_C,\t\tSEL_SCIF1_C),\n\n\tPINMUX_IPSR_GPSR(IP7_11_9,\tVI1_FIELD),\n\tPINMUX_IPSR_MSEL(IP7_11_9,\tHSPI_CS0_A,\tSEL_HSPI0_A),\n\tPINMUX_IPSR_MSEL(IP7_11_9,\tHRX1_A,\t\tSEL_HSCIF1_A),\n\tPINMUX_IPSR_MSEL(IP7_11_9,\tSCK1_C,\t\tSEL_SCIF1_C),\n\n\tPINMUX_IPSR_GPSR(IP7_14_12,\tVI1_HSYNC),\n\tPINMUX_IPSR_MSEL(IP7_14_12,\tHSPI_RX0_A,\tSEL_HSPI0_A),\n\tPINMUX_IPSR_MSEL(IP7_14_12,\tHRTS1_A,\tSEL_HSCIF1_A),\n\tPINMUX_IPSR_MSEL(IP7_14_12,\tFMCLK_A,\tSEL_FM_A),\n\tPINMUX_IPSR_MSEL(IP7_14_12,\tRX1_C,\t\tSEL_SCIF1_C),\n\n\tPINMUX_IPSR_GPSR(IP7_17_15,\tVI1_VSYNC),\n\tPINMUX_IPSR_GPSR(IP7_17_15,\tHSPI_TX0),\n\tPINMUX_IPSR_MSEL(IP7_17_15,\tHCTS1_A,\tSEL_HSCIF1_A),\n\tPINMUX_IPSR_GPSR(IP7_17_15,\tBPFCLK_A),\n\tPINMUX_IPSR_GPSR(IP7_17_15,\tTX1_C),\n\n\tPINMUX_IPSR_GPSR(IP7_20_18,\tTCLK0),\n\tPINMUX_IPSR_MSEL(IP7_20_18,\tHSCK1_A,\tSEL_HSCIF1_A),\n\tPINMUX_IPSR_MSEL(IP7_20_18,\tFMIN_A,\t\tSEL_FM_A),\n\tPINMUX_IPSR_MSEL(IP7_20_18,\tIRQ2_C,\t\tSEL_IRQ2_C),\n\tPINMUX_IPSR_MSEL(IP7_20_18,\tCTS1_C,\t\tSEL_SCIF1_C),\n\tPINMUX_IPSR_GPSR(IP7_20_18,\tSPEEDIN),\n\n\tPINMUX_IPSR_GPSR(IP7_21,\tVI0_CLK),\n\tPINMUX_IPSR_MSEL(IP7_21,\tCAN_CLK_A,\tSEL_CANCLK_A),\n\n\tPINMUX_IPSR_GPSR(IP7_24_22,\tVI0_CLKENB),\n\tPINMUX_IPSR_MSEL(IP7_24_22,\tSD2_DAT2_B,\tSEL_SD2_B),\n\tPINMUX_IPSR_GPSR(IP7_24_22,\tVI1_DATA0),\n\tPINMUX_IPSR_GPSR(IP7_24_22,\tDU1_DG6),\n\tPINMUX_IPSR_MSEL(IP7_24_22,\tHSPI_RX1_A,\tSEL_HSPI1_A),\n\tPINMUX_IPSR_MSEL(IP7_24_22,\tRX4_B,\t\tSEL_SCIF4_B),\n\n\tPINMUX_IPSR_GPSR(IP7_28_25,\tVI0_FIELD),\n\tPINMUX_IPSR_MSEL(IP7_28_25,\tSD2_DAT3_B,\tSEL_SD2_B),\n\tPINMUX_DATA(VI0_R3_C_MARK,\tFN_IP7_28_25,\tFN_VI0_R3_C,\tFN_SEL_VI0_C),  \n\tPINMUX_DATA(VI0_R3_D_MARK,\tFN_IP7_28_25,\tFN_VI0_R3_C,\tFN_SEL_VI0_D),  \n\tPINMUX_IPSR_GPSR(IP7_28_25,\tVI1_DATA1),\n\tPINMUX_IPSR_GPSR(IP7_28_25,\tDU1_DG7),\n\tPINMUX_IPSR_MSEL(IP7_28_25,\tHSPI_CLK1_A,\tSEL_HSPI1_A),\n\tPINMUX_IPSR_GPSR(IP7_28_25,\tTX4_B),\n\n\tPINMUX_IPSR_GPSR(IP7_31_29,\tVI0_HSYNC),\n\tPINMUX_IPSR_MSEL(IP7_31_29,\tSD2_CD_B,\tSEL_SD2_B),\n\tPINMUX_IPSR_GPSR(IP7_31_29,\tVI1_DATA2),\n\tPINMUX_IPSR_GPSR(IP7_31_29,\tDU1_DR2),\n\tPINMUX_IPSR_MSEL(IP7_31_29,\tHSPI_CS1_A,\tSEL_HSPI1_A),\n\tPINMUX_IPSR_MSEL(IP7_31_29,\tRX3_B,\t\tSEL_SCIF3_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP8_2_0,\tVI0_VSYNC),\n\tPINMUX_IPSR_MSEL(IP8_2_0,\tSD2_WP_B,\tSEL_SD2_B),\n\tPINMUX_IPSR_GPSR(IP8_2_0,\tVI1_DATA3),\n\tPINMUX_IPSR_GPSR(IP8_2_0,\tDU1_DR3),\n\tPINMUX_IPSR_GPSR(IP8_2_0,\tHSPI_TX1_A),\n\tPINMUX_IPSR_GPSR(IP8_2_0,\tTX3_B),\n\n\tPINMUX_IPSR_GPSR(IP8_5_3,\tVI0_DATA0_VI0_B0),\n\tPINMUX_IPSR_GPSR(IP8_5_3,\tDU1_DG2),\n\tPINMUX_IPSR_MSEL(IP8_5_3,\tIRQ2_B,\t\tSEL_IRQ2_B),\n\tPINMUX_IPSR_MSEL(IP8_5_3,\tRX3_D,\t\tSEL_SCIF3_D),\n\n\tPINMUX_IPSR_GPSR(IP8_8_6,\tVI0_DATA1_VI0_B1),\n\tPINMUX_IPSR_GPSR(IP8_8_6,\tDU1_DG3),\n\tPINMUX_IPSR_MSEL(IP8_8_6,\tIRQ3_B,\t\tSEL_IRQ3_B),\n\tPINMUX_IPSR_GPSR(IP8_8_6,\tTX3_D),\n\n\tPINMUX_IPSR_GPSR(IP8_10_9,\tVI0_DATA2_VI0_B2),\n\tPINMUX_IPSR_GPSR(IP8_10_9,\tDU1_DG4),\n\tPINMUX_IPSR_MSEL(IP8_10_9,\tRX0_C,\t\tSEL_SCIF0_C),\n\n\tPINMUX_IPSR_GPSR(IP8_13_11,\tVI0_DATA3_VI0_B3),\n\tPINMUX_IPSR_GPSR(IP8_13_11,\tDU1_DG5),\n\tPINMUX_IPSR_GPSR(IP8_13_11,\tTX1_A),\n\tPINMUX_IPSR_GPSR(IP8_13_11,\tTX0_C),\n\n\tPINMUX_IPSR_GPSR(IP8_15_14,\tVI0_DATA4_VI0_B4),\n\tPINMUX_IPSR_GPSR(IP8_15_14,\tDU1_DB2),\n\tPINMUX_IPSR_MSEL(IP8_15_14,\tRX1_A,\t\tSEL_SCIF1_A),\n\n\tPINMUX_IPSR_GPSR(IP8_18_16,\tVI0_DATA5_VI0_B5),\n\tPINMUX_IPSR_GPSR(IP8_18_16,\tDU1_DB3),\n\tPINMUX_IPSR_MSEL(IP8_18_16,\tSCK1_A,\t\tSEL_SCIF1_A),\n\tPINMUX_IPSR_GPSR(IP8_18_16,\tPWM4),\n\tPINMUX_IPSR_MSEL(IP8_18_16,\tHSCK1_B,\tSEL_HSCIF1_B),\n\n\tPINMUX_IPSR_GPSR(IP8_21_19,\tVI0_DATA6_VI0_G0),\n\tPINMUX_IPSR_GPSR(IP8_21_19,\tDU1_DB4),\n\tPINMUX_IPSR_MSEL(IP8_21_19,\tCTS1_A,\t\tSEL_SCIF1_A),\n\tPINMUX_IPSR_GPSR(IP8_21_19,\tPWM5),\n\n\tPINMUX_IPSR_GPSR(IP8_23_22,\tVI0_DATA7_VI0_G1),\n\tPINMUX_IPSR_GPSR(IP8_23_22,\tDU1_DB5),\n\tPINMUX_IPSR_MSEL(IP8_23_22,\tRTS1_A,\t\tSEL_SCIF1_A),\n\n\tPINMUX_IPSR_GPSR(IP8_26_24,\tVI0_G2),\n\tPINMUX_IPSR_GPSR(IP8_26_24,\tSD2_CLK_B),\n\tPINMUX_IPSR_GPSR(IP8_26_24,\tVI1_DATA4),\n\tPINMUX_IPSR_GPSR(IP8_26_24,\tDU1_DR4),\n\tPINMUX_IPSR_GPSR(IP8_26_24,\tHTX1_B),\n\n\tPINMUX_IPSR_GPSR(IP8_29_27,\tVI0_G3),\n\tPINMUX_IPSR_MSEL(IP8_29_27,\tSD2_CMD_B,\tSEL_SD2_B),\n\tPINMUX_IPSR_GPSR(IP8_29_27,\tVI1_DATA5),\n\tPINMUX_IPSR_GPSR(IP8_29_27,\tDU1_DR5),\n\tPINMUX_IPSR_MSEL(IP8_29_27,\tHRX1_B,\t\tSEL_HSCIF1_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP9_2_0,\tVI0_G4),\n\tPINMUX_IPSR_MSEL(IP9_2_0,\tSD2_DAT0_B,\tSEL_SD2_B),\n\tPINMUX_IPSR_GPSR(IP9_2_0,\tVI1_DATA6),\n\tPINMUX_IPSR_GPSR(IP9_2_0,\tDU1_DR6),\n\tPINMUX_IPSR_MSEL(IP9_2_0,\tHRTS1_B,\tSEL_HSCIF1_B),\n\n\tPINMUX_IPSR_GPSR(IP9_5_3,\tVI0_G5),\n\tPINMUX_IPSR_MSEL(IP9_5_3,\tSD2_DAT1_B,\tSEL_SD2_B),\n\tPINMUX_IPSR_GPSR(IP9_5_3,\tVI1_DATA7),\n\tPINMUX_IPSR_GPSR(IP9_5_3,\tDU1_DR7),\n\tPINMUX_IPSR_MSEL(IP9_5_3,\tHCTS1_B,\tSEL_HSCIF1_B),\n\n\tPINMUX_DATA(VI0_R0_A_MARK,\tFN_IP9_8_6,\tFN_VI0_R0_A,\tFN_SEL_VI0_A),  \n\tPINMUX_DATA(VI0_R0_C_MARK,\tFN_IP9_8_6,\tFN_VI0_R0_A,\tFN_SEL_VI0_C),  \n\tPINMUX_IPSR_GPSR(IP9_8_6,\tVI1_CLK),\n\tPINMUX_IPSR_GPSR(IP9_8_6,\tETH_REF_CLK),\n\tPINMUX_IPSR_GPSR(IP9_8_6,\tDU1_DOTCLKIN),\n\n\tPINMUX_DATA(VI0_R1_A_MARK,\tFN_IP9_11_9,\tFN_VI0_R1_A,\tFN_SEL_VI0_A),  \n\tPINMUX_DATA(VI0_R1_C_MARK,\tFN_IP9_11_9,\tFN_VI0_R1_A,\tFN_SEL_VI0_C),  \n\tPINMUX_IPSR_GPSR(IP9_11_9,\tVI1_DATA8),\n\tPINMUX_IPSR_GPSR(IP9_11_9,\tDU1_DB6),\n\tPINMUX_IPSR_GPSR(IP9_11_9,\tETH_TXD0),\n\tPINMUX_IPSR_GPSR(IP9_11_9,\tPWM2),\n\tPINMUX_IPSR_GPSR(IP9_11_9,\tTCLK1),\n\n\tPINMUX_DATA(VI0_R2_A_MARK,\tFN_IP9_14_12,\tFN_VI0_R2_A,\tFN_SEL_VI0_A),  \n\tPINMUX_DATA(VI0_R2_C_MARK,\tFN_IP9_14_12,\tFN_VI0_R2_A,\tFN_SEL_VI0_C),  \n\tPINMUX_IPSR_GPSR(IP9_14_12,\tVI1_DATA9),\n\tPINMUX_IPSR_GPSR(IP9_14_12,\tDU1_DB7),\n\tPINMUX_IPSR_GPSR(IP9_14_12,\tETH_TXD1),\n\tPINMUX_IPSR_GPSR(IP9_14_12,\tPWM3),\n\n\tPINMUX_IPSR_MSEL(IP9_17_15,\tVI0_R3_A,\tSEL_VI0_A),\n\tPINMUX_IPSR_GPSR(IP9_17_15,\tETH_CRS_DV),\n\tPINMUX_IPSR_GPSR(IP9_17_15,\tIECLK),\n\tPINMUX_IPSR_MSEL(IP9_17_15,\tSCK2_C,\t\tSEL_SCIF2_C),\n\n\tPINMUX_DATA(VI0_R4_A_MARK,\tFN_IP9_20_18,\tFN_VI0_R4_A,\tFN_SEL_VI0_A),  \n\tPINMUX_DATA(VI0_R3_C_MARK,\tFN_IP9_20_18,\tFN_VI0_R4_A,\tFN_SEL_VI0_C),  \n\tPINMUX_IPSR_GPSR(IP9_20_18,\tETH_TX_EN),\n\tPINMUX_IPSR_GPSR(IP9_20_18,\tIETX),\n\tPINMUX_IPSR_GPSR(IP9_20_18,\tTX2_C),\n\n\tPINMUX_DATA(VI0_R5_A_MARK,\tFN_IP9_23_21,\tFN_VI0_R5_A,\tFN_SEL_VI0_A),  \n\tPINMUX_DATA(VI0_R5_C_MARK,\tFN_IP9_23_21,\tFN_VI0_R5_A,\tFN_SEL_VI0_C),  \n\tPINMUX_IPSR_GPSR(IP9_23_21,\tETH_RX_ER),\n\tPINMUX_IPSR_MSEL(IP9_23_21,\tFMCLK_C,\tSEL_FM_C),\n\tPINMUX_IPSR_GPSR(IP9_23_21,\tIERX),\n\tPINMUX_IPSR_MSEL(IP9_23_21,\tRX2_C,\t\tSEL_SCIF2_C),\n\n\tPINMUX_IPSR_MSEL(IP9_26_24,\tVI1_DATA10_A,\tSEL_VI1_A),\n\tPINMUX_IPSR_GPSR(IP9_26_24,\tDU1_DOTCLKOUT),\n\tPINMUX_IPSR_GPSR(IP9_26_24,\tETH_RXD0),\n\tPINMUX_IPSR_GPSR(IP9_26_24,\tBPFCLK_C),\n\tPINMUX_IPSR_GPSR(IP9_26_24,\tTX2_D),\n\tPINMUX_IPSR_MSEL(IP9_26_24,\tSDA2_C,\t\tSEL_I2C2_C),\n\n\tPINMUX_IPSR_MSEL(IP9_29_27,\tVI1_DATA11_A,\tSEL_VI1_A),\n\tPINMUX_IPSR_GPSR(IP9_29_27,\tDU1_EXHSYNC_DU1_HSYNC),\n\tPINMUX_IPSR_GPSR(IP9_29_27,\tETH_RXD1),\n\tPINMUX_IPSR_MSEL(IP9_29_27,\tFMIN_C,\t\tSEL_FM_C),\n\tPINMUX_IPSR_MSEL(IP9_29_27,\tRX2_D,\t\tSEL_SCIF2_D),\n\tPINMUX_IPSR_MSEL(IP9_29_27,\tSCL2_C,\t\tSEL_I2C2_C),\n\n\t \n\tPINMUX_IPSR_GPSR(IP10_2_0,\tSD2_CLK_A),\n\tPINMUX_IPSR_GPSR(IP10_2_0,\tDU1_EXVSYNC_DU1_VSYNC),\n\tPINMUX_IPSR_GPSR(IP10_2_0,\tATARD1),\n\tPINMUX_IPSR_GPSR(IP10_2_0,\tETH_MDC),\n\tPINMUX_IPSR_MSEL(IP10_2_0,\tSDA1_B,\t\tSEL_I2C1_B),\n\n\tPINMUX_IPSR_MSEL(IP10_5_3,\tSD2_CMD_A,\tSEL_SD2_A),\n\tPINMUX_IPSR_GPSR(IP10_5_3,\tDU1_EXODDF_DU1_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP10_5_3,\tATAWR1),\n\tPINMUX_IPSR_GPSR(IP10_5_3,\tETH_MDIO),\n\tPINMUX_IPSR_MSEL(IP10_5_3,\tSCL1_B,\t\tSEL_I2C1_B),\n\n\tPINMUX_IPSR_MSEL(IP10_8_6,\tSD2_DAT0_A,\tSEL_SD2_A),\n\tPINMUX_IPSR_GPSR(IP10_8_6,\tDU1_DISP),\n\tPINMUX_IPSR_GPSR(IP10_8_6,\tATACS01),\n\tPINMUX_IPSR_MSEL(IP10_8_6,\tDREQ1_B,\tSEL_DREQ1_B),\n\tPINMUX_IPSR_GPSR(IP10_8_6,\tETH_LINK),\n\tPINMUX_IPSR_MSEL(IP10_8_6,\tCAN1_RX_A,\tSEL_CAN1_A),\n\n\tPINMUX_IPSR_MSEL(IP10_12_9,\tSD2_DAT1_A,\tSEL_SD2_A),\n\tPINMUX_IPSR_GPSR(IP10_12_9,\tDU1_CDE),\n\tPINMUX_IPSR_GPSR(IP10_12_9,\tATACS11),\n\tPINMUX_IPSR_GPSR(IP10_12_9,\tDACK1_B),\n\tPINMUX_IPSR_GPSR(IP10_12_9,\tETH_MAGIC),\n\tPINMUX_IPSR_GPSR(IP10_12_9,\tCAN1_TX_A),\n\tPINMUX_IPSR_GPSR(IP10_12_9,\tPWM6),\n\n\tPINMUX_IPSR_MSEL(IP10_15_13,\tSD2_DAT2_A,\tSEL_SD2_A),\n\tPINMUX_IPSR_GPSR(IP10_15_13,\tVI1_DATA12),\n\tPINMUX_IPSR_MSEL(IP10_15_13,\tDREQ2_B,\tSEL_DREQ2_B),\n\tPINMUX_IPSR_GPSR(IP10_15_13,\tATADIR1),\n\tPINMUX_IPSR_MSEL(IP10_15_13,\tHSPI_CLK2_B,\tSEL_HSPI2_B),\n\tPINMUX_IPSR_MSEL(IP10_15_13,\tGPSCLK_B,\tSEL_GPS_B),\n\n\tPINMUX_IPSR_MSEL(IP10_18_16,\tSD2_DAT3_A,\tSEL_SD2_A),\n\tPINMUX_IPSR_GPSR(IP10_18_16,\tVI1_DATA13),\n\tPINMUX_IPSR_GPSR(IP10_18_16,\tDACK2_B),\n\tPINMUX_IPSR_GPSR(IP10_18_16,\tATAG1),\n\tPINMUX_IPSR_MSEL(IP10_18_16,\tHSPI_CS2_B,\tSEL_HSPI2_B),\n\tPINMUX_IPSR_MSEL(IP10_18_16,\tGPSIN_B,\tSEL_GPS_B),\n\n\tPINMUX_IPSR_MSEL(IP10_21_19,\tSD2_CD_A,\tSEL_SD2_A),\n\tPINMUX_IPSR_GPSR(IP10_21_19,\tVI1_DATA14),\n\tPINMUX_IPSR_MSEL(IP10_21_19,\tEX_WAIT1_B,\tSEL_WAIT1_B),\n\tPINMUX_IPSR_MSEL(IP10_21_19,\tDREQ0_B,\tSEL_DREQ0_B),\n\tPINMUX_IPSR_MSEL(IP10_21_19,\tHSPI_RX2_B,\tSEL_HSPI2_B),\n\tPINMUX_IPSR_MSEL(IP10_21_19,\tREMOCON_A,\tSEL_REMOCON_A),\n\n\tPINMUX_IPSR_MSEL(IP10_24_22,\tSD2_WP_A,\tSEL_SD2_A),\n\tPINMUX_IPSR_GPSR(IP10_24_22,\tVI1_DATA15),\n\tPINMUX_IPSR_MSEL(IP10_24_22,\tEX_WAIT2_B,\tSEL_WAIT2_B),\n\tPINMUX_IPSR_GPSR(IP10_24_22,\tDACK0_B),\n\tPINMUX_IPSR_GPSR(IP10_24_22,\tHSPI_TX2_B),\n\tPINMUX_IPSR_MSEL(IP10_24_22,\tCAN_CLK_C,\tSEL_CANCLK_C),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \n#define SH_PFC_PINS(name, args...) \\\n\tstatic const unsigned int name ##_pins[] = { args }\n#define SH_PFC_MUX1(name, arg1)\t\t\t\t\t\\\n\tstatic const unsigned int name ##_mux[]  = { arg1##_MARK }\n#define SH_PFC_MUX2(name, arg1, arg2)\t\t\t\t\t\\\n\tstatic const unsigned int name ##_mux[]  = { arg1##_MARK, arg2##_MARK, }\n#define SH_PFC_MUX3(name, arg1, arg2, arg3)\t\t\t\t\t\\\n\tstatic const unsigned int name ##_mux[]  = { arg1##_MARK, arg2##_MARK,\t\\\n\t\t\t\t\t\t     arg3##_MARK }\n#define SH_PFC_MUX4(name, arg1, arg2, arg3, arg4)\t\t\t\\\n\tstatic const unsigned int name ##_mux[]  = { arg1##_MARK, arg2##_MARK, \\\n\t\t\t\t\t\t     arg3##_MARK, arg4##_MARK }\n#define SH_PFC_MUX8(name, arg1, arg2, arg3, arg4, arg5, arg6, arg7, arg8) \\\n\tstatic const unsigned int name ##_mux[]  = { arg1##_MARK, arg2##_MARK, \\\n\t\t\t\t\t\t     arg3##_MARK, arg4##_MARK, \\\n\t\t\t\t\t\t     arg5##_MARK, arg6##_MARK, \\\n\t\t\t\t\t\t     arg7##_MARK, arg8##_MARK, }\n\n \n#define AUDIO_PFC_PIN(name, pin)\tSH_PFC_PINS(name, pin)\n#define AUDIO_PFC_DAT(name, pin)\tSH_PFC_MUX1(name, pin)\n\n \nAUDIO_PFC_PIN(audio_clk_a,\tRCAR_GP_PIN(2, 22));\nAUDIO_PFC_DAT(audio_clk_a,\tAUDIO_CLKA);\nAUDIO_PFC_PIN(audio_clk_b,\tRCAR_GP_PIN(2, 23));\nAUDIO_PFC_DAT(audio_clk_b,\tAUDIO_CLKB);\nAUDIO_PFC_PIN(audio_clk_c,\tRCAR_GP_PIN(2, 7));\nAUDIO_PFC_DAT(audio_clk_c,\tAUDIO_CLKC);\nAUDIO_PFC_PIN(audio_clkout_a,\tRCAR_GP_PIN(2, 16));\nAUDIO_PFC_DAT(audio_clkout_a,\tAUDIO_CLKOUT_A);\nAUDIO_PFC_PIN(audio_clkout_b,\tRCAR_GP_PIN(1, 16));\nAUDIO_PFC_DAT(audio_clkout_b,\tAUDIO_CLKOUT_B);\n\n \n#define CAN_PFC_PINS(name, args...)\t\tSH_PFC_PINS(name, args)\n#define CAN_PFC_DATA(name, tx, rx)\t\tSH_PFC_MUX2(name, tx, rx)\n#define CAN_PFC_CLK(name, clk)\t\t\tSH_PFC_MUX1(name, clk)\n\n \nCAN_PFC_PINS(can0_data_a,\tRCAR_GP_PIN(1, 30),\tRCAR_GP_PIN(1, 31));\nCAN_PFC_DATA(can0_data_a,\tCAN0_TX_A,\t\tCAN0_RX_A);\nCAN_PFC_PINS(can0_data_b,\tRCAR_GP_PIN(2, 26),\tRCAR_GP_PIN(2, 27));\nCAN_PFC_DATA(can0_data_b,\tCAN0_TX_B,\t\tCAN0_RX_B);\n\n \nCAN_PFC_PINS(can1_data_a,\tRCAR_GP_PIN(4, 20),\tRCAR_GP_PIN(4, 19));\nCAN_PFC_DATA(can1_data_a,\tCAN1_TX_A,\t\tCAN1_RX_A);\nCAN_PFC_PINS(can1_data_b,\tRCAR_GP_PIN(2, 28),\tRCAR_GP_PIN(2, 29));\nCAN_PFC_DATA(can1_data_b,\tCAN1_TX_B,\t\tCAN1_RX_B);\n\n \nCAN_PFC_PINS(can_clk_a,\t\tRCAR_GP_PIN(3, 24));\nCAN_PFC_CLK(can_clk_a,\t\tCAN_CLK_A);\nCAN_PFC_PINS(can_clk_b,\t\tRCAR_GP_PIN(1, 16));\nCAN_PFC_CLK(can_clk_b,\t\tCAN_CLK_B);\nCAN_PFC_PINS(can_clk_c,\t\tRCAR_GP_PIN(4, 24));\nCAN_PFC_CLK(can_clk_c,\t\tCAN_CLK_C);\nCAN_PFC_PINS(can_clk_d,\t\tRCAR_GP_PIN(2, 25));\nCAN_PFC_CLK(can_clk_d,\t\tCAN_CLK_D);\n\n \nSH_PFC_PINS(ether_rmii,\t\tRCAR_GP_PIN(4, 10),\tRCAR_GP_PIN(4, 11),\n\t\t\t\tRCAR_GP_PIN(4, 13),\tRCAR_GP_PIN(4, 9),\n\t\t\t\tRCAR_GP_PIN(4, 15),\tRCAR_GP_PIN(4, 16),\n\t\t\t\tRCAR_GP_PIN(4, 12),\tRCAR_GP_PIN(4, 14),\n\t\t\t\tRCAR_GP_PIN(4, 18),\tRCAR_GP_PIN(4, 17));\nstatic const unsigned int ether_rmii_mux[] = {\n\tETH_TXD0_MARK, ETH_TXD1_MARK, ETH_TX_EN_MARK,  ETH_REF_CLK_MARK,\n\tETH_RXD0_MARK, ETH_RXD1_MARK, ETH_CRS_DV_MARK, ETH_RX_ER_MARK,\n\tETH_MDIO_MARK, ETH_MDC_MARK,\n};\nSH_PFC_PINS(ether_link,\t\tRCAR_GP_PIN(4, 19));\nSH_PFC_MUX1(ether_link,\t\tETH_LINK);\nSH_PFC_PINS(ether_magic,\tRCAR_GP_PIN(4, 20));\nSH_PFC_MUX1(ether_magic,\tETH_MAGIC);\n\n \n#define SCIF_PFC_PIN(name, args...)\tSH_PFC_PINS(name, args)\n#define SCIF_PFC_DAT(name, tx, rx)\tSH_PFC_MUX2(name, tx, rx)\n#define SCIF_PFC_CTR(name, cts, rts)\tSH_PFC_MUX2(name, cts, rts)\n#define SCIF_PFC_CLK(name, sck)\t\tSH_PFC_MUX1(name, sck)\n\n \nSCIF_PFC_PIN(hscif0_data_a,\tRCAR_GP_PIN(1, 17),\tRCAR_GP_PIN(1, 18));\nSCIF_PFC_DAT(hscif0_data_a,\tHTX0_A,\t\t\tHRX0_A);\nSCIF_PFC_PIN(hscif0_data_b,\tRCAR_GP_PIN(0, 29),\tRCAR_GP_PIN(0, 30));\nSCIF_PFC_DAT(hscif0_data_b,\tHTX0_B,\t\t\tHRX0_B);\nSCIF_PFC_PIN(hscif0_ctrl_a,\tRCAR_GP_PIN(1, 20),\tRCAR_GP_PIN(1, 21));\nSCIF_PFC_CTR(hscif0_ctrl_a,\tHCTS0_A,\t\tHRTS0_A);\nSCIF_PFC_PIN(hscif0_ctrl_b,\tRCAR_GP_PIN(0, 31),\tRCAR_GP_PIN(0, 28));\nSCIF_PFC_CTR(hscif0_ctrl_b,\tHCTS0_B,\t\tHRTS0_B);\nSCIF_PFC_PIN(hscif0_clk,\tRCAR_GP_PIN(1, 19));\nSCIF_PFC_CLK(hscif0_clk,\tHSCK0);\n\n \nSCIF_PFC_PIN(hscif1_data_a,\tRCAR_GP_PIN(3, 19),\tRCAR_GP_PIN(3, 20));\nSCIF_PFC_DAT(hscif1_data_a,\tHTX1_A,\t\t\tHRX1_A);\nSCIF_PFC_PIN(hscif1_data_b,\tRCAR_GP_PIN(4, 5),\tRCAR_GP_PIN(4, 6));\nSCIF_PFC_DAT(hscif1_data_b,\tHTX1_B,\t\t\tHRX1_B);\nSCIF_PFC_PIN(hscif1_ctrl_a,\tRCAR_GP_PIN(3, 22),\tRCAR_GP_PIN(3, 21));\nSCIF_PFC_CTR(hscif1_ctrl_a,\tHCTS1_A,\t\tHRTS1_A);\nSCIF_PFC_PIN(hscif1_ctrl_b,\tRCAR_GP_PIN(4, 8),\tRCAR_GP_PIN(4, 7));\nSCIF_PFC_CTR(hscif1_ctrl_b,\tHCTS1_B,\t\tHRTS1_B);\nSCIF_PFC_PIN(hscif1_clk_a,\tRCAR_GP_PIN(3, 23));\nSCIF_PFC_CLK(hscif1_clk_a,\tHSCK1_A);\nSCIF_PFC_PIN(hscif1_clk_b,\tRCAR_GP_PIN(4, 2));\nSCIF_PFC_CLK(hscif1_clk_b,\tHSCK1_B);\n\n \n#define HSPI_PFC_PIN(name, args...)\t\tSH_PFC_PINS(name, args)\n#define HSPI_PFC_DAT(name, clk, cs, rx, tx)\tSH_PFC_MUX4(name, clk, cs, rx, tx)\n\n \nHSPI_PFC_PIN(hspi0_a,\tRCAR_GP_PIN(3, 19),\tRCAR_GP_PIN(3, 20),\n\t\t\tRCAR_GP_PIN(3, 21),\tRCAR_GP_PIN(3, 22));\nHSPI_PFC_DAT(hspi0_a,\tHSPI_CLK0_A,\t\tHSPI_CS0_A,\n\t\t\tHSPI_RX0_A,\t\tHSPI_TX0);\n\nHSPI_PFC_PIN(hspi0_b,\tRCAR_GP_PIN(2, 25),\tRCAR_GP_PIN(2, 26),\n\t\t\tRCAR_GP_PIN(2, 24),\tRCAR_GP_PIN(2, 27));\nHSPI_PFC_DAT(hspi0_b,\tHSPI_CLK0_B,\t\tHSPI_CS0_B,\n\t\t\tHSPI_RX0_B,\t\tHSPI_TX0_B);\n\n \nHSPI_PFC_PIN(hspi1_a,\tRCAR_GP_PIN(3, 26),\tRCAR_GP_PIN(3, 27),\n\t\t\tRCAR_GP_PIN(3, 25),\tRCAR_GP_PIN(3, 28));\nHSPI_PFC_DAT(hspi1_a,\tHSPI_CLK1_A,\t\tHSPI_CS1_A,\n\t\t\tHSPI_RX1_A,\t\tHSPI_TX1_A);\n\nHSPI_PFC_PIN(hspi1_b,\tRCAR_GP_PIN(0, 27),\tRCAR_GP_PIN(0, 26),\n\t\t\tPIN_CS0,\t\tPIN_CLKOUT);\nHSPI_PFC_DAT(hspi1_b,\tHSPI_CLK1_B,\t\tHSPI_CS1_B,\n\t\t\tHSPI_RX1_B,\t\tHSPI_TX1_B);\n\n \nHSPI_PFC_PIN(hspi2_a,\tRCAR_GP_PIN(2, 29),\tRCAR_GP_PIN(3, 8),\n\t\t\tRCAR_GP_PIN(2, 28),\tRCAR_GP_PIN(2, 30));\nHSPI_PFC_DAT(hspi2_a,\tHSPI_CLK2_A,\t\tHSPI_CS2_A,\n\t\t\tHSPI_RX2_A,\t\tHSPI_TX2_A);\n\nHSPI_PFC_PIN(hspi2_b,\tRCAR_GP_PIN(4, 21),\tRCAR_GP_PIN(4, 22),\n\t\t\tRCAR_GP_PIN(4, 23),\tRCAR_GP_PIN(4, 24));\nHSPI_PFC_DAT(hspi2_b,\tHSPI_CLK2_B,\t\tHSPI_CS2_B,\n\t\t\tHSPI_RX2_B,\t\tHSPI_TX2_B);\n\n \n#define I2C_PFC_PIN(name, args...)\tSH_PFC_PINS(name, args)\n#define I2C_PFC_MUX(name, sda, scl)\tSH_PFC_MUX2(name, sda, scl)\n\n \nI2C_PFC_PIN(i2c1_a,\tRCAR_GP_PIN(3, 8),\tRCAR_GP_PIN(3, 9));\nI2C_PFC_MUX(i2c1_a,\tSDA1_A,\t\t\tSCL1_A);\nI2C_PFC_PIN(i2c1_b,\tRCAR_GP_PIN(4, 17),\tRCAR_GP_PIN(4, 18));\nI2C_PFC_MUX(i2c1_b,\tSDA1_B,\t\t\tSCL1_B);\n\n \nI2C_PFC_PIN(i2c2_a,\tPIN_CS1_A26,\t\tRCAR_GP_PIN(1, 3));\nI2C_PFC_MUX(i2c2_a,\tSDA2_A,\t\t\tSCL2_A);\nI2C_PFC_PIN(i2c2_b,\tRCAR_GP_PIN(0, 3),\tRCAR_GP_PIN(0, 4));\nI2C_PFC_MUX(i2c2_b,\tSDA2_B,\t\t\tSCL2_B);\nI2C_PFC_PIN(i2c2_c,\tRCAR_GP_PIN(4, 15),\tRCAR_GP_PIN(4, 16));\nI2C_PFC_MUX(i2c2_c,\tSDA2_C,\t\t\tSCL2_C);\n\n \nI2C_PFC_PIN(i2c3_a,\tRCAR_GP_PIN(1, 14),\tRCAR_GP_PIN(1, 15));\nI2C_PFC_MUX(i2c3_a,\tSDA3_A,\t\t\tSCL3_A);\nI2C_PFC_PIN(i2c3_b,\tRCAR_GP_PIN(1, 16),\tRCAR_GP_PIN(1, 19));\nI2C_PFC_MUX(i2c3_b,\tSDA3_B,\t\t\tSCL3_B);\nI2C_PFC_PIN(i2c3_c,\tRCAR_GP_PIN(1, 22),\tRCAR_GP_PIN(1, 23));\nI2C_PFC_MUX(i2c3_c,\tSDA3_C,\t\t\tSCL3_C);\n\n \n#define MMC_PFC_PINS(name, args...)\t\tSH_PFC_PINS(name, args)\n#define MMC_PFC_CTRL(name, clk, cmd)\t\tSH_PFC_MUX2(name, clk, cmd)\n#define MMC_PFC_DAT8(name, d0, d1, d2, d3, d4, d5, d6, d7)\t\\\n\t\t\tSH_PFC_MUX8(name, d0, d1, d2, d3, d4, d5, d6, d7)\n\n \nMMC_PFC_PINS(mmc_ctrl,\t\tRCAR_GP_PIN(1, 5),\tRCAR_GP_PIN(1, 6));\nMMC_PFC_CTRL(mmc_ctrl,\t\tMMC_CLK,\t\tMMC_CMD);\nMMC_PFC_PINS(mmc_data,\t\tRCAR_GP_PIN(1, 7),\tRCAR_GP_PIN(1, 8),\n\t\t\t\tRCAR_GP_PIN(0, 5),\tRCAR_GP_PIN(0, 6),\n\t\t\t\tRCAR_GP_PIN(1, 4),\tRCAR_GP_PIN(1, 0),\n\t\t\t\tRCAR_GP_PIN(0, 30),\tRCAR_GP_PIN(0, 31));\nMMC_PFC_DAT8(mmc_data,\t\tMMC_D0,\t\t\tMMC_D1,\n\t\t\t\tMMC_D2,\t\t\tMMC_D3,\n\t\t\t\tMMC_D4,\t\t\tMMC_D5,\n\t\t\t\tMMC_D6,\t\t\tMMC_D7);\n\n \nSCIF_PFC_PIN(scif_clk,\t\tRCAR_GP_PIN(1, 16));\nSCIF_PFC_CLK(scif_clk,\t\tSCIF_CLK);\n\n \nSCIF_PFC_PIN(scif0_data_a,\tRCAR_GP_PIN(1, 17),\tRCAR_GP_PIN(1, 18));\nSCIF_PFC_DAT(scif0_data_a,\tTX0_A,\t\t\tRX0_A);\nSCIF_PFC_PIN(scif0_data_b,\tRCAR_GP_PIN(2, 3),\tRCAR_GP_PIN(2, 2));\nSCIF_PFC_DAT(scif0_data_b,\tTX0_B,\t\t\tRX0_B);\nSCIF_PFC_PIN(scif0_data_c,\tRCAR_GP_PIN(4, 0),\tRCAR_GP_PIN(3, 31));\nSCIF_PFC_DAT(scif0_data_c,\tTX0_C,\t\t\tRX0_C);\nSCIF_PFC_PIN(scif0_data_d,\tRCAR_GP_PIN(3, 6),\tRCAR_GP_PIN(3, 1));\nSCIF_PFC_DAT(scif0_data_d,\tTX0_D,\t\t\tRX0_D);\nSCIF_PFC_PIN(scif0_ctrl,\tRCAR_GP_PIN(1, 20),\tRCAR_GP_PIN(1, 21));\nSCIF_PFC_CTR(scif0_ctrl,\tCTS0,\t\t\tRTS0);\nSCIF_PFC_PIN(scif0_clk,\t\tRCAR_GP_PIN(1, 19));\nSCIF_PFC_CLK(scif0_clk,\t\tSCK0);\n\n \nSCIF_PFC_PIN(scif1_data_a,\tRCAR_GP_PIN(4, 0),\tRCAR_GP_PIN(4, 1));\nSCIF_PFC_DAT(scif1_data_a,\tTX1_A,\t\t\tRX1_A);\nSCIF_PFC_PIN(scif1_data_b,\tRCAR_GP_PIN(2, 24),\tRCAR_GP_PIN(2, 25));\nSCIF_PFC_DAT(scif1_data_b,\tTX1_B,\t\t\tRX1_B);\nSCIF_PFC_PIN(scif1_data_c,\tRCAR_GP_PIN(3, 22),\tRCAR_GP_PIN(3, 21));\nSCIF_PFC_DAT(scif1_data_c,\tTX1_C,\t\t\tRX1_C);\nSCIF_PFC_PIN(scif1_data_d,\tRCAR_GP_PIN(1, 30),\tRCAR_GP_PIN(1, 31));\nSCIF_PFC_DAT(scif1_data_d,\tTX1_D,\t\t\tRX1_D);\nSCIF_PFC_PIN(scif1_ctrl_a,\tRCAR_GP_PIN(4, 3),\tRCAR_GP_PIN(4, 4));\nSCIF_PFC_CTR(scif1_ctrl_a,\tCTS1_A,\t\t\tRTS1_A);\nSCIF_PFC_PIN(scif1_ctrl_c,\tRCAR_GP_PIN(3, 23),\tRCAR_GP_PIN(3, 19));\nSCIF_PFC_CTR(scif1_ctrl_c,\tCTS1_C,\t\t\tRTS1_C);\nSCIF_PFC_PIN(scif1_clk_a,\tRCAR_GP_PIN(4, 2));\nSCIF_PFC_CLK(scif1_clk_a,\tSCK1_A);\nSCIF_PFC_PIN(scif1_clk_c,\tRCAR_GP_PIN(3, 20));\nSCIF_PFC_CLK(scif1_clk_c,\tSCK1_C);\n\n \nSCIF_PFC_PIN(scif2_data_a,\tRCAR_GP_PIN(2, 26),\tRCAR_GP_PIN(2, 27));\nSCIF_PFC_DAT(scif2_data_a,\tTX2_A,\t\t\tRX2_A);\nSCIF_PFC_PIN(scif2_data_b,\tRCAR_GP_PIN(0, 29),\tRCAR_GP_PIN(0, 28));\nSCIF_PFC_DAT(scif2_data_b,\tTX2_B,\t\t\tRX2_B);\nSCIF_PFC_PIN(scif2_data_c,\tRCAR_GP_PIN(4, 13),\tRCAR_GP_PIN(4, 14));\nSCIF_PFC_DAT(scif2_data_c,\tTX2_C,\t\t\tRX2_C);\nSCIF_PFC_PIN(scif2_data_d,\tRCAR_GP_PIN(4, 15),\tRCAR_GP_PIN(4, 16));\nSCIF_PFC_DAT(scif2_data_d,\tTX2_D,\t\t\tRX2_D);\nSCIF_PFC_PIN(scif2_data_e,\tRCAR_GP_PIN(0, 3),\tRCAR_GP_PIN(0, 4));\nSCIF_PFC_DAT(scif2_data_e,\tTX2_E,\t\t\tRX2_E);\nSCIF_PFC_PIN(scif2_clk_a,\tRCAR_GP_PIN(3, 9));\nSCIF_PFC_CLK(scif2_clk_a,\tSCK2_A);\nSCIF_PFC_PIN(scif2_clk_b,\tPIN_CS1_A26);\nSCIF_PFC_CLK(scif2_clk_b,\tSCK2_B);\nSCIF_PFC_PIN(scif2_clk_c,\tRCAR_GP_PIN(4, 12));\nSCIF_PFC_CLK(scif2_clk_c,\tSCK2_C);\n\n \nSCIF_PFC_PIN(scif3_data_a,\tRCAR_GP_PIN(1, 10),\tRCAR_GP_PIN(1, 9));\nSCIF_PFC_DAT(scif3_data_a,\tTX3_A,\t\t\tRX3_A);\nSCIF_PFC_PIN(scif3_data_b,\tRCAR_GP_PIN(3, 28),\tRCAR_GP_PIN(3, 27));\nSCIF_PFC_DAT(scif3_data_b,\tTX3_B,\t\t\tRX3_B);\nSCIF_PFC_PIN(scif3_data_c,\tRCAR_GP_PIN(1, 3),\tRCAR_GP_PIN(0, 31));\nSCIF_PFC_DAT(scif3_data_c,\tTX3_C,\t\t\tRX3_C);\nSCIF_PFC_PIN(scif3_data_d,\tRCAR_GP_PIN(3, 30),\tRCAR_GP_PIN(3, 29));\nSCIF_PFC_DAT(scif3_data_d,\tTX3_D,\t\t\tRX3_D);\n\n \nSCIF_PFC_PIN(scif4_data_a,\tRCAR_GP_PIN(2, 5),\tRCAR_GP_PIN(2, 4));\nSCIF_PFC_DAT(scif4_data_a,\tTX4_A,\t\t\tRX4_A);\nSCIF_PFC_PIN(scif4_data_b,\tRCAR_GP_PIN(3, 26),\tRCAR_GP_PIN(3, 25));\nSCIF_PFC_DAT(scif4_data_b,\tTX4_B,\t\t\tRX4_B);\nSCIF_PFC_PIN(scif4_data_c,\tRCAR_GP_PIN(3, 0),\tRCAR_GP_PIN(2, 31));\nSCIF_PFC_DAT(scif4_data_c,\tTX4_C,\t\t\tRX4_C);\n\n \nSCIF_PFC_PIN(scif5_data_a,\tRCAR_GP_PIN(3, 17),\tRCAR_GP_PIN(3, 18));\nSCIF_PFC_DAT(scif5_data_a,\tTX5_A,\t\t\tRX5_A);\nSCIF_PFC_PIN(scif5_data_b,\tRCAR_GP_PIN(1, 15),\tRCAR_GP_PIN(1, 14));\nSCIF_PFC_DAT(scif5_data_b,\tTX5_B,\t\t\tRX5_B);\n\n \n#define SDHI_PFC_PINS(name, args...)\t\tSH_PFC_PINS(name, args)\n#define SDHI_PFC_DAT4(name, d0, d1, d2, d3)\tSH_PFC_MUX4(name, d0, d1, d2, d3)\n#define SDHI_PFC_CTRL(name, clk, cmd)\t\tSH_PFC_MUX2(name, clk, cmd)\n#define SDHI_PFC_CDPN(name, cd)\t\t\tSH_PFC_MUX1(name, cd)\n#define SDHI_PFC_WPPN(name, wp)\t\t\tSH_PFC_MUX1(name, wp)\n\n \nSDHI_PFC_PINS(sdhi0_cd,\t\tRCAR_GP_PIN(3, 17));\nSDHI_PFC_CDPN(sdhi0_cd,\t\tSD0_CD);\nSDHI_PFC_PINS(sdhi0_ctrl,\tRCAR_GP_PIN(3, 11),\tRCAR_GP_PIN(3, 12));\nSDHI_PFC_CTRL(sdhi0_ctrl,\tSD0_CLK,\t\tSD0_CMD);\nSDHI_PFC_PINS(sdhi0_data,\tRCAR_GP_PIN(3, 13),\tRCAR_GP_PIN(3, 14),\n\t\t\t\tRCAR_GP_PIN(3, 15),\tRCAR_GP_PIN(3, 16));\nSDHI_PFC_DAT4(sdhi0_data,\tSD0_DAT0,\t\tSD0_DAT1,\n\t\t\t\tSD0_DAT2,\t\tSD0_DAT3);\nSDHI_PFC_PINS(sdhi0_wp,\t\tRCAR_GP_PIN(3, 18));\nSDHI_PFC_WPPN(sdhi0_wp,\t\tSD0_WP);\n\n \nSDHI_PFC_PINS(sdhi1_cd_a,\tRCAR_GP_PIN(0, 30));\nSDHI_PFC_CDPN(sdhi1_cd_a,\tSD1_CD_A);\nSDHI_PFC_PINS(sdhi1_cd_b,\tRCAR_GP_PIN(2, 24));\nSDHI_PFC_CDPN(sdhi1_cd_b,\tSD1_CD_B);\nSDHI_PFC_PINS(sdhi1_ctrl_a,\tRCAR_GP_PIN(1, 5),\tRCAR_GP_PIN(1, 6));\nSDHI_PFC_CTRL(sdhi1_ctrl_a,\tSD1_CLK_A,\t\tSD1_CMD_A);\nSDHI_PFC_PINS(sdhi1_ctrl_b,\tRCAR_GP_PIN(1, 17),\tRCAR_GP_PIN(1, 16));\nSDHI_PFC_CTRL(sdhi1_ctrl_b,\tSD1_CLK_B,\t\tSD1_CMD_B);\nSDHI_PFC_PINS(sdhi1_data_a,\tRCAR_GP_PIN(1, 7),\tRCAR_GP_PIN(1, 8),\n\t\t\t\tRCAR_GP_PIN(0, 5),\tRCAR_GP_PIN(0, 6));\nSDHI_PFC_DAT4(sdhi1_data_a,\tSD1_DAT0_A,\t\tSD1_DAT1_A,\n\t\t\t\tSD1_DAT2_A,\t\tSD1_DAT3_A);\nSDHI_PFC_PINS(sdhi1_data_b,\tRCAR_GP_PIN(1, 18),\tRCAR_GP_PIN(1, 19),\n\t\t\t\tRCAR_GP_PIN(1, 20),\tRCAR_GP_PIN(1, 21));\nSDHI_PFC_DAT4(sdhi1_data_b,\tSD1_DAT0_B,\t\tSD1_DAT1_B,\n\t\t\t\tSD1_DAT2_B,\t\tSD1_DAT3_B);\nSDHI_PFC_PINS(sdhi1_wp_a,\tRCAR_GP_PIN(0, 31));\nSDHI_PFC_WPPN(sdhi1_wp_a,\tSD1_WP_A);\nSDHI_PFC_PINS(sdhi1_wp_b,\tRCAR_GP_PIN(2, 25));\nSDHI_PFC_WPPN(sdhi1_wp_b,\tSD1_WP_B);\n\n \nSDHI_PFC_PINS(sdhi2_cd_a,\tRCAR_GP_PIN(4, 23));\nSDHI_PFC_CDPN(sdhi2_cd_a,\tSD2_CD_A);\nSDHI_PFC_PINS(sdhi2_cd_b,\tRCAR_GP_PIN(3, 27));\nSDHI_PFC_CDPN(sdhi2_cd_b,\tSD2_CD_B);\nSDHI_PFC_PINS(sdhi2_ctrl_a,\tRCAR_GP_PIN(4, 17),\tRCAR_GP_PIN(4, 18));\nSDHI_PFC_CTRL(sdhi2_ctrl_a,\tSD2_CLK_A,\t\tSD2_CMD_A);\nSDHI_PFC_PINS(sdhi2_ctrl_b,\tRCAR_GP_PIN(4, 5),\tRCAR_GP_PIN(4, 6));\nSDHI_PFC_CTRL(sdhi2_ctrl_b,\tSD2_CLK_B,\t\tSD2_CMD_B);\nSDHI_PFC_PINS(sdhi2_data_a,\tRCAR_GP_PIN(4, 19),\tRCAR_GP_PIN(4, 20),\n\t\t\t\tRCAR_GP_PIN(4, 21),\tRCAR_GP_PIN(4, 22));\nSDHI_PFC_DAT4(sdhi2_data_a,\tSD2_DAT0_A,\t\tSD2_DAT1_A,\n\t\t\t\tSD2_DAT2_A,\t\tSD2_DAT3_A);\nSDHI_PFC_PINS(sdhi2_data_b,\tRCAR_GP_PIN(4, 7),\tRCAR_GP_PIN(4, 8),\n\t\t\t\tRCAR_GP_PIN(3, 25),\tRCAR_GP_PIN(3, 26));\nSDHI_PFC_DAT4(sdhi2_data_b,\tSD2_DAT0_B,\t\tSD2_DAT1_B,\n\t\t\t\tSD2_DAT2_B,\t\tSD2_DAT3_B);\nSDHI_PFC_PINS(sdhi2_wp_a,\tRCAR_GP_PIN(4, 24));\nSDHI_PFC_WPPN(sdhi2_wp_a,\tSD2_WP_A);\nSDHI_PFC_PINS(sdhi2_wp_b,\tRCAR_GP_PIN(3, 28));\nSDHI_PFC_WPPN(sdhi2_wp_b,\tSD2_WP_B);\n\n \n#define SSI_PFC_PINS(name, args...)\t\tSH_PFC_PINS(name, args)\n#define SSI_PFC_CTRL(name, sck, ws)\t\tSH_PFC_MUX2(name, sck, ws)\n#define SSI_PFC_DATA(name, d)\t\t\tSH_PFC_MUX1(name, d)\n\n \nSSI_PFC_PINS(ssi012_ctrl,\tRCAR_GP_PIN(3, 6),\tRCAR_GP_PIN(3, 7));\nSSI_PFC_CTRL(ssi012_ctrl,\tSSI_SCK012,\t\tSSI_WS012);\nSSI_PFC_PINS(ssi0_data,\t\tRCAR_GP_PIN(3, 10));\nSSI_PFC_DATA(ssi0_data,\t\tSSI_SDATA0);\nSSI_PFC_PINS(ssi1_a_ctrl,\tRCAR_GP_PIN(2, 20),\tRCAR_GP_PIN(2, 21));\nSSI_PFC_CTRL(ssi1_a_ctrl,\tSSI_SCK1_A,\t\tSSI_WS1_A);\nSSI_PFC_PINS(ssi1_b_ctrl,\tPIN_CS1_A26,\t\tRCAR_GP_PIN(1, 3));\nSSI_PFC_CTRL(ssi1_b_ctrl,\tSSI_SCK1_B,\t\tSSI_WS1_B);\nSSI_PFC_PINS(ssi1_data,\t\tRCAR_GP_PIN(3, 9));\nSSI_PFC_DATA(ssi1_data,\t\tSSI_SDATA1);\nSSI_PFC_PINS(ssi2_a_ctrl,\tRCAR_GP_PIN(2, 26),\tRCAR_GP_PIN(3, 4));\nSSI_PFC_CTRL(ssi2_a_ctrl,\tSSI_SCK2_A,\t\tSSI_WS2_A);\nSSI_PFC_PINS(ssi2_b_ctrl,\tRCAR_GP_PIN(2, 6),\tRCAR_GP_PIN(2, 17));\nSSI_PFC_CTRL(ssi2_b_ctrl,\tSSI_SCK2_B,\t\tSSI_WS2_B);\nSSI_PFC_PINS(ssi2_data,\t\tRCAR_GP_PIN(3, 8));\nSSI_PFC_DATA(ssi2_data,\t\tSSI_SDATA2);\n\n \nSSI_PFC_PINS(ssi34_ctrl,\tRCAR_GP_PIN(3, 2),\tRCAR_GP_PIN(3, 3));\nSSI_PFC_CTRL(ssi34_ctrl,\tSSI_SCK34,\t\tSSI_WS34);\nSSI_PFC_PINS(ssi3_data,\t\tRCAR_GP_PIN(3, 5));\nSSI_PFC_DATA(ssi3_data,\t\tSSI_SDATA3);\nSSI_PFC_PINS(ssi4_ctrl,\t\tRCAR_GP_PIN(1, 22),     RCAR_GP_PIN(1, 23));\nSSI_PFC_CTRL(ssi4_ctrl,\t\tSSI_SCK4,               SSI_WS4);\nSSI_PFC_PINS(ssi4_data,\t\tRCAR_GP_PIN(3, 4));\nSSI_PFC_DATA(ssi4_data,\t\tSSI_SDATA4);\n\n \nSSI_PFC_PINS(ssi5_ctrl,\t\tRCAR_GP_PIN(2, 31),\tRCAR_GP_PIN(3, 0));\nSSI_PFC_CTRL(ssi5_ctrl,\t\tSSI_SCK5,\t\tSSI_WS5);\nSSI_PFC_PINS(ssi5_data,\t\tRCAR_GP_PIN(3, 1));\nSSI_PFC_DATA(ssi5_data,\t\tSSI_SDATA5);\n\n \nSSI_PFC_PINS(ssi6_ctrl,\t\tRCAR_GP_PIN(2, 28),\tRCAR_GP_PIN(2, 29));\nSSI_PFC_CTRL(ssi6_ctrl,\t\tSSI_SCK6,\t\tSSI_WS6);\nSSI_PFC_PINS(ssi6_data,\t\tRCAR_GP_PIN(2, 30));\nSSI_PFC_DATA(ssi6_data,\t\tSSI_SDATA6);\n\n \nSSI_PFC_PINS(ssi78_ctrl,\tRCAR_GP_PIN(2, 24),\tRCAR_GP_PIN(2, 25));\nSSI_PFC_CTRL(ssi78_ctrl,\tSSI_SCK78,\t\tSSI_WS78);\nSSI_PFC_PINS(ssi7_data,\t\tRCAR_GP_PIN(2, 27));\nSSI_PFC_DATA(ssi7_data,\t\tSSI_SDATA7);\nSSI_PFC_PINS(ssi8_data,\t\tRCAR_GP_PIN(2, 26));\nSSI_PFC_DATA(ssi8_data,\t\tSSI_SDATA8);\n\n \nSH_PFC_PINS(usb0,\t\tRCAR_GP_PIN(0, 1));\nSH_PFC_MUX1(usb0,\t\tPENC0);\nSH_PFC_PINS(usb0_ovc,\t\tRCAR_GP_PIN(0, 3));\nSH_PFC_MUX1(usb0_ovc,\t\tUSB_OVC0);\n\n \nSH_PFC_PINS(usb1,\t\tRCAR_GP_PIN(0, 2));\nSH_PFC_MUX1(usb1,\t\tPENC1);\nSH_PFC_PINS(usb1_ovc,\t\tRCAR_GP_PIN(0, 4));\nSH_PFC_MUX1(usb1_ovc,\t\tUSB_OVC1);\n\n \n#define VIN_PFC_PINS(name, args...)\t\tSH_PFC_PINS(name, args)\n#define VIN_PFC_DAT8(name, d0, d1, d2, d3, d4, d5, d6, d7)\t\\\n\tSH_PFC_MUX8(name, d0, d1, d2, d3, d4, d5, d6, d7)\n#define VIN_PFC_CLK(name, clk)\t\t\tSH_PFC_MUX1(name, clk)\n#define VIN_PFC_SYNC(name, hsync, vsync)\tSH_PFC_MUX2(name, hsync, vsync)\n\n \nVIN_PFC_PINS(vin0_data8,\tRCAR_GP_PIN(3, 29),\tRCAR_GP_PIN(3, 30),\n\t\t\t\tRCAR_GP_PIN(3, 31),\tRCAR_GP_PIN(4, 0),\n\t\t\t\tRCAR_GP_PIN(4, 1),\tRCAR_GP_PIN(4, 2),\n\t\t\t\tRCAR_GP_PIN(4, 3),\tRCAR_GP_PIN(4, 4));\nVIN_PFC_DAT8(vin0_data8,\tVI0_DATA0_VI0_B0,\tVI0_DATA1_VI0_B1,\n\t\t\t\tVI0_DATA2_VI0_B2,\tVI0_DATA3_VI0_B3,\n\t\t\t\tVI0_DATA4_VI0_B4,\tVI0_DATA5_VI0_B5,\n\t\t\t\tVI0_DATA6_VI0_G0,\tVI0_DATA7_VI0_G1);\nVIN_PFC_PINS(vin0_clk,\t\tRCAR_GP_PIN(3, 24));\nVIN_PFC_CLK(vin0_clk,\t\tVI0_CLK);\nVIN_PFC_PINS(vin0_sync,\t\tRCAR_GP_PIN(3, 27),\tRCAR_GP_PIN(3, 28));\nVIN_PFC_SYNC(vin0_sync,\t\tVI0_HSYNC,\t\tVI0_VSYNC);\n \nVIN_PFC_PINS(vin1_data8,\tRCAR_GP_PIN(3, 25),\tRCAR_GP_PIN(3, 26),\n\t\t\t\tRCAR_GP_PIN(3, 27),\tRCAR_GP_PIN(3, 28),\n\t\t\t\tRCAR_GP_PIN(4, 5),\tRCAR_GP_PIN(4, 6),\n\t\t\t\tRCAR_GP_PIN(4, 7),\tRCAR_GP_PIN(4, 8));\nVIN_PFC_DAT8(vin1_data8,\tVI1_DATA0,\t\tVI1_DATA1,\n\t\t\t\tVI1_DATA2,\t\tVI1_DATA3,\n\t\t\t\tVI1_DATA4,\t\tVI1_DATA5,\n\t\t\t\tVI1_DATA6,\t\tVI1_DATA7);\nVIN_PFC_PINS(vin1_clk,\t\tRCAR_GP_PIN(4, 9));\nVIN_PFC_CLK(vin1_clk,\t\tVI1_CLK);\nVIN_PFC_PINS(vin1_sync,\t\tRCAR_GP_PIN(3, 21),\tRCAR_GP_PIN(3, 22));\nVIN_PFC_SYNC(vin1_sync,\t\tVI1_HSYNC,\t\tVI1_VSYNC);\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(audio_clk_a),\n\tSH_PFC_PIN_GROUP(audio_clk_b),\n\tSH_PFC_PIN_GROUP(audio_clk_c),\n\tSH_PFC_PIN_GROUP(audio_clkout_a),\n\tSH_PFC_PIN_GROUP(audio_clkout_b),\n\tSH_PFC_PIN_GROUP(can0_data_a),\n\tSH_PFC_PIN_GROUP(can0_data_b),\n\tSH_PFC_PIN_GROUP(can1_data_a),\n\tSH_PFC_PIN_GROUP(can1_data_b),\n\tSH_PFC_PIN_GROUP(can_clk_a),\n\tSH_PFC_PIN_GROUP(can_clk_b),\n\tSH_PFC_PIN_GROUP(can_clk_c),\n\tSH_PFC_PIN_GROUP(can_clk_d),\n\tSH_PFC_PIN_GROUP(ether_rmii),\n\tSH_PFC_PIN_GROUP(ether_link),\n\tSH_PFC_PIN_GROUP(ether_magic),\n\tSH_PFC_PIN_GROUP(hscif0_data_a),\n\tSH_PFC_PIN_GROUP(hscif0_data_b),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl_a),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl_b),\n\tSH_PFC_PIN_GROUP(hscif0_clk),\n\tSH_PFC_PIN_GROUP(hscif1_data_a),\n\tSH_PFC_PIN_GROUP(hscif1_data_b),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl_a),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl_b),\n\tSH_PFC_PIN_GROUP(hscif1_clk_a),\n\tSH_PFC_PIN_GROUP(hscif1_clk_b),\n\tSH_PFC_PIN_GROUP(hspi0_a),\n\tSH_PFC_PIN_GROUP(hspi0_b),\n\tSH_PFC_PIN_GROUP(hspi1_a),\n\tSH_PFC_PIN_GROUP(hspi1_b),\n\tSH_PFC_PIN_GROUP(hspi2_a),\n\tSH_PFC_PIN_GROUP(hspi2_b),\n\tSH_PFC_PIN_GROUP(i2c1_a),\n\tSH_PFC_PIN_GROUP(i2c1_b),\n\tSH_PFC_PIN_GROUP(i2c2_a),\n\tSH_PFC_PIN_GROUP(i2c2_b),\n\tSH_PFC_PIN_GROUP(i2c2_c),\n\tSH_PFC_PIN_GROUP(i2c3_a),\n\tSH_PFC_PIN_GROUP(i2c3_b),\n\tSH_PFC_PIN_GROUP(i2c3_c),\n\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\tSH_PFC_PIN_GROUP(scif_clk),\n\tSH_PFC_PIN_GROUP(scif0_data_a),\n\tSH_PFC_PIN_GROUP(scif0_data_b),\n\tSH_PFC_PIN_GROUP(scif0_data_c),\n\tSH_PFC_PIN_GROUP(scif0_data_d),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif0_clk),\n\tSH_PFC_PIN_GROUP(scif1_data_a),\n\tSH_PFC_PIN_GROUP(scif1_data_b),\n\tSH_PFC_PIN_GROUP(scif1_data_c),\n\tSH_PFC_PIN_GROUP(scif1_data_d),\n\tSH_PFC_PIN_GROUP(scif1_ctrl_a),\n\tSH_PFC_PIN_GROUP(scif1_ctrl_c),\n\tSH_PFC_PIN_GROUP(scif1_clk_a),\n\tSH_PFC_PIN_GROUP(scif1_clk_c),\n\tSH_PFC_PIN_GROUP(scif2_data_a),\n\tSH_PFC_PIN_GROUP(scif2_data_b),\n\tSH_PFC_PIN_GROUP(scif2_data_c),\n\tSH_PFC_PIN_GROUP(scif2_data_d),\n\tSH_PFC_PIN_GROUP(scif2_data_e),\n\tSH_PFC_PIN_GROUP(scif2_clk_a),\n\tSH_PFC_PIN_GROUP(scif2_clk_b),\n\tSH_PFC_PIN_GROUP(scif2_clk_c),\n\tSH_PFC_PIN_GROUP(scif3_data_a),\n\tSH_PFC_PIN_GROUP(scif3_data_b),\n\tSH_PFC_PIN_GROUP(scif3_data_c),\n\tSH_PFC_PIN_GROUP(scif3_data_d),\n\tSH_PFC_PIN_GROUP(scif4_data_a),\n\tSH_PFC_PIN_GROUP(scif4_data_b),\n\tSH_PFC_PIN_GROUP(scif4_data_c),\n\tSH_PFC_PIN_GROUP(scif5_data_a),\n\tSH_PFC_PIN_GROUP(scif5_data_b),\n\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\tSH_PFC_PIN_GROUP(sdhi1_cd_a),\n\tSH_PFC_PIN_GROUP(sdhi1_cd_b),\n\tSH_PFC_PIN_GROUP(sdhi1_ctrl_a),\n\tSH_PFC_PIN_GROUP(sdhi1_ctrl_b),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 1, _a),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 1, _b),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 4, _a),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 4, _b),\n\tSH_PFC_PIN_GROUP(sdhi1_wp_a),\n\tSH_PFC_PIN_GROUP(sdhi1_wp_b),\n\tSH_PFC_PIN_GROUP(sdhi2_cd_a),\n\tSH_PFC_PIN_GROUP(sdhi2_cd_b),\n\tSH_PFC_PIN_GROUP(sdhi2_ctrl_a),\n\tSH_PFC_PIN_GROUP(sdhi2_ctrl_b),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 1, _a),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 1, _b),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 4, _a),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 4, _b),\n\tSH_PFC_PIN_GROUP(sdhi2_wp_a),\n\tSH_PFC_PIN_GROUP(sdhi2_wp_b),\n\tSH_PFC_PIN_GROUP(ssi012_ctrl),\n\tSH_PFC_PIN_GROUP(ssi0_data),\n\tSH_PFC_PIN_GROUP(ssi1_a_ctrl),\n\tSH_PFC_PIN_GROUP(ssi1_b_ctrl),\n\tSH_PFC_PIN_GROUP(ssi1_data),\n\tSH_PFC_PIN_GROUP(ssi2_a_ctrl),\n\tSH_PFC_PIN_GROUP(ssi2_b_ctrl),\n\tSH_PFC_PIN_GROUP(ssi2_data),\n\tSH_PFC_PIN_GROUP(ssi34_ctrl),\n\tSH_PFC_PIN_GROUP(ssi3_data),\n\tSH_PFC_PIN_GROUP(ssi4_ctrl),\n\tSH_PFC_PIN_GROUP(ssi4_data),\n\tSH_PFC_PIN_GROUP(ssi5_ctrl),\n\tSH_PFC_PIN_GROUP(ssi5_data),\n\tSH_PFC_PIN_GROUP(ssi6_ctrl),\n\tSH_PFC_PIN_GROUP(ssi6_data),\n\tSH_PFC_PIN_GROUP(ssi78_ctrl),\n\tSH_PFC_PIN_GROUP(ssi7_data),\n\tSH_PFC_PIN_GROUP(ssi8_data),\n\tSH_PFC_PIN_GROUP(usb0),\n\tSH_PFC_PIN_GROUP(usb0_ovc),\n\tSH_PFC_PIN_GROUP(usb1),\n\tSH_PFC_PIN_GROUP(usb1_ovc),\n\tSH_PFC_PIN_GROUP(vin0_data8),\n\tSH_PFC_PIN_GROUP(vin0_clk),\n\tSH_PFC_PIN_GROUP(vin0_sync),\n\tSH_PFC_PIN_GROUP(vin1_data8),\n\tSH_PFC_PIN_GROUP(vin1_clk),\n\tSH_PFC_PIN_GROUP(vin1_sync),\n};\n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clk_a\",\n\t\"audio_clk_b\",\n\t\"audio_clk_c\",\n\t\"audio_clkout_a\",\n\t\"audio_clkout_b\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data_a\",\n\t\"can0_data_b\",\n\t\"can_clk_a\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\nstatic const char * const can1_groups[] = {\n\t\"can1_data_a\",\n\t\"can1_data_b\",\n\t\"can_clk_a\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\nstatic const char * const ether_groups[] = {\n\t\"ether_rmii\",\n\t\"ether_link\",\n\t\"ether_magic\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data_a\",\n\t\"hscif0_data_b\",\n\t\"hscif0_ctrl_a\",\n\t\"hscif0_ctrl_b\",\n\t\"hscif0_clk\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data_a\",\n\t\"hscif1_data_b\",\n\t\"hscif1_ctrl_a\",\n\t\"hscif1_ctrl_b\",\n\t\"hscif1_clk_a\",\n\t\"hscif1_clk_b\",\n};\n\nstatic const char * const hspi0_groups[] = {\n\t\"hspi0_a\",\n\t\"hspi0_b\",\n};\n\nstatic const char * const hspi1_groups[] = {\n\t\"hspi1_a\",\n\t\"hspi1_b\",\n};\n\nstatic const char * const hspi2_groups[] = {\n\t\"hspi2_a\",\n\t\"hspi2_b\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_a\",\n\t\"i2c1_b\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_a\",\n\t\"i2c2_b\",\n\t\"i2c2_c\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_a\",\n\t\"i2c3_b\",\n\t\"i2c3_c\",\n};\n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_ctrl\",\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data_a\",\n\t\"scif0_data_b\",\n\t\"scif0_data_c\",\n\t\"scif0_data_d\",\n\t\"scif0_ctrl\",\n\t\"scif0_clk\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data_a\",\n\t\"scif1_data_b\",\n\t\"scif1_data_c\",\n\t\"scif1_data_d\",\n\t\"scif1_ctrl_a\",\n\t\"scif1_ctrl_c\",\n\t\"scif1_clk_a\",\n\t\"scif1_clk_c\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data_a\",\n\t\"scif2_data_b\",\n\t\"scif2_data_c\",\n\t\"scif2_data_d\",\n\t\"scif2_data_e\",\n\t\"scif2_clk_a\",\n\t\"scif2_clk_b\",\n\t\"scif2_clk_c\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data_a\",\n\t\"scif3_data_b\",\n\t\"scif3_data_c\",\n\t\"scif3_data_d\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data_a\",\n\t\"scif4_data_b\",\n\t\"scif4_data_c\",\n};\n\nstatic const char * const scif5_groups[] = {\n\t\"scif5_data_a\",\n\t\"scif5_data_b\",\n};\n\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_cd\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_cd_a\",\n\t\"sdhi1_cd_b\",\n\t\"sdhi1_ctrl_a\",\n\t\"sdhi1_ctrl_b\",\n\t\"sdhi1_data1_a\",\n\t\"sdhi1_data1_b\",\n\t\"sdhi1_data4_a\",\n\t\"sdhi1_data4_b\",\n\t\"sdhi1_wp_a\",\n\t\"sdhi1_wp_b\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_cd_a\",\n\t\"sdhi2_cd_b\",\n\t\"sdhi2_ctrl_a\",\n\t\"sdhi2_ctrl_b\",\n\t\"sdhi2_data1_a\",\n\t\"sdhi2_data1_b\",\n\t\"sdhi2_data4_a\",\n\t\"sdhi2_data4_b\",\n\t\"sdhi2_wp_a\",\n\t\"sdhi2_wp_b\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi012_ctrl\",\n\t\"ssi0_data\",\n\t\"ssi1_a_ctrl\",\n\t\"ssi1_b_ctrl\",\n\t\"ssi1_data\",\n\t\"ssi2_a_ctrl\",\n\t\"ssi2_b_ctrl\",\n\t\"ssi2_data\",\n\t\"ssi34_ctrl\",\n\t\"ssi3_data\",\n\t\"ssi4_ctrl\",\n\t\"ssi4_data\",\n\t\"ssi5_ctrl\",\n\t\"ssi5_data\",\n\t\"ssi6_ctrl\",\n\t\"ssi6_data\",\n\t\"ssi78_ctrl\",\n\t\"ssi7_data\",\n\t\"ssi8_data\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0\",\n\t\"usb0_ovc\",\n};\n\nstatic const char * const usb1_groups[] = {\n\t\"usb1\",\n\t\"usb1_ovc\",\n};\n\nstatic const char * const vin0_groups[] = {\n\t\"vin0_data8\",\n\t\"vin0_clk\",\n\t\"vin0_sync\",\n};\n\nstatic const char * const vin1_groups[] = {\n\t\"vin1_data8\",\n\t\"vin1_clk\",\n\t\"vin1_sync\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(audio_clk),\n\tSH_PFC_FUNCTION(can0),\n\tSH_PFC_FUNCTION(can1),\n\tSH_PFC_FUNCTION(ether),\n\tSH_PFC_FUNCTION(hscif0),\n\tSH_PFC_FUNCTION(hscif1),\n\tSH_PFC_FUNCTION(hspi0),\n\tSH_PFC_FUNCTION(hspi1),\n\tSH_PFC_FUNCTION(hspi2),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(mmc),\n\tSH_PFC_FUNCTION(scif_clk),\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif2),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif5),\n\tSH_PFC_FUNCTION(sdhi0),\n\tSH_PFC_FUNCTION(sdhi1),\n\tSH_PFC_FUNCTION(sdhi2),\n\tSH_PFC_FUNCTION(ssi),\n\tSH_PFC_FUNCTION(usb0),\n\tSH_PFC_FUNCTION(usb1),\n\tSH_PFC_FUNCTION(vin0),\n\tSH_PFC_FUNCTION(vin1),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xfffc0004, 32, 1, GROUP(\n\t\tGP_0_31_FN,\tFN_IP1_14_11,\n\t\tGP_0_30_FN,\tFN_IP1_10_8,\n\t\tGP_0_29_FN,\tFN_IP1_7_5,\n\t\tGP_0_28_FN,\tFN_IP1_4_2,\n\t\tGP_0_27_FN,\tFN_IP1_1,\n\t\tGP_0_26_FN,\tFN_IP1_0,\n\t\tGP_0_25_FN,\tFN_IP0_30,\n\t\tGP_0_24_FN,\tFN_IP0_29,\n\t\tGP_0_23_FN,\tFN_IP0_28,\n\t\tGP_0_22_FN,\tFN_IP0_27,\n\t\tGP_0_21_FN,\tFN_IP0_26,\n\t\tGP_0_20_FN,\tFN_IP0_25,\n\t\tGP_0_19_FN,\tFN_IP0_24,\n\t\tGP_0_18_FN,\tFN_IP0_23,\n\t\tGP_0_17_FN,\tFN_IP0_22,\n\t\tGP_0_16_FN,\tFN_IP0_21,\n\t\tGP_0_15_FN,\tFN_IP0_20,\n\t\tGP_0_14_FN,\tFN_IP0_19,\n\t\tGP_0_13_FN,\tFN_IP0_18,\n\t\tGP_0_12_FN,\tFN_IP0_17,\n\t\tGP_0_11_FN,\tFN_IP0_16,\n\t\tGP_0_10_FN,\tFN_IP0_15,\n\t\tGP_0_9_FN,\tFN_A3,\n\t\tGP_0_8_FN,\tFN_A2,\n\t\tGP_0_7_FN,\tFN_A1,\n\t\tGP_0_6_FN,\tFN_IP0_14_12,\n\t\tGP_0_5_FN,\tFN_IP0_11_8,\n\t\tGP_0_4_FN,\tFN_IP0_7_5,\n\t\tGP_0_3_FN,\tFN_IP0_4_2,\n\t\tGP_0_2_FN,\tFN_PENC1,\n\t\tGP_0_1_FN,\tFN_PENC0,\n\t\tGP_0_0_FN,\tFN_IP0_1_0 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xfffc0008, 32, 1, GROUP(\n\t\tGP_1_31_FN,\tFN_IP4_6_4,\n\t\tGP_1_30_FN,\tFN_IP4_3_1,\n\t\tGP_1_29_FN,\tFN_IP4_0,\n\t\tGP_1_28_FN,\tFN_IP3_31,\n\t\tGP_1_27_FN,\tFN_IP3_30,\n\t\tGP_1_26_FN,\tFN_IP3_29,\n\t\tGP_1_25_FN,\tFN_IP3_28,\n\t\tGP_1_24_FN,\tFN_IP3_27,\n\t\tGP_1_23_FN,\tFN_IP3_26_24,\n\t\tGP_1_22_FN,\tFN_IP3_23_21,\n\t\tGP_1_21_FN,\tFN_IP3_20_19,\n\t\tGP_1_20_FN,\tFN_IP3_18_16,\n\t\tGP_1_19_FN,\tFN_IP3_15_13,\n\t\tGP_1_18_FN,\tFN_IP3_12_10,\n\t\tGP_1_17_FN,\tFN_IP3_9_8,\n\t\tGP_1_16_FN,\tFN_IP3_7_5,\n\t\tGP_1_15_FN,\tFN_IP3_4_2,\n\t\tGP_1_14_FN,\tFN_IP3_1_0,\n\t\tGP_1_13_FN,\tFN_IP2_31,\n\t\tGP_1_12_FN,\tFN_IP2_30,\n\t\tGP_1_11_FN,\tFN_IP2_17,\n\t\tGP_1_10_FN,\tFN_IP2_16_14,\n\t\tGP_1_9_FN,\tFN_IP2_13_12,\n\t\tGP_1_8_FN,\tFN_IP2_11_9,\n\t\tGP_1_7_FN,\tFN_IP2_8_6,\n\t\tGP_1_6_FN,\tFN_IP2_5_3,\n\t\tGP_1_5_FN,\tFN_IP2_2_0,\n\t\tGP_1_4_FN,\tFN_IP1_29_28,\n\t\tGP_1_3_FN,\tFN_IP1_27_25,\n\t\tGP_1_2_FN,\tFN_IP1_24,\n\t\tGP_1_1_FN,\tFN_WE0,\n\t\tGP_1_0_FN,\tFN_IP1_23_21 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xfffc000c, 32, 1, GROUP(\n\t\tGP_2_31_FN,\tFN_IP6_7,\n\t\tGP_2_30_FN,\tFN_IP6_6_5,\n\t\tGP_2_29_FN,\tFN_IP6_4_2,\n\t\tGP_2_28_FN,\tFN_IP6_1_0,\n\t\tGP_2_27_FN,\tFN_IP5_30_29,\n\t\tGP_2_26_FN,\tFN_IP5_28_26,\n\t\tGP_2_25_FN,\tFN_IP5_25_23,\n\t\tGP_2_24_FN,\tFN_IP5_22_21,\n\t\tGP_2_23_FN,\tFN_AUDIO_CLKB,\n\t\tGP_2_22_FN,\tFN_AUDIO_CLKA,\n\t\tGP_2_21_FN,\tFN_IP5_20_18,\n\t\tGP_2_20_FN,\tFN_IP5_17_15,\n\t\tGP_2_19_FN,\tFN_IP5_14_13,\n\t\tGP_2_18_FN,\tFN_IP5_12,\n\t\tGP_2_17_FN,\tFN_IP5_11_10,\n\t\tGP_2_16_FN,\tFN_IP5_9_8,\n\t\tGP_2_15_FN,\tFN_IP5_7,\n\t\tGP_2_14_FN,\tFN_IP5_6,\n\t\tGP_2_13_FN,\tFN_IP5_5_4,\n\t\tGP_2_12_FN,\tFN_IP5_3_2,\n\t\tGP_2_11_FN,\tFN_IP5_1_0,\n\t\tGP_2_10_FN,\tFN_IP4_30_29,\n\t\tGP_2_9_FN,\tFN_IP4_28_27,\n\t\tGP_2_8_FN,\tFN_IP4_26_25,\n\t\tGP_2_7_FN,\tFN_IP4_24_21,\n\t\tGP_2_6_FN,\tFN_IP4_20_17,\n\t\tGP_2_5_FN,\tFN_IP4_16_15,\n\t\tGP_2_4_FN,\tFN_IP4_14_13,\n\t\tGP_2_3_FN,\tFN_IP4_12_11,\n\t\tGP_2_2_FN,\tFN_IP4_10_9,\n\t\tGP_2_1_FN,\tFN_IP4_8,\n\t\tGP_2_0_FN,\tFN_IP4_7 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xfffc0010, 32, 1, GROUP(\n\t\tGP_3_31_FN,\tFN_IP8_10_9,\n\t\tGP_3_30_FN,\tFN_IP8_8_6,\n\t\tGP_3_29_FN,\tFN_IP8_5_3,\n\t\tGP_3_28_FN,\tFN_IP8_2_0,\n\t\tGP_3_27_FN,\tFN_IP7_31_29,\n\t\tGP_3_26_FN,\tFN_IP7_28_25,\n\t\tGP_3_25_FN,\tFN_IP7_24_22,\n\t\tGP_3_24_FN,\tFN_IP7_21,\n\t\tGP_3_23_FN,\tFN_IP7_20_18,\n\t\tGP_3_22_FN,\tFN_IP7_17_15,\n\t\tGP_3_21_FN,\tFN_IP7_14_12,\n\t\tGP_3_20_FN,\tFN_IP7_11_9,\n\t\tGP_3_19_FN,\tFN_IP7_8_6,\n\t\tGP_3_18_FN,\tFN_IP7_5_4,\n\t\tGP_3_17_FN,\tFN_IP7_3_2,\n\t\tGP_3_16_FN,\tFN_IP7_1_0,\n\t\tGP_3_15_FN,\tFN_IP6_31_30,\n\t\tGP_3_14_FN,\tFN_IP6_29_28,\n\t\tGP_3_13_FN,\tFN_IP6_27_26,\n\t\tGP_3_12_FN,\tFN_IP6_25_24,\n\t\tGP_3_11_FN,\tFN_IP6_23_22,\n\t\tGP_3_10_FN,\tFN_IP6_21,\n\t\tGP_3_9_FN,\tFN_IP6_20_19,\n\t\tGP_3_8_FN,\tFN_IP6_18_17,\n\t\tGP_3_7_FN,\tFN_IP6_16,\n\t\tGP_3_6_FN,\tFN_IP6_15_14,\n\t\tGP_3_5_FN,\tFN_IP6_13,\n\t\tGP_3_4_FN,\tFN_IP6_12_11,\n\t\tGP_3_3_FN,\tFN_IP6_10,\n\t\tGP_3_2_FN,\tFN_SSI_SCK34,\n\t\tGP_3_1_FN,\tFN_IP6_9,\n\t\tGP_3_0_FN,\tFN_IP6_8 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xfffc0014, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_4_26_FN,\tFN_AVS2,\n\t\tGP_4_25_FN,\tFN_AVS1,\n\t\tGP_4_24_FN,\tFN_IP10_24_22,\n\t\tGP_4_23_FN,\tFN_IP10_21_19,\n\t\tGP_4_22_FN,\tFN_IP10_18_16,\n\t\tGP_4_21_FN,\tFN_IP10_15_13,\n\t\tGP_4_20_FN,\tFN_IP10_12_9,\n\t\tGP_4_19_FN,\tFN_IP10_8_6,\n\t\tGP_4_18_FN,\tFN_IP10_5_3,\n\t\tGP_4_17_FN,\tFN_IP10_2_0,\n\t\tGP_4_16_FN,\tFN_IP9_29_27,\n\t\tGP_4_15_FN,\tFN_IP9_26_24,\n\t\tGP_4_14_FN,\tFN_IP9_23_21,\n\t\tGP_4_13_FN,\tFN_IP9_20_18,\n\t\tGP_4_12_FN,\tFN_IP9_17_15,\n\t\tGP_4_11_FN,\tFN_IP9_14_12,\n\t\tGP_4_10_FN,\tFN_IP9_11_9,\n\t\tGP_4_9_FN,\tFN_IP9_8_6,\n\t\tGP_4_8_FN,\tFN_IP9_5_3,\n\t\tGP_4_7_FN,\tFN_IP9_2_0,\n\t\tGP_4_6_FN,\tFN_IP8_29_27,\n\t\tGP_4_5_FN,\tFN_IP8_26_24,\n\t\tGP_4_4_FN,\tFN_IP8_23_22,\n\t\tGP_4_3_FN,\tFN_IP8_21_19,\n\t\tGP_4_2_FN,\tFN_IP8_18_16,\n\t\tGP_4_1_FN,\tFN_IP8_15_14,\n\t\tGP_4_0_FN,\tFN_IP8_13_11 ))\n\t},\n\n\t{ PINMUX_CFG_REG_VAR(\"IPSR0\", 0xfffc0020, 32,\n\t\t\t     GROUP(-1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 3, 4, 3, 3, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_A19,\t0,\n\t\t \n\t\tFN_A18,\t0,\n\t\t \n\t\tFN_A17,\t0,\n\t\t \n\t\tFN_A16,\t0,\n\t\t \n\t\tFN_A15,\t0,\n\t\t \n\t\tFN_A14,\t0,\n\t\t \n\t\tFN_A13,\t0,\n\t\t \n\t\tFN_A12,\t0,\n\t\t \n\t\tFN_A11,\t0,\n\t\t \n\t\tFN_A10,\t0,\n\t\t \n\t\tFN_A9,\t0,\n\t\t \n\t\tFN_A8,\t0,\n\t\t \n\t\tFN_A7,\t0,\n\t\t \n\t\tFN_A6,\t0,\n\t\t \n\t\tFN_A5,\t0,\n\t\t \n\t\tFN_A4,\t0,\n\t\t \n\t\tFN_SD1_DAT3_A,\tFN_MMC_D3,\t0,\t\tFN_A0,\n\t\tFN_ATAG0_A,\t0,\t\tFN_REMOCON_B,\t0,\n\t\t \n\t\tFN_SD1_DAT2_A,\tFN_MMC_D2,\t0,\t\tFN_BS,\n\t\tFN_ATADIR0_A,\t0,\t\tFN_SDSELF_A,\t0,\n\t\tFN_PWM4_B,\t0,\t\t0,\t\t0,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_AUDATA1,\tFN_ARM_TRACEDATA_1,\tFN_GPSIN_C,\tFN_USB_OVC1,\n\t\tFN_RX2_E,\tFN_SCL2_B,\t\t0,\t\t0,\n\t\t \n\t\tFN_AUDATA0,\tFN_ARM_TRACEDATA_0,\tFN_GPSCLK_C,\tFN_USB_OVC0,\n\t\tFN_TX2_E,\tFN_SDA2_B,\t\t0,\t\t0,\n\t\t \n\t\tFN_PRESETOUT,\t0,\tFN_PWM1,\t0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR1\", 0xfffc0024, 32,\n\t\t\t     GROUP(-2, 2, 3, 1, 3, 3, 1, 2, 4, 3, 3,\n\t\t\t\t   3, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_EX_CS1,\tFN_MMC_D4,\t0,\t0,\n\t\t \n\t\tFN_SSI_WS1_B,\tFN_EX_CS0,\tFN_SCL2_A,\tFN_TX3_C,\n\t\tFN_TS_SCK0_A,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_WE1,\t\tFN_ATAWR0_B,\n\t\t \n\t\tFN_MMC_D5,\tFN_ATADIR0_B,\t0,\t\tFN_RD_WR,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SSI_SCK1_B,\tFN_ATAG0_B,\tFN_CS1_A26,\tFN_SDA2_A,\n\t\tFN_SCK2_B,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_CS0,\t\tFN_HSPI_RX1_B,\n\t\t \n\t\tFN_CLKOUT,\tFN_HSPI_TX1_B,\tFN_PWM0_B,\t0,\n\t\t \n\t\tFN_SD1_WP_A,\tFN_MMC_D7,\t0,\t\tFN_A25,\n\t\tFN_DACK1_A,\t0,\t\tFN_HCTS0_B,\tFN_RX3_C,\n\t\tFN_TS_SDAT0_A,\t0,\t\t0,\t\t0,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SD1_CD_A,\tFN_MMC_D6,\t0,\t\tFN_A24,\n\t\tFN_DREQ1_A,\t0,\t\tFN_HRX0_B,\tFN_TS_SPSYNC0_A,\n\t\t \n\t\tFN_A23,\t\tFN_HTX0_B,\tFN_TX2_B,\tFN_DACK2_A,\n\t\tFN_TS_SDEN0_A,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_A22,\t\tFN_HRTS0_B,\tFN_RX2_B,\tFN_DREQ2_A,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_A21,\t\tFN_HSPI_CLK1_B,\n\t\t \n\t\tFN_A20,\t\tFN_HSPI_CS1_B,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR2\", 0xfffc0028, 32,\n\t\t\t     GROUP(1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 3, 2, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_MLB_CLK,\tFN_IRQ1_A,\n\t\t \n\t\tFN_RD_WR_B,\tFN_IRQ0,\n\t\t \n\t\tFN_D11,\t\t0,\n\t\t \n\t\tFN_D10,\t\t0,\n\t\t \n\t\tFN_D9,\t\t0,\n\t\t \n\t\tFN_D8,\t\t0,\n\t\t \n\t\tFN_D7,\t\t0,\n\t\t \n\t\tFN_D6,\t\t0,\n\t\t \n\t\tFN_D5,\t\t0,\n\t\t \n\t\tFN_D4,\t\t0,\n\t\t \n\t\tFN_D3,\t\t0,\n\t\t \n\t\tFN_D2,\t\t0,\n\t\t \n\t\tFN_D1,\t\t0,\n\t\t \n\t\tFN_D0,\t\t0,\n\t\t \n\t\tFN_EX_WAIT0,\tFN_PWM0_C,\n\t\t \n\t\tFN_DACK0,\t0,\t0,\tFN_TX3_A,\n\t\tFN_DRACK0,\t0,\t0,\t0,\n\t\t \n\t\tFN_DREQ0_A,\t0,\t0,\tFN_RX3_A,\n\t\t \n\t\tFN_SD1_DAT1_A,\tFN_MMC_D1,\t0,\tFN_ATAWR0_A,\n\t\tFN_EX_CS5,\tFN_EX_WAIT2_A,\t0,\t0,\n\t\t \n\t\tFN_SD1_DAT0_A,\tFN_MMC_D0,\t0,\tFN_ATARD0,\n\t\tFN_EX_CS4,\tFN_EX_WAIT1_A,\t0,\t0,\n\t\t \n\t\tFN_SD1_CMD_A,\tFN_MMC_CMD,\t0,\tFN_ATACS10,\n\t\tFN_EX_CS3,\t0,\t\t0,\t0,\n\t\t \n\t\tFN_SD1_CLK_A,\tFN_MMC_CLK,\t0,\tFN_ATACS00,\n\t\tFN_EX_CS2,\t0,\t\t0,\t0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR3\", 0xfffc002c, 32,\n\t\t\t     GROUP(1, 1, 1, 1, 1, 3, 3, 2, 3, 3, 3, 2,\n\t\t\t\t   3, 3, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_DU0_DR6,\tFN_LCDOUT6,\n\t\t \n\t\tFN_DU0_DR5,\tFN_LCDOUT5,\n\t\t \n\t\tFN_DU0_DR4,\tFN_LCDOUT4,\n\t\t \n\t\tFN_DU0_DR3,\tFN_LCDOUT3,\n\t\t \n\t\tFN_DU0_DR2,\tFN_LCDOUT2,\n\t\t \n\t\tFN_SSI_WS4,\t\tFN_DU0_DR1,\tFN_LCDOUT1,\tFN_AUDATA3,\n\t\tFN_ARM_TRACEDATA_3,\tFN_SCL3_C,\tFN_ADICHS2,\tFN_TS_SPSYNC0_B,\n\t\t \n\t\tFN_SSI_SCK4,\t\tFN_DU0_DR0,\tFN_LCDOUT0,\tFN_AUDATA2,\n\t\tFN_ARM_TRACEDATA_2,\tFN_SDA3_C,\tFN_ADICHS1,\tFN_TS_SDEN0_B,\n\t\t \n\t\tFN_SD1_DAT3_B,\tFN_HRTS0_A,\tFN_RTS0,\t0,\n\t\t \n\t\tFN_SD1_DAT2_B,\tFN_HCTS0_A,\tFN_CTS0,\t0,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SD1_DAT1_B,\tFN_HSCK0,\tFN_SCK0,\tFN_SCL3_B,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SD1_DAT0_B,\tFN_HRX0_A,\tFN_RX0_A,\t0,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SD1_CLK_B,\tFN_HTX0_A,\tFN_TX0_A,\t0,\n\t\t \n\t\tFN_SD1_CMD_B,\tFN_SCIF_CLK,\tFN_AUDIO_CLKOUT_B,\tFN_CAN_CLK_B,\n\t\tFN_SDA3_B,\t0,\t\t0,\t\t\t0,\n\t\t \n\t\tFN_MLB_DAT,\tFN_TX5_B,\tFN_SCL3_A,\tFN_IRQ3_A,\n\t\tFN_SDSELF_B,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_MLB_SIG,\tFN_RX5_B,\tFN_SDA3_A,\tFN_IRQ2_A,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR4\", 0xfffc0030, 32,\n\t\t\t     GROUP(-1, 2, 2, 2, 4, 4, 2, 2, 2, 2, 1, 1,\n\t\t\t\t   3, 3, 1),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI0_R4_B,\tFN_DU0_DB4,\tFN_LCDOUT20,\t0,\n\t\t \n\t\tFN_VI0_R3_B,\tFN_DU0_DB3,\tFN_LCDOUT19,\t0,\n\t\t \n\t\tFN_VI0_R2_B,\tFN_DU0_DB2,\tFN_LCDOUT18,\t0,\n\t\t \n\t\tFN_AUDIO_CLKC,\tFN_VI0_R1_B,\t\tFN_DU0_DB1,\tFN_LCDOUT17,\n\t\tFN_AUDATA7,\tFN_ARM_TRACEDATA_7,\tFN_GPSIN_A,\t0,\n\t\tFN_ADICS_SAMP,\tFN_TS_SCK0_B,\t\t0,\t\t0,\n\t\t0,\t\t0,\t\t\t0,\t\t0,\n\t\t \n\t\tFN_SSI_SCK2_B,\tFN_VI0_R0_B,\t\tFN_DU0_DB0,\tFN_LCDOUT16,\n\t\tFN_AUDATA6,\tFN_ARM_TRACEDATA_6,\tFN_GPSCLK_A,\tFN_PWM0_A,\n\t\tFN_ADICLK,\tFN_TS_SDAT0_B,\t\t0,\t\t0,\n\t\t0,\t\t0,\t\t\t0,\t\t0,\n\t\t \n\t\tFN_DU0_DG7,\tFN_LCDOUT15,\tFN_TX4_A,\t0,\n\t\t \n\t\tFN_DU0_DG6,\tFN_LCDOUT14,\tFN_RX4_A,\t0,\n\t\t \n\t\tFN_DU0_DG5,\tFN_LCDOUT13,\tFN_TX0_B,\t0,\n\t\t \n\t\tFN_DU0_DG4,\tFN_LCDOUT12,\tFN_RX0_B,\t0,\n\t\t \n\t\tFN_DU0_DG3,\tFN_LCDOUT11,\n\t\t \n\t\tFN_DU0_DG2,\tFN_LCDOUT10,\n\t\t \n\t\tFN_DU0_DG1,\tFN_LCDOUT9,\tFN_AUDATA5,\tFN_ARM_TRACEDATA_5,\n\t\tFN_RX1_D,\tFN_CAN0_RX_A,\tFN_ADIDATA,\t0,\n\t\t \n\t\tFN_DU0_DG0,\tFN_LCDOUT8,\tFN_AUDATA4,\tFN_ARM_TRACEDATA_4,\n\t\tFN_TX1_D,\tFN_CAN0_TX_A,\tFN_ADICHS0,\t0,\n\t\t \n\t\tFN_DU0_DR7,\tFN_LCDOUT7,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR5\", 0xfffc0034, 32,\n\t\t\t     GROUP(-1, 2, 3, 3, 2, 3, 3, 2, 1, 2, 2, 1,\n\t\t\t\t   1, 2, 2, 2),\n\t\t\t     GROUP(\n\n\t\t \n\t\t \n\t\tFN_SSI_SDATA7,\tFN_HSPI_TX0_B,\tFN_RX2_A,\tFN_CAN0_RX_B,\n\t\t \n\t\tFN_SSI_SDATA8,\tFN_SSI_SCK2_A,\tFN_HSPI_CS0_B,\tFN_TX2_A,\n\t\tFN_CAN0_TX_B,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SD1_WP_B,\tFN_SSI_WS78,\tFN_HSPI_CLK0_B,\tFN_RX1_B,\n\t\tFN_CAN_CLK_D,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SD1_CD_B,\tFN_SSI_SCK78,\tFN_HSPI_RX0_B,\tFN_TX1_B,\n\t\t \n\t\tFN_SSI_WS1_A,\t\tFN_DU0_CDE,\tFN_QPOLB,\tFN_AUDSYNC,\n\t\tFN_ARM_TRACECTL,\tFN_FMIN_D,\t0,\t\t0,\n\t\t \n\t\tFN_SSI_SCK1_A,\t\tFN_DU0_DISP,\tFN_QPOLA,\tFN_AUDCK,\n\t\tFN_ARM_TRACECLK,\tFN_BPFCLK_D,\t0,\t\t0,\n\t\t \n\t\tFN_DU0_EXODDF_DU0_ODDF_DISP_CDE,\tFN_QCPV_QDE,\n\t\tFN_FMCLK_D,\t\t\t\t0,\n\t\t \n\t\tFN_DU0_EXVSYNC_DU0_VSYNC,\tFN_QSTB_QHE,\n\t\t \n\t\tFN_SSI_WS2_B,\tFN_DU0_EXHSYNC_DU0_HSYNC,\n\t\tFN_QSTH_QHS,\t0,\n\t\t \n\t\tFN_DU0_DOTCLKO_UT1,\tFN_QSTVB_QVE,\n\t\tFN_AUDIO_CLKOUT_A,\tFN_REMOCON_C,\n\t\t \n\t\tFN_DU0_DOTCLKO_UT0,\tFN_QCLK,\n\t\t \n\t\tFN_DU0_DOTCLKIN,\tFN_QSTVA_QVS,\n\t\t \n\t\tFN_VI1_DATA11_B,\tFN_DU0_DB7,\tFN_LCDOUT23,\t0,\n\t\t \n\t\tFN_VI1_DATA10_B,\tFN_DU0_DB6,\tFN_LCDOUT22,\t0,\n\t\t \n\t\tFN_VI0_R5_B,\t\tFN_DU0_DB5,\tFN_LCDOUT21,\t0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR6\", 0xfffc0038, 32,\n\t\t\t     GROUP(2, 2, 2, 2, 2, 1, 2, 2, 1, 2, 1, 2,\n\t\t\t\t   1, 1, 1, 1, 2, 3, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SD0_DAT2,\t0,\tFN_SUB_TDI,\t0,\n\t\t \n\t\tFN_SD0_DAT1,\t0,\tFN_SUB_TCK,\t0,\n\t\t \n\t\tFN_SD0_DAT0,\t0,\tFN_SUB_TMS,\t0,\n\t\t \n\t\tFN_SD0_CMD,\t0,\tFN_SUB_TRST,\t0,\n\t\t \n\t\tFN_SD0_CLK,\t0,\tFN_SUB_TDO,\t0,\n\t\t \n\t\tFN_SSI_SDATA0,\t\tFN_ARM_TRACEDATA_15,\n\t\t \n\t\tFN_SSI_SDATA1,\t\tFN_ARM_TRACEDATA_14,\n\t\tFN_SCL1_A,\t\tFN_SCK2_A,\n\t\t \n\t\tFN_SSI_SDATA2,\t\tFN_HSPI_CS2_A,\n\t\tFN_ARM_TRACEDATA_13,\tFN_SDA1_A,\n\t\t \n\t\tFN_SSI_WS012,\t\tFN_ARM_TRACEDATA_12,\n\t\t \n\t\tFN_SSI_SCK012,\t\tFN_ARM_TRACEDATA_11,\n\t\tFN_TX0_D,\t\t0,\n\t\t \n\t\tFN_SSI_SDATA3,\t\tFN_ARM_TRACEDATA_10,\n\t\t \n\t\tFN_SSI_SDATA4,\t\tFN_SSI_WS2_A,\n\t\tFN_ARM_TRACEDATA_9,\t0,\n\t\t \n\t\tFN_SSI_WS34,\t\tFN_ARM_TRACEDATA_8,\n\t\t \n\t\tFN_SSI_SDATA5,\t\tFN_RX0_D,\n\t\t \n\t\tFN_SSI_WS5,\t\tFN_TX4_C,\n\t\t \n\t\tFN_SSI_SCK5,\t\tFN_RX4_C,\n\t\t \n\t\tFN_SSI_SDATA6,\t\tFN_HSPI_TX2_A,\n\t\tFN_FMIN_B,\t\t0,\n\t\t \n\t\tFN_SSI_WS6,\t\tFN_HSPI_CLK2_A,\n\t\tFN_BPFCLK_B,\t\tFN_CAN1_RX_B,\n\t\t0,\t0,\t0,\t0,\n\t\t \n\t\tFN_SSI_SCK6,\t\tFN_HSPI_RX2_A,\n\t\tFN_FMCLK_B,\t\tFN_CAN1_TX_B,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xfffc003c, 32,\n\t\t\t     GROUP(3, 4, 3, 1, 3, 3, 3, 3, 3, 2, 2, 2),\n\t\t\t     GROUP(\n\n\t\t \n\t\tFN_VI0_HSYNC,\tFN_SD2_CD_B,\tFN_VI1_DATA2,\tFN_DU1_DR2,\n\t\t0,\t\tFN_HSPI_CS1_A,\tFN_RX3_B,\t0,\n\t\t \n\t\tFN_VI0_FIELD,\tFN_SD2_DAT3_B,\tFN_VI0_R3_C,\tFN_VI1_DATA1,\n\t\tFN_DU1_DG7,\t0,\t\tFN_HSPI_CLK1_A,\tFN_TX4_B,\n\t\t0,\t0,\t0,\t0,\n\t\t0,\t0,\t0,\t0,\n\t\t \n\t\tFN_VI0_CLKENB,\tFN_SD2_DAT2_B,\tFN_VI1_DATA0,\tFN_DU1_DG6,\n\t\t0,\t\tFN_HSPI_RX1_A,\tFN_RX4_B,\t0,\n\t\t \n\t\tFN_VI0_CLK,\tFN_CAN_CLK_A,\n\t\t \n\t\tFN_TCLK0,\tFN_HSCK1_A,\tFN_FMIN_A,\t0,\n\t\tFN_IRQ2_C,\tFN_CTS1_C,\tFN_SPEEDIN,\t0,\n\t\t \n\t\tFN_VI1_VSYNC,\tFN_HSPI_TX0,\tFN_HCTS1_A,\tFN_BPFCLK_A,\n\t\t0,\t\tFN_TX1_C,\t0,\t\t0,\n\t\t \n\t\tFN_VI1_HSYNC,\tFN_HSPI_RX0_A,\tFN_HRTS1_A,\tFN_FMCLK_A,\n\t\t0,\t\tFN_RX1_C,\t0,\t\t0,\n\t\t \n\t\tFN_VI1_FIELD,\tFN_HSPI_CS0_A,\tFN_HRX1_A,\t0,\n\t\tFN_SCK1_C,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_VI1_CLKENB,\tFN_HSPI_CLK0_A,\tFN_HTX1_A,\t0,\n\t\tFN_RTS1_C,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_SD0_WP,\t0,\t\tFN_RX5_A,\t0,\n\t\t \n\t\tFN_SD0_CD,\t0,\t\tFN_TX5_A,\t0,\n\t\t \n\t\tFN_SD0_DAT3,\t0,\t\tFN_IRQ1_B,\t0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR8\", 0xfffc0040, 32,\n\t\t\t     GROUP(-2, 3, 3, 2, 3, 3, 2, 3, 2, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI0_G3,\tFN_SD2_CMD_B,\tFN_VI1_DATA5,\tFN_DU1_DR5,\n\t\t0,\t\tFN_HRX1_B,\t0,\t\t0,\n\t\t \n\t\tFN_VI0_G2,\tFN_SD2_CLK_B,\tFN_VI1_DATA4,\tFN_DU1_DR4,\n\t\t0,\t\tFN_HTX1_B,\t0,\t\t0,\n\t\t \n\t\tFN_VI0_DATA7_VI0_G1,\tFN_DU1_DB5,\n\t\tFN_RTS1_A,\t\t0,\n\t\t \n\t\tFN_VI0_DATA6_VI0_G0,\tFN_DU1_DB4,\n\t\tFN_CTS1_A,\t\tFN_PWM5,\n\t\t0,\t0,\t0,\t0,\n\t\t \n\t\tFN_VI0_DATA5_VI0_B5,\tFN_DU1_DB3,\tFN_SCK1_A,\tFN_PWM4,\n\t\t0,\t\t\tFN_HSCK1_B,\t0,\t\t0,\n\t\t \n\t\tFN_VI0_DATA4_VI0_B4,\tFN_DU1_DB2,\tFN_RX1_A,\t0,\n\t\t \n\t\tFN_VI0_DATA3_VI0_B3,\tFN_DU1_DG5,\tFN_TX1_A,\tFN_TX0_C,\n\t\t0,\t\t\t 0,\t\t0,\t\t0,\n\t\t \n\t\tFN_VI0_DATA2_VI0_B2,\tFN_DU1_DG4,\tFN_RX0_C,\t0,\n\t\t \n\t\tFN_VI0_DATA1_VI0_B1,\tFN_DU1_DG3,\tFN_IRQ3_B,\tFN_TX3_D,\n\t\t0,\t\t\t 0,\t\t0,\t\t0,\n\t\t \n\t\tFN_VI0_DATA0_VI0_B0,\tFN_DU1_DG2,\tFN_IRQ2_B,\tFN_RX3_D,\n\t\t0,\t\t\t 0,\t\t0,\t\t0,\n\t\t \n\t\tFN_VI0_VSYNC,\t\tFN_SD2_WP_B,\tFN_VI1_DATA3,\tFN_DU1_DR3,\n\t\t0,\t\t\tFN_HSPI_TX1_A,\tFN_TX3_B,\t0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR9\", 0xfffc0044, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_VI1_DATA11_A,\tFN_DU1_EXHSYNC_DU1_HSYNC,\n\t\tFN_ETH_RXD1,\t\tFN_FMIN_C,\n\t\t0,\t\t\tFN_RX2_D,\n\t\tFN_SCL2_C,\t\t0,\n\t\t \n\t\tFN_VI1_DATA10_A,\tFN_DU1_DOTCLKOUT,\n\t\tFN_ETH_RXD0,\t\tFN_BPFCLK_C,\n\t\t0,\t\t\tFN_TX2_D,\n\t\tFN_SDA2_C,\t\t0,\n\t\t \n\t\tFN_VI0_R5_A,\t0,\t\tFN_ETH_RX_ER,\tFN_FMCLK_C,\n\t\tFN_IERX,\tFN_RX2_C,\t0,\t\t0,\n\t\t \n\t\tFN_VI0_R4_A,\tFN_ETH_TX_EN,\t0,\t\t0,\n\t\tFN_IETX,\tFN_TX2_C,\t0,\t\t0,\n\t\t \n\t\tFN_VI0_R3_A,\tFN_ETH_CRS_DV,\t0,\t\tFN_IECLK,\n\t\tFN_SCK2_C,\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_VI0_R2_A,\tFN_VI1_DATA9,\tFN_DU1_DB7,\tFN_ETH_TXD1,\n\t\t0,\t\tFN_PWM3,\t0,\t\t0,\n\t\t \n\t\tFN_VI0_R1_A,\tFN_VI1_DATA8,\tFN_DU1_DB6,\tFN_ETH_TXD0,\n\t\t0,\t\tFN_PWM2,\tFN_TCLK1,\t0,\n\t\t \n\t\tFN_VI0_R0_A,\tFN_VI1_CLK,\tFN_ETH_REF_CLK,\tFN_DU1_DOTCLKIN,\n\t\t0,\t\t0,\t\t0,\t\t0,\n\t\t \n\t\tFN_VI0_G5,\tFN_SD2_DAT1_B,\tFN_VI1_DATA7,\tFN_DU1_DR7,\n\t\t0,\t\tFN_HCTS1_B,\t0,\t\t0,\n\t\t \n\t\tFN_VI0_G4,\tFN_SD2_DAT0_B,\tFN_VI1_DATA6,\tFN_DU1_DR6,\n\t\t0,\t\tFN_HRTS1_B,\t0,\t\t0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR10\", 0xfffc0048, 32,\n\t\t\t     GROUP(-7, 3, 3, 3, 3, 4, 3, 3, 3),\n\t\t\t     GROUP(\n\n\t\t \n\t\t \n\t\tFN_SD2_WP_A,\tFN_VI1_DATA15,\tFN_EX_WAIT2_B,\tFN_DACK0_B,\n\t\tFN_HSPI_TX2_B,\tFN_CAN_CLK_C,\t0,\t\t0,\n\t\t \n\t\tFN_SD2_CD_A,\tFN_VI1_DATA14,\tFN_EX_WAIT1_B,\tFN_DREQ0_B,\n\t\tFN_HSPI_RX2_B,\tFN_REMOCON_A,\t0,\t\t0,\n\t\t \n\t\tFN_SD2_DAT3_A,\tFN_VI1_DATA13,\tFN_DACK2_B,\tFN_ATAG1,\n\t\tFN_HSPI_CS2_B,\tFN_GPSIN_B,\t0,\t\t0,\n\t\t \n\t\tFN_SD2_DAT2_A,\tFN_VI1_DATA12,\tFN_DREQ2_B,\tFN_ATADIR1,\n\t\tFN_HSPI_CLK2_B,\tFN_GPSCLK_B,\t0,\t\t0,\n\t\t \n\t\tFN_SD2_DAT1_A,\tFN_DU1_CDE,\tFN_ATACS11,\tFN_DACK1_B,\n\t\tFN_ETH_MAGIC,\tFN_CAN1_TX_A,\t0,\t\tFN_PWM6,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SD2_DAT0_A,\tFN_DU1_DISP,\tFN_ATACS01,\tFN_DREQ1_B,\n\t\tFN_ETH_LINK,\tFN_CAN1_RX_A,\t0,\t\t0,\n\t\t \n\t\tFN_SD2_CMD_A,\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE,\n\t\tFN_ATAWR1,\tFN_ETH_MDIO,\n\t\tFN_SCL1_B,\t0,\n\t\t0,\t\t0,\n\t\t \n\t\tFN_SD2_CLK_A,\tFN_DU1_EXVSYNC_DU1_VSYNC,\n\t\tFN_ATARD1,\tFN_ETH_MDC,\n\t\tFN_SDA1_B,\t0,\n\t\t0,\t\t0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL0\", 0xfffc0050, 32,\n\t\t\t     GROUP(-1, 1, 2, 2, 3, 2, 2, -1, 1, 1, 1, 2,\n\t\t\t\t   -1, 1, 1, 1, 2, 1, -1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\n\t\t \n\t\t \n\t\tFN_SEL_SCIF5_A,\t\tFN_SEL_SCIF5_B,\n\t\t \n\t\tFN_SEL_SCIF4_A,\t\tFN_SEL_SCIF4_B,\n\t\tFN_SEL_SCIF4_C,\t\t0,\n\t\t \n\t\tFN_SEL_SCIF3_A,\t\tFN_SEL_SCIF3_B,\n\t\tFN_SEL_SCIF3_C,\t\tFN_SEL_SCIF3_D,\n\t\t \n\t\tFN_SEL_SCIF2_A,\t\tFN_SEL_SCIF2_B,\n\t\tFN_SEL_SCIF2_C,\t\tFN_SEL_SCIF2_D,\n\t\tFN_SEL_SCIF2_E,\t\t0,\n\t\t0,\t\t\t0,\n\t\t \n\t\tFN_SEL_SCIF1_A,\t\tFN_SEL_SCIF1_B,\n\t\tFN_SEL_SCIF1_C,\t\tFN_SEL_SCIF1_D,\n\t\t \n\t\tFN_SEL_SCIF0_A,\t\tFN_SEL_SCIF0_B,\n\t\tFN_SEL_SCIF0_C,\t\tFN_SEL_SCIF0_D,\n\t\t \n\t\t \n\t\tFN_SEL_SSI2_A,\t\tFN_SEL_SSI2_B,\n\t\t \n\t\tFN_SEL_SSI1_A,\t\tFN_SEL_SSI1_B,\n\t\t \n\t\tFN_SEL_VI1_A,\t\tFN_SEL_VI1_B,\n\t\t \n\t\tFN_SEL_VI0_A,\t\tFN_SEL_VI0_B,\n\t\tFN_SEL_VI0_C,\t\tFN_SEL_VI0_D,\n\t\t \n\t\t \n\t\tFN_SEL_SD2_A,\t\tFN_SEL_SD2_B,\n\t\t \n\t\tFN_SEL_SD1_A,\t\tFN_SEL_SD1_B,\n\t\t \n\t\tFN_SEL_IRQ3_A,\t\tFN_SEL_IRQ3_B,\n\t\t \n\t\tFN_SEL_IRQ2_A,\t\tFN_SEL_IRQ2_B,\n\t\tFN_SEL_IRQ2_C,\t\t0,\n\t\t \n\t\tFN_SEL_IRQ1_A,\t\tFN_SEL_IRQ1_B,\n\t\t \n\t\t \n\t\tFN_SEL_DREQ2_A,\t\tFN_SEL_DREQ2_B,\n\t\t \n\t\tFN_SEL_DREQ1_A,\t\tFN_SEL_DREQ1_B,\n\t\t \n\t\tFN_SEL_DREQ0_A,\t\tFN_SEL_DREQ0_B,\n\t\t \n\t\tFN_SEL_WAIT2_A,\t\tFN_SEL_WAIT2_B,\n\t\t \n\t\tFN_SEL_WAIT1_A,\t\tFN_SEL_WAIT1_B,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL1\", 0xfffc0054, 32,\n\t\t\t     GROUP(-4, 1, 1, 2, 1, 1, -7,\n\t\t\t\t   2, 2, 2, 1, 1, 1, 1, 2, 2, 1),\n\t\t\t     GROUP(\n\n\t\t \n\t\t \n\t\tFN_SEL_CAN1_A,\t\tFN_SEL_CAN1_B,\n\t\t \n\t\tFN_SEL_CAN0_A,\t\tFN_SEL_CAN0_B,\n\t\t \n\t\tFN_SEL_CANCLK_A,\tFN_SEL_CANCLK_B,\n\t\tFN_SEL_CANCLK_C,\tFN_SEL_CANCLK_D,\n\t\t \n\t\tFN_SEL_HSCIF1_A,\tFN_SEL_HSCIF1_B,\n\t\t \n\t\tFN_SEL_HSCIF0_A,\tFN_SEL_HSCIF0_B,\n\t\t \n\t\t \n\t\tFN_SEL_REMOCON_A,\tFN_SEL_REMOCON_B,\n\t\tFN_SEL_REMOCON_C,\t0,\n\t\t \n\t\tFN_SEL_FM_A,\t\tFN_SEL_FM_B,\n\t\tFN_SEL_FM_C,\t\tFN_SEL_FM_D,\n\t\t \n\t\tFN_SEL_GPS_A,\t\tFN_SEL_GPS_B,\n\t\tFN_SEL_GPS_C,\t\t0,\n\t\t \n\t\tFN_SEL_TSIF0_A,\t\tFN_SEL_TSIF0_B,\n\t\t \n\t\tFN_SEL_HSPI2_A,\t\tFN_SEL_HSPI2_B,\n\t\t \n\t\tFN_SEL_HSPI1_A,\t\tFN_SEL_HSPI1_B,\n\t\t \n\t\tFN_SEL_HSPI0_A,\t\tFN_SEL_HSPI0_B,\n\t\t \n\t\tFN_SEL_I2C3_A,\t\tFN_SEL_I2C3_B,\n\t\tFN_SEL_I2C3_C,\t\t0,\n\t\t \n\t\tFN_SEL_I2C2_A,\t\tFN_SEL_I2C2_B,\n\t\tFN_SEL_I2C2_C,\t\t0,\n\t\t \n\t\tFN_SEL_I2C1_A,\t\tFN_SEL_I2C1_B,\n\t\t))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUPR0\", 0xfffc0100, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0,  6),\t \n\t\t[ 1] = RCAR_GP_PIN(0,  7),\t \n\t\t[ 2] = RCAR_GP_PIN(0,  8),\t \n\t\t[ 3] = RCAR_GP_PIN(0,  9),\t \n\t\t[ 4] = RCAR_GP_PIN(0, 10),\t \n\t\t[ 5] = RCAR_GP_PIN(0, 11),\t \n\t\t[ 6] = RCAR_GP_PIN(0, 12),\t \n\t\t[ 7] = RCAR_GP_PIN(0, 13),\t \n\t\t[ 8] = RCAR_GP_PIN(0, 14),\t \n\t\t[ 9] = RCAR_GP_PIN(0, 15),\t \n\t\t[10] = RCAR_GP_PIN(0, 16),\t \n\t\t[11] = RCAR_GP_PIN(0, 17),\t \n\t\t[12] = RCAR_GP_PIN(0, 18),\t \n\t\t[13] = RCAR_GP_PIN(0, 19),\t \n\t\t[14] = RCAR_GP_PIN(0, 20),\t \n\t\t[15] = RCAR_GP_PIN(0, 21),\t \n\t\t[16] = RCAR_GP_PIN(0, 22),\t \n\t\t[17] = RCAR_GP_PIN(0, 23),\t \n\t\t[18] = RCAR_GP_PIN(0, 24),\t \n\t\t[19] = RCAR_GP_PIN(0, 25),\t \n\t\t[20] = RCAR_GP_PIN(0, 26),\t \n\t\t[21] = RCAR_GP_PIN(0, 27),\t \n\t\t[22] = RCAR_GP_PIN(0, 28),\t \n\t\t[23] = RCAR_GP_PIN(0, 29),\t \n\t\t[24] = RCAR_GP_PIN(0, 30),\t \n\t\t[25] = RCAR_GP_PIN(0, 31),\t \n\t\t[26] = RCAR_GP_PIN(1,  3),\t \n\t\t[27] = RCAR_GP_PIN(1,  4),\t \n\t\t[28] = RCAR_GP_PIN(1,  5),\t \n\t\t[29] = RCAR_GP_PIN(1,  6),\t \n\t\t[30] = RCAR_GP_PIN(1,  7),\t \n\t\t[31] = RCAR_GP_PIN(1,  8),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR1\", 0xfffc0104, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(0,  5),\t \n\t\t[ 2] = RCAR_GP_PIN(1,  0),\t \n\t\t[ 4] = RCAR_GP_PIN(1,  2),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 11),\t \n\t\t[ 6] = RCAR_GP_PIN(1,  9),\t \n\t\t[ 7] = RCAR_GP_PIN(1, 10),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 12),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 13),\t \n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR2\", 0xfffc0108, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(1, 22),\t \n\t\t[ 1] = RCAR_GP_PIN(1, 23),\t \n\t\t[ 2] = RCAR_GP_PIN(1, 24),\t \n\t\t[ 3] = RCAR_GP_PIN(1, 25),\t \n\t\t[ 4] = RCAR_GP_PIN(1, 26),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 27),\t \n\t\t[ 6] = RCAR_GP_PIN(1, 28),\t \n\t\t[ 7] = RCAR_GP_PIN(1, 29),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 30),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 31),\t \n\t\t[10] = RCAR_GP_PIN(2,  0),\t \n\t\t[11] = RCAR_GP_PIN(2,  1),\t \n\t\t[12] = RCAR_GP_PIN(2,  2),\t \n\t\t[13] = RCAR_GP_PIN(2,  3),\t \n\t\t[14] = RCAR_GP_PIN(2,  4),\t \n\t\t[15] = RCAR_GP_PIN(2,  5),\t \n\t\t[16] = RCAR_GP_PIN(2,  6),\t \n\t\t[17] = RCAR_GP_PIN(2,  7),\t \n\t\t[18] = RCAR_GP_PIN(2,  8),\t \n\t\t[19] = RCAR_GP_PIN(2,  9),\t \n\t\t[20] = RCAR_GP_PIN(2, 10),\t \n\t\t[21] = RCAR_GP_PIN(2, 11),\t \n\t\t[22] = RCAR_GP_PIN(2, 12),\t \n\t\t[23] = RCAR_GP_PIN(2, 13),\t \n\t\t[24] = RCAR_GP_PIN(2, 14),\t \n\t\t[25] = RCAR_GP_PIN(2, 15),\t \n\t\t[26] = RCAR_GP_PIN(2, 17),\t \n\t\t[27] = RCAR_GP_PIN(2, 18),\t \n\t\t[28] = RCAR_GP_PIN(2, 19),\t \n\t\t[29] = RCAR_GP_PIN(2, 20),\t \n\t\t[30] = RCAR_GP_PIN(2, 21),\t \n\t\t[31] = RCAR_GP_PIN(2, 16),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR3\", 0xfffc010c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(3, 24),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 25),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 26),\t \n\t\t[ 3] = RCAR_GP_PIN(3, 27),\t \n\t\t[ 4] = RCAR_GP_PIN(3, 28),\t \n\t\t[ 5] = RCAR_GP_PIN(3, 29),\t \n\t\t[ 6] = RCAR_GP_PIN(3, 30),\t \n\t\t[ 7] = RCAR_GP_PIN(3, 31),\t \n\t\t[ 8] = RCAR_GP_PIN(4,  0),\t \n\t\t[ 9] = RCAR_GP_PIN(4,  1),\t \n\t\t[10] = RCAR_GP_PIN(4,  2),\t \n\t\t[11] = RCAR_GP_PIN(4,  3),\t \n\t\t[12] = RCAR_GP_PIN(4,  4),\t \n\t\t[13] = RCAR_GP_PIN(4,  5),\t \n\t\t[14] = RCAR_GP_PIN(4,  6),\t \n\t\t[15] = RCAR_GP_PIN(4,  7),\t \n\t\t[16] = RCAR_GP_PIN(4,  8),\t \n\t\t[17] = RCAR_GP_PIN(4, 21),\t \n\t\t[18] = RCAR_GP_PIN(4, 22),\t \n\t\t[19] = RCAR_GP_PIN(4, 23),\t \n\t\t[20] = RCAR_GP_PIN(4, 24),\t \n\t\t[21] = RCAR_GP_PIN(4,  9),\t \n\t\t[22] = RCAR_GP_PIN(4, 10),\t \n\t\t[23] = RCAR_GP_PIN(4, 11),\t \n\t\t[24] = RCAR_GP_PIN(4, 12),\t \n\t\t[25] = RCAR_GP_PIN(4, 13),\t \n\t\t[26] = RCAR_GP_PIN(4, 14),\t \n\t\t[27] = RCAR_GP_PIN(4, 15),\t \n\t\t[28] = RCAR_GP_PIN(4, 16),\t \n\t\t[29] = RCAR_GP_PIN(4, 17),\t \n\t\t[30] = RCAR_GP_PIN(4, 18),\t \n\t\t[31] = RCAR_GP_PIN(4, 19),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR4\", 0xfffc0110, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(3,  6),\t \n\t\t[ 1] = RCAR_GP_PIN(3,  7),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 10),\t \n\t\t[ 3] = RCAR_GP_PIN(3,  9),\t \n\t\t[ 4] = RCAR_GP_PIN(3,  8),\t \n\t\t[ 5] = RCAR_GP_PIN(3,  2),\t \n\t\t[ 6] = RCAR_GP_PIN(3,  3),\t \n\t\t[ 7] = RCAR_GP_PIN(3,  5),\t \n\t\t[ 8] = RCAR_GP_PIN(3,  4),\t \n\t\t[ 9] = RCAR_GP_PIN(2, 31),\t \n\t\t[10] = RCAR_GP_PIN(3,  0),\t \n\t\t[11] = RCAR_GP_PIN(3,  1),\t \n\t\t[12] = RCAR_GP_PIN(2, 28),\t \n\t\t[13] = RCAR_GP_PIN(2, 29),\t \n\t\t[14] = RCAR_GP_PIN(2, 30),\t \n\t\t[15] = RCAR_GP_PIN(2, 24),\t \n\t\t[16] = RCAR_GP_PIN(2, 25),\t \n\t\t[17] = RCAR_GP_PIN(2, 27),\t \n\t\t[18] = RCAR_GP_PIN(2, 26),\t \n\t\t[19] = RCAR_GP_PIN(3, 23),\t \n\t\t[20] = RCAR_GP_PIN(3, 11),\t \n\t\t[21] = RCAR_GP_PIN(3, 12),\t \n\t\t[22] = RCAR_GP_PIN(3, 13),\t \n\t\t[23] = RCAR_GP_PIN(3, 14),\t \n\t\t[24] = RCAR_GP_PIN(3, 15),\t \n\t\t[25] = RCAR_GP_PIN(3, 16),\t \n\t\t[26] = RCAR_GP_PIN(3, 17),\t \n\t\t[27] = RCAR_GP_PIN(3, 18),\t \n\t\t[28] = RCAR_GP_PIN(2, 22),\t \n\t\t[29] = RCAR_GP_PIN(2, 23),\t \n\t\t[30] = RCAR_GP_PIN(1, 14),\t \n\t\t[31] = RCAR_GP_PIN(1, 15),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR5\", 0xfffc0114, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0,  1),\t \n\t\t[ 1] = RCAR_GP_PIN(0,  2),\t \n\t\t[ 2] = RCAR_GP_PIN(0,  3),\t \n\t\t[ 3] = RCAR_GP_PIN(0,  4),\t \n\t\t[ 4] = RCAR_GP_PIN(1, 16),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 17),\t \n\t\t[ 6] = RCAR_GP_PIN(1, 18),\t \n\t\t[ 7] = RCAR_GP_PIN(1, 19),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 20),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 21),\t \n\t\t[10] = RCAR_GP_PIN(3, 19),\t \n\t\t[11] = RCAR_GP_PIN(3, 20),\t \n\t\t[12] = RCAR_GP_PIN(3, 21),\t \n\t\t[13] = RCAR_GP_PIN(3, 22),\t \n\t\t[14] = RCAR_GP_PIN(4, 20),\t \n\t\t[15] = RCAR_GP_PIN(4, 25),\t \n\t\t[16] = RCAR_GP_PIN(4, 26),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a7778_pfc_ops = {\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a7778_pinmux_info = {\n\t.name = \"r8a7778_pfc\",\n\t.ops  = &r8a7778_pfc_ops,\n\n\t.unlock_reg = 0xfffc0000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}