From c9314da29a11fbbd4f517010ad1903b97f9a3217 Mon Sep 17 00:00:00 2001
From: David Abdurachmanov <david.abdurachmanov@sifive.com>
Date: Tue, 6 Apr 2021 05:07:45 -0700
Subject: [PATCH 50/50] riscv: sifive: unmatched: set default clock to 1.2GHz

Signed-off-by: David Abdurachmanov <david.abdurachmanov@sifive.com>
---
 arch/riscv/dts/fu740-c000-u-boot.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/riscv/dts/fu740-c000-u-boot.dtsi b/arch/riscv/dts/fu740-c000-u-boot.dtsi
index 7aba797042..55e69628f5 100644
--- a/arch/riscv/dts/fu740-c000-u-boot.dtsi
+++ b/arch/riscv/dts/fu740-c000-u-boot.dtsi
@@ -8,7 +8,7 @@
 / {
 	cpus {
 		assigned-clocks = <&prci PRCI_CLK_COREPLL>;
-		assigned-clock-rates = <1001000000>;
+		assigned-clock-rates = <1200000000>;
 		u-boot,dm-spl;
 		cpu0: cpu@0 {
 			clocks = <&prci PRCI_CLK_COREPLL>;
-- 
2.31.0

