Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5425bfb36e674583bb390de17388c34e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_address_counter_behav xil_defaultlib.tb_address_counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.address_counter [\address_counter(repeat=0,termin...]
Compiling architecture behavioral of entity xil_defaultlib.tb_address_counter
Built simulation snapshot tb_address_counter_behav
