TRACE::2020-02-07.20:15:39::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:39::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:39::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:41::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:41::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-07.20:15:46::SCWPlatform::Opened new HwDB with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:46::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-07.20:15:46::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0"
		}]
}
TRACE::2020-02-07.20:15:46::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-07.20:15:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-07.20:15:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-02-07.20:15:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-02-07.20:15:46::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-02-07.20:15:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:46::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2020-02-07.20:15:46::SCWPlatform::Generating the sources  .
TRACE::2020-02-07.20:15:46::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-07.20:15:46::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2020-02-07.20:15:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-07.20:15:46::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:46::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:46::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:46::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:46::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:46::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:46::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-02-07.20:15:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-07.20:15:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-07.20:15:46::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-02-07.20:15:47::SCWPlatform::Generating sources Done.
TRACE::2020-02-07.20:15:47::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-07.20:15:47::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-02-07.20:15:47::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-02-07.20:15:47::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-02-07.20:15:47::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2020-02-07.20:15:47::SCWPlatform::Generating the sources  .
TRACE::2020-02-07.20:15:47::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-07.20:15:47::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2020-02-07.20:15:47::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:47::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:47::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:47::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:47::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:47::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:47::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:47::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:47::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:47::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2020-02-07.20:15:47::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:47::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:47::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:47::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:47::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:47::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:47::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-02-07.20:15:47::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-07.20:15:47::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-07.20:15:47::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-02-07.20:15:48::SCWPlatform::Generating sources Done.
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2020-02-07.20:15:48::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2020-02-07.20:15:48::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2020-02-07.20:15:48::SCWMssOS::Cleared the swdb table entry
KEYINFO::2020-02-07.20:15:48::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2020-02-07.20:15:48::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2020-02-07.20:15:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-07.20:15:48::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-02-07.20:15:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:48::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:48::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-02-07.20:15:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:48::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-07.20:15:48::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-07.20:15:48::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-02-07.20:15:48::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-02-07.20:15:48::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::mss does not exists at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Creating sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Adding the swdes entry, created swdb /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::updating the scw layer changes to swdes at   /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Writing mss at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-02-07.20:15:48::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-07.20:15:48::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:48::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:48::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:48::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:48::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:48::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-02-07.20:15:48::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-07.20:15:49::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-07.20:15:49::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2020-02-07.20:15:49::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-02-07.20:15:49::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-02-07.20:15:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-07.20:15:49::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2020-02-07.20:15:49::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-02-07.20:15:49::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-02-07.20:15:49::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-07.20:15:49::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2020-02-07.20:15:49::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-07.20:15:49::SCWSystem::Not a boot domain 
LOG::2020-02-07.20:15:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-07.20:15:49::SCWDomain::Generating domain artifcats
TRACE::2020-02-07.20:15:49::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-07.20:15:49::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-02-07.20:15:49::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-02-07.20:15:49::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-02-07.20:15:49::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-02-07.20:15:49::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-02-07.20:15:49::SCWMssOS::Could not open the swdb for /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2020-02-07.20:15:49::SCWMssOS::Could not open the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-02-07.20:15:49::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-07.20:15:49::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-02-07.20:15:49::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:49::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-02-07.20:15:49::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-07.20:15:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-07.20:15:49::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-02-07.20:15:49::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-07.20:15:49::SCWMssOS::Copying to export directory.
TRACE::2020-02-07.20:15:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-07.20:15:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-07.20:15:49::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-07.20:15:49::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-07.20:15:49::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2020-02-07.20:15:49::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Started preparing the platform 
TRACE::2020-02-07.20:15:49::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2020-02-07.20:15:49::SCWSystem::dir created 
TRACE::2020-02-07.20:15:49::SCWSystem::Writing the bif 
TRACE::2020-02-07.20:15:49::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-07.20:15:49::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-07.20:15:49::SCWPlatform::Completed generating the platform
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-07.20:15:49::SCWPlatform::updated the xpfm file.
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-02-07.20:15:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:49::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:49::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-07.20:15:49::SCWPlatform::Clearing the existing platform
TRACE::2020-02-07.20:15:49::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-07.20:15:49::SCWBDomain::clearing the fsbl build
TRACE::2020-02-07.20:15:49::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWBDomain::clearing the pmufw build
TRACE::2020-02-07.20:15:49::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:49::SCWSystem::Clearing the domains completed.
TRACE::2020-02-07.20:15:49::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:49::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened new HwDB with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWReader::Active system found as  ultra96v2_0
TRACE::2020-02-07.20:15:57::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2020-02-07.20:15:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-07.20:15:57::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-02-07.20:15:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-07.20:15:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWReader::No isolation master present  
TRACE::2020-02-07.20:15:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-02-07.20:15:57::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-02-07.20:15:57::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-02-07.20:15:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-02-07.20:15:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-07.20:15:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWReader::No isolation master present  
TRACE::2020-02-07.20:15:57::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-02-07.20:15:57::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-02-07.20:15:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-07.20:15:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWReader::No isolation master present  
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::In reload Mss file.
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-02-07.20:15:57::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-02-07.20:15:57::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-02-07.20:15:57::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-07.20:15:57::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-02-07.20:15:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:57::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:57::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:57::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:57::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:57::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:57::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::In reload Mss file.
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:58::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-02-07.20:15:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:58::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::In reload Mss file.
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:58::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-02-07.20:15:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:15:58::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:15:58::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:15:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:15:58::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:15:58::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:15:58::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:15:58::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-02-07.20:16:46::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2020-02-07.20:16:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-07.20:16:46::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2020-02-07.20:16:46::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-02-07.20:16:46::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-02-07.20:16:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-07.20:16:46::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-02-07.20:16:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:16:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:16:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:16:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:16:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:16:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:16:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:16:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:16:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:16:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:16:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:16:46::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-02-07.20:16:46::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-07.20:16:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-07.20:16:46::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-02-07.20:16:46::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2020-02-07.20:16:46::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:16:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-02-07.20:16:46::SCWBDomain::objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/spips_v3_3/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/spips_v3_3/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:16:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-02-07.20:16:46::SCWBDomain::objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/xilpm_v3_0/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Include files for this library have already been copied.

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/xilpm_v3_0/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:16:46::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-02-07.20:16:46::SCWBDomain::o-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/resetps_v1_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/resetps_v1_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/csudma_v1_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/csudma_v1_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-02-07.20:16:46::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2020-02-07.20:16:46::SCWBDomain::-ffat-lto-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:16:46::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-02-07.20:16:46::SCWBDomain::o-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/axipmon_v6_7/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/axipmon_v6_7/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/ipipsu_v2_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/ipipsu_v2_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:16:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-02-07.20:16:46::SCWBDomain::objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/avbuf_v2_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/avbuf_v2_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:16:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-02-07.20:16:46::SCWBDomain::objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/dpdma_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/dpdma_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/usbpsu_v1_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/usbpsu_v1_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:46::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:46::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-02-07.20:16:46::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-02-07.20:16:46::SCWBDomain::lto-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/xilsecure_v4_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/xilsecure_v4_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:16:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-02-07.20:16:46::SCWBDomain::objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/dppsu_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/dppsu_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-02-07.20:16:46::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-02-07.20:16:46::SCWBDomain::at-lto-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/video_common_v4_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/video_common_v4_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:16:46::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-02-07.20:16:46::SCWBDomain::o-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/clockps_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/clockps_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-02-07.20:16:46::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-02-07.20:16:46::SCWBDomain::lto-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:16:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2020-02-07.20:16:46::SCWBDomain::objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/wdtps_v3_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:16:46::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-02-07.20:16:46::SCWBDomain::o-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-02-07.20:16:46::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-02-07.20:16:46::SCWBDomain::lto-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:46::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:46::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-02-07.20:16:46::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-02-07.20:16:46::SCWBDomain::-lto-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:46::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:46::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:46::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/gpio_v4_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:46::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:46::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/zdma_v1_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/zdma_v1_8/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-02-07.20:16:46::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2020-02-07.20:16:46::SCWBDomain::fat-lto-objects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:46::SCWBDomain::/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2020-02-07.20:16:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:46::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:46::SCWBDomain::jects"

TRACE::2020-02-07.20:16:46::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:46::SCWBDomain::0/libsrc/xilffs_v4_2/src'

TRACE::2020-02-07.20:16:46::SCWBDomain::Compiling XilFFs Library

TRACE::2020-02-07.20:16:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:47::SCWBDomain::/libsrc/xilffs_v4_2/src'

TRACE::2020-02-07.20:16:47::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-02-07.20:16:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:16:47::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-02-07.20:16:47::SCWBDomain::ects"

TRACE::2020-02-07.20:16:47::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:47::SCWBDomain::0/libsrc/spips_v3_3/src'

TRACE::2020-02-07.20:16:47::SCWBDomain::Compiling spips

TRACE::2020-02-07.20:16:47::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:47::SCWBDomain::/libsrc/spips_v3_3/src'

TRACE::2020-02-07.20:16:47::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-02-07.20:16:47::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:47::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:47::SCWBDomain::jects"

TRACE::2020-02-07.20:16:47::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:47::SCWBDomain::0/libsrc/scugic_v4_1/src'

TRACE::2020-02-07.20:16:47::SCWBDomain::Compiling scugic

TRACE::2020-02-07.20:16:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:48::SCWBDomain::/libsrc/scugic_v4_1/src'

TRACE::2020-02-07.20:16:48::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2020-02-07.20:16:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:16:48::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-02-07.20:16:48::SCWBDomain::ects"

TRACE::2020-02-07.20:16:48::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:48::SCWBDomain::0/libsrc/xilpm_v3_0/src'

TRACE::2020-02-07.20:16:48::SCWBDomain::Compiling xilpm library

TRACE::2020-02-07.20:16:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:48::SCWBDomain::/libsrc/xilpm_v3_0/src'

TRACE::2020-02-07.20:16:48::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-02-07.20:16:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:48::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:48::SCWBDomain::jects"

TRACE::2020-02-07.20:16:48::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:48::SCWBDomain::0/libsrc/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:16:48::SCWBDomain::Compiling rtcpsu

TRACE::2020-02-07.20:16:48::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:48::SCWBDomain::/libsrc/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:16:48::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-02-07.20:16:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:48::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:48::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:48::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:48::SCWBDomain::0/libsrc/resetps_v1_2/src'

TRACE::2020-02-07.20:16:48::SCWBDomain::Compiling resetps

TRACE::2020-02-07.20:16:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:49::SCWBDomain::/libsrc/resetps_v1_2/src'

TRACE::2020-02-07.20:16:49::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-02-07.20:16:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:49::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:49::SCWBDomain::jects"

TRACE::2020-02-07.20:16:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:49::SCWBDomain::0/libsrc/csudma_v1_5/src'

TRACE::2020-02-07.20:16:49::SCWBDomain::Compiling csudma

TRACE::2020-02-07.20:16:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:49::SCWBDomain::/libsrc/csudma_v1_5/src'

TRACE::2020-02-07.20:16:49::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-07.20:16:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-02-07.20:16:49::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2020-02-07.20:16:49::SCWBDomain::at-lto-objects"

TRACE::2020-02-07.20:16:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:49::SCWBDomain::0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-07.20:16:49::SCWBDomain::Compiling coresightps_dcc

TRACE::2020-02-07.20:16:49::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:49::SCWBDomain::/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-02-07.20:16:49::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-02-07.20:16:49::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:49::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:49::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:49::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:49::SCWBDomain::0/libsrc/axipmon_v6_7/src'

TRACE::2020-02-07.20:16:49::SCWBDomain::Compiling axipmon

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:50::SCWBDomain::/libsrc/axipmon_v6_7/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-02-07.20:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:50::SCWBDomain::jects"

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:50::SCWBDomain::0/libsrc/ipipsu_v2_5/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Compiling ipipsu

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:50::SCWBDomain::/libsrc/ipipsu_v2_5/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-02-07.20:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:16:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-02-07.20:16:50::SCWBDomain::ects"

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:50::SCWBDomain::0/libsrc/avbuf_v2_2/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Compiling avbuf

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:50::SCWBDomain::/libsrc/avbuf_v2_2/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-02-07.20:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:16:50::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-02-07.20:16:50::SCWBDomain::ects"

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:50::SCWBDomain::0/libsrc/dpdma_v1_1/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Compiling dpdma

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:50::SCWBDomain::/libsrc/dpdma_v1_1/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-02-07.20:16:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:50::SCWBDomain::jects"

TRACE::2020-02-07.20:16:50::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:50::SCWBDomain::0/libsrc/usbpsu_v1_6/src'

TRACE::2020-02-07.20:16:50::SCWBDomain::Compiling usbpsu

TRACE::2020-02-07.20:16:51::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:51::SCWBDomain::/libsrc/usbpsu_v1_6/src'

TRACE::2020-02-07.20:16:51::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-02-07.20:16:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:16:51::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-02-07.20:16:51::SCWBDomain::cts"

TRACE::2020-02-07.20:16:51::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:51::SCWBDomain::0/libsrc/sdps_v3_8/src'

TRACE::2020-02-07.20:16:51::SCWBDomain::Compiling sdps

TRACE::2020-02-07.20:16:52::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:52::SCWBDomain::/libsrc/sdps_v3_8/src'

TRACE::2020-02-07.20:16:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2020-02-07.20:16:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:52::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:52::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:52::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:52::SCWBDomain::0/libsrc/xilsecure_v4_1/src'

TRACE::2020-02-07.20:16:52::SCWBDomain::Compiling XilSecure Library

TRACE::2020-02-07.20:16:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:53::SCWBDomain::/libsrc/xilsecure_v4_1/src'

TRACE::2020-02-07.20:16:53::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-07.20:16:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:53::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:53::SCWBDomain::jects"

TRACE::2020-02-07.20:16:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:53::SCWBDomain::0/libsrc/ttcps_v3_10/src'

TRACE::2020-02-07.20:16:53::SCWBDomain::Compiling ttcps

TRACE::2020-02-07.20:16:53::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:53::SCWBDomain::/libsrc/ttcps_v3_10/src'

TRACE::2020-02-07.20:16:53::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-02-07.20:16:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:16:53::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-02-07.20:16:53::SCWBDomain::ects"

TRACE::2020-02-07.20:16:53::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:53::SCWBDomain::0/libsrc/dppsu_v1_1/src'

TRACE::2020-02-07.20:16:53::SCWBDomain::Compiling dppsu

TRACE::2020-02-07.20:16:54::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:54::SCWBDomain::/libsrc/dppsu_v1_1/src'

TRACE::2020-02-07.20:16:54::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-02-07.20:16:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-02-07.20:16:54::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2020-02-07.20:16:54::SCWBDomain::lto-objects"

TRACE::2020-02-07.20:16:54::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:54::SCWBDomain::0/libsrc/video_common_v4_8/src'

TRACE::2020-02-07.20:16:54::SCWBDomain::Compiling video_common

TRACE::2020-02-07.20:16:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:55::SCWBDomain::/libsrc/video_common_v4_8/src'

TRACE::2020-02-07.20:16:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-02-07.20:16:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:55::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:55::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:55::SCWBDomain::0/libsrc/clockps_v1_1/src'

TRACE::2020-02-07.20:16:55::SCWBDomain::Compiling clockps

TRACE::2020-02-07.20:16:55::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:55::SCWBDomain::/libsrc/clockps_v1_1/src'

TRACE::2020-02-07.20:16:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-02-07.20:16:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:55::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:55::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:55::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:55::SCWBDomain::0/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:16:55::SCWBDomain::Compiling sysmonpsu

TRACE::2020-02-07.20:16:56::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:56::SCWBDomain::/libsrc/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:16:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-02-07.20:16:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:16:56::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2020-02-07.20:16:56::SCWBDomain::ects"

TRACE::2020-02-07.20:16:56::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:56::SCWBDomain::0/libsrc/wdtps_v3_2/src'

TRACE::2020-02-07.20:16:56::SCWBDomain::Compiling wdtps

TRACE::2020-02-07.20:16:56::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:56::SCWBDomain::/libsrc/wdtps_v3_2/src'

TRACE::2020-02-07.20:16:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-02-07.20:16:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:16:56::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2020-02-07.20:16:56::SCWBDomain::bjects"

TRACE::2020-02-07.20:16:56::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:56::SCWBDomain::0/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:16:56::SCWBDomain::Compiling ddrcpsu

TRACE::2020-02-07.20:16:56::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:56::SCWBDomain::/libsrc/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:16:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-07.20:16:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:56::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:56::SCWBDomain::jects"

TRACE::2020-02-07.20:16:56::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:56::SCWBDomain::0/libsrc/gpiops_v3_6/src'

TRACE::2020-02-07.20:16:56::SCWBDomain::Compiling gpiops

TRACE::2020-02-07.20:16:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:57::SCWBDomain::/libsrc/gpiops_v3_6/src'

TRACE::2020-02-07.20:16:57::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-02-07.20:16:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:57::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:57::SCWBDomain::jects"

TRACE::2020-02-07.20:16:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:57::SCWBDomain::0/libsrc/iicps_v3_10/src'

TRACE::2020-02-07.20:16:57::SCWBDomain::Compiling iicps

TRACE::2020-02-07.20:16:57::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:57::SCWBDomain::/libsrc/iicps_v3_10/src'

TRACE::2020-02-07.20:16:57::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-02-07.20:16:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:16:57::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2020-02-07.20:16:57::SCWBDomain::-objects"

TRACE::2020-02-07.20:16:57::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:57::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:16:57::SCWBDomain::Compiling uartns550

TRACE::2020-02-07.20:16:58::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:58::SCWBDomain::0/libsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:58::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:58::SCWBDomain::/libsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-02-07.20:16:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:16:58::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-02-07.20:16:58::SCWBDomain::cts"

TRACE::2020-02-07.20:16:58::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:58::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::Compiling bram

TRACE::2020-02-07.20:16:58::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:58::SCWBDomain::0/libsrc/bram_v4_3/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:58::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:58::SCWBDomain::/libsrc/bram_v4_3/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-02-07.20:16:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:16:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2020-02-07.20:16:58::SCWBDomain::o-objects"

TRACE::2020-02-07.20:16:58::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:58::SCWBDomain::0/libsrc/standalone_v7_1/src'

TRACE::2020-02-07.20:16:58::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2020-02-07.20:16:59::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:16:59::SCWBDomain::/libsrc/standalone_v7_1/src'

TRACE::2020-02-07.20:16:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-02-07.20:16:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:16:59::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2020-02-07.20:16:59::SCWBDomain::jects"

TRACE::2020-02-07.20:16:59::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:16:59::SCWBDomain::0/libsrc/uartps_v3_8/src'

TRACE::2020-02-07.20:16:59::SCWBDomain::Compiling uartps

TRACE::2020-02-07.20:17:00::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:17:00::SCWBDomain::/libsrc/uartps_v3_8/src'

TRACE::2020-02-07.20:17:00::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-02-07.20:17:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:17:00::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-02-07.20:17:00::SCWBDomain::cts"

TRACE::2020-02-07.20:17:00::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:17:00::SCWBDomain::0/libsrc/gpio_v4_5/src'

TRACE::2020-02-07.20:17:00::SCWBDomain::Compiling gpio

TRACE::2020-02-07.20:17:00::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:17:00::SCWBDomain::/libsrc/gpio_v4_5/src'

TRACE::2020-02-07.20:17:00::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-02-07.20:17:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:17:00::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2020-02-07.20:17:00::SCWBDomain::cts"

TRACE::2020-02-07.20:17:00::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:17:00::SCWBDomain::0/libsrc/zdma_v1_8/src'

TRACE::2020-02-07.20:17:00::SCWBDomain::Compiling zdma

TRACE::2020-02-07.20:17:01::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:17:01::SCWBDomain::/libsrc/zdma_v1_8/src'

TRACE::2020-02-07.20:17:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-02-07.20:17:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-02-07.20:17:01::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2020-02-07.20:17:01::SCWBDomain::-lto-objects"

TRACE::2020-02-07.20:17:01::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_
TRACE::2020-02-07.20:17:01::SCWBDomain::0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-02-07.20:17:01::SCWBDomain::Compiling cpu_cortexa53

TRACE::2020-02-07.20:17:01::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/psu_cortexa53_0
TRACE::2020-02-07.20:17:01::SCWBDomain::/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2020-02-07.20:17:01::SCWBDomain::Finished building libraries

TRACE::2020-02-07.20:17:01::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2020-02-07.20:17:01::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2020-02-07.20:17:01::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2020-02-07.20:17:01::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2020-02-07.20:17:01::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2020-02-07.20:17:01::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2020-02-07.20:17:01::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2020-02-07.20:17:01::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2020-02-07.20:17:01::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2020-02-07.20:17:01::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2020-02-07.20:17:02::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2020-02-07.20:17:02::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2020-02-07.20:17:02::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2020-02-07.20:17:02::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2020-02-07.20:17:02::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2020-02-07.20:17:02::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2020-02-07.20:17:02::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2020-02-07.20:17:02::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2020-02-07.20:17:02::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2020-02-07.20:17:02::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2020-02-07.20:17:02::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2020-02-07.20:17:02::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2020-02-07.20:17:02::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2020-02-07.20:17:02::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2020-02-07.20:17:02::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_sd.o  xfsbl_dfu_util.o  xfsbl_csu_dma.o  xfsbl_plpartitio
TRACE::2020-02-07.20:17:02::SCWBDomain::n_valid.o  xfsbl_bs.o  xfsbl_board.o  xfsbl_image_header.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partitio
TRACE::2020-02-07.20:17:02::SCWBDomain::n_load.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_misc_drivers.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_nand.o  xfsbl_r
TRACE::2020-02-07.20:17:02::SCWBDomain::sa_sha.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2020-02-07.20:17:02::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2020-02-07.20:17:02::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2020-02-07.20:17:02::SCWBDomain::                                                                                     -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/ps
TRACE::2020-02-07.20:17:02::SCWBDomain::u_cortexa53_0/lib -Tlscript.ld

LOG::2020-02-07.20:17:04::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-02-07.20:17:04::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-02-07.20:17:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-07.20:17:04::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-02-07.20:17:04::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:04::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:04::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:04::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:17:04::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:17:04::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:04::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:17:04::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:17:04::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:17:04::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:17:04::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-02-07.20:17:04::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-07.20:17:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-07.20:17:04::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw ; bash -c "make  " 
TRACE::2020-02-07.20:17:04::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2020-02-07.20:17:04::SCWBDomain::make[1]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-02-07.20:17:04::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-02-07.20:17:04::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/clockps_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/clockps_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-02-07.20:17:04::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-02-07.20:17:04::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/spips_v3_3/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-02-07.20:17:04::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-02-07.20:17:04::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/xilsecure_v4_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/xilsecure_v4_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-02-07.20:17:04::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-02-07.20:17:04::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/resetps_v1_2/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/resetps_v1_2/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/csudma_v1_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/csudma_v1_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-02-07.20:17:04::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-02-07.20:17:04::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/axipmon_v6_7/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/axipmon_v6_7/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/ipipsu_v2_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/ipipsu_v2_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-02-07.20:17:04::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-02-07.20:17:04::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/avbuf_v2_2/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/avbuf_v2_2/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-02-07.20:17:04::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-02-07.20:17:04::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/dpdma_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/dpdma_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/usbpsu_v1_6/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/usbpsu_v1_6/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:04::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:04::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/sdps_v3_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-02-07.20:17:04::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-02-07.20:17:04::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/dppsu_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/dppsu_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2020-02-07.20:17:04::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2020-02-07.20:17:04::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/video_common_v4_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/video_common_v4_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-02-07.20:17:04::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-02-07.20:17:04::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/xilfpga_v5_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/xilfpga_v5_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-02-07.20:17:04::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-02-07.20:17:04::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-02-07.20:17:04::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2020-02-07.20:17:04::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/wdtps_v3_2/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/wdtps_v3_2/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-02-07.20:17:04::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-02-07.20:17:04::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/iicps_v3_10/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/iicps_v3_10/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-02-07.20:17:04::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-02-07.20:17:04::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:04::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:04::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/bram_v4_3/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-02-07.20:17:04::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-02-07.20:17:04::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/xilskey_v6_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/xilskey_v6_8/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-02-07.20:17:04::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2020-02-07.20:17:04::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:04::SCWBDomain::src/standalone_v7_1/src'

TRACE::2020-02-07.20:17:04::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-02-07.20:17:04::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:04::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:04::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:04::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:04::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:05::SCWBDomain::src/uartps_v3_8/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-02-07.20:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:05::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:05::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:05::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:05::SCWBDomain::src/gpio_v4_5/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-02-07.20:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:05::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:05::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:05::SCWBDomain::bsrc/zdma_v1_8/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:05::SCWBDomain::src/zdma_v1_8/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-02-07.20:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:05::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:05::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:05::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:05::SCWBDomain::src/cpu_v2_10/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2020-02-07.20:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:05::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:05::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:05::SCWBDomain::bsrc/clockps_v1_1/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Compiling clockps

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:05::SCWBDomain::src/clockps_v1_1/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2020-02-07.20:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-02-07.20:17:05::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-02-07.20:17:05::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:05::SCWBDomain::bsrc/spips_v3_3/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Compiling spips

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:05::SCWBDomain::src/spips_v3_3/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2020-02-07.20:17:05::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:05::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:05::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:05::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:05::SCWBDomain::bsrc/xilsecure_v4_1/src'

TRACE::2020-02-07.20:17:05::SCWBDomain::Compiling XilSecure Library

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:06::SCWBDomain::src/xilsecure_v4_1/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-02-07.20:17:06::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:06::SCWBDomain::bsrc/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Compiling rtcpsu

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:06::SCWBDomain::src/rtcpsu_v1_8/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2020-02-07.20:17:06::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:06::SCWBDomain::bsrc/resetps_v1_2/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Compiling resetps

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:06::SCWBDomain::src/resetps_v1_2/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2020-02-07.20:17:06::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:06::SCWBDomain::bsrc/csudma_v1_5/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Compiling csudma

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:06::SCWBDomain::src/csudma_v1_5/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2020-02-07.20:17:06::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:06::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:06::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:06::SCWBDomain::bsrc/axipmon_v6_7/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Compiling axipmon

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:06::SCWBDomain::src/axipmon_v6_7/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2020-02-07.20:17:06::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:06::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:06::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:06::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:06::SCWBDomain::bsrc/ipipsu_v2_5/src'

TRACE::2020-02-07.20:17:06::SCWBDomain::Compiling ipipsu

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:07::SCWBDomain::src/ipipsu_v2_5/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2020-02-07.20:17:07::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-02-07.20:17:07::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-02-07.20:17:07::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:07::SCWBDomain::bsrc/avbuf_v2_2/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Compiling avbuf

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:07::SCWBDomain::src/avbuf_v2_2/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2020-02-07.20:17:07::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-02-07.20:17:07::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-02-07.20:17:07::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:07::SCWBDomain::bsrc/dpdma_v1_1/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Compiling dpdma

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:07::SCWBDomain::src/dpdma_v1_1/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2020-02-07.20:17:07::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:07::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:07::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:07::SCWBDomain::bsrc/usbpsu_v1_6/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Compiling usbpsu

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:07::SCWBDomain::src/usbpsu_v1_6/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2020-02-07.20:17:07::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-02-07.20:17:07::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-02-07.20:17:07::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:07::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:07::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2020-02-07.20:17:07::SCWBDomain::Compiling sdps

TRACE::2020-02-07.20:17:08::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:08::SCWBDomain::src/sdps_v3_8/src'

TRACE::2020-02-07.20:17:08::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-07.20:17:08::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:08::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:08::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:08::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:08::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2020-02-07.20:17:08::SCWBDomain::Compiling ttcps

TRACE::2020-02-07.20:17:08::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:08::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2020-02-07.20:17:08::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2020-02-07.20:17:08::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-02-07.20:17:08::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-02-07.20:17:08::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:08::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:08::SCWBDomain::bsrc/dppsu_v1_1/src'

TRACE::2020-02-07.20:17:08::SCWBDomain::Compiling dppsu

TRACE::2020-02-07.20:17:08::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:08::SCWBDomain::src/dppsu_v1_1/src'

TRACE::2020-02-07.20:17:08::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2020-02-07.20:17:08::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-02-07.20:17:08::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2020-02-07.20:17:08::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:08::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:08::SCWBDomain::bsrc/video_common_v4_8/src'

TRACE::2020-02-07.20:17:08::SCWBDomain::Compiling video_common

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:09::SCWBDomain::src/video_common_v4_8/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2020-02-07.20:17:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:09::SCWBDomain::bsrc/xilfpga_v5_1/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Compiling xilfpga Library

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:09::SCWBDomain::src/xilfpga_v5_1/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-02-07.20:17:09::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:09::SCWBDomain::bsrc/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Compiling sysmonpsu

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:09::SCWBDomain::src/sysmonpsu_v2_5/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2020-02-07.20:17:09::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-02-07.20:17:09::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2020-02-07.20:17:09::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:09::SCWBDomain::bsrc/wdtps_v3_2/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Compiling wdtps

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:09::SCWBDomain::src/wdtps_v3_2/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-02-07.20:17:09::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:09::SCWBDomain::bsrc/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Compiling ddrcpsu

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:09::SCWBDomain::src/ddrcpsu_v1_1/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-07.20:17:09::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:09::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:09::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2020-02-07.20:17:09::SCWBDomain::Compiling gpiops

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:10::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2020-02-07.20:17:10::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:10::SCWBDomain::bsrc/iicps_v3_10/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Compiling iicps

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:10::SCWBDomain::src/iicps_v3_10/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartns550_v3_5/src

TRACE::2020-02-07.20:17:10::SCWBDomain::make -C psu_pmu_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-02-07.20:17:10::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2020-02-07.20:17:10::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:10::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Compiling uartns550

TRACE::2020-02-07.20:17:10::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:10::SCWBDomain::bsrc/uartns550_v3_5/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:10::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:10::SCWBDomain::src/uartns550_v3_5/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/bram_v4_3/src

TRACE::2020-02-07.20:17:10::SCWBDomain::make -C psu_pmu_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-02-07.20:17:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-02-07.20:17:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:10::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Compiling bram

TRACE::2020-02-07.20:17:10::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:10::SCWBDomain::bsrc/bram_v4_3/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:10::SCWBDomain::src/bram_v4_3/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:10::SCWBDomain::src/bram_v4_3/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2020-02-07.20:17:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-02-07.20:17:10::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2020-02-07.20:17:10::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:10::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:10::SCWBDomain::bsrc/xilskey_v6_8/src'

TRACE::2020-02-07.20:17:10::SCWBDomain::Compiling Xilskey Library

TRACE::2020-02-07.20:17:11::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:11::SCWBDomain::src/xilskey_v6_8/src'

TRACE::2020-02-07.20:17:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2020-02-07.20:17:11::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-02-07.20:17:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2020-02-07.20:17:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:11::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:11::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2020-02-07.20:17:11::SCWBDomain::Compiling standalone

TRACE::2020-02-07.20:17:11::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:11::SCWBDomain::src/standalone_v7_1/src'

TRACE::2020-02-07.20:17:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2020-02-07.20:17:11::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-02-07.20:17:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2020-02-07.20:17:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:11::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:11::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2020-02-07.20:17:11::SCWBDomain::Compiling uartps

TRACE::2020-02-07.20:17:12::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:12::SCWBDomain::src/uartps_v3_8/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpio_v4_5/src

TRACE::2020-02-07.20:17:12::SCWBDomain::make -C psu_pmu_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-02-07.20:17:12::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-02-07.20:17:12::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:12::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:12::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::Compiling gpio

TRACE::2020-02-07.20:17:12::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:12::SCWBDomain::src/gpio_v4_5/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2020-02-07.20:17:12::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-02-07.20:17:12::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-02-07.20:17:12::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:12::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:12::SCWBDomain::bsrc/zdma_v1_8/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::Compiling zdma

TRACE::2020-02-07.20:17:12::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:12::SCWBDomain::src/zdma_v1_8/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2020-02-07.20:17:12::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2020-02-07.20:17:12::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2020-02-07.20:17:12::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2020-02-07.20:17:12::SCWBDomain::make[2]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:12::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::Compiling cpu

TRACE::2020-02-07.20:17:12::SCWBDomain::make[3]: Entering directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/li
TRACE::2020-02-07.20:17:12::SCWBDomain::bsrc/cpu_v2_10/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::make[3]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:12::SCWBDomain::src/cpu_v2_10/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::make[2]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/psu_pmu_0/lib
TRACE::2020-02-07.20:17:12::SCWBDomain::src/cpu_v2_10/src'

TRACE::2020-02-07.20:17:12::SCWBDomain::Finished building libraries

TRACE::2020-02-07.20:17:12::SCWBDomain::make[1]: Leaving directory '/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2020-02-07.20:17:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:12::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:12::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:12::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:12::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:12::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:12::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:13::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:13::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:14::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:14::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:15::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:15::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2020-02-07.20:17:15::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2020-02-07.20:17:15::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_error_manager.o  xpfw_restart.o  pm_notifier.o  pm_requirement.o  pm_node_reset.o  
TRACE::2020-02-07.20:17:15::SCWBDomain::pm_sram.o  pm_mmio_access.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  pm_gic_proxy.o  xpfw_aib.o  xpfw_events.o  xpfw_s
TRACE::2020-02-07.20:17:15::SCWBDomain::cheduler.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_interrupts.o  xpfw_module.o  pm_qspi.o  xpfw_mod_dap.o  xpf
TRACE::2020-02-07.20:17:15::SCWBDomain::w_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  xpfw_user_startup.o  xpfw_rom_interface.o  xpfw_mod_wdt.o  pm_reset.
TRACE::2020-02-07.20:17:15::SCWBDomain::o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_mod_ultra96.o  xpfw_platform.o  pm_extern.o  pm_node.o 
TRACE::2020-02-07.20:17:15::SCWBDomain:: xpfw_core.o  idle_hooks.o  xpfw_mod_common.o  pm_periph.o  pm_binding.o  pm_hooks.o  pm_gpp.o  pm_usb.o  pm_power.o  xpfw_main
TRACE::2020-02-07.20:17:15::SCWBDomain::.o  xpfw_mod_em.o  pm_csudma.o  pm_pll.o  pm_proc.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2020-02-07.20:17:15::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2020-02-07.20:17:15::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2020-02-07.20:17:15::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2020-02-07.20:17:15::SCWBDomain::                                                     -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_
TRACE::2020-02-07.20:17:15::SCWBDomain::0/lib -Tlscript.ld

LOG::2020-02-07.20:17:16::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-07.20:17:16::SCWSystem::Not a boot domain 
LOG::2020-02-07.20:17:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-07.20:17:16::SCWDomain::Generating domain artifcats
TRACE::2020-02-07.20:17:16::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-07.20:17:16::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-02-07.20:17:16::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-02-07.20:17:16::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-02-07.20:17:16::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-02-07.20:17:16::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-07.20:17:16::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:16::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:16::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:16::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:17:16::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:17:16::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:16::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:17:16::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:17:16::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:16::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:16::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:16::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-02-07.20:17:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-07.20:17:16::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:16::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-02-07.20:17:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-07.20:17:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-07.20:17:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-07.20:17:16::SCWMssOS::doing bsp build ... 
TRACE::2020-02-07.20:17:16::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:17:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:17:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:17:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-02-07.20:17:16::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:17:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:17:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:17:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:17:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-02-07.20:17:16::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-02-07.20:17:16::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-02-07.20:17:16::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:17:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-02-07.20:17:16::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-02-07.20:17:16::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:16::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-02-07.20:17:16::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-02-07.20:17:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:16::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:16::SCWMssOS::Compiling clockps

TRACE::2020-02-07.20:17:17::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-02-07.20:17:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:17:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:17::SCWMssOS::Compiling spips

TRACE::2020-02-07.20:17:17::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-02-07.20:17:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:17::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:17::SCWMssOS::Compiling scugic

TRACE::2020-02-07.20:17:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-02-07.20:17:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:18::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:18::SCWMssOS::Compiling rtcpsu

TRACE::2020-02-07.20:17:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-02-07.20:17:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:18::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:18::SCWMssOS::Compiling resetps

TRACE::2020-02-07.20:17:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-02-07.20:17:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:18::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:18::SCWMssOS::Compiling csudma

TRACE::2020-02-07.20:17:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-02-07.20:17:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-02-07.20:17:18::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:18::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-02-07.20:17:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-02-07.20:17:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:18::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:18::SCWMssOS::Compiling axipmon

TRACE::2020-02-07.20:17:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-02-07.20:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:19::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:19::SCWMssOS::Compiling ipipsu

TRACE::2020-02-07.20:17:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-02-07.20:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:17:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:19::SCWMssOS::Compiling avbuf

TRACE::2020-02-07.20:17:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-02-07.20:17:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:17:19::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:19::SCWMssOS::Compiling dpdma

TRACE::2020-02-07.20:17:20::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-02-07.20:17:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:20::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:20::SCWMssOS::Compiling usbpsu

TRACE::2020-02-07.20:17:21::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-02-07.20:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:17:21::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:21::SCWMssOS::Compiling sdps

TRACE::2020-02-07.20:17:21::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-02-07.20:17:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:21::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:21::SCWMssOS::Compiling ttcps

TRACE::2020-02-07.20:17:22::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-02-07.20:17:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:17:22::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:22::SCWMssOS::Compiling dppsu

TRACE::2020-02-07.20:17:22::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-02-07.20:17:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-02-07.20:17:22::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:22::SCWMssOS::Compiling video_common

TRACE::2020-02-07.20:17:23::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-02-07.20:17:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:23::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:23::SCWMssOS::Compiling sysmonpsu

TRACE::2020-02-07.20:17:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-02-07.20:17:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-02-07.20:17:24::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:24::SCWMssOS::Compiling wdtps

TRACE::2020-02-07.20:17:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-02-07.20:17:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-02-07.20:17:24::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:24::SCWMssOS::Compiling ddrcpsu

TRACE::2020-02-07.20:17:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-02-07.20:17:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:24::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:24::SCWMssOS::Compiling gpiops

TRACE::2020-02-07.20:17:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-02-07.20:17:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:24::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:24::SCWMssOS::Compiling iicps

TRACE::2020-02-07.20:17:25::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-02-07.20:17:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-02-07.20:17:25::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:25::SCWMssOS::Compiling uartns550

TRACE::2020-02-07.20:17:25::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-02-07.20:17:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:17:25::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:25::SCWMssOS::Compiling bram

TRACE::2020-02-07.20:17:26::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-02-07.20:17:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-02-07.20:17:26::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:26::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2020-02-07.20:17:27::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-02-07.20:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-02-07.20:17:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:27::SCWMssOS::Compiling uartps

TRACE::2020-02-07.20:17:27::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-02-07.20:17:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:17:27::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:27::SCWMssOS::Compiling gpio

TRACE::2020-02-07.20:17:28::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-02-07.20:17:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-02-07.20:17:28::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:28::SCWMssOS::Compiling zdma

TRACE::2020-02-07.20:17:28::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-02-07.20:17:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-02-07.20:17:28::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-02-07.20:17:28::SCWMssOS::Compiling cpu_cortexa53

TRACE::2020-02-07.20:17:28::SCWMssOS::Finished building libraries

TRACE::2020-02-07.20:17:28::SCWMssOS::Copying to export directory.
TRACE::2020-02-07.20:17:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-07.20:17:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-07.20:17:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-07.20:17:28::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2020-02-07.20:17:28::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2020-02-07.20:17:28::SCWPlatform::Started preparing the platform 
TRACE::2020-02-07.20:17:28::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2020-02-07.20:17:28::SCWSystem::dir created 
TRACE::2020-02-07.20:17:28::SCWSystem::Writing the bif 
TRACE::2020-02-07.20:17:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-07.20:17:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-07.20:17:28::SCWPlatform::Completed generating the platform
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:17:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:17:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:17:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:17:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:17:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:17:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:17:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:17:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:17:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:17:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:17:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:28::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-07.20:17:28::SCWPlatform::updated the xpfm file.
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-02-07.20:17:28::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-02-07.20:17:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-02-07.20:17:28::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_1
TRACE::2020-02-07.20:17:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-07.20:17:28::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-02-07.20:17:28::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-02-07.20:17:28::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:38::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:38::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:38::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:40::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:40::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:40::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened new HwDB with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWReader::Active system found as  ultra96v2_0
TRACE::2020-05-04.13:36:46::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2020-05-04.13:36:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.13:36:46::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.13:36:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:46::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:36:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWReader::No isolation master present  
TRACE::2020-05-04.13:36:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:36:46::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:46::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.13:36:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:46::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.13:36:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:36:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWReader::No isolation master present  
TRACE::2020-05-04.13:36:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:36:46::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:46::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.13:36:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:46::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:36:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.13:36:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:46::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:46::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWReader::No isolation master present  
TRACE::2020-05-04.13:36:46::SCWPlatform::Clearing the existing platform
TRACE::2020-05-04.13:36:46::SCWSystem::Clearing the existing sysconfig
TRACE::2020-05-04.13:36:46::SCWBDomain::clearing the fsbl build
TRACE::2020-05-04.13:36:46::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWBDomain::clearing the pmufw build
TRACE::2020-05-04.13:36:46::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:46::SCWSystem::Clearing the domains completed.
TRACE::2020-05-04.13:36:46::SCWPlatform::Clearing the opened hw db.
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform location is /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Removing the HwDB with name /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:46::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened new HwDB with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWReader::Active system found as  ultra96v2_0
TRACE::2020-05-04.13:36:51::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2020-05-04.13:36:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-05-04.13:36:51::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2020-05-04.13:36:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:36:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWReader::No isolation master present  
TRACE::2020-05-04.13:36:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:36:51::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2020-05-04.13:36:51::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2020-05-04.13:36:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.13:36:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:36:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWReader::No isolation master present  
TRACE::2020-05-04.13:36:51::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.13:36:51::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.13:36:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.13:36:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWReader::No isolation master present  
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2020-05-04.13:36:51::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2020-05-04.13:36:51::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2020-05-04.13:36:51::SCWMssOS::Cleared the swdb table entry
TRACE::2020-05-04.13:36:51::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.13:36:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:51::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:51::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:51::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:51::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:51::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:51::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:51::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:52::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:52::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:52::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.13:36:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:52::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:52::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:52::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:52::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::In reload Mss file.
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:52::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:52::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:52::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2020-05-04.13:36:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:36:52::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:36:52::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:36:52::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:36:52::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:36:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:36:52::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.13:36:52::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:36:52::SCWMssOS::Removing the swdes entry for  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2020-05-04.13:40:02::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2020-05-04.13:40:02::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.13:40:02::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2020-05-04.13:40:02::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.13:40:02::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.13:40:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:02::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-05-04.13:40:02::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:40:02::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:02::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:02::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:02::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:02::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.13:40:02::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.13:40:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:02::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-05-04.13:40:02::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-05-04.13:40:02::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.13:40:02::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.13:40:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:02::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-05-04.13:40:02::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:40:02::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:02::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:02::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:02::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:02::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-04.13:40:02::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.13:40:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.13:40:02::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw ; bash -c "make  " 
TRACE::2020-05-04.13:40:02::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-05-04.13:40:02::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.13:40:02::SCWSystem::Not a boot domain 
LOG::2020-05-04.13:40:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.13:40:02::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.13:40:02::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.13:40:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-05-04.13:40:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-05-04.13:40:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-05-04.13:40:02::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-05-04.13:40:02::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.13:40:02::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:40:02::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:02::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:02::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:02::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:02::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-05-04.13:40:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.13:40:02::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.13:40:02::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.13:40:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.13:40:02::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-04.13:40:02::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.13:40:02::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.13:40:02::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:02::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:02::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.13:40:02::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:02::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.13:40:02::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:02::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:40:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:03::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.13:40:03::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.13:40:03::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.13:40:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:03::SCWMssOS::Compiling clockps

TRACE::2020-05-04.13:40:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.13:40:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:04::SCWMssOS::Compiling spips

TRACE::2020-05-04.13:40:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.13:40:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:04::SCWMssOS::Compiling scugic

TRACE::2020-05-04.13:40:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.13:40:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:04::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:04::SCWMssOS::Compiling rtcpsu

TRACE::2020-05-04.13:40:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.13:40:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:05::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:05::SCWMssOS::Compiling resetps

TRACE::2020-05-04.13:40:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.13:40:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:05::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:05::SCWMssOS::Compiling csudma

TRACE::2020-05-04.13:40:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.13:40:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.13:40:05::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:05::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-04.13:40:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.13:40:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:05::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:05::SCWMssOS::Compiling axipmon

TRACE::2020-05-04.13:40:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.13:40:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:06::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:06::SCWMssOS::Compiling ipipsu

TRACE::2020-05-04.13:40:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.13:40:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:06::SCWMssOS::Compiling avbuf

TRACE::2020-05-04.13:40:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.13:40:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:06::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:06::SCWMssOS::Compiling dpdma

TRACE::2020-05-04.13:40:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.13:40:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:07::SCWMssOS::Compiling usbpsu

TRACE::2020-05-04.13:40:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.13:40:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:08::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:08::SCWMssOS::Compiling sdps

TRACE::2020-05-04.13:40:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.13:40:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:08::SCWMssOS::Compiling ttcps

TRACE::2020-05-04.13:40:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.13:40:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:09::SCWMssOS::Compiling dppsu

TRACE::2020-05-04.13:40:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.13:40:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.13:40:10::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:10::SCWMssOS::Compiling video_common

TRACE::2020-05-04.13:40:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.13:40:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:10::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:10::SCWMssOS::Compiling sysmonpsu

TRACE::2020-05-04.13:40:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.13:40:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.13:40:11::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:11::SCWMssOS::Compiling wdtps

TRACE::2020-05-04.13:40:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.13:40:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.13:40:11::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:11::SCWMssOS::Compiling ddrcpsu

TRACE::2020-05-04.13:40:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.13:40:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:11::SCWMssOS::Compiling gpiops

TRACE::2020-05-04.13:40:12::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.13:40:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:12::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:12::SCWMssOS::Compiling iicps

TRACE::2020-05-04.13:40:12::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.13:40:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.13:40:12::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:12::SCWMssOS::Compiling uartns550

TRACE::2020-05-04.13:40:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.13:40:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:13::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:13::SCWMssOS::Compiling bram

TRACE::2020-05-04.13:40:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.13:40:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.13:40:13::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:13::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.13:40:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.13:40:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.13:40:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:15::SCWMssOS::Compiling uartps

TRACE::2020-05-04.13:40:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.13:40:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:15::SCWMssOS::Compiling gpio

TRACE::2020-05-04.13:40:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.13:40:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.13:40:15::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:15::SCWMssOS::Compiling zdma

TRACE::2020-05-04.13:40:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.13:40:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.13:40:16::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.13:40:16::SCWMssOS::Compiling cpu_cortexa53

TRACE::2020-05-04.13:40:16::SCWMssOS::Finished building libraries

TRACE::2020-05-04.13:40:16::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.13:40:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.13:40:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.13:40:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.13:40:16::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2020-05-04.13:40:16::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.13:40:16::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2020-05-04.13:40:16::SCWSystem::dir created 
TRACE::2020-05-04.13:40:16::SCWSystem::Writing the bif 
TRACE::2020-05-04.13:40:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.13:40:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.13:40:16::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:40:16::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:16::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:40:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:16::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:40:16::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:16::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:40:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:16::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:40:16::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:16::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:16::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:16::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.13:40:16::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.13:40:16::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.13:40:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.13:40:16::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper_0
TRACE::2020-05-04.13:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.13:40:16::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.13:40:16::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||

TRACE::2020-05-04.13:40:16::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:00::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:00::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:00::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:00::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:00::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:00::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened new HwDB with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWReader::Active system found as  ultra96v2_0
TRACE::2020-05-04.15:39:05::SCWReader::Handling sysconfig ultra96v2_0
TRACE::2020-05-04.15:39:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system_1
TRACE::2020-05-04.15:39:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:39:05::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:39:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWReader::No isolation master present  
TRACE::2020-05-04.15:39:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:39:05::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_2
TRACE::2020-05-04.15:39:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:39:05::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2020-05-04.15:39:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:39:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWReader::No isolation master present  
TRACE::2020-05-04.15:39:05::SCWDomain::checking for install qemu data   : 
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2020-05-04.15:39:05::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::No sw design opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::mss exists loading the mss file  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::Opened the sw design from mss  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::Adding the swdes entry /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_3
TRACE::2020-05-04.15:39:05::SCWMssOS::updating the scw layer about changes
TRACE::2020-05-04.15:39:05::SCWMssOS::Opened the sw design.  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-05-04.15:39:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWReader::No isolation master present  
LOG::2020-05-04.15:39:05::SCWPlatform::Started generating the artifacts platform ultra96v2_0
TRACE::2020-05-04.15:39:05::SCWPlatform::Sanity checking of platform is completed
LOG::2020-05-04.15:39:05::SCWPlatform::Started generating the artifacts for system configuration ultra96v2_0
LOG::2020-05-04.15:39:05::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2020-05-04.15:39:05::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2020-05-04.15:39:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:05::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2020-05-04.15:39:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.15:39:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:05::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl ; bash -c "make  " 
TRACE::2020-05-04.15:39:05::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-05-04.15:39:05::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2020-05-04.15:39:05::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2020-05-04.15:39:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:05::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWBDomain::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2020-05-04.15:39:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.15:39:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-05-04.15:39:05::SCWBDomain::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw ; bash -c "make  " 
TRACE::2020-05-04.15:39:05::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2020-05-04.15:39:05::SCWSystem::Checking the domain standalone_domain
LOG::2020-05-04.15:39:05::SCWSystem::Not a boot domain 
LOG::2020-05-04.15:39:05::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-05-04.15:39:05::SCWDomain::Generating domain artifcats
TRACE::2020-05-04.15:39:05::SCWMssOS::Generating standalone artifcats
TRACE::2020-05-04.15:39:05::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-05-04.15:39:05::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/qemu/
TRACE::2020-05-04.15:39:05::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-05-04.15:39:05::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/sw/ultra96v2_0/standalone_domain/qemu/
TRACE::2020-05-04.15:39:05::SCWMssOS:: Copying the user libraries. 
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:05::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:05::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:05::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:05::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::Completed writing the mss file at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp
TRACE::2020-05-04.15:39:05::SCWMssOS::Mss edits present, copying mssfile into export location /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:05::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-05-04.15:39:05::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-05-04.15:39:05::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-05-04.15:39:05::SCWMssOS::doing bsp build ... 
TRACE::2020-05-04.15:39:05::SCWMssOS::System Command Ran  cd  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2020-05-04.15:39:05::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:05::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:05::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:05::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:39:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:05::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.15:39:06::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:39:06::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2020-05-04.15:39:06::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:39:06::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.15:39:06::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:06::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2020-05-04.15:39:06::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2020-05-04.15:39:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:06::SCWMssOS::Compiling clockps

TRACE::2020-05-04.15:39:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2020-05-04.15:39:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:07::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:07::SCWMssOS::Compiling spips

TRACE::2020-05-04.15:39:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2020-05-04.15:39:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:07::SCWMssOS::Compiling scugic

TRACE::2020-05-04.15:39:07::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2020-05-04.15:39:07::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:07::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:07::SCWMssOS::Compiling rtcpsu

TRACE::2020-05-04.15:39:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2020-05-04.15:39:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:08::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:08::SCWMssOS::Compiling resetps

TRACE::2020-05-04.15:39:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2020-05-04.15:39:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:08::SCWMssOS::Compiling csudma

TRACE::2020-05-04.15:39:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2020-05-04.15:39:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2020-05-04.15:39:08::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:08::SCWMssOS::Compiling coresightps_dcc

TRACE::2020-05-04.15:39:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2020-05-04.15:39:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:08::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:08::SCWMssOS::Compiling axipmon

TRACE::2020-05-04.15:39:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2020-05-04.15:39:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:09::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:09::SCWMssOS::Compiling ipipsu

TRACE::2020-05-04.15:39:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2020-05-04.15:39:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:09::SCWMssOS::Compiling avbuf

TRACE::2020-05-04.15:39:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2020-05-04.15:39:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:09::SCWMssOS::Compiling dpdma

TRACE::2020-05-04.15:39:10::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2020-05-04.15:39:10::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:10::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:10::SCWMssOS::Compiling usbpsu

TRACE::2020-05-04.15:39:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2020-05-04.15:39:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:11::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:11::SCWMssOS::Compiling sdps

TRACE::2020-05-04.15:39:11::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2020-05-04.15:39:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:11::SCWMssOS::Compiling ttcps

TRACE::2020-05-04.15:39:12::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2020-05-04.15:39:12::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:12::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:12::SCWMssOS::Compiling dppsu

TRACE::2020-05-04.15:39:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2020-05-04.15:39:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2020-05-04.15:39:13::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:13::SCWMssOS::Compiling video_common

TRACE::2020-05-04.15:39:13::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2020-05-04.15:39:13::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:13::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:13::SCWMssOS::Compiling sysmonpsu

TRACE::2020-05-04.15:39:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2020-05-04.15:39:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2020-05-04.15:39:14::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:14::SCWMssOS::Compiling wdtps

TRACE::2020-05-04.15:39:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2020-05-04.15:39:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2020-05-04.15:39:14::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:14::SCWMssOS::Compiling ddrcpsu

TRACE::2020-05-04.15:39:14::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2020-05-04.15:39:14::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:14::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:14::SCWMssOS::Compiling gpiops

TRACE::2020-05-04.15:39:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2020-05-04.15:39:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:15::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:15::SCWMssOS::Compiling iicps

TRACE::2020-05-04.15:39:15::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartns550_v3_5/src

TRACE::2020-05-04.15:39:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartns550_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2020-05-04.15:39:15::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:15::SCWMssOS::Compiling uartns550

TRACE::2020-05-04.15:39:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/bram_v4_3/src

TRACE::2020-05-04.15:39:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:16::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:16::SCWMssOS::Compiling bram

TRACE::2020-05-04.15:39:16::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2020-05-04.15:39:16::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2020-05-04.15:39:16::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:16::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2020-05-04.15:39:18::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2020-05-04.15:39:18::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2020-05-04.15:39:18::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:18::SCWMssOS::Compiling uartps

TRACE::2020-05-04.15:39:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpio_v4_5/src

TRACE::2020-05-04.15:39:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:19::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:19::SCWMssOS::Compiling gpio

TRACE::2020-05-04.15:39:19::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2020-05-04.15:39:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2020-05-04.15:39:19::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:19::SCWMssOS::Compiling zdma

TRACE::2020-05-04.15:39:20::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2020-05-04.15:39:20::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2020-05-04.15:39:20::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2020-05-04.15:39:20::SCWMssOS::Compiling cpu_cortexa53

TRACE::2020-05-04.15:39:20::SCWMssOS::Finished building libraries

TRACE::2020-05-04.15:39:20::SCWMssOS::Copying to export directory.
TRACE::2020-05-04.15:39:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-05-04.15:39:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-05-04.15:39:20::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-05-04.15:39:20::SCWSystem::Completed Processing the sysconfig ultra96v2_0
LOG::2020-05-04.15:39:20::SCWPlatform::Completed generating the artifacts for system configuration ultra96v2_0
TRACE::2020-05-04.15:39:20::SCWPlatform::Started preparing the platform 
TRACE::2020-05-04.15:39:20::SCWSystem::Writing the bif file for system config ultra96v2_0
TRACE::2020-05-04.15:39:20::SCWSystem::dir created 
TRACE::2020-05-04.15:39:20::SCWSystem::Writing the bif 
TRACE::2020-05-04.15:39:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-05-04.15:39:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-05-04.15:39:20::SCWPlatform::Completed generating the platform
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:20::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:20::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:20::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:20::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:20::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:20::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:20::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:20::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:20::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:20::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:20::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:20::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:20::SCWWriter::formatted JSON is {
	"platformName":	"ultra96v2_0",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ultra96v2_0",
	"platHandOff":	"/home/parallels/ultra96v2_0/ultra96v2_0_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ultra96v2_0_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ultra96v2_0",
	"systems":	[{
			"systemName":	"ultra96v2_0",
			"systemDesc":	"ultra96v2_0",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ultra96v2_0",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"d3c86b2f6f4948798d018d1ced7dc761",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"6738bde49835ae06943736c62a29b0b6",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e4e997db5508d3362714ca59c444958b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-05-04.15:39:20::SCWPlatform::updated the xpfm file.
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to open the hw design at /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA given /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA absoulate path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform::DSA directory /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw
TRACE::2020-05-04.15:39:20::SCWPlatform:: Platform Path /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/hw/ultra96v2_0_wrapper.xsa
TRACE::2020-05-04.15:39:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2020-05-04.15:39:20::SCWPlatform::Trying to set the existing hwdb with name ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Opened existing hwdb ultra96v2_0_wrapper
TRACE::2020-05-04.15:39:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-05-04.15:39:20::SCWMssOS::Checking the sw design at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2020-05-04.15:39:20::SCWMssOS::DEBUG:  swdes dump  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_3||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system_1||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_2||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_chirpPrj/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2020-05-04.15:39:20::SCWMssOS::Sw design exists and opened at  /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/psu_cortexa53_0/standalone_domain/bsp/system.mss
