# vsim -sv_seed 860293 -coverage -coveranalysis -voptargs="+acc" -assertdebug -c testbench -do "coverage save -codeAll -cvg -onexit reg_rsvd_test_860293.ucdb; log -r /*;run -all;" -l reg_rsvd_test_860293.log "+UVM_TESTNAME=reg_rsvd_test" "+UVM_VERBOSITY=UVM_HIGH" 
# Start time: 20:55:53 on Jul 12,2025
# Loading /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_2049285/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.6d_1 linux_x86_64 Apr 11 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
