Source Block: hdl/library/axi_dmac/request_arb.v@156:166@HdlIdDef

localparam DMA_TYPE_MM_AXI = 0;
localparam DMA_TYPE_STREAM_AXI = 1;
localparam DMA_TYPE_FIFO = 2;

localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;

localparam DMA_DATA_WIDTH = C_DMA_DATA_WIDTH_SRC < C_DMA_DATA_WIDTH_DEST ?
	C_DMA_DATA_WIDTH_DEST : C_DMA_DATA_WIDTH_SRC;



Diff Content:
- 161 localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;
+ 161 localparam DMA_ADDR_WIDTH_DEST = 32 - C_BYTES_PER_BEAT_WIDTH_DEST;
+ 161 localparam DMA_ADDR_WIDTH_SRC = 32 - C_BYTES_PER_BEAT_WIDTH_SRC;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@158:169
localparam DMA_TYPE_STREAM_AXI = 1;
localparam DMA_TYPE_FIFO = 2;

localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;

localparam DMA_DATA_WIDTH = C_DMA_DATA_WIDTH_SRC < C_DMA_DATA_WIDTH_DEST ?
	C_DMA_DATA_WIDTH_DEST : C_DMA_DATA_WIDTH_SRC;



// Bytes per burst is the same for both dest and src, but bytes per beat may
// differ, so beats per burst may also differ

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@154:164

parameter C_ID_WIDTH = $clog2(C_FIFO_SIZE * 2);

localparam DMA_TYPE_MM_AXI = 0;
localparam DMA_TYPE_STREAM_AXI = 1;
localparam DMA_TYPE_FIFO = 2;

localparam DMA_ADDR_WIDTH = 32 - C_ADDR_ALIGN_BITS;

localparam DMA_DATA_WIDTH = C_DMA_DATA_WIDTH_SRC < C_DMA_DATA_WIDTH_DEST ?
	C_DMA_DATA_WIDTH_DEST : C_DMA_DATA_WIDTH_SRC;

