/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [13:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  reg [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[81] ? in_data[40] : in_data[47];
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[183] : celloutsig_1_0z;
  assign celloutsig_1_14z = celloutsig_1_7z ? celloutsig_1_5z : celloutsig_1_8z;
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_1z[1] : celloutsig_0_9z;
  assign celloutsig_0_16z = celloutsig_0_3z ? celloutsig_0_6z : celloutsig_0_13z[3];
  assign celloutsig_0_20z = celloutsig_0_13z[0] ? celloutsig_0_13z[0] : in_data[52];
  assign celloutsig_1_5z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_4z | celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_4z) & (celloutsig_1_10z | in_data[100]));
  assign celloutsig_1_16z = ~((celloutsig_1_3z | celloutsig_1_1z) & (celloutsig_1_11z | celloutsig_1_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_8z | celloutsig_0_7z[0]) & (celloutsig_0_8z | celloutsig_0_4z[1]));
  assign celloutsig_0_14z = ~((celloutsig_0_11z | celloutsig_0_11z) & (celloutsig_0_1z[1] | celloutsig_0_3z));
  assign celloutsig_0_24z = ~((celloutsig_0_17z | celloutsig_0_10z) & (celloutsig_0_0z | celloutsig_0_18z));
  assign celloutsig_0_30z = celloutsig_0_21z[12] ^ celloutsig_0_10z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_0z ^ in_data[167];
  assign celloutsig_1_8z = celloutsig_1_0z ^ celloutsig_1_7z;
  assign celloutsig_0_12z = celloutsig_0_2z ^ celloutsig_0_11z;
  assign celloutsig_0_18z = celloutsig_0_2z ^ celloutsig_0_9z;
  assign celloutsig_0_3z = { in_data[85:73], celloutsig_0_0z, celloutsig_0_0z } < { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[133:124] < in_data[154:145];
  assign celloutsig_1_7z = { celloutsig_1_6z[3:0], celloutsig_1_6z } < { in_data[187:175], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z } < { in_data[147:138], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = in_data[114:107] < { celloutsig_1_6z[9:3], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_6z[8:3], celloutsig_1_0z } < celloutsig_1_6z[8:2];
  assign celloutsig_1_17z = { in_data[182:180], celloutsig_1_10z, celloutsig_1_1z } < { celloutsig_1_6z[5], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[164:155], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_17z } < { in_data[179:163], celloutsig_1_13z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z } < { in_data[6:5], celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_4z[13:5] < { celloutsig_0_7z[4:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[65:63], celloutsig_0_0z, celloutsig_0_1z } < { in_data[55:51], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_29z = celloutsig_0_24z ? { in_data[32:26], celloutsig_0_16z, celloutsig_0_5z } : { celloutsig_0_7z[3:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_1_6z = in_data[134] ? { in_data[160:153], celloutsig_1_0z, celloutsig_1_3z } : { in_data[139:135], 1'h0, in_data[133], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_4z = celloutsig_0_0z ? { in_data[32:27], celloutsig_0_1z, celloutsig_0_2z, 1'h1, celloutsig_0_1z, 1'h1 } : in_data[39:25];
  assign celloutsig_0_13z = celloutsig_0_7z[4] ? { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z } : { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_1_12z = in_data[187] & celloutsig_1_8z;
  assign celloutsig_0_5z = celloutsig_0_2z & celloutsig_0_3z;
  assign celloutsig_0_11z = celloutsig_0_8z & celloutsig_0_4z[2];
  assign celloutsig_0_15z = celloutsig_0_0z & celloutsig_0_4z[11];
  assign celloutsig_0_17z = celloutsig_0_13z[4] & celloutsig_0_3z;
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_18z = { celloutsig_1_6z[6:4], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_16z };
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_1z = in_data[11:9];
  always_latch
    if (!clkin_data[64]) celloutsig_0_21z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_21z = { celloutsig_0_7z[3:2], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_0z };
  assign { out_data[136:128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
