/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [26:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [21:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [18:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [7:0] celloutsig_0_38z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  reg [16:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [21:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [36:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_88z;
  wire [3:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [26:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_47z = ~(celloutsig_0_35z | celloutsig_0_43z[12]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z | celloutsig_0_4z);
  assign celloutsig_1_17z = ~(celloutsig_1_13z[1] | celloutsig_1_5z[1]);
  assign celloutsig_0_30z = ~(celloutsig_0_7z | celloutsig_0_16z[1]);
  assign celloutsig_0_38z = { celloutsig_0_11z[0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_29z } + celloutsig_0_36z;
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] + celloutsig_0_0z[5:3];
  assign celloutsig_0_13z = celloutsig_0_3z[6:2] + { celloutsig_0_6z[4:1], celloutsig_0_4z };
  assign celloutsig_0_29z = celloutsig_0_3z[6:3] + celloutsig_0_3z[10:7];
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_6z[3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_35z = { celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_5z } >= { celloutsig_0_24z[6:3], celloutsig_0_29z };
  assign celloutsig_0_37z = { in_data[14:11], celloutsig_0_13z } >= { celloutsig_0_25z[4:1], celloutsig_0_16z };
  assign celloutsig_0_41z = celloutsig_0_17z[21:16] >= celloutsig_0_38z[6:1];
  assign celloutsig_0_5z = { celloutsig_0_0z[10:5], celloutsig_0_4z } >= { in_data[19:15], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_0z[6:0], celloutsig_0_7z, celloutsig_0_7z } >= { in_data[54:52], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[174:164], celloutsig_1_3z, celloutsig_1_1z } >= in_data[123:104];
  assign celloutsig_1_11z = { celloutsig_1_2z[3:1], celloutsig_1_7z } >= celloutsig_1_10z[7:4];
  assign celloutsig_0_12z = in_data[86:77] >= { celloutsig_0_11z[3:2], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_22z[5:1], celloutsig_0_18z, celloutsig_0_12z } >= celloutsig_0_19z[15:7];
  assign celloutsig_0_28z = { celloutsig_0_19z[10:8], _00_, celloutsig_0_21z } >= { celloutsig_0_15z[14:13], celloutsig_0_2z, celloutsig_0_26z, _00_ };
  assign celloutsig_0_44z = { celloutsig_0_13z, celloutsig_0_12z } < celloutsig_0_38z[6:1];
  assign celloutsig_0_50z = { celloutsig_0_29z[2:0], celloutsig_0_22z, celloutsig_0_30z } < { celloutsig_0_45z[10:4], celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_0_63z = { celloutsig_0_15z[11:6], celloutsig_0_50z } < { celloutsig_0_52z[36:31], celloutsig_0_44z };
  assign celloutsig_0_67z = { celloutsig_0_47z, celloutsig_0_26z, celloutsig_0_41z } < { celloutsig_0_45z[17:16], celloutsig_0_47z };
  assign celloutsig_0_7z = { celloutsig_0_3z[10:3], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } < { celloutsig_0_3z[5:4], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[183:172] < in_data[162:151];
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_0z } < celloutsig_1_16z[2:0];
  assign celloutsig_1_19z = celloutsig_1_16z[3:1] < { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[29:25], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z } < celloutsig_0_3z[10:1];
  assign celloutsig_0_21z = { celloutsig_0_11z[4:0], celloutsig_0_10z } < celloutsig_0_3z[5:0];
  assign celloutsig_0_2z = { celloutsig_0_0z[9:6], celloutsig_0_0z } < in_data[63:48];
  assign celloutsig_0_26z = { celloutsig_0_15z[11:9], celloutsig_0_8z } < celloutsig_0_24z[3:0];
  assign celloutsig_0_32z = { celloutsig_0_3z[9:7], celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_14z } < celloutsig_0_24z[7:2];
  assign celloutsig_0_34z = celloutsig_0_2z ? celloutsig_0_3z[9:2] : celloutsig_0_24z[11:4];
  assign celloutsig_0_42z = celloutsig_0_3z[0] ? { celloutsig_0_36z[6:5], celloutsig_0_4z } : { celloutsig_0_10z, celloutsig_0_37z, celloutsig_0_7z };
  assign celloutsig_0_45z = celloutsig_0_12z ? { celloutsig_0_17z[19:7], celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_11z } : { celloutsig_0_3z[13:1], celloutsig_0_37z, celloutsig_0_34z };
  assign celloutsig_1_4z = celloutsig_1_1z ? { celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_0z } : in_data[129:103];
  assign celloutsig_1_13z = celloutsig_1_11z ? { celloutsig_1_3z[4:0], celloutsig_1_3z } : in_data[178:166];
  assign celloutsig_0_22z = celloutsig_0_5z ? { celloutsig_0_19z[19:11], celloutsig_0_7z, celloutsig_0_7z } : { _00_, celloutsig_0_13z };
  assign celloutsig_0_25z[5:1] = celloutsig_0_0z[9] ? { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_7z } : { celloutsig_0_0z[10], 1'h0, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_6z = - { celloutsig_0_0z[10:8], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_88z = - celloutsig_0_52z[17:15];
  assign celloutsig_1_2z = - { in_data[129:109], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = - celloutsig_1_4z[15:12];
  assign celloutsig_1_16z = - celloutsig_1_4z[21:18];
  assign celloutsig_0_15z = - { in_data[33:32], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_16z = - { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_17z = - { celloutsig_0_15z[11:10], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_18z = - celloutsig_0_0z[10:8];
  assign celloutsig_0_19z = - celloutsig_0_17z[22:1];
  assign celloutsig_0_24z = - { _00_[1:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_36z = ~ celloutsig_0_31z[10:3];
  assign celloutsig_0_3z = in_data[43:29] | { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_52z = { celloutsig_0_17z[20:0], celloutsig_0_10z, celloutsig_0_3z } | { celloutsig_0_31z[18:9], celloutsig_0_17z };
  assign celloutsig_0_89z = { celloutsig_0_15z[12:10], celloutsig_0_14z } | { celloutsig_0_75z, celloutsig_0_26z, celloutsig_0_63z, celloutsig_0_30z };
  assign celloutsig_1_8z = { celloutsig_1_2z[20:9], celloutsig_1_7z } | { celloutsig_1_4z[13:5], celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_4z[20], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } | { celloutsig_1_8z[5:1], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_0_31z = { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_25z[5:1], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_10z } | { celloutsig_0_22z[3:0], celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[17:6] >>> in_data[60:49];
  assign celloutsig_1_3z = { celloutsig_1_2z[11:5], celloutsig_1_1z } >>> { in_data[157:151], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_0z[4:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z } >>> { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_43z = 17'h00000;
    else if (celloutsig_1_18z) celloutsig_0_43z = { celloutsig_0_15z[14:7], celloutsig_0_8z, celloutsig_0_36z };
  assign celloutsig_0_65z = ~((celloutsig_0_42z[2] & celloutsig_0_50z) | (celloutsig_0_2z & celloutsig_0_4z));
  assign celloutsig_0_75z = ~((celloutsig_0_65z & celloutsig_0_67z) | (celloutsig_0_37z & celloutsig_0_41z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & in_data[183]));
  assign celloutsig_0_10z = ~((celloutsig_0_5z & celloutsig_0_9z) | (celloutsig_0_5z & celloutsig_0_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z[11] & celloutsig_1_4z[25]) | (celloutsig_1_6z & in_data[167]));
  assign celloutsig_1_9z = ~((celloutsig_1_4z[14] & celloutsig_1_1z) | (celloutsig_1_2z[5] & celloutsig_1_0z));
  assign celloutsig_0_25z[0] = celloutsig_0_10z;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
