\hypertarget{group___a_d_c___external__trigger___source___regular}{}\doxysection{ADC\+\_\+\+External\+\_\+trigger\+\_\+\+Source\+\_\+\+Regular}
\label{group___a_d_c___external__trigger___source___regular}\index{ADC\_External\_trigger\_Source\_Regular@{ADC\_External\_trigger\_Source\_Regular}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}\label{group___a_d_c___external__trigger___source___regular_ga7d49b9a93e2452633d650a5bfd2cce23}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}~((uint32\+\_\+t)0x00000000)
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}\label{group___a_d_c___external__trigger___source___regular_gaf40cf21366c12d956241193bca60b1f9}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}})
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}\label{group___a_d_c___external__trigger___source___regular_ga3f562fb50959d72533aecd761175521a}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}})
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}\label{group___a_d_c___external__trigger___source___regular_ga0b64a9b8ac627c2ca770622c8ada41e6}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d}\label{group___a_d_c___external__trigger___source___regular_gabcb1bb78d08450860cd42071ba35a56d}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC3}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}})
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}\label{group___a_d_c___external__trigger___source___regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}\label{group___a_d_c___external__trigger___source___regular_gaa964f17f527400095888ca28c65507c4}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1}\label{group___a_d_c___external__trigger___source___regular_ga4f84a7fbf7565ad81837cce418ed5ef1}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}\label{group___a_d_c___external__trigger___source___regular_ga41bef7b6bfdb6641a97e89aa4abc405e}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}})
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}\label{group___a_d_c___external__trigger___source___regular_gae0e57ccf3d178e6819ce32c0124e4f0f}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449}\label{group___a_d_c___external__trigger___source___regular_gad474f8d17ad214675d0a62e339307449}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547}\label{group___a_d_c___external__trigger___source___regular_ga2a098ab1825220ce4f59073455484547}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3}\label{group___a_d_c___external__trigger___source___regular_gac48d2bf5290afcd69b8defba22e512a3}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC3}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015}\label{group___a_d_c___external__trigger___source___regular_ga1ea473c8dbe5c56de8942d7c73e5c015}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}\label{group___a_d_c___external__trigger___source___regular_ga2f028c039bf5b5ec1859698cca758a77}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42}\label{group___a_d_c___external__trigger___source___regular_ga2499394ad2c3b3c65de9458c354cdf42}} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+Ext\+\_\+\+IT11}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___external__trigger___source___regular_gac74e6054adbedd72822cacde69105318}{IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG}}(REGTRIG)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___external__trigger___source___regular_gac74e6054adbedd72822cacde69105318}\label{group___a_d_c___external__trigger___source___regular_gac74e6054adbedd72822cacde69105318}} 
\index{ADC\_External\_trigger\_Source\_Regular@{ADC\_External\_trigger\_Source\_Regular}!IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}}
\index{IS\_ADC\_EXT\_TRIG@{IS\_ADC\_EXT\_TRIG}!ADC\_External\_trigger\_Source\_Regular@{ADC\_External\_trigger\_Source\_Regular}}
\doxysubsubsection{\texorpdfstring{IS\_ADC\_EXT\_TRIG}{IS\_ADC\_EXT\_TRIG}}
{\footnotesize\ttfamily \#define IS\+\_\+\+ADC\+\_\+\+EXT\+\_\+\+TRIG(\begin{DoxyParamCaption}\item[{}]{REGTRIG }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                  (((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T1\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T1\_CC2)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T1\_CC3)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_CC2)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_CC3)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_CC4)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T2\_TRGO) || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T3\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T3\_TRGO) || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T4\_CC4)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T5\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T5\_CC2)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T5\_CC3)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T8\_CC1)  || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_T8\_TRGO) || \(\backslash\)}
\DoxyCodeLine{                                  ((REGTRIG) == ADC\_EXTERNALTRIGCONV\_Ext\_IT11))}

\end{DoxyCode}
