   1              		.arch armv7e-m
   2              		.fpu fpv4-sp-d16
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 4
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"buzzer.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "src/sys/buzzer.c"
  19              		.align	1
  20              		.global	enable_buzzer
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.type	enable_buzzer, %function
  25              	enable_buzzer:
  26              	.LFB397:
   1:src/sys/buzzer.c **** #include"buzzer.h"
   2:src/sys/buzzer.c **** #include "devices.h"
   3:src/sys/buzzer.c **** #include "timer.h"
   4:src/sys/buzzer.c **** #include "notes.h"
   5:src/sys/buzzer.c **** 
   6:src/sys/buzzer.c **** extern void enable_buzzer()
   7:src/sys/buzzer.c **** {
  27              		.loc 1 7 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
   8:src/sys/buzzer.c ****     enable_GPIOB();
  32              		.loc 1 8 5 view .LVU1
  33              	.LBB8:
  34              	.LBI8:
  35              		.file 2 "src/sys/devices.h"
   1:src/sys/devices.h **** #ifndef __IO_H
   2:src/sys/devices.h **** #define __IO_H
   3:src/sys/devices.h **** 
   4:src/sys/devices.h **** #include<stdint.h>
   5:src/sys/devices.h **** #include "cm4.h"
   6:src/sys/devices.h **** 
   7:src/sys/devices.h **** #define __reserved(offset) \
   8:src/sys/devices.h ****   uint32_t _reserved_ ## offset
   9:src/sys/devices.h **** 
  10:src/sys/devices.h **** #define __reserved_interval(offset1,offset2) \
  11:src/sys/devices.h ****   uint32_t _reserved_ ## offset1 ## _ ## offset2[((offset2)-(offset1))/4]
  12:src/sys/devices.h **** 
  13:src/sys/devices.h **** /* PM §4.2.10 */ 
  14:src/sys/devices.h **** struct MPU_registers {
  15:src/sys/devices.h ****   uint32_t TYPER;
  16:src/sys/devices.h ****   uint32_t CTRL;
  17:src/sys/devices.h ****   uint32_t RNR;
  18:src/sys/devices.h ****   uint32_t RBAR;
  19:src/sys/devices.h ****   uint32_t RASR;
  20:src/sys/devices.h ****   uint32_t RBAR_A1;
  21:src/sys/devices.h ****   uint32_t RASR_A1;
  22:src/sys/devices.h ****   uint32_t RBAR_A2;
  23:src/sys/devices.h ****   uint32_t RASR_A2;
  24:src/sys/devices.h ****   uint32_t RBAR_A3;
  25:src/sys/devices.h ****   uint32_t RASR_A3;
  26:src/sys/devices.h **** };
  27:src/sys/devices.h **** 
  28:src/sys/devices.h **** /* PM §4.3.11 */ 
  29:src/sys/devices.h **** struct NVIC_registers {
  30:src/sys/devices.h ****   uint32_t ISER[3];
  31:src/sys/devices.h ****   __reserved_interval(0x0c,0x80);
  32:src/sys/devices.h ****   uint32_t ICER[3];
  33:src/sys/devices.h ****   __reserved_interval(0x8c,0x100);
  34:src/sys/devices.h ****   uint32_t ISPR[3];
  35:src/sys/devices.h ****   __reserved_interval(0x10c,0x180);
  36:src/sys/devices.h ****   uint32_t ICPR[3];
  37:src/sys/devices.h ****   __reserved_interval(0x18c,0x200);
  38:src/sys/devices.h ****   uint32_t IABR[3];
  39:src/sys/devices.h ****   __reserved_interval(0x20c,0x300);
  40:src/sys/devices.h ****   uint8_t  IP[81];
  41:src/sys/devices.h ****   uint8_t _reserved_bytes[3];
  42:src/sys/devices.h **** };
  43:src/sys/devices.h **** 
  44:src/sys/devices.h **** /* PM §4.4.19 */ 
  45:src/sys/devices.h **** struct SCB_registers {
  46:src/sys/devices.h ****   uint32_t CPUID;
  47:src/sys/devices.h ****   uint32_t ICSR;
  48:src/sys/devices.h ****   uint32_t VTOR;
  49:src/sys/devices.h ****   uint32_t AIRCR;
  50:src/sys/devices.h ****   uint32_t SCR;
  51:src/sys/devices.h ****   uint32_t CCR;
  52:src/sys/devices.h ****   uint32_t SHPR1;
  53:src/sys/devices.h ****   uint32_t SHPR2;
  54:src/sys/devices.h ****   uint32_t SHPR3;
  55:src/sys/devices.h ****   uint32_t SHCRS;
  56:src/sys/devices.h ****   uint32_t CFSR;
  57:src/sys/devices.h ****   uint32_t HFSR;
  58:src/sys/devices.h ****   uint32_t MMAR;
  59:src/sys/devices.h ****   uint32_t BFAR;
  60:src/sys/devices.h ****   uint32_t AFSR;
  61:src/sys/devices.h **** };
  62:src/sys/devices.h **** 
  63:src/sys/devices.h **** /* PM §4.5.6 */ 
  64:src/sys/devices.h **** struct STK_registers {
  65:src/sys/devices.h ****   uint32_t CTRL;
  66:src/sys/devices.h ****   uint32_t LOAD;
  67:src/sys/devices.h ****   uint32_t VAL;
  68:src/sys/devices.h ****   uint32_t CALIB;
  69:src/sys/devices.h **** };
  70:src/sys/devices.h **** 
  71:src/sys/devices.h **** /* PM §4.6 */ 
  72:src/sys/devices.h **** struct FPU_registers {
  73:src/sys/devices.h ****   __reserved(0x0);
  74:src/sys/devices.h ****   uint32_t CCR;
  75:src/sys/devices.h ****   uint32_t CAR;
  76:src/sys/devices.h ****   uint32_t DSCR;
  77:src/sys/devices.h **** };
  78:src/sys/devices.h **** 
  79:src/sys/devices.h **** 
  80:src/sys/devices.h **** /* RM §3.6.7 */ 
  81:src/sys/devices.h **** struct FLASH_registers {
  82:src/sys/devices.h ****   uint32_t ACR;
  83:src/sys/devices.h ****   uint32_t KEYR;
  84:src/sys/devices.h ****   uint32_t OPTKEYR;
  85:src/sys/devices.h ****   uint32_t SR;
  86:src/sys/devices.h ****   uint32_t CR;
  87:src/sys/devices.h ****   uint32_t OPTCR;  
  88:src/sys/devices.h **** };
  89:src/sys/devices.h **** 
  90:src/sys/devices.h **** /* RM §4.4.4 */
  91:src/sys/devices.h **** struct CRC_registers {
  92:src/sys/devices.h ****   uint32_t DR;
  93:src/sys/devices.h ****   uint32_t ICR;
  94:src/sys/devices.h ****   uint32_t CR;
  95:src/sys/devices.h **** };
  96:src/sys/devices.h **** 
  97:src/sys/devices.h **** /* RM §5.5 */
  98:src/sys/devices.h **** struct PWR_registers {
  99:src/sys/devices.h ****   uint32_t CR;
 100:src/sys/devices.h ****   uint32_t CSR;
 101:src/sys/devices.h **** };
 102:src/sys/devices.h **** 
 103:src/sys/devices.h **** /* RM §6.3.28 */
 104:src/sys/devices.h **** struct RCC_registers {
 105:src/sys/devices.h ****   uint32_t CR;
 106:src/sys/devices.h ****   uint32_t PLLCFGR;
 107:src/sys/devices.h ****   uint32_t CFGR;
 108:src/sys/devices.h ****   uint32_t CIR;
 109:src/sys/devices.h ****   uint32_t AHB1RSTR;
 110:src/sys/devices.h ****   uint32_t AHB2RSTR;
 111:src/sys/devices.h ****   uint32_t AHB3RSTR;
 112:src/sys/devices.h ****   __reserved(0x1c);
 113:src/sys/devices.h ****   uint32_t APB1RSTR;
 114:src/sys/devices.h ****   uint32_t APB2RSTR;
 115:src/sys/devices.h ****   __reserved(0x28);
 116:src/sys/devices.h ****   __reserved(0x2c);
 117:src/sys/devices.h ****   uint32_t AHB1ENR;
 118:src/sys/devices.h ****   uint32_t AHB2ENR;
 119:src/sys/devices.h ****   uint32_t AHB3ENR;
 120:src/sys/devices.h ****   __reserved(0x3c);
 121:src/sys/devices.h ****   uint32_t APB1ENR;
 122:src/sys/devices.h ****   uint32_t APB2ENR;
 123:src/sys/devices.h ****   __reserved(0x48);
 124:src/sys/devices.h ****   __reserved(0x4c);
 125:src/sys/devices.h ****   uint32_t AHB1LPENR;
 126:src/sys/devices.h ****   uint32_t AHB2LPENR;
 127:src/sys/devices.h ****   uint32_t AHB3LPENR;
 128:src/sys/devices.h ****   __reserved(0x5c);
 129:src/sys/devices.h ****   uint32_t APB1LPENR;
 130:src/sys/devices.h ****   uint32_t APB2LPENR;
 131:src/sys/devices.h ****   __reserved(0x68);
 132:src/sys/devices.h ****   __reserved(0x6c);
 133:src/sys/devices.h ****   uint32_t BDCR;
 134:src/sys/devices.h ****   uint32_t CSR;
 135:src/sys/devices.h ****   __reserved(0x78);
 136:src/sys/devices.h ****   __reserved(0x7c);
 137:src/sys/devices.h ****   uint32_t SSCGR;
 138:src/sys/devices.h ****   uint32_t PLLI2SCFGR;
 139:src/sys/devices.h ****   uint32_t PLLSAICFGR;
 140:src/sys/devices.h ****   uint32_t DCKCFGR;
 141:src/sys/devices.h ****   uint32_t CKGATENR;
 142:src/sys/devices.h ****   uint32_t DCKCFGR2;
 143:src/sys/devices.h **** };
 144:src/sys/devices.h **** 
 145:src/sys/devices.h **** /* RM §7.4.11 */
 146:src/sys/devices.h **** struct GPIO_registers {
 147:src/sys/devices.h ****   uint32_t MODER;
 148:src/sys/devices.h ****   uint32_t OTYPER;
 149:src/sys/devices.h ****   uint32_t OSPEEDR;
 150:src/sys/devices.h ****   uint32_t PUPDR;
 151:src/sys/devices.h ****   uint32_t IDR;
 152:src/sys/devices.h ****   uint32_t ODR;
 153:src/sys/devices.h ****   uint32_t BSRR;
 154:src/sys/devices.h ****   uint32_t LCKR;
 155:src/sys/devices.h ****   uint32_t AFRL;
 156:src/sys/devices.h ****   uint32_t AFRH;
 157:src/sys/devices.h **** };
 158:src/sys/devices.h **** 
 159:src/sys/devices.h **** /* RM §8.2.9 */
 160:src/sys/devices.h **** struct SYSCFG_registers {
 161:src/sys/devices.h ****   uint32_t MEMRMP;
 162:src/sys/devices.h ****   uint32_t PMC;
 163:src/sys/devices.h ****   uint32_t EXTICR1;
 164:src/sys/devices.h ****   uint32_t EXTICR2;
 165:src/sys/devices.h ****   uint32_t EXTICR3;
 166:src/sys/devices.h ****   uint32_t EXTICR4;
 167:src/sys/devices.h ****   __reserved(0x18);
 168:src/sys/devices.h ****   __reserved(0x1c);
 169:src/sys/devices.h ****   uint32_t CMPCR;
 170:src/sys/devices.h ****   __reserved(0x24);
 171:src/sys/devices.h ****   __reserved(0x28);
 172:src/sys/devices.h ****   uint32_t CFGR;
 173:src/sys/devices.h **** };
 174:src/sys/devices.h **** 
 175:src/sys/devices.h **** /* RM §9.5.11 */
 176:src/sys/devices.h **** struct DMA_Sx_registers {
 177:src/sys/devices.h ****   uint32_t CR;
 178:src/sys/devices.h ****   uint32_t NDTR;
 179:src/sys/devices.h ****   volatile void* PAR;
 180:src/sys/devices.h ****   volatile void* M0AR;
 181:src/sys/devices.h ****   volatile void* M1AR;
 182:src/sys/devices.h ****   uint32_t FCR;
 183:src/sys/devices.h **** };
 184:src/sys/devices.h **** struct DMA_registers {
 185:src/sys/devices.h ****   uint32_t LISR;
 186:src/sys/devices.h ****   uint32_t HISR;
 187:src/sys/devices.h ****   uint32_t LIFCR;
 188:src/sys/devices.h ****   uint32_t HIFCR;
 189:src/sys/devices.h ****   struct DMA_Sx_registers S[8];
 190:src/sys/devices.h **** };
 191:src/sys/devices.h **** 
 192:src/sys/devices.h **** /* RM §10.3.7 */
 193:src/sys/devices.h **** struct EXTI_registers {
 194:src/sys/devices.h ****   uint32_t IMR;
 195:src/sys/devices.h ****   uint32_t EMR;
 196:src/sys/devices.h ****   uint32_t RTSR;
 197:src/sys/devices.h ****   uint32_t FTSR;
 198:src/sys/devices.h ****   uint32_t SWIER;
 199:src/sys/devices.h ****   uint32_t PR;
 200:src/sys/devices.h **** };
 201:src/sys/devices.h **** 
 202:src/sys/devices.h **** /* RM §11.8 */
 203:src/sys/devices.h **** struct FMC_registers {
 204:src/sys/devices.h ****   uint32_t BCR1;
 205:src/sys/devices.h ****   uint32_t BCR2;
 206:src/sys/devices.h ****   uint32_t BCR3;
 207:src/sys/devices.h ****   uint32_t BCR4;
 208:src/sys/devices.h ****   uint32_t BTR1;
 209:src/sys/devices.h ****   uint32_t BTR2;
 210:src/sys/devices.h ****   uint32_t BTR3;
 211:src/sys/devices.h ****   uint32_t BTR4;
 212:src/sys/devices.h ****   uint32_t BWTR1;
 213:src/sys/devices.h ****   uint32_t BWTR2;
 214:src/sys/devices.h ****   uint32_t BWTR3;
 215:src/sys/devices.h ****   uint32_t BWTR4;
 216:src/sys/devices.h ****   uint32_t PCR;
 217:src/sys/devices.h ****   uint32_t SR;
 218:src/sys/devices.h ****   uint32_t PMEM;
 219:src/sys/devices.h ****   uint32_t PATT;
 220:src/sys/devices.h ****   uint32_t ECCR;
 221:src/sys/devices.h ****   uint32_t SDCR1;
 222:src/sys/devices.h ****   uint32_t SDCR2;
 223:src/sys/devices.h ****   uint32_t SDTR1;
 224:src/sys/devices.h ****   uint32_t SDTR2;
 225:src/sys/devices.h ****   uint32_t SDCMR;
 226:src/sys/devices.h ****   uint32_t SDRTR;
 227:src/sys/devices.h ****   uint32_t SDSR;
 228:src/sys/devices.h **** };
 229:src/sys/devices.h **** 
 230:src/sys/devices.h **** /* RM §12.5.14 */
 231:src/sys/devices.h **** struct QUADSPI_registers {
 232:src/sys/devices.h ****   uint32_t CR;
 233:src/sys/devices.h ****   uint32_t DCR;
 234:src/sys/devices.h ****   uint32_t SR;
 235:src/sys/devices.h ****   uint32_t FCR;
 236:src/sys/devices.h ****   uint32_t DLR;
 237:src/sys/devices.h ****   uint32_t CCR;
 238:src/sys/devices.h ****   uint32_t AR;
 239:src/sys/devices.h ****   uint32_t ABR;
 240:src/sys/devices.h ****   uint32_t DR;
 241:src/sys/devices.h ****   uint32_t PSMKR;
 242:src/sys/devices.h ****   uint32_t PSMAR;
 243:src/sys/devices.h ****   uint32_t PIR;
 244:src/sys/devices.h ****   uint32_t LPTR;
 245:src/sys/devices.h **** };
 246:src/sys/devices.h **** 
 247:src/sys/devices.h **** /* RM §13.13.18 */
 248:src/sys/devices.h **** struct ADCx_registers {
 249:src/sys/devices.h ****   uint32_t SR;
 250:src/sys/devices.h ****   uint32_t CR1;
 251:src/sys/devices.h ****   uint32_t CR2;
 252:src/sys/devices.h ****   uint32_t SMPR1;
 253:src/sys/devices.h ****   uint32_t SMPR2;
 254:src/sys/devices.h ****   uint32_t JOFR1;
 255:src/sys/devices.h ****   uint32_t JOFR2;
 256:src/sys/devices.h ****   uint32_t JOFR3;
 257:src/sys/devices.h ****   uint32_t JOFR4;
 258:src/sys/devices.h ****   uint32_t HTR;
 259:src/sys/devices.h ****   uint32_t LTR;
 260:src/sys/devices.h ****   uint32_t SQR1;
 261:src/sys/devices.h ****   uint32_t SQR2;
 262:src/sys/devices.h ****   uint32_t SQR3;
 263:src/sys/devices.h ****   uint32_t JSQR;
 264:src/sys/devices.h ****   uint32_t JDR1;
 265:src/sys/devices.h ****   uint32_t JDR2;
 266:src/sys/devices.h ****   uint32_t JDR3;
 267:src/sys/devices.h ****   uint32_t JDR4;
 268:src/sys/devices.h ****   uint32_t DR;
 269:src/sys/devices.h **** };
 270:src/sys/devices.h **** 
 271:src/sys/devices.h **** struct ADC_common_registers {
 272:src/sys/devices.h ****   uint32_t CSR;
 273:src/sys/devices.h ****   uint32_t CCR;
 274:src/sys/devices.h ****   uint32_t CDR;
 275:src/sys/devices.h **** };
 276:src/sys/devices.h **** 
 277:src/sys/devices.h **** 
 278:src/sys/devices.h **** /* RM §14.5.15 */
 279:src/sys/devices.h **** struct DAC_registers {
 280:src/sys/devices.h ****   uint32_t CR;
 281:src/sys/devices.h ****   uint32_t SWTRIGR;
 282:src/sys/devices.h ****   uint32_t DHR12R1;
 283:src/sys/devices.h ****   uint32_t DHR12L1;
 284:src/sys/devices.h ****   uint32_t DHR8R1;
 285:src/sys/devices.h ****   uint32_t DHR12R2;
 286:src/sys/devices.h ****   uint32_t DHR12L2;
 287:src/sys/devices.h ****   uint32_t DHR8R2;
 288:src/sys/devices.h ****   uint32_t DHR12RD;
 289:src/sys/devices.h ****   uint32_t DHR12LD;
 290:src/sys/devices.h ****   uint32_t DHR8RD;
 291:src/sys/devices.h ****   uint32_t DOR1;
 292:src/sys/devices.h ****   uint32_t DOR2;
 293:src/sys/devices.h ****   uint32_t SR;
 294:src/sys/devices.h **** };
 295:src/sys/devices.h **** 
 296:src/sys/devices.h **** /* RM §15.8.12 */
 297:src/sys/devices.h **** struct DCMI_registers {
 298:src/sys/devices.h ****   uint32_t CR;
 299:src/sys/devices.h ****   uint32_t SR;
 300:src/sys/devices.h ****   uint32_t RIS;
 301:src/sys/devices.h ****   uint32_t IER;
 302:src/sys/devices.h ****   uint32_t MIS;
 303:src/sys/devices.h ****   uint32_t ICR;
 304:src/sys/devices.h ****   uint32_t ESCR;
 305:src/sys/devices.h ****   uint32_t ESUR;
 306:src/sys/devices.h ****   uint32_t CWSTRT;
 307:src/sys/devices.h ****   uint32_t CWSIZE;
 308:src/sys/devices.h ****   uint32_t DR;
 309:src/sys/devices.h **** };
 310:src/sys/devices.h **** 
 311:src/sys/devices.h **** /* RM §16.4.21 TIM1,8 */
 312:src/sys/devices.h **** /* RM §17.4.21 TIM2,3,4,5 */
 313:src/sys/devices.h **** /* RM §18.4.13 TIM9,12 */
 314:src/sys/devices.h **** /* RM §18.5.1  TIM10,11,13,14 */
 315:src/sys/devices.h **** /* RM §19.4.9  TIM6,7 */
 316:src/sys/devices.h **** struct TIMx_registers {
 317:src/sys/devices.h ****   uint32_t CR1;
 318:src/sys/devices.h ****   uint32_t CR2;
 319:src/sys/devices.h ****   uint32_t SMCR;
 320:src/sys/devices.h ****   uint32_t DIER;
 321:src/sys/devices.h ****   uint32_t SR;
 322:src/sys/devices.h ****   uint32_t EGR;
 323:src/sys/devices.h ****   uint32_t CCMR1;
 324:src/sys/devices.h ****   uint32_t CCMR2;
 325:src/sys/devices.h ****   uint32_t CCER;
 326:src/sys/devices.h ****   uint32_t CNT;
 327:src/sys/devices.h ****   uint32_t PSC;
 328:src/sys/devices.h ****   uint32_t ARR;
 329:src/sys/devices.h ****   uint32_t RCR;
 330:src/sys/devices.h ****   uint32_t CCR1;
 331:src/sys/devices.h ****   uint32_t CCR2;
 332:src/sys/devices.h ****   uint32_t CCR3;
 333:src/sys/devices.h ****   uint32_t CCR4;
 334:src/sys/devices.h ****   uint32_t BDTR;
 335:src/sys/devices.h ****   uint32_t DCR;
 336:src/sys/devices.h ****   uint32_t DMAR;
 337:src/sys/devices.h ****   uint32_t OR;
 338:src/sys/devices.h **** };
 339:src/sys/devices.h **** 
 340:src/sys/devices.h **** /* RM §20.4.5 */
 341:src/sys/devices.h **** struct IWDG_registers {
 342:src/sys/devices.h ****   uint32_t KR;
 343:src/sys/devices.h ****   uint32_t PR;
 344:src/sys/devices.h ****   uint32_t RLR;
 345:src/sys/devices.h ****   uint32_t SR;
 346:src/sys/devices.h **** };
 347:src/sys/devices.h **** 
 348:src/sys/devices.h **** /* RM §21.6.4 */
 349:src/sys/devices.h **** struct WWDG_registers {
 350:src/sys/devices.h ****   uint32_t CR;
 351:src/sys/devices.h ****   uint32_t CFR;
 352:src/sys/devices.h ****   uint32_t SR;
 353:src/sys/devices.h **** };
 354:src/sys/devices.h **** 
 355:src/sys/devices.h **** /* RM §22.6.21 */
 356:src/sys/devices.h **** struct RTC_registers {
 357:src/sys/devices.h ****   uint32_t TR;
 358:src/sys/devices.h ****   uint32_t DR;
 359:src/sys/devices.h ****   uint32_t CR;
 360:src/sys/devices.h ****   uint32_t ISR;
 361:src/sys/devices.h ****   uint32_t PRER;
 362:src/sys/devices.h ****   uint32_t WUTR;
 363:src/sys/devices.h ****   uint32_t CALIBR;
 364:src/sys/devices.h ****   uint32_t ALRMAR;
 365:src/sys/devices.h ****   uint32_t ALRMBR;
 366:src/sys/devices.h ****   uint32_t WPR;
 367:src/sys/devices.h ****   uint32_t SSR;
 368:src/sys/devices.h ****   uint32_t SHIFTR;
 369:src/sys/devices.h ****   uint32_t TSTR;
 370:src/sys/devices.h ****   uint32_t TSSSR;
 371:src/sys/devices.h ****   uint32_t CALR;
 372:src/sys/devices.h ****   uint32_t TAFCR;
 373:src/sys/devices.h ****   uint32_t ALRMASSR;
 374:src/sys/devices.h ****   uint32_t ALRMBSSR;
 375:src/sys/devices.h ****   uint32_t BKPR[20];
 376:src/sys/devices.h **** };
 377:src/sys/devices.h **** 
 378:src/sys/devices.h **** /* RM §23.7.12 */
 379:src/sys/devices.h **** struct FMPI2C_registers {
 380:src/sys/devices.h ****   uint32_t CR1;
 381:src/sys/devices.h ****   uint32_t CR2;
 382:src/sys/devices.h ****   uint32_t OAR1;
 383:src/sys/devices.h ****   uint32_t OAR2;
 384:src/sys/devices.h ****   uint32_t TIMINGR;
 385:src/sys/devices.h ****   uint32_t TIMEOUTR;
 386:src/sys/devices.h ****   uint32_t ISR;
 387:src/sys/devices.h ****   uint32_t ICR;
 388:src/sys/devices.h ****   uint32_t PECR;
 389:src/sys/devices.h ****   uint32_t RXDR;
 390:src/sys/devices.h ****   uint32_t TXDR;
 391:src/sys/devices.h **** };
 392:src/sys/devices.h **** 
 393:src/sys/devices.h **** /* RM §24.6.14 */
 394:src/sys/devices.h **** struct I2C_registers {
 395:src/sys/devices.h ****   uint32_t CR1;
 396:src/sys/devices.h ****   uint32_t CR2;
 397:src/sys/devices.h ****   uint32_t OAR1;
 398:src/sys/devices.h ****   uint32_t OAR2;
 399:src/sys/devices.h ****   uint32_t DR;
 400:src/sys/devices.h ****   uint32_t SR1;
 401:src/sys/devices.h ****   uint32_t SR2;
 402:src/sys/devices.h ****   uint32_t CCR;
 403:src/sys/devices.h ****   uint32_t TRISE;
 404:src/sys/devices.h ****   uint32_t FLTR;
 405:src/sys/devices.h **** };
 406:src/sys/devices.h **** 
 407:src/sys/devices.h **** /* RM §25.6.8 */
 408:src/sys/devices.h **** struct USART_registers {
 409:src/sys/devices.h ****   uint32_t SR;
 410:src/sys/devices.h ****   uint32_t DR;
 411:src/sys/devices.h ****   uint32_t BRR;
 412:src/sys/devices.h ****   uint32_t CR1;
 413:src/sys/devices.h ****   uint32_t CR2;
 414:src/sys/devices.h ****   uint32_t CR3;
 415:src/sys/devices.h ****   uint32_t GTPR;
 416:src/sys/devices.h **** };
 417:src/sys/devices.h **** 
 418:src/sys/devices.h **** /* RM §26.7.10 */
 419:src/sys/devices.h **** struct SPI_I2S_registers {
 420:src/sys/devices.h ****   uint32_t CR1;
 421:src/sys/devices.h ****   uint32_t CR2;
 422:src/sys/devices.h ****   uint32_t SR;
 423:src/sys/devices.h ****   uint32_t DR;
 424:src/sys/devices.h ****   uint32_t CRCPR;
 425:src/sys/devices.h ****   uint32_t RXCRCR;
 426:src/sys/devices.h ****   uint32_t TXCRCR;
 427:src/sys/devices.h ****   uint32_t I2SCFGR;
 428:src/sys/devices.h ****   uint32_t I2SPR;
 429:src/sys/devices.h **** };
 430:src/sys/devices.h **** 
 431:src/sys/devices.h **** /* RM §27.5.10 */
 432:src/sys/devices.h **** struct SPDIFRX_registers {
 433:src/sys/devices.h ****   uint32_t CR;
 434:src/sys/devices.h ****   uint32_t IMR;
 435:src/sys/devices.h ****   uint32_t SR;
 436:src/sys/devices.h ****   uint32_t IFCR;
 437:src/sys/devices.h ****   uint32_t DR;
 438:src/sys/devices.h ****   uint32_t CSR;
 439:src/sys/devices.h ****   uint32_t DIR;
 440:src/sys/devices.h **** };
 441:src/sys/devices.h **** 
 442:src/sys/devices.h **** /* RM §28.5.10 */
 443:src/sys/devices.h **** struct SAI_x_registers {
 444:src/sys/devices.h ****   uint32_t CR1;
 445:src/sys/devices.h ****   uint32_t CR2;
 446:src/sys/devices.h ****   uint32_t FRCR;
 447:src/sys/devices.h ****   uint32_t SLOTR;
 448:src/sys/devices.h ****   uint32_t IM;
 449:src/sys/devices.h ****   uint32_t SR;
 450:src/sys/devices.h ****   uint32_t CLRFR;
 451:src/sys/devices.h ****   uint32_t DR;
 452:src/sys/devices.h **** };
 453:src/sys/devices.h **** 
 454:src/sys/devices.h **** struct SAI_registers {
 455:src/sys/devices.h ****   uint32_t GCR;
 456:src/sys/devices.h ****   struct SAI_x_registers A;
 457:src/sys/devices.h ****   struct SAI_x_registers B;
 458:src/sys/devices.h **** };
 459:src/sys/devices.h **** 
 460:src/sys/devices.h **** /* RM §29.8.16 */
 461:src/sys/devices.h **** struct SDIO_registers {
 462:src/sys/devices.h ****   uint32_t POWER;
 463:src/sys/devices.h ****   uint32_t CLKCR;
 464:src/sys/devices.h ****   uint32_t CMD;
 465:src/sys/devices.h ****   uint32_t RESPCMD;
 466:src/sys/devices.h ****   uint32_t RESP1;
 467:src/sys/devices.h ****   uint32_t RESP2;
 468:src/sys/devices.h ****   uint32_t RESP3;
 469:src/sys/devices.h ****   uint32_t RESP4;
 470:src/sys/devices.h ****   uint32_t DTIMER;
 471:src/sys/devices.h ****   uint32_t DLEN;
 472:src/sys/devices.h ****   uint32_t DCTRL;
 473:src/sys/devices.h ****   uint32_t DCOUNT;
 474:src/sys/devices.h ****   uint32_t STA;
 475:src/sys/devices.h ****   uint32_t ICR;
 476:src/sys/devices.h ****   uint32_t MASK;
 477:src/sys/devices.h ****   __reserved(0x40);
 478:src/sys/devices.h ****   __reserved(0x44);
 479:src/sys/devices.h ****   uint32_t FIFOCNT;
 480:src/sys/devices.h ****   __reserved_interval(0x4c,0x80);
 481:src/sys/devices.h ****   uint32_t FIFO[32];
 482:src/sys/devices.h **** };
 483:src/sys/devices.h ****   
 484:src/sys/devices.h **** /* RM §30.9.5 */
 485:src/sys/devices.h **** struct bxCAN_TxRx_registers {
 486:src/sys/devices.h ****   uint32_t IR;
 487:src/sys/devices.h ****   uint32_t DTR;
 488:src/sys/devices.h ****   uint32_t DLR;
 489:src/sys/devices.h ****   uint32_t DHR;
 490:src/sys/devices.h **** };
 491:src/sys/devices.h **** 
 492:src/sys/devices.h **** struct bxCAN_registers {
 493:src/sys/devices.h ****   uint32_t MCR;
 494:src/sys/devices.h ****   uint32_t MSR;
 495:src/sys/devices.h ****   uint32_t TSR;
 496:src/sys/devices.h ****   uint32_t RF0R;
 497:src/sys/devices.h ****   uint32_t RF1R;
 498:src/sys/devices.h ****   uint32_t IER;
 499:src/sys/devices.h ****   uint32_t ESR;
 500:src/sys/devices.h ****   uint32_t BTR;
 501:src/sys/devices.h ****   __reserved_interval(0x20,0x180);
 502:src/sys/devices.h ****   struct bxCAN_TxRx_registers Tx[3];
 503:src/sys/devices.h ****   struct bxCAN_TxRx_registers Rx[2];
 504:src/sys/devices.h ****   __reserved_interval(0x1d0,0x200);
 505:src/sys/devices.h ****   uint32_t FMR;
 506:src/sys/devices.h ****   uint32_t FM1R;
 507:src/sys/devices.h ****   __reserved(0x208);
 508:src/sys/devices.h ****   uint32_t FS1R;
 509:src/sys/devices.h ****   __reserved(0x210);
 510:src/sys/devices.h ****   uint32_t FFA1R;
 511:src/sys/devices.h ****   __reserved(0x218);
 512:src/sys/devices.h ****   uint32_t FA1R;
 513:src/sys/devices.h ****   __reserved_interval(0x220,0x240);
 514:src/sys/devices.h ****   struct {uint32_t R1; uint32_t R2;} F[28];
 515:src/sys/devices.h **** };
 516:src/sys/devices.h **** 
 517:src/sys/devices.h **** /* RM §32.7.7 */
 518:src/sys/devices.h **** struct OTG_registers {
 519:src/sys/devices.h ****    /* TODO */
 520:src/sys/devices.h **** };
 521:src/sys/devices.h **** 
 522:src/sys/devices.h **** /* RM §32.7.7 */
 523:src/sys/devices.h **** struct HDMI_CEC_registers {
 524:src/sys/devices.h ****   uint32_t CR;
 525:src/sys/devices.h ****   uint32_t CFGR;
 526:src/sys/devices.h ****   uint32_t TXDR;
 527:src/sys/devices.h ****   uint32_t RXDR;
 528:src/sys/devices.h ****   uint32_t ISR;
 529:src/sys/devices.h ****   uint32_t IER;
 530:src/sys/devices.h **** };
 531:src/sys/devices.h **** 
 532:src/sys/devices.h **** /* RM §33.18 */
 533:src/sys/devices.h **** struct DBGMCU_registers {
 534:src/sys/devices.h ****   uint32_t IDCODE;
 535:src/sys/devices.h ****   uint32_t CR;
 536:src/sys/devices.h ****   uint32_t APB1FZ;
 537:src/sys/devices.h ****   uint32_t APB2FZ;
 538:src/sys/devices.h **** };
 539:src/sys/devices.h **** 
 540:src/sys/devices.h **** /* Constant values */
 541:src/sys/devices.h **** 
 542:src/sys/devices.h **** extern const uint16_t Package_data;
 543:src/sys/devices.h **** extern const uint16_t TS_CAL2;
 544:src/sys/devices.h **** extern const uint16_t TS_CAL1;
 545:src/sys/devices.h **** extern const uint16_t VREFIN_CAL;
 546:src/sys/devices.h **** extern const uint16_t Flash_size;
 547:src/sys/devices.h **** extern const uint32_t U_ID[3];
 548:src/sys/devices.h **** 
 549:src/sys/devices.h **** /* Core Devices base addresses */
 550:src/sys/devices.h **** 
 551:src/sys/devices.h **** extern volatile struct DBGMCU_registers DBG;
 552:src/sys/devices.h **** 
 553:src/sys/devices.h **** extern volatile struct FPU_registers FPU;
 554:src/sys/devices.h **** extern volatile uint32_t NVIC_STIR;
 555:src/sys/devices.h **** extern volatile struct MPU_registers MPU;
 556:src/sys/devices.h **** extern volatile uint32_t FPU_CPACR;
 557:src/sys/devices.h **** extern volatile struct SCB_registers SCB;
 558:src/sys/devices.h **** extern volatile struct NVIC_registers NVIC;
 559:src/sys/devices.h **** extern volatile struct STK_registers SysTick;
 560:src/sys/devices.h **** 
 561:src/sys/devices.h **** /* Devices base addresses */
 562:src/sys/devices.h **** 
 563:src/sys/devices.h **** extern volatile struct QUADSPI_registers QUADSPI;
 564:src/sys/devices.h **** 
 565:src/sys/devices.h **** extern volatile struct DCMI_registers DCMI;
 566:src/sys/devices.h **** extern volatile struct OTG_registers USB_OTG_FS;
 567:src/sys/devices.h **** 
 568:src/sys/devices.h **** extern volatile struct OTG_registers USB_OTG_HS;
 569:src/sys/devices.h **** extern volatile struct DMA_registers DMA2;
 570:src/sys/devices.h **** extern volatile struct DMA_registers DMA1;
 571:src/sys/devices.h **** extern uint32_t BKPSRAM[1024];
 572:src/sys/devices.h **** extern volatile struct FLASH_registers FLASH;
 573:src/sys/devices.h **** extern volatile struct RCC_registers RCC;
 574:src/sys/devices.h **** extern volatile struct CRC_registers CRC;
 575:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOH;
 576:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOG;
 577:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOF;
 578:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOE;
 579:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOD;
 580:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOC;
 581:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOB;
 582:src/sys/devices.h **** extern volatile struct GPIO_registers GPIOA;
 583:src/sys/devices.h **** 
 584:src/sys/devices.h **** extern volatile struct SAI_registers SAI2;
 585:src/sys/devices.h **** extern volatile struct SAI_registers SAI1;
 586:src/sys/devices.h **** 
 587:src/sys/devices.h **** extern volatile struct TIMx_registers TIM11;
 588:src/sys/devices.h **** extern volatile struct TIMx_registers TIM10;
 589:src/sys/devices.h **** extern volatile struct TIMx_registers TIM9;
 590:src/sys/devices.h **** extern volatile struct EXTI_registers EXTI;
 591:src/sys/devices.h **** extern volatile struct SYSCFG_registers SYSCFG;
 592:src/sys/devices.h **** extern volatile struct SPI_registers SPI4;
 593:src/sys/devices.h **** extern volatile struct SPI_registers SPI1;
 594:src/sys/devices.h **** extern volatile struct SDIO_registers SDMMC;
 595:src/sys/devices.h **** extern volatile struct ADCx_registers ADC1;
 596:src/sys/devices.h **** extern volatile struct ADCx_registers ADC2;
 597:src/sys/devices.h **** extern volatile struct ADCx_registers ADC3;
 598:src/sys/devices.h **** extern volatile struct ADC_common_registers ADC_common;
 599:src/sys/devices.h **** extern volatile struct USART_registers USART6;
 600:src/sys/devices.h **** extern volatile struct USART_registers USART1;
 601:src/sys/devices.h **** extern volatile struct TIMx_registers TIM8;
 602:src/sys/devices.h **** extern volatile struct TIMx_registers TIM1;
 603:src/sys/devices.h **** 
 604:src/sys/devices.h **** extern volatile struct DAC_registers DAC;
 605:src/sys/devices.h **** extern volatile struct PWR_registers PWR;
 606:src/sys/devices.h **** extern volatile struct HDMI_CEC_registers HDMI_CEC;
 607:src/sys/devices.h **** extern volatile struct bxCAN_registers CAN2;
 608:src/sys/devices.h **** extern volatile struct bxCAN_registers CAN1;
 609:src/sys/devices.h **** extern volatile struct FMPI2C_registers FMPI2C1;
 610:src/sys/devices.h **** extern volatile struct I2C_registers I2C3;
 611:src/sys/devices.h **** extern volatile struct I2C_registers I2C2;
 612:src/sys/devices.h **** extern volatile struct I2C_registers I2C1;
 613:src/sys/devices.h **** extern volatile struct USART_registers UART5;
 614:src/sys/devices.h **** extern volatile struct USART_registers UART4;
 615:src/sys/devices.h **** extern volatile struct USART_registers USART3;
 616:src/sys/devices.h **** extern volatile struct USART_registers USART2;
 617:src/sys/devices.h **** extern volatile struct SPDIF_RX_registers SPDIF_RX;
 618:src/sys/devices.h **** extern volatile struct SPI_I2S_registers SPI3_I2S3;
 619:src/sys/devices.h **** extern volatile struct SPI_I2S_registers SPI2_I2S2;
 620:src/sys/devices.h **** extern volatile struct IWDG_registers IWDG;
 621:src/sys/devices.h **** extern volatile struct WWDG_registers WWDG;
 622:src/sys/devices.h **** extern volatile struct RTC_registers RTC_BKP;
 623:src/sys/devices.h **** extern volatile struct TIMx_registers TIM14;
 624:src/sys/devices.h **** extern volatile struct TIMx_registers TIM13;
 625:src/sys/devices.h **** extern volatile struct TIMx_registers TIM12;
 626:src/sys/devices.h **** extern volatile struct TIMx_registers TIM7;
 627:src/sys/devices.h **** extern volatile struct TIMx_registers TIM6;
 628:src/sys/devices.h **** extern volatile struct TIMx_registers TIM5;
 629:src/sys/devices.h **** extern volatile struct TIMx_registers TIM4;
 630:src/sys/devices.h **** extern volatile struct TIMx_registers TIM3;
 631:src/sys/devices.h **** extern volatile struct TIMx_registers TIM2;
 632:src/sys/devices.h **** 
 633:src/sys/devices.h **** #define __set_bit(_w,_i) ((_w)|=(1<<(_i)))
 634:src/sys/devices.h **** #define __clr_bit(_w,_i) ((_w) &= ~(1<<(_i)))
 635:src/sys/devices.h **** #define __really_inline__ static inline __attribute__((always_inline)) 
 636:src/sys/devices.h **** #define __sync __DSB
 637:src/sys/devices.h **** 
 638:src/sys/devices.h **** #define __declare_device_control(name,bus,bus_bit) \
 639:src/sys/devices.h ****   void __really_inline__ enable_##name() { \
 640:src/sys/devices.h ****     __set_bit(RCC.bus##ENR,bus_bit); __sync(); } \
 641:src/sys/devices.h ****   void __really_inline__ low_power_enable_##name() { \
 642:src/sys/devices.h ****     __set_bit(RCC.bus##LPENR,bus_bit); __sync(); } \
 643:src/sys/devices.h ****   void __really_inline__ disable_##name() { \
 644:src/sys/devices.h ****     __clr_bit(RCC.bus##ENR,bus_bit); __sync(); } \
 645:src/sys/devices.h ****   void __really_inline__ low_power_disable_## name() { \
 646:src/sys/devices.h ****     __clr_bit(RCC.bus##LPENR,bus_bit); __sync(); } \
 647:src/sys/devices.h ****   void __really_inline__ reset_##name() { \
 648:src/sys/devices.h ****     __set_bit(RCC.bus##RSTR,bus_bit); __sync(); } \
 649:src/sys/devices.h **** \
 650:src/sys/devices.h **** 
 651:src/sys/devices.h **** /* __declare_device_control(FMC,AHB3,0) FMC not available in LQFP64 package */
 652:src/sys/devices.h **** __declare_device_control(QUADSPI,AHB3,1)
 653:src/sys/devices.h **** 
 654:src/sys/devices.h **** __declare_device_control(DCMI,AHB2,0)
 655:src/sys/devices.h **** __declare_device_control(USB_OTG_FS,AHB2,7)
 656:src/sys/devices.h **** 
 657:src/sys/devices.h **** __declare_device_control(USB_OTG_HS,AHB1,29)
 658:src/sys/devices.h **** __declare_device_control(DMA2,AHB1,22)
 659:src/sys/devices.h **** __declare_device_control(DMA1,AHB1,21)
 660:src/sys/devices.h **** __declare_device_control(CRC,AHB1,12)
 661:src/sys/devices.h **** __declare_device_control(GPIOH,AHB1,7)
 662:src/sys/devices.h **** __declare_device_control(GPIOG,AHB1,6)
 663:src/sys/devices.h **** __declare_device_control(GPIOF,AHB1,5)
 664:src/sys/devices.h **** __declare_device_control(GPIOE,AHB1,4)
 665:src/sys/devices.h **** __declare_device_control(GPIOD,AHB1,3)
 666:src/sys/devices.h **** __declare_device_control(GPIOC,AHB1,2)
 667:src/sys/devices.h **** __declare_device_control(GPIOB,AHB1,1)
  36              		.loc 2 667 1 view .LVU2
  37              	.LBB9:
  38              		.loc 2 667 1 view .LVU3
  39 0000 0C4A     		ldr	r2, .L2
  40 0002 136B     		ldr	r3, [r2, #48]
  41 0004 43F00203 		orr	r3, r3, #2
  42 0008 1363     		str	r3, [r2, #48]
  43              		.loc 2 667 1 view .LVU4
  44              	.LBB10:
  45              	.LBI10:
  46              		.file 3 "src/sys/cmsis_gcc.h"
   1:src/sys/cmsis_gcc.h **** /**************************************************************************//**
   2:src/sys/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:src/sys/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:src/sys/cmsis_gcc.h ****  * @version  V4.30
   5:src/sys/cmsis_gcc.h ****  * @date     20. October 2015
   6:src/sys/cmsis_gcc.h ****  ******************************************************************************/
   7:src/sys/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:src/sys/cmsis_gcc.h **** 
   9:src/sys/cmsis_gcc.h ****    All rights reserved.
  10:src/sys/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:src/sys/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:src/sys/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:src/sys/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:src/sys/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:src/sys/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:src/sys/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:src/sys/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:src/sys/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:src/sys/cmsis_gcc.h ****      specific prior written permission.
  20:src/sys/cmsis_gcc.h ****    *
  21:src/sys/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:src/sys/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:src/sys/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:src/sys/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:src/sys/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:src/sys/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:src/sys/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:src/sys/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:src/sys/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:src/sys/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:src/sys/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:src/sys/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:src/sys/cmsis_gcc.h **** 
  34:src/sys/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  35:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_H
  36:src/sys/cmsis_gcc.h **** 
  37:src/sys/cmsis_gcc.h **** /* ignore some GCC warnings */
  38:src/sys/cmsis_gcc.h **** #if defined ( __GNUC__ )
  39:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic push
  40:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  41:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  42:src/sys/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  43:src/sys/cmsis_gcc.h **** #endif
  44:src/sys/cmsis_gcc.h **** 
  45:src/sys/cmsis_gcc.h **** 
  46:src/sys/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  47:src/sys/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  48:src/sys/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  49:src/sys/cmsis_gcc.h ****   @{
  50:src/sys/cmsis_gcc.h ****  */
  51:src/sys/cmsis_gcc.h **** 
  52:src/sys/cmsis_gcc.h **** /**
  53:src/sys/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  54:src/sys/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  55:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  56:src/sys/cmsis_gcc.h ****  */
  57:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  58:src/sys/cmsis_gcc.h **** {
  59:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  60:src/sys/cmsis_gcc.h **** }
  61:src/sys/cmsis_gcc.h **** 
  62:src/sys/cmsis_gcc.h **** 
  63:src/sys/cmsis_gcc.h **** /**
  64:src/sys/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  65:src/sys/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  66:src/sys/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  67:src/sys/cmsis_gcc.h ****  */
  68:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  69:src/sys/cmsis_gcc.h **** {
  70:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  71:src/sys/cmsis_gcc.h **** }
  72:src/sys/cmsis_gcc.h **** 
  73:src/sys/cmsis_gcc.h **** 
  74:src/sys/cmsis_gcc.h **** /**
  75:src/sys/cmsis_gcc.h ****   \brief   Get Control Register
  76:src/sys/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  77:src/sys/cmsis_gcc.h ****   \return               Control Register value
  78:src/sys/cmsis_gcc.h ****  */
  79:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  80:src/sys/cmsis_gcc.h **** {
  81:src/sys/cmsis_gcc.h ****   uint32_t result;
  82:src/sys/cmsis_gcc.h **** 
  83:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  84:src/sys/cmsis_gcc.h ****   return(result);
  85:src/sys/cmsis_gcc.h **** }
  86:src/sys/cmsis_gcc.h **** 
  87:src/sys/cmsis_gcc.h **** 
  88:src/sys/cmsis_gcc.h **** /**
  89:src/sys/cmsis_gcc.h ****   \brief   Set Control Register
  90:src/sys/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  91:src/sys/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  92:src/sys/cmsis_gcc.h ****  */
  93:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  94:src/sys/cmsis_gcc.h **** {
  95:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  96:src/sys/cmsis_gcc.h **** }
  97:src/sys/cmsis_gcc.h **** 
  98:src/sys/cmsis_gcc.h **** 
  99:src/sys/cmsis_gcc.h **** /**
 100:src/sys/cmsis_gcc.h ****   \brief   Get IPSR Register
 101:src/sys/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 102:src/sys/cmsis_gcc.h ****   \return               IPSR Register value
 103:src/sys/cmsis_gcc.h ****  */
 104:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 105:src/sys/cmsis_gcc.h **** {
 106:src/sys/cmsis_gcc.h ****   uint32_t result;
 107:src/sys/cmsis_gcc.h **** 
 108:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 109:src/sys/cmsis_gcc.h ****   return(result);
 110:src/sys/cmsis_gcc.h **** }
 111:src/sys/cmsis_gcc.h **** 
 112:src/sys/cmsis_gcc.h **** 
 113:src/sys/cmsis_gcc.h **** /**
 114:src/sys/cmsis_gcc.h ****   \brief   Get APSR Register
 115:src/sys/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 116:src/sys/cmsis_gcc.h ****   \return               APSR Register value
 117:src/sys/cmsis_gcc.h ****  */
 118:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 119:src/sys/cmsis_gcc.h **** {
 120:src/sys/cmsis_gcc.h ****   uint32_t result;
 121:src/sys/cmsis_gcc.h **** 
 122:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 123:src/sys/cmsis_gcc.h ****   return(result);
 124:src/sys/cmsis_gcc.h **** }
 125:src/sys/cmsis_gcc.h **** 
 126:src/sys/cmsis_gcc.h **** 
 127:src/sys/cmsis_gcc.h **** /**
 128:src/sys/cmsis_gcc.h ****   \brief   Get xPSR Register
 129:src/sys/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 130:src/sys/cmsis_gcc.h **** 
 131:src/sys/cmsis_gcc.h ****     \return               xPSR Register value
 132:src/sys/cmsis_gcc.h ****  */
 133:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 134:src/sys/cmsis_gcc.h **** {
 135:src/sys/cmsis_gcc.h ****   uint32_t result;
 136:src/sys/cmsis_gcc.h **** 
 137:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 138:src/sys/cmsis_gcc.h ****   return(result);
 139:src/sys/cmsis_gcc.h **** }
 140:src/sys/cmsis_gcc.h **** 
 141:src/sys/cmsis_gcc.h **** 
 142:src/sys/cmsis_gcc.h **** /**
 143:src/sys/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 144:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 145:src/sys/cmsis_gcc.h ****   \return               PSP Register value
 146:src/sys/cmsis_gcc.h ****  */
 147:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 148:src/sys/cmsis_gcc.h **** {
 149:src/sys/cmsis_gcc.h ****   register uint32_t result;
 150:src/sys/cmsis_gcc.h **** 
 151:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 152:src/sys/cmsis_gcc.h ****   return(result);
 153:src/sys/cmsis_gcc.h **** }
 154:src/sys/cmsis_gcc.h **** 
 155:src/sys/cmsis_gcc.h **** 
 156:src/sys/cmsis_gcc.h **** /**
 157:src/sys/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 158:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 159:src/sys/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 160:src/sys/cmsis_gcc.h ****  */
 161:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 162:src/sys/cmsis_gcc.h **** {
 163:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 164:src/sys/cmsis_gcc.h **** }
 165:src/sys/cmsis_gcc.h **** 
 166:src/sys/cmsis_gcc.h **** 
 167:src/sys/cmsis_gcc.h **** /**
 168:src/sys/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 169:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 170:src/sys/cmsis_gcc.h ****   \return               MSP Register value
 171:src/sys/cmsis_gcc.h ****  */
 172:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 173:src/sys/cmsis_gcc.h **** {
 174:src/sys/cmsis_gcc.h ****   register uint32_t result;
 175:src/sys/cmsis_gcc.h **** 
 176:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 177:src/sys/cmsis_gcc.h ****   return(result);
 178:src/sys/cmsis_gcc.h **** }
 179:src/sys/cmsis_gcc.h **** 
 180:src/sys/cmsis_gcc.h **** 
 181:src/sys/cmsis_gcc.h **** /**
 182:src/sys/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 183:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 184:src/sys/cmsis_gcc.h **** 
 185:src/sys/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 186:src/sys/cmsis_gcc.h ****  */
 187:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 188:src/sys/cmsis_gcc.h **** {
 189:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 190:src/sys/cmsis_gcc.h **** }
 191:src/sys/cmsis_gcc.h **** 
 192:src/sys/cmsis_gcc.h **** 
 193:src/sys/cmsis_gcc.h **** /**
 194:src/sys/cmsis_gcc.h ****   \brief   Get Priority Mask
 195:src/sys/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 196:src/sys/cmsis_gcc.h ****   \return               Priority Mask value
 197:src/sys/cmsis_gcc.h ****  */
 198:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 199:src/sys/cmsis_gcc.h **** {
 200:src/sys/cmsis_gcc.h ****   uint32_t result;
 201:src/sys/cmsis_gcc.h **** 
 202:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 203:src/sys/cmsis_gcc.h ****   return(result);
 204:src/sys/cmsis_gcc.h **** }
 205:src/sys/cmsis_gcc.h **** 
 206:src/sys/cmsis_gcc.h **** 
 207:src/sys/cmsis_gcc.h **** /**
 208:src/sys/cmsis_gcc.h ****   \brief   Set Priority Mask
 209:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 210:src/sys/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 211:src/sys/cmsis_gcc.h ****  */
 212:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 213:src/sys/cmsis_gcc.h **** {
 214:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 215:src/sys/cmsis_gcc.h **** }
 216:src/sys/cmsis_gcc.h **** 
 217:src/sys/cmsis_gcc.h **** 
 218:src/sys/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 219:src/sys/cmsis_gcc.h **** 
 220:src/sys/cmsis_gcc.h **** /**
 221:src/sys/cmsis_gcc.h ****   \brief   Enable FIQ
 222:src/sys/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 223:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 224:src/sys/cmsis_gcc.h ****  */
 225:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 226:src/sys/cmsis_gcc.h **** {
 227:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 228:src/sys/cmsis_gcc.h **** }
 229:src/sys/cmsis_gcc.h **** 
 230:src/sys/cmsis_gcc.h **** 
 231:src/sys/cmsis_gcc.h **** /**
 232:src/sys/cmsis_gcc.h ****   \brief   Disable FIQ
 233:src/sys/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 234:src/sys/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 235:src/sys/cmsis_gcc.h ****  */
 236:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 237:src/sys/cmsis_gcc.h **** {
 238:src/sys/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 239:src/sys/cmsis_gcc.h **** }
 240:src/sys/cmsis_gcc.h **** 
 241:src/sys/cmsis_gcc.h **** 
 242:src/sys/cmsis_gcc.h **** /**
 243:src/sys/cmsis_gcc.h ****   \brief   Get Base Priority
 244:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 245:src/sys/cmsis_gcc.h ****   \return               Base Priority register value
 246:src/sys/cmsis_gcc.h ****  */
 247:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 248:src/sys/cmsis_gcc.h **** {
 249:src/sys/cmsis_gcc.h ****   uint32_t result;
 250:src/sys/cmsis_gcc.h **** 
 251:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 252:src/sys/cmsis_gcc.h ****   return(result);
 253:src/sys/cmsis_gcc.h **** }
 254:src/sys/cmsis_gcc.h **** 
 255:src/sys/cmsis_gcc.h **** 
 256:src/sys/cmsis_gcc.h **** /**
 257:src/sys/cmsis_gcc.h ****   \brief   Set Base Priority
 258:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 259:src/sys/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 260:src/sys/cmsis_gcc.h ****  */
 261:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 262:src/sys/cmsis_gcc.h **** {
 263:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 264:src/sys/cmsis_gcc.h **** }
 265:src/sys/cmsis_gcc.h **** 
 266:src/sys/cmsis_gcc.h **** 
 267:src/sys/cmsis_gcc.h **** /**
 268:src/sys/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 269:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 270:src/sys/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 271:src/sys/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 272:src/sys/cmsis_gcc.h ****  */
 273:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 274:src/sys/cmsis_gcc.h **** {
 275:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 276:src/sys/cmsis_gcc.h **** }
 277:src/sys/cmsis_gcc.h **** 
 278:src/sys/cmsis_gcc.h **** 
 279:src/sys/cmsis_gcc.h **** /**
 280:src/sys/cmsis_gcc.h ****   \brief   Get Fault Mask
 281:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 282:src/sys/cmsis_gcc.h ****   \return               Fault Mask register value
 283:src/sys/cmsis_gcc.h ****  */
 284:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 285:src/sys/cmsis_gcc.h **** {
 286:src/sys/cmsis_gcc.h ****   uint32_t result;
 287:src/sys/cmsis_gcc.h **** 
 288:src/sys/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 289:src/sys/cmsis_gcc.h ****   return(result);
 290:src/sys/cmsis_gcc.h **** }
 291:src/sys/cmsis_gcc.h **** 
 292:src/sys/cmsis_gcc.h **** 
 293:src/sys/cmsis_gcc.h **** /**
 294:src/sys/cmsis_gcc.h ****   \brief   Set Fault Mask
 295:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 296:src/sys/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 297:src/sys/cmsis_gcc.h ****  */
 298:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 299:src/sys/cmsis_gcc.h **** {
 300:src/sys/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 301:src/sys/cmsis_gcc.h **** }
 302:src/sys/cmsis_gcc.h **** 
 303:src/sys/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 304:src/sys/cmsis_gcc.h **** 
 305:src/sys/cmsis_gcc.h **** 
 306:src/sys/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 307:src/sys/cmsis_gcc.h **** 
 308:src/sys/cmsis_gcc.h **** /**
 309:src/sys/cmsis_gcc.h ****   \brief   Get FPSCR
 310:src/sys/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 311:src/sys/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 312:src/sys/cmsis_gcc.h ****  */
 313:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 314:src/sys/cmsis_gcc.h **** {
 315:src/sys/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 316:src/sys/cmsis_gcc.h ****   uint32_t result;
 317:src/sys/cmsis_gcc.h **** 
 318:src/sys/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 319:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 320:src/sys/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 321:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 322:src/sys/cmsis_gcc.h ****   return(result);
 323:src/sys/cmsis_gcc.h **** #else
 324:src/sys/cmsis_gcc.h ****    return(0);
 325:src/sys/cmsis_gcc.h **** #endif
 326:src/sys/cmsis_gcc.h **** }
 327:src/sys/cmsis_gcc.h **** 
 328:src/sys/cmsis_gcc.h **** 
 329:src/sys/cmsis_gcc.h **** /**
 330:src/sys/cmsis_gcc.h ****   \brief   Set FPSCR
 331:src/sys/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 332:src/sys/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 333:src/sys/cmsis_gcc.h ****  */
 334:src/sys/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 335:src/sys/cmsis_gcc.h **** {
 336:src/sys/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 337:src/sys/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 338:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 339:src/sys/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 340:src/sys/cmsis_gcc.h ****   __ASM volatile ("");
 341:src/sys/cmsis_gcc.h **** #endif
 342:src/sys/cmsis_gcc.h **** }
 343:src/sys/cmsis_gcc.h **** 
 344:src/sys/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 345:src/sys/cmsis_gcc.h **** 
 346:src/sys/cmsis_gcc.h **** 
 347:src/sys/cmsis_gcc.h **** 
 348:src/sys/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 349:src/sys/cmsis_gcc.h **** 
 350:src/sys/cmsis_gcc.h **** 
 351:src/sys/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 352:src/sys/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 353:src/sys/cmsis_gcc.h ****   Access to dedicated instructions
 354:src/sys/cmsis_gcc.h ****   @{
 355:src/sys/cmsis_gcc.h **** */
 356:src/sys/cmsis_gcc.h **** 
 357:src/sys/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 358:src/sys/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 359:src/sys/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 360:src/sys/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 361:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 362:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 363:src/sys/cmsis_gcc.h **** #else
 364:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 365:src/sys/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 366:src/sys/cmsis_gcc.h **** #endif
 367:src/sys/cmsis_gcc.h **** 
 368:src/sys/cmsis_gcc.h **** /**
 369:src/sys/cmsis_gcc.h ****   \brief   No Operation
 370:src/sys/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 371:src/sys/cmsis_gcc.h ****  */
 372:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 373:src/sys/cmsis_gcc.h **** {
 374:src/sys/cmsis_gcc.h ****   __ASM volatile ("nop");
 375:src/sys/cmsis_gcc.h **** }
 376:src/sys/cmsis_gcc.h **** 
 377:src/sys/cmsis_gcc.h **** 
 378:src/sys/cmsis_gcc.h **** /**
 379:src/sys/cmsis_gcc.h ****   \brief   Wait For Interrupt
 380:src/sys/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 381:src/sys/cmsis_gcc.h ****  */
 382:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 383:src/sys/cmsis_gcc.h **** {
 384:src/sys/cmsis_gcc.h ****   __ASM volatile ("wfi");
 385:src/sys/cmsis_gcc.h **** }
 386:src/sys/cmsis_gcc.h **** 
 387:src/sys/cmsis_gcc.h **** 
 388:src/sys/cmsis_gcc.h **** /**
 389:src/sys/cmsis_gcc.h ****   \brief   Wait For Event
 390:src/sys/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 391:src/sys/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 392:src/sys/cmsis_gcc.h ****  */
 393:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 394:src/sys/cmsis_gcc.h **** {
 395:src/sys/cmsis_gcc.h ****   __ASM volatile ("wfe");
 396:src/sys/cmsis_gcc.h **** }
 397:src/sys/cmsis_gcc.h **** 
 398:src/sys/cmsis_gcc.h **** 
 399:src/sys/cmsis_gcc.h **** /**
 400:src/sys/cmsis_gcc.h ****   \brief   Send Event
 401:src/sys/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 402:src/sys/cmsis_gcc.h ****  */
 403:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 404:src/sys/cmsis_gcc.h **** {
 405:src/sys/cmsis_gcc.h ****   __ASM volatile ("sev");
 406:src/sys/cmsis_gcc.h **** }
 407:src/sys/cmsis_gcc.h **** 
 408:src/sys/cmsis_gcc.h **** 
 409:src/sys/cmsis_gcc.h **** /**
 410:src/sys/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 411:src/sys/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 412:src/sys/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 413:src/sys/cmsis_gcc.h ****            after the instruction has been completed.
 414:src/sys/cmsis_gcc.h ****  */
 415:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 416:src/sys/cmsis_gcc.h **** {
 417:src/sys/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 418:src/sys/cmsis_gcc.h **** }
 419:src/sys/cmsis_gcc.h **** 
 420:src/sys/cmsis_gcc.h **** 
 421:src/sys/cmsis_gcc.h **** /**
 422:src/sys/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 423:src/sys/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 424:src/sys/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 425:src/sys/cmsis_gcc.h ****  */
 426:src/sys/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
  47              		.loc 3 426 53 view .LVU5
  48              	.LBB11:
 427:src/sys/cmsis_gcc.h **** {
 428:src/sys/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  49              		.loc 3 428 3 view .LVU6
  50              		.syntax unified
  51              	@ 428 "src/sys/cmsis_gcc.h" 1
  52 000a BFF34F8F 		dsb 0xF
  53              	@ 0 "" 2
  54              		.thumb
  55              		.syntax unified
  56              	.LBE11:
  57              	.LBE10:
  58              	.LBE9:
  59              	.LBE8:
   9:src/sys/buzzer.c ****     // On met le buzzer en mode alternative
  10:src/sys/buzzer.c ****     GPIOB.MODER &= ~(3<<18);
  60              		.loc 1 10 5 view .LVU7
  61              		.loc 1 10 10 is_stmt 0 view .LVU8
  62 000e 0A4B     		ldr	r3, .L2+4
  63 0010 1A68     		ldr	r2, [r3]
  64              		.loc 1 10 17 view .LVU9
  65 0012 22F44022 		bic	r2, r2, #786432
  66 0016 1A60     		str	r2, [r3]
  11:src/sys/buzzer.c ****     GPIOB.MODER |= 1<<19;
  67              		.loc 1 11 5 is_stmt 1 view .LVU10
  68              		.loc 1 11 10 is_stmt 0 view .LVU11
  69 0018 1A68     		ldr	r2, [r3]
  70              		.loc 1 11 17 view .LVU12
  71 001a 42F40022 		orr	r2, r2, #524288
  72 001e 1A60     		str	r2, [r3]
  12:src/sys/buzzer.c ****     
  13:src/sys/buzzer.c **** 
  14:src/sys/buzzer.c ****     // On relie la patte 9 avec le timer 2
  15:src/sys/buzzer.c ****     // On selectionnant AF1 sur AFRH
  16:src/sys/buzzer.c ****     // Voir referance manuel v2 page 175-177
  17:src/sys/buzzer.c ****     GPIOB.AFRH &= ~(0xF<<4);
  73              		.loc 1 17 5 is_stmt 1 view .LVU13
  74              		.loc 1 17 10 is_stmt 0 view .LVU14
  75 0020 5A6A     		ldr	r2, [r3, #36]
  76              		.loc 1 17 16 view .LVU15
  77 0022 22F0F002 		bic	r2, r2, #240
  78 0026 5A62     		str	r2, [r3, #36]
  18:src/sys/buzzer.c ****     GPIOB.AFRH |= 1<<4;
  79              		.loc 1 18 5 is_stmt 1 view .LVU16
  80              		.loc 1 18 10 is_stmt 0 view .LVU17
  81 0028 5A6A     		ldr	r2, [r3, #36]
  82              		.loc 1 18 16 view .LVU18
  83 002a 42F01002 		orr	r2, r2, #16
  84 002e 5A62     		str	r2, [r3, #36]
  19:src/sys/buzzer.c ****     
  20:src/sys/buzzer.c ****     
  21:src/sys/buzzer.c **** }
  85              		.loc 1 21 1 view .LVU19
  86 0030 7047     		bx	lr
  87              	.L3:
  88 0032 00BF     		.align	2
  89              	.L2:
  90 0034 00000000 		.word	RCC
  91 0038 00000000 		.word	GPIOB
  92              		.cfi_endproc
  93              	.LFE397:
  94              		.size	enable_buzzer, .-enable_buzzer
  95              	.Letext0:
  96              		.file 4 "/opt/st/stm32cubeide_2.0.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-s
  97              		.file 5 "/opt/st/stm32cubeide_2.0.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-s
  98              		.section	.debug_info,"",%progbits
  99              	.Ldebug_info0:
 100 0000 4E030000 		.4byte	0x34e
 101 0004 0500     		.2byte	0x5
 102 0006 01       		.byte	0x1
 103 0007 04       		.byte	0x4
 104 0008 00000000 		.4byte	.Ldebug_abbrev0
 105 000c 07       		.uleb128 0x7
 106 000d B3010000 		.4byte	.LASF57
 107 0011 0C       		.byte	0xc
 108 0012 7D000000 		.4byte	.LASF58
 109 0016 0A000000 		.4byte	.LASF59
 110 001a 00000000 		.4byte	.Ltext0
 111 001e 3C000000 		.4byte	.Letext0-.Ltext0
 112 0022 00000000 		.4byte	.Ldebug_line0
 113 0026 02       		.uleb128 0x2
 114 0027 01       		.byte	0x1
 115 0028 06       		.byte	0x6
 116 0029 8E000000 		.4byte	.LASF0
 117 002d 02       		.uleb128 0x2
 118 002e 01       		.byte	0x1
 119 002f 08       		.byte	0x8
 120 0030 8E010000 		.4byte	.LASF1
 121 0034 02       		.uleb128 0x2
 122 0035 02       		.byte	0x2
 123 0036 05       		.byte	0x5
 124 0037 9A000000 		.4byte	.LASF2
 125 003b 02       		.uleb128 0x2
 126 003c 02       		.byte	0x2
 127 003d 07       		.byte	0x7
 128 003e B8020000 		.4byte	.LASF3
 129 0042 02       		.uleb128 0x2
 130 0043 04       		.byte	0x4
 131 0044 05       		.byte	0x5
 132 0045 5B010000 		.4byte	.LASF4
 133 0049 04       		.uleb128 0x4
 134 004a CC000000 		.4byte	.LASF9
 135 004e 04       		.byte	0x4
 136 004f 4F       		.byte	0x4f
 137 0050 19       		.byte	0x19
 138 0051 55000000 		.4byte	0x55
 139 0055 02       		.uleb128 0x2
 140 0056 04       		.byte	0x4
 141 0057 07       		.byte	0x7
 142 0058 FA020000 		.4byte	.LASF5
 143 005c 02       		.uleb128 0x2
 144 005d 08       		.byte	0x8
 145 005e 05       		.byte	0x5
 146 005f 47010000 		.4byte	.LASF6
 147 0063 02       		.uleb128 0x2
 148 0064 08       		.byte	0x8
 149 0065 07       		.byte	0x7
 150 0066 52020000 		.4byte	.LASF7
 151 006a 08       		.uleb128 0x8
 152 006b 04       		.byte	0x4
 153 006c 05       		.byte	0x5
 154 006d 696E7400 		.ascii	"int\000"
 155 0071 02       		.uleb128 0x2
 156 0072 04       		.byte	0x4
 157 0073 07       		.byte	0x7
 158 0074 72020000 		.4byte	.LASF8
 159 0078 04       		.uleb128 0x4
 160 0079 69020000 		.4byte	.LASF10
 161 007d 05       		.byte	0x5
 162 007e 30       		.byte	0x30
 163 007f 14       		.byte	0x14
 164 0080 49000000 		.4byte	0x49
 165 0084 05       		.uleb128 0x5
 166 0085 88020000 		.4byte	.LASF46
 167 0089 98       		.byte	0x98
 168 008a 68       		.byte	0x68
 169 008b 54020000 		.4byte	0x254
 170 008f 03       		.uleb128 0x3
 171 0090 435200   		.ascii	"CR\000"
 172 0093 69       		.byte	0x69
 173 0094 78000000 		.4byte	0x78
 174 0098 00       		.byte	0
 175 0099 01       		.uleb128 0x1
 176 009a A1020000 		.4byte	.LASF11
 177 009e 6A       		.byte	0x6a
 178 009f 0C       		.byte	0xc
 179 00a0 78000000 		.4byte	0x78
 180 00a4 04       		.byte	0x4
 181 00a5 01       		.uleb128 0x1
 182 00a6 F6000000 		.4byte	.LASF12
 183 00aa 6B       		.byte	0x6b
 184 00ab 0C       		.byte	0xc
 185 00ac 78000000 		.4byte	0x78
 186 00b0 08       		.byte	0x8
 187 00b1 03       		.uleb128 0x3
 188 00b2 43495200 		.ascii	"CIR\000"
 189 00b6 6C       		.byte	0x6c
 190 00b7 78000000 		.4byte	0x78
 191 00bb 0C       		.byte	0xc
 192 00bc 01       		.uleb128 0x1
 193 00bd 32030000 		.4byte	.LASF13
 194 00c1 6D       		.byte	0x6d
 195 00c2 0C       		.byte	0xc
 196 00c3 78000000 		.4byte	0x78
 197 00c7 10       		.byte	0x10
 198 00c8 01       		.uleb128 0x1
 199 00c9 7F020000 		.4byte	.LASF14
 200 00cd 6E       		.byte	0x6e
 201 00ce 0C       		.byte	0xc
 202 00cf 78000000 		.4byte	0x78
 203 00d3 14       		.byte	0x14
 204 00d4 01       		.uleb128 0x1
 205 00d5 4A030000 		.4byte	.LASF15
 206 00d9 6F       		.byte	0x6f
 207 00da 0C       		.byte	0xc
 208 00db 78000000 		.4byte	0x78
 209 00df 18       		.byte	0x18
 210 00e0 01       		.uleb128 0x1
 211 00e1 CB020000 		.4byte	.LASF16
 212 00e5 70       		.byte	0x70
 213 00e6 03       		.byte	0x3
 214 00e7 78000000 		.4byte	0x78
 215 00eb 1C       		.byte	0x1c
 216 00ec 01       		.uleb128 0x1
 217 00ed 6C000000 		.4byte	.LASF17
 218 00f1 71       		.byte	0x71
 219 00f2 0C       		.byte	0xc
 220 00f3 78000000 		.4byte	0x78
 221 00f7 20       		.byte	0x20
 222 00f8 01       		.uleb128 0x1
 223 00f9 78010000 		.4byte	.LASF18
 224 00fd 72       		.byte	0x72
 225 00fe 0C       		.byte	0xc
 226 00ff 78000000 		.4byte	0x78
 227 0103 24       		.byte	0x24
 228 0104 01       		.uleb128 0x1
 229 0105 3B030000 		.4byte	.LASF19
 230 0109 73       		.byte	0x73
 231 010a 03       		.byte	0x3
 232 010b 78000000 		.4byte	0x78
 233 010f 28       		.byte	0x28
 234 0110 01       		.uleb128 0x1
 235 0111 6D030000 		.4byte	.LASF20
 236 0115 74       		.byte	0x74
 237 0116 03       		.byte	0x3
 238 0117 78000000 		.4byte	0x78
 239 011b 2C       		.byte	0x2c
 240 011c 01       		.uleb128 0x1
 241 011d 1B030000 		.4byte	.LASF21
 242 0121 75       		.byte	0x75
 243 0122 0C       		.byte	0xc
 244 0123 78000000 		.4byte	0x78
 245 0127 30       		.byte	0x30
 246 0128 01       		.uleb128 0x1
 247 0129 75000000 		.4byte	.LASF22
 248 012d 76       		.byte	0x76
 249 012e 0C       		.byte	0xc
 250 012f 78000000 		.4byte	0x78
 251 0133 34       		.byte	0x34
 252 0134 01       		.uleb128 0x1
 253 0135 3F010000 		.4byte	.LASF23
 254 0139 77       		.byte	0x77
 255 013a 0C       		.byte	0xc
 256 013b 78000000 		.4byte	0x78
 257 013f 38       		.byte	0x38
 258 0140 01       		.uleb128 0x1
 259 0141 FB000000 		.4byte	.LASF24
 260 0145 78       		.byte	0x78
 261 0146 03       		.byte	0x3
 262 0147 78000000 		.4byte	0x78
 263 014b 3C       		.byte	0x3c
 264 014c 01       		.uleb128 0x1
 265 014d 19010000 		.4byte	.LASF25
 266 0151 79       		.byte	0x79
 267 0152 0C       		.byte	0xc
 268 0153 78000000 		.4byte	0x78
 269 0157 40       		.byte	0x40
 270 0158 01       		.uleb128 0x1
 271 0159 AB010000 		.4byte	.LASF26
 272 015d 7A       		.byte	0x7a
 273 015e 0C       		.byte	0xc
 274 015f 78000000 		.4byte	0x78
 275 0163 44       		.byte	0x44
 276 0164 01       		.uleb128 0x1
 277 0165 0A010000 		.4byte	.LASF27
 278 0169 7B       		.byte	0x7b
 279 016a 03       		.byte	0x3
 280 016b 78000000 		.4byte	0x78
 281 016f 48       		.byte	0x48
 282 0170 01       		.uleb128 0x1
 283 0171 9C010000 		.4byte	.LASF28
 284 0175 7C       		.byte	0x7c
 285 0176 03       		.byte	0x3
 286 0177 78000000 		.4byte	0x78
 287 017b 4C       		.byte	0x4c
 288 017c 01       		.uleb128 0x1
 289 017d 00000000 		.4byte	.LASF29
 290 0181 7D       		.byte	0x7d
 291 0182 0C       		.byte	0xc
 292 0183 78000000 		.4byte	0x78
 293 0187 50       		.byte	0x50
 294 0188 01       		.uleb128 0x1
 295 0189 DA020000 		.4byte	.LASF30
 296 018d 7E       		.byte	0x7e
 297 018e 0C       		.byte	0xc
 298 018f 78000000 		.4byte	0x78
 299 0193 54       		.byte	0x54
 300 0194 01       		.uleb128 0x1
 301 0195 EC000000 		.4byte	.LASF31
 302 0199 7F       		.byte	0x7f
 303 019a 0C       		.byte	0xc
 304 019b 78000000 		.4byte	0x78
 305 019f 58       		.byte	0x58
 306 01a0 01       		.uleb128 0x1
 307 01a1 0C030000 		.4byte	.LASF32
 308 01a5 80       		.byte	0x80
 309 01a6 03       		.byte	0x3
 310 01a7 78000000 		.4byte	0x78
 311 01ab 5C       		.byte	0x5c
 312 01ac 01       		.uleb128 0x1
 313 01ad AE020000 		.4byte	.LASF33
 314 01b1 81       		.byte	0x81
 315 01b2 0C       		.byte	0xc
 316 01b3 78000000 		.4byte	0x78
 317 01b7 60       		.byte	0x60
 318 01b8 01       		.uleb128 0x1
 319 01b9 63030000 		.4byte	.LASF34
 320 01bd 82       		.byte	0x82
 321 01be 0C       		.byte	0xc
 322 01bf 78000000 		.4byte	0x78
 323 01c3 64       		.byte	0x64
 324 01c4 01       		.uleb128 0x1
 325 01c5 23030000 		.4byte	.LASF35
 326 01c9 83       		.byte	0x83
 327 01ca 03       		.byte	0x3
 328 01cb 78000000 		.4byte	0x78
 329 01cf 68       		.byte	0x68
 330 01d0 01       		.uleb128 0x1
 331 01d1 5D000000 		.4byte	.LASF36
 332 01d5 84       		.byte	0x84
 333 01d6 03       		.byte	0x3
 334 01d7 78000000 		.4byte	0x78
 335 01db 6C       		.byte	0x6c
 336 01dc 01       		.uleb128 0x1
 337 01dd A4000000 		.4byte	.LASF37
 338 01e1 85       		.byte	0x85
 339 01e2 0C       		.byte	0xc
 340 01e3 78000000 		.4byte	0x78
 341 01e7 70       		.byte	0x70
 342 01e8 03       		.uleb128 0x3
 343 01e9 43535200 		.ascii	"CSR\000"
 344 01ed 86       		.byte	0x86
 345 01ee 78000000 		.4byte	0x78
 346 01f2 74       		.byte	0x74
 347 01f3 01       		.uleb128 0x1
 348 01f4 B2000000 		.4byte	.LASF38
 349 01f8 87       		.byte	0x87
 350 01f9 03       		.byte	0x3
 351 01fa 78000000 		.4byte	0x78
 352 01fe 78       		.byte	0x78
 353 01ff 01       		.uleb128 0x1
 354 0200 30010000 		.4byte	.LASF39
 355 0204 88       		.byte	0x88
 356 0205 03       		.byte	0x3
 357 0206 78000000 		.4byte	0x78
 358 020a 7C       		.byte	0x7c
 359 020b 01       		.uleb128 0x1
 360 020c D7000000 		.4byte	.LASF40
 361 0210 89       		.byte	0x89
 362 0211 0C       		.byte	0xc
 363 0212 78000000 		.4byte	0x78
 364 0216 80       		.byte	0x80
 365 0217 01       		.uleb128 0x1
 366 0218 C1000000 		.4byte	.LASF41
 367 021c 8A       		.byte	0x8a
 368 021d 0C       		.byte	0xc
 369 021e 78000000 		.4byte	0x78
 370 0222 84       		.byte	0x84
 371 0223 01       		.uleb128 0x1
 372 0224 53030000 		.4byte	.LASF42
 373 0228 8B       		.byte	0x8b
 374 0229 0C       		.byte	0xc
 375 022a 78000000 		.4byte	0x78
 376 022e 88       		.byte	0x88
 377 022f 01       		.uleb128 0x1
 378 0230 28010000 		.4byte	.LASF43
 379 0234 8C       		.byte	0x8c
 380 0235 0C       		.byte	0xc
 381 0236 78000000 		.4byte	0x78
 382 023a 8C       		.byte	0x8c
 383 023b 01       		.uleb128 0x1
 384 023c A9000000 		.4byte	.LASF44
 385 0240 8D       		.byte	0x8d
 386 0241 0C       		.byte	0xc
 387 0242 78000000 		.4byte	0x78
 388 0246 90       		.byte	0x90
 389 0247 01       		.uleb128 0x1
 390 0248 69010000 		.4byte	.LASF45
 391 024c 8E       		.byte	0x8e
 392 024d 0C       		.byte	0xc
 393 024e 78000000 		.4byte	0x78
 394 0252 94       		.byte	0x94
 395 0253 00       		.byte	0
 396 0254 06       		.uleb128 0x6
 397 0255 84000000 		.4byte	0x84
 398 0259 05       		.uleb128 0x5
 399 025a DD000000 		.4byte	.LASF47
 400 025e 28       		.byte	0x28
 401 025f 92       		.byte	0x92
 402 0260 DB020000 		.4byte	0x2db
 403 0264 01       		.uleb128 0x1
 404 0265 72010000 		.4byte	.LASF48
 405 0269 93       		.byte	0x93
 406 026a 0C       		.byte	0xc
 407 026b 78000000 		.4byte	0x78
 408 026f 00       		.byte	0
 409 0270 01       		.uleb128 0x1
 410 0271 21010000 		.4byte	.LASF49
 411 0275 94       		.byte	0x94
 412 0276 0C       		.byte	0xc
 413 0277 78000000 		.4byte	0x78
 414 027b 04       		.byte	0x4
 415 027c 01       		.uleb128 0x1
 416 027d E4020000 		.4byte	.LASF50
 417 0281 95       		.byte	0x95
 418 0282 0C       		.byte	0xc
 419 0283 78000000 		.4byte	0x78
 420 0287 08       		.byte	0x8
 421 0288 01       		.uleb128 0x1
 422 0289 55010000 		.4byte	.LASF51
 423 028d 96       		.byte	0x96
 424 028e 0C       		.byte	0xc
 425 028f 78000000 		.4byte	0x78
 426 0293 0C       		.byte	0xc
 427 0294 03       		.uleb128 0x3
 428 0295 49445200 		.ascii	"IDR\000"
 429 0299 97       		.byte	0x97
 430 029a 78000000 		.4byte	0x78
 431 029e 10       		.byte	0x10
 432 029f 03       		.uleb128 0x3
 433 02a0 4F445200 		.ascii	"ODR\000"
 434 02a4 98       		.byte	0x98
 435 02a5 78000000 		.4byte	0x78
 436 02a9 14       		.byte	0x14
 437 02aa 01       		.uleb128 0x1
 438 02ab 64010000 		.4byte	.LASF52
 439 02af 99       		.byte	0x99
 440 02b0 0C       		.byte	0xc
 441 02b1 78000000 		.4byte	0x78
 442 02b5 18       		.byte	0x18
 443 02b6 01       		.uleb128 0x1
 444 02b7 5E030000 		.4byte	.LASF53
 445 02bb 9A       		.byte	0x9a
 446 02bc 0C       		.byte	0xc
 447 02bd 78000000 		.4byte	0x78
 448 02c1 1C       		.byte	0x1c
 449 02c2 01       		.uleb128 0x1
 450 02c3 A9020000 		.4byte	.LASF54
 451 02c7 9B       		.byte	0x9b
 452 02c8 0C       		.byte	0xc
 453 02c9 78000000 		.4byte	0x78
 454 02cd 20       		.byte	0x20
 455 02ce 01       		.uleb128 0x1
 456 02cf 9C020000 		.4byte	.LASF55
 457 02d3 9C       		.byte	0x9c
 458 02d4 0C       		.byte	0xc
 459 02d5 78000000 		.4byte	0x78
 460 02d9 24       		.byte	0x24
 461 02da 00       		.byte	0
 462 02db 06       		.uleb128 0x6
 463 02dc 59020000 		.4byte	0x259
 464 02e0 09       		.uleb128 0x9
 465 02e1 52434300 		.ascii	"RCC\000"
 466 02e5 02       		.byte	0x2
 467 02e6 3D02     		.2byte	0x23d
 468 02e8 26       		.byte	0x26
 469 02e9 54020000 		.4byte	0x254
 470 02ed 0A       		.uleb128 0xa
 471 02ee 96020000 		.4byte	.LASF56
 472 02f2 02       		.byte	0x2
 473 02f3 4502     		.2byte	0x245
 474 02f5 27       		.byte	0x27
 475 02f6 DB020000 		.4byte	0x2db
 476 02fa 0B       		.uleb128 0xb
 477 02fb EC020000 		.4byte	.LASF60
 478 02ff 01       		.byte	0x1
 479 0300 06       		.byte	0x6
 480 0301 0D       		.byte	0xd
 481 0302 00000000 		.4byte	.LFB397
 482 0306 3C000000 		.4byte	.LFE397-.LFB397
 483 030a 01       		.uleb128 0x1
 484 030b 9C       		.byte	0x9c
 485 030c 3D030000 		.4byte	0x33d
 486 0310 0C       		.uleb128 0xc
 487 0311 3D030000 		.4byte	0x33d
 488 0315 00000000 		.4byte	.LBI8
 489 0319 02       		.byte	.LVU2
 490 031a 00000000 		.4byte	.LBB8
 491 031e 0E000000 		.4byte	.LBE8-.LBB8
 492 0322 01       		.byte	0x1
 493 0323 08       		.byte	0x8
 494 0324 05       		.byte	0x5
 495 0325 0D       		.uleb128 0xd
 496 0326 47030000 		.4byte	0x347
 497 032a 0A000000 		.4byte	.LBI10
 498 032e 01       		.byte	.LVU5
 499 032f 0A000000 		.4byte	.LBB10
 500 0333 04000000 		.4byte	.LBE10-.LBB10
 501 0337 02       		.byte	0x2
 502 0338 9B02     		.2byte	0x29b
 503 033a 01       		.byte	0x1
 504 033b 00       		.byte	0
 505 033c 00       		.byte	0
 506 033d 0E       		.uleb128 0xe
 507 033e 81010000 		.4byte	.LASF61
 508 0342 02       		.byte	0x2
 509 0343 9B02     		.2byte	0x29b
 510 0345 01       		.byte	0x1
 511 0346 03       		.byte	0x3
 512 0347 0F       		.uleb128 0xf
 513 0348 4C020000 		.4byte	.LASF62
 514 034c 03       		.byte	0x3
 515 034d AA01     		.2byte	0x1aa
 516 034f 35       		.byte	0x35
 517 0350 03       		.byte	0x3
 518 0351 00       		.byte	0
 519              		.section	.debug_abbrev,"",%progbits
 520              	.Ldebug_abbrev0:
 521 0000 01       		.uleb128 0x1
 522 0001 0D       		.uleb128 0xd
 523 0002 00       		.byte	0
 524 0003 03       		.uleb128 0x3
 525 0004 0E       		.uleb128 0xe
 526 0005 3A       		.uleb128 0x3a
 527 0006 21       		.uleb128 0x21
 528 0007 02       		.sleb128 2
 529 0008 3B       		.uleb128 0x3b
 530 0009 0B       		.uleb128 0xb
 531 000a 39       		.uleb128 0x39
 532 000b 0B       		.uleb128 0xb
 533 000c 49       		.uleb128 0x49
 534 000d 13       		.uleb128 0x13
 535 000e 38       		.uleb128 0x38
 536 000f 0B       		.uleb128 0xb
 537 0010 00       		.byte	0
 538 0011 00       		.byte	0
 539 0012 02       		.uleb128 0x2
 540 0013 24       		.uleb128 0x24
 541 0014 00       		.byte	0
 542 0015 0B       		.uleb128 0xb
 543 0016 0B       		.uleb128 0xb
 544 0017 3E       		.uleb128 0x3e
 545 0018 0B       		.uleb128 0xb
 546 0019 03       		.uleb128 0x3
 547 001a 0E       		.uleb128 0xe
 548 001b 00       		.byte	0
 549 001c 00       		.byte	0
 550 001d 03       		.uleb128 0x3
 551 001e 0D       		.uleb128 0xd
 552 001f 00       		.byte	0
 553 0020 03       		.uleb128 0x3
 554 0021 08       		.uleb128 0x8
 555 0022 3A       		.uleb128 0x3a
 556 0023 21       		.uleb128 0x21
 557 0024 02       		.sleb128 2
 558 0025 3B       		.uleb128 0x3b
 559 0026 0B       		.uleb128 0xb
 560 0027 39       		.uleb128 0x39
 561 0028 21       		.uleb128 0x21
 562 0029 0C       		.sleb128 12
 563 002a 49       		.uleb128 0x49
 564 002b 13       		.uleb128 0x13
 565 002c 38       		.uleb128 0x38
 566 002d 0B       		.uleb128 0xb
 567 002e 00       		.byte	0
 568 002f 00       		.byte	0
 569 0030 04       		.uleb128 0x4
 570 0031 16       		.uleb128 0x16
 571 0032 00       		.byte	0
 572 0033 03       		.uleb128 0x3
 573 0034 0E       		.uleb128 0xe
 574 0035 3A       		.uleb128 0x3a
 575 0036 0B       		.uleb128 0xb
 576 0037 3B       		.uleb128 0x3b
 577 0038 0B       		.uleb128 0xb
 578 0039 39       		.uleb128 0x39
 579 003a 0B       		.uleb128 0xb
 580 003b 49       		.uleb128 0x49
 581 003c 13       		.uleb128 0x13
 582 003d 00       		.byte	0
 583 003e 00       		.byte	0
 584 003f 05       		.uleb128 0x5
 585 0040 13       		.uleb128 0x13
 586 0041 01       		.byte	0x1
 587 0042 03       		.uleb128 0x3
 588 0043 0E       		.uleb128 0xe
 589 0044 0B       		.uleb128 0xb
 590 0045 0B       		.uleb128 0xb
 591 0046 3A       		.uleb128 0x3a
 592 0047 21       		.uleb128 0x21
 593 0048 02       		.sleb128 2
 594 0049 3B       		.uleb128 0x3b
 595 004a 0B       		.uleb128 0xb
 596 004b 39       		.uleb128 0x39
 597 004c 21       		.uleb128 0x21
 598 004d 08       		.sleb128 8
 599 004e 01       		.uleb128 0x1
 600 004f 13       		.uleb128 0x13
 601 0050 00       		.byte	0
 602 0051 00       		.byte	0
 603 0052 06       		.uleb128 0x6
 604 0053 35       		.uleb128 0x35
 605 0054 00       		.byte	0
 606 0055 49       		.uleb128 0x49
 607 0056 13       		.uleb128 0x13
 608 0057 00       		.byte	0
 609 0058 00       		.byte	0
 610 0059 07       		.uleb128 0x7
 611 005a 11       		.uleb128 0x11
 612 005b 01       		.byte	0x1
 613 005c 25       		.uleb128 0x25
 614 005d 0E       		.uleb128 0xe
 615 005e 13       		.uleb128 0x13
 616 005f 0B       		.uleb128 0xb
 617 0060 03       		.uleb128 0x3
 618 0061 0E       		.uleb128 0xe
 619 0062 1B       		.uleb128 0x1b
 620 0063 0E       		.uleb128 0xe
 621 0064 11       		.uleb128 0x11
 622 0065 01       		.uleb128 0x1
 623 0066 12       		.uleb128 0x12
 624 0067 06       		.uleb128 0x6
 625 0068 10       		.uleb128 0x10
 626 0069 17       		.uleb128 0x17
 627 006a 00       		.byte	0
 628 006b 00       		.byte	0
 629 006c 08       		.uleb128 0x8
 630 006d 24       		.uleb128 0x24
 631 006e 00       		.byte	0
 632 006f 0B       		.uleb128 0xb
 633 0070 0B       		.uleb128 0xb
 634 0071 3E       		.uleb128 0x3e
 635 0072 0B       		.uleb128 0xb
 636 0073 03       		.uleb128 0x3
 637 0074 08       		.uleb128 0x8
 638 0075 00       		.byte	0
 639 0076 00       		.byte	0
 640 0077 09       		.uleb128 0x9
 641 0078 34       		.uleb128 0x34
 642 0079 00       		.byte	0
 643 007a 03       		.uleb128 0x3
 644 007b 08       		.uleb128 0x8
 645 007c 3A       		.uleb128 0x3a
 646 007d 0B       		.uleb128 0xb
 647 007e 3B       		.uleb128 0x3b
 648 007f 05       		.uleb128 0x5
 649 0080 39       		.uleb128 0x39
 650 0081 0B       		.uleb128 0xb
 651 0082 49       		.uleb128 0x49
 652 0083 13       		.uleb128 0x13
 653 0084 3F       		.uleb128 0x3f
 654 0085 19       		.uleb128 0x19
 655 0086 3C       		.uleb128 0x3c
 656 0087 19       		.uleb128 0x19
 657 0088 00       		.byte	0
 658 0089 00       		.byte	0
 659 008a 0A       		.uleb128 0xa
 660 008b 34       		.uleb128 0x34
 661 008c 00       		.byte	0
 662 008d 03       		.uleb128 0x3
 663 008e 0E       		.uleb128 0xe
 664 008f 3A       		.uleb128 0x3a
 665 0090 0B       		.uleb128 0xb
 666 0091 3B       		.uleb128 0x3b
 667 0092 05       		.uleb128 0x5
 668 0093 39       		.uleb128 0x39
 669 0094 0B       		.uleb128 0xb
 670 0095 49       		.uleb128 0x49
 671 0096 13       		.uleb128 0x13
 672 0097 3F       		.uleb128 0x3f
 673 0098 19       		.uleb128 0x19
 674 0099 3C       		.uleb128 0x3c
 675 009a 19       		.uleb128 0x19
 676 009b 00       		.byte	0
 677 009c 00       		.byte	0
 678 009d 0B       		.uleb128 0xb
 679 009e 2E       		.uleb128 0x2e
 680 009f 01       		.byte	0x1
 681 00a0 3F       		.uleb128 0x3f
 682 00a1 19       		.uleb128 0x19
 683 00a2 03       		.uleb128 0x3
 684 00a3 0E       		.uleb128 0xe
 685 00a4 3A       		.uleb128 0x3a
 686 00a5 0B       		.uleb128 0xb
 687 00a6 3B       		.uleb128 0x3b
 688 00a7 0B       		.uleb128 0xb
 689 00a8 39       		.uleb128 0x39
 690 00a9 0B       		.uleb128 0xb
 691 00aa 11       		.uleb128 0x11
 692 00ab 01       		.uleb128 0x1
 693 00ac 12       		.uleb128 0x12
 694 00ad 06       		.uleb128 0x6
 695 00ae 40       		.uleb128 0x40
 696 00af 18       		.uleb128 0x18
 697 00b0 7A       		.uleb128 0x7a
 698 00b1 19       		.uleb128 0x19
 699 00b2 01       		.uleb128 0x1
 700 00b3 13       		.uleb128 0x13
 701 00b4 00       		.byte	0
 702 00b5 00       		.byte	0
 703 00b6 0C       		.uleb128 0xc
 704 00b7 1D       		.uleb128 0x1d
 705 00b8 01       		.byte	0x1
 706 00b9 31       		.uleb128 0x31
 707 00ba 13       		.uleb128 0x13
 708 00bb 52       		.uleb128 0x52
 709 00bc 01       		.uleb128 0x1
 710 00bd B842     		.uleb128 0x2138
 711 00bf 0B       		.uleb128 0xb
 712 00c0 11       		.uleb128 0x11
 713 00c1 01       		.uleb128 0x1
 714 00c2 12       		.uleb128 0x12
 715 00c3 06       		.uleb128 0x6
 716 00c4 58       		.uleb128 0x58
 717 00c5 0B       		.uleb128 0xb
 718 00c6 59       		.uleb128 0x59
 719 00c7 0B       		.uleb128 0xb
 720 00c8 57       		.uleb128 0x57
 721 00c9 0B       		.uleb128 0xb
 722 00ca 00       		.byte	0
 723 00cb 00       		.byte	0
 724 00cc 0D       		.uleb128 0xd
 725 00cd 1D       		.uleb128 0x1d
 726 00ce 00       		.byte	0
 727 00cf 31       		.uleb128 0x31
 728 00d0 13       		.uleb128 0x13
 729 00d1 52       		.uleb128 0x52
 730 00d2 01       		.uleb128 0x1
 731 00d3 B842     		.uleb128 0x2138
 732 00d5 0B       		.uleb128 0xb
 733 00d6 11       		.uleb128 0x11
 734 00d7 01       		.uleb128 0x1
 735 00d8 12       		.uleb128 0x12
 736 00d9 06       		.uleb128 0x6
 737 00da 58       		.uleb128 0x58
 738 00db 0B       		.uleb128 0xb
 739 00dc 59       		.uleb128 0x59
 740 00dd 05       		.uleb128 0x5
 741 00de 57       		.uleb128 0x57
 742 00df 0B       		.uleb128 0xb
 743 00e0 00       		.byte	0
 744 00e1 00       		.byte	0
 745 00e2 0E       		.uleb128 0xe
 746 00e3 2E       		.uleb128 0x2e
 747 00e4 00       		.byte	0
 748 00e5 03       		.uleb128 0x3
 749 00e6 0E       		.uleb128 0xe
 750 00e7 3A       		.uleb128 0x3a
 751 00e8 0B       		.uleb128 0xb
 752 00e9 3B       		.uleb128 0x3b
 753 00ea 05       		.uleb128 0x5
 754 00eb 39       		.uleb128 0x39
 755 00ec 0B       		.uleb128 0xb
 756 00ed 20       		.uleb128 0x20
 757 00ee 0B       		.uleb128 0xb
 758 00ef 00       		.byte	0
 759 00f0 00       		.byte	0
 760 00f1 0F       		.uleb128 0xf
 761 00f2 2E       		.uleb128 0x2e
 762 00f3 00       		.byte	0
 763 00f4 03       		.uleb128 0x3
 764 00f5 0E       		.uleb128 0xe
 765 00f6 3A       		.uleb128 0x3a
 766 00f7 0B       		.uleb128 0xb
 767 00f8 3B       		.uleb128 0x3b
 768 00f9 05       		.uleb128 0x5
 769 00fa 39       		.uleb128 0x39
 770 00fb 0B       		.uleb128 0xb
 771 00fc 27       		.uleb128 0x27
 772 00fd 19       		.uleb128 0x19
 773 00fe 20       		.uleb128 0x20
 774 00ff 0B       		.uleb128 0xb
 775 0100 00       		.byte	0
 776 0101 00       		.byte	0
 777 0102 00       		.byte	0
 778              		.section	.debug_aranges,"",%progbits
 779 0000 1C000000 		.4byte	0x1c
 780 0004 0200     		.2byte	0x2
 781 0006 00000000 		.4byte	.Ldebug_info0
 782 000a 04       		.byte	0x4
 783 000b 00       		.byte	0
 784 000c 0000     		.2byte	0
 785 000e 0000     		.2byte	0
 786 0010 00000000 		.4byte	.Ltext0
 787 0014 3C000000 		.4byte	.Letext0-.Ltext0
 788 0018 00000000 		.4byte	0
 789 001c 00000000 		.4byte	0
 790              		.section	.debug_line,"",%progbits
 791              	.Ldebug_line0:
 792 0000 12020000 		.section	.debug_str,"MS",%progbits,1
 792      0300B201 
 792      00000201 
 792      FB0E0D00 
 792      01010101 
 793              	.LASF29:
 794 0000 41484231 		.ascii	"AHB1LPENR\000"
 794      4C50454E 
 794      5200
 795              	.LASF59:
 796 000a 2F686F6D 		.ascii	"/home/luis/Desktop/Polytech/IESE3/Microcontroleur/P"
 796      652F6C75 
 796      69732F44 
 796      65736B74 
 796      6F702F50 
 797 003d 726F6A65 		.ascii	"roject_boite_musique/c_project/\000"
 797      63745F62 
 797      6F697465 
 797      5F6D7573 
 797      69717565 
 798              	.LASF36:
 799 005d 5F726573 		.ascii	"_reserved_0x6c\000"
 799      65727665 
 799      645F3078 
 799      366300
 800              	.LASF17:
 801 006c 41504231 		.ascii	"APB1RSTR\000"
 801      52535452 
 801      00
 802              	.LASF22:
 803 0075 41484232 		.ascii	"AHB2ENR\000"
 803      454E5200 
 804              	.LASF58:
 805 007d 7372632F 		.ascii	"src/sys/buzzer.c\000"
 805      7379732F 
 805      62757A7A 
 805      65722E63 
 805      00
 806              	.LASF0:
 807 008e 7369676E 		.ascii	"signed char\000"
 807      65642063 
 807      68617200 
 808              	.LASF2:
 809 009a 73686F72 		.ascii	"short int\000"
 809      7420696E 
 809      7400
 810              	.LASF37:
 811 00a4 42444352 		.ascii	"BDCR\000"
 811      00
 812              	.LASF44:
 813 00a9 434B4741 		.ascii	"CKGATENR\000"
 813      54454E52 
 813      00
 814              	.LASF38:
 815 00b2 5F726573 		.ascii	"_reserved_0x78\000"
 815      65727665 
 815      645F3078 
 815      373800
 816              	.LASF41:
 817 00c1 504C4C49 		.ascii	"PLLI2SCFGR\000"
 817      32534346 
 817      475200
 818              	.LASF9:
 819 00cc 5F5F7569 		.ascii	"__uint32_t\000"
 819      6E743332 
 819      5F7400
 820              	.LASF40:
 821 00d7 53534347 		.ascii	"SSCGR\000"
 821      5200
 822              	.LASF47:
 823 00dd 4750494F 		.ascii	"GPIO_registers\000"
 823      5F726567 
 823      69737465 
 823      727300
 824              	.LASF31:
 825 00ec 41484233 		.ascii	"AHB3LPENR\000"
 825      4C50454E 
 825      5200
 826              	.LASF12:
 827 00f6 43464752 		.ascii	"CFGR\000"
 827      00
 828              	.LASF24:
 829 00fb 5F726573 		.ascii	"_reserved_0x3c\000"
 829      65727665 
 829      645F3078 
 829      336300
 830              	.LASF27:
 831 010a 5F726573 		.ascii	"_reserved_0x48\000"
 831      65727665 
 831      645F3078 
 831      343800
 832              	.LASF25:
 833 0119 41504231 		.ascii	"APB1ENR\000"
 833      454E5200 
 834              	.LASF49:
 835 0121 4F545950 		.ascii	"OTYPER\000"
 835      455200
 836              	.LASF43:
 837 0128 44434B43 		.ascii	"DCKCFGR\000"
 837      46475200 
 838              	.LASF39:
 839 0130 5F726573 		.ascii	"_reserved_0x7c\000"
 839      65727665 
 839      645F3078 
 839      376300
 840              	.LASF23:
 841 013f 41484233 		.ascii	"AHB3ENR\000"
 841      454E5200 
 842              	.LASF6:
 843 0147 6C6F6E67 		.ascii	"long long int\000"
 843      206C6F6E 
 843      6720696E 
 843      7400
 844              	.LASF51:
 845 0155 50555044 		.ascii	"PUPDR\000"
 845      5200
 846              	.LASF4:
 847 015b 6C6F6E67 		.ascii	"long int\000"
 847      20696E74 
 847      00
 848              	.LASF52:
 849 0164 42535252 		.ascii	"BSRR\000"
 849      00
 850              	.LASF45:
 851 0169 44434B43 		.ascii	"DCKCFGR2\000"
 851      46475232 
 851      00
 852              	.LASF48:
 853 0172 4D4F4445 		.ascii	"MODER\000"
 853      5200
 854              	.LASF18:
 855 0178 41504232 		.ascii	"APB2RSTR\000"
 855      52535452 
 855      00
 856              	.LASF61:
 857 0181 656E6162 		.ascii	"enable_GPIOB\000"
 857      6C655F47 
 857      50494F42 
 857      00
 858              	.LASF1:
 859 018e 756E7369 		.ascii	"unsigned char\000"
 859      676E6564 
 859      20636861 
 859      7200
 860              	.LASF28:
 861 019c 5F726573 		.ascii	"_reserved_0x4c\000"
 861      65727665 
 861      645F3078 
 861      346300
 862              	.LASF26:
 863 01ab 41504232 		.ascii	"APB2ENR\000"
 863      454E5200 
 864              	.LASF57:
 865 01b3 474E5520 		.ascii	"GNU C99 13.3.1 20240614 -mtune=cortex-m4 -mthumb -m"
 865      43393920 
 865      31332E33 
 865      2E312032 
 865      30323430 
 866 01e6 666C6F61 		.ascii	"float-abi=hard -mfpu=fpv4-sp-d16 -march=armv7e-m+fp"
 866      742D6162 
 866      693D6861 
 866      7264202D 
 866      6D667075 
 867 0219 202D6720 		.ascii	" -g -O0 -Os -std=gnu99 -fsingle-precision-constant\000"
 867      2D4F3020 
 867      2D4F7320 
 867      2D737464 
 867      3D676E75 
 868              	.LASF62:
 869 024c 5F5F4453 		.ascii	"__DSB\000"
 869      4200
 870              	.LASF7:
 871 0252 6C6F6E67 		.ascii	"long long unsigned int\000"
 871      206C6F6E 
 871      6720756E 
 871      7369676E 
 871      65642069 
 872              	.LASF10:
 873 0269 75696E74 		.ascii	"uint32_t\000"
 873      33325F74 
 873      00
 874              	.LASF8:
 875 0272 756E7369 		.ascii	"unsigned int\000"
 875      676E6564 
 875      20696E74 
 875      00
 876              	.LASF14:
 877 027f 41484232 		.ascii	"AHB2RSTR\000"
 877      52535452 
 877      00
 878              	.LASF46:
 879 0288 5243435F 		.ascii	"RCC_registers\000"
 879      72656769 
 879      73746572 
 879      7300
 880              	.LASF56:
 881 0296 4750494F 		.ascii	"GPIOB\000"
 881      4200
 882              	.LASF55:
 883 029c 41465248 		.ascii	"AFRH\000"
 883      00
 884              	.LASF11:
 885 02a1 504C4C43 		.ascii	"PLLCFGR\000"
 885      46475200 
 886              	.LASF54:
 887 02a9 4146524C 		.ascii	"AFRL\000"
 887      00
 888              	.LASF33:
 889 02ae 41504231 		.ascii	"APB1LPENR\000"
 889      4C50454E 
 889      5200
 890              	.LASF3:
 891 02b8 73686F72 		.ascii	"short unsigned int\000"
 891      7420756E 
 891      7369676E 
 891      65642069 
 891      6E7400
 892              	.LASF16:
 893 02cb 5F726573 		.ascii	"_reserved_0x1c\000"
 893      65727665 
 893      645F3078 
 893      316300
 894              	.LASF30:
 895 02da 41484232 		.ascii	"AHB2LPENR\000"
 895      4C50454E 
 895      5200
 896              	.LASF50:
 897 02e4 4F535045 		.ascii	"OSPEEDR\000"
 897      45445200 
 898              	.LASF60:
 899 02ec 656E6162 		.ascii	"enable_buzzer\000"
 899      6C655F62 
 899      757A7A65 
 899      7200
 900              	.LASF5:
 901 02fa 6C6F6E67 		.ascii	"long unsigned int\000"
 901      20756E73 
 901      69676E65 
 901      6420696E 
 901      7400
 902              	.LASF32:
 903 030c 5F726573 		.ascii	"_reserved_0x5c\000"
 903      65727665 
 903      645F3078 
 903      356300
 904              	.LASF21:
 905 031b 41484231 		.ascii	"AHB1ENR\000"
 905      454E5200 
 906              	.LASF35:
 907 0323 5F726573 		.ascii	"_reserved_0x68\000"
 907      65727665 
 907      645F3078 
 907      363800
 908              	.LASF13:
 909 0332 41484231 		.ascii	"AHB1RSTR\000"
 909      52535452 
 909      00
 910              	.LASF19:
 911 033b 5F726573 		.ascii	"_reserved_0x28\000"
 911      65727665 
 911      645F3078 
 911      323800
 912              	.LASF15:
 913 034a 41484233 		.ascii	"AHB3RSTR\000"
 913      52535452 
 913      00
 914              	.LASF42:
 915 0353 504C4C53 		.ascii	"PLLSAICFGR\000"
 915      41494346 
 915      475200
 916              	.LASF53:
 917 035e 4C434B52 		.ascii	"LCKR\000"
 917      00
 918              	.LASF34:
 919 0363 41504232 		.ascii	"APB2LPENR\000"
 919      4C50454E 
 919      5200
 920              	.LASF20:
 921 036d 5F726573 		.ascii	"_reserved_0x2c\000"
 921      65727665 
 921      645F3078 
 921      326300
 922              		.ident	"GCC: (GNU Tools for STM32 13.3.rel1.20250523-0900) 13.3.1 20240614"
DEFINED SYMBOLS
                            *ABS*:00000000 buzzer.c
     /tmp/ccfbIanl.s:19     .text:00000000 $t
     /tmp/ccfbIanl.s:25     .text:00000000 enable_buzzer
     /tmp/ccfbIanl.s:90     .text:00000034 $d

UNDEFINED SYMBOLS
RCC
GPIOB
