

================================================================
== Vivado HLS Report for 'bn'
================================================================
* Date:           Wed Mar  1 19:34:34 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7884|  7884|  7884|  7884|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_sqrt_fixed_16_6_s_fu_328  |sqrt_fixed_16_6_s  |    7|    7|    1|    1| function |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7872|  7872|       246|          -|          -|    32|    no    |
        | + Loop 1.1  |   244|   244|        61|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|   4137|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       24|      -|    4671|   7309|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    498|    -|
|Register         |        -|      -|     892|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       24|      1|    5563|  11944|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        8|   ~0  |       5|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-----+------+-----+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------+----------------------+---------+-------+-----+------+-----+
    |bn_BETA_m_axi_U               |bn_BETA_m_axi         |        4|      0|  566|   766|    0|
    |bn_CTRL_s_axi_U               |bn_CTRL_s_axi         |        0|      0|  264|   424|    0|
    |bn_GAMMA_m_axi_U              |bn_GAMMA_m_axi        |        4|      0|  566|   766|    0|
    |bn_IN_r_m_axi_U               |bn_IN_r_m_axi         |        4|      0|  566|   766|    0|
    |bn_M_M_m_axi_U                |bn_M_M_m_axi          |        4|      0|  566|   766|    0|
    |bn_M_V_m_axi_U                |bn_M_V_m_axi          |        4|      0|  566|   766|    0|
    |bn_OUT_r_m_axi_U              |bn_OUT_r_m_axi        |        4|      0|  566|   766|    0|
    |bn_sdiv_44s_14ns_bkb_U2       |bn_sdiv_44s_14ns_bkb  |        0|      0|  539|   326|    0|
    |grp_sqrt_fixed_16_6_s_fu_328  |sqrt_fixed_16_6_s     |        0|      0|  472|  1963|    0|
    +------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                         |                      |       24|      0| 4671|  7309|    0|
    +------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +-------------------------+----------------------+---------------------+
    |         Instance        |        Module        |      Expression     |
    +-------------------------+----------------------+---------------------+
    |bn_ama_submuladd_cud_U3  |bn_ama_submuladd_cud  | i0 * (i1 - i2) + i3 |
    +-------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_467_p2                  |     +    |      0|  0|   15|           6|           1|
    |k_fu_479_p2                  |     +    |      0|  0|   12|           3|           1|
    |ret_V_10_fu_977_p2           |     +    |      0|  0|   24|           1|          17|
    |tmp_V_7_fu_1141_p2           |     +    |      0|  0|   23|          16|          16|
    |tmp_num_V_fu_991_p2          |     +    |      0|  0|   23|           1|          16|
    |sub_ln647_10_fu_893_p2       |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_11_fu_919_p2       |     -    |      0|  0|   15|           6|           7|
    |sub_ln647_12_fu_546_p2       |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_13_fu_558_p2       |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_14_fu_587_p2       |     -    |      0|  0|   15|           6|           7|
    |sub_ln647_1_fu_630_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_2_fu_656_p2        |     -    |      0|  0|   15|           6|           7|
    |sub_ln647_3_fu_707_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_4_fu_719_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_5_fu_745_p2        |     -    |      0|  0|   15|           6|           7|
    |sub_ln647_6_fu_792_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_7_fu_804_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_8_fu_830_p2        |     -    |      0|  0|   15|           6|           7|
    |sub_ln647_9_fu_881_p2        |     -    |      0|  0|   15|           7|           7|
    |sub_ln647_fu_618_p2          |     -    |      0|  0|   15|           7|           7|
    |and_ln414_1_fu_1438_p2       |    and   |      0|  0|   64|          64|          64|
    |and_ln414_2_fu_1444_p2       |    and   |      0|  0|   64|          64|          64|
    |and_ln414_fu_1426_p2         |    and   |      0|  0|   64|          64|          64|
    |and_ln779_fu_1227_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln781_fu_1252_p2         |    and   |      0|  0|    2|           1|           1|
    |and_ln786_fu_1241_p2         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state10_io          |    and   |      0|  0|    2|           1|           1|
    |carry_1_fu_1161_p2           |    and   |      0|  0|    2|           1|           1|
    |overflow_fu_1272_p2          |    and   |      0|  0|    2|           1|           1|
    |p_Result_16_fu_771_p2        |    and   |      0|  0|   64|          64|          64|
    |p_Result_17_fu_856_p2        |    and   |      0|  0|   64|          64|          64|
    |p_Result_18_fu_945_p2        |    and   |      0|  0|   64|          64|          64|
    |p_Result_19_fu_964_p2        |    and   |      0|  0|   64|          64|          64|
    |p_Result_s_fu_682_p2         |    and   |      0|  0|   64|          64|          64|
    |underflow_1_fu_1289_p2       |    and   |      0|  0|    2|           1|           1|
    |underflow_fu_1011_p2         |    and   |      0|  0|    2|           1|           1|
    |Range1_all_ones_fu_1201_p2   |   icmp   |      0|  0|   18|          18|           2|
    |Range1_all_zeros_fu_1207_p2  |   icmp   |      0|  0|   18|          18|           1|
    |Range2_all_ones_fu_1185_p2   |   icmp   |      0|  0|   18|          17|           2|
    |grp_fu_333_p2                |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln33_fu_461_p2          |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln40_fu_473_p2          |   icmp   |      0|  0|    9|           3|           4|
    |icmp_ln647_1_fu_505_p2       |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln647_2_fu_511_p2       |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln647_3_fu_517_p2       |   icmp   |      0|  0|   11|           6|           6|
    |icmp_ln647_4_fu_523_p2       |   icmp   |      0|  0|   11|           6|           6|
    |lshr_ln414_fu_1420_p2        |   lshr   |      0|  0|  182|           2|          64|
    |lshr_ln647_1_fu_676_p2       |   lshr   |      0|  0|  182|           2|          64|
    |lshr_ln647_2_fu_759_p2       |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln647_3_fu_765_p2       |   lshr   |      0|  0|  182|           2|          64|
    |lshr_ln647_4_fu_844_p2       |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln647_5_fu_850_p2       |   lshr   |      0|  0|  182|           2|          64|
    |lshr_ln647_6_fu_933_p2       |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln647_7_fu_939_p2       |   lshr   |      0|  0|  182|           2|          64|
    |lshr_ln647_8_fu_597_p2       |   lshr   |      0|  0|  182|          64|          64|
    |lshr_ln647_9_fu_958_p2       |   lshr   |      0|  0|  182|           2|          64|
    |lshr_ln647_fu_670_p2         |   lshr   |      0|  0|  182|          64|          64|
    |ap_block_state2_io           |    or    |      0|  0|    2|           1|           1|
    |ap_block_state9              |    or    |      0|  0|    2|           1|           1|
    |or_ln340_1_fu_1294_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln340_2_fu_1305_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln340_3_fu_1300_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln340_fu_1029_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln41_fu_498_p2            |    or    |      0|  0|    6|           4|           6|
    |or_ln785_fu_1262_p2          |    or    |      0|  0|    2|           1|           1|
    |or_ln786_fu_1278_p2          |    or    |      0|  0|    2|           1|           1|
    |p_Result_25_fu_1450_p2       |    or    |      0|  0|   64|          64|          64|
    |deleted_ones_fu_1233_p3      |  select  |      0|  0|    2|           1|           1|
    |deleted_zeros_fu_1247_p3     |  select  |      0|  0|    2|           1|           1|
    |p_Val2_21_fu_1325_p3         |  select  |      0|  0|   16|           1|          16|
    |select_ln340_1_fu_1035_p3    |  select  |      0|  0|   16|           1|          15|
    |select_ln340_fu_1311_p3      |  select  |      0|  0|   16|           1|          15|
    |select_ln388_1_fu_1043_p3    |  select  |      0|  0|   17|           1|          17|
    |select_ln388_fu_1318_p3      |  select  |      0|  0|   17|           1|          17|
    |select_ln414_1_fu_1356_p3    |  select  |      0|  0|    7|           1|           7|
    |select_ln414_2_fu_1364_p3    |  select  |      0|  0|    7|           1|           7|
    |select_ln414_3_fu_1406_p3    |  select  |      0|  0|   64|           1|          64|
    |select_ln414_fu_1348_p3      |  select  |      0|  0|    7|           1|           7|
    |select_ln647_10_fu_906_p3    |  select  |      0|  0|   64|           1|          64|
    |select_ln647_11_fu_912_p3    |  select  |      0|  0|    7|           1|           7|
    |select_ln647_12_fu_564_p3    |  select  |      0|  0|    7|           1|           7|
    |select_ln647_13_fu_572_p3    |  select  |      0|  0|   64|           1|          64|
    |select_ln647_14_fu_579_p3    |  select  |      0|  0|    7|           1|           7|
    |select_ln647_1_fu_643_p3     |  select  |      0|  0|   64|           1|          64|
    |select_ln647_2_fu_649_p3     |  select  |      0|  0|    7|           1|           7|
    |select_ln647_3_fu_725_p3     |  select  |      0|  0|    7|           1|           7|
    |select_ln647_4_fu_732_p3     |  select  |      0|  0|   64|           1|          64|
    |select_ln647_5_fu_738_p3     |  select  |      0|  0|    7|           1|           7|
    |select_ln647_6_fu_810_p3     |  select  |      0|  0|    7|           1|           7|
    |select_ln647_7_fu_817_p3     |  select  |      0|  0|   64|           1|          64|
    |select_ln647_8_fu_823_p3     |  select  |      0|  0|    7|           1|           7|
    |select_ln647_9_fu_899_p3     |  select  |      0|  0|    7|           1|           7|
    |select_ln647_fu_636_p3       |  select  |      0|  0|    7|           1|           7|
    |x_V_fu_1051_p3               |  select  |      0|  0|   16|           1|          16|
    |shl_ln414_1_fu_1414_p2       |    shl   |      0|  0|  182|           2|          64|
    |shl_ln414_fu_1390_p2         |    shl   |      0|  0|  182|          64|          64|
    |xor_ln340_1_fu_1023_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln340_fu_1017_p2         |    xor   |      0|  0|    2|           1|           1|
    |xor_ln414_1_fu_1372_p2       |    xor   |      0|  0|    7|           7|           6|
    |xor_ln414_2_fu_1432_p2       |    xor   |      0|  0|   64|           2|          64|
    |xor_ln414_fu_1342_p2         |    xor   |      0|  0|    7|           7|           6|
    |xor_ln416_fu_1155_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln647_1_fu_713_p2        |    xor   |      0|  0|    7|           7|           6|
    |xor_ln647_2_fu_798_p2        |    xor   |      0|  0|    7|           7|           6|
    |xor_ln647_3_fu_887_p2        |    xor   |      0|  0|    7|           7|           6|
    |xor_ln647_4_fu_552_p2        |    xor   |      0|  0|    7|           7|           6|
    |xor_ln647_fu_624_p2          |    xor   |      0|  0|    7|           7|           6|
    |xor_ln779_fu_1221_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln785_1_fu_1267_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln785_fu_1256_p2         |    xor   |      0|  0|    2|           1|           2|
    |xor_ln786_1_fu_1283_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln786_fu_1005_p2         |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0| 4137|        1299|        2326|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |BETA_blk_n_AR   |    9|          2|    1|          2|
    |BETA_blk_n_R    |    9|          2|    1|          2|
    |GAMMA_blk_n_AR  |    9|          2|    1|          2|
    |GAMMA_blk_n_R   |    9|          2|    1|          2|
    |IN_r_blk_n_AR   |    9|          2|    1|          2|
    |IN_r_blk_n_R    |    9|          2|    1|          2|
    |M_M_blk_n_AR    |    9|          2|    1|          2|
    |M_M_blk_n_R     |    9|          2|    1|          2|
    |M_V_blk_n_AR    |    9|          2|    1|          2|
    |M_V_blk_n_R     |    9|          2|    1|          2|
    |OUT_r_blk_n_AW  |    9|          2|    1|          2|
    |OUT_r_blk_n_B   |    9|          2|    1|          2|
    |OUT_r_blk_n_W   |    9|          2|    1|          2|
    |ap_NS_fsm       |  333|         75|    1|         75|
    |grp_fu_333_p0   |   15|          3|    6|         18|
    |grp_fu_333_p1   |   15|          3|    6|         18|
    |i_0_reg_306     |    9|          2|    6|         12|
    |k_0_reg_317     |    9|          2|    3|          6|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  498|        111|   35|        155|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |Lo_assign_reg_1589             |   2|   0|    6|          4|
    |Range1_all_ones_reg_1715       |   1|   0|    1|          0|
    |Range1_all_zeros_reg_1721      |   1|   0|    1|          0|
    |and_ln786_reg_1726             |   1|   0|    1|          0|
    |ap_CS_fsm                      |  74|   0|   74|          0|
    |beta_V3_reg_1497               |  29|   0|   29|          0|
    |beta_pack_V_reg_1557           |  64|   0|   64|          0|
    |carry_1_reg_1704               |   1|   0|    1|          0|
    |gamma_V5_reg_1492              |  29|   0|   29|          0|
    |gamma_m_3_V_reg_1652           |  16|   0|   16|          0|
    |gamma_pack_V_reg_1563          |  64|   0|   64|          0|
    |i_0_reg_306                    |   6|   0|    6|          0|
    |i_reg_1546                     |   6|   0|    6|          0|
    |icmp_ln647_1_reg_1616          |   1|   0|    1|          0|
    |icmp_ln647_2_reg_1623          |   1|   0|    1|          0|
    |icmp_ln647_3_reg_1630          |   1|   0|    1|          0|
    |icmp_ln647_reg_1609            |   1|   0|    1|          0|
    |in_V1_reg_1502                 |  29|   0|   29|          0|
    |in_m_3_V_reg_1647              |  16|   0|   16|          0|
    |in_pack_V_reg_1551             |  64|   0|   64|          0|
    |k_0_reg_317                    |   3|   0|    3|          0|
    |k_reg_1584                     |   3|   0|    3|          0|
    |lshr_ln647_8_reg_1642          |  64|   0|   64|          0|
    |moving_mean_V7_reg_1487        |  29|   0|   29|          0|
    |moving_mean_m_3_V_reg_1657     |  16|   0|   16|          0|
    |moving_mean_pack_V_reg_1569    |  64|   0|   64|          0|
    |moving_variance_V9_reg_1482    |  29|   0|   29|          0|
    |moving_variance_pack_reg_1575  |  64|   0|   64|          0|
    |or_ln41_reg_1599               |   2|   0|    6|          4|
    |out_V1_reg_1477                |  29|   0|   29|          0|
    |p_Result_22_reg_1692           |   1|   0|    1|          0|
    |p_Result_24_reg_1710           |   1|   0|    1|          0|
    |p_Val2_21_reg_1732             |  16|   0|   16|          0|
    |p_Val2_s_fu_190                |  64|   0|   64|          0|
    |ret_V_11_reg_1672              |  33|   0|   33|          0|
    |sub_ln647_14_reg_1637          |   6|   0|    7|          1|
    |tmp_V_7_reg_1698               |  16|   0|   16|          0|
    |trunc_ln728_reg_1667           |  16|   0|   16|          0|
    |x_V_reg_1662                   |  16|   0|   16|          0|
    |x_sqrt_V_reg_1677              |  13|   0|   13|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 892|   0|  901|          9|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      bn      | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      bn      | return value |
|interrupt             | out |    1| ap_ctrl_hs |      bn      | return value |
|m_axi_IN_r_AWVALID    | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWREADY    |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWADDR     | out |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWID       | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWLEN      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWSIZE     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWBURST    | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWLOCK     | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWCACHE    | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWPROT     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWQOS      | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWREGION   | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWUSER     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WVALID     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WREADY     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WDATA      | out |   64|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WSTRB      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WLAST      | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WID        | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WUSER      | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARVALID    | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARREADY    |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARADDR     | out |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARID       | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARLEN      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARSIZE     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARBURST    | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARLOCK     | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARCACHE    | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARPROT     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARQOS      | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARREGION   | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARUSER     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RVALID     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RREADY     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RDATA      |  in |   64|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RLAST      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RID        |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RUSER      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RRESP      |  in |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BVALID     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BREADY     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BRESP      |  in |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BID        |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BUSER      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_BETA_AWVALID    | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWREADY    |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWADDR     | out |   32|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWID       | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWLEN      | out |    8|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWSIZE     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWBURST    | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWLOCK     | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWCACHE    | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWPROT     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWQOS      | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWREGION   | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_AWUSER     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WVALID     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WREADY     |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WDATA      | out |   64|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WSTRB      | out |    8|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WLAST      | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WID        | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_WUSER      | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARVALID    | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARREADY    |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARADDR     | out |   32|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARID       | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARLEN      | out |    8|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARSIZE     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARBURST    | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARLOCK     | out |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARCACHE    | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARPROT     | out |    3|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARQOS      | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARREGION   | out |    4|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_ARUSER     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RVALID     |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RREADY     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RDATA      |  in |   64|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RLAST      |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RID        |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RUSER      |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_RRESP      |  in |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BVALID     |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BREADY     | out |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BRESP      |  in |    2|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BID        |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_BETA_BUSER      |  in |    1|    m_axi   |     BETA     |    pointer   |
|m_axi_GAMMA_AWVALID   | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWREADY   |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWADDR    | out |   32|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWID      | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWLEN     | out |    8|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWSIZE    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWBURST   | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWLOCK    | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWCACHE   | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWPROT    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWQOS     | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWREGION  | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_AWUSER    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WVALID    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WREADY    |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WDATA     | out |   64|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WSTRB     | out |    8|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WLAST     | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WID       | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_WUSER     | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARVALID   | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARREADY   |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARADDR    | out |   32|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARID      | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARLEN     | out |    8|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARSIZE    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARBURST   | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARLOCK    | out |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARCACHE   | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARPROT    | out |    3|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARQOS     | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARREGION  | out |    4|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_ARUSER    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RVALID    |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RREADY    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RDATA     |  in |   64|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RLAST     |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RID       |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RUSER     |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_RRESP     |  in |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BVALID    |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BREADY    | out |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BRESP     |  in |    2|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BID       |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_GAMMA_BUSER     |  in |    1|    m_axi   |     GAMMA    |    pointer   |
|m_axi_M_M_AWVALID     | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWREADY     |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWADDR      | out |   32|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWID        | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWLEN       | out |    8|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWSIZE      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWBURST     | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWLOCK      | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWCACHE     | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWPROT      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWQOS       | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWREGION    | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_AWUSER      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WVALID      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WREADY      |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WDATA       | out |   64|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WSTRB       | out |    8|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WLAST       | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WID         | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_WUSER       | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARVALID     | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARREADY     |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARADDR      | out |   32|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARID        | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARLEN       | out |    8|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARSIZE      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARBURST     | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARLOCK      | out |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARCACHE     | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARPROT      | out |    3|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARQOS       | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARREGION    | out |    4|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_ARUSER      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RVALID      |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RREADY      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RDATA       |  in |   64|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RLAST       |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RID         |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RUSER       |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_RRESP       |  in |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BVALID      |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BREADY      | out |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BRESP       |  in |    2|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BID         |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_M_BUSER       |  in |    1|    m_axi   |      M_M     |    pointer   |
|m_axi_M_V_AWVALID     | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWREADY     |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWADDR      | out |   32|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWID        | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWLEN       | out |    8|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWSIZE      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWBURST     | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWLOCK      | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWCACHE     | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWPROT      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWQOS       | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWREGION    | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_AWUSER      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WVALID      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WREADY      |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WDATA       | out |   64|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WSTRB       | out |    8|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WLAST       | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WID         | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_WUSER       | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARVALID     | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARREADY     |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARADDR      | out |   32|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARID        | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARLEN       | out |    8|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARSIZE      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARBURST     | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARLOCK      | out |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARCACHE     | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARPROT      | out |    3|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARQOS       | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARREGION    | out |    4|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_ARUSER      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RVALID      |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RREADY      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RDATA       |  in |   64|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RLAST       |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RID         |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RUSER       |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_RRESP       |  in |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BVALID      |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BREADY      | out |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BRESP       |  in |    2|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BID         |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_M_V_BUSER       |  in |    1|    m_axi   |      M_V     |    pointer   |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   64|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   64|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

