Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jul 13 11:30:31 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GtoB_timing_summary_routed.rpt -pb GtoB_timing_summary_routed.pb -rpx GtoB_timing_summary_routed.rpx -warn_on_violation
| Design       : GtoB
| Device       : xa7a15t-csg325
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g[3]
                            (input port)
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 3.941ns (55.441%)  route 3.167ns (44.559%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  g[3] (IN)
                         net (fo=0)                   0.000     0.000    g[3]
    V13                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  g_IBUF[3]_inst/O
                         net (fo=4, routed)           1.449     2.413    b_OBUF[3]
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.150     2.563 r  b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.718     4.281    b_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.827     7.108 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.108    b[0]
    U10                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g[3]
                            (input port)
  Destination:            b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 3.734ns (52.826%)  route 3.335ns (47.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  g[3] (IN)
                         net (fo=0)                   0.000     0.000    g[3]
    V13                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  g_IBUF[3]_inst/O
                         net (fo=4, routed)           1.663     2.627    b_OBUF[3]
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     2.751 r  b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.423    b_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.647     7.069 r  b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.069    b[2]
    U9                                                                r  b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g[3]
                            (input port)
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.912ns  (logic 3.738ns (54.087%)  route 3.173ns (45.913%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  g[3] (IN)
                         net (fo=0)                   0.000     0.000    g[3]
    V13                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  g_IBUF[3]_inst/O
                         net (fo=4, routed)           1.449     2.413    b_OBUF[3]
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124     2.537 r  b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.725     4.261    b_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         2.651     6.912 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.912    b[1]
    V9                                                                r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g[3]
                            (input port)
  Destination:            b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.583ns (63.192%)  route 2.087ns (36.808%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  g[3] (IN)
                         net (fo=0)                   0.000     0.000    g[3]
    V13                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  g_IBUF[3]_inst/O
                         net (fo=4, routed)           2.087     3.051    b_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.620     5.670 r  b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.670    b[3]
    V11                                                               r  b[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g[3]
                            (input port)
  Destination:            b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.329ns (75.248%)  route 0.437ns (24.752%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  g[3] (IN)
                         net (fo=0)                   0.000     0.000    g[3]
    V13                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  g_IBUF[3]_inst/O
                         net (fo=4, routed)           0.437     0.630    b_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.136     1.766 r  b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.766    b[3]
    V11                                                               r  b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g[1]
                            (input port)
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.390ns (65.251%)  route 0.740ns (34.749%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  g[1] (IN)
                         net (fo=0)                   0.000     0.000    g[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  g_IBUF[1]_inst/O
                         net (fo=2, routed)           0.389     0.567    g_IBUF[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I0_O)        0.045     0.612 r  b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.352     0.964    b_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.167     2.131 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.131    b[1]
    V9                                                                r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g[1]
                            (input port)
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.430ns (65.678%)  route 0.747ns (34.322%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  g[1] (IN)
                         net (fo=0)                   0.000     0.000    g[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  g_IBUF[1]_inst/O
                         net (fo=2, routed)           0.389     0.567    g_IBUF[1]
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.048     0.615 r  b_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     0.974    b_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         1.204     2.178 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.178    b[0]
    U10                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g[2]
                            (input port)
  Destination:            b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.388ns (62.675%)  route 0.827ns (37.325%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  g[2] (IN)
                         net (fo=0)                   0.000     0.000    g[2]
    T12                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  g_IBUF[2]_inst/O
                         net (fo=3, routed)           0.509     0.689    g_IBUF[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.045     0.734 r  b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.317     1.051    b_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.163     2.215 r  b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.215    b[2]
    U9                                                                r  b[2] (OUT)
  -------------------------------------------------------------------    -------------------





