{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700908439845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700908439860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 19:33:59 2023 " "Processing started: Sat Nov 25 19:33:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700908439860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908439860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908439860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700908440948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700908440948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_8bit " "Found entity 1: mux2_8bit" {  } { { "mux2_8bit.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/mux2_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32bit " "Found entity 1: mux2_32bit" {  } { { "mux2_32bit.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/mux2_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_32bit " "Found entity 1: mux3_32bit" {  } { { "mux3_32bit.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/mux3_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_addr " "Found entity 1: bus_addr" {  } { { "bus_addr.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus_addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_arbit " "Found entity 1: bus_arbit" {  } { { "bus_arbit.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus_arbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_2bit_r.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_2bit_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_2bit_r " "Found entity 1: dff_2bit_r" {  } { { "dff_2bit_r.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/dff_2bit_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bus " "Found entity 1: tb_bus" {  } { { "tb_bus.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/tb_bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700908457773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908457773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus " "Elaborating entity \"bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700908457877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_arbit bus_arbit:int_bus_arb " "Elaborating entity \"bus_arbit\" for hierarchy \"bus_arbit:int_bus_arb\"" {  } { { "bus.v" "int_bus_arb" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908457939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_addr bus_addr:ins_bus_addr " "Elaborating entity \"bus_addr\" for hierarchy \"bus_addr:ins_bus_addr\"" {  } { { "bus.v" "ins_bus_addr" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908457959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ins_mux2 " "Elaborating entity \"mux2\" for hierarchy \"mux2:ins_mux2\"" {  } { { "bus.v" "ins_mux2" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908457979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_8bit mux2_8bit:ins_mux2_8 " "Elaborating entity \"mux2_8bit\" for hierarchy \"mux2_8bit:ins_mux2_8\"" {  } { { "bus.v" "ins_mux2_8" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908457998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32bit mux2_32bit:ins_mux2_32 " "Elaborating entity \"mux2_32bit\" for hierarchy \"mux2_32bit:ins_mux2_32\"" {  } { { "bus.v" "ins_mux2_32" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908458022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_2bit_r dff_2bit_r:ins_dff_2 " "Elaborating entity \"dff_2bit_r\" for hierarchy \"dff_2bit_r:ins_dff_2\"" {  } { { "bus.v" "ins_dff_2" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908458047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_32bit mux3_32bit:ins_mux3_32 " "Elaborating entity \"mux3_32bit\" for hierarchy \"mux3_32bit:ins_mux3_32\"" {  } { { "bus.v" "ins_mux3_32" { Text "C:/intelFPGA_lite/18.1/Assignment10-1/bus.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908458090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700908459173 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700908459981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700908459981 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "150 " "Implemented 150 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700908460266 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700908460266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700908460266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700908460266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700908460289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 19:34:20 2023 " "Processing ended: Sat Nov 25 19:34:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700908460289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700908460289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700908460289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700908460289 ""}
