// Seed: 1702419055
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6,
    output tri id_7,
    output wand id_8,
    output supply0 id_9,
    output supply0 id_10,
    output wand id_11,
    output tri1 id_12,
    input supply1 id_13,
    input wire id_14,
    output tri1 id_15,
    input tri id_16,
    input supply0 id_17,
    output wand id_18,
    input tri1 id_19
);
  wire id_21;
  ;
  assign id_3 = id_19 ? ~id_17 : id_5;
  logic id_22, id_23;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_21,
      id_21,
      id_21,
      id_23
  );
  wire id_24;
  ;
endmodule
