SCLK_FREQ_SETTING_STEP_0_PART1,VAR_0
STEP_0_SPLL_POST_DIV,FUNC_0
STEP_0_SPLL_POST_DIV_MASK,VAR_1
WREG32_P,FUNC_1
r600_engine_clock_entry_set_post_divider,FUNC_2
rdev,VAR_2
index,VAR_3
divider,VAR_4
