{
  "comments": [
    {
      "key": {
        "uuid": "c7166c68_6ee0cea0",
        "filename": "docs/report/introduction/physical_testbeds.rst",
        "patchSetId": 1
      },
      "lineNbr": 190,
      "author": {
        "id": 1263
      },
      "writtenOn": "2019-03-14T16:04:30Z",
      "side": 1,
      "message": "The skylake part is missing the server name, the denverton part is missing the processor name.",
      "range": {
        "startLine": 190,
        "startChar": 11,
        "endLine": 190,
        "endChar": 12
      },
      "revId": "b255b932218c15f2d63d7ae7bddbbd3acd00229b",
      "serverId": "6d2eb258-4fe2-443e-8a38-ca81da23d4c2",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "2c02bbc2_53915e58",
        "filename": "docs/report/vpp_performance_tests/csit_release_notes.rst",
        "patchSetId": 1
      },
      "lineNbr": 43,
      "author": {
        "id": 1263
      },
      "writtenOn": "2019-03-14T16:04:30Z",
      "side": 1,
      "message": "2n, throughout the whole paragraph.",
      "range": {
        "startLine": 43,
        "startChar": 7,
        "endLine": 43,
        "endChar": 9
      },
      "revId": "b255b932218c15f2d63d7ae7bddbbd3acd00229b",
      "serverId": "6d2eb258-4fe2-443e-8a38-ca81da23d4c2",
      "unresolved": false
    }
  ]
}