# **APB\_Based\_GPIO\_Core**

A Verilog-based GPIO IP core interfaced with the **AMBA 3 APB protocol**. This project includes RTL modules, testbenches, and waveform verification for register-level GPIO design and control.

## **ğŸ“– Overview**

This project implements a **General Purpose Input/Output (GPIO) core** using **Verilog HDL** and connects it to the system bus using the **AMBA 3 APB (Advanced Peripheral Bus)** protocol. It simulates a realistic digital peripheral, showcasing both RTL-level implementation and functional verification.

## **ğŸ”§ Features**

* âœ… Modular RTL design using Verilog
* âœ… APB 3.0 compliant slave interface
* âœ… Register-mapped I/O control
* âœ… External clock sampling and interrupt generation
* âœ… Aux signal routing to GPIO output
* âœ… Fully testbenched and simulated in ModelSim
* âœ… Synthesizable design using Quartus Prime

## **ğŸ“ Project Structure**
```
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ GPIO_top.v
â”‚   â”œâ”€â”€ gpio_register.v
â”‚   â”œâ”€â”€ aux_interface.v
â”‚   â”œâ”€â”€ apb_slave_interface.v
â”‚   â””â”€â”€ io_interface.v

â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ tb_GPIO_top.v
â”‚   â”œâ”€â”€ tb_gpio_register.v
â”‚   â”œâ”€â”€ tb_aux_interface.v
â”‚   â”œâ”€â”€ tb_apb_slave_interface.v
â”‚   â””â”€â”€ tb_io_interface.v

â”œâ”€â”€ waveforms/
â”‚   â””â”€â”€ [Waveform screenshots]

â”œâ”€â”€ reference/
â”‚   â””â”€â”€ [Block diagrams, synthesis images]

â”œâ”€â”€ README.md
```

## **ğŸ›  Tools Used**

* **ModelSim** â€“ Simulation and waveform viewing
* **Quartus Prime** â€“ RTL Synthesis
* **Verilog HDL** â€“ Hardware description and testbench creation

## **âœ… How to Run (Simulation)**

1. Open ModelSim or any Verilog simulator.
2. Compile all RTL and TB files.
3. Run `tb_GPIO_top.v` (or any individual block testbench).
4. View output waveforms and verify GPIO operation.
