
*** Running vivado
    with args -log uniform_dist.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source uniform_dist.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source uniform_dist.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1339.371 ; gain = 33.840 ; free physical = 114388 ; free virtual = 133111
Command: link_design -top uniform_dist -part xcku5p-ffvb676-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.176 ; gain = 0.000 ; free physical = 113349 ; free virtual = 132072
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'uniform_dist' is not ideal for floorplanning, since the cellview 'uniform_dist' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.797 ; gain = 0.000 ; free physical = 113318 ; free virtual = 132042
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 205 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 26 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 179 instances

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2463.832 ; gain = 1124.461 ; free physical = 113318 ; free virtual = 132042
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2549.641 ; gain = 85.809 ; free physical = 113294 ; free virtual = 132019

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 111c842a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2896.809 ; gain = 347.168 ; free physical = 113098 ; free virtual = 131823

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 111c842a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131524

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 111c842a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131524
Phase 1 Initialization | Checksum: 111c842a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131524

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 111c842a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 111c842a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525
Phase 2 Timer Update And Timing Data Collection | Checksum: 111c842a5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 225 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c0145517

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525
Retarget | Checksum: 1c0145517
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: fc39700c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525
Constant propagation | Checksum: fc39700c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1aa9dccd7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3195.613 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525
Sweep | Checksum: 1aa9dccd7
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1aa9dccd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3227.629 ; gain = 32.016 ; free physical = 112799 ; free virtual = 131525
BUFG optimization | Checksum: 1aa9dccd7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1aa9dccd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3227.629 ; gain = 32.016 ; free physical = 112799 ; free virtual = 131525
Shift Register Optimization | Checksum: 1aa9dccd7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1aa9dccd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3227.629 ; gain = 32.016 ; free physical = 112799 ; free virtual = 131525
Post Processing Netlist | Checksum: 1aa9dccd7
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1608dc527

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3227.629 ; gain = 32.016 ; free physical = 112799 ; free virtual = 131525

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.629 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1608dc527

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3227.629 ; gain = 32.016 ; free physical = 112799 ; free virtual = 131525
Phase 9 Finalization | Checksum: 1608dc527

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3227.629 ; gain = 32.016 ; free physical = 112799 ; free virtual = 131525
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1608dc527

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3227.629 ; gain = 32.016 ; free physical = 112799 ; free virtual = 131525
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.629 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1608dc527

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3227.629 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1608dc527

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.629 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.629 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525
Ending Netlist Obfuscation Task | Checksum: 1608dc527

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3227.629 ; gain = 0.000 ; free physical = 112799 ; free virtual = 131525
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3227.629 ; gain = 763.797 ; free physical = 112799 ; free virtual = 131525
INFO: [runtcl-4] Executing : report_drc -file uniform_dist_drc_opted.rpt -pb uniform_dist_drc_opted.pb -rpx uniform_dist_drc_opted.rpx
Command: report_drc -file uniform_dist_drc_opted.rpt -pb uniform_dist_drc_opted.pb -rpx uniform_dist_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/uniform_dist_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3332.988 ; gain = 0.000 ; free physical = 112632 ; free virtual = 131359
INFO: [Common 17-1381] The checkpoint '/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/impl_1/uniform_dist_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.988 ; gain = 0.000 ; free physical = 112602 ; free virtual = 131329
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e6ef6877

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3332.988 ; gain = 0.000 ; free physical = 112602 ; free virtual = 131329
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.988 ; gain = 0.000 ; free physical = 112602 ; free virtual = 131329

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d33c680

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 4235.941 ; gain = 902.953 ; free physical = 111594 ; free virtual = 130458

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a235133a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4274.984 ; gain = 941.996 ; free physical = 111594 ; free virtual = 130460

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a235133a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4274.984 ; gain = 941.996 ; free physical = 111594 ; free virtual = 130460
Phase 1 Placer Initialization | Checksum: 1a235133a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 4274.984 ; gain = 941.996 ; free physical = 111593 ; free virtual = 130459

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 214b0565c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4274.984 ; gain = 941.996 ; free physical = 111614 ; free virtual = 130480

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 214b0565c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 4274.984 ; gain = 941.996 ; free physical = 111614 ; free virtual = 130480

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 214b0565c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4584.969 ; gain = 1251.980 ; free physical = 110743 ; free virtual = 130037

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16f834e8c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4616.984 ; gain = 1283.996 ; free physical = 110743 ; free virtual = 130037

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16f834e8c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4616.984 ; gain = 1283.996 ; free physical = 110743 ; free virtual = 130037
Phase 2.1.1 Partition Driven Placement | Checksum: 16f834e8c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4616.984 ; gain = 1283.996 ; free physical = 110743 ; free virtual = 130037
Phase 2.1 Floorplanning | Checksum: 16f834e8c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4616.984 ; gain = 1283.996 ; free physical = 110743 ; free virtual = 130037

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16f834e8c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4616.984 ; gain = 1283.996 ; free physical = 110743 ; free virtual = 130037

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16f834e8c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4616.984 ; gain = 1283.996 ; free physical = 110743 ; free virtual = 130037

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22029687a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 4678.012 ; gain = 1345.023 ; free physical = 110743 ; free virtual = 130038

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 47 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net mu_reg[21]. Net driver mu_reg_reg[21] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[28]. Net driver mu_reg_reg[28] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[29]. Net driver mu_reg_reg[29] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[20]. Net driver mu_reg_reg[20] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[22]. Net driver mu_reg_reg[22] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[30]. Net driver mu_reg_reg[30] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[27]. Net driver mu_reg_reg[27] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[24]. Net driver mu_reg_reg[24] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[19]. Net driver mu_reg_reg[19] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[32]. Net driver mu_reg_reg[32] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[26]. Net driver mu_reg_reg[26] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[18]. Net driver mu_reg_reg[18] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[33]. Net driver mu_reg_reg[33] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[17]. Net driver mu_reg_reg[17] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[25]. Net driver mu_reg_reg[25] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[23]. Net driver mu_reg_reg[23] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[31]. Net driver mu_reg_reg[31] was replaced.
INFO: [Physopt 32-81] Processed net x_reg[47]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[39]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[46]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[38]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[36]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[37]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[45]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[42]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[43]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[35]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[44]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[34]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net x_reg[50]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net mu_reg[34]. Net driver mu_reg_reg[34] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[49]. Net driver mu_reg_reg[49] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[46]. Net driver mu_reg_reg[46] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[50]. Net driver mu_reg_reg[50] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[43]. Net driver mu_reg_reg[43] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[42]. Net driver mu_reg_reg[42] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[41]. Net driver mu_reg_reg[41] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[44]. Net driver mu_reg_reg[44] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[47]. Net driver mu_reg_reg[47] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[48]. Net driver mu_reg_reg[48] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[40]. Net driver mu_reg_reg[40] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[45]. Net driver mu_reg_reg[45] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[37]. Net driver mu_reg_reg[37] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[38]. Net driver mu_reg_reg[38] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[36]. Net driver mu_reg_reg[36] was replaced.
INFO: [Physopt 32-601] Processed net mu_reg[39]. Net driver mu_reg_reg[39] was replaced.
INFO: [Physopt 32-232] Optimized 46 nets. Created 13 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 46 nets or cells. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4678.012 ; gain = 0.000 ; free physical = 110736 ; free virtual = 130032
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4678.012 ; gain = 0.000 ; free physical = 110736 ; free virtual = 130032

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |           13  |              0  |                    46  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |              0  |                    46  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 184fbb89b

Time (s): cpu = 00:01:11 ; elapsed = 00:00:37 . Memory (MB): peak = 4678.012 ; gain = 1345.023 ; free physical = 110736 ; free virtual = 130033
Phase 2.4 Global Placement Core | Checksum: 1834b6426

Time (s): cpu = 00:01:25 ; elapsed = 00:00:41 . Memory (MB): peak = 4678.012 ; gain = 1345.023 ; free physical = 110725 ; free virtual = 130022
Phase 2 Global Placement | Checksum: 1834b6426

Time (s): cpu = 00:01:25 ; elapsed = 00:00:41 . Memory (MB): peak = 4678.012 ; gain = 1345.023 ; free physical = 110725 ; free virtual = 130022

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 145439471

Time (s): cpu = 00:01:38 ; elapsed = 00:00:45 . Memory (MB): peak = 4678.012 ; gain = 1345.023 ; free physical = 110685 ; free virtual = 129982

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8d5978a7

Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 4678.012 ; gain = 1345.023 ; free physical = 110693 ; free virtual = 129989

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1608686a7

Time (s): cpu = 00:01:57 ; elapsed = 00:00:51 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110706 ; free virtual = 130003

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: badf7b18

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110706 ; free virtual = 130003
Phase 3.3.2 Slice Area Swap | Checksum: badf7b18

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110705 ; free virtual = 130002
Phase 3.3 Small Shape DP | Checksum: 19e9a7f1f

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110704 ; free virtual = 130002

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 199cecb53

Time (s): cpu = 00:01:58 ; elapsed = 00:00:51 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110705 ; free virtual = 130002

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1cecf75e3

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110705 ; free virtual = 130002

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 155825378

Time (s): cpu = 00:02:05 ; elapsed = 00:00:55 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110687 ; free virtual = 129984
Phase 3 Detail Placement | Checksum: 155825378

Time (s): cpu = 00:02:05 ; elapsed = 00:00:55 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110687 ; free virtual = 129984

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13223288b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.312 | TNS=-396.608 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dabb7413

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4689.012 ; gain = 0.000 ; free physical = 110657 ; free virtual = 129954
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1dabb7413

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4689.012 ; gain = 0.000 ; free physical = 110657 ; free virtual = 129954
Phase 4.1.1.1 BUFG Insertion | Checksum: 13223288b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:03 . Memory (MB): peak = 4689.012 ; gain = 1356.023 ; free physical = 110657 ; free virtual = 129954

Phase 4.1.1.2 Post Placement Timing Optimization
