m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/simulation
vclk_div
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1679065713
!i10b 1
!s100 3<DJK1fgC<83aHeYS^FlB2
I`zBd5_m>C74VN]OmPjW<l2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 clk_div_v_unit
S1
R0
w1677253909
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v
L0 1
Z4 OW;L;10.5c;63
r1
!s85 0
31
Z5 !s108 1679065713.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v|
!s101 -O0
!i113 1
Z6 o-sv -work presynth -O0
Z7 !s92 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl -sv -work presynth -O0
Z8 tCvgOpt 0
vFIFO_INPUT_SAVE
R1
R2
!i10b 1
!s100 8S;[7j@;<eRF9c8K?YNf13
IU`NGb:0Cn1W]^CHR0feOD3
R3
!s105 FIFO_INPUT_SAVE_v_unit
S1
R0
w1678366256
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v|
!s101 -O0
!i113 1
R6
R7
R8
n@f@i@f@o_@i@n@p@u@t_@s@a@v@e
vFIFO_OUTPUT_SEND
R1
R2
!i10b 1
!s100 cU:[S_A_Jzm9Y?CCP78n`0
I?j^C]3QW[hhe9h>mckGC>3
R3
!s105 FIFO_OUTPUT_SEND_v_unit
S1
R0
w1678367206
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v
L0 5
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v|
!s101 -O0
!i113 1
R6
R7
R8
n@f@i@f@o_@o@u@t@p@u@t_@s@e@n@d
vmem_command
R1
DXx4 work 18 mem_command_v_unit 0 22 @2:h=iUf2MVenmb43iCKI2
R3
r1
!s85 0
31
!i10b 1
!s100 jo0E`4lTnOWh;LYFPN96U0
Ih;;<25@D17^iA9H@ml:`n2
!s105 mem_command_v_unit
S1
R0
Z9 w1679064018
Z10 8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v
Z11 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v
L0 6
R4
R5
Z12 !s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/command_vars.v|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v|
Z13 !s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v|
!s101 -O0
!i113 1
R6
R7
R8
Xmem_command_v_unit
R1
V@2:h=iUf2MVenmb43iCKI2
r1
!s85 0
31
!i10b 1
!s100 Y6Uo;RS4FSVh>T7QB7>X_1
I@2:h=iUf2MVenmb43iCKI2
!i103 1
S1
R0
R9
R10
R11
Z14 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/command_vars.v
L0 1
R4
R5
R12
R13
!s101 -O0
!i113 1
R6
R7
R8
vspi_master
R1
R2
!i10b 1
!s100 knzG5b3BNeTNB`8U01JXR1
IK@K8SzmLL86oVWb;M;Xn73
R3
!s105 spi_master_v_unit
S1
R0
w1677951166
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v
L0 35
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v|
!s101 -O0
!i113 1
R6
R7
R8
vSPI_Master_With_Single_CS
R1
R2
!i10b 1
!s100 RX[HN5Dik[H2dnT@cCMg21
IZJ:[zn^kUb^5:5Yh^?fIT1
R3
!s105 SPI_Master_With_Single_CS_v_unit
S1
R0
w1678059331
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v
L0 37
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v|
!s101 -O0
!i113 1
R6
R7
R8
n@s@p@i_@master_@with_@single_@c@s
vtb_top
R1
!s110 1679065714
!i10b 1
!s100 Xc[4ZV3neFfMJ_O]c`BEH1
ISYJI5e>GLP>1U>;FSDVl01
R3
Z15 !s105 tb_top_v_unit
S1
R0
w1679065700
Z16 8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v
Z17 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v
L0 3
R4
r1
!s85 0
31
!s108 1679065714.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v|
Z18 !s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v|
!s101 -O0
!i113 1
R6
Z19 !s92 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus -sv -work presynth -O0
R8
vtestbnch
R1
!s110 1678709347
!i10b 1
!s100 bLWQSh<gFm3gDN;C;GG952
I<>FAfj9=NLUTkjNUol:7c0
R3
!s105 testbnch_v_unit
S1
R0
Z20 w1678476920
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user/testbnch.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user/testbnch.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user/../../../../coreparameters.v
Z21 L0 24
R4
r1
!s85 0
31
!s108 1678709347.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user/../../../../coreparameters.v|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user/testbnch.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user/testbnch.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/test/user -sv -work presynth -O0
R8
vtop
R1
DXx4 work 10 top_v_unit 0 22 ]e:ckil1adWcj71H>cbcU1
R3
r1
!s85 0
31
!i10b 1
!s100 n478DROWN0ZcB==BBBb2=0
Iei2UgQUKXaEFX>o@;ECIL3
!s105 top_v_unit
S1
R0
Z22 w1679065465
Z23 8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v
Z24 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v
L0 4
R4
R5
Z25 !s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/command_vars.v|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v|
Z26 !s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v|
!s101 -O0
!i113 1
R6
R7
R8
vtop_test
R1
!s110 1678215704
!i10b 1
!s100 Sa`NnC2@L`ZeElj3OFcIo2
I@4KbM6iUc>@:lZ@U`jBcd2
R3
R15
S1
R0
w1678183878
R16
R17
L0 3
R4
r1
!s85 0
31
!s108 1678215704.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v|
R18
!s101 -O0
!i113 1
R6
R19
R8
Xtop_v_unit
R1
V]e:ckil1adWcj71H>cbcU1
r1
!s85 0
31
!i10b 1
!s100 bI^G7LBKEBhIhz=5k=LnH0
I]e:ckil1adWcj71H>cbcU1
!i103 1
S1
R0
R22
R23
R24
R14
L0 1
R4
R5
R25
R26
!s101 -O0
!i113 1
R6
R7
R8
vUART_CORE
R1
R2
!i10b 1
!s100 jW5Mz8bQnMcb1a9P5<Skh2
I:E`9Y9jhg4T4QZa:XOEDb3
R3
!s105 UART_CORE_v_unit
S1
R0
w1678793517
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v
L0 9
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v|
!s101 -O0
!i113 1
R6
R7
R8
n@u@a@r@t_@c@o@r@e
vUART_CORE_UART_CORE_0_Clock_gen
R1
R2
!i10b 1
!s100 X@b16YAR_Q61[7kQ5Jmk73
I>WRB6Y_^>0G@e:;M[]@hL0
R3
!s105 Clock_gen_v_unit
S1
R0
R20
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Clock_gen.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Clock_gen.v
L0 38
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Clock_gen.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Clock_gen.v|
!s101 -O0
!i113 1
R6
R7
R8
n@u@a@r@t_@c@o@r@e_@u@a@r@t_@c@o@r@e_0_@clock_gen
vUART_CORE_UART_CORE_0_COREUART
R1
R2
!i10b 1
!s100 :W3@XGL7BkM23Nn?H^@]21
IbU^f@AR06a9:VOPSI_d0D3
R3
!s105 CoreUART_v_unit
S1
R0
R20
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/CoreUART.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/CoreUART.v
Z27 L0 31
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/CoreUART.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/CoreUART.v|
!s101 -O0
!i113 1
R6
R7
R8
n@u@a@r@t_@c@o@r@e_@u@a@r@t_@c@o@r@e_0_@c@o@r@e@u@a@r@t
vUART_CORE_UART_CORE_0_fifo_256x8
R1
R2
!i10b 1
!s100 jl2c[bd1zc71ZfN^M[8=^1
I616PC9GSeKVg<YcmDeN:J0
R3
Z28 !s105 fifo_256x8_igloo_v_unit
S1
R0
R20
Z29 8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/fifo_256x8_igloo.v
Z30 FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/fifo_256x8_igloo.v
L0 32
R4
r1
!s85 0
31
R5
Z31 !s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/fifo_256x8_igloo.v|
Z32 !s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/fifo_256x8_igloo.v|
!s101 -O0
!i113 1
R6
R7
R8
n@u@a@r@t_@c@o@r@e_@u@a@r@t_@c@o@r@e_0_fifo_256x8
vUART_CORE_UART_CORE_0_fifo_256x8_pa3
R1
R2
!i10b 1
!s100 k3SSP6hW0agRi0RKIzB7O0
IRCzkm3JVTe_[7fgQER>lQ3
R3
R28
S1
R0
R20
R29
R30
L0 61
R4
r1
!s85 0
31
R5
R31
R32
!s101 -O0
!i113 1
R6
R7
R8
n@u@a@r@t_@c@o@r@e_@u@a@r@t_@c@o@r@e_0_fifo_256x8_pa3
vUART_CORE_UART_CORE_0_Rx_async
R1
R2
!i10b 1
!s100 ]J`bCCA8k4g=b7UB;eE510
IYfh5lBSRUPcMVIl3gP[1Q2
R3
!s105 Rx_async_v_unit
S1
R0
R20
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Rx_async.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Rx_async.v
L0 30
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Rx_async.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Rx_async.v|
!s101 -O0
!i113 1
R6
R7
R8
n@u@a@r@t_@c@o@r@e_@u@a@r@t_@c@o@r@e_0_@rx_async
vUART_CORE_UART_CORE_0_Tx_async
R1
R2
!i10b 1
!s100 oROa`@TiYI`z>lLO02l@g2
Iog_E?Shd:H6>;iFl5CVP81
R3
!s105 Tx_async_v_unit
S1
R0
R20
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Tx_async.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Tx_async.v
R27
R4
r1
!s85 0
31
R5
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Tx_async.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Tx_async.v|
!s101 -O0
!i113 1
R6
R7
R8
n@u@a@r@t_@c@o@r@e_@u@a@r@t_@c@o@r@e_0_@tx_async
vuart_tb
R1
!s110 1678730327
!i10b 1
!s100 TNGICEiCchcS0AG:o0YTV0
IMAdlKRYL?hh0jF5@ed=`f2
R3
!s105 uart_tb_v_unit
S1
R0
w1678730312
8C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/uart_tb.v
FC:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/uart_tb.v
R21
R4
r1
!s85 0
31
!s108 1678730327.000000
!s107 C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/uart_tb.v|
!s90 -reportprogress|300|+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus|-sv|-work|presynth|C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/uart_tb.v|
!s101 -O0
!i113 1
R6
!s92 +incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus -sv -work presynth -O0
R8
