// Seed: 595734676
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    output wor  id_2
);
  assign id_2 = 1;
  wire id_4;
  logic [7:0] id_5;
  assign id_4 = id_5[-1];
  wire id_6;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd73
) (
    input supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input tri0 id_6
    , id_10,
    input tri0 _id_7,
    input wire id_8
);
  logic id_11;
  wire [id_7  +  -1  -  1 : 1  ?  -1 : 1] id_12;
  assign id_11 = -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1
  );
  logic id_13;
  ;
endmodule
