--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml tcam.twx tcam.ncd -o tcam.twr tcam.pcf

Design file:              tcam.ncd
Physical constraint file: tcam.pcf
Device,package,speed:     xc3sd3400a,fg676,-4 (PRODUCTION 1.34 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock w_r_bar
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    6.661(R)|   -1.380(R)|w_r_bar_IBUF      |   0.000|
data<1>     |    8.130(R)|   -1.503(R)|w_r_bar_IBUF      |   0.000|
data_x<0>   |    6.530(R)|   -1.209(R)|w_r_bar_IBUF      |   0.000|
data_x<1>   |    7.732(R)|   -1.920(R)|w_r_bar_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock write_address<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |   -0.227(R)|    1.617(R)|mem_0_not0001     |   0.000|
            |   -0.813(F)|    2.586(F)|mem_1_cmp_eq0000  |   0.000|
            |    0.578(F)|    0.965(F)|mem_2_cmp_eq0000  |   0.000|
            |   -0.059(F)|    2.045(F)|mem_3_cmp_eq0000  |   0.000|
data<1>     |    0.194(R)|    1.281(R)|mem_0_not0001     |   0.000|
            |    0.798(F)|    1.298(F)|mem_1_cmp_eq0000  |   0.000|
            |   -0.607(F)|    1.914(F)|mem_2_cmp_eq0000  |   0.000|
            |    0.284(F)|    1.771(F)|mem_3_cmp_eq0000  |   0.000|
data_x<0>   |   -0.094(R)|    1.536(R)|mem_0_not0001     |   0.000|
            |   -0.875(F)|    2.679(F)|mem_1_cmp_eq0000  |   0.000|
            |    0.373(F)|    1.127(F)|mem_2_cmp_eq0000  |   0.000|
            |   -1.085(F)|    2.806(F)|mem_3_cmp_eq0000  |   0.000|
data_x<1>   |   -0.484(R)|    1.848(R)|mem_0_not0001     |   0.000|
            |   -0.460(F)|    2.347(F)|mem_1_cmp_eq0000  |   0.000|
            |    0.333(F)|    1.160(F)|mem_2_cmp_eq0000  |   0.000|
            |   -0.591(F)|    2.411(F)|mem_3_cmp_eq0000  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock write_address<1>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |   -0.560(R)|    2.033(R)|mem_0_not0001     |   0.000|
            |   -0.658(F)|    2.392(F)|mem_1_cmp_eq0000  |   0.000|
            |    0.270(F)|    1.350(F)|mem_2_cmp_eq0000  |   0.000|
            |    0.081(F)|    1.870(F)|mem_3_cmp_eq0000  |   0.000|
data<1>     |   -0.139(R)|    1.697(R)|mem_0_not0001     |   0.000|
            |    0.953(F)|    1.104(F)|mem_1_cmp_eq0000  |   0.000|
            |   -0.915(F)|    2.299(F)|mem_2_cmp_eq0000  |   0.000|
            |    0.424(F)|    1.596(F)|mem_3_cmp_eq0000  |   0.000|
data_x<0>   |   -0.427(R)|    1.952(R)|mem_0_not0001     |   0.000|
            |   -0.720(F)|    2.485(F)|mem_1_cmp_eq0000  |   0.000|
            |    0.065(F)|    1.512(F)|mem_2_cmp_eq0000  |   0.000|
            |   -0.945(F)|    2.631(F)|mem_3_cmp_eq0000  |   0.000|
data_x<1>   |   -0.817(R)|    2.264(R)|mem_0_not0001     |   0.000|
            |   -0.305(F)|    2.153(F)|mem_1_cmp_eq0000  |   0.000|
            |    0.025(F)|    1.545(F)|mem_2_cmp_eq0000  |   0.000|
            |   -0.451(F)|    2.236(F)|mem_3_cmp_eq0000  |   0.000|
------------+------------+------------+------------------+--------+

Clock w_r_bar to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
address<0>  |    6.825(R)|w_r_bar_IBUF      |   0.000|
address<1>  |    6.824(R)|w_r_bar_IBUF      |   0.000|
match_flag  |    6.825(R)|w_r_bar_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock w_r_bar
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
write_address<0>|    7.282|   11.004|         |         |
write_address<1>|    7.282|   11.004|         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock write_address<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
w_r_bar        |    1.679|    1.679|    1.977|    1.977|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock write_address<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
w_r_bar        |    1.346|    1.346|    1.669|    1.669|
---------------+---------+---------+---------+---------+


Analysis completed Tue Jun 08 01:48:24 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4628 MB



