#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr  2 09:50:42 2019
# Process ID: 39568
# Current directory: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34628 C:\Users\David\Desktop\BIKE KeyGen\KeyGen-2\KeyGen.xpr
# Log file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/vivado.log
# Journal file: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 910.789 ; gain = 165.664
export_ip_user_files -of_objects  [get_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_1_top.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_1_top.v}}
add_files -norecurse {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v}}
add_files -norecurse {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top_tb.v}}
reset_run synth_6
set_property top BIKE_2_top [current_fileset]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: BIKE_2_top
ERROR: [Synth 8-2715] syntax error near reg [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:45]
INFO: [Synth 8-2350] module core_ctrl ignored due to previous errors [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
Failed to read verilog 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: BIKE_2_top
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.848 ; gain = 14.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_g_stub.v:6]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:95]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:96]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.465 ; gain = 60.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.465 ; gain = 60.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.465 ; gain = 60.156
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'f'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1469.340 ; gain = 370.031
26 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1469.340 ; gain = 370.258
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:41:32 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:41:33 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:41:33 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module fifo_rng
# -- Compiling module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Compiling module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:41:34 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 32
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:41:33 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module fifo_rng
# -- Compiling module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Compiling module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:41:34 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v" \
# "../../../../src/core_ctrl.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1477.984 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1477.984 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_1_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_1_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:06 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:44:06 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:06 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:44:07 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_1_top_tb_compile.do line 32
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:06 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:44:07 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v" \
# "../../../../src/core_ctrl.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1495.340 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1495.340 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top BIKE_2_top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:38 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:44:38 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:38 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:44:38 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_2_top_tb_compile.do line 32
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:44:38 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:44:38 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v" \
# "../../../../src/core_ctrl.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1495.340 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 1495.340 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_ip_catalog
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:46:02 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 10:46:02 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:46:02 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Compiling module fifo_rng
# -- Compiling module core_ctrl
# -- Compiling module g_ctrl
# -- Compiling module hw_sum
# -- Compiling module prng_lcg
# -- Compiling module prng_lcg_tb
# -- Compiling module h_ctrl
# -- Compiling module mul_ctrl
# -- Compiling module mem_g
# -- Compiling module mem_h
# -- Compiling module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:46:02 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_2_top_tb_compile.do line 32
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 10:46:02 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v ../../../../src/BIKE_1_top_tb.v 
# -- Compiling module fifo_rng
# -- Compiling module core_ctrl
# -- Compiling module g_ctrl
# -- Compiling module hw_sum
# -- Compiling module prng_lcg
# -- Compiling module prng_lcg_tb
# -- Compiling module h_ctrl
# -- Compiling module mul_ctrl
# -- Compiling module mem_g
# -- Compiling module mem_h
# -- Compiling module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: (vlog-7) Failed to open design unit file "../../../../src/BIKE_1_top_tb.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:46:02 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v" \
# "../../../../src/core_ctrl.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:05:10 . Memory (MB): peak = 1537.227 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:05:11 . Memory (MB): peak = 1537.227 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs synth_6 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.xci' is already up-to-date
[Tue Apr  2 10:51:34 2019] Launched synth_6...
Run output will be captured here: C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.runs/synth_6/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1541.332 ; gain = 4.105
set_property target_simulator XSim [current_project]
update_ip_catalog
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BIKE_2_top_tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: ../../../../src/BIKE_1_top_tb.v
"xvhdl --incr --relax -prj BIKE_2_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_64bit
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_1_top_tb.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_1_top_tb.v}}
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BIKE_2_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/sim/fifo_rng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rng
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_ctrl
INFO: [VRFC 10-311] analyzing module hw_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/prng_lcg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prng_lcg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/prng_lcg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prng_lcg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/sim/mem_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/sim/mem_h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_h
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIKE_2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BIKE_2_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj BIKE_2_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9f200058ab864868a8f780b34f5fbe69 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L fifo_generator_v13_2_2 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot BIKE_2_top_tb_behav xil_defaultlib.BIKE_2_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.core_ctrl
Compiling module xil_defaultlib.h_ctrl
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling module xil_defaultlib.fifo_rng
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.mem_h
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="spa...
Compiling module xil_defaultlib.mem_g
Compiling module xil_defaultlib.BIKE_2_top
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,areg=0,a_inp...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.ccm [\ccm(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mul_64bit_arch of entity xil_defaultlib.mul_64bit [mul_64bit_default]
Compiling module xil_defaultlib.prng_lcg
Compiling module xil_defaultlib.BIKE_2_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BIKE_2_top_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/David/Desktop/BIKE -notrace
couldn't read file "C:/Users/David/Desktop/BIKE": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  2 11:01:12 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1543.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BIKE_2_top_tb_behav -key {Behavioral:sim_1:Functional:BIKE_2_top_tb} -tclbatch {BIKE_2_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source BIKE_2_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BIKE_2_top_tb.uut.h0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BIKE_2_top_tb.uut.h1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module BIKE_2_top_tb.uut.f.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BIKE_2_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 1559.973 ; gain = 16.773
set_property target_simulator ModelSim [current_project]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.973 ; gain = 0.000
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:02:23 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:02:24 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:02:24 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Skipping module BIKE_2_top_tb
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 11:02:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:02:24 on Apr 02,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:02:24 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=33108)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:01 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:35:01 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:01 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: ../../../../src/BIKE_2_top_tb.v(86): (vlog-2110) Illegal reference to net "rng_new_start".
# ** Error: ../../../../src/BIKE_2_top_tb.v(90): (vlog-2110) Illegal reference to net "rng_new_start".
# End time: 11:35:01 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_2_top_tb_compile.do line 31
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:01 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: ../../../../src/BIKE_2_top_tb.v(86): (vlog-2110) Illegal reference to net "rng_new_start".
# ** Error: ../../../../src/BIKE_2_top_tb.v(90): (vlog-2110) Illegal reference to net "rng_new_start".
# End time: 11:35:01 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v" \
# "../../../../src/core_ctrl.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1559.973 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1559.973 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:35 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:35:35 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:35 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: ../../../../src/BIKE_2_top_tb.v(86): (vlog-2110) Illegal reference to net "rng_new_start".
# ** Error: ../../../../src/BIKE_2_top_tb.v(90): (vlog-2110) Illegal reference to net "rng_new_start".
# End time: 11:35:35 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
# Error in macro ./BIKE_2_top_tb_compile.do line 31
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:35:35 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# ** Error: ../../../../src/BIKE_2_top_tb.v(86): (vlog-2110) Illegal reference to net "rng_new_start".
# ** Error: ../../../../src/BIKE_2_top_tb.v(90): (vlog-2110) Illegal reference to net "rng_new_start".
# End time: 11:35:35 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {F:\modelsim64_10.5\win64\vlog.EXE} -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl...."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "F:\\modelsim64_10.5\\win64\\vlog -64 -incr -work xil_defaultlib  \
# "../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v" \
# "../../../../src/core_ctrl.v" \
# "..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1559.973 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:20 . Memory (MB): peak = 1559.973 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:36:58 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:36:58 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:36:58 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Skipping module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 11:36:58 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:36:58 on Apr 02,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:36:58 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=19652)
launch_simulation -install_path F:/modelsim64_10.5/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'F:/modelsim64_10.5/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'F:/modelsim64_10.5/Xilinx_lib/64bit_vivado_lib/modelsim.ini' copied to run dir:'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'BIKE_2_top_tb' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-110] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-ModelSim-111] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Reading F:/modelsim64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {BIKE_2_top_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:46:13 on Apr 02,2019
# vcom -64 -93 -work xil_defaultlib ../../../../KeyGen.ip/mul_64bit/mul_64bit/sim/mul_64bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_64bit
# -- Compiling architecture mul_64bit_arch of mul_64bit
# End time: 11:46:13 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:46:13 on Apr 02,2019
# vlog -64 -incr -work xil_defaultlib ../../../../KeyGen.ip/fifo_rng/sim/fifo_rng.v ../../../../src/core_ctrl.v ../../../../src/g_ctrl.v ../../../../src/prng_lcg.v ../../../../src/prng_lcg_tb.v ../../../../src/h_ctrl.v ../../../../src/mul_ctrl.v ../../../../KeyGen.ip/mem_g/sim/mem_g.v ../../../../KeyGen.ip/mem_h/sim/mem_h.v ../../../../src/BIKE_2_top.v ../../../../src/BIKE_2_top_tb.v 
# -- Skipping module fifo_rng
# -- Skipping module core_ctrl
# -- Skipping module g_ctrl
# -- Skipping module hw_sum
# -- Skipping module prng_lcg
# -- Skipping module prng_lcg_tb
# -- Compiling module h_ctrl
# -- Skipping module mul_ctrl
# -- Skipping module mem_g
# -- Skipping module mem_h
# -- Skipping module BIKE_2_top
# -- Compiling module BIKE_2_top_tb
# 
# Top level modules:
# 	g_ctrl
# 	prng_lcg_tb
# 	mul_ctrl
# 	BIKE_2_top_tb
# End time: 11:46:14 on Apr 02,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 11:46:14 on Apr 02,2019
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:46:14 on Apr 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.sim/sim_1/behav/modelsim'
Program launched (PID=36560)
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in g_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/g_ctrl.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in h_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in mul_ctrl with formal parameter declaration list [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/mul_ctrl.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1578.777 ; gain = 18.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BIKE_2_top' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter G_ADDR_W bound to: 8 - type: integer 
	Parameter G_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'core_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
	Parameter INIT bound to: 3'b000 
	Parameter H0_GEN bound to: 3'b001 
	Parameter H1_GEN bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'core_ctrl' (1#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/core_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'h_ctrl' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:23]
	Parameter r bound to: 10163 - type: integer 
	Parameter RNG_DAT_W bound to: 64 - type: integer 
	Parameter H_ADDR_W bound to: 7 - type: integer 
	Parameter H_DAT_W bound to: 14 - type: integer 
	Parameter INIT bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter H_GEN bound to: 2'b10 
	Parameter H_CHK bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:80]
INFO: [Synth 8-226] default block is never used [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:117]
INFO: [Synth 8-6155] done synthesizing module 'h_ctrl' (2#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/h_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_rng' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rng' (3#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/fifo_rng_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_h' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_h' (4#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_h_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_g' [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_g' (5#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/.Xil/Vivado-38564-David-NTU-Desktop/realtime/mem_g_stub.v:6]
WARNING: [Synth 8-3848] Net f_dina in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
WARNING: [Synth 8-3848] Net f_web in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:95]
WARNING: [Synth 8-3848] Net f_addrb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:96]
WARNING: [Synth 8-3848] Net f_dinb in module/entity BIKE_2_top does not have driver. [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BIKE_2_top' (6#1) [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/src/BIKE_2_top.v:22]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[63]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[62]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[61]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[60]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[59]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[58]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[57]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[56]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[55]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[54]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[53]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[52]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[51]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[50]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[49]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[48]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[47]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[46]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[45]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[44]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[43]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[42]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[41]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[40]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[39]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[38]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[37]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[36]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[35]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[34]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[33]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[32]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[31]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[30]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[15]
WARNING: [Synth 8-3331] design h_ctrl has unconnected port fifo_rng_din[14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.277 ; gain = 57.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.277 ; gain = 57.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1617.277 ; gain = 57.305
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.dcp' for cell 'h0_rng'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_h/mem_h.dcp' for cell 'h0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/mem_g/mem_g.dcp' for cell 'f'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 65 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h0_rng/U0'
Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Finished Parsing XDC File [c:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.ip/fifo_rng/fifo_rng.xdc] for cell 'h1_rng/U0'
Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Finished Parsing XDC File [C:/Users/David/Desktop/BIKE KeyGen/KeyGen-2/KeyGen.srcs/constrs_1/new/user_constrains.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1633.355 ; gain = 73.383
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 13:54:12 2019...
