
ping_pong.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ea  00800100  000016dc  00001770  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000016dc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003f  008001ea  008001ea  0000185a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000185a  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000378  00000000  00000000  000018b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003d1e  00000000  00000000  00001c2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000154d  00000000  00000000  0000594c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001554  00000000  00000000  00006e99  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000009e8  00000000  00000000  000083f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a91  00000000  00000000  00008dd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002184  00000000  00000000  00009869  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000340  00000000  00000000  0000b9ed  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b4 01 	jmp	0x368	; 0x368 <__ctors_end>
       4:	0c 94 09 02 	jmp	0x412	; 0x412 <__vector_1>
       8:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
       c:	0c 94 e7 01 	jmp	0x3ce	; 0x3ce <__vector_3>
      10:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      14:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      18:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      1c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      20:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      24:	0c 94 4a 02 	jmp	0x494	; 0x494 <__vector_9>
      28:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      2c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      30:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      34:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      38:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      3c:	0c 94 2d 02 	jmp	0x45a	; 0x45a <__vector_15>
      40:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      44:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      48:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      4c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      50:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      54:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      58:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      5c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      60:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      64:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      68:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>
      6c:	0c 94 d1 01 	jmp	0x3a2	; 0x3a2 <__bad_interrupt>

00000070 <__trampolines_end>:
	...
      78:	00 06       	cpc	r0, r16
      7a:	5f 5f       	subi	r21, 0xFF	; 255
      7c:	06 00       	.word	0x0006	; ????
      7e:	00 00       	nop
      80:	00 07       	cpc	r16, r16
      82:	07 00       	.word	0x0007	; ????
      84:	07 07       	cpc	r16, r23
      86:	00 00       	nop
      88:	14 7f       	andi	r17, 0xF4	; 244
      8a:	7f 14       	cp	r7, r15
      8c:	7f 7f       	andi	r23, 0xFF	; 255
      8e:	14 00       	.word	0x0014	; ????
      90:	24 2e       	mov	r2, r20
      92:	6b 6b       	ori	r22, 0xBB	; 187
      94:	3a 12       	cpse	r3, r26
      96:	00 00       	nop
      98:	46 66       	ori	r20, 0x66	; 102
      9a:	30 18       	sub	r3, r0
      9c:	0c 66       	ori	r16, 0x6C	; 108
      9e:	62 00       	.word	0x0062	; ????
      a0:	30 7a       	andi	r19, 0xA0	; 160
      a2:	4f 5d       	subi	r20, 0xDF	; 223
      a4:	37 7a       	andi	r19, 0xA7	; 167
      a6:	48 00       	.word	0x0048	; ????
      a8:	04 07       	cpc	r16, r20
      aa:	03 00       	.word	0x0003	; ????
      ac:	00 00       	nop
      ae:	00 00       	nop
      b0:	00 1c       	adc	r0, r0
      b2:	3e 63       	ori	r19, 0x3E	; 62
      b4:	41 00       	.word	0x0041	; ????
      b6:	00 00       	nop
      b8:	00 41       	sbci	r16, 0x10	; 16
      ba:	63 3e       	cpi	r22, 0xE3	; 227
      bc:	1c 00       	.word	0x001c	; ????
      be:	00 00       	nop
      c0:	08 2a       	or	r0, r24
      c2:	3e 1c       	adc	r3, r14
      c4:	1c 3e       	cpi	r17, 0xEC	; 236
      c6:	2a 08       	sbc	r2, r10
      c8:	08 08       	sbc	r0, r8
      ca:	3e 3e       	cpi	r19, 0xEE	; 238
      cc:	08 08       	sbc	r0, r8
      ce:	00 00       	nop
      d0:	00 a0       	ldd	r0, Z+32	; 0x20
      d2:	e0 60       	ori	r30, 0x00	; 0
      d4:	00 00       	nop
      d6:	00 00       	nop
      d8:	08 08       	sbc	r0, r8
      da:	08 08       	sbc	r0, r8
      dc:	08 08       	sbc	r0, r8
      de:	00 00       	nop
      e0:	00 00       	nop
      e2:	60 60       	ori	r22, 0x00	; 0
      e4:	00 00       	nop
      e6:	00 00       	nop
      e8:	60 30       	cpi	r22, 0x00	; 0
      ea:	18 0c       	add	r1, r8
      ec:	06 03       	mulsu	r16, r22
      ee:	01 00       	.word	0x0001	; ????
      f0:	3e 7f       	andi	r19, 0xFE	; 254
      f2:	59 4d       	sbci	r21, 0xD9	; 217
      f4:	7f 3e       	cpi	r23, 0xEF	; 239
      f6:	00 00       	nop
      f8:	42 42       	sbci	r20, 0x22	; 34
      fa:	7f 7f       	andi	r23, 0xFF	; 255
      fc:	40 40       	sbci	r20, 0x00	; 0
      fe:	00 00       	nop
     100:	62 73       	andi	r22, 0x32	; 50
     102:	59 49       	sbci	r21, 0x99	; 153
     104:	6f 66       	ori	r22, 0x6F	; 111
     106:	00 00       	nop
     108:	22 63       	ori	r18, 0x32	; 50
     10a:	49 49       	sbci	r20, 0x99	; 153
     10c:	7f 36       	cpi	r23, 0x6F	; 111
     10e:	00 00       	nop
     110:	18 1c       	adc	r1, r8
     112:	16 13       	cpse	r17, r22
     114:	7f 7f       	andi	r23, 0xFF	; 255
     116:	10 00       	.word	0x0010	; ????
     118:	27 67       	ori	r18, 0x77	; 119
     11a:	45 45       	sbci	r20, 0x55	; 85
     11c:	7d 39       	cpi	r23, 0x9D	; 157
     11e:	00 00       	nop
     120:	3c 7e       	andi	r19, 0xEC	; 236
     122:	4b 49       	sbci	r20, 0x9B	; 155
     124:	79 30       	cpi	r23, 0x09	; 9
     126:	00 00       	nop
     128:	03 63       	ori	r16, 0x33	; 51
     12a:	71 19       	sub	r23, r1
     12c:	0f 07       	cpc	r16, r31
     12e:	00 00       	nop
     130:	36 7f       	andi	r19, 0xF6	; 246
     132:	49 49       	sbci	r20, 0x99	; 153
     134:	7f 36       	cpi	r23, 0x6F	; 111
     136:	00 00       	nop
     138:	06 4f       	sbci	r16, 0xF6	; 246
     13a:	49 69       	ori	r20, 0x99	; 153
     13c:	3f 1e       	adc	r3, r31
     13e:	00 00       	nop
     140:	00 00       	nop
     142:	6c 6c       	ori	r22, 0xCC	; 204
     144:	00 00       	nop
     146:	00 00       	nop
     148:	00 a0       	ldd	r0, Z+32	; 0x20
     14a:	ec 6c       	ori	r30, 0xCC	; 204
     14c:	00 00       	nop
     14e:	00 00       	nop
     150:	08 1c       	adc	r0, r8
     152:	36 63       	ori	r19, 0x36	; 54
     154:	41 00       	.word	0x0041	; ????
     156:	00 00       	nop
     158:	14 14       	cp	r1, r4
     15a:	14 14       	cp	r1, r4
     15c:	14 14       	cp	r1, r4
     15e:	00 00       	nop
     160:	00 41       	sbci	r16, 0x10	; 16
     162:	63 36       	cpi	r22, 0x63	; 99
     164:	1c 08       	sbc	r1, r12
     166:	00 00       	nop
     168:	02 03       	mulsu	r16, r18
     16a:	51 59       	subi	r21, 0x91	; 145
     16c:	0f 06       	cpc	r0, r31
     16e:	00 00       	nop
     170:	3e 7f       	andi	r19, 0xFE	; 254
     172:	41 5d       	subi	r20, 0xD1	; 209
     174:	5d 1f       	adc	r21, r29
     176:	1e 00       	.word	0x001e	; ????
     178:	7c 7e       	andi	r23, 0xEC	; 236
     17a:	13 13       	cpse	r17, r19
     17c:	7e 7c       	andi	r23, 0xCE	; 206
     17e:	00 00       	nop
     180:	41 7f       	andi	r20, 0xF1	; 241
     182:	7f 49       	sbci	r23, 0x9F	; 159
     184:	49 7f       	andi	r20, 0xF9	; 249
     186:	36 00       	.word	0x0036	; ????
     188:	1c 3e       	cpi	r17, 0xEC	; 236
     18a:	63 41       	sbci	r22, 0x13	; 19
     18c:	41 63       	ori	r20, 0x31	; 49
     18e:	22 00       	.word	0x0022	; ????
     190:	41 7f       	andi	r20, 0xF1	; 241
     192:	7f 41       	sbci	r23, 0x1F	; 31
     194:	63 7f       	andi	r22, 0xF3	; 243
     196:	1c 00       	.word	0x001c	; ????
     198:	41 7f       	andi	r20, 0xF1	; 241
     19a:	7f 49       	sbci	r23, 0x9F	; 159
     19c:	5d 41       	sbci	r21, 0x1D	; 29
     19e:	63 00       	.word	0x0063	; ????
     1a0:	41 7f       	andi	r20, 0xF1	; 241
     1a2:	7f 49       	sbci	r23, 0x9F	; 159
     1a4:	1d 01       	movw	r2, r26
     1a6:	03 00       	.word	0x0003	; ????
     1a8:	1c 3e       	cpi	r17, 0xEC	; 236
     1aa:	63 41       	sbci	r22, 0x13	; 19
     1ac:	51 73       	andi	r21, 0x31	; 49
     1ae:	72 00       	.word	0x0072	; ????
     1b0:	7f 7f       	andi	r23, 0xFF	; 255
     1b2:	08 08       	sbc	r0, r8
     1b4:	7f 7f       	andi	r23, 0xFF	; 255
     1b6:	00 00       	nop
     1b8:	00 41       	sbci	r16, 0x10	; 16
     1ba:	7f 7f       	andi	r23, 0xFF	; 255
     1bc:	41 00       	.word	0x0041	; ????
     1be:	00 00       	nop
     1c0:	30 70       	andi	r19, 0x00	; 0
     1c2:	40 41       	sbci	r20, 0x10	; 16
     1c4:	7f 3f       	cpi	r23, 0xFF	; 255
     1c6:	01 00       	.word	0x0001	; ????
     1c8:	41 7f       	andi	r20, 0xF1	; 241
     1ca:	7f 08       	sbc	r7, r15
     1cc:	1c 77       	andi	r17, 0x7C	; 124
     1ce:	63 00       	.word	0x0063	; ????
     1d0:	41 7f       	andi	r20, 0xF1	; 241
     1d2:	7f 41       	sbci	r23, 0x1F	; 31
     1d4:	40 60       	ori	r20, 0x00	; 0
     1d6:	70 00       	.word	0x0070	; ????
     1d8:	7f 7f       	andi	r23, 0xFF	; 255
     1da:	06 0c       	add	r0, r6
     1dc:	06 7f       	andi	r16, 0xF6	; 246
     1de:	7f 00       	.word	0x007f	; ????
     1e0:	7f 7f       	andi	r23, 0xFF	; 255
     1e2:	06 0c       	add	r0, r6
     1e4:	18 7f       	andi	r17, 0xF8	; 248
     1e6:	7f 00       	.word	0x007f	; ????
     1e8:	1c 3e       	cpi	r17, 0xEC	; 236
     1ea:	63 41       	sbci	r22, 0x13	; 19
     1ec:	63 3e       	cpi	r22, 0xE3	; 227
     1ee:	1c 00       	.word	0x001c	; ????
     1f0:	41 7f       	andi	r20, 0xF1	; 241
     1f2:	7f 49       	sbci	r23, 0x9F	; 159
     1f4:	09 0f       	add	r16, r25
     1f6:	06 00       	.word	0x0006	; ????
     1f8:	1e 3f       	cpi	r17, 0xFE	; 254
     1fa:	21 71       	andi	r18, 0x11	; 17
     1fc:	7f 5e       	subi	r23, 0xEF	; 239
     1fe:	00 00       	nop
     200:	41 7f       	andi	r20, 0xF1	; 241
     202:	7f 19       	sub	r23, r15
     204:	39 6f       	ori	r19, 0xF9	; 249
     206:	46 00       	.word	0x0046	; ????
     208:	26 67       	ori	r18, 0x76	; 118
     20a:	4d 59       	subi	r20, 0x9D	; 157
     20c:	7b 32       	cpi	r23, 0x2B	; 43
     20e:	00 00       	nop
     210:	03 41       	sbci	r16, 0x13	; 19
     212:	7f 7f       	andi	r23, 0xFF	; 255
     214:	41 03       	mulsu	r20, r17
     216:	00 00       	nop
     218:	7f 7f       	andi	r23, 0xFF	; 255
     21a:	40 40       	sbci	r20, 0x00	; 0
     21c:	7f 7f       	andi	r23, 0xFF	; 255
     21e:	00 00       	nop
     220:	1f 3f       	cpi	r17, 0xFF	; 255
     222:	60 60       	ori	r22, 0x00	; 0
     224:	3f 1f       	adc	r19, r31
     226:	00 00       	nop
     228:	7f 7f       	andi	r23, 0xFF	; 255
     22a:	30 18       	sub	r3, r0
     22c:	30 7f       	andi	r19, 0xF0	; 240
     22e:	7f 00       	.word	0x007f	; ????
     230:	63 77       	andi	r22, 0x73	; 115
     232:	1c 08       	sbc	r1, r12
     234:	1c 77       	andi	r17, 0x7C	; 124
     236:	63 00       	.word	0x0063	; ????
     238:	07 4f       	sbci	r16, 0xF7	; 247
     23a:	78 78       	andi	r23, 0x88	; 136
     23c:	4f 07       	cpc	r20, r31
     23e:	00 00       	nop
     240:	67 73       	andi	r22, 0x37	; 55
     242:	59 4d       	sbci	r21, 0xD9	; 217
     244:	47 63       	ori	r20, 0x37	; 55
     246:	71 00       	.word	0x0071	; ????
     248:	00 7f       	andi	r16, 0xF0	; 240
     24a:	7f 41       	sbci	r23, 0x1F	; 31
     24c:	41 00       	.word	0x0041	; ????
     24e:	00 00       	nop
     250:	01 03       	mulsu	r16, r17
     252:	06 0c       	add	r0, r6
     254:	18 30       	cpi	r17, 0x08	; 8
     256:	60 00       	.word	0x0060	; ????
     258:	00 41       	sbci	r16, 0x10	; 16
     25a:	41 7f       	andi	r20, 0xF1	; 241
     25c:	7f 00       	.word	0x007f	; ????
     25e:	00 00       	nop
     260:	08 0c       	add	r0, r8
     262:	06 03       	mulsu	r16, r22
     264:	06 0c       	add	r0, r6
     266:	08 00       	.word	0x0008	; ????
     268:	80 80       	ld	r8, Z
     26a:	80 80       	ld	r8, Z
     26c:	80 80       	ld	r8, Z
     26e:	80 80       	ld	r8, Z
     270:	00 00       	nop
     272:	03 07       	cpc	r16, r19
     274:	04 00       	.word	0x0004	; ????
     276:	00 00       	nop
     278:	20 74       	andi	r18, 0x40	; 64
     27a:	54 54       	subi	r21, 0x44	; 68
     27c:	3c 78       	andi	r19, 0x8C	; 140
     27e:	40 00       	.word	0x0040	; ????
     280:	41 3f       	cpi	r20, 0xF1	; 241
     282:	7f 44       	sbci	r23, 0x4F	; 79
     284:	44 7c       	andi	r20, 0xC4	; 196
     286:	38 00       	.word	0x0038	; ????
     288:	38 7c       	andi	r19, 0xC8	; 200
     28a:	44 44       	sbci	r20, 0x44	; 68
     28c:	6c 28       	or	r6, r12
     28e:	00 00       	nop
     290:	30 78       	andi	r19, 0x80	; 128
     292:	48 49       	sbci	r20, 0x98	; 152
     294:	3f 7f       	andi	r19, 0xFF	; 255
     296:	40 00       	.word	0x0040	; ????
     298:	38 7c       	andi	r19, 0xC8	; 200
     29a:	54 54       	subi	r21, 0x44	; 68
     29c:	5c 18       	sub	r5, r12
     29e:	00 00       	nop
     2a0:	48 7e       	andi	r20, 0xE8	; 232
     2a2:	7f 49       	sbci	r23, 0x9F	; 159
     2a4:	03 02       	muls	r16, r19
     2a6:	00 00       	nop
     2a8:	98 bc       	out	0x28, r9	; 40
     2aa:	a4 a4       	ldd	r10, Z+44	; 0x2c
     2ac:	f8 7c       	andi	r31, 0xC8	; 200
     2ae:	04 00       	.word	0x0004	; ????
     2b0:	41 7f       	andi	r20, 0xF1	; 241
     2b2:	7f 08       	sbc	r7, r15
     2b4:	04 7c       	andi	r16, 0xC4	; 196
     2b6:	78 00       	.word	0x0078	; ????
     2b8:	00 44       	sbci	r16, 0x40	; 64
     2ba:	7d 7d       	andi	r23, 0xDD	; 221
     2bc:	40 00       	.word	0x0040	; ????
     2be:	00 00       	nop
     2c0:	40 c4       	rjmp	.+2176   	; 0xb42 <ps2_poll+0x28>
     2c2:	84 fd       	sbrc	r24, 4
     2c4:	7d 00       	.word	0x007d	; ????
     2c6:	00 00       	nop
     2c8:	41 7f       	andi	r20, 0xF1	; 241
     2ca:	7f 10       	cpse	r7, r15
     2cc:	38 6c       	ori	r19, 0xC8	; 200
     2ce:	44 00       	.word	0x0044	; ????
     2d0:	00 41       	sbci	r16, 0x10	; 16
     2d2:	7f 7f       	andi	r23, 0xFF	; 255
     2d4:	40 00       	.word	0x0040	; ????
     2d6:	00 00       	nop
     2d8:	7c 7c       	andi	r23, 0xCC	; 204
     2da:	0c 18       	sub	r0, r12
     2dc:	0c 7c       	andi	r16, 0xCC	; 204
     2de:	78 00       	.word	0x0078	; ????
     2e0:	7c 7c       	andi	r23, 0xCC	; 204
     2e2:	04 04       	cpc	r0, r4
     2e4:	7c 78       	andi	r23, 0x8C	; 140
     2e6:	00 00       	nop
     2e8:	38 7c       	andi	r19, 0xC8	; 200
     2ea:	44 44       	sbci	r20, 0x44	; 68
     2ec:	7c 38       	cpi	r23, 0x8C	; 140
     2ee:	00 00       	nop
     2f0:	84 fc       	sbrc	r8, 4
     2f2:	f8 a4       	ldd	r15, Y+40	; 0x28
     2f4:	24 3c       	cpi	r18, 0xC4	; 196
     2f6:	18 00       	.word	0x0018	; ????
     2f8:	18 3c       	cpi	r17, 0xC8	; 200
     2fa:	24 a4       	ldd	r2, Z+44	; 0x2c
     2fc:	f8 fc       	.word	0xfcf8	; ????
     2fe:	84 00       	.word	0x0084	; ????
     300:	44 7c       	andi	r20, 0xC4	; 196
     302:	78 44       	sbci	r23, 0x48	; 72
     304:	1c 18       	sub	r1, r12
     306:	00 00       	nop
     308:	48 5c       	subi	r20, 0xC8	; 200
     30a:	54 54       	subi	r21, 0x44	; 68
     30c:	74 24       	eor	r7, r4
     30e:	00 00       	nop
     310:	00 04       	cpc	r0, r0
     312:	3e 7f       	andi	r19, 0xFE	; 254
     314:	44 24       	eor	r4, r4
     316:	00 00       	nop
     318:	3c 7c       	andi	r19, 0xCC	; 204
     31a:	40 40       	sbci	r20, 0x00	; 0
     31c:	3c 7c       	andi	r19, 0xCC	; 204
     31e:	40 00       	.word	0x0040	; ????
     320:	1c 3c       	cpi	r17, 0xCC	; 204
     322:	60 60       	ori	r22, 0x00	; 0
     324:	3c 1c       	adc	r3, r12
     326:	00 00       	nop
     328:	3c 7c       	andi	r19, 0xCC	; 204
     32a:	60 30       	cpi	r22, 0x00	; 0
     32c:	60 7c       	andi	r22, 0xC0	; 192
     32e:	3c 00       	.word	0x003c	; ????
     330:	44 6c       	ori	r20, 0xC4	; 196
     332:	38 10       	cpse	r3, r8
     334:	38 6c       	ori	r19, 0xC8	; 200
     336:	44 00       	.word	0x0044	; ????
     338:	9c bc       	out	0x2c, r9	; 44
     33a:	a0 a0       	ldd	r10, Z+32	; 0x20
     33c:	fc 7c       	andi	r31, 0xCC	; 204
     33e:	00 00       	nop
     340:	4c 64       	ori	r20, 0x4C	; 76
     342:	74 5c       	subi	r23, 0xC4	; 196
     344:	4c 64       	ori	r20, 0x4C	; 76
     346:	00 00       	nop
     348:	08 08       	sbc	r0, r8
     34a:	3e 77       	andi	r19, 0x7E	; 126
     34c:	41 41       	sbci	r20, 0x11	; 17
     34e:	00 00       	nop
     350:	00 00       	nop
     352:	00 77       	andi	r16, 0x70	; 112
     354:	77 00       	.word	0x0077	; ????
     356:	00 00       	nop
     358:	41 41       	sbci	r20, 0x11	; 17
     35a:	77 3e       	cpi	r23, 0xE7	; 231
     35c:	08 08       	sbc	r0, r8
     35e:	00 00       	nop
     360:	02 03       	mulsu	r16, r18
     362:	01 03       	mulsu	r16, r17
     364:	02 03       	mulsu	r16, r18
     366:	01 00       	.word	0x0001	; ????

00000368 <__ctors_end>:
     368:	11 24       	eor	r1, r1
     36a:	1f be       	out	0x3f, r1	; 63
     36c:	cf ef       	ldi	r28, 0xFF	; 255
     36e:	d4 e0       	ldi	r29, 0x04	; 4
     370:	de bf       	out	0x3e, r29	; 62
     372:	cd bf       	out	0x3d, r28	; 61

00000374 <__do_copy_data>:
     374:	11 e0       	ldi	r17, 0x01	; 1
     376:	a0 e0       	ldi	r26, 0x00	; 0
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	ec ed       	ldi	r30, 0xDC	; 220
     37c:	f6 e1       	ldi	r31, 0x16	; 22
     37e:	02 c0       	rjmp	.+4      	; 0x384 <__do_copy_data+0x10>
     380:	05 90       	lpm	r0, Z+
     382:	0d 92       	st	X+, r0
     384:	aa 3e       	cpi	r26, 0xEA	; 234
     386:	b1 07       	cpc	r27, r17
     388:	d9 f7       	brne	.-10     	; 0x380 <__do_copy_data+0xc>

0000038a <__do_clear_bss>:
     38a:	22 e0       	ldi	r18, 0x02	; 2
     38c:	aa ee       	ldi	r26, 0xEA	; 234
     38e:	b1 e0       	ldi	r27, 0x01	; 1
     390:	01 c0       	rjmp	.+2      	; 0x394 <.do_clear_bss_start>

00000392 <.do_clear_bss_loop>:
     392:	1d 92       	st	X+, r1

00000394 <.do_clear_bss_start>:
     394:	a9 32       	cpi	r26, 0x29	; 41
     396:	b2 07       	cpc	r27, r18
     398:	e1 f7       	brne	.-8      	; 0x392 <.do_clear_bss_loop>
     39a:	0e 94 c5 06 	call	0xd8a	; 0xd8a <main>
     39e:	0c 94 6c 0b 	jmp	0x16d8	; 0x16d8 <_exit>

000003a2 <__bad_interrupt>:
     3a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003a6 <ADC_init>:

volatile int ADC_ready;

int ADC_init(void) {
	// Interrupt on rising edge PE0
	EMCUCR |= (1<<ISC2);
     3a6:	86 b7       	in	r24, 0x36	; 54
     3a8:	81 60       	ori	r24, 0x01	; 1
     3aa:	86 bf       	out	0x36, r24	; 54

	// Enable interrupt on PE0
	GICR |= (1<<INT2);
     3ac:	8b b7       	in	r24, 0x3b	; 59
     3ae:	80 62       	ori	r24, 0x20	; 32
     3b0:	8b bf       	out	0x3b, r24	; 59
	
	// Button input
	clr_bit(DDRE, PE0);
     3b2:	30 98       	cbi	0x06, 0	; 6
	
	//Enable the external memory interface/4 bits address
	MCUCR |= (1<<SRE);
     3b4:	85 b7       	in	r24, 0x35	; 53
     3b6:	80 68       	ori	r24, 0x80	; 128
     3b8:	85 bf       	out	0x35, r24	; 53
	SFIOR |= (1<<XMM2);
     3ba:	80 b7       	in	r24, 0x30	; 48
     3bc:	80 62       	ori	r24, 0x20	; 32
     3be:	80 bf       	out	0x30, r24	; 48
	
	//Set the interrupt pin to input
	DDRE &= ~(1<<PINE0);
     3c0:	30 98       	cbi	0x06, 0	; 6

	//set button pins to input
	clr_bit(DDRB, DDB0);
     3c2:	b8 98       	cbi	0x17, 0	; 23
	clr_bit(DDRB, DDB1);
     3c4:	b9 98       	cbi	0x17, 1	; 23
	
	//set joystick button to input
	clr_bit(DDRB, DDB2);
     3c6:	ba 98       	cbi	0x17, 2	; 23
	return 0;
}
     3c8:	80 e0       	ldi	r24, 0x00	; 0
     3ca:	90 e0       	ldi	r25, 0x00	; 0
     3cc:	08 95       	ret

000003ce <__vector_3>:
	ADC_ready = 0; 
	return *adc;
}


ISR(INT2_vect){
     3ce:	1f 92       	push	r1
     3d0:	0f 92       	push	r0
     3d2:	0f b6       	in	r0, 0x3f	; 63
     3d4:	0f 92       	push	r0
     3d6:	11 24       	eor	r1, r1
     3d8:	8f 93       	push	r24
     3da:	9f 93       	push	r25
	ADC_ready = 1;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	90 93 f6 01 	sts	0x01F6, r25
     3e4:	80 93 f5 01 	sts	0x01F5, r24
	//wake up the CPU
}
     3e8:	9f 91       	pop	r25
     3ea:	8f 91       	pop	r24
     3ec:	0f 90       	pop	r0
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	0f 90       	pop	r0
     3f2:	1f 90       	pop	r1
     3f4:	18 95       	reti

000003f6 <CAN_int_vect>:
	return 0; 
}

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3f6:	40 e0       	ldi	r20, 0x00	; 0
     3f8:	61 e0       	ldi	r22, 0x01	; 1
     3fa:	8c e2       	ldi	r24, 0x2C	; 44
     3fc:	0e 94 b0 02 	call	0x560	; 0x560 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     400:	40 e0       	ldi	r20, 0x00	; 0
     402:	64 e0       	ldi	r22, 0x04	; 4
     404:	8c e2       	ldi	r24, 0x2C	; 44
     406:	0e 94 b0 02 	call	0x560	; 0x560 <MCP2515_bit_modify>
	rx_int_flag = 1;
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	80 93 ea 01 	sts	0x01EA, r24
     410:	08 95       	ret

00000412 <__vector_1>:
		
}



ISR(INT0_vect){
     412:	1f 92       	push	r1
     414:	0f 92       	push	r0
     416:	0f b6       	in	r0, 0x3f	; 63
     418:	0f 92       	push	r0
     41a:	11 24       	eor	r1, r1
     41c:	2f 93       	push	r18
     41e:	3f 93       	push	r19
     420:	4f 93       	push	r20
     422:	5f 93       	push	r21
     424:	6f 93       	push	r22
     426:	7f 93       	push	r23
     428:	8f 93       	push	r24
     42a:	9f 93       	push	r25
     42c:	af 93       	push	r26
     42e:	bf 93       	push	r27
     430:	ef 93       	push	r30
     432:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     434:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <CAN_int_vect>
}
     438:	ff 91       	pop	r31
     43a:	ef 91       	pop	r30
     43c:	bf 91       	pop	r27
     43e:	af 91       	pop	r26
     440:	9f 91       	pop	r25
     442:	8f 91       	pop	r24
     444:	7f 91       	pop	r23
     446:	6f 91       	pop	r22
     448:	5f 91       	pop	r21
     44a:	4f 91       	pop	r20
     44c:	3f 91       	pop	r19
     44e:	2f 91       	pop	r18
     450:	0f 90       	pop	r0
     452:	0f be       	out	0x3f, r0	; 63
     454:	0f 90       	pop	r0
     456:	1f 90       	pop	r1
     458:	18 95       	reti

0000045a <__vector_15>:
}*/




ISR(TIMER1_OVF_vect){
     45a:	1f 92       	push	r1
     45c:	0f 92       	push	r0
     45e:	0f b6       	in	r0, 0x3f	; 63
     460:	0f 92       	push	r0
     462:	11 24       	eor	r1, r1
     464:	8f 93       	push	r24
     466:	9f 93       	push	r25
	oled_flag = 1;
     468:	81 e0       	ldi	r24, 0x01	; 1
     46a:	90 e0       	ldi	r25, 0x00	; 0
     46c:	90 93 f4 01 	sts	0x01F4, r25
     470:	80 93 f3 01 	sts	0x01F3, r24
	score += 1;	
     474:	80 91 ed 01 	lds	r24, 0x01ED
     478:	90 91 ee 01 	lds	r25, 0x01EE
     47c:	01 96       	adiw	r24, 0x01	; 1
     47e:	90 93 ee 01 	sts	0x01EE, r25
     482:	80 93 ed 01 	sts	0x01ED, r24
}
     486:	9f 91       	pop	r25
     488:	8f 91       	pop	r24
     48a:	0f 90       	pop	r0
     48c:	0f be       	out	0x3f, r0	; 63
     48e:	0f 90       	pop	r0
     490:	1f 90       	pop	r1
     492:	18 95       	reti

00000494 <__vector_9>:

ISR(TIMER3_OVF_vect){
     494:	1f 92       	push	r1
     496:	0f 92       	push	r0
     498:	0f b6       	in	r0, 0x3f	; 63
     49a:	0f 92       	push	r0
     49c:	11 24       	eor	r1, r1
     49e:	8f 93       	push	r24
     4a0:	9f 93       	push	r25
	send_can_flag = 1;
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	90 e0       	ldi	r25, 0x00	; 0
     4a6:	90 93 ec 01 	sts	0x01EC, r25
     4aa:	80 93 eb 01 	sts	0x01EB, r24
	
}
     4ae:	9f 91       	pop	r25
     4b0:	8f 91       	pop	r24
     4b2:	0f 90       	pop	r0
     4b4:	0f be       	out	0x3f, r0	; 63
     4b6:	0f 90       	pop	r0
     4b8:	1f 90       	pop	r1
     4ba:	18 95       	reti

000004bc <EEPROM_read>:

unsigned char EEPROM_read(unsigned int uiAddress)
{	
	
	/* Wait for completion of previous write */
	while(EECR & (1<<EEWE));
     4bc:	e1 99       	sbic	0x1c, 1	; 28
     4be:	fe cf       	rjmp	.-4      	; 0x4bc <EEPROM_read>
	
	/* Set up address register */
	EEAR = uiAddress;
     4c0:	9f bb       	out	0x1f, r25	; 31
     4c2:	8e bb       	out	0x1e, r24	; 30
	/* Start eeprom read by writing EERE */
	EECR |= (1<<EERE);
     4c4:	e0 9a       	sbi	0x1c, 0	; 28
	/* Return data from data register */
	return EEDR;
     4c6:	8d b3       	in	r24, 0x1d	; 29
	 
}
     4c8:	08 95       	ret

000004ca <read_highscore_list>:
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     4ca:	af 92       	push	r10
     4cc:	bf 92       	push	r11
     4ce:	cf 92       	push	r12
     4d0:	df 92       	push	r13
     4d2:	ef 92       	push	r14
     4d4:	ff 92       	push	r15
     4d6:	0f 93       	push	r16
     4d8:	1f 93       	push	r17
     4da:	cf 93       	push	r28
     4dc:	df 93       	push	r29
     4de:	0f 2e       	mov	r0, r31
     4e0:	f0 e1       	ldi	r31, 0x10	; 16
     4e2:	cf 2e       	mov	r12, r31
     4e4:	f1 e0       	ldi	r31, 0x01	; 1
     4e6:	df 2e       	mov	r13, r31
     4e8:	f0 2d       	mov	r31, r0
     4ea:	00 e0       	ldi	r16, 0x00	; 0
     4ec:	10 e0       	ldi	r17, 0x00	; 0
     4ee:	a1 2c       	mov	r10, r1
     4f0:	b1 2c       	mov	r11, r1
     4f2:	18 c0       	rjmp	.+48     	; 0x524 <__stack+0x25>
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
     4f4:	f6 01       	movw	r30, r12
     4f6:	e0 80       	ld	r14, Z
     4f8:	f1 80       	ldd	r15, Z+1	; 0x01
     4fa:	ec 0e       	add	r14, r28
     4fc:	fd 1e       	adc	r15, r29
     4fe:	ce 01       	movw	r24, r28
     500:	80 0f       	add	r24, r16
     502:	91 1f       	adc	r25, r17
     504:	0e 94 5e 02 	call	0x4bc	; 0x4bc <EEPROM_read>
     508:	f7 01       	movw	r30, r14
     50a:	80 83       	st	Z, r24
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
     50c:	21 96       	adiw	r28, 0x01	; 1
     50e:	c3 30       	cpi	r28, 0x03	; 3
     510:	d1 05       	cpc	r29, r1
     512:	81 f7       	brne	.-32     	; 0x4f4 <read_highscore_list+0x2a>
     514:	f2 e0       	ldi	r31, 0x02	; 2
     516:	cf 0e       	add	r12, r31
     518:	d1 1c       	adc	r13, r1
     51a:	0d 5f       	subi	r16, 0xFD	; 253
     51c:	1f 4f       	sbci	r17, 0xFF	; 255
	update_highscore_list();
}
	
	
void read_highscore_list(void){
	for (int i = 0; i < 5 ; i++){
     51e:	0f 30       	cpi	r16, 0x0F	; 15
     520:	11 05       	cpc	r17, r1
     522:	19 f0       	breq	.+6      	; 0x52a <__stack+0x2b>
	highscore_names[place] =  new_name;
	update_highscore_list();
}
	
	
void read_highscore_list(void){
     524:	ca 2d       	mov	r28, r10
     526:	db 2d       	mov	r29, r11
     528:	e5 cf       	rjmp	.-54     	; 0x4f4 <read_highscore_list+0x2a>
     52a:	06 e0       	ldi	r16, 0x06	; 6
     52c:	11 e0       	ldi	r17, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
     52e:	cf e0       	ldi	r28, 0x0F	; 15
     530:	d0 e0       	ldi	r29, 0x00	; 0
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
		highscore_scores[i] = EEPROM_read(i+15);
     532:	ce 01       	movw	r24, r28
     534:	0e 94 5e 02 	call	0x4bc	; 0x4bc <EEPROM_read>
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	f8 01       	movw	r30, r16
     53c:	81 93       	st	Z+, r24
     53e:	91 93       	st	Z+, r25
     540:	8f 01       	movw	r16, r30
     542:	21 96       	adiw	r28, 0x01	; 1
	for (int i = 0; i < 5 ; i++){
		for(int j = 0 ; j < 3 ; j++){
			highscore_names[i][j] = EEPROM_read(3*i+j);
		}
	}
	for (int i = 0; i < 5 ; i++){
     544:	c4 31       	cpi	r28, 0x14	; 20
     546:	d1 05       	cpc	r29, r1
     548:	a1 f7       	brne	.-24     	; 0x532 <__stack+0x33>
		highscore_scores[i] = EEPROM_read(i+15);
	}
}
     54a:	df 91       	pop	r29
     54c:	cf 91       	pop	r28
     54e:	1f 91       	pop	r17
     550:	0f 91       	pop	r16
     552:	ff 90       	pop	r15
     554:	ef 90       	pop	r14
     556:	df 90       	pop	r13
     558:	cf 90       	pop	r12
     55a:	bf 90       	pop	r11
     55c:	af 90       	pop	r10
     55e:	08 95       	ret

00000560 <MCP2515_bit_modify>:
	SPI_deactivate_SS();	
	return status;
}


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     560:	1f 93       	push	r17
     562:	cf 93       	push	r28
     564:	df 93       	push	r29
     566:	18 2f       	mov	r17, r24
     568:	d6 2f       	mov	r29, r22
     56a:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     56c:	0e 94 83 06 	call	0xd06	; 0xd06 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     570:	85 e0       	ldi	r24, 0x05	; 5
     572:	0e 94 76 06 	call	0xcec	; 0xcec <SPI_read_write>
	SPI_read_write(address);
     576:	81 2f       	mov	r24, r17
     578:	0e 94 76 06 	call	0xcec	; 0xcec <SPI_read_write>
	SPI_read_write(mask_byte);
     57c:	8d 2f       	mov	r24, r29
     57e:	0e 94 76 06 	call	0xcec	; 0xcec <SPI_read_write>
	SPI_read_write(data_byte);
     582:	8c 2f       	mov	r24, r28
     584:	0e 94 76 06 	call	0xcec	; 0xcec <SPI_read_write>
	SPI_deactivate_SS();
     588:	0e 94 85 06 	call	0xd0a	; 0xd0a <SPI_deactivate_SS>
     58c:	df 91       	pop	r29
     58e:	cf 91       	pop	r28
     590:	1f 91       	pop	r17
     592:	08 95       	ret

00000594 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while( !( UCSR0A & (1<<UDRE0)) );
     594:	5d 9b       	sbis	0x0b, 5	; 11
     596:	fe cf       	rjmp	.-4      	; 0x594 <UART_transmit>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     598:	8c b9       	out	0x0c, r24	; 12
	return 0; 
}
     59a:	80 e0       	ldi	r24, 0x00	; 0
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	08 95       	ret

000005a0 <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     5a0:	5f 9b       	sbis	0x0b, 7	; 11
     5a2:	fe cf       	rjmp	.-4      	; 0x5a0 <UART_receive>
 
	//Get and return received data from buffer
 
	return UDR0;
     5a4:	8c b1       	in	r24, 0x0c	; 12
}
     5a6:	08 95       	ret

000005a8 <UART_init>:

int UART_init(unsigned int ubrr ){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     5a8:	89 b9       	out	0x09, r24	; 9

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     5aa:	88 e1       	ldi	r24, 0x18	; 24
     5ac:	8a b9       	out	0x0a, r24	; 10
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     5ae:	60 ed       	ldi	r22, 0xD0	; 208
     5b0:	72 e0       	ldi	r23, 0x02	; 2
     5b2:	8a ec       	ldi	r24, 0xCA	; 202
     5b4:	92 e0       	ldi	r25, 0x02	; 2
     5b6:	0e 94 0e 08 	call	0x101c	; 0x101c <fdevopen>
     5ba:	90 93 f8 01 	sts	0x01F8, r25
     5be:	80 93 f7 01 	sts	0x01F7, r24
	
	return 0; 
}
     5c2:	80 e0       	ldi	r24, 0x00	; 0
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	08 95       	ret

000005c8 <menu_sram_update>:
	}
	print_selection_sign(page);
	
}*/

void menu_sram_update(menu* menu_node, int selector_pos){
     5c8:	ef 92       	push	r14
     5ca:	ff 92       	push	r15
     5cc:	0f 93       	push	r16
     5ce:	1f 93       	push	r17
     5d0:	cf 93       	push	r28
     5d2:	df 93       	push	r29
     5d4:	8c 01       	movw	r16, r24
     5d6:	7b 01       	movw	r14, r22
	int col = 0; 
	int page = 0; 
	oled_sram_reset();
     5d8:	0e 94 8a 04 	call	0x914	; 0x914 <oled_sram_reset>
	
	menu* current = menu_node->child;
     5dc:	f8 01       	movw	r30, r16
     5de:	c6 81       	ldd	r28, Z+6	; 0x06
     5e0:	d7 81       	ldd	r29, Z+7	; 0x07
	
	oled_sram_string(menu_node->name, page, col);
     5e2:	40 e0       	ldi	r20, 0x00	; 0
     5e4:	50 e0       	ldi	r21, 0x00	; 0
     5e6:	60 e0       	ldi	r22, 0x00	; 0
     5e8:	70 e0       	ldi	r23, 0x00	; 0
     5ea:	80 81       	ld	r24, Z
     5ec:	91 81       	ldd	r25, Z+1	; 0x01
     5ee:	0e 94 06 05 	call	0xa0c	; 0xa0c <oled_sram_string>
	
	page = 1;
	col = 2;
	while(current != NULL){
     5f2:	20 97       	sbiw	r28, 0x00	; 0
     5f4:	81 f0       	breq	.+32     	; 0x616 <menu_sram_update+0x4e>
	
	menu* current = menu_node->child;
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
     5f6:	01 e0       	ldi	r16, 0x01	; 1
     5f8:	10 e0       	ldi	r17, 0x00	; 0
	col = 2;
	while(current != NULL){
		oled_sram_string(current->name, page, col);
     5fa:	42 e0       	ldi	r20, 0x02	; 2
     5fc:	50 e0       	ldi	r21, 0x00	; 0
     5fe:	b8 01       	movw	r22, r16
     600:	88 81       	ld	r24, Y
     602:	99 81       	ldd	r25, Y+1	; 0x01
     604:	0e 94 06 05 	call	0xa0c	; 0xa0c <oled_sram_string>
		current = current->next_sibling;
     608:	0a 80       	ldd	r0, Y+2	; 0x02
     60a:	db 81       	ldd	r29, Y+3	; 0x03
     60c:	c0 2d       	mov	r28, r0
		page++;
     60e:	0f 5f       	subi	r16, 0xFF	; 255
     610:	1f 4f       	sbci	r17, 0xFF	; 255
	
	oled_sram_string(menu_node->name, page, col);
	
	page = 1;
	col = 2;
	while(current != NULL){
     612:	20 97       	sbiw	r28, 0x00	; 0
     614:	91 f7       	brne	.-28     	; 0x5fa <menu_sram_update+0x32>
		oled_sram_string(current->name, page, col);
		current = current->next_sibling;
		page++;
	}
	oled_sram_char('*', selector_pos, 0);
     616:	40 e0       	ldi	r20, 0x00	; 0
     618:	50 e0       	ldi	r21, 0x00	; 0
     61a:	b7 01       	movw	r22, r14
     61c:	8a e2       	ldi	r24, 0x2A	; 42
     61e:	0e 94 4a 05 	call	0xa94	; 0xa94 <oled_sram_char>
	
}
     622:	df 91       	pop	r29
     624:	cf 91       	pop	r28
     626:	1f 91       	pop	r17
     628:	0f 91       	pop	r16
     62a:	ff 90       	pop	r15
     62c:	ef 90       	pop	r14
     62e:	08 95       	ret

00000630 <create_menu>:


menu* create_menu(char* new_name){
     630:	cf 93       	push	r28
     632:	df 93       	push	r29
     634:	ec 01       	movw	r28, r24
	menu* new_menu = (menu*)malloc(sizeof(menu));
     636:	8c e0       	ldi	r24, 0x0C	; 12
     638:	90 e0       	ldi	r25, 0x00	; 0
     63a:	0e 94 e7 06 	call	0xdce	; 0xdce <malloc>
     63e:	fc 01       	movw	r30, r24
	
	if(new_menu == NULL){
     640:	00 97       	sbiw	r24, 0x00	; 0
     642:	41 f4       	brne	.+16     	; 0x654 <create_menu+0x24>
		printf("Out of mem\n");
     644:	84 e6       	ldi	r24, 0x64	; 100
     646:	91 e0       	ldi	r25, 0x01	; 1
     648:	0e 94 6d 08 	call	0x10da	; 0x10da <puts>
		exit(1);
     64c:	81 e0       	ldi	r24, 0x01	; 1
     64e:	90 e0       	ldi	r25, 0x00	; 0
     650:	0e 94 6c 0b 	call	0x16d8	; 0x16d8 <_exit>
	}
	
	new_menu->name = new_name;
     654:	d1 83       	std	Z+1, r29	; 0x01
     656:	c0 83       	st	Z, r28
	new_menu->next_sibling = NULL;
     658:	13 82       	std	Z+3, r1	; 0x03
     65a:	12 82       	std	Z+2, r1	; 0x02
	new_menu->prev_sibling = NULL;
     65c:	15 82       	std	Z+5, r1	; 0x05
     65e:	14 82       	std	Z+4, r1	; 0x04
	new_menu->parent = NULL;
     660:	11 86       	std	Z+9, r1	; 0x09
     662:	10 86       	std	Z+8, r1	; 0x08
	new_menu->child = NULL;
     664:	17 82       	std	Z+7, r1	; 0x07
     666:	16 82       	std	Z+6, r1	; 0x06
	new_menu->number_of_childs = 0;
     668:	13 86       	std	Z+11, r1	; 0x0b
     66a:	12 86       	std	Z+10, r1	; 0x0a
	
	return new_menu;
}
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <create_submenu>:

menu* create_submenu(menu* parent_menu, menu* child_menu){ //tar inn liste av submenu struct
	if (parent_menu->child == NULL){
     672:	dc 01       	movw	r26, r24
     674:	16 96       	adiw	r26, 0x06	; 6
     676:	ed 91       	ld	r30, X+
     678:	fc 91       	ld	r31, X
     67a:	17 97       	sbiw	r26, 0x07	; 7
     67c:	30 97       	sbiw	r30, 0x00	; 0
     67e:	29 f4       	brne	.+10     	; 0x68a <create_submenu+0x18>
		//make new child
		parent_menu->child = child_menu;
     680:	17 96       	adiw	r26, 0x07	; 7
     682:	7c 93       	st	X, r23
     684:	6e 93       	st	-X, r22
     686:	16 97       	sbiw	r26, 0x06	; 6
     688:	0e c0       	rjmp	.+28     	; 0x6a6 <create_submenu+0x34>
	}
	
	else{
		//make new sibling
		menu* current = parent_menu->child;
		while (current->next_sibling != NULL){
     68a:	22 81       	ldd	r18, Z+2	; 0x02
     68c:	33 81       	ldd	r19, Z+3	; 0x03
     68e:	21 15       	cp	r18, r1
     690:	31 05       	cpc	r19, r1
     692:	11 f0       	breq	.+4      	; 0x698 <create_submenu+0x26>
			current = current->next_sibling;
     694:	f9 01       	movw	r30, r18
     696:	f9 cf       	rjmp	.-14     	; 0x68a <create_submenu+0x18>
		}
		
		current->next_sibling =child_menu;
     698:	73 83       	std	Z+3, r23	; 0x03
     69a:	62 83       	std	Z+2, r22	; 0x02
		child_menu->prev_sibling =current;
     69c:	db 01       	movw	r26, r22
     69e:	15 96       	adiw	r26, 0x05	; 5
     6a0:	fc 93       	st	X, r31
     6a2:	ee 93       	st	-X, r30
     6a4:	14 97       	sbiw	r26, 0x04	; 4
		
	}
	parent_menu->number_of_childs++;
     6a6:	fc 01       	movw	r30, r24
     6a8:	22 85       	ldd	r18, Z+10	; 0x0a
     6aa:	33 85       	ldd	r19, Z+11	; 0x0b
     6ac:	2f 5f       	subi	r18, 0xFF	; 255
     6ae:	3f 4f       	sbci	r19, 0xFF	; 255
     6b0:	33 87       	std	Z+11, r19	; 0x0b
     6b2:	22 87       	std	Z+10, r18	; 0x0a
	child_menu->parent = parent_menu;
     6b4:	db 01       	movw	r26, r22
     6b6:	19 96       	adiw	r26, 0x09	; 9
     6b8:	9c 93       	st	X, r25
     6ba:	8e 93       	st	-X, r24
     6bc:	18 97       	sbiw	r26, 0x08	; 8
	
	return parent_menu;
}
     6be:	08 95       	ret

000006c0 <menu_setup>:


extern states current_state; 


void menu_setup(void){
     6c0:	2f 92       	push	r2
     6c2:	3f 92       	push	r3
     6c4:	4f 92       	push	r4
     6c6:	5f 92       	push	r5
     6c8:	6f 92       	push	r6
     6ca:	7f 92       	push	r7
     6cc:	8f 92       	push	r8
     6ce:	9f 92       	push	r9
     6d0:	af 92       	push	r10
     6d2:	bf 92       	push	r11
     6d4:	cf 92       	push	r12
     6d6:	df 92       	push	r13
     6d8:	ef 92       	push	r14
     6da:	ff 92       	push	r15
     6dc:	0f 93       	push	r16
     6de:	1f 93       	push	r17
     6e0:	cf 93       	push	r28
     6e2:	df 93       	push	r29
     6e4:	00 d0       	rcall	.+0      	; 0x6e6 <menu_setup+0x26>
     6e6:	00 d0       	rcall	.+0      	; 0x6e8 <menu_setup+0x28>
     6e8:	cd b7       	in	r28, 0x3d	; 61
     6ea:	de b7       	in	r29, 0x3e	; 62
	menu* menu_front_page = create_menu("JAJ PINGPONG");
     6ec:	8f e6       	ldi	r24, 0x6F	; 111
     6ee:	91 e0       	ldi	r25, 0x01	; 1
     6f0:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     6f4:	6c 01       	movw	r12, r24
	display_menu = menu_front_page;
     6f6:	90 93 fa 01 	sts	0x01FA, r25
     6fa:	80 93 f9 01 	sts	0x01F9, r24

	menu* sub1 = create_menu("Play game");
     6fe:	8c e7       	ldi	r24, 0x7C	; 124
     700:	91 e0       	ldi	r25, 0x01	; 1
     702:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     706:	9c 83       	std	Y+4, r25	; 0x04
     708:	8b 83       	std	Y+3, r24	; 0x03
	menu* sub2 = create_menu("Highscore");
     70a:	86 e8       	ldi	r24, 0x86	; 134
     70c:	91 e0       	ldi	r25, 0x01	; 1
     70e:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     712:	7c 01       	movw	r14, r24
	menu* subsub1 = create_menu("Easy");
     714:	80 e9       	ldi	r24, 0x90	; 144
     716:	91 e0       	ldi	r25, 0x01	; 1
     718:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     71c:	5c 01       	movw	r10, r24
	menu* subsub2 = create_menu("Medium");
     71e:	85 e9       	ldi	r24, 0x95	; 149
     720:	91 e0       	ldi	r25, 0x01	; 1
     722:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     726:	4c 01       	movw	r8, r24
	menu* subsub3 = create_menu("Hard");
     728:	8c e9       	ldi	r24, 0x9C	; 156
     72a:	91 e0       	ldi	r25, 0x01	; 1
     72c:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     730:	3c 01       	movw	r6, r24
	menu* subsub4 = create_menu("View");
     732:	81 ea       	ldi	r24, 0xA1	; 161
     734:	91 e0       	ldi	r25, 0x01	; 1
     736:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     73a:	2c 01       	movw	r4, r24
	menu* subsub5 = create_menu("Reset");
     73c:	86 ea       	ldi	r24, 0xA6	; 166
     73e:	91 e0       	ldi	r25, 0x01	; 1
     740:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     744:	8c 01       	movw	r16, r24
	menu* subsubsub1 = create_menu("YES");
     746:	8c ea       	ldi	r24, 0xAC	; 172
     748:	91 e0       	ldi	r25, 0x01	; 1
     74a:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     74e:	1c 01       	movw	r2, r24
	menu* subsubsub2 = create_menu("NO");
     750:	80 eb       	ldi	r24, 0xB0	; 176
     752:	91 e0       	ldi	r25, 0x01	; 1
     754:	0e 94 18 03 	call	0x630	; 0x630 <create_menu>
     758:	9a 83       	std	Y+2, r25	; 0x02
     75a:	89 83       	std	Y+1, r24	; 0x01
	
	
	create_submenu(menu_front_page, sub1);
     75c:	6b 81       	ldd	r22, Y+3	; 0x03
     75e:	7c 81       	ldd	r23, Y+4	; 0x04
     760:	c6 01       	movw	r24, r12
     762:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(menu_front_page, sub2);
     766:	b7 01       	movw	r22, r14
     768:	c6 01       	movw	r24, r12
     76a:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub1, subsub1);
     76e:	b5 01       	movw	r22, r10
     770:	8b 81       	ldd	r24, Y+3	; 0x03
     772:	9c 81       	ldd	r25, Y+4	; 0x04
     774:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub1, subsub2);
     778:	b4 01       	movw	r22, r8
     77a:	8b 81       	ldd	r24, Y+3	; 0x03
     77c:	9c 81       	ldd	r25, Y+4	; 0x04
     77e:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub1, subsub3);
     782:	b3 01       	movw	r22, r6
     784:	8b 81       	ldd	r24, Y+3	; 0x03
     786:	9c 81       	ldd	r25, Y+4	; 0x04
     788:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub2, subsub4);
     78c:	b2 01       	movw	r22, r4
     78e:	c7 01       	movw	r24, r14
     790:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(sub2, subsub5);
     794:	b8 01       	movw	r22, r16
     796:	c7 01       	movw	r24, r14
     798:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(subsub5, subsubsub1);
     79c:	b1 01       	movw	r22, r2
     79e:	c8 01       	movw	r24, r16
     7a0:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	create_submenu(subsub5, subsubsub2);
     7a4:	69 81       	ldd	r22, Y+1	; 0x01
     7a6:	7a 81       	ldd	r23, Y+2	; 0x02
     7a8:	c8 01       	movw	r24, r16
     7aa:	0e 94 39 03 	call	0x672	; 0x672 <create_submenu>
	
	oled_reset();
     7ae:	0e 94 ca 04 	call	0x994	; 0x994 <oled_reset>
	menu_sram_update(display_menu, current_page);
     7b2:	60 91 1a 01 	lds	r22, 0x011A
     7b6:	70 91 1b 01 	lds	r23, 0x011B
     7ba:	80 91 f9 01 	lds	r24, 0x01F9
     7be:	90 91 fa 01 	lds	r25, 0x01FA
     7c2:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <menu_sram_update>
	oled_update();
     7c6:	0e 94 68 05 	call	0xad0	; 0xad0 <oled_update>
	current_menu = display_menu->child;
     7ca:	e0 91 f9 01 	lds	r30, 0x01F9
     7ce:	f0 91 fa 01 	lds	r31, 0x01FA
     7d2:	86 81       	ldd	r24, Z+6	; 0x06
     7d4:	97 81       	ldd	r25, Z+7	; 0x07
     7d6:	90 93 f0 01 	sts	0x01F0, r25
     7da:	80 93 ef 01 	sts	0x01EF, r24
}
     7de:	0f 90       	pop	r0
     7e0:	0f 90       	pop	r0
     7e2:	0f 90       	pop	r0
     7e4:	0f 90       	pop	r0
     7e6:	df 91       	pop	r29
     7e8:	cf 91       	pop	r28
     7ea:	1f 91       	pop	r17
     7ec:	0f 91       	pop	r16
     7ee:	ff 90       	pop	r15
     7f0:	ef 90       	pop	r14
     7f2:	df 90       	pop	r13
     7f4:	cf 90       	pop	r12
     7f6:	bf 90       	pop	r11
     7f8:	af 90       	pop	r10
     7fa:	9f 90       	pop	r9
     7fc:	8f 90       	pop	r8
     7fe:	7f 90       	pop	r7
     800:	6f 90       	pop	r6
     802:	5f 90       	pop	r5
     804:	4f 90       	pop	r4
     806:	3f 90       	pop	r3
     808:	2f 90       	pop	r2
     80a:	08 95       	ret

0000080c <oled_init>:
static uint8_t current_page, current_col;


void oled_init(){
	//  display  off
	*OLED_c = 0xae;
     80c:	e0 91 20 01 	lds	r30, 0x0120
     810:	f0 91 21 01 	lds	r31, 0x0121
     814:	8e ea       	ldi	r24, 0xAE	; 174
     816:	80 83       	st	Z, r24

	//segment  remap
	*OLED_c = 0xa1;	
     818:	e0 91 20 01 	lds	r30, 0x0120
     81c:	f0 91 21 01 	lds	r31, 0x0121
     820:	81 ea       	ldi	r24, 0xA1	; 161
     822:	80 83       	st	Z, r24

	//common  pads  hardware:  alternative		
	*OLED_c = 0xda;			
     824:	e0 91 20 01 	lds	r30, 0x0120
     828:	f0 91 21 01 	lds	r31, 0x0121
     82c:	8a ed       	ldi	r24, 0xDA	; 218
     82e:	80 83       	st	Z, r24
	*OLED_c = 0x12;
     830:	e0 91 20 01 	lds	r30, 0x0120
     834:	f0 91 21 01 	lds	r31, 0x0121
     838:	82 e1       	ldi	r24, 0x12	; 18
     83a:	80 83       	st	Z, r24

	//common output scan direction:com63~com0
	*OLED_c = 0xc8;
     83c:	e0 91 20 01 	lds	r30, 0x0120
     840:	f0 91 21 01 	lds	r31, 0x0121
     844:	88 ec       	ldi	r24, 0xC8	; 200
     846:	80 83       	st	Z, r24

	//multiplex  ration  mode:63
	*OLED_c = 0xa8;
     848:	e0 91 20 01 	lds	r30, 0x0120
     84c:	f0 91 21 01 	lds	r31, 0x0121
     850:	88 ea       	ldi	r24, 0xA8	; 168
     852:	80 83       	st	Z, r24
	*OLED_c = 0x3f;
     854:	e0 91 20 01 	lds	r30, 0x0120
     858:	f0 91 21 01 	lds	r31, 0x0121
     85c:	8f e3       	ldi	r24, 0x3F	; 63
     85e:	80 83       	st	Z, r24

	//display divide ratio/osc. freq. mode
	*OLED_c = 0xd5;
     860:	e0 91 20 01 	lds	r30, 0x0120
     864:	f0 91 21 01 	lds	r31, 0x0121
     868:	85 ed       	ldi	r24, 0xD5	; 213
     86a:	80 83       	st	Z, r24
	*OLED_c = 0x80;
     86c:	e0 91 20 01 	lds	r30, 0x0120
     870:	f0 91 21 01 	lds	r31, 0x0121
     874:	80 e8       	ldi	r24, 0x80	; 128
     876:	80 83       	st	Z, r24

	//contrast  control
	*OLED_c = 0x81;
     878:	e0 91 20 01 	lds	r30, 0x0120
     87c:	f0 91 21 01 	lds	r31, 0x0121
     880:	81 e8       	ldi	r24, 0x81	; 129
     882:	80 83       	st	Z, r24
	*OLED_c = 0x50;
     884:	e0 91 20 01 	lds	r30, 0x0120
     888:	f0 91 21 01 	lds	r31, 0x0121
     88c:	80 e5       	ldi	r24, 0x50	; 80
     88e:	80 83       	st	Z, r24

	//set  pre-charge  period
	*OLED_c = 0xd9;
     890:	e0 91 20 01 	lds	r30, 0x0120
     894:	f0 91 21 01 	lds	r31, 0x0121
     898:	89 ed       	ldi	r24, 0xD9	; 217
     89a:	80 83       	st	Z, r24
	*OLED_c = 0x21;
     89c:	e0 91 20 01 	lds	r30, 0x0120
     8a0:	f0 91 21 01 	lds	r31, 0x0121
     8a4:	81 e2       	ldi	r24, 0x21	; 33
     8a6:	80 83       	st	Z, r24

	 //Set  Memory  Addressing  Mode
	*OLED_c = 0x20;
     8a8:	e0 91 20 01 	lds	r30, 0x0120
     8ac:	f0 91 21 01 	lds	r31, 0x0121
     8b0:	80 e2       	ldi	r24, 0x20	; 32
     8b2:	80 83       	st	Z, r24
	*OLED_c = 0x02;
     8b4:	e0 91 20 01 	lds	r30, 0x0120
     8b8:	f0 91 21 01 	lds	r31, 0x0121
     8bc:	82 e0       	ldi	r24, 0x02	; 2
     8be:	80 83       	st	Z, r24

	//VCOM  deselect  level  mode
	*OLED_c = 0xdb;
     8c0:	e0 91 20 01 	lds	r30, 0x0120
     8c4:	f0 91 21 01 	lds	r31, 0x0121
     8c8:	8b ed       	ldi	r24, 0xDB	; 219
     8ca:	80 83       	st	Z, r24
	*OLED_c = 0x30;
     8cc:	e0 91 20 01 	lds	r30, 0x0120
     8d0:	f0 91 21 01 	lds	r31, 0x0121
     8d4:	80 e3       	ldi	r24, 0x30	; 48
     8d6:	80 83       	st	Z, r24

	//master  configuration
	*OLED_c = 0xad;
     8d8:	e0 91 20 01 	lds	r30, 0x0120
     8dc:	f0 91 21 01 	lds	r31, 0x0121
     8e0:	8d ea       	ldi	r24, 0xAD	; 173
     8e2:	80 83       	st	Z, r24

	//out follows RAM content 
	*OLED_c = 0x00;
     8e4:	e0 91 20 01 	lds	r30, 0x0120
     8e8:	f0 91 21 01 	lds	r31, 0x0121
     8ec:	10 82       	st	Z, r1
	
	//set  normal  display
	*OLED_c = 0xa4;
     8ee:	e0 91 20 01 	lds	r30, 0x0120
     8f2:	f0 91 21 01 	lds	r31, 0x0121
     8f6:	84 ea       	ldi	r24, 0xA4	; 164
     8f8:	80 83       	st	Z, r24
	*OLED_c = 0xa6;
     8fa:	e0 91 20 01 	lds	r30, 0x0120
     8fe:	f0 91 21 01 	lds	r31, 0x0121
     902:	86 ea       	ldi	r24, 0xA6	; 166
     904:	80 83       	st	Z, r24
	
	//  display  on
	*OLED_c = 0xaf;
     906:	e0 91 20 01 	lds	r30, 0x0120
     90a:	f0 91 21 01 	lds	r31, 0x0121
     90e:	8f ea       	ldi	r24, 0xAF	; 175
     910:	80 83       	st	Z, r24
     912:	08 95       	ret

00000914 <oled_sram_reset>:
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     914:	80 e0       	ldi	r24, 0x00	; 0
     916:	90 e0       	ldi	r25, 0x00	; 0
		SRAM[i] = ' ';
     918:	20 e2       	ldi	r18, 0x20	; 32
     91a:	e0 91 1c 01 	lds	r30, 0x011C
     91e:	f0 91 1d 01 	lds	r31, 0x011D
     922:	e8 0f       	add	r30, r24
     924:	f9 1f       	adc	r31, r25
     926:	20 83       	st	Z, r18
	

	
}
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
     928:	01 96       	adiw	r24, 0x01	; 1
     92a:	81 15       	cp	r24, r1
     92c:	34 e0       	ldi	r19, 0x04	; 4
     92e:	93 07       	cpc	r25, r19
     930:	a1 f7       	brne	.-24     	; 0x91a <oled_sram_reset+0x6>
		SRAM[i] = ' ';
	}
}
     932:	08 95       	ret

00000934 <oled_goto_page>:
		}
	}
}

void oled_goto_page(int page){
	*OLED_c = (page | 0xb0);
     934:	e0 91 20 01 	lds	r30, 0x0120
     938:	f0 91 21 01 	lds	r31, 0x0121
     93c:	98 2f       	mov	r25, r24
     93e:	90 6b       	ori	r25, 0xB0	; 176
     940:	90 83       	st	Z, r25
	current_page = page;
     942:	80 93 f2 01 	sts	0x01F2, r24
     946:	08 95       	ret

00000948 <oled_goto_column>:
}


void oled_goto_column(int column){
	*OLED_c = (column & 0x0f); //clearer de 4 frste bitsene
     948:	e0 91 20 01 	lds	r30, 0x0120
     94c:	f0 91 21 01 	lds	r31, 0x0121
     950:	28 2f       	mov	r18, r24
     952:	2f 70       	andi	r18, 0x0F	; 15
     954:	20 83       	st	Z, r18
	*OLED_c = ((column & 0xf0) >> 4) | (0x10);
     956:	e0 91 20 01 	lds	r30, 0x0120
     95a:	f0 91 21 01 	lds	r31, 0x0121
     95e:	9c 01       	movw	r18, r24
     960:	20 7f       	andi	r18, 0xF0	; 240
     962:	33 27       	eor	r19, r19
     964:	35 95       	asr	r19
     966:	27 95       	ror	r18
     968:	35 95       	asr	r19
     96a:	27 95       	ror	r18
     96c:	35 95       	asr	r19
     96e:	27 95       	ror	r18
     970:	35 95       	asr	r19
     972:	27 95       	ror	r18
     974:	20 61       	ori	r18, 0x10	; 16
     976:	20 83       	st	Z, r18
	current_col = column;
     978:	80 93 f1 01 	sts	0x01F1, r24
     97c:	08 95       	ret

0000097e <oled_pos>:

int oled_return_page(void){
	return current_page;
}

void oled_pos(int row,int column){
     97e:	cf 93       	push	r28
     980:	df 93       	push	r29
     982:	eb 01       	movw	r28, r22
	oled_goto_page(row);
     984:	0e 94 9a 04 	call	0x934	; 0x934 <oled_goto_page>
	oled_goto_column(column);
     988:	ce 01       	movw	r24, r28
     98a:	0e 94 a4 04 	call	0x948	; 0x948 <oled_goto_column>
}
     98e:	df 91       	pop	r29
     990:	cf 91       	pop	r28
     992:	08 95       	ret

00000994 <oled_reset>:
void oled_sram_reset(){
	for(int i = 0; i < 128*8; i++){
		SRAM[i] = ' ';
	}
}
void oled_reset(){
     994:	0f 93       	push	r16
     996:	1f 93       	push	r17
     998:	cf 93       	push	r28
     99a:	df 93       	push	r29
     99c:	c0 e0       	ldi	r28, 0x00	; 0
     99e:	d0 e0       	ldi	r29, 0x00	; 0
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
     9a0:	00 e8       	ldi	r16, 0x80	; 128
     9a2:	10 e0       	ldi	r17, 0x00	; 0
     9a4:	60 e0       	ldi	r22, 0x00	; 0
     9a6:	70 e0       	ldi	r23, 0x00	; 0
     9a8:	ce 01       	movw	r24, r28
     9aa:	0e 94 bf 04 	call	0x97e	; 0x97e <oled_pos>
     9ae:	20 2f       	mov	r18, r16
     9b0:	31 2f       	mov	r19, r17
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
     9b2:	e0 91 1e 01 	lds	r30, 0x011E
     9b6:	f0 91 1f 01 	lds	r31, 0x011F
     9ba:	10 82       	st	Z, r1
     9bc:	21 50       	subi	r18, 0x01	; 1
     9be:	31 09       	sbc	r19, r1
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
     9c0:	21 15       	cp	r18, r1
     9c2:	31 05       	cpc	r19, r1
     9c4:	b1 f7       	brne	.-20     	; 0x9b2 <oled_reset+0x1e>
     9c6:	21 96       	adiw	r28, 0x01	; 1
		SRAM[i] = ' ';
	}
}
void oled_reset(){
	
	for (uint8_t i = 0 ; i < 8; i++){
     9c8:	c8 30       	cpi	r28, 0x08	; 8
     9ca:	d1 05       	cpc	r29, r1
     9cc:	59 f7       	brne	.-42     	; 0x9a4 <oled_reset+0x10>
		oled_pos(i, 0);
		for (uint16_t i = 0 ; i < 128; i++){
			*OLED_d = 0x00;
		}
	}
}
     9ce:	df 91       	pop	r29
     9d0:	cf 91       	pop	r28
     9d2:	1f 91       	pop	r17
     9d4:	0f 91       	pop	r16
     9d6:	08 95       	ret

000009d8 <oled_home>:
	oled_goto_column(column);
}


void oled_home(){
	oled_pos(0,0);
     9d8:	60 e0       	ldi	r22, 0x00	; 0
     9da:	70 e0       	ldi	r23, 0x00	; 0
     9dc:	80 e0       	ldi	r24, 0x00	; 0
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	0e 94 bf 04 	call	0x97e	; 0x97e <oled_pos>
     9e4:	08 95       	ret

000009e6 <oled_print_char>:
	for (uint16_t i = 0 ; i < 128; i++){
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
     9e6:	28 e0       	ldi	r18, 0x08	; 8
     9e8:	82 9f       	mul	r24, r18
     9ea:	c0 01       	movw	r24, r0
     9ec:	11 24       	eor	r1, r1
     9ee:	fc 01       	movw	r30, r24
     9f0:	e0 59       	subi	r30, 0x90	; 144
     9f2:	f0 40       	sbci	r31, 0x00	; 0
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     9f4:	80 e0       	ldi	r24, 0x00	; 0
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
     9f6:	a0 91 1e 01 	lds	r26, 0x011E
     9fa:	b0 91 1f 01 	lds	r27, 0x011F
     9fe:	94 91       	lpm	r25, Z
     a00:	9c 93       	st	X, r25
		*OLED_d = 0xff;
	}
}

void oled_print_char(char c){
	for (uint8_t i = 0 ; i < 8 ; i++){  //i < 8 fordi vi bruker font8
     a02:	8f 5f       	subi	r24, 0xFF	; 255
     a04:	31 96       	adiw	r30, 0x01	; 1
     a06:	88 30       	cpi	r24, 0x08	; 8
     a08:	b1 f7       	brne	.-20     	; 0x9f6 <oled_print_char+0x10>
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}
     a0a:	08 95       	ret

00000a0c <oled_sram_string>:
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}

void oled_sram_string(char* string, int page, int start_col){
     a0c:	0f 93       	push	r16
     a0e:	1f 93       	push	r17
     a10:	cf 93       	push	r28
     a12:	df 93       	push	r29
     a14:	dc 01       	movw	r26, r24
	int col = start_col;
     a16:	9a 01       	movw	r18, r20
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     a18:	c0 e0       	ldi	r28, 0x00	; 0
		if (i+start_col == 16){
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
     a1a:	14 2f       	mov	r17, r20
     a1c:	d5 2f       	mov	r29, r21
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     a1e:	29 c0       	rjmp	.+82     	; 0xa72 <oled_sram_string+0x66>
		if (i+start_col == 16){
     a20:	fa 01       	movw	r30, r20
     a22:	ec 0f       	add	r30, r28
     a24:	f1 1d       	adc	r31, r1
     a26:	70 97       	sbiw	r30, 0x10	; 16
     a28:	71 f4       	brne	.+28     	; 0xa46 <oled_sram_string+0x3a>
			//16 char per column, linjeskift
			page = (page+1)%8;
     a2a:	6f 5f       	subi	r22, 0xFF	; 255
     a2c:	7f 4f       	sbci	r23, 0xFF	; 255
     a2e:	67 70       	andi	r22, 0x07	; 7
     a30:	70 78       	andi	r23, 0x80	; 128
     a32:	77 23       	and	r23, r23
     a34:	34 f4       	brge	.+12     	; 0xa42 <oled_sram_string+0x36>
     a36:	61 50       	subi	r22, 0x01	; 1
     a38:	71 09       	sbc	r23, r1
     a3a:	68 6f       	ori	r22, 0xF8	; 248
     a3c:	7f 6f       	ori	r23, 0xFF	; 255
     a3e:	6f 5f       	subi	r22, 0xFF	; 255
     a40:	7f 4f       	sbci	r23, 0xFF	; 255
			col = start_col;
     a42:	21 2f       	mov	r18, r17
     a44:	3d 2f       	mov	r19, r29
		}
		oled_sram_char(string[i], page, col);
     a46:	fd 01       	movw	r30, r26
     a48:	e8 0f       	add	r30, r24
     a4a:	f9 1f       	adc	r31, r25
     a4c:	00 81       	ld	r16, Z
	}
}


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     a4e:	fb 01       	movw	r30, r22
     a50:	f6 95       	lsr	r31
     a52:	fe 2f       	mov	r31, r30
     a54:	ee 27       	eor	r30, r30
     a56:	f7 95       	ror	r31
     a58:	e7 95       	ror	r30
     a5a:	e2 0f       	add	r30, r18
     a5c:	f3 1f       	adc	r31, r19
     a5e:	80 91 1c 01 	lds	r24, 0x011C
     a62:	90 91 1d 01 	lds	r25, 0x011D
     a66:	e8 0f       	add	r30, r24
     a68:	f9 1f       	adc	r31, r25
     a6a:	00 83       	st	Z, r16
			//16 char per column, linjeskift
			page = (page+1)%8;
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
     a6c:	2f 5f       	subi	r18, 0xFF	; 255
     a6e:	3f 4f       	sbci	r19, 0xFF	; 255
}

void oled_sram_string(char* string, int page, int start_col){
	int col = start_col;
	
	for(uint8_t i = 0 ; i < strlen(string) ; i++){
     a70:	cf 5f       	subi	r28, 0xFF	; 255
     a72:	8c 2f       	mov	r24, r28
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	fd 01       	movw	r30, r26
     a78:	01 90       	ld	r0, Z+
     a7a:	00 20       	and	r0, r0
     a7c:	e9 f7       	brne	.-6      	; 0xa78 <oled_sram_string+0x6c>
     a7e:	31 97       	sbiw	r30, 0x01	; 1
     a80:	ea 1b       	sub	r30, r26
     a82:	fb 0b       	sbc	r31, r27
     a84:	8e 17       	cp	r24, r30
     a86:	9f 07       	cpc	r25, r31
     a88:	58 f2       	brcs	.-106    	; 0xa20 <oled_sram_string+0x14>
			col = start_col;
		}
		oled_sram_char(string[i], page, col);
		col++;
	}
}
     a8a:	df 91       	pop	r29
     a8c:	cf 91       	pop	r28
     a8e:	1f 91       	pop	r17
     a90:	0f 91       	pop	r16
     a92:	08 95       	ret

00000a94 <oled_sram_char>:


void oled_sram_char(char c, int page, int col){
	SRAM[128 * page + col] = c;
     a94:	76 95       	lsr	r23
     a96:	76 2f       	mov	r23, r22
     a98:	66 27       	eor	r22, r22
     a9a:	77 95       	ror	r23
     a9c:	67 95       	ror	r22
     a9e:	64 0f       	add	r22, r20
     aa0:	75 1f       	adc	r23, r21
     aa2:	e0 91 1c 01 	lds	r30, 0x011C
     aa6:	f0 91 1d 01 	lds	r31, 0x011D
     aaa:	e6 0f       	add	r30, r22
     aac:	f7 1f       	adc	r31, r23
     aae:	80 83       	st	Z, r24
     ab0:	08 95       	ret

00000ab2 <oled_read_SRAM>:
}


char oled_read_SRAM(int page, int col){
	return SRAM[128 * page + col];
     ab2:	96 95       	lsr	r25
     ab4:	98 2f       	mov	r25, r24
     ab6:	88 27       	eor	r24, r24
     ab8:	97 95       	ror	r25
     aba:	87 95       	ror	r24
     abc:	68 0f       	add	r22, r24
     abe:	79 1f       	adc	r23, r25
     ac0:	e0 91 1c 01 	lds	r30, 0x011C
     ac4:	f0 91 1d 01 	lds	r31, 0x011D
     ac8:	e6 0f       	add	r30, r22
     aca:	f7 1f       	adc	r31, r23
     acc:	80 81       	ld	r24, Z
}
     ace:	08 95       	ret

00000ad0 <oled_update>:
		*OLED_d = pgm_read_byte(&(font8[c - ASCII_OFFSET][i]));
	}
}


void oled_update(){
     ad0:	0f 93       	push	r16
     ad2:	1f 93       	push	r17
     ad4:	cf 93       	push	r28
     ad6:	df 93       	push	r29
	oled_reset();
     ad8:	0e 94 ca 04 	call	0x994	; 0x994 <oled_reset>
	oled_home();
     adc:	0e 94 ec 04 	call	0x9d8	; 0x9d8 <oled_home>
	for(int i = 0; i<8; i++){
     ae0:	00 e0       	ldi	r16, 0x00	; 0
     ae2:	10 e0       	ldi	r17, 0x00	; 0
		oled_pos(i,0);
     ae4:	60 e0       	ldi	r22, 0x00	; 0
     ae6:	70 e0       	ldi	r23, 0x00	; 0
     ae8:	c8 01       	movw	r24, r16
     aea:	0e 94 bf 04 	call	0x97e	; 0x97e <oled_pos>
		for(int j = 0; j < 16; j++){
     aee:	c0 e0       	ldi	r28, 0x00	; 0
     af0:	d0 e0       	ldi	r29, 0x00	; 0
			oled_print_char(oled_read_SRAM(i, j)); 
     af2:	be 01       	movw	r22, r28
     af4:	c8 01       	movw	r24, r16
     af6:	0e 94 59 05 	call	0xab2	; 0xab2 <oled_read_SRAM>
     afa:	0e 94 f3 04 	call	0x9e6	; 0x9e6 <oled_print_char>
void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
     afe:	21 96       	adiw	r28, 0x01	; 1
     b00:	c0 31       	cpi	r28, 0x10	; 16
     b02:	d1 05       	cpc	r29, r1
     b04:	b1 f7       	brne	.-20     	; 0xaf2 <oled_update+0x22>


void oled_update(){
	oled_reset();
	oled_home();
	for(int i = 0; i<8; i++){
     b06:	0f 5f       	subi	r16, 0xFF	; 255
     b08:	1f 4f       	sbci	r17, 0xFF	; 255
     b0a:	08 30       	cpi	r16, 0x08	; 8
     b0c:	11 05       	cpc	r17, r1
     b0e:	51 f7       	brne	.-44     	; 0xae4 <oled_update+0x14>
		oled_pos(i,0);
		for(int j = 0; j < 16; j++){
			oled_print_char(oled_read_SRAM(i, j)); 
		}
	}
}
     b10:	df 91       	pop	r29
     b12:	cf 91       	pop	r28
     b14:	1f 91       	pop	r17
     b16:	0f 91       	pop	r16
     b18:	08 95       	ret

00000b1a <ps2_poll>:

// The poll command is sent to get the status of each button,
//  and to set the speed of the motors. Can also turn on the
//  small motor
void ps2_poll(uint8_t speed, uint8_t smallmotor)
{
     b1a:	0f 93       	push	r16
     b1c:	1f 93       	push	r17
     b1e:	cf 93       	push	r28
     b20:	df 93       	push	r29
     b22:	c8 2f       	mov	r28, r24
     b24:	d6 2f       	mov	r29, r22
    uint8_t i = 0;
	set_bit(PORTB, MOSI);
     b26:	c5 9a       	sbi	0x18, 5	; 24
	set_bit(PORTB,SCK);
     b28:	c7 9a       	sbi	0x18, 7	; 24

    SPI_activate_SS_PS2(); // Attention
     b2a:	0e 94 87 06 	call	0xd0e	; 0xd0e <SPI_activate_SS_PS2>

    // Send command main polling
    rx_buffer[0] = SPI_read_write_PS2(0x01); //ID
     b2e:	81 e0       	ldi	r24, 0x01	; 1
     b30:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b34:	80 93 fb 01 	sts	0x01FB, r24
    rx_buffer[1] = SPI_read_write_PS2(0x42); 
     b38:	82 e4       	ldi	r24, 0x42	; 66
     b3a:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b3e:	80 93 fc 01 	sts	0x01FC, r24
    rx_buffer[2] = SPI_read_write_PS2(0x00); //get Data
     b42:	80 e0       	ldi	r24, 0x00	; 0
     b44:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b48:	80 93 fd 01 	sts	0x01FD, r24
	
    // Motors on/off
    rx_buffer[3] = SPI_read_write_PS2(smallmotor); // 0x01 => small motor on
     b4c:	8d 2f       	mov	r24, r29
     b4e:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b52:	80 93 fe 01 	sts	0x01FE, r24
    rx_buffer[4] = SPI_read_write_PS2(speed);      // Big motor speed
     b56:	8c 2f       	mov	r24, r28
     b58:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b5c:	ef ef       	ldi	r30, 0xFF	; 255
     b5e:	f1 e0       	ldi	r31, 0x01	; 1
     b60:	80 83       	st	Z, r24
	
	printf("RX[3]: %d\n", rx_buffer[4]);
     b62:	80 81       	ld	r24, Z
     b64:	1f 92       	push	r1
     b66:	8f 93       	push	r24
     b68:	85 eb       	ldi	r24, 0xB5	; 181
     b6a:	91 e0       	ldi	r25, 0x01	; 1
     b6c:	9f 93       	push	r25
     b6e:	8f 93       	push	r24
     b70:	0e 94 59 08 	call	0x10b2	; 0x10b2 <printf>
    // Joystick:
    ps2.rx = SPI_read_write_PS2(0x00);
     b74:	80 e0       	ldi	r24, 0x00	; 0
     b76:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b7a:	80 93 11 02 	sts	0x0211, r24
    ps2.ry = SPI_read_write_PS2(0x00);
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b84:	80 93 12 02 	sts	0x0212, r24
    ps2.lx = SPI_read_write_PS2(0x00);
     b88:	80 e0       	ldi	r24, 0x00	; 0
     b8a:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b8e:	80 93 0f 02 	sts	0x020F, r24
    ps2.ly = SPI_read_write_PS2(0x00);
     b92:	80 e0       	ldi	r24, 0x00	; 0
     b94:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     b98:	80 93 10 02 	sts	0x0210, r24
     b9c:	c3 e1       	ldi	r28, 0x13	; 19
     b9e:	d2 e0       	ldi	r29, 0x02	; 2
     ba0:	0f e1       	ldi	r16, 0x1F	; 31
     ba2:	12 e0       	ldi	r17, 0x02	; 2
     ba4:	0f 90       	pop	r0
     ba6:	0f 90       	pop	r0
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
	//printf("ps2.lx %d \t\t", ps2.lx);
	//printf("ps2.ly %d \n", ps2.ly);

    // Pressure buttons:
    for(i=0; i<12; i++) {
		ps2.pressure[i] = SPI_read_write_PS2(0x00);
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     bb2:	89 93       	st	Y+, r24
	//printf("ps2.ry %d \t", ps2.ry);
	//printf("ps2.lx %d \t\t", ps2.lx);
	//printf("ps2.ly %d \n", ps2.ly);

    // Pressure buttons:
    for(i=0; i<12; i++) {
     bb4:	c0 17       	cp	r28, r16
     bb6:	d1 07       	cpc	r29, r17
     bb8:	c9 f7       	brne	.-14     	; 0xbac <ps2_poll+0x92>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bba:	8c ec       	ldi	r24, 0xCC	; 204
     bbc:	94 e0       	ldi	r25, 0x04	; 4
     bbe:	01 97       	sbiw	r24, 0x01	; 1
     bc0:	f1 f7       	brne	.-4      	; 0xbbe <ps2_poll+0xa4>
     bc2:	00 c0       	rjmp	.+0      	; 0xbc4 <ps2_poll+0xaa>
     bc4:	00 00       	nop
		ps2.pressure[i] = SPI_read_write_PS2(0x00);
		//printf("Button i %d: %d\t", i, ps2.pressure[4]);
	}//printf("\n");
	//printf("RX_bufferID %d\n", ps2.pressure[4]);
	_delay_ms(1);
	set_bit(PORTB, MOSI);
     bc6:	c5 9a       	sbi	0x18, 5	; 24
     bc8:	8c ec       	ldi	r24, 0xCC	; 204
     bca:	94 e0       	ldi	r25, 0x04	; 4
     bcc:	01 97       	sbiw	r24, 0x01	; 1
     bce:	f1 f7       	brne	.-4      	; 0xbcc <ps2_poll+0xb2>
     bd0:	00 c0       	rjmp	.+0      	; 0xbd2 <ps2_poll+0xb8>
     bd2:	00 00       	nop
	_delay_ms(1);
    SPI_deactivate_SS_PS2(); // Attention off
     bd4:	0e 94 89 06 	call	0xd12	; 0xd12 <SPI_deactivate_SS_PS2>
	

}
     bd8:	df 91       	pop	r29
     bda:	cf 91       	pop	r28
     bdc:	1f 91       	pop	r17
     bde:	0f 91       	pop	r16
     be0:	08 95       	ret

00000be2 <ps2_send_cmd>:

// A general function for sending commands to the ps2 controller via SPI
void ps2_send_cmd(const uint8_t *cmd, uint8_t length)
{
     be2:	cf 92       	push	r12
     be4:	df 92       	push	r13
     be6:	ef 92       	push	r14
     be8:	ff 92       	push	r15
     bea:	0f 93       	push	r16
     bec:	1f 93       	push	r17
     bee:	cf 93       	push	r28
     bf0:	df 93       	push	r29
     bf2:	ec 01       	movw	r28, r24
     bf4:	16 2f       	mov	r17, r22
    uint8_t i = 0;
    SPI_activate_SS_PS2();
     bf6:	0e 94 87 06 	call	0xd0e	; 0xd0e <SPI_activate_SS_PS2>
    for(i=0; i<length; i++){
     bfa:	11 23       	and	r17, r17
     bfc:	a9 f0       	breq	.+42     	; 0xc28 <ps2_send_cmd+0x46>
     bfe:	6e 01       	movw	r12, r28
     c00:	7e 01       	movw	r14, r28
     c02:	8f ef       	ldi	r24, 0xFF	; 255
     c04:	e8 1a       	sub	r14, r24
     c06:	f8 0a       	sbc	r15, r24
     c08:	11 50       	subi	r17, 0x01	; 1
     c0a:	e1 0e       	add	r14, r17
     c0c:	f1 1c       	adc	r15, r1
     c0e:	8e 01       	movw	r16, r28
     c10:	0c 19       	sub	r16, r12
     c12:	1d 09       	sbc	r17, r13
		 rx_buffer[i] = SPI_read_write_PS2(cmd[i]);
     c14:	89 91       	ld	r24, Y+
     c16:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <SPI_read_write_PS2>
     c1a:	f8 01       	movw	r30, r16
     c1c:	e5 50       	subi	r30, 0x05	; 5
     c1e:	fe 4f       	sbci	r31, 0xFE	; 254
     c20:	80 83       	st	Z, r24
// A general function for sending commands to the ps2 controller via SPI
void ps2_send_cmd(const uint8_t *cmd, uint8_t length)
{
    uint8_t i = 0;
    SPI_activate_SS_PS2();
    for(i=0; i<length; i++){
     c22:	ce 15       	cp	r28, r14
     c24:	df 05       	cpc	r29, r15
     c26:	99 f7       	brne	.-26     	; 0xc0e <ps2_send_cmd+0x2c>
		 rx_buffer[i] = SPI_read_write_PS2(cmd[i]);
	}
    SPI_deactivate_SS_PS2();    
     c28:	0e 94 89 06 	call	0xd12	; 0xd12 <SPI_deactivate_SS_PS2>
}
     c2c:	df 91       	pop	r29
     c2e:	cf 91       	pop	r28
     c30:	1f 91       	pop	r17
     c32:	0f 91       	pop	r16
     c34:	ff 90       	pop	r15
     c36:	ef 90       	pop	r14
     c38:	df 90       	pop	r13
     c3a:	cf 90       	pop	r12
     c3c:	08 95       	ret

00000c3e <ps2_configmode>:

// Go into configuration mode to adjust the settings
void ps2_configmode()
{
    ps2_send_cmd(PS2_CONFIGMODE, 5);
     c3e:	65 e0       	ldi	r22, 0x05	; 5
     c40:	84 ee       	ldi	r24, 0xE4	; 228
     c42:	91 e0       	ldi	r25, 0x01	; 1
     c44:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <ps2_send_cmd>
     c48:	08 95       	ret

00000c4a <ps2_analogmode>:
}

// Force analog mode to enable pressure values
void ps2_analogmode()
{
    ps2_send_cmd(PS2_ANALOGMODE, 9);
     c4a:	69 e0       	ldi	r22, 0x09	; 9
     c4c:	8b ed       	ldi	r24, 0xDB	; 219
     c4e:	91 e0       	ldi	r25, 0x01	; 1
     c50:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <ps2_send_cmd>
     c54:	08 95       	ret

00000c56 <ps2_setupmotor>:
}

// Enable the internal vibration motors
void ps2_setupmotor()
{
    ps2_send_cmd(PS2_SETUPMOTOR, 9);
     c56:	69 e0       	ldi	r22, 0x09	; 9
     c58:	82 ed       	ldi	r24, 0xD2	; 210
     c5a:	91 e0       	ldi	r25, 0x01	; 1
     c5c:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <ps2_send_cmd>
     c60:	08 95       	ret

00000c62 <ps2_returnpres>:
}

// Ask to get the pressure values as well
void ps2_returnpres()
{
    ps2_send_cmd(PS2_RETURNPRES, 9);
     c62:	69 e0       	ldi	r22, 0x09	; 9
     c64:	89 ec       	ldi	r24, 0xC9	; 201
     c66:	91 e0       	ldi	r25, 0x01	; 1
     c68:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <ps2_send_cmd>
     c6c:	08 95       	ret

00000c6e <ps2_exitconfig>:
}

// Exit configuration mode
void ps2_exitconfig()
{
    ps2_send_cmd(PS2_EXITCONFIG, 9);
     c6e:	69 e0       	ldi	r22, 0x09	; 9
     c70:	80 ec       	ldi	r24, 0xC0	; 192
     c72:	91 e0       	ldi	r25, 0x01	; 1
     c74:	0e 94 f1 05 	call	0xbe2	; 0xbe2 <ps2_send_cmd>
     c78:	08 95       	ret

00000c7a <ps2_init>:
// Initialize the ps2 controller
void ps2_init()
{
	uint8_t d = 0x00;
    // Attention pin idle high
    SPI_deactivate_SS_PS2();
     c7a:	0e 94 89 06 	call	0xd12	; 0xd12 <SPI_deactivate_SS_PS2>
     c7e:	8f ef       	ldi	r24, 0xFF	; 255
     c80:	9f e2       	ldi	r25, 0x2F	; 47
     c82:	01 97       	sbiw	r24, 0x01	; 1
     c84:	f1 f7       	brne	.-4      	; 0xc82 <ps2_init+0x8>
     c86:	00 c0       	rjmp	.+0      	; 0xc88 <ps2_init+0xe>
     c88:	00 00       	nop
	_delay_ms(10);
	
		 // Configure controller to send everything
		 ps2_configmode();
     c8a:	0e 94 1f 06 	call	0xc3e	; 0xc3e <ps2_configmode>
     c8e:	9f ef       	ldi	r25, 0xFF	; 255
     c90:	2f eb       	ldi	r18, 0xBF	; 191
     c92:	83 e0       	ldi	r24, 0x03	; 3
     c94:	91 50       	subi	r25, 0x01	; 1
     c96:	20 40       	sbci	r18, 0x00	; 0
     c98:	80 40       	sbci	r24, 0x00	; 0
     c9a:	e1 f7       	brne	.-8      	; 0xc94 <ps2_init+0x1a>
     c9c:	00 c0       	rjmp	.+0      	; 0xc9e <ps2_init+0x24>
     c9e:	00 00       	nop
		 _delay_ms(250);
		 ps2_analogmode();
     ca0:	0e 94 25 06 	call	0xc4a	; 0xc4a <ps2_analogmode>
     ca4:	9f ef       	ldi	r25, 0xFF	; 255
     ca6:	2f eb       	ldi	r18, 0xBF	; 191
     ca8:	83 e0       	ldi	r24, 0x03	; 3
     caa:	91 50       	subi	r25, 0x01	; 1
     cac:	20 40       	sbci	r18, 0x00	; 0
     cae:	80 40       	sbci	r24, 0x00	; 0
     cb0:	e1 f7       	brne	.-8      	; 0xcaa <ps2_init+0x30>
     cb2:	00 c0       	rjmp	.+0      	; 0xcb4 <ps2_init+0x3a>
     cb4:	00 00       	nop
		 _delay_ms(250);
		 ps2_setupmotor();
     cb6:	0e 94 2b 06 	call	0xc56	; 0xc56 <ps2_setupmotor>
     cba:	9f ef       	ldi	r25, 0xFF	; 255
     cbc:	2f eb       	ldi	r18, 0xBF	; 191
     cbe:	83 e0       	ldi	r24, 0x03	; 3
     cc0:	91 50       	subi	r25, 0x01	; 1
     cc2:	20 40       	sbci	r18, 0x00	; 0
     cc4:	80 40       	sbci	r24, 0x00	; 0
     cc6:	e1 f7       	brne	.-8      	; 0xcc0 <ps2_init+0x46>
     cc8:	00 c0       	rjmp	.+0      	; 0xcca <ps2_init+0x50>
     cca:	00 00       	nop
		 _delay_ms(250);
		 ps2_returnpres();
     ccc:	0e 94 31 06 	call	0xc62	; 0xc62 <ps2_returnpres>
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	2f eb       	ldi	r18, 0xBF	; 191
     cd4:	83 e0       	ldi	r24, 0x03	; 3
     cd6:	91 50       	subi	r25, 0x01	; 1
     cd8:	20 40       	sbci	r18, 0x00	; 0
     cda:	80 40       	sbci	r24, 0x00	; 0
     cdc:	e1 f7       	brne	.-8      	; 0xcd6 <ps2_init+0x5c>
     cde:	00 c0       	rjmp	.+0      	; 0xce0 <ps2_init+0x66>
     ce0:	00 00       	nop
		 _delay_ms(250);
		 ps2_exitconfig();
     ce2:	0e 94 37 06 	call	0xc6e	; 0xc6e <ps2_exitconfig>
		
		 SPI_activate_SS_PS2();
     ce6:	0e 94 87 06 	call	0xd0e	; 0xd0e <SPI_activate_SS_PS2>
     cea:	08 95       	ret

00000cec <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     cec:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     cee:	77 9b       	sbis	0x0e, 7	; 14
     cf0:	fe cf       	rjmp	.-4      	; 0xcee <SPI_read_write+0x2>
	return SPDR;
     cf2:	8f b1       	in	r24, 0x0f	; 15
}
     cf4:	08 95       	ret

00000cf6 <SPI_read_write_PS2>:

uint8_t SPI_read_write_PS2(char cData){
	/* Start transmission */
	SPDR = cData;
     cf6:	8f b9       	out	0x0f, r24	; 15
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set.
     cf8:	77 9b       	sbis	0x0e, 7	; 14
     cfa:	fe cf       	rjmp	.-4      	; 0xcf8 <SPI_read_write_PS2+0x2>
     cfc:	84 ea       	ldi	r24, 0xA4	; 164
     cfe:	8a 95       	dec	r24
     d00:	f1 f7       	brne	.-4      	; 0xcfe <SPI_read_write_PS2+0x8>
	_delay_ms(0.1);
	return SPDR;
     d02:	8f b1       	in	r24, 0x0f	; 15
}
     d04:	08 95       	ret

00000d06 <SPI_activate_SS>:


void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     d06:	c4 98       	cbi	0x18, 4	; 24
     d08:	08 95       	ret

00000d0a <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     d0a:	c4 9a       	sbi	0x18, 4	; 24
     d0c:	08 95       	ret

00000d0e <SPI_activate_SS_PS2>:
}

void SPI_activate_SS_PS2(){
	clr_bit(PORTB, PB3);
     d0e:	c3 98       	cbi	0x18, 3	; 24
     d10:	08 95       	ret

00000d12 <SPI_deactivate_SS_PS2>:
}

void SPI_deactivate_SS_PS2(){
	set_bit(PORTB, PB3);
     d12:	c3 9a       	sbi	0x18, 3	; 24
     d14:	08 95       	ret

00000d16 <SPI_init_ps2>:



void SPI_init_ps2(void){
	//SPI enable
	set_bit(SPCR, SPE); 
     d16:	6e 9a       	sbi	0x0d, 6	; 13
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     d18:	6c 9a       	sbi	0x0d, 4	; 13
	//Clock frequency to f_OSC/16
	//PS2 console has frequency 500 kHz
	//set_bit(SPCR, SPR0);
	set_bit(SPCR, SPR1);
     d1a:	69 9a       	sbi	0x0d, 1	; 13
	set_bit(SPSR, SPI2X);
     d1c:	70 9a       	sbi	0x0e, 0	; 14
	
	
	//Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     d1e:	6b 9a       	sbi	0x0d, 3	; 13
	//Data order LSB transmitted first
	set_bit(SPCR, DORD); 
     d20:	6d 9a       	sbi	0x0d, 5	; 13
	//Clock phase transmit
	set_bit(SPCR, CPHA);
     d22:	6a 9a       	sbi	0x0d, 2	; 13
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     d24:	bd 9a       	sbi	0x17, 5	; 23
	set_bit(DDRB, SCK);
     d26:	bf 9a       	sbi	0x17, 7	; 23
	set_bit(DDRB, SS);  //til CAN
     d28:	bc 9a       	sbi	0x17, 4	; 23
	set_bit(DDRB, PB3); //ATT
     d2a:	bb 9a       	sbi	0x17, 3	; 23
	
	
	SPI_deactivate_SS();
     d2c:	0e 94 85 06 	call	0xd0a	; 0xd0a <SPI_deactivate_SS>
	SPI_deactivate_SS_PS2();
     d30:	0e 94 89 06 	call	0xd12	; 0xd12 <SPI_deactivate_SS_PS2>
     d34:	08 95       	ret

00000d36 <register_init>:
#define REGISTER_INIT_H_
void register_init(void);

void register_init(void){
	//enabler externt minne i MCU
	set_bit(MCUCR, SRE);
     d36:	85 b7       	in	r24, 0x35	; 53
     d38:	80 68       	ori	r24, 0x80	; 128
     d3a:	85 bf       	out	0x35, r24	; 53
	set_bit(SFIOR, XMM2);
     d3c:	80 b7       	in	r24, 0x30	; 48
     d3e:	80 62       	ori	r24, 0x20	; 32
     d40:	80 bf       	out	0x30, r24	; 48

	//enable interrupts in MCU
	clr_bit(MCUCR,ISC00);
     d42:	85 b7       	in	r24, 0x35	; 53
     d44:	8e 7f       	andi	r24, 0xFE	; 254
     d46:	85 bf       	out	0x35, r24	; 53
	set_bit(MCUCR,ISC01);
     d48:	85 b7       	in	r24, 0x35	; 53
     d4a:	82 60       	ori	r24, 0x02	; 2
     d4c:	85 bf       	out	0x35, r24	; 53
	set_bit(GICR,INT0);
     d4e:	8b b7       	in	r24, 0x3b	; 59
     d50:	80 64       	ori	r24, 0x40	; 64
     d52:	8b bf       	out	0x3b, r24	; 59
	
	
	clr_bit(DDRD, DDD2);
     d54:	8a 98       	cbi	0x11, 2	; 17
	
	//Set timer/counter1 interrupt
	//Normal mode
	clr_bit(TCCR1A, WGM11);
     d56:	8f b5       	in	r24, 0x2f	; 47
     d58:	8d 7f       	andi	r24, 0xFD	; 253
     d5a:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR1A, WGM10);
     d5c:	8f b5       	in	r24, 0x2f	; 47
     d5e:	8e 7f       	andi	r24, 0xFE	; 254
     d60:	8f bd       	out	0x2f, r24	; 47
	clr_bit(TCCR3A, WGM31);
     d62:	eb e8       	ldi	r30, 0x8B	; 139
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	8d 7f       	andi	r24, 0xFD	; 253
     d6a:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     d6c:	80 81       	ld	r24, Z
     d6e:	8e 7f       	andi	r24, 0xFE	; 254
     d70:	80 83       	st	Z, r24
	
	//Timer 1: Prescaler Fosc/1024
	set_bit(TCCR1B, CS11);
     d72:	8e b5       	in	r24, 0x2e	; 46
     d74:	82 60       	ori	r24, 0x02	; 2
     d76:	8e bd       	out	0x2e, r24	; 46
	set_bit(TCCR1B, CS10);
     d78:	8e b5       	in	r24, 0x2e	; 46
     d7a:	81 60       	ori	r24, 0x01	; 1
     d7c:	8e bd       	out	0x2e, r24	; 46
	
	
	//Timer 2: Precale Fosc/8
	set_bit(TCCR3B, CS31);
     d7e:	ea e8       	ldi	r30, 0x8A	; 138
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	82 60       	ori	r24, 0x02	; 2
     d86:	80 83       	st	Z, r24
     d88:	08 95       	ret

00000d8a <main>:


int main(void) {
	
	// Disable global interrupts
	cli();
     d8a:	f8 94       	cli
	UART_init(31);
     d8c:	8f e1       	ldi	r24, 0x1F	; 31
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <UART_init>
	register_init();
     d94:	0e 94 9b 06 	call	0xd36	; 0xd36 <register_init>
	oled_init();
     d98:	0e 94 06 04 	call	0x80c	; 0x80c <oled_init>
	ADC_init();
     d9c:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <ADC_init>
	//CAN_init();
	SPI_init_ps2();
     da0:	0e 94 8b 06 	call	0xd16	; 0xd16 <SPI_init_ps2>
	ps2_init();
     da4:	0e 94 3d 06 	call	0xc7a	; 0xc7a <ps2_init>
	//Enable global interrupts
	sei();
     da8:	78 94       	sei
	
	/*IKKE FJRN*/
	menu_setup();
     daa:	0e 94 60 03 	call	0x6c0	; 0x6c0 <menu_setup>
	read_highscore_list();
     dae:	0e 94 65 02 	call	0x4ca	; 0x4ca <read_highscore_list>

	
	
	
	while(1){
		ps2_poll(1, 0xFF);
     db2:	6f ef       	ldi	r22, 0xFF	; 255
     db4:	81 e0       	ldi	r24, 0x01	; 1
     db6:	0e 94 8d 05 	call	0xb1a	; 0xb1a <ps2_poll>
     dba:	2f ef       	ldi	r18, 0xFF	; 255
     dbc:	8f e3       	ldi	r24, 0x3F	; 63
     dbe:	92 e0       	ldi	r25, 0x02	; 2
     dc0:	21 50       	subi	r18, 0x01	; 1
     dc2:	80 40       	sbci	r24, 0x00	; 0
     dc4:	90 40       	sbci	r25, 0x00	; 0
     dc6:	e1 f7       	brne	.-8      	; 0xdc0 <main+0x36>
     dc8:	00 c0       	rjmp	.+0      	; 0xdca <main+0x40>
     dca:	00 00       	nop
     dcc:	f2 cf       	rjmp	.-28     	; 0xdb2 <main+0x28>

00000dce <malloc>:
     dce:	cf 93       	push	r28
     dd0:	df 93       	push	r29
     dd2:	82 30       	cpi	r24, 0x02	; 2
     dd4:	91 05       	cpc	r25, r1
     dd6:	10 f4       	brcc	.+4      	; 0xddc <malloc+0xe>
     dd8:	82 e0       	ldi	r24, 0x02	; 2
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	e0 91 21 02 	lds	r30, 0x0221
     de0:	f0 91 22 02 	lds	r31, 0x0222
     de4:	20 e0       	ldi	r18, 0x00	; 0
     de6:	30 e0       	ldi	r19, 0x00	; 0
     de8:	a0 e0       	ldi	r26, 0x00	; 0
     dea:	b0 e0       	ldi	r27, 0x00	; 0
     dec:	30 97       	sbiw	r30, 0x00	; 0
     dee:	39 f1       	breq	.+78     	; 0xe3e <malloc+0x70>
     df0:	40 81       	ld	r20, Z
     df2:	51 81       	ldd	r21, Z+1	; 0x01
     df4:	48 17       	cp	r20, r24
     df6:	59 07       	cpc	r21, r25
     df8:	b8 f0       	brcs	.+46     	; 0xe28 <malloc+0x5a>
     dfa:	48 17       	cp	r20, r24
     dfc:	59 07       	cpc	r21, r25
     dfe:	71 f4       	brne	.+28     	; 0xe1c <malloc+0x4e>
     e00:	82 81       	ldd	r24, Z+2	; 0x02
     e02:	93 81       	ldd	r25, Z+3	; 0x03
     e04:	10 97       	sbiw	r26, 0x00	; 0
     e06:	29 f0       	breq	.+10     	; 0xe12 <malloc+0x44>
     e08:	13 96       	adiw	r26, 0x03	; 3
     e0a:	9c 93       	st	X, r25
     e0c:	8e 93       	st	-X, r24
     e0e:	12 97       	sbiw	r26, 0x02	; 2
     e10:	2c c0       	rjmp	.+88     	; 0xe6a <malloc+0x9c>
     e12:	90 93 22 02 	sts	0x0222, r25
     e16:	80 93 21 02 	sts	0x0221, r24
     e1a:	27 c0       	rjmp	.+78     	; 0xe6a <malloc+0x9c>
     e1c:	21 15       	cp	r18, r1
     e1e:	31 05       	cpc	r19, r1
     e20:	31 f0       	breq	.+12     	; 0xe2e <malloc+0x60>
     e22:	42 17       	cp	r20, r18
     e24:	53 07       	cpc	r21, r19
     e26:	18 f0       	brcs	.+6      	; 0xe2e <malloc+0x60>
     e28:	a9 01       	movw	r20, r18
     e2a:	db 01       	movw	r26, r22
     e2c:	01 c0       	rjmp	.+2      	; 0xe30 <malloc+0x62>
     e2e:	ef 01       	movw	r28, r30
     e30:	9a 01       	movw	r18, r20
     e32:	bd 01       	movw	r22, r26
     e34:	df 01       	movw	r26, r30
     e36:	02 80       	ldd	r0, Z+2	; 0x02
     e38:	f3 81       	ldd	r31, Z+3	; 0x03
     e3a:	e0 2d       	mov	r30, r0
     e3c:	d7 cf       	rjmp	.-82     	; 0xdec <malloc+0x1e>
     e3e:	21 15       	cp	r18, r1
     e40:	31 05       	cpc	r19, r1
     e42:	f9 f0       	breq	.+62     	; 0xe82 <malloc+0xb4>
     e44:	28 1b       	sub	r18, r24
     e46:	39 0b       	sbc	r19, r25
     e48:	24 30       	cpi	r18, 0x04	; 4
     e4a:	31 05       	cpc	r19, r1
     e4c:	80 f4       	brcc	.+32     	; 0xe6e <malloc+0xa0>
     e4e:	8a 81       	ldd	r24, Y+2	; 0x02
     e50:	9b 81       	ldd	r25, Y+3	; 0x03
     e52:	61 15       	cp	r22, r1
     e54:	71 05       	cpc	r23, r1
     e56:	21 f0       	breq	.+8      	; 0xe60 <malloc+0x92>
     e58:	fb 01       	movw	r30, r22
     e5a:	93 83       	std	Z+3, r25	; 0x03
     e5c:	82 83       	std	Z+2, r24	; 0x02
     e5e:	04 c0       	rjmp	.+8      	; 0xe68 <malloc+0x9a>
     e60:	90 93 22 02 	sts	0x0222, r25
     e64:	80 93 21 02 	sts	0x0221, r24
     e68:	fe 01       	movw	r30, r28
     e6a:	32 96       	adiw	r30, 0x02	; 2
     e6c:	44 c0       	rjmp	.+136    	; 0xef6 <malloc+0x128>
     e6e:	fe 01       	movw	r30, r28
     e70:	e2 0f       	add	r30, r18
     e72:	f3 1f       	adc	r31, r19
     e74:	81 93       	st	Z+, r24
     e76:	91 93       	st	Z+, r25
     e78:	22 50       	subi	r18, 0x02	; 2
     e7a:	31 09       	sbc	r19, r1
     e7c:	39 83       	std	Y+1, r19	; 0x01
     e7e:	28 83       	st	Y, r18
     e80:	3a c0       	rjmp	.+116    	; 0xef6 <malloc+0x128>
     e82:	20 91 1f 02 	lds	r18, 0x021F
     e86:	30 91 20 02 	lds	r19, 0x0220
     e8a:	23 2b       	or	r18, r19
     e8c:	41 f4       	brne	.+16     	; 0xe9e <malloc+0xd0>
     e8e:	20 91 02 01 	lds	r18, 0x0102
     e92:	30 91 03 01 	lds	r19, 0x0103
     e96:	30 93 20 02 	sts	0x0220, r19
     e9a:	20 93 1f 02 	sts	0x021F, r18
     e9e:	20 91 00 01 	lds	r18, 0x0100
     ea2:	30 91 01 01 	lds	r19, 0x0101
     ea6:	21 15       	cp	r18, r1
     ea8:	31 05       	cpc	r19, r1
     eaa:	41 f4       	brne	.+16     	; 0xebc <malloc+0xee>
     eac:	2d b7       	in	r18, 0x3d	; 61
     eae:	3e b7       	in	r19, 0x3e	; 62
     eb0:	40 91 04 01 	lds	r20, 0x0104
     eb4:	50 91 05 01 	lds	r21, 0x0105
     eb8:	24 1b       	sub	r18, r20
     eba:	35 0b       	sbc	r19, r21
     ebc:	e0 91 1f 02 	lds	r30, 0x021F
     ec0:	f0 91 20 02 	lds	r31, 0x0220
     ec4:	e2 17       	cp	r30, r18
     ec6:	f3 07       	cpc	r31, r19
     ec8:	a0 f4       	brcc	.+40     	; 0xef2 <malloc+0x124>
     eca:	2e 1b       	sub	r18, r30
     ecc:	3f 0b       	sbc	r19, r31
     ece:	28 17       	cp	r18, r24
     ed0:	39 07       	cpc	r19, r25
     ed2:	78 f0       	brcs	.+30     	; 0xef2 <malloc+0x124>
     ed4:	ac 01       	movw	r20, r24
     ed6:	4e 5f       	subi	r20, 0xFE	; 254
     ed8:	5f 4f       	sbci	r21, 0xFF	; 255
     eda:	24 17       	cp	r18, r20
     edc:	35 07       	cpc	r19, r21
     ede:	48 f0       	brcs	.+18     	; 0xef2 <malloc+0x124>
     ee0:	4e 0f       	add	r20, r30
     ee2:	5f 1f       	adc	r21, r31
     ee4:	50 93 20 02 	sts	0x0220, r21
     ee8:	40 93 1f 02 	sts	0x021F, r20
     eec:	81 93       	st	Z+, r24
     eee:	91 93       	st	Z+, r25
     ef0:	02 c0       	rjmp	.+4      	; 0xef6 <malloc+0x128>
     ef2:	e0 e0       	ldi	r30, 0x00	; 0
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	cf 01       	movw	r24, r30
     ef8:	df 91       	pop	r29
     efa:	cf 91       	pop	r28
     efc:	08 95       	ret

00000efe <free>:
     efe:	cf 93       	push	r28
     f00:	df 93       	push	r29
     f02:	00 97       	sbiw	r24, 0x00	; 0
     f04:	09 f4       	brne	.+2      	; 0xf08 <free+0xa>
     f06:	87 c0       	rjmp	.+270    	; 0x1016 <free+0x118>
     f08:	fc 01       	movw	r30, r24
     f0a:	32 97       	sbiw	r30, 0x02	; 2
     f0c:	13 82       	std	Z+3, r1	; 0x03
     f0e:	12 82       	std	Z+2, r1	; 0x02
     f10:	c0 91 21 02 	lds	r28, 0x0221
     f14:	d0 91 22 02 	lds	r29, 0x0222
     f18:	20 97       	sbiw	r28, 0x00	; 0
     f1a:	81 f4       	brne	.+32     	; 0xf3c <free+0x3e>
     f1c:	20 81       	ld	r18, Z
     f1e:	31 81       	ldd	r19, Z+1	; 0x01
     f20:	28 0f       	add	r18, r24
     f22:	39 1f       	adc	r19, r25
     f24:	80 91 1f 02 	lds	r24, 0x021F
     f28:	90 91 20 02 	lds	r25, 0x0220
     f2c:	82 17       	cp	r24, r18
     f2e:	93 07       	cpc	r25, r19
     f30:	79 f5       	brne	.+94     	; 0xf90 <free+0x92>
     f32:	f0 93 20 02 	sts	0x0220, r31
     f36:	e0 93 1f 02 	sts	0x021F, r30
     f3a:	6d c0       	rjmp	.+218    	; 0x1016 <free+0x118>
     f3c:	de 01       	movw	r26, r28
     f3e:	20 e0       	ldi	r18, 0x00	; 0
     f40:	30 e0       	ldi	r19, 0x00	; 0
     f42:	ae 17       	cp	r26, r30
     f44:	bf 07       	cpc	r27, r31
     f46:	50 f4       	brcc	.+20     	; 0xf5c <free+0x5e>
     f48:	12 96       	adiw	r26, 0x02	; 2
     f4a:	4d 91       	ld	r20, X+
     f4c:	5c 91       	ld	r21, X
     f4e:	13 97       	sbiw	r26, 0x03	; 3
     f50:	9d 01       	movw	r18, r26
     f52:	41 15       	cp	r20, r1
     f54:	51 05       	cpc	r21, r1
     f56:	09 f1       	breq	.+66     	; 0xf9a <free+0x9c>
     f58:	da 01       	movw	r26, r20
     f5a:	f3 cf       	rjmp	.-26     	; 0xf42 <free+0x44>
     f5c:	b3 83       	std	Z+3, r27	; 0x03
     f5e:	a2 83       	std	Z+2, r26	; 0x02
     f60:	40 81       	ld	r20, Z
     f62:	51 81       	ldd	r21, Z+1	; 0x01
     f64:	84 0f       	add	r24, r20
     f66:	95 1f       	adc	r25, r21
     f68:	8a 17       	cp	r24, r26
     f6a:	9b 07       	cpc	r25, r27
     f6c:	71 f4       	brne	.+28     	; 0xf8a <free+0x8c>
     f6e:	8d 91       	ld	r24, X+
     f70:	9c 91       	ld	r25, X
     f72:	11 97       	sbiw	r26, 0x01	; 1
     f74:	84 0f       	add	r24, r20
     f76:	95 1f       	adc	r25, r21
     f78:	02 96       	adiw	r24, 0x02	; 2
     f7a:	91 83       	std	Z+1, r25	; 0x01
     f7c:	80 83       	st	Z, r24
     f7e:	12 96       	adiw	r26, 0x02	; 2
     f80:	8d 91       	ld	r24, X+
     f82:	9c 91       	ld	r25, X
     f84:	13 97       	sbiw	r26, 0x03	; 3
     f86:	93 83       	std	Z+3, r25	; 0x03
     f88:	82 83       	std	Z+2, r24	; 0x02
     f8a:	21 15       	cp	r18, r1
     f8c:	31 05       	cpc	r19, r1
     f8e:	29 f4       	brne	.+10     	; 0xf9a <free+0x9c>
     f90:	f0 93 22 02 	sts	0x0222, r31
     f94:	e0 93 21 02 	sts	0x0221, r30
     f98:	3e c0       	rjmp	.+124    	; 0x1016 <free+0x118>
     f9a:	d9 01       	movw	r26, r18
     f9c:	13 96       	adiw	r26, 0x03	; 3
     f9e:	fc 93       	st	X, r31
     fa0:	ee 93       	st	-X, r30
     fa2:	12 97       	sbiw	r26, 0x02	; 2
     fa4:	4d 91       	ld	r20, X+
     fa6:	5d 91       	ld	r21, X+
     fa8:	a4 0f       	add	r26, r20
     faa:	b5 1f       	adc	r27, r21
     fac:	ea 17       	cp	r30, r26
     fae:	fb 07       	cpc	r31, r27
     fb0:	79 f4       	brne	.+30     	; 0xfd0 <free+0xd2>
     fb2:	80 81       	ld	r24, Z
     fb4:	91 81       	ldd	r25, Z+1	; 0x01
     fb6:	84 0f       	add	r24, r20
     fb8:	95 1f       	adc	r25, r21
     fba:	02 96       	adiw	r24, 0x02	; 2
     fbc:	d9 01       	movw	r26, r18
     fbe:	11 96       	adiw	r26, 0x01	; 1
     fc0:	9c 93       	st	X, r25
     fc2:	8e 93       	st	-X, r24
     fc4:	82 81       	ldd	r24, Z+2	; 0x02
     fc6:	93 81       	ldd	r25, Z+3	; 0x03
     fc8:	13 96       	adiw	r26, 0x03	; 3
     fca:	9c 93       	st	X, r25
     fcc:	8e 93       	st	-X, r24
     fce:	12 97       	sbiw	r26, 0x02	; 2
     fd0:	e0 e0       	ldi	r30, 0x00	; 0
     fd2:	f0 e0       	ldi	r31, 0x00	; 0
     fd4:	8a 81       	ldd	r24, Y+2	; 0x02
     fd6:	9b 81       	ldd	r25, Y+3	; 0x03
     fd8:	00 97       	sbiw	r24, 0x00	; 0
     fda:	19 f0       	breq	.+6      	; 0xfe2 <free+0xe4>
     fdc:	fe 01       	movw	r30, r28
     fde:	ec 01       	movw	r28, r24
     fe0:	f9 cf       	rjmp	.-14     	; 0xfd4 <free+0xd6>
     fe2:	ce 01       	movw	r24, r28
     fe4:	02 96       	adiw	r24, 0x02	; 2
     fe6:	28 81       	ld	r18, Y
     fe8:	39 81       	ldd	r19, Y+1	; 0x01
     fea:	82 0f       	add	r24, r18
     fec:	93 1f       	adc	r25, r19
     fee:	20 91 1f 02 	lds	r18, 0x021F
     ff2:	30 91 20 02 	lds	r19, 0x0220
     ff6:	28 17       	cp	r18, r24
     ff8:	39 07       	cpc	r19, r25
     ffa:	69 f4       	brne	.+26     	; 0x1016 <free+0x118>
     ffc:	30 97       	sbiw	r30, 0x00	; 0
     ffe:	29 f4       	brne	.+10     	; 0x100a <free+0x10c>
    1000:	10 92 22 02 	sts	0x0222, r1
    1004:	10 92 21 02 	sts	0x0221, r1
    1008:	02 c0       	rjmp	.+4      	; 0x100e <free+0x110>
    100a:	13 82       	std	Z+3, r1	; 0x03
    100c:	12 82       	std	Z+2, r1	; 0x02
    100e:	d0 93 20 02 	sts	0x0220, r29
    1012:	c0 93 1f 02 	sts	0x021F, r28
    1016:	df 91       	pop	r29
    1018:	cf 91       	pop	r28
    101a:	08 95       	ret

0000101c <fdevopen>:
    101c:	0f 93       	push	r16
    101e:	1f 93       	push	r17
    1020:	cf 93       	push	r28
    1022:	df 93       	push	r29
    1024:	ec 01       	movw	r28, r24
    1026:	8b 01       	movw	r16, r22
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	31 f4       	brne	.+12     	; 0x1038 <fdevopen+0x1c>
    102c:	61 15       	cp	r22, r1
    102e:	71 05       	cpc	r23, r1
    1030:	19 f4       	brne	.+6      	; 0x1038 <fdevopen+0x1c>
    1032:	80 e0       	ldi	r24, 0x00	; 0
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	38 c0       	rjmp	.+112    	; 0x10a8 <fdevopen+0x8c>
    1038:	6e e0       	ldi	r22, 0x0E	; 14
    103a:	70 e0       	ldi	r23, 0x00	; 0
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	0e 94 6c 0a 	call	0x14d8	; 0x14d8 <calloc>
    1044:	fc 01       	movw	r30, r24
    1046:	00 97       	sbiw	r24, 0x00	; 0
    1048:	a1 f3       	breq	.-24     	; 0x1032 <fdevopen+0x16>
    104a:	80 e8       	ldi	r24, 0x80	; 128
    104c:	83 83       	std	Z+3, r24	; 0x03
    104e:	01 15       	cp	r16, r1
    1050:	11 05       	cpc	r17, r1
    1052:	71 f0       	breq	.+28     	; 0x1070 <fdevopen+0x54>
    1054:	13 87       	std	Z+11, r17	; 0x0b
    1056:	02 87       	std	Z+10, r16	; 0x0a
    1058:	81 e8       	ldi	r24, 0x81	; 129
    105a:	83 83       	std	Z+3, r24	; 0x03
    105c:	80 91 23 02 	lds	r24, 0x0223
    1060:	90 91 24 02 	lds	r25, 0x0224
    1064:	89 2b       	or	r24, r25
    1066:	21 f4       	brne	.+8      	; 0x1070 <fdevopen+0x54>
    1068:	f0 93 24 02 	sts	0x0224, r31
    106c:	e0 93 23 02 	sts	0x0223, r30
    1070:	20 97       	sbiw	r28, 0x00	; 0
    1072:	c9 f0       	breq	.+50     	; 0x10a6 <fdevopen+0x8a>
    1074:	d1 87       	std	Z+9, r29	; 0x09
    1076:	c0 87       	std	Z+8, r28	; 0x08
    1078:	83 81       	ldd	r24, Z+3	; 0x03
    107a:	82 60       	ori	r24, 0x02	; 2
    107c:	83 83       	std	Z+3, r24	; 0x03
    107e:	80 91 25 02 	lds	r24, 0x0225
    1082:	90 91 26 02 	lds	r25, 0x0226
    1086:	89 2b       	or	r24, r25
    1088:	71 f4       	brne	.+28     	; 0x10a6 <fdevopen+0x8a>
    108a:	f0 93 26 02 	sts	0x0226, r31
    108e:	e0 93 25 02 	sts	0x0225, r30
    1092:	80 91 27 02 	lds	r24, 0x0227
    1096:	90 91 28 02 	lds	r25, 0x0228
    109a:	89 2b       	or	r24, r25
    109c:	21 f4       	brne	.+8      	; 0x10a6 <fdevopen+0x8a>
    109e:	f0 93 28 02 	sts	0x0228, r31
    10a2:	e0 93 27 02 	sts	0x0227, r30
    10a6:	cf 01       	movw	r24, r30
    10a8:	df 91       	pop	r29
    10aa:	cf 91       	pop	r28
    10ac:	1f 91       	pop	r17
    10ae:	0f 91       	pop	r16
    10b0:	08 95       	ret

000010b2 <printf>:
    10b2:	a0 e0       	ldi	r26, 0x00	; 0
    10b4:	b0 e0       	ldi	r27, 0x00	; 0
    10b6:	ef e5       	ldi	r30, 0x5F	; 95
    10b8:	f8 e0       	ldi	r31, 0x08	; 8
    10ba:	0c 94 45 0b 	jmp	0x168a	; 0x168a <__prologue_saves__+0x20>
    10be:	fe 01       	movw	r30, r28
    10c0:	35 96       	adiw	r30, 0x05	; 5
    10c2:	61 91       	ld	r22, Z+
    10c4:	71 91       	ld	r23, Z+
    10c6:	af 01       	movw	r20, r30
    10c8:	80 91 25 02 	lds	r24, 0x0225
    10cc:	90 91 26 02 	lds	r25, 0x0226
    10d0:	0e 94 9a 08 	call	0x1134	; 0x1134 <vfprintf>
    10d4:	e2 e0       	ldi	r30, 0x02	; 2
    10d6:	0c 94 61 0b 	jmp	0x16c2	; 0x16c2 <__epilogue_restores__+0x20>

000010da <puts>:
    10da:	0f 93       	push	r16
    10dc:	1f 93       	push	r17
    10de:	cf 93       	push	r28
    10e0:	df 93       	push	r29
    10e2:	e0 91 25 02 	lds	r30, 0x0225
    10e6:	f0 91 26 02 	lds	r31, 0x0226
    10ea:	23 81       	ldd	r18, Z+3	; 0x03
    10ec:	21 ff       	sbrs	r18, 1
    10ee:	1b c0       	rjmp	.+54     	; 0x1126 <puts+0x4c>
    10f0:	ec 01       	movw	r28, r24
    10f2:	00 e0       	ldi	r16, 0x00	; 0
    10f4:	10 e0       	ldi	r17, 0x00	; 0
    10f6:	89 91       	ld	r24, Y+
    10f8:	60 91 25 02 	lds	r22, 0x0225
    10fc:	70 91 26 02 	lds	r23, 0x0226
    1100:	db 01       	movw	r26, r22
    1102:	18 96       	adiw	r26, 0x08	; 8
    1104:	ed 91       	ld	r30, X+
    1106:	fc 91       	ld	r31, X
    1108:	19 97       	sbiw	r26, 0x09	; 9
    110a:	88 23       	and	r24, r24
    110c:	31 f0       	breq	.+12     	; 0x111a <puts+0x40>
    110e:	09 95       	icall
    1110:	89 2b       	or	r24, r25
    1112:	89 f3       	breq	.-30     	; 0x10f6 <puts+0x1c>
    1114:	0f ef       	ldi	r16, 0xFF	; 255
    1116:	1f ef       	ldi	r17, 0xFF	; 255
    1118:	ee cf       	rjmp	.-36     	; 0x10f6 <puts+0x1c>
    111a:	8a e0       	ldi	r24, 0x0A	; 10
    111c:	09 95       	icall
    111e:	89 2b       	or	r24, r25
    1120:	11 f4       	brne	.+4      	; 0x1126 <puts+0x4c>
    1122:	c8 01       	movw	r24, r16
    1124:	02 c0       	rjmp	.+4      	; 0x112a <puts+0x50>
    1126:	8f ef       	ldi	r24, 0xFF	; 255
    1128:	9f ef       	ldi	r25, 0xFF	; 255
    112a:	df 91       	pop	r29
    112c:	cf 91       	pop	r28
    112e:	1f 91       	pop	r17
    1130:	0f 91       	pop	r16
    1132:	08 95       	ret

00001134 <vfprintf>:
    1134:	ac e0       	ldi	r26, 0x0C	; 12
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e0 ea       	ldi	r30, 0xA0	; 160
    113a:	f8 e0       	ldi	r31, 0x08	; 8
    113c:	0c 94 35 0b 	jmp	0x166a	; 0x166a <__prologue_saves__>
    1140:	7c 01       	movw	r14, r24
    1142:	6b 01       	movw	r12, r22
    1144:	8a 01       	movw	r16, r20
    1146:	fc 01       	movw	r30, r24
    1148:	17 82       	std	Z+7, r1	; 0x07
    114a:	16 82       	std	Z+6, r1	; 0x06
    114c:	83 81       	ldd	r24, Z+3	; 0x03
    114e:	81 ff       	sbrs	r24, 1
    1150:	bd c1       	rjmp	.+890    	; 0x14cc <vfprintf+0x398>
    1152:	ce 01       	movw	r24, r28
    1154:	01 96       	adiw	r24, 0x01	; 1
    1156:	4c 01       	movw	r8, r24
    1158:	f7 01       	movw	r30, r14
    115a:	93 81       	ldd	r25, Z+3	; 0x03
    115c:	f6 01       	movw	r30, r12
    115e:	93 fd       	sbrc	r25, 3
    1160:	85 91       	lpm	r24, Z+
    1162:	93 ff       	sbrs	r25, 3
    1164:	81 91       	ld	r24, Z+
    1166:	6f 01       	movw	r12, r30
    1168:	88 23       	and	r24, r24
    116a:	09 f4       	brne	.+2      	; 0x116e <vfprintf+0x3a>
    116c:	ab c1       	rjmp	.+854    	; 0x14c4 <vfprintf+0x390>
    116e:	85 32       	cpi	r24, 0x25	; 37
    1170:	39 f4       	brne	.+14     	; 0x1180 <vfprintf+0x4c>
    1172:	93 fd       	sbrc	r25, 3
    1174:	85 91       	lpm	r24, Z+
    1176:	93 ff       	sbrs	r25, 3
    1178:	81 91       	ld	r24, Z+
    117a:	6f 01       	movw	r12, r30
    117c:	85 32       	cpi	r24, 0x25	; 37
    117e:	29 f4       	brne	.+10     	; 0x118a <vfprintf+0x56>
    1180:	b7 01       	movw	r22, r14
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    1188:	e7 cf       	rjmp	.-50     	; 0x1158 <vfprintf+0x24>
    118a:	51 2c       	mov	r5, r1
    118c:	31 2c       	mov	r3, r1
    118e:	20 e0       	ldi	r18, 0x00	; 0
    1190:	20 32       	cpi	r18, 0x20	; 32
    1192:	a0 f4       	brcc	.+40     	; 0x11bc <vfprintf+0x88>
    1194:	8b 32       	cpi	r24, 0x2B	; 43
    1196:	69 f0       	breq	.+26     	; 0x11b2 <vfprintf+0x7e>
    1198:	30 f4       	brcc	.+12     	; 0x11a6 <vfprintf+0x72>
    119a:	80 32       	cpi	r24, 0x20	; 32
    119c:	59 f0       	breq	.+22     	; 0x11b4 <vfprintf+0x80>
    119e:	83 32       	cpi	r24, 0x23	; 35
    11a0:	69 f4       	brne	.+26     	; 0x11bc <vfprintf+0x88>
    11a2:	20 61       	ori	r18, 0x10	; 16
    11a4:	2c c0       	rjmp	.+88     	; 0x11fe <vfprintf+0xca>
    11a6:	8d 32       	cpi	r24, 0x2D	; 45
    11a8:	39 f0       	breq	.+14     	; 0x11b8 <vfprintf+0x84>
    11aa:	80 33       	cpi	r24, 0x30	; 48
    11ac:	39 f4       	brne	.+14     	; 0x11bc <vfprintf+0x88>
    11ae:	21 60       	ori	r18, 0x01	; 1
    11b0:	26 c0       	rjmp	.+76     	; 0x11fe <vfprintf+0xca>
    11b2:	22 60       	ori	r18, 0x02	; 2
    11b4:	24 60       	ori	r18, 0x04	; 4
    11b6:	23 c0       	rjmp	.+70     	; 0x11fe <vfprintf+0xca>
    11b8:	28 60       	ori	r18, 0x08	; 8
    11ba:	21 c0       	rjmp	.+66     	; 0x11fe <vfprintf+0xca>
    11bc:	27 fd       	sbrc	r18, 7
    11be:	27 c0       	rjmp	.+78     	; 0x120e <vfprintf+0xda>
    11c0:	30 ed       	ldi	r19, 0xD0	; 208
    11c2:	38 0f       	add	r19, r24
    11c4:	3a 30       	cpi	r19, 0x0A	; 10
    11c6:	78 f4       	brcc	.+30     	; 0x11e6 <vfprintf+0xb2>
    11c8:	26 ff       	sbrs	r18, 6
    11ca:	06 c0       	rjmp	.+12     	; 0x11d8 <vfprintf+0xa4>
    11cc:	fa e0       	ldi	r31, 0x0A	; 10
    11ce:	5f 9e       	mul	r5, r31
    11d0:	30 0d       	add	r19, r0
    11d2:	11 24       	eor	r1, r1
    11d4:	53 2e       	mov	r5, r19
    11d6:	13 c0       	rjmp	.+38     	; 0x11fe <vfprintf+0xca>
    11d8:	8a e0       	ldi	r24, 0x0A	; 10
    11da:	38 9e       	mul	r3, r24
    11dc:	30 0d       	add	r19, r0
    11de:	11 24       	eor	r1, r1
    11e0:	33 2e       	mov	r3, r19
    11e2:	20 62       	ori	r18, 0x20	; 32
    11e4:	0c c0       	rjmp	.+24     	; 0x11fe <vfprintf+0xca>
    11e6:	8e 32       	cpi	r24, 0x2E	; 46
    11e8:	21 f4       	brne	.+8      	; 0x11f2 <vfprintf+0xbe>
    11ea:	26 fd       	sbrc	r18, 6
    11ec:	6b c1       	rjmp	.+726    	; 0x14c4 <vfprintf+0x390>
    11ee:	20 64       	ori	r18, 0x40	; 64
    11f0:	06 c0       	rjmp	.+12     	; 0x11fe <vfprintf+0xca>
    11f2:	8c 36       	cpi	r24, 0x6C	; 108
    11f4:	11 f4       	brne	.+4      	; 0x11fa <vfprintf+0xc6>
    11f6:	20 68       	ori	r18, 0x80	; 128
    11f8:	02 c0       	rjmp	.+4      	; 0x11fe <vfprintf+0xca>
    11fa:	88 36       	cpi	r24, 0x68	; 104
    11fc:	41 f4       	brne	.+16     	; 0x120e <vfprintf+0xda>
    11fe:	f6 01       	movw	r30, r12
    1200:	93 fd       	sbrc	r25, 3
    1202:	85 91       	lpm	r24, Z+
    1204:	93 ff       	sbrs	r25, 3
    1206:	81 91       	ld	r24, Z+
    1208:	6f 01       	movw	r12, r30
    120a:	81 11       	cpse	r24, r1
    120c:	c1 cf       	rjmp	.-126    	; 0x1190 <vfprintf+0x5c>
    120e:	98 2f       	mov	r25, r24
    1210:	9f 7d       	andi	r25, 0xDF	; 223
    1212:	95 54       	subi	r25, 0x45	; 69
    1214:	93 30       	cpi	r25, 0x03	; 3
    1216:	28 f4       	brcc	.+10     	; 0x1222 <vfprintf+0xee>
    1218:	0c 5f       	subi	r16, 0xFC	; 252
    121a:	1f 4f       	sbci	r17, 0xFF	; 255
    121c:	ff e3       	ldi	r31, 0x3F	; 63
    121e:	f9 83       	std	Y+1, r31	; 0x01
    1220:	0d c0       	rjmp	.+26     	; 0x123c <vfprintf+0x108>
    1222:	83 36       	cpi	r24, 0x63	; 99
    1224:	31 f0       	breq	.+12     	; 0x1232 <vfprintf+0xfe>
    1226:	83 37       	cpi	r24, 0x73	; 115
    1228:	71 f0       	breq	.+28     	; 0x1246 <vfprintf+0x112>
    122a:	83 35       	cpi	r24, 0x53	; 83
    122c:	09 f0       	breq	.+2      	; 0x1230 <vfprintf+0xfc>
    122e:	5b c0       	rjmp	.+182    	; 0x12e6 <vfprintf+0x1b2>
    1230:	22 c0       	rjmp	.+68     	; 0x1276 <vfprintf+0x142>
    1232:	f8 01       	movw	r30, r16
    1234:	80 81       	ld	r24, Z
    1236:	89 83       	std	Y+1, r24	; 0x01
    1238:	0e 5f       	subi	r16, 0xFE	; 254
    123a:	1f 4f       	sbci	r17, 0xFF	; 255
    123c:	44 24       	eor	r4, r4
    123e:	43 94       	inc	r4
    1240:	51 2c       	mov	r5, r1
    1242:	54 01       	movw	r10, r8
    1244:	15 c0       	rjmp	.+42     	; 0x1270 <vfprintf+0x13c>
    1246:	38 01       	movw	r6, r16
    1248:	f2 e0       	ldi	r31, 0x02	; 2
    124a:	6f 0e       	add	r6, r31
    124c:	71 1c       	adc	r7, r1
    124e:	f8 01       	movw	r30, r16
    1250:	a0 80       	ld	r10, Z
    1252:	b1 80       	ldd	r11, Z+1	; 0x01
    1254:	26 ff       	sbrs	r18, 6
    1256:	03 c0       	rjmp	.+6      	; 0x125e <vfprintf+0x12a>
    1258:	65 2d       	mov	r22, r5
    125a:	70 e0       	ldi	r23, 0x00	; 0
    125c:	02 c0       	rjmp	.+4      	; 0x1262 <vfprintf+0x12e>
    125e:	6f ef       	ldi	r22, 0xFF	; 255
    1260:	7f ef       	ldi	r23, 0xFF	; 255
    1262:	c5 01       	movw	r24, r10
    1264:	2c 87       	std	Y+12, r18	; 0x0c
    1266:	0e 94 9a 0a 	call	0x1534	; 0x1534 <strnlen>
    126a:	2c 01       	movw	r4, r24
    126c:	83 01       	movw	r16, r6
    126e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1270:	2f 77       	andi	r18, 0x7F	; 127
    1272:	22 2e       	mov	r2, r18
    1274:	17 c0       	rjmp	.+46     	; 0x12a4 <vfprintf+0x170>
    1276:	38 01       	movw	r6, r16
    1278:	f2 e0       	ldi	r31, 0x02	; 2
    127a:	6f 0e       	add	r6, r31
    127c:	71 1c       	adc	r7, r1
    127e:	f8 01       	movw	r30, r16
    1280:	a0 80       	ld	r10, Z
    1282:	b1 80       	ldd	r11, Z+1	; 0x01
    1284:	26 ff       	sbrs	r18, 6
    1286:	03 c0       	rjmp	.+6      	; 0x128e <vfprintf+0x15a>
    1288:	65 2d       	mov	r22, r5
    128a:	70 e0       	ldi	r23, 0x00	; 0
    128c:	02 c0       	rjmp	.+4      	; 0x1292 <vfprintf+0x15e>
    128e:	6f ef       	ldi	r22, 0xFF	; 255
    1290:	7f ef       	ldi	r23, 0xFF	; 255
    1292:	c5 01       	movw	r24, r10
    1294:	2c 87       	std	Y+12, r18	; 0x0c
    1296:	0e 94 88 0a 	call	0x1510	; 0x1510 <strnlen_P>
    129a:	2c 01       	movw	r4, r24
    129c:	2c 85       	ldd	r18, Y+12	; 0x0c
    129e:	20 68       	ori	r18, 0x80	; 128
    12a0:	22 2e       	mov	r2, r18
    12a2:	83 01       	movw	r16, r6
    12a4:	23 fc       	sbrc	r2, 3
    12a6:	1b c0       	rjmp	.+54     	; 0x12de <vfprintf+0x1aa>
    12a8:	83 2d       	mov	r24, r3
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	48 16       	cp	r4, r24
    12ae:	59 06       	cpc	r5, r25
    12b0:	b0 f4       	brcc	.+44     	; 0x12de <vfprintf+0x1aa>
    12b2:	b7 01       	movw	r22, r14
    12b4:	80 e2       	ldi	r24, 0x20	; 32
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    12bc:	3a 94       	dec	r3
    12be:	f4 cf       	rjmp	.-24     	; 0x12a8 <vfprintf+0x174>
    12c0:	f5 01       	movw	r30, r10
    12c2:	27 fc       	sbrc	r2, 7
    12c4:	85 91       	lpm	r24, Z+
    12c6:	27 fe       	sbrs	r2, 7
    12c8:	81 91       	ld	r24, Z+
    12ca:	5f 01       	movw	r10, r30
    12cc:	b7 01       	movw	r22, r14
    12ce:	90 e0       	ldi	r25, 0x00	; 0
    12d0:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    12d4:	31 10       	cpse	r3, r1
    12d6:	3a 94       	dec	r3
    12d8:	f1 e0       	ldi	r31, 0x01	; 1
    12da:	4f 1a       	sub	r4, r31
    12dc:	51 08       	sbc	r5, r1
    12de:	41 14       	cp	r4, r1
    12e0:	51 04       	cpc	r5, r1
    12e2:	71 f7       	brne	.-36     	; 0x12c0 <vfprintf+0x18c>
    12e4:	e5 c0       	rjmp	.+458    	; 0x14b0 <vfprintf+0x37c>
    12e6:	84 36       	cpi	r24, 0x64	; 100
    12e8:	11 f0       	breq	.+4      	; 0x12ee <vfprintf+0x1ba>
    12ea:	89 36       	cpi	r24, 0x69	; 105
    12ec:	39 f5       	brne	.+78     	; 0x133c <vfprintf+0x208>
    12ee:	f8 01       	movw	r30, r16
    12f0:	27 ff       	sbrs	r18, 7
    12f2:	07 c0       	rjmp	.+14     	; 0x1302 <vfprintf+0x1ce>
    12f4:	60 81       	ld	r22, Z
    12f6:	71 81       	ldd	r23, Z+1	; 0x01
    12f8:	82 81       	ldd	r24, Z+2	; 0x02
    12fa:	93 81       	ldd	r25, Z+3	; 0x03
    12fc:	0c 5f       	subi	r16, 0xFC	; 252
    12fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1300:	08 c0       	rjmp	.+16     	; 0x1312 <vfprintf+0x1de>
    1302:	60 81       	ld	r22, Z
    1304:	71 81       	ldd	r23, Z+1	; 0x01
    1306:	88 27       	eor	r24, r24
    1308:	77 fd       	sbrc	r23, 7
    130a:	80 95       	com	r24
    130c:	98 2f       	mov	r25, r24
    130e:	0e 5f       	subi	r16, 0xFE	; 254
    1310:	1f 4f       	sbci	r17, 0xFF	; 255
    1312:	2f 76       	andi	r18, 0x6F	; 111
    1314:	b2 2e       	mov	r11, r18
    1316:	97 ff       	sbrs	r25, 7
    1318:	09 c0       	rjmp	.+18     	; 0x132c <vfprintf+0x1f8>
    131a:	90 95       	com	r25
    131c:	80 95       	com	r24
    131e:	70 95       	com	r23
    1320:	61 95       	neg	r22
    1322:	7f 4f       	sbci	r23, 0xFF	; 255
    1324:	8f 4f       	sbci	r24, 0xFF	; 255
    1326:	9f 4f       	sbci	r25, 0xFF	; 255
    1328:	20 68       	ori	r18, 0x80	; 128
    132a:	b2 2e       	mov	r11, r18
    132c:	2a e0       	ldi	r18, 0x0A	; 10
    132e:	30 e0       	ldi	r19, 0x00	; 0
    1330:	a4 01       	movw	r20, r8
    1332:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__ultoa_invert>
    1336:	a8 2e       	mov	r10, r24
    1338:	a8 18       	sub	r10, r8
    133a:	44 c0       	rjmp	.+136    	; 0x13c4 <vfprintf+0x290>
    133c:	85 37       	cpi	r24, 0x75	; 117
    133e:	29 f4       	brne	.+10     	; 0x134a <vfprintf+0x216>
    1340:	2f 7e       	andi	r18, 0xEF	; 239
    1342:	b2 2e       	mov	r11, r18
    1344:	2a e0       	ldi	r18, 0x0A	; 10
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	25 c0       	rjmp	.+74     	; 0x1394 <vfprintf+0x260>
    134a:	f2 2f       	mov	r31, r18
    134c:	f9 7f       	andi	r31, 0xF9	; 249
    134e:	bf 2e       	mov	r11, r31
    1350:	8f 36       	cpi	r24, 0x6F	; 111
    1352:	c1 f0       	breq	.+48     	; 0x1384 <vfprintf+0x250>
    1354:	18 f4       	brcc	.+6      	; 0x135c <vfprintf+0x228>
    1356:	88 35       	cpi	r24, 0x58	; 88
    1358:	79 f0       	breq	.+30     	; 0x1378 <vfprintf+0x244>
    135a:	b4 c0       	rjmp	.+360    	; 0x14c4 <vfprintf+0x390>
    135c:	80 37       	cpi	r24, 0x70	; 112
    135e:	19 f0       	breq	.+6      	; 0x1366 <vfprintf+0x232>
    1360:	88 37       	cpi	r24, 0x78	; 120
    1362:	21 f0       	breq	.+8      	; 0x136c <vfprintf+0x238>
    1364:	af c0       	rjmp	.+350    	; 0x14c4 <vfprintf+0x390>
    1366:	2f 2f       	mov	r18, r31
    1368:	20 61       	ori	r18, 0x10	; 16
    136a:	b2 2e       	mov	r11, r18
    136c:	b4 fe       	sbrs	r11, 4
    136e:	0d c0       	rjmp	.+26     	; 0x138a <vfprintf+0x256>
    1370:	8b 2d       	mov	r24, r11
    1372:	84 60       	ori	r24, 0x04	; 4
    1374:	b8 2e       	mov	r11, r24
    1376:	09 c0       	rjmp	.+18     	; 0x138a <vfprintf+0x256>
    1378:	24 ff       	sbrs	r18, 4
    137a:	0a c0       	rjmp	.+20     	; 0x1390 <vfprintf+0x25c>
    137c:	9f 2f       	mov	r25, r31
    137e:	96 60       	ori	r25, 0x06	; 6
    1380:	b9 2e       	mov	r11, r25
    1382:	06 c0       	rjmp	.+12     	; 0x1390 <vfprintf+0x25c>
    1384:	28 e0       	ldi	r18, 0x08	; 8
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	05 c0       	rjmp	.+10     	; 0x1394 <vfprintf+0x260>
    138a:	20 e1       	ldi	r18, 0x10	; 16
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <vfprintf+0x260>
    1390:	20 e1       	ldi	r18, 0x10	; 16
    1392:	32 e0       	ldi	r19, 0x02	; 2
    1394:	f8 01       	movw	r30, r16
    1396:	b7 fe       	sbrs	r11, 7
    1398:	07 c0       	rjmp	.+14     	; 0x13a8 <vfprintf+0x274>
    139a:	60 81       	ld	r22, Z
    139c:	71 81       	ldd	r23, Z+1	; 0x01
    139e:	82 81       	ldd	r24, Z+2	; 0x02
    13a0:	93 81       	ldd	r25, Z+3	; 0x03
    13a2:	0c 5f       	subi	r16, 0xFC	; 252
    13a4:	1f 4f       	sbci	r17, 0xFF	; 255
    13a6:	06 c0       	rjmp	.+12     	; 0x13b4 <vfprintf+0x280>
    13a8:	60 81       	ld	r22, Z
    13aa:	71 81       	ldd	r23, Z+1	; 0x01
    13ac:	80 e0       	ldi	r24, 0x00	; 0
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	0e 5f       	subi	r16, 0xFE	; 254
    13b2:	1f 4f       	sbci	r17, 0xFF	; 255
    13b4:	a4 01       	movw	r20, r8
    13b6:	0e 94 d7 0a 	call	0x15ae	; 0x15ae <__ultoa_invert>
    13ba:	a8 2e       	mov	r10, r24
    13bc:	a8 18       	sub	r10, r8
    13be:	fb 2d       	mov	r31, r11
    13c0:	ff 77       	andi	r31, 0x7F	; 127
    13c2:	bf 2e       	mov	r11, r31
    13c4:	b6 fe       	sbrs	r11, 6
    13c6:	0b c0       	rjmp	.+22     	; 0x13de <vfprintf+0x2aa>
    13c8:	2b 2d       	mov	r18, r11
    13ca:	2e 7f       	andi	r18, 0xFE	; 254
    13cc:	a5 14       	cp	r10, r5
    13ce:	50 f4       	brcc	.+20     	; 0x13e4 <vfprintf+0x2b0>
    13d0:	b4 fe       	sbrs	r11, 4
    13d2:	0a c0       	rjmp	.+20     	; 0x13e8 <vfprintf+0x2b4>
    13d4:	b2 fc       	sbrc	r11, 2
    13d6:	08 c0       	rjmp	.+16     	; 0x13e8 <vfprintf+0x2b4>
    13d8:	2b 2d       	mov	r18, r11
    13da:	2e 7e       	andi	r18, 0xEE	; 238
    13dc:	05 c0       	rjmp	.+10     	; 0x13e8 <vfprintf+0x2b4>
    13de:	7a 2c       	mov	r7, r10
    13e0:	2b 2d       	mov	r18, r11
    13e2:	03 c0       	rjmp	.+6      	; 0x13ea <vfprintf+0x2b6>
    13e4:	7a 2c       	mov	r7, r10
    13e6:	01 c0       	rjmp	.+2      	; 0x13ea <vfprintf+0x2b6>
    13e8:	75 2c       	mov	r7, r5
    13ea:	24 ff       	sbrs	r18, 4
    13ec:	0d c0       	rjmp	.+26     	; 0x1408 <vfprintf+0x2d4>
    13ee:	fe 01       	movw	r30, r28
    13f0:	ea 0d       	add	r30, r10
    13f2:	f1 1d       	adc	r31, r1
    13f4:	80 81       	ld	r24, Z
    13f6:	80 33       	cpi	r24, 0x30	; 48
    13f8:	11 f4       	brne	.+4      	; 0x13fe <vfprintf+0x2ca>
    13fa:	29 7e       	andi	r18, 0xE9	; 233
    13fc:	09 c0       	rjmp	.+18     	; 0x1410 <vfprintf+0x2dc>
    13fe:	22 ff       	sbrs	r18, 2
    1400:	06 c0       	rjmp	.+12     	; 0x140e <vfprintf+0x2da>
    1402:	73 94       	inc	r7
    1404:	73 94       	inc	r7
    1406:	04 c0       	rjmp	.+8      	; 0x1410 <vfprintf+0x2dc>
    1408:	82 2f       	mov	r24, r18
    140a:	86 78       	andi	r24, 0x86	; 134
    140c:	09 f0       	breq	.+2      	; 0x1410 <vfprintf+0x2dc>
    140e:	73 94       	inc	r7
    1410:	23 fd       	sbrc	r18, 3
    1412:	13 c0       	rjmp	.+38     	; 0x143a <vfprintf+0x306>
    1414:	20 ff       	sbrs	r18, 0
    1416:	06 c0       	rjmp	.+12     	; 0x1424 <vfprintf+0x2f0>
    1418:	5a 2c       	mov	r5, r10
    141a:	73 14       	cp	r7, r3
    141c:	18 f4       	brcc	.+6      	; 0x1424 <vfprintf+0x2f0>
    141e:	53 0c       	add	r5, r3
    1420:	57 18       	sub	r5, r7
    1422:	73 2c       	mov	r7, r3
    1424:	73 14       	cp	r7, r3
    1426:	68 f4       	brcc	.+26     	; 0x1442 <vfprintf+0x30e>
    1428:	b7 01       	movw	r22, r14
    142a:	80 e2       	ldi	r24, 0x20	; 32
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	2c 87       	std	Y+12, r18	; 0x0c
    1430:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    1434:	73 94       	inc	r7
    1436:	2c 85       	ldd	r18, Y+12	; 0x0c
    1438:	f5 cf       	rjmp	.-22     	; 0x1424 <vfprintf+0x2f0>
    143a:	73 14       	cp	r7, r3
    143c:	10 f4       	brcc	.+4      	; 0x1442 <vfprintf+0x30e>
    143e:	37 18       	sub	r3, r7
    1440:	01 c0       	rjmp	.+2      	; 0x1444 <vfprintf+0x310>
    1442:	31 2c       	mov	r3, r1
    1444:	24 ff       	sbrs	r18, 4
    1446:	12 c0       	rjmp	.+36     	; 0x146c <vfprintf+0x338>
    1448:	b7 01       	movw	r22, r14
    144a:	80 e3       	ldi	r24, 0x30	; 48
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	2c 87       	std	Y+12, r18	; 0x0c
    1450:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    1454:	2c 85       	ldd	r18, Y+12	; 0x0c
    1456:	22 ff       	sbrs	r18, 2
    1458:	17 c0       	rjmp	.+46     	; 0x1488 <vfprintf+0x354>
    145a:	21 ff       	sbrs	r18, 1
    145c:	03 c0       	rjmp	.+6      	; 0x1464 <vfprintf+0x330>
    145e:	88 e5       	ldi	r24, 0x58	; 88
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	02 c0       	rjmp	.+4      	; 0x1468 <vfprintf+0x334>
    1464:	88 e7       	ldi	r24, 0x78	; 120
    1466:	90 e0       	ldi	r25, 0x00	; 0
    1468:	b7 01       	movw	r22, r14
    146a:	0c c0       	rjmp	.+24     	; 0x1484 <vfprintf+0x350>
    146c:	82 2f       	mov	r24, r18
    146e:	86 78       	andi	r24, 0x86	; 134
    1470:	59 f0       	breq	.+22     	; 0x1488 <vfprintf+0x354>
    1472:	21 fd       	sbrc	r18, 1
    1474:	02 c0       	rjmp	.+4      	; 0x147a <vfprintf+0x346>
    1476:	80 e2       	ldi	r24, 0x20	; 32
    1478:	01 c0       	rjmp	.+2      	; 0x147c <vfprintf+0x348>
    147a:	8b e2       	ldi	r24, 0x2B	; 43
    147c:	27 fd       	sbrc	r18, 7
    147e:	8d e2       	ldi	r24, 0x2D	; 45
    1480:	b7 01       	movw	r22, r14
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    1488:	a5 14       	cp	r10, r5
    148a:	38 f4       	brcc	.+14     	; 0x149a <vfprintf+0x366>
    148c:	b7 01       	movw	r22, r14
    148e:	80 e3       	ldi	r24, 0x30	; 48
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    1496:	5a 94       	dec	r5
    1498:	f7 cf       	rjmp	.-18     	; 0x1488 <vfprintf+0x354>
    149a:	aa 94       	dec	r10
    149c:	f4 01       	movw	r30, r8
    149e:	ea 0d       	add	r30, r10
    14a0:	f1 1d       	adc	r31, r1
    14a2:	80 81       	ld	r24, Z
    14a4:	b7 01       	movw	r22, r14
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    14ac:	a1 10       	cpse	r10, r1
    14ae:	f5 cf       	rjmp	.-22     	; 0x149a <vfprintf+0x366>
    14b0:	33 20       	and	r3, r3
    14b2:	09 f4       	brne	.+2      	; 0x14b6 <vfprintf+0x382>
    14b4:	51 ce       	rjmp	.-862    	; 0x1158 <vfprintf+0x24>
    14b6:	b7 01       	movw	r22, r14
    14b8:	80 e2       	ldi	r24, 0x20	; 32
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	0e 94 a5 0a 	call	0x154a	; 0x154a <fputc>
    14c0:	3a 94       	dec	r3
    14c2:	f6 cf       	rjmp	.-20     	; 0x14b0 <vfprintf+0x37c>
    14c4:	f7 01       	movw	r30, r14
    14c6:	86 81       	ldd	r24, Z+6	; 0x06
    14c8:	97 81       	ldd	r25, Z+7	; 0x07
    14ca:	02 c0       	rjmp	.+4      	; 0x14d0 <vfprintf+0x39c>
    14cc:	8f ef       	ldi	r24, 0xFF	; 255
    14ce:	9f ef       	ldi	r25, 0xFF	; 255
    14d0:	2c 96       	adiw	r28, 0x0c	; 12
    14d2:	e2 e1       	ldi	r30, 0x12	; 18
    14d4:	0c 94 51 0b 	jmp	0x16a2	; 0x16a2 <__epilogue_restores__>

000014d8 <calloc>:
    14d8:	0f 93       	push	r16
    14da:	1f 93       	push	r17
    14dc:	cf 93       	push	r28
    14de:	df 93       	push	r29
    14e0:	86 9f       	mul	r24, r22
    14e2:	80 01       	movw	r16, r0
    14e4:	87 9f       	mul	r24, r23
    14e6:	10 0d       	add	r17, r0
    14e8:	96 9f       	mul	r25, r22
    14ea:	10 0d       	add	r17, r0
    14ec:	11 24       	eor	r1, r1
    14ee:	c8 01       	movw	r24, r16
    14f0:	0e 94 e7 06 	call	0xdce	; 0xdce <malloc>
    14f4:	ec 01       	movw	r28, r24
    14f6:	00 97       	sbiw	r24, 0x00	; 0
    14f8:	29 f0       	breq	.+10     	; 0x1504 <calloc+0x2c>
    14fa:	a8 01       	movw	r20, r16
    14fc:	60 e0       	ldi	r22, 0x00	; 0
    14fe:	70 e0       	ldi	r23, 0x00	; 0
    1500:	0e 94 93 0a 	call	0x1526	; 0x1526 <memset>
    1504:	ce 01       	movw	r24, r28
    1506:	df 91       	pop	r29
    1508:	cf 91       	pop	r28
    150a:	1f 91       	pop	r17
    150c:	0f 91       	pop	r16
    150e:	08 95       	ret

00001510 <strnlen_P>:
    1510:	fc 01       	movw	r30, r24
    1512:	05 90       	lpm	r0, Z+
    1514:	61 50       	subi	r22, 0x01	; 1
    1516:	70 40       	sbci	r23, 0x00	; 0
    1518:	01 10       	cpse	r0, r1
    151a:	d8 f7       	brcc	.-10     	; 0x1512 <strnlen_P+0x2>
    151c:	80 95       	com	r24
    151e:	90 95       	com	r25
    1520:	8e 0f       	add	r24, r30
    1522:	9f 1f       	adc	r25, r31
    1524:	08 95       	ret

00001526 <memset>:
    1526:	dc 01       	movw	r26, r24
    1528:	01 c0       	rjmp	.+2      	; 0x152c <memset+0x6>
    152a:	6d 93       	st	X+, r22
    152c:	41 50       	subi	r20, 0x01	; 1
    152e:	50 40       	sbci	r21, 0x00	; 0
    1530:	e0 f7       	brcc	.-8      	; 0x152a <memset+0x4>
    1532:	08 95       	ret

00001534 <strnlen>:
    1534:	fc 01       	movw	r30, r24
    1536:	61 50       	subi	r22, 0x01	; 1
    1538:	70 40       	sbci	r23, 0x00	; 0
    153a:	01 90       	ld	r0, Z+
    153c:	01 10       	cpse	r0, r1
    153e:	d8 f7       	brcc	.-10     	; 0x1536 <strnlen+0x2>
    1540:	80 95       	com	r24
    1542:	90 95       	com	r25
    1544:	8e 0f       	add	r24, r30
    1546:	9f 1f       	adc	r25, r31
    1548:	08 95       	ret

0000154a <fputc>:
    154a:	0f 93       	push	r16
    154c:	1f 93       	push	r17
    154e:	cf 93       	push	r28
    1550:	df 93       	push	r29
    1552:	18 2f       	mov	r17, r24
    1554:	09 2f       	mov	r16, r25
    1556:	eb 01       	movw	r28, r22
    1558:	8b 81       	ldd	r24, Y+3	; 0x03
    155a:	81 fd       	sbrc	r24, 1
    155c:	03 c0       	rjmp	.+6      	; 0x1564 <fputc+0x1a>
    155e:	8f ef       	ldi	r24, 0xFF	; 255
    1560:	9f ef       	ldi	r25, 0xFF	; 255
    1562:	20 c0       	rjmp	.+64     	; 0x15a4 <fputc+0x5a>
    1564:	82 ff       	sbrs	r24, 2
    1566:	10 c0       	rjmp	.+32     	; 0x1588 <fputc+0x3e>
    1568:	4e 81       	ldd	r20, Y+6	; 0x06
    156a:	5f 81       	ldd	r21, Y+7	; 0x07
    156c:	2c 81       	ldd	r18, Y+4	; 0x04
    156e:	3d 81       	ldd	r19, Y+5	; 0x05
    1570:	42 17       	cp	r20, r18
    1572:	53 07       	cpc	r21, r19
    1574:	7c f4       	brge	.+30     	; 0x1594 <fputc+0x4a>
    1576:	e8 81       	ld	r30, Y
    1578:	f9 81       	ldd	r31, Y+1	; 0x01
    157a:	9f 01       	movw	r18, r30
    157c:	2f 5f       	subi	r18, 0xFF	; 255
    157e:	3f 4f       	sbci	r19, 0xFF	; 255
    1580:	39 83       	std	Y+1, r19	; 0x01
    1582:	28 83       	st	Y, r18
    1584:	10 83       	st	Z, r17
    1586:	06 c0       	rjmp	.+12     	; 0x1594 <fputc+0x4a>
    1588:	e8 85       	ldd	r30, Y+8	; 0x08
    158a:	f9 85       	ldd	r31, Y+9	; 0x09
    158c:	81 2f       	mov	r24, r17
    158e:	09 95       	icall
    1590:	89 2b       	or	r24, r25
    1592:	29 f7       	brne	.-54     	; 0x155e <fputc+0x14>
    1594:	2e 81       	ldd	r18, Y+6	; 0x06
    1596:	3f 81       	ldd	r19, Y+7	; 0x07
    1598:	2f 5f       	subi	r18, 0xFF	; 255
    159a:	3f 4f       	sbci	r19, 0xFF	; 255
    159c:	3f 83       	std	Y+7, r19	; 0x07
    159e:	2e 83       	std	Y+6, r18	; 0x06
    15a0:	81 2f       	mov	r24, r17
    15a2:	90 2f       	mov	r25, r16
    15a4:	df 91       	pop	r29
    15a6:	cf 91       	pop	r28
    15a8:	1f 91       	pop	r17
    15aa:	0f 91       	pop	r16
    15ac:	08 95       	ret

000015ae <__ultoa_invert>:
    15ae:	fa 01       	movw	r30, r20
    15b0:	aa 27       	eor	r26, r26
    15b2:	28 30       	cpi	r18, 0x08	; 8
    15b4:	51 f1       	breq	.+84     	; 0x160a <__ultoa_invert+0x5c>
    15b6:	20 31       	cpi	r18, 0x10	; 16
    15b8:	81 f1       	breq	.+96     	; 0x161a <__ultoa_invert+0x6c>
    15ba:	e8 94       	clt
    15bc:	6f 93       	push	r22
    15be:	6e 7f       	andi	r22, 0xFE	; 254
    15c0:	6e 5f       	subi	r22, 0xFE	; 254
    15c2:	7f 4f       	sbci	r23, 0xFF	; 255
    15c4:	8f 4f       	sbci	r24, 0xFF	; 255
    15c6:	9f 4f       	sbci	r25, 0xFF	; 255
    15c8:	af 4f       	sbci	r26, 0xFF	; 255
    15ca:	b1 e0       	ldi	r27, 0x01	; 1
    15cc:	3e d0       	rcall	.+124    	; 0x164a <__ultoa_invert+0x9c>
    15ce:	b4 e0       	ldi	r27, 0x04	; 4
    15d0:	3c d0       	rcall	.+120    	; 0x164a <__ultoa_invert+0x9c>
    15d2:	67 0f       	add	r22, r23
    15d4:	78 1f       	adc	r23, r24
    15d6:	89 1f       	adc	r24, r25
    15d8:	9a 1f       	adc	r25, r26
    15da:	a1 1d       	adc	r26, r1
    15dc:	68 0f       	add	r22, r24
    15de:	79 1f       	adc	r23, r25
    15e0:	8a 1f       	adc	r24, r26
    15e2:	91 1d       	adc	r25, r1
    15e4:	a1 1d       	adc	r26, r1
    15e6:	6a 0f       	add	r22, r26
    15e8:	71 1d       	adc	r23, r1
    15ea:	81 1d       	adc	r24, r1
    15ec:	91 1d       	adc	r25, r1
    15ee:	a1 1d       	adc	r26, r1
    15f0:	20 d0       	rcall	.+64     	; 0x1632 <__ultoa_invert+0x84>
    15f2:	09 f4       	brne	.+2      	; 0x15f6 <__ultoa_invert+0x48>
    15f4:	68 94       	set
    15f6:	3f 91       	pop	r19
    15f8:	2a e0       	ldi	r18, 0x0A	; 10
    15fa:	26 9f       	mul	r18, r22
    15fc:	11 24       	eor	r1, r1
    15fe:	30 19       	sub	r19, r0
    1600:	30 5d       	subi	r19, 0xD0	; 208
    1602:	31 93       	st	Z+, r19
    1604:	de f6       	brtc	.-74     	; 0x15bc <__ultoa_invert+0xe>
    1606:	cf 01       	movw	r24, r30
    1608:	08 95       	ret
    160a:	46 2f       	mov	r20, r22
    160c:	47 70       	andi	r20, 0x07	; 7
    160e:	40 5d       	subi	r20, 0xD0	; 208
    1610:	41 93       	st	Z+, r20
    1612:	b3 e0       	ldi	r27, 0x03	; 3
    1614:	0f d0       	rcall	.+30     	; 0x1634 <__ultoa_invert+0x86>
    1616:	c9 f7       	brne	.-14     	; 0x160a <__ultoa_invert+0x5c>
    1618:	f6 cf       	rjmp	.-20     	; 0x1606 <__ultoa_invert+0x58>
    161a:	46 2f       	mov	r20, r22
    161c:	4f 70       	andi	r20, 0x0F	; 15
    161e:	40 5d       	subi	r20, 0xD0	; 208
    1620:	4a 33       	cpi	r20, 0x3A	; 58
    1622:	18 f0       	brcs	.+6      	; 0x162a <__ultoa_invert+0x7c>
    1624:	49 5d       	subi	r20, 0xD9	; 217
    1626:	31 fd       	sbrc	r19, 1
    1628:	40 52       	subi	r20, 0x20	; 32
    162a:	41 93       	st	Z+, r20
    162c:	02 d0       	rcall	.+4      	; 0x1632 <__ultoa_invert+0x84>
    162e:	a9 f7       	brne	.-22     	; 0x161a <__ultoa_invert+0x6c>
    1630:	ea cf       	rjmp	.-44     	; 0x1606 <__ultoa_invert+0x58>
    1632:	b4 e0       	ldi	r27, 0x04	; 4
    1634:	a6 95       	lsr	r26
    1636:	97 95       	ror	r25
    1638:	87 95       	ror	r24
    163a:	77 95       	ror	r23
    163c:	67 95       	ror	r22
    163e:	ba 95       	dec	r27
    1640:	c9 f7       	brne	.-14     	; 0x1634 <__ultoa_invert+0x86>
    1642:	00 97       	sbiw	r24, 0x00	; 0
    1644:	61 05       	cpc	r22, r1
    1646:	71 05       	cpc	r23, r1
    1648:	08 95       	ret
    164a:	9b 01       	movw	r18, r22
    164c:	ac 01       	movw	r20, r24
    164e:	0a 2e       	mov	r0, r26
    1650:	06 94       	lsr	r0
    1652:	57 95       	ror	r21
    1654:	47 95       	ror	r20
    1656:	37 95       	ror	r19
    1658:	27 95       	ror	r18
    165a:	ba 95       	dec	r27
    165c:	c9 f7       	brne	.-14     	; 0x1650 <__ultoa_invert+0xa2>
    165e:	62 0f       	add	r22, r18
    1660:	73 1f       	adc	r23, r19
    1662:	84 1f       	adc	r24, r20
    1664:	95 1f       	adc	r25, r21
    1666:	a0 1d       	adc	r26, r0
    1668:	08 95       	ret

0000166a <__prologue_saves__>:
    166a:	2f 92       	push	r2
    166c:	3f 92       	push	r3
    166e:	4f 92       	push	r4
    1670:	5f 92       	push	r5
    1672:	6f 92       	push	r6
    1674:	7f 92       	push	r7
    1676:	8f 92       	push	r8
    1678:	9f 92       	push	r9
    167a:	af 92       	push	r10
    167c:	bf 92       	push	r11
    167e:	cf 92       	push	r12
    1680:	df 92       	push	r13
    1682:	ef 92       	push	r14
    1684:	ff 92       	push	r15
    1686:	0f 93       	push	r16
    1688:	1f 93       	push	r17
    168a:	cf 93       	push	r28
    168c:	df 93       	push	r29
    168e:	cd b7       	in	r28, 0x3d	; 61
    1690:	de b7       	in	r29, 0x3e	; 62
    1692:	ca 1b       	sub	r28, r26
    1694:	db 0b       	sbc	r29, r27
    1696:	0f b6       	in	r0, 0x3f	; 63
    1698:	f8 94       	cli
    169a:	de bf       	out	0x3e, r29	; 62
    169c:	0f be       	out	0x3f, r0	; 63
    169e:	cd bf       	out	0x3d, r28	; 61
    16a0:	09 94       	ijmp

000016a2 <__epilogue_restores__>:
    16a2:	2a 88       	ldd	r2, Y+18	; 0x12
    16a4:	39 88       	ldd	r3, Y+17	; 0x11
    16a6:	48 88       	ldd	r4, Y+16	; 0x10
    16a8:	5f 84       	ldd	r5, Y+15	; 0x0f
    16aa:	6e 84       	ldd	r6, Y+14	; 0x0e
    16ac:	7d 84       	ldd	r7, Y+13	; 0x0d
    16ae:	8c 84       	ldd	r8, Y+12	; 0x0c
    16b0:	9b 84       	ldd	r9, Y+11	; 0x0b
    16b2:	aa 84       	ldd	r10, Y+10	; 0x0a
    16b4:	b9 84       	ldd	r11, Y+9	; 0x09
    16b6:	c8 84       	ldd	r12, Y+8	; 0x08
    16b8:	df 80       	ldd	r13, Y+7	; 0x07
    16ba:	ee 80       	ldd	r14, Y+6	; 0x06
    16bc:	fd 80       	ldd	r15, Y+5	; 0x05
    16be:	0c 81       	ldd	r16, Y+4	; 0x04
    16c0:	1b 81       	ldd	r17, Y+3	; 0x03
    16c2:	aa 81       	ldd	r26, Y+2	; 0x02
    16c4:	b9 81       	ldd	r27, Y+1	; 0x01
    16c6:	ce 0f       	add	r28, r30
    16c8:	d1 1d       	adc	r29, r1
    16ca:	0f b6       	in	r0, 0x3f	; 63
    16cc:	f8 94       	cli
    16ce:	de bf       	out	0x3e, r29	; 62
    16d0:	0f be       	out	0x3f, r0	; 63
    16d2:	cd bf       	out	0x3d, r28	; 61
    16d4:	ed 01       	movw	r28, r26
    16d6:	08 95       	ret

000016d8 <_exit>:
    16d8:	f8 94       	cli

000016da <__stop_program>:
    16da:	ff cf       	rjmp	.-2      	; 0x16da <__stop_program>
