--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml GPPTestCircuit.twx GPPTestCircuit.ncd -o
GPPTestCircuit.twr GPPTestCircuit.pcf -ucf
BPM7003-Papilio-One-LogicStart-MegaWing-general.ucf

Design file:              GPPTestCircuit.ncd
Physical constraint file: GPPTestCircuit.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 37232 paths analyzed, 226 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.898ns.
--------------------------------------------------------------------------------

Paths for end point GPP_Test/N_FLAG/XLXI_1 (SLICE_X14Y55.BY), 1292 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/N_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.898ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/N_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.F1      net (fanout=3)        1.412   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.X       Tilo                  0.759   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21_1
    SLICE_X2Y65.G1       net (fanout=16)       1.338   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
    SLICE_X2Y65.X        Tif5x                 1.152   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_4
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P7    Tmult                 4.344   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X13Y82.F2      net (fanout=1)        1.374   GPP_Test/DATA_ALU/XLXN_9<7>
    SLICE_X13Y82.F5      Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_47
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_6
    SLICE_X13Y82.FXINA   net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f57
    SLICE_X13Y82.Y       Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_6
    SLICE_X14Y55.BY      net (fanout=6)        2.817   led_7_OBUF
    SLICE_X14Y55.CLK     Tdick                 0.382   XLXN_25
                                                       GPP_Test/N_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.898ns (9.444ns logic, 9.454ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/N_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.893ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/N_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.F1      net (fanout=3)        1.412   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.X       Tilo                  0.759   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21_1
    SLICE_X2Y65.F1       net (fanout=16)       1.333   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
    SLICE_X2Y65.X        Tif5x                 1.152   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_3
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P7    Tmult                 4.344   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X13Y82.F2      net (fanout=1)        1.374   GPP_Test/DATA_ALU/XLXN_9<7>
    SLICE_X13Y82.F5      Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_47
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_6
    SLICE_X13Y82.FXINA   net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f57
    SLICE_X13Y82.Y       Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_6
    SLICE_X14Y55.BY      net (fanout=6)        2.817   led_7_OBUF
    SLICE_X14Y55.CLK     Tdick                 0.382   XLXN_25
                                                       GPP_Test/N_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.893ns (9.444ns logic, 9.449ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/N_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.742ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/N_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y63.G1      net (fanout=3)        1.417   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y63.Y       Tilo                  0.759   GPP_Test/CONTROL_ALU/operation_9<1>
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o41
    SLICE_X2Y65.BX       net (fanout=14)       1.523   Instruction<1>
    SLICE_X2Y65.X        Tbxx                  0.806   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P7    Tmult                 4.344   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X13Y82.F2      net (fanout=1)        1.374   GPP_Test/DATA_ALU/XLXN_9<7>
    SLICE_X13Y82.F5      Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_47
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_6
    SLICE_X13Y82.FXINA   net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f57
    SLICE_X13Y82.Y       Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_6
    SLICE_X14Y55.BY      net (fanout=6)        2.817   led_7_OBUF
    SLICE_X14Y55.CLK     Tdick                 0.382   XLXN_25
                                                       GPP_Test/N_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.742ns (9.098ns logic, 9.644ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point GPP_Test/Z_FLAG/XLXI_1 (SLICE_X3Y54.F3), 3136 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/Z_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.365ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/Z_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.F1      net (fanout=3)        1.412   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.X       Tilo                  0.759   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21_1
    SLICE_X2Y65.G1       net (fanout=16)       1.338   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
    SLICE_X2Y65.X        Tif5x                 1.152   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_4
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P4    Tmult                 3.657   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X7Y88.F2       net (fanout=1)        1.169   GPP_Test/DATA_ALU/XLXN_9<4>
    SLICE_X7Y88.F5       Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<4>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_44
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_3
    SLICE_X7Y88.FXINA    net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f54
    SLICE_X7Y88.Y        Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<4>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_3
    SLICE_X3Y54.G2       net (fanout=5)        1.994   led_4_OBUF
    SLICE_X3Y54.Y        Tilo                  0.704   XLXN_24
                                                       GPP_Test/DATA_ALU/Z28
    SLICE_X3Y54.F3       net (fanout=1)        0.023   GPP_Test/DATA_ALU/Z28/O
    SLICE_X3Y54.CLK      Tfck                  0.837   XLXN_24
                                                       GPP_Test/DATA_ALU/Z33
                                                       GPP_Test/Z_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.365ns (9.916ns logic, 8.449ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/Z_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.360ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/Z_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.F1      net (fanout=3)        1.412   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.X       Tilo                  0.759   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21_1
    SLICE_X2Y65.F1       net (fanout=16)       1.333   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
    SLICE_X2Y65.X        Tif5x                 1.152   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_3
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P4    Tmult                 3.657   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X7Y88.F2       net (fanout=1)        1.169   GPP_Test/DATA_ALU/XLXN_9<4>
    SLICE_X7Y88.F5       Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<4>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_44
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_3
    SLICE_X7Y88.FXINA    net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f54
    SLICE_X7Y88.Y        Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<4>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_3
    SLICE_X3Y54.G2       net (fanout=5)        1.994   led_4_OBUF
    SLICE_X3Y54.Y        Tilo                  0.704   XLXN_24
                                                       GPP_Test/DATA_ALU/Z28
    SLICE_X3Y54.F3       net (fanout=1)        0.023   GPP_Test/DATA_ALU/Z28/O
    SLICE_X3Y54.CLK      Tfck                  0.837   XLXN_24
                                                       GPP_Test/DATA_ALU/Z33
                                                       GPP_Test/Z_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.360ns (9.916ns logic, 8.444ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/Z_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.209ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/Z_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y63.G1      net (fanout=3)        1.417   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y63.Y       Tilo                  0.759   GPP_Test/CONTROL_ALU/operation_9<1>
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o41
    SLICE_X2Y65.BX       net (fanout=14)       1.523   Instruction<1>
    SLICE_X2Y65.X        Tbxx                  0.806   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P4    Tmult                 3.657   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X7Y88.F2       net (fanout=1)        1.169   GPP_Test/DATA_ALU/XLXN_9<4>
    SLICE_X7Y88.F5       Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<4>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_44
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_3
    SLICE_X7Y88.FXINA    net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f54
    SLICE_X7Y88.Y        Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<4>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_3
    SLICE_X3Y54.G2       net (fanout=5)        1.994   led_4_OBUF
    SLICE_X3Y54.Y        Tilo                  0.704   XLXN_24
                                                       GPP_Test/DATA_ALU/Z28
    SLICE_X3Y54.F3       net (fanout=1)        0.023   GPP_Test/DATA_ALU/Z28/O
    SLICE_X3Y54.CLK      Tfck                  0.837   XLXN_24
                                                       GPP_Test/DATA_ALU/Z33
                                                       GPP_Test/Z_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.209ns (9.570ns logic, 8.639ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point GPP_Test/Z_FLAG/XLXI_1 (SLICE_X3Y54.F4), 1292 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/Z_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.358ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/Z_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.F1      net (fanout=3)        1.412   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.X       Tilo                  0.759   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21_1
    SLICE_X2Y65.G1       net (fanout=16)       1.338   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
    SLICE_X2Y65.X        Tif5x                 1.152   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_4
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P7    Tmult                 4.344   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X13Y82.F2      net (fanout=1)        1.374   GPP_Test/DATA_ALU/XLXN_9<7>
    SLICE_X13Y82.F5      Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_47
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_6
    SLICE_X13Y82.FXINA   net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f57
    SLICE_X13Y82.Y       Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_6
    SLICE_X3Y54.F4       net (fanout=6)        1.822   led_7_OBUF
    SLICE_X3Y54.CLK      Tfck                  0.837   XLXN_24
                                                       GPP_Test/DATA_ALU/Z33
                                                       GPP_Test/Z_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.358ns (9.899ns logic, 8.459ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/Z_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.353ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/Z_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.F1      net (fanout=3)        1.412   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y62.X       Tilo                  0.759   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21_1
    SLICE_X2Y65.F1       net (fanout=16)       1.333   GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o21
    SLICE_X2Y65.X        Tif5x                 1.152   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_3
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P7    Tmult                 4.344   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X13Y82.F2      net (fanout=1)        1.374   GPP_Test/DATA_ALU/XLXN_9<7>
    SLICE_X13Y82.F5      Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_47
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_6
    SLICE_X13Y82.FXINA   net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f57
    SLICE_X13Y82.Y       Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_6
    SLICE_X3Y54.F4       net (fanout=6)        1.822   led_7_OBUF
    SLICE_X3Y54.CLK      Tfck                  0.837   XLXN_24
                                                       GPP_Test/DATA_ALU/Z33
                                                       GPP_Test/Z_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.353ns (9.899ns logic, 8.454ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GPP_Test/PROGRAM_COUNTER/q_0_1 (FF)
  Destination:          GPP_Test/Z_FLAG/XLXI_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.202ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: GPP_Test/PROGRAM_COUNTER/q_0_1 to GPP_Test/Z_FLAG/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y63.YQ      Tcko                  0.652   GPP_Test/PROGRAM_COUNTER/q_0_1
                                                       GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y63.G1      net (fanout=3)        1.417   GPP_Test/PROGRAM_COUNTER/q_0_1
    SLICE_X16Y63.Y       Tilo                  0.759   GPP_Test/CONTROL_ALU/operation_9<1>
                                                       GPP_Test/INSTRUCTION_PROM/INSTRUCTION_SELECT/Mmux_o41
    SLICE_X2Y65.BX       net (fanout=14)       1.523   Instruction<1>
    SLICE_X2Y65.X        Tbxx                  0.806   GPP_Test/Output_B<0>
                                                       GPP_Test/REG_FILE/XLXI_2/Mmux_o_2_f5
    SLICE_X2Y84.G1       net (fanout=1)        1.276   GPP_Test/Output_B<0>
    SLICE_X2Y84.Y        Tilo                  0.759   GPP_Test/XLXN_73<1>
                                                       GPP_Test/INPUT_SEL/o<0>1
    MULT18X18_X0Y9.B0    net (fanout=6)        1.237   GPP_Test/XLXN_73<0>
    MULT18X18_X0Y9.P7    Tmult                 4.344   GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
                                                       GPP_Test/DATA_ALU/XLXI_94/Mmult_full_product
    SLICE_X13Y82.F2      net (fanout=1)        1.374   GPP_Test/DATA_ALU/XLXN_9<7>
    SLICE_X13Y82.F5      Tif5                  0.875   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_47
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f5_6
    SLICE_X13Y82.FXINA   net (fanout=1)        0.000   GPP_Test/DATA_ALU/XLXI_1/Mmux_o_3_f57
    SLICE_X13Y82.Y       Tif6y                 0.521   GPP_Test/REG_FILE/XLXI_14/q<7>
                                                       GPP_Test/DATA_ALU/XLXI_1/Mmux_o_2_f6_6
    SLICE_X3Y54.F4       net (fanout=6)        1.822   led_7_OBUF
    SLICE_X3Y54.CLK      Tfck                  0.837   XLXN_24
                                                       GPP_Test/DATA_ALU/Z33
                                                       GPP_Test/Z_FLAG/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                     18.202ns (9.553ns logic, 8.649ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_11/q2 (SLICE_X13Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_11/q1 (FF)
  Destination:          XLXI_11/q2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_11/q1 to XLXI_11/q2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.YQ      Tcko                  0.470   XLXI_11/q2
                                                       XLXI_11/q1
    SLICE_X13Y14.BX      net (fanout=1)        0.364   XLXI_11/q1
    SLICE_X13Y14.CLK     Tckdi       (-Th)    -0.093   XLXI_11/q2
                                                       XLXI_11/q2
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.563ns logic, 0.364ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/bounce_cntr_12 (SLICE_X19Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_12/bounce_cntr_15 (FF)
  Destination:          XLXI_12/bounce_cntr_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.091 - 0.090)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_12/bounce_cntr_15 to XLXI_12/bounce_cntr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.YQ      Tcko                  0.470   XLXI_12/bounce_cntr<14>
                                                       XLXI_12/bounce_cntr_15
    SLICE_X19Y45.CE      net (fanout=10)       0.614   XLXI_12/bounce_cntr<15>
    SLICE_X19Y45.CLK     Tckce       (-Th)    -0.069   XLXI_12/bounce_cntr<12>
                                                       XLXI_12/bounce_cntr_12
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.539ns logic, 0.614ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/bounce_cntr_13 (SLICE_X19Y45.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_12/bounce_cntr_15 (FF)
  Destination:          XLXI_12/bounce_cntr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.091 - 0.090)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_12/bounce_cntr_15 to XLXI_12/bounce_cntr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y46.YQ      Tcko                  0.470   XLXI_12/bounce_cntr<14>
                                                       XLXI_12/bounce_cntr_15
    SLICE_X19Y45.CE      net (fanout=10)       0.614   XLXI_12/bounce_cntr<15>
    SLICE_X19Y45.CLK     Tckce       (-Th)    -0.069   XLXI_12/bounce_cntr<12>
                                                       XLXI_12/bounce_cntr_13
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.539ns logic, 0.614ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: GPP_Test/REG_FILE/XLXI_16/q<7>/CLK
  Logical resource: GPP_Test/REG_FILE/XLXI_16/q_7/CK
  Location pin: SLICE_X12Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: GPP_Test/REG_FILE/XLXI_16/q<7>/CLK
  Logical resource: GPP_Test/REG_FILE/XLXI_16/q_7/CK
  Location pin: SLICE_X12Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: GPP_Test/REG_FILE/XLXI_16/q<7>/CLK
  Logical resource: GPP_Test/REG_FILE/XLXI_16/q_7/CK
  Location pin: SLICE_X12Y83.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.898|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 37232 paths, 0 nets, and 716 connections

Design statistics:
   Minimum period:  18.898ns{1}   (Maximum frequency:  52.916MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 25 16:58:59 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



