m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE
Ecounter_calculation
Z1 w1512979624
Z2 DPx8 lib_core 17 riscv_core_config 0 22 7N[IK0feUnSH>5iILU:g20
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z9 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
VQF8^<05;B7c5lHNTCP5ZB1
!s100 3;Un:1OAFoaWOkiIjcP]K1
Z10 OL;C;10.5c;63
32
Z11 !s110 1513239356
!i10b 1
Z12 !s108 1513239356.000000
Z13 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z14 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 0
Z15 o+acc -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 QF8^<05;B7c5lHNTCP5ZB1
l20
L15
VLd0[>B2ii=75Ek6ER0D4C3
!s100 e_H>4dF1]WKM[lY06Ed1b0
R10
32
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Edecode
Z17 w1513237648
R2
R3
R4
R5
R6
R7
R0
Z18 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z19 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
V3a_>F:VT_;<AI:Oln7UNj2
!s100 mHm8J=5i^a^oYN]DoaWJ^1
R10
32
R11
!i10b 1
R12
Z20 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z21 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 0
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 3a_>F:VT_;<AI:Oln7UNj2
l47
L31
V9hW@cc0V2QXg]:2<o77z:2
!s100 G`KSPBAfJgZjkXC;mAVD>2
R10
32
R11
!i10b 1
R12
R20
R21
!i113 0
R15
R16
Efetch
R17
R2
R3
R4
R5
R6
R7
R0
Z22 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z23 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
V9YEdcnUbaWgV7>;dOWRN52
!s100 QI[^o5I>=]DGdiIYZPT9h0
R10
32
R11
!i10b 1
R12
Z24 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z25 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 0
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 9YEdcnUbaWgV7>;dOWRN52
l20
L19
VVz7KdG>2E<8EIBi_]lCjn0
!s100 KklTlHkP`2lQkQHQe7Jn10
R10
32
R11
!i10b 1
R12
R24
R25
!i113 0
R15
R16
Ememory_access
R17
R2
R3
R4
R5
R6
R7
R0
Z26 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z27 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
V:PI?QhB[]iLcUF;GkMS@k2
!s100 JO5Q<eORFT1lanY`fc:KC3
R10
32
Z28 !s110 1513239357
!i10b 1
R12
Z29 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z30 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 0
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 :PI?QhB[]iLcUF;GkMS@k2
l33
L27
VE_ZEH7Ua=oz^_oe^eBC[M2
!s100 o0<^<1OUPcPg<4WlYUNZX2
R10
32
R28
!i10b 1
R12
R29
R30
!i113 0
R15
R16
Eregisterfile
R1
R2
R3
R4
R5
R6
R7
R0
Z31 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z32 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
VlYFbzNM^dEP]E8]mR::hk1
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
32
R11
!i10b 1
R12
Z33 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z34 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 0
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 lYFbzNM^dEP]E8]mR::hk1
l24
L20
V80XOo]BXF]dQBPG0WU<O=1
!s100 k`9TomQ1;7FBO]8hHYznP0
R10
32
R11
!i10b 1
R12
R33
R34
!i113 0
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R17
R0
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V7N[IK0feUnSH>5iILU:g20
!s100 f6Fa?E58RWzX3BfXmfSg[3
R10
32
R11
!i10b 1
R12
!s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 0
R15
R16
