
LED_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000025c0  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1fff0000  1fff0000  00018000  2**0
                  ALLOC
  2 .data         000000d0  1fff0800  0c0025c0  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000024  1fff08d0  0c002690  000108d0  2**2
                  ALLOC
  4 .no_init      00000014  2000ffc0  2000ffc0  00017fc0  2**2
                  ALLOC
  5 .debug_aranges 00000ac8  00000000  00000000  000108d0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000fff9  00000000  00000000  00011398  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000022f3  00000000  00000000  00021391  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00005197  00000000  00000000  00023684  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00002cb8  00000000  00000000  0002881c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000747f  00000000  00000000  0002b4d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005ca8  00000000  00000000  00032953  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000970  00000000  00000000  000385fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .build_attributes 0000046c  00000000  00000000  00038f6b  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 ff 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800003c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800004c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800005c:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 80000e8:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000f8:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 8000108:	99 02 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ................
	...
 8000130:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
	...
 8000170:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 8000180:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 8000190:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001a0:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001b0:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
	...
 80001d8:	99 02 00 08 00 00 00 00 99 02 00 08 c1 20 00 08     ............. ..
 80001e8:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
	...

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0025c0 	.word	0x0c0025c0
 800024c:	1fff0800 	.word	0x1fff0800
 8000250:	000000d0 	.word	0x000000d0
 8000254:	0c0025c0 	.word	0x0c0025c0
 8000258:	1fff0800 	.word	0x1fff0800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1fff08d0 	.word	0x1fff08d0
 8000264:	00000024 	.word	0x00000024
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1fff0800 	.word	0x1fff0800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	0800029d 	.word	0x0800029d
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	0800246d 	.word	0x0800246d
    blx  r0
#endif

    ldr  r0, =main
 8000294:	080023ed 	.word	0x080023ed

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 800029c:	b598      	push	{r3, r4, r7, lr}
 800029e:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002a0:	4a05      	ldr	r2, [pc, #20]	; (80002b8 <SystemInit+0x1c>)
 80002a2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002a6:	4614      	mov	r4, r2
 80002a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002ae:	f001 ff53 	bl	8002158 <SystemCoreSetup>
  SystemCoreClockSetup();
 80002b2:	f001 ffcf 	bl	8002254 <SystemCoreClockSetup>
}
 80002b6:	bd98      	pop	{r3, r4, r7, pc}
 80002b8:	2000ffc4 	.word	0x2000ffc4

080002bc <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b084      	sub	sp, #16
 80002c0:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80002c2:	4b2f      	ldr	r3, [pc, #188]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 80002c4:	68db      	ldr	r3, [r3, #12]
 80002c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d03e      	beq.n	800034c <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80002ce:	4b2d      	ldr	r3, [pc, #180]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002d0:	68db      	ldr	r3, [r3, #12]
 80002d2:	f003 0301 	and.w	r3, r3, #1
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d002      	beq.n	80002e0 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80002da:	4b2b      	ldr	r3, [pc, #172]	; (8000388 <SystemCoreClockUpdate+0xcc>)
 80002dc:	60fb      	str	r3, [r7, #12]
 80002de:	e002      	b.n	80002e6 <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80002e0:	f001 ff9a 	bl	8002218 <OSCHP_GetFrequency>
 80002e4:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80002e6:	4b27      	ldr	r3, [pc, #156]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f003 0304 	and.w	r3, r3, #4
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d020      	beq.n	8000334 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 80002f2:	4b24      	ldr	r3, [pc, #144]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 80002f4:	689b      	ldr	r3, [r3, #8]
 80002f6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80002fa:	0e1b      	lsrs	r3, r3, #24
 80002fc:	3301      	adds	r3, #1
 80002fe:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000300:	4b20      	ldr	r3, [pc, #128]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000302:	689b      	ldr	r3, [r3, #8]
 8000304:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000308:	0a1b      	lsrs	r3, r3, #8
 800030a:	3301      	adds	r3, #1
 800030c:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 800030e:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000316:	0c1b      	lsrs	r3, r3, #16
 8000318:	3301      	adds	r3, #1
 800031a:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 800031c:	68bb      	ldr	r3, [r7, #8]
 800031e:	683a      	ldr	r2, [r7, #0]
 8000320:	fb02 f303 	mul.w	r3, r2, r3
 8000324:	68fa      	ldr	r2, [r7, #12]
 8000326:	fbb2 f3f3 	udiv	r3, r2, r3
 800032a:	687a      	ldr	r2, [r7, #4]
 800032c:	fb02 f303 	mul.w	r3, r2, r3
 8000330:	60fb      	str	r3, [r7, #12]
 8000332:	e00d      	b.n	8000350 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8000334:	4b13      	ldr	r3, [pc, #76]	; (8000384 <SystemCoreClockUpdate+0xc8>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800033c:	3301      	adds	r3, #1
 800033e:	603b      	str	r3, [r7, #0]

      temp = (temp / kdiv);
 8000340:	68fa      	ldr	r2, [r7, #12]
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	fbb2 f3f3 	udiv	r3, r2, r3
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e001      	b.n	8000350 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */
    temp = OFI_FREQUENCY;
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <SystemCoreClockUpdate+0xcc>)
 800034e:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000350:	4b0b      	ldr	r3, [pc, #44]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 8000352:	68db      	ldr	r3, [r3, #12]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	3301      	adds	r3, #1
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	fbb2 f3f3 	udiv	r3, r2, r3
 800035e:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000360:	4b07      	ldr	r3, [pc, #28]	; (8000380 <SystemCoreClockUpdate+0xc4>)
 8000362:	691b      	ldr	r3, [r3, #16]
 8000364:	f003 0301 	and.w	r3, r3, #1
 8000368:	3301      	adds	r3, #1
 800036a:	68fa      	ldr	r2, [r7, #12]
 800036c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000370:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8000372:	4a06      	ldr	r2, [pc, #24]	; (800038c <SystemCoreClockUpdate+0xd0>)
 8000374:	68fb      	ldr	r3, [r7, #12]
 8000376:	6013      	str	r3, [r2, #0]
}
 8000378:	3710      	adds	r7, #16
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	50004600 	.word	0x50004600
 8000384:	50004710 	.word	0x50004710
 8000388:	016e3600 	.word	0x016e3600
 800038c:	2000ffc0 	.word	0x2000ffc0

08000390 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000390:	b480      	push	{r7}
 8000392:	b085      	sub	sp, #20
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	460b      	mov	r3, r1
 800039a:	607a      	str	r2, [r7, #4]
 800039c:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 800039e:	7afb      	ldrb	r3, [r7, #11]
 80003a0:	089b      	lsrs	r3, r3, #2
 80003a2:	b2db      	uxtb	r3, r3
 80003a4:	4618      	mov	r0, r3
 80003a6:	7afb      	ldrb	r3, [r7, #11]
 80003a8:	089b      	lsrs	r3, r3, #2
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	461a      	mov	r2, r3
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	3204      	adds	r2, #4
 80003b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003b6:	7afb      	ldrb	r3, [r7, #11]
 80003b8:	f003 0303 	and.w	r3, r3, #3
 80003bc:	00db      	lsls	r3, r3, #3
 80003be:	4619      	mov	r1, r3
 80003c0:	23f8      	movs	r3, #248	; 0xf8
 80003c2:	408b      	lsls	r3, r1
 80003c4:	43db      	mvns	r3, r3
 80003c6:	ea02 0103 	and.w	r1, r2, r3
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	1d02      	adds	r2, r0, #4
 80003ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80003d2:	68fb      	ldr	r3, [r7, #12]
 80003d4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80003d6:	7afb      	ldrb	r3, [r7, #11]
 80003d8:	005b      	lsls	r3, r3, #1
 80003da:	4619      	mov	r1, r3
 80003dc:	2303      	movs	r3, #3
 80003de:	408b      	lsls	r3, r1
 80003e0:	43db      	mvns	r3, r3
 80003e2:	401a      	ands	r2, r3
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80003e8:	68fb      	ldr	r3, [r7, #12]
 80003ea:	4a3a      	ldr	r2, [pc, #232]	; (80004d4 <XMC_GPIO_Init+0x144>)
 80003ec:	4293      	cmp	r3, r2
 80003ee:	d003      	beq.n	80003f8 <XMC_GPIO_Init+0x68>
 80003f0:	68fb      	ldr	r3, [r7, #12]
 80003f2:	4a39      	ldr	r2, [pc, #228]	; (80004d8 <XMC_GPIO_Init+0x148>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d10a      	bne.n	800040e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80003f8:	68fb      	ldr	r3, [r7, #12]
 80003fa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80003fc:	7afb      	ldrb	r3, [r7, #11]
 80003fe:	2101      	movs	r1, #1
 8000400:	fa01 f303 	lsl.w	r3, r1, r3
 8000404:	43db      	mvns	r3, r3
 8000406:	401a      	ands	r2, r3
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	661a      	str	r2, [r3, #96]	; 0x60
 800040c:	e042      	b.n	8000494 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	781b      	ldrb	r3, [r3, #0]
 8000412:	b2db      	uxtb	r3, r3
 8000414:	b25b      	sxtb	r3, r3
 8000416:	2b00      	cmp	r3, #0
 8000418:	da3c      	bge.n	8000494 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	685a      	ldr	r2, [r3, #4]
 800041e:	7afb      	ldrb	r3, [r7, #11]
 8000420:	409a      	lsls	r2, r3
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000426:	7afb      	ldrb	r3, [r7, #11]
 8000428:	08db      	lsrs	r3, r3, #3
 800042a:	b2db      	uxtb	r3, r3
 800042c:	4618      	mov	r0, r3
 800042e:	7afb      	ldrb	r3, [r7, #11]
 8000430:	08db      	lsrs	r3, r3, #3
 8000432:	b2db      	uxtb	r3, r3
 8000434:	461a      	mov	r2, r3
 8000436:	68fb      	ldr	r3, [r7, #12]
 8000438:	3210      	adds	r2, #16
 800043a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800043e:	7afb      	ldrb	r3, [r7, #11]
 8000440:	f003 0307 	and.w	r3, r3, #7
 8000444:	009b      	lsls	r3, r3, #2
 8000446:	4619      	mov	r1, r3
 8000448:	2307      	movs	r3, #7
 800044a:	408b      	lsls	r3, r1
 800044c:	43db      	mvns	r3, r3
 800044e:	ea02 0103 	and.w	r1, r2, r3
 8000452:	68fb      	ldr	r3, [r7, #12]
 8000454:	f100 0210 	add.w	r2, r0, #16
 8000458:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800045c:	7afb      	ldrb	r3, [r7, #11]
 800045e:	08db      	lsrs	r3, r3, #3
 8000460:	b2db      	uxtb	r3, r3
 8000462:	4618      	mov	r0, r3
 8000464:	7afb      	ldrb	r3, [r7, #11]
 8000466:	08db      	lsrs	r3, r3, #3
 8000468:	b2db      	uxtb	r3, r3
 800046a:	461a      	mov	r2, r3
 800046c:	68fb      	ldr	r3, [r7, #12]
 800046e:	3210      	adds	r2, #16
 8000470:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	7a1b      	ldrb	r3, [r3, #8]
 8000478:	4619      	mov	r1, r3
 800047a:	7afb      	ldrb	r3, [r7, #11]
 800047c:	f003 0307 	and.w	r3, r3, #7
 8000480:	009b      	lsls	r3, r3, #2
 8000482:	fa01 f303 	lsl.w	r3, r1, r3
 8000486:	ea42 0103 	orr.w	r1, r2, r3
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	f100 0210 	add.w	r2, r0, #16
 8000490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000494:	7afb      	ldrb	r3, [r7, #11]
 8000496:	089b      	lsrs	r3, r3, #2
 8000498:	b2db      	uxtb	r3, r3
 800049a:	4618      	mov	r0, r3
 800049c:	7afb      	ldrb	r3, [r7, #11]
 800049e:	089b      	lsrs	r3, r3, #2
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	461a      	mov	r2, r3
 80004a4:	68fb      	ldr	r3, [r7, #12]
 80004a6:	3204      	adds	r2, #4
 80004a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	4619      	mov	r1, r3
 80004b2:	7afb      	ldrb	r3, [r7, #11]
 80004b4:	f003 0303 	and.w	r3, r3, #3
 80004b8:	00db      	lsls	r3, r3, #3
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	ea42 0103 	orr.w	r1, r2, r3
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	1d02      	adds	r2, r0, #4
 80004c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80004ca:	3714      	adds	r7, #20
 80004cc:	46bd      	mov	sp, r7
 80004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d2:	4770      	bx	lr
 80004d4:	48028e00 	.word	0x48028e00
 80004d8:	48028f00 	.word	0x48028f00

080004dc <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80004e0:	4b03      	ldr	r3, [pc, #12]	; (80004f0 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 80004e2:	681b      	ldr	r3, [r3, #0]
}
 80004e4:	4618      	mov	r0, r3
 80004e6:	46bd      	mov	sp, r7
 80004e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	2000ffc0 	.word	0x2000ffc0

080004f4 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	af00      	add	r7, sp, #0
  return (SCU_GENERAL->MIRRSTS);
 80004f8:	4b03      	ldr	r3, [pc, #12]	; (8000508 <XMC_SCU_GetMirrorStatus+0x14>)
 80004fa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80004fe:	4618      	mov	r0, r3
 8000500:	46bd      	mov	sp, r7
 8000502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000506:	4770      	bx	lr
 8000508:	50004000 	.word	0x50004000

0800050c <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b084      	sub	sp, #16
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8000514:	f7ff fed2 	bl	80002bc <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000518:	4b0b      	ldr	r3, [pc, #44]	; (8000548 <XMC_SCU_lDelay+0x3c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a0b      	ldr	r2, [pc, #44]	; (800054c <XMC_SCU_lDelay+0x40>)
 800051e:	fba2 2303 	umull	r2, r3, r2, r3
 8000522:	0c9a      	lsrs	r2, r3, #18
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	fb02 f303 	mul.w	r3, r2, r3
 800052a:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 800052c:	2300      	movs	r3, #0
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	e003      	b.n	800053a <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 8000532:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	3301      	adds	r3, #1
 8000538:	60fb      	str	r3, [r7, #12]
 800053a:	68fa      	ldr	r2, [r7, #12]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	429a      	cmp	r2, r3
 8000540:	d3f7      	bcc.n	8000532 <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 8000542:	3710      	adds	r7, #16
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	2000ffc0 	.word	0x2000ffc0
 800054c:	431bde83 	.word	0x431bde83

08000550 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8000554:	4b03      	ldr	r3, [pc, #12]	; (8000564 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 8000556:	685b      	ldr	r3, [r3, #4]
}
 8000558:	4618      	mov	r0, r3
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	50004074 	.word	0x50004074

08000568 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000568:	b480      	push	{r7}
 800056a:	b083      	sub	sp, #12
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000570:	4a03      	ldr	r2, [pc, #12]	; (8000580 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	60d3      	str	r3, [r2, #12]
}
 8000576:	370c      	adds	r7, #12
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	50004074 	.word	0x50004074

08000584 <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 8000584:	b5b0      	push	{r4, r5, r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af02      	add	r7, sp, #8
 800058a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
             (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 f8c5 	bl	800071c <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 8000592:	f000 fab7 	bl	8000b04 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	79db      	ldrb	r3, [r3, #7]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d00a      	beq.n	80005b4 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 800059e:	f000 faef 	bl	8000b80 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 80005a2:	bf00      	nop
 80005a4:	f000 fada 	bl	8000b5c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 80005a8:	4603      	mov	r3, r0
 80005aa:	f083 0301 	eor.w	r3, r3, #1
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d1f7      	bne.n	80005a4 <XMC_SCU_CLOCK_Init+0x20>
  }

  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	7a5b      	ldrb	r3, [r3, #9]
 80005b8:	4618      	mov	r0, r3
 80005ba:	f000 f929 	bl	8000810 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 80005be:	bf00      	nop
 80005c0:	f7ff ff98 	bl	80004f4 <XMC_SCU_GetMirrorStatus>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d1fa      	bne.n	80005c0 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	7a1b      	ldrb	r3, [r3, #8]
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 fa72 	bl	8000ab8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	7c1b      	ldrb	r3, [r3, #16]
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 f937 	bl	800084c <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	7c5b      	ldrb	r3, [r3, #17]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 f95a 	bl	800089c <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	7c9b      	ldrb	r3, [r3, #18]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 f941 	bl	8000874 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	7cdb      	ldrb	r3, [r3, #19]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f000 f964 	bl	80008c4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	799b      	ldrb	r3, [r3, #6]
 8000600:	2b00      	cmp	r3, #0
 8000602:	d00a      	beq.n	800061a <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 8000604:	f000 faf4 	bl	8000bf0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while (XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8000608:	bf00      	nop
 800060a:	f000 fb19 	bl	8000c40 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 800060e:	4603      	mov	r3, r0
 8000610:	f083 0301 	eor.w	r3, r3, #1
 8000614:	b2db      	uxtb	r3, r3
 8000616:	2b00      	cmp	r3, #0
 8000618:	d1f7      	bne.n	800060a <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	78db      	ldrb	r3, [r3, #3]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d109      	bne.n	8000636 <XMC_SCU_CLOCK_Init+0xb2>
  {
    /* Do not enable PLL Power Down Mode when the OSC Watchdog is enabled */
    if (config->enable_oschp == false)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	799b      	ldrb	r3, [r3, #6]
 8000626:	f083 0301 	eor.w	r3, r3, #1
 800062a:	b2db      	uxtb	r3, r3
 800062c:	2b00      	cmp	r3, #0
 800062e:	d017      	beq.n	8000660 <XMC_SCU_CLOCK_Init+0xdc>
    {
      XMC_SCU_CLOCK_DisableSystemPll();
 8000630:	f000 fb2a 	bl	8000c88 <XMC_SCU_CLOCK_DisableSystemPll>
 8000634:	e014      	b.n	8000660 <XMC_SCU_CLOCK_Init+0xdc>
    }
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8000636:	f000 fb17 	bl	8000c68 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	8899      	ldrh	r1, [r3, #4]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000646:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800064c:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000652:	9300      	str	r3, [sp, #0]
 8000654:	4608      	mov	r0, r1
 8000656:	4611      	mov	r1, r2
 8000658:	462a      	mov	r2, r5
 800065a:	4623      	mov	r3, r4
 800065c:	f000 fb24 	bl	8000ca8 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	68db      	ldr	r3, [r3, #12]
 8000664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000668:	d103      	bne.n	8000672 <XMC_SCU_CLOCK_Init+0xee>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);
 800066a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800066e:	f000 f855 	bl	800071c <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 8000672:	f7ff fe23 	bl	80002bc <SystemCoreClockUpdate>
}
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bdb0      	pop	{r4, r5, r7, pc}

0800067c <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(volatile uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	0f1b      	lsrs	r3, r3, #28
 8000688:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000690:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 8000692:	68fa      	ldr	r2, [r7, #12]
 8000694:	4613      	mov	r3, r2
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	4413      	add	r3, r2
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	461a      	mov	r2, r3
 800069e:	4b04      	ldr	r3, [pc, #16]	; (80006b0 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 80006a0:	4413      	add	r3, r2
 80006a2:	68ba      	ldr	r2, [r7, #8]
 80006a4:	601a      	str	r2, [r3, #0]
}
 80006a6:	3714      	adds	r7, #20
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr
 80006b0:	50004414 	.word	0x50004414

080006b4 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	0f1b      	lsrs	r3, r3, #28
 80006c0:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80006c8:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 80006ca:	68fa      	ldr	r2, [r7, #12]
 80006cc:	4613      	mov	r3, r2
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	4413      	add	r3, r2
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	461a      	mov	r2, r3
 80006d6:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 80006d8:	4413      	add	r3, r2
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	4013      	ands	r3, r2
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	bf14      	ite	ne
 80006e4:	2301      	movne	r3, #1
 80006e6:	2300      	moveq	r3, #0
 80006e8:	b2db      	uxtb	r3, r3
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3714      	adds	r7, #20
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	5000440c 	.word	0x5000440c

080006fc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000700:	f7ff feec 	bl	80004dc <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8000704:	4602      	mov	r2, r0
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
 8000706:	4b04      	ldr	r3, [pc, #16]	; (8000718 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 8000708:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	fa22 f303 	lsr.w	r3, r2, r3
                    ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000712:	4618      	mov	r0, r3
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	50004600 	.word	0x50004600

0800071c <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 8000724:	4906      	ldr	r1, [pc, #24]	; (8000740 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4313      	orrs	r3, r2
 8000732:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	50004600 	.word	0x50004600

08000744 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 800074c:	4906      	ldr	r1, [pc, #24]	; (8000768 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000750:	699b      	ldr	r3, [r3, #24]
 8000752:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4313      	orrs	r3, r2
 800075a:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 800075c:	370c      	adds	r7, #12
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	50004600 	.word	0x50004600

0800076c <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8000774:	4906      	ldr	r1, [pc, #24]	; (8000790 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800077a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4313      	orrs	r3, r2
 8000782:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8000784:	370c      	adds	r7, #12
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	50004600 	.word	0x50004600

08000794 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 800079e:	88fb      	ldrh	r3, [r7, #6]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d108      	bne.n	80007b6 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80007a4:	4a0a      	ldr	r2, [pc, #40]	; (80007d0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007a6:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007a8:	68db      	ldr	r3, [r3, #12]
 80007aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007ae:	f023 0301 	bic.w	r3, r3, #1
 80007b2:	60d3      	str	r3, [r2, #12]
 80007b4:	e007      	b.n	80007c6 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80007b6:	4a06      	ldr	r2, [pc, #24]	; (80007d0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007b8:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	60d3      	str	r3, [r2, #12]
  }
}
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	50004710 	.word	0x50004710

080007d4 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80007de:	bf00      	nop
 80007e0:	4b09      	ldr	r3, [pc, #36]	; (8000808 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 80007e2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80007e6:	f003 0308 	and.w	r3, r3, #8
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d1f8      	bne.n	80007e0 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80007ee:	4907      	ldr	r1, [pc, #28]	; (800080c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80007f0:	4b06      	ldr	r3, [pc, #24]	; (800080c <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80007f2:	68db      	ldr	r3, [r3, #12]
 80007f4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 80007f8:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80007fa:	4313      	orrs	r3, r2
 80007fc:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	50004000 	.word	0x50004000
 800080c:	50004300 	.word	0x50004300

08000810 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	71fb      	strb	r3, [r7, #7]
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800081a:	bf00      	nop
 800081c:	4b09      	ldr	r3, [pc, #36]	; (8000844 <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 800081e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000822:	f003 0308 	and.w	r3, r3, #8
 8000826:	2b00      	cmp	r3, #0
 8000828:	d1f8      	bne.n	800081c <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 800082a:	4907      	ldr	r1, [pc, #28]	; (8000848 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 800082e:	68db      	ldr	r3, [r3, #12]
 8000830:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8000834:	79fb      	ldrb	r3, [r7, #7]
{
  while ((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8000836:	4313      	orrs	r3, r2
 8000838:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	50004000 	.word	0x50004000
 8000848:	50004300 	.word	0x50004300

0800084c <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000854:	4906      	ldr	r1, [pc, #24]	; (8000870 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000856:	4b06      	ldr	r3, [pc, #24]	; (8000870 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000858:	68db      	ldr	r3, [r3, #12]
 800085a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8000862:	4313      	orrs	r3, r2
 8000864:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	50004600 	.word	0x50004600

08000874 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 800087c:	4906      	ldr	r1, [pc, #24]	; (8000898 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000880:	6a1b      	ldr	r3, [r3, #32]
 8000882:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 800088a:	4313      	orrs	r3, r2
 800088c:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 800088e:	370c      	adds	r7, #12
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	50004600 	.word	0x50004600

0800089c <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80008a4:	4906      	ldr	r1, [pc, #24]	; (80008c0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80008a6:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 80008a8:	691b      	ldr	r3, [r3, #16]
 80008aa:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80008b2:	4313      	orrs	r3, r2
 80008b4:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	50004600 	.word	0x50004600

080008c4 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80008cc:	4906      	ldr	r1, [pc, #24]	; (80008e8 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80008ce:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 80008d0:	695b      	ldr	r3, [r3, #20]
 80008d2:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80008da:	4313      	orrs	r3, r2
 80008dc:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	50004600 	.word	0x50004600

080008ec <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80008f4:	4906      	ldr	r1, [pc, #24]	; (8000910 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80008f6:	4b06      	ldr	r3, [pc, #24]	; (8000910 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80008f8:	699b      	ldr	r3, [r3, #24]
 80008fa:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000902:	4313      	orrs	r3, r2
 8000904:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos);
}
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	50004600 	.word	0x50004600

08000914 <XMC_SCU_CLOCK_SetWdtClockDivider>:
}
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800091c:	4906      	ldr	r1, [pc, #24]	; (8000938 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 800091e:	4b06      	ldr	r3, [pc, #24]	; (8000938 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000922:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
             (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 800092a:	4313      	orrs	r3, r2
 800092c:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	50004600 	.word	0x50004600

0800093c <XMC_SCU_CLOCK_SetECATClockDivider>:
}

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8000944:	4906      	ldr	r1, [pc, #24]	; (8000960 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8000946:	4b06      	ldr	r3, [pc, #24]	; (8000960 <XMC_SCU_CLOCK_SetECATClockDivider+0x24>)
 8000948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800094a:	f023 0203 	bic.w	r2, r3, #3
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	3b01      	subs	r3, #1

#if defined(ECAT0)
/* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
{
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
 8000952:	4313      	orrs	r3, r2
 8000954:	638b      	str	r3, [r1, #56]	; 0x38
                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
}
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	50004600 	.word	0x50004600

08000964 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(volatile uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8000964:	b480      	push	{r7}
 8000966:	b085      	sub	sp, #20
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	0f1b      	lsrs	r3, r3, #28
 8000970:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000978:	60bb      	str	r3, [r7, #8]

  *(volatile uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	4613      	mov	r3, r2
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	4413      	add	r3, r2
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	461a      	mov	r2, r3
 8000986:	4b04      	ldr	r3, [pc, #16]	; (8000998 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 8000988:	4413      	add	r3, r2
 800098a:	68ba      	ldr	r2, [r7, #8]
 800098c:	601a      	str	r2, [r3, #0]
}
 800098e:	3714      	adds	r7, #20
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr
 8000998:	50004648 	.word	0x50004648

0800099c <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* API to ungate a given module clock */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	0f1b      	lsrs	r3, r3, #28
 80009a8:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80009b0:	60bb      	str	r3, [r7, #8]

  return ((*(const volatile uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	4613      	mov	r3, r2
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	4413      	add	r3, r2
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	461a      	mov	r2, r3
 80009be:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <XMC_SCU_CLOCK_IsPeripheralClockGated+0x44>)
 80009c0:	4413      	add	r3, r2
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	68bb      	ldr	r3, [r7, #8]
 80009c6:	4013      	ands	r3, r2
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	bf14      	ite	ne
 80009cc:	2301      	movne	r3, #1
 80009ce:	2300      	moveq	r3, #0
 80009d0:	b2db      	uxtb	r3, r3
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3714      	adds	r7, #20
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	50004640 	.word	0x50004640

080009e4 <XMC_SCU_CLOCK_EnableUsbPll>:
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
}

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 80009e8:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 80009ea:	4b05      	ldr	r3, [pc, #20]	; (8000a00 <XMC_SCU_CLOCK_EnableUsbPll+0x1c>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80009f2:	f023 0302 	bic.w	r3, r3, #2
 80009f6:	6153      	str	r3, [r2, #20]
}
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	50004710 	.word	0x50004710

08000a04 <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000a0e:	4a28      	ldr	r2, [pc, #160]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a10:	4b27      	ldr	r3, [pc, #156]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a12:	695b      	ldr	r3, [r3, #20]
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8000a1a:	bf00      	nop
 8000a1c:	4b24      	ldr	r3, [pc, #144]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a1e:	691b      	ldr	r3, [r3, #16]
 8000a20:	f003 0301 	and.w	r3, r3, #1
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d0f9      	beq.n	8000a1c <XMC_SCU_CLOCK_StartUsbPll+0x18>
  {
    /* wait for prescaler mode */
  }

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000a28:	4a21      	ldr	r2, [pc, #132]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a2a:	4b21      	ldr	r3, [pc, #132]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a2c:	695b      	ldr	r3, [r3, #20]
 8000a2e:	f043 0310 	orr.w	r3, r3, #16
 8000a32:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000a34:	491e      	ldr	r1, [pc, #120]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	3b01      	subs	r3, #1
 8000a3a:	021a      	lsls	r2, r3, #8
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv - 1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000a42:	4313      	orrs	r3, r2
 8000a44:	614b      	str	r3, [r1, #20]
                                  (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000a46:	4a1a      	ldr	r2, [pc, #104]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a48:	4b19      	ldr	r3, [pc, #100]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a4a:	695b      	ldr	r3, [r3, #20]
 8000a4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a50:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000a52:	4a17      	ldr	r2, [pc, #92]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a54:	4b16      	ldr	r3, [pc, #88]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a56:	695b      	ldr	r3, [r3, #20]
 8000a58:	f023 0310 	bic.w	r3, r3, #16
 8000a5c:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8000a5e:	4a14      	ldr	r2, [pc, #80]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a60:	4b13      	ldr	r3, [pc, #76]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a62:	695b      	ldr	r3, [r3, #20]
 8000a64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a68:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8000a6a:	bf00      	nop
 8000a6c:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a6e:	691b      	ldr	r3, [r3, #16]
 8000a70:	f003 0304 	and.w	r3, r3, #4
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d0f9      	beq.n	8000a6c <XMC_SCU_CLOCK_StartUsbPll+0x68>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000a78:	4a0d      	ldr	r2, [pc, #52]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a7c:	695b      	ldr	r3, [r3, #20]
 8000a7e:	f023 0301 	bic.w	r3, r3, #1
 8000a82:	6153      	str	r3, [r2, #20]
  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) != 0U)
 8000a84:	bf00      	nop
 8000a86:	4b0a      	ldr	r3, [pc, #40]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a88:	691b      	ldr	r3, [r3, #16]
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d1f9      	bne.n	8000a86 <XMC_SCU_CLOCK_StartUsbPll+0x82>
  {
    /* wait for normal mode */
  }

  /* Reset OSCDISCDIS */
  SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000a92:	4a07      	ldr	r2, [pc, #28]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <XMC_SCU_CLOCK_StartUsbPll+0xac>)
 8000a96:	695b      	ldr	r3, [r3, #20]
 8000a98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000a9c:	6153      	str	r3, [r2, #20]

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_UVCOLCKT_Msk;
 8000a9e:	4b05      	ldr	r3, [pc, #20]	; (8000ab4 <XMC_SCU_CLOCK_StartUsbPll+0xb0>)
 8000aa0:	2208      	movs	r2, #8
 8000aa2:	60da      	str	r2, [r3, #12]
}
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	50004710 	.word	0x50004710
 8000ab4:	50004160 	.word	0x50004160

08000ab8 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000ac2:	4a0f      	ldr	r2, [pc, #60]	; (8000b00 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ac4:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000acc:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d10e      	bne.n	8000af2 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000ad4:	4a0a      	ldr	r2, [pc, #40]	; (8000b00 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ad6:	4b0a      	ldr	r3, [pc, #40]	; (8000b00 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ad8:	685b      	ldr	r3, [r3, #4]
 8000ada:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000ade:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8000ae0:	2064      	movs	r0, #100	; 0x64
 8000ae2:	f7ff fd13 	bl	800050c <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8000ae6:	4a06      	ldr	r2, [pc, #24]	; (8000b00 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000ae8:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000af0:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8000af2:	2064      	movs	r0, #100	; 0x64
 8000af4:	f7ff fd0a 	bl	800050c <XMC_SCU_lDelay>
}
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	50004710 	.word	0x50004710

08000b04 <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f003 0301 	and.w	r3, r3, #1
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d109      	bne.n	8000b28 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	605a      	str	r2, [r3, #4]

    while ((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b1a:	bf00      	nop
 8000b1c:	4b0d      	ldr	r3, [pc, #52]	; (8000b54 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d0f9      	beq.n	8000b1c <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8000b28:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d00a      	beq.n	8000b4a <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8000b34:	4b08      	ldr	r3, [pc, #32]	; (8000b58 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b3a:	609a      	str	r2, [r3, #8]
    while ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8000b3c:	bf00      	nop
 8000b3e:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d1f9      	bne.n	8000b3e <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	50004200 	.word	0x50004200
 8000b58:	50004400 	.word	0x50004400

08000b5c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000b60:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f003 0308 	and.w	r3, r3, #8
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	bf0c      	ite	eq
 8000b6c:	2301      	moveq	r3, #1
 8000b6e:	2300      	movne	r3, #0
 8000b70:	b2db      	uxtb	r3, r3
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	50004300 	.word	0x50004300

08000b80 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8000b84:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000b88:	f7ff fcee 	bl	8000568 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000b8c:	4a17      	ldr	r2, [pc, #92]	; (8000bec <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000b8e:	4b17      	ldr	r3, [pc, #92]	; (8000bec <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000b96:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8000b98:	bf00      	nop
 8000b9a:	f7ff fcd9 	bl	8000550 <XMC_SCU_INTERUPT_GetEventStatus>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d0f8      	beq.n	8000b9a <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8000ba8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000bac:	f7ff fcdc 	bl	8000568 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bb2:	2208      	movs	r2, #8
 8000bb4:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 8000bb6:	bf00      	nop
 8000bb8:	f7ff fcca 	bl	8000550 <XMC_SCU_INTERUPT_GetEventStatus>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d0f8      	beq.n	8000bb8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 8000bc6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000bca:	f7ff fccd 	bl	8000568 <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000bce:	4a07      	ldr	r2, [pc, #28]	; (8000bec <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	f043 0308 	orr.w	r3, r3, #8
 8000bd8:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8000bda:	bf00      	nop
 8000bdc:	f7ff fcb8 	bl	8000550 <XMC_SCU_INTERUPT_GetEventStatus>
 8000be0:	4603      	mov	r3, r0
 8000be2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d0f8      	beq.n	8000bdc <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	50004300 	.word	0x50004300

08000bf0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8000bf0:	b5b0      	push	{r4, r5, r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8000bf4:	4a0f      	ldr	r2, [pc, #60]	; (8000c34 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000bf6:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bfe:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c00:	4d0d      	ldr	r5, [pc, #52]	; (8000c38 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c02:	4b0d      	ldr	r3, [pc, #52]	; (8000c38 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8000c0a:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8000c0e:	f001 fb03 	bl	8002218 <OSCHP_GetFrequency>
 8000c12:	4602      	mov	r2, r0
 8000c14:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8000c16:	fba3 2302 	umull	r2, r3, r3, r2
 8000c1a:	0d1b      	lsrs	r3, r3, #20
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c20:	4323      	orrs	r3, r4
 8000c22:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000c24:	4a03      	ldr	r2, [pc, #12]	; (8000c34 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c26:	4b03      	ldr	r3, [pc, #12]	; (8000c34 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000c2e:	6053      	str	r3, [r2, #4]
}
 8000c30:	bdb0      	pop	{r4, r5, r7, pc}
 8000c32:	bf00      	nop
 8000c34:	50004710 	.word	0x50004710
 8000c38:	50004700 	.word	0x50004700
 8000c3c:	6b5fca6b 	.word	0x6b5fca6b

08000c40 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000c44:	4b07      	ldr	r3, [pc, #28]	; (8000c64 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000c4c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000c50:	bf0c      	ite	eq
 8000c52:	2301      	moveq	r3, #1
 8000c54:	2300      	movne	r3, #0
 8000c56:	b2db      	uxtb	r3, r3
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	50004710 	.word	0x50004710

08000c68 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000c6c:	4a05      	ldr	r2, [pc, #20]	; (8000c84 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000c6e:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c76:	f023 0302 	bic.w	r3, r3, #2
 8000c7a:	6053      	str	r3, [r2, #4]
}
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	50004710 	.word	0x50004710

08000c88 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000c8c:	4a05      	ldr	r2, [pc, #20]	; (8000ca4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000c8e:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c96:	f043 0302 	orr.w	r3, r3, #2
 8000c9a:	6053      	str	r3, [r2, #4]
}
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr
 8000ca4:	50004710 	.word	0x50004710

08000ca8 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60ba      	str	r2, [r7, #8]
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	81fb      	strh	r3, [r7, #14]
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8000cba:	89fb      	ldrh	r3, [r7, #14]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fd69 	bl	8000794 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000cc2:	7b7b      	ldrb	r3, [r7, #13]
 8000cc4:	2b01      	cmp	r3, #1
 8000cc6:	f040 808b 	bne.w	8000de0 <XMC_SCU_CLOCK_StartSystemPll+0x138>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8000cca:	89fb      	ldrh	r3, [r7, #14]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d109      	bne.n	8000ce4 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8000cd0:	f001 faa2 	bl	8002218 <OSCHP_GetFrequency>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	4b54      	ldr	r3, [pc, #336]	; (8000e28 <XMC_SCU_CLOCK_StartSystemPll+0x180>)
 8000cd8:	fba3 2302 	umull	r2, r3, r3, r2
 8000cdc:	0c9b      	lsrs	r3, r3, #18
 8000cde:	059b      	lsls	r3, r3, #22
 8000ce0:	617b      	str	r3, [r7, #20]
 8000ce2:	e002      	b.n	8000cea <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000ce4:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000ce8:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	687a      	ldr	r2, [r7, #4]
 8000cee:	fb02 f203 	mul.w	r2, r2, r3
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cf8:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	4a4b      	ldr	r2, [pc, #300]	; (8000e2c <XMC_SCU_CLOCK_StartSystemPll+0x184>)
 8000cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8000d02:	091b      	lsrs	r3, r3, #4
 8000d04:	0d9b      	lsrs	r3, r3, #22
 8000d06:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000d08:	4a49      	ldr	r2, [pc, #292]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d0a:	4b49      	ldr	r3, [pc, #292]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d0c:	685b      	ldr	r3, [r3, #4]
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000d14:	bf00      	nop
 8000d16:	4b46      	ldr	r3, [pc, #280]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d0f9      	beq.n	8000d16 <XMC_SCU_CLOCK_StartSystemPll+0x6e>
    {
      /* wait for prescaler mode */
    }

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8000d22:	4a43      	ldr	r2, [pc, #268]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d24:	4b42      	ldr	r3, [pc, #264]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f043 0310 	orr.w	r3, r3, #16
 8000d2c:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000d2e:	4940      	ldr	r1, [pc, #256]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d30:	4b3f      	ldr	r3, [pc, #252]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d32:	689a      	ldr	r2, [r3, #8]
 8000d34:	4b3f      	ldr	r3, [pc, #252]	; (8000e34 <XMC_SCU_CLOCK_StartSystemPll+0x18c>)
 8000d36:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	3a01      	subs	r2, #1
 8000d3c:	0212      	lsls	r2, r2, #8
 8000d3e:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000d46:	431a      	orrs	r2, r3
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000d4e:	4313      	orrs	r3, r2
 8000d50:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                  ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                  ((pdiv - 1UL) << SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000d52:	4a37      	ldr	r2, [pc, #220]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d54:	4b36      	ldr	r3, [pc, #216]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d5c:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000d5e:	4a34      	ldr	r2, [pc, #208]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d60:	4b33      	ldr	r3, [pc, #204]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	f023 0310 	bic.w	r3, r3, #16
 8000d68:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8000d6a:	4a31      	ldr	r2, [pc, #196]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d6c:	4b30      	ldr	r3, [pc, #192]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d74:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000d76:	bf00      	nop
 8000d78:	4b2d      	ldr	r3, [pc, #180]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f003 0304 	and.w	r3, r3, #4
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d0f9      	beq.n	8000d78 <XMC_SCU_CLOCK_StartSystemPll+0xd0>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000d84:	4a2a      	ldr	r2, [pc, #168]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d86:	4b2a      	ldr	r3, [pc, #168]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f023 0301 	bic.w	r3, r3, #1
 8000d8e:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000d90:	bf00      	nop
 8000d92:	4b27      	ldr	r3, [pc, #156]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1f9      	bne.n	8000d92 <XMC_SCU_CLOCK_StartSystemPll+0xea>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	4a25      	ldr	r2, [pc, #148]	; (8000e38 <XMC_SCU_CLOCK_StartSystemPll+0x190>)
 8000da2:	fba2 2303 	umull	r2, r3, r2, r3
 8000da6:	095b      	lsrs	r3, r3, #5
 8000da8:	0d9b      	lsrs	r3, r3, #22
 8000daa:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000dac:	6a3a      	ldr	r2, [r7, #32]
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d202      	bcs.n	8000dba <XMC_SCU_CLOCK_StartSystemPll+0x112>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000db4:	6938      	ldr	r0, [r7, #16]
 8000db6:	f000 f845 	bl	8000e44 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	085b      	lsrs	r3, r3, #1
 8000dbe:	4a1f      	ldr	r2, [pc, #124]	; (8000e3c <XMC_SCU_CLOCK_StartSystemPll+0x194>)
 8000dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8000dc4:	095b      	lsrs	r3, r3, #5
 8000dc6:	0d9b      	lsrs	r3, r3, #22
 8000dc8:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000dca:	6a3a      	ldr	r2, [r7, #32]
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	d202      	bcs.n	8000dd8 <XMC_SCU_CLOCK_StartSystemPll+0x130>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000dd2:	6938      	ldr	r0, [r7, #16]
 8000dd4:	f000 f836 	bl	8000e44 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8000dd8:	6a38      	ldr	r0, [r7, #32]
 8000dda:	f000 f833 	bl	8000e44 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000dde:	e01c      	b.n	8000e1a <XMC_SCU_CLOCK_StartSystemPll+0x172>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000de0:	4913      	ldr	r1, [pc, #76]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000de2:	4b13      	ldr	r3, [pc, #76]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8000dea:	6a3b      	ldr	r3, [r7, #32]
 8000dec:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000dee:	4313      	orrs	r3, r2
 8000df0:	608b      	str	r3, [r1, #8]
                                  ((kdiv - 1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K1RDY_Msk) == 0U)
 8000df2:	bf00      	nop
 8000df4:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f003 0310 	and.w	r3, r3, #16
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0f9      	beq.n	8000df4 <XMC_SCU_CLOCK_StartSystemPll+0x14c>
    {
      /* wait until K1-divider operates on the configured value  */
    }

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e00:	4a0b      	ldr	r2, [pc, #44]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e02:	4b0b      	ldr	r3, [pc, #44]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	f043 0301 	orr.w	r3, r3, #1
 8000e0a:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000e0c:	bf00      	nop
 8000e0e:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <XMC_SCU_CLOCK_StartSystemPll+0x188>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d0f9      	beq.n	8000e0e <XMC_SCU_CLOCK_StartSystemPll+0x166>
    {
      /* wait for prescaler mode */
    }
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8000e1a:	4b09      	ldr	r3, [pc, #36]	; (8000e40 <XMC_SCU_CLOCK_StartSystemPll+0x198>)
 8000e1c:	2205      	movs	r2, #5
 8000e1e:	60da      	str	r2, [r3, #12]
}
 8000e20:	3718      	adds	r7, #24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	431bde83 	.word	0x431bde83
 8000e2c:	aaaaaaab 	.word	0xaaaaaaab
 8000e30:	50004710 	.word	0x50004710
 8000e34:	f08080ff 	.word	0xf08080ff
 8000e38:	88888889 	.word	0x88888889
 8000e3c:	b60b60b7 	.word	0xb60b60b7
 8000e40:	50004160 	.word	0x50004160

08000e44 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000e4c:	490b      	ldr	r1, [pc, #44]	; (8000e7c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e4e:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e50:	689b      	ldr	r3, [r3, #8]
 8000e52:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	3b01      	subs	r3, #1
 8000e5a:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	608b      	str	r3, [r1, #8]
                                ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_K2RDY_Msk) == 0U)
 8000e60:	bf00      	nop
 8000e62:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <XMC_SCU_CLOCK_StepSystemPllFrequency+0x38>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f003 0320 	and.w	r3, r3, #32
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0f9      	beq.n	8000e62 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x1e>
  {
    /* wait until K2-divider operates on the configured value  */
  }

  XMC_SCU_lDelay(50U);
 8000e6e:	2032      	movs	r0, #50	; 0x32
 8000e70:	f7ff fb4c 	bl	800050c <XMC_SCU_lDelay>
}
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	50004710 	.word	0x50004710

08000e80 <XMC_DMA_GetEventStatus>:
 * Source transaction complete -> ::XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE      <br>
 * Destination transaction complete -> ::XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE <br>
 * DMA error event -> ::XMC_DMA_CH_EVENT_ERROR                                     <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetEventStatus(XMC_DMA_t *const dma)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  return (dma->STATUSGLEV);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	f8d3 3360 	ldr.w	r3, [r3, #864]	; 0x360
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <XMC_DMA_GetChannelsTransferCompleteStatus>:
 *
 * \par
 * The function returns GPDMA transfer complete interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsTransferCompleteStatus(XMC_DMA_t *const dma)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[0]);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <XMC_DMA_GetChannelsBlockCompleteStatus>:
 *
 * \par
 * The function returns GPDMA block transfer complete interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsBlockCompleteStatus(XMC_DMA_t *const dma)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[2]);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <XMC_DMA_GetChannelsSourceTransactionCompleteStatus>:
 * \par<b>Note: </b><br>
 * If the source peripheral is memory, the source transaction complete interrupt is
 * ignored.
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsSourceTransactionCompleteStatus(XMC_DMA_t *const dma)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[4]);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <XMC_DMA_GetChannelsDestinationTransactionCompleteStatus>:
 * \par<b>Note: </b><br>
 * If the destination peripheral is memory, the destination transaction complete
 * interrupt is ignored.
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(XMC_DMA_t *const dma)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[6]);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <XMC_DMA_GetChannelsErrorStatus>:
 *
 * \par
 * The function returns error interrupt status. <br>
 */
__STATIC_INLINE uint32_t XMC_DMA_GetChannelsErrorStatus(XMC_DMA_t *const dma)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  return (dma->STATUSCHEV[8]);
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <XMC_DMA_Init>:
 * API IMPLEMENTATION
 *******************************************************************************/

/* Initialize GPDMA */
void XMC_DMA_Init(XMC_DMA_t *const dma)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  XMC_DMA_Enable(dma);
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f000 f803 	bl	8000f3c <XMC_DMA_Enable>
}
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <XMC_DMA_Enable>:

/* Enable GPDMA module */
void XMC_DMA_Enable(XMC_DMA_t *const dma)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
#if defined(GPDMA1)
  if (dma == XMC_DMA0)
  {
#endif
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_GPDMA0);
 8000f44:	4806      	ldr	r0, [pc, #24]	; (8000f60 <XMC_DMA_Enable+0x24>)
 8000f46:	f7ff fd0d 	bl	8000964 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_GPDMA0);
 8000f4a:	4805      	ldr	r0, [pc, #20]	; (8000f60 <XMC_DMA_Enable+0x24>)
 8000f4c:	f7ff fb96 	bl	800067c <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_GPDMA1);
  }
#endif

  dma->DMACFGREG = 0x1U;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	2201      	movs	r2, #1
 8000f54:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398
}
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000010 	.word	0x20000010

08000f64 <XMC_DMA_IsEnabled>:
#endif
}

/* Check is the GPDMA peripheral is enabled */
bool XMC_DMA_IsEnabled(const XMC_DMA_t *const dma)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

#if defined(GPDMA1)
  if (dma == XMC_DMA0)
  {
#endif
    status = !XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_GPDMA0);
 8000f6c:	481e      	ldr	r0, [pc, #120]	; (8000fe8 <XMC_DMA_IsEnabled+0x84>)
 8000f6e:	f7ff fba1 	bl	80006b4 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	bf14      	ite	ne
 8000f78:	2301      	movne	r3, #1
 8000f7a:	2300      	moveq	r3, #0
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	f083 0301 	eor.w	r3, r3, #1
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	73fb      	strb	r3, [r7, #15]
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	f003 0301 	and.w	r3, r3, #1
 8000f8c:	73fb      	strb	r3, [r7, #15]
#if defined(CLOCK_GATING_SUPPORTED)
    status = status && !XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_GPDMA0);
 8000f8e:	7bfb      	ldrb	r3, [r7, #15]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d00a      	beq.n	8000faa <XMC_DMA_IsEnabled+0x46>
 8000f94:	4814      	ldr	r0, [pc, #80]	; (8000fe8 <XMC_DMA_IsEnabled+0x84>)
 8000f96:	f7ff fd01 	bl	800099c <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	f083 0301 	eor.w	r3, r3, #1
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <XMC_DMA_IsEnabled+0x46>
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e000      	b.n	8000fac <XMC_DMA_IsEnabled+0x48>
 8000faa:	2300      	movs	r3, #0
 8000fac:	73fb      	strb	r3, [r7, #15]
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	73fb      	strb	r3, [r7, #15]
#endif
  }
#endif

  /* DMA reset is not asserted and peripheral clock is not gated */
  if (status == true)
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d00f      	beq.n	8000fdc <XMC_DMA_IsEnabled+0x78>
  {
    status = status && (dma->DMACFGREG != 0U);
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d006      	beq.n	8000fd0 <XMC_DMA_IsEnabled+0x6c>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	f8d3 3398 	ldr.w	r3, [r3, #920]	; 0x398
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <XMC_DMA_IsEnabled+0x6c>
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e000      	b.n	8000fd2 <XMC_DMA_IsEnabled+0x6e>
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	73fb      	strb	r3, [r7, #15]
 8000fd4:	7bfb      	ldrb	r3, [r7, #15]
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000010 	.word	0x20000010

08000fec <XMC_DMA_EnableRequestLine>:

/* Enable request line */
void XMC_DMA_EnableRequestLine(XMC_DMA_t *const dma, uint8_t line, uint8_t peripheral)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	70fb      	strb	r3, [r7, #3]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	70bb      	strb	r3, [r7, #2]
  if (dma == XMC_DMA0)
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    DLR->SRSEL0 = ((DLR->SRSEL0 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 8000ffc:	480f      	ldr	r0, [pc, #60]	; (800103c <XMC_DMA_EnableRequestLine+0x50>)
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	; (800103c <XMC_DMA_EnableRequestLine+0x50>)
 8001000:	689a      	ldr	r2, [r3, #8]
 8001002:	78fb      	ldrb	r3, [r7, #3]
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	4619      	mov	r1, r3
 8001008:	230f      	movs	r3, #15
 800100a:	408b      	lsls	r3, r1
 800100c:	43db      	mvns	r3, r3
 800100e:	401a      	ands	r2, r3
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
 8001010:	78bb      	ldrb	r3, [r7, #2]
 8001012:	78f9      	ldrb	r1, [r7, #3]
 8001014:	0089      	lsls	r1, r1, #2
 8001016:	408b      	lsls	r3, r1
  if (dma == XMC_DMA0)
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    DLR->SRSEL0 = ((DLR->SRSEL0 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
 8001018:	4313      	orrs	r3, r2
 800101a:	6083      	str	r3, [r0, #8]
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
    DLR->LNEN |= (0x1UL << (line & GPDMA0_CH_CFGH_PER_Msk));
 800101c:	4907      	ldr	r1, [pc, #28]	; (800103c <XMC_DMA_EnableRequestLine+0x50>)
 800101e:	4b07      	ldr	r3, [pc, #28]	; (800103c <XMC_DMA_EnableRequestLine+0x50>)
 8001020:	691a      	ldr	r2, [r3, #16]
 8001022:	78fb      	ldrb	r3, [r7, #3]
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	2001      	movs	r0, #1
 800102a:	fa00 f303 	lsl.w	r3, r0, r3
 800102e:	4313      	orrs	r3, r2
 8001030:	610b      	str	r3, [r1, #16]
    DLR->SRSEL1 = ((DLR->SRSEL1 & (uint32_t)~(DLR_SRSEL_RS_MSK << (line * DLR_SRSEL_RS_BITSIZE))) |
                   ((uint32_t)peripheral << (line * DLR_SRSEL_RS_BITSIZE)));
    DLR->LNEN |= (0x100UL << line);
  }
#endif
}
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	50004900 	.word	0x50004900

08001040 <XMC_DMA_CH_IsEnabled>:
  }
}

/* Check if a DMA channel is enabled */
bool XMC_DMA_CH_IsEnabled(XMC_DMA_t *const dma, const uint8_t channel)
{
 8001040:	b480      	push	{r7}
 8001042:	b083      	sub	sp, #12
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	70fb      	strb	r3, [r7, #3]
  return (bool)(dma->CHENREG & ((uint32_t)1U << channel));
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f8d3 23a0 	ldr.w	r2, [r3, #928]	; 0x3a0
 8001052:	78fb      	ldrb	r3, [r7, #3]
 8001054:	fa22 f303 	lsr.w	r3, r2, r3
 8001058:	f003 0301 	and.w	r3, r3, #1
 800105c:	2b00      	cmp	r3, #0
 800105e:	bf14      	ite	ne
 8001060:	2301      	movne	r3, #1
 8001062:	2300      	moveq	r3, #0
 8001064:	b2db      	uxtb	r3, r3
}
 8001066:	4618      	mov	r0, r3
 8001068:	370c      	adds	r7, #12
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
 8001072:	bf00      	nop

08001074 <XMC_DMA_CH_Init>:

/* Initialize DMA channel */
XMC_DMA_CH_STATUS_t XMC_DMA_CH_Init(XMC_DMA_t *const dma, const uint8_t channel, const XMC_DMA_CH_CONFIG_t *const config)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	460b      	mov	r3, r1
 800107e:	607a      	str	r2, [r7, #4]
 8001080:	72fb      	strb	r3, [r7, #11]
  XMC_DMA_CH_STATUS_t status;
  uint8_t line;
  uint8_t peripheral;

  if (XMC_DMA_IsEnabled(dma) == true)
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f7ff ff6e 	bl	8000f64 <XMC_DMA_IsEnabled>
 8001088:	4603      	mov	r3, r0
 800108a:	2b00      	cmp	r3, #0
 800108c:	f000 81db 	beq.w	8001446 <XMC_DMA_CH_Init+0x3d2>
  {
    if (XMC_DMA_CH_IsEnabled(dma, channel) == false)
 8001090:	7afb      	ldrb	r3, [r7, #11]
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	4619      	mov	r1, r3
 8001096:	f7ff ffd3 	bl	8001040 <XMC_DMA_CH_IsEnabled>
 800109a:	4603      	mov	r3, r0
 800109c:	f083 0301 	eor.w	r3, r3, #1
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	f000 81cc 	beq.w	8001440 <XMC_DMA_CH_Init+0x3cc>
    {
      dma->CH[channel].SAR = config->src_addr;
 80010a8:	7afb      	ldrb	r3, [r7, #11]
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	6852      	ldr	r2, [r2, #4]
 80010ae:	68f9      	ldr	r1, [r7, #12]
 80010b0:	2058      	movs	r0, #88	; 0x58
 80010b2:	fb00 f303 	mul.w	r3, r0, r3
 80010b6:	440b      	add	r3, r1
 80010b8:	601a      	str	r2, [r3, #0]
      dma->CH[channel].DAR = config->dst_addr;
 80010ba:	7afb      	ldrb	r3, [r7, #11]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	6892      	ldr	r2, [r2, #8]
 80010c0:	68f9      	ldr	r1, [r7, #12]
 80010c2:	2058      	movs	r0, #88	; 0x58
 80010c4:	fb00 f303 	mul.w	r3, r0, r3
 80010c8:	440b      	add	r3, r1
 80010ca:	3308      	adds	r3, #8
 80010cc:	601a      	str	r2, [r3, #0]
      dma->CH[channel].LLP = (uint32_t)config->linked_list_pointer;
 80010ce:	7afb      	ldrb	r3, [r7, #11]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	68d2      	ldr	r2, [r2, #12]
 80010d4:	4610      	mov	r0, r2
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	2158      	movs	r1, #88	; 0x58
 80010da:	fb01 f303 	mul.w	r3, r1, r3
 80010de:	4413      	add	r3, r2
 80010e0:	3310      	adds	r3, #16
 80010e2:	6018      	str	r0, [r3, #0]
      dma->CH[channel].CTLH = (uint32_t)config->block_size;
 80010e4:	7afb      	ldrb	r3, [r7, #11]
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	8b12      	ldrh	r2, [r2, #24]
 80010ea:	4610      	mov	r0, r2
 80010ec:	68fa      	ldr	r2, [r7, #12]
 80010ee:	2158      	movs	r1, #88	; 0x58
 80010f0:	fb01 f303 	mul.w	r3, r1, r3
 80010f4:	4413      	add	r3, r2
 80010f6:	3318      	adds	r3, #24
 80010f8:	6058      	str	r0, [r3, #4]
      dma->CH[channel].CTLL = config->control;
 80010fa:	7afb      	ldrb	r3, [r7, #11]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	6812      	ldr	r2, [r2, #0]
 8001100:	68f9      	ldr	r1, [r7, #12]
 8001102:	2058      	movs	r0, #88	; 0x58
 8001104:	fb00 f303 	mul.w	r3, r0, r3
 8001108:	440b      	add	r3, r1
 800110a:	3318      	adds	r3, #24
 800110c:	601a      	str	r2, [r3, #0]

      dma->CH[channel].CFGL = (uint32_t)((uint32_t)config->priority |
 800110e:	7afb      	ldrb	r3, [r7, #11]
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	7ed2      	ldrb	r2, [r2, #27]
 8001114:	f442 6240 	orr.w	r2, r2, #3072	; 0xc00
 8001118:	68f9      	ldr	r1, [r7, #12]
 800111a:	2058      	movs	r0, #88	; 0x58
 800111c:	fb00 f303 	mul.w	r3, r0, r3
 8001120:	440b      	add	r3, r1
 8001122:	3340      	adds	r3, #64	; 0x40
 8001124:	601a      	str	r2, [r3, #0]
                                         (uint32_t)GPDMA0_CH_CFGL_HS_SEL_SRC_Msk |
                                         (uint32_t)GPDMA0_CH_CFGL_HS_SEL_DST_Msk);

      if ((dma == XMC_DMA0) && (channel < (uint8_t)2))
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	4aa6      	ldr	r2, [pc, #664]	; (80013c4 <XMC_DMA_CH_Init+0x350>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d116      	bne.n	800115c <XMC_DMA_CH_Init+0xe8>
 800112e:	7afb      	ldrb	r3, [r7, #11]
 8001130:	2b01      	cmp	r3, #1
 8001132:	d813      	bhi.n	800115c <XMC_DMA_CH_Init+0xe8>
      {
        /* Configure scatter and gather */
        dma->CH[channel].SGR = config->src_gather_control;
 8001134:	7afb      	ldrb	r3, [r7, #11]
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	6912      	ldr	r2, [r2, #16]
 800113a:	68f9      	ldr	r1, [r7, #12]
 800113c:	2058      	movs	r0, #88	; 0x58
 800113e:	fb00 f303 	mul.w	r3, r0, r3
 8001142:	440b      	add	r3, r1
 8001144:	3348      	adds	r3, #72	; 0x48
 8001146:	601a      	str	r2, [r3, #0]
        dma->CH[channel].DSR = config->dst_scatter_control;
 8001148:	7afb      	ldrb	r3, [r7, #11]
 800114a:	687a      	ldr	r2, [r7, #4]
 800114c:	6952      	ldr	r2, [r2, #20]
 800114e:	68f9      	ldr	r1, [r7, #12]
 8001150:	2058      	movs	r0, #88	; 0x58
 8001152:	fb00 f303 	mul.w	r3, r0, r3
 8001156:	440b      	add	r3, r1
 8001158:	3350      	adds	r3, #80	; 0x50
 800115a:	601a      	str	r2, [r3, #0]
      }

      if (config->dst_handshaking == XMC_DMA_CH_DST_HANDSHAKING_HARDWARE)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	8c1b      	ldrh	r3, [r3, #32]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d144      	bne.n	80011ee <XMC_DMA_CH_Init+0x17a>
      {
        /* Hardware handshaking interface configuration */
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA) ||
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	789b      	ldrb	r3, [r3, #2]
 8001168:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b10      	cmp	r3, #16
 8001170:	d006      	beq.n	8001180 <XMC_DMA_CH_Init+0x10c>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	789b      	ldrb	r3, [r3, #2]
 8001176:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800117a:	b2db      	uxtb	r3, r3
      }

      if (config->dst_handshaking == XMC_DMA_CH_DST_HANDSHAKING_HARDWARE)
      {
        /* Hardware handshaking interface configuration */
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA) ||
 800117c:	2b30      	cmp	r3, #48	; 0x30
 800117e:	d136      	bne.n	80011ee <XMC_DMA_CH_Init+0x17a>
        {
#if defined(GPDMA1)
          if (dma == XMC_DMA0)
          {
#endif
            line = config->dst_peripheral_request & GPDMA0_CH_CFGH_PER_Msk;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	75bb      	strb	r3, [r7, #22]
          else
          {
            line = config->dst_peripheral_request & GPDMA1_CH_CFGH_PER_Msk;
          }
#endif
          peripheral = config->dst_peripheral_request >> GPDMA_CH_CFGH_PER_BITSIZE;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001192:	091b      	lsrs	r3, r3, #4
 8001194:	757b      	strb	r3, [r7, #21]

          dma->CH[channel].CFGH |= (uint32_t)((uint32_t)line << GPDMA0_CH_CFGH_DEST_PER_Pos);
 8001196:	7afb      	ldrb	r3, [r7, #11]
 8001198:	7afa      	ldrb	r2, [r7, #11]
 800119a:	68f9      	ldr	r1, [r7, #12]
 800119c:	2058      	movs	r0, #88	; 0x58
 800119e:	fb00 f202 	mul.w	r2, r0, r2
 80011a2:	440a      	add	r2, r1
 80011a4:	3240      	adds	r2, #64	; 0x40
 80011a6:	6851      	ldr	r1, [r2, #4]
 80011a8:	7dba      	ldrb	r2, [r7, #22]
 80011aa:	02d2      	lsls	r2, r2, #11
 80011ac:	430a      	orrs	r2, r1
 80011ae:	68f9      	ldr	r1, [r7, #12]
 80011b0:	2058      	movs	r0, #88	; 0x58
 80011b2:	fb00 f303 	mul.w	r3, r0, r3
 80011b6:	440b      	add	r3, r1
 80011b8:	3340      	adds	r3, #64	; 0x40
 80011ba:	605a      	str	r2, [r3, #4]
          XMC_DMA_EnableRequestLine(dma, line, peripheral);
 80011bc:	7dba      	ldrb	r2, [r7, #22]
 80011be:	7d7b      	ldrb	r3, [r7, #21]
 80011c0:	68f8      	ldr	r0, [r7, #12]
 80011c2:	4611      	mov	r1, r2
 80011c4:	461a      	mov	r2, r3
 80011c6:	f7ff ff11 	bl	8000fec <XMC_DMA_EnableRequestLine>
          dma->CH[channel].CFGL &= (uint32_t)~GPDMA0_CH_CFGL_HS_SEL_DST_Msk;
 80011ca:	7afb      	ldrb	r3, [r7, #11]
 80011cc:	7afa      	ldrb	r2, [r7, #11]
 80011ce:	68f9      	ldr	r1, [r7, #12]
 80011d0:	2058      	movs	r0, #88	; 0x58
 80011d2:	fb00 f202 	mul.w	r2, r0, r2
 80011d6:	440a      	add	r2, r1
 80011d8:	3240      	adds	r2, #64	; 0x40
 80011da:	6812      	ldr	r2, [r2, #0]
 80011dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80011e0:	68f9      	ldr	r1, [r7, #12]
 80011e2:	2058      	movs	r0, #88	; 0x58
 80011e4:	fb00 f303 	mul.w	r3, r0, r3
 80011e8:	440b      	add	r3, r1
 80011ea:	3340      	adds	r3, #64	; 0x40
 80011ec:	601a      	str	r2, [r3, #0]
        }
      }


      if (config->src_handshaking == XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	8b9b      	ldrh	r3, [r3, #28]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d142      	bne.n	800127c <XMC_DMA_CH_Init+0x208>
      {
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA) ||
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	789b      	ldrb	r3, [r3, #2]
 80011fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b20      	cmp	r3, #32
 8001202:	d006      	beq.n	8001212 <XMC_DMA_CH_Init+0x19e>
            (config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA))
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	789b      	ldrb	r3, [r3, #2]
 8001208:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800120c:	b2db      	uxtb	r3, r3
      }


      if (config->src_handshaking == XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE)
      {
        if ((config->transfer_flow == (uint32_t)XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA) ||
 800120e:	2b30      	cmp	r3, #48	; 0x30
 8001210:	d134      	bne.n	800127c <XMC_DMA_CH_Init+0x208>
        {
#if defined(GPDMA1)
          if (dma == XMC_DMA0)
          {
#endif
            line = config->src_peripheral_request & GPDMA0_CH_CFGH_PER_Msk;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	7f9b      	ldrb	r3, [r3, #30]
 8001216:	f003 0307 	and.w	r3, r3, #7
 800121a:	75bb      	strb	r3, [r7, #22]
          else
          {
            line = config->src_peripheral_request & GPDMA1_CH_CFGH_PER_Msk;
          }
#endif
          peripheral = config->src_peripheral_request >> GPDMA_CH_CFGH_PER_BITSIZE;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	7f9b      	ldrb	r3, [r3, #30]
 8001220:	091b      	lsrs	r3, r3, #4
 8001222:	757b      	strb	r3, [r7, #21]

          dma->CH[channel].CFGH |= (uint32_t)((uint32_t)line << GPDMA0_CH_CFGH_SRC_PER_Pos);
 8001224:	7afb      	ldrb	r3, [r7, #11]
 8001226:	7afa      	ldrb	r2, [r7, #11]
 8001228:	68f9      	ldr	r1, [r7, #12]
 800122a:	2058      	movs	r0, #88	; 0x58
 800122c:	fb00 f202 	mul.w	r2, r0, r2
 8001230:	440a      	add	r2, r1
 8001232:	3240      	adds	r2, #64	; 0x40
 8001234:	6851      	ldr	r1, [r2, #4]
 8001236:	7dba      	ldrb	r2, [r7, #22]
 8001238:	01d2      	lsls	r2, r2, #7
 800123a:	430a      	orrs	r2, r1
 800123c:	68f9      	ldr	r1, [r7, #12]
 800123e:	2058      	movs	r0, #88	; 0x58
 8001240:	fb00 f303 	mul.w	r3, r0, r3
 8001244:	440b      	add	r3, r1
 8001246:	3340      	adds	r3, #64	; 0x40
 8001248:	605a      	str	r2, [r3, #4]
          XMC_DMA_EnableRequestLine(dma, line, peripheral);
 800124a:	7dba      	ldrb	r2, [r7, #22]
 800124c:	7d7b      	ldrb	r3, [r7, #21]
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	4611      	mov	r1, r2
 8001252:	461a      	mov	r2, r3
 8001254:	f7ff feca 	bl	8000fec <XMC_DMA_EnableRequestLine>
          dma->CH[channel].CFGL &= (uint32_t)~GPDMA0_CH_CFGL_HS_SEL_SRC_Msk;
 8001258:	7afb      	ldrb	r3, [r7, #11]
 800125a:	7afa      	ldrb	r2, [r7, #11]
 800125c:	68f9      	ldr	r1, [r7, #12]
 800125e:	2058      	movs	r0, #88	; 0x58
 8001260:	fb00 f202 	mul.w	r2, r0, r2
 8001264:	440a      	add	r2, r1
 8001266:	3240      	adds	r2, #64	; 0x40
 8001268:	6812      	ldr	r2, [r2, #0]
 800126a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800126e:	68f9      	ldr	r1, [r7, #12]
 8001270:	2058      	movs	r0, #88	; 0x58
 8001272:	fb00 f303 	mul.w	r3, r0, r3
 8001276:	440b      	add	r3, r1
 8001278:	3340      	adds	r3, #64	; 0x40
 800127a:	601a      	str	r2, [r3, #0]
        }
      }

      XMC_DMA_CH_ClearEventStatus(dma, channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE |
 800127c:	7afb      	ldrb	r3, [r7, #11]
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	4619      	mov	r1, r3
 8001282:	221f      	movs	r2, #31
 8001284:	f000 f90e 	bl	80014a4 <XMC_DMA_CH_ClearEventStatus>
                                  (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE |
                                  (uint32_t)XMC_DMA_CH_EVENT_ERROR));

      switch (config->transfer_type)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	7e9b      	ldrb	r3, [r3, #26]
 800128c:	2b08      	cmp	r3, #8
 800128e:	f200 80d3 	bhi.w	8001438 <XMC_DMA_CH_Init+0x3c4>
 8001292:	a201      	add	r2, pc, #4	; (adr r2, 8001298 <XMC_DMA_CH_Init+0x224>)
 8001294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001298:	08001439 	.word	0x08001439
 800129c:	080012bd 	.word	0x080012bd
 80012a0:	080012e3 	.word	0x080012e3
 80012a4:	08001309 	.word	0x08001309
 80012a8:	0800132f 	.word	0x0800132f
 80012ac:	08001355 	.word	0x08001355
 80012b0:	0800139f 	.word	0x0800139f
 80012b4:	080013c9 	.word	0x080013c9
 80012b8:	08001413 	.word	0x08001413
      {
        case XMC_DMA_CH_TRANSFER_TYPE_SINGLE_BLOCK:
          break;

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk;
 80012bc:	7afb      	ldrb	r3, [r7, #11]
 80012be:	7afa      	ldrb	r2, [r7, #11]
 80012c0:	68f9      	ldr	r1, [r7, #12]
 80012c2:	2058      	movs	r0, #88	; 0x58
 80012c4:	fb00 f202 	mul.w	r2, r0, r2
 80012c8:	440a      	add	r2, r1
 80012ca:	3240      	adds	r2, #64	; 0x40
 80012cc:	6812      	ldr	r2, [r2, #0]
 80012ce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80012d2:	68f9      	ldr	r1, [r7, #12]
 80012d4:	2058      	movs	r0, #88	; 0x58
 80012d6:	fb00 f303 	mul.w	r3, r0, r3
 80012da:	440b      	add	r3, r1
 80012dc:	3340      	adds	r3, #64	; 0x40
 80012de:	601a      	str	r2, [r3, #0]
          break;
 80012e0:	e0ab      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_CONTIGUOUS:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk;
 80012e2:	7afb      	ldrb	r3, [r7, #11]
 80012e4:	7afa      	ldrb	r2, [r7, #11]
 80012e6:	68f9      	ldr	r1, [r7, #12]
 80012e8:	2058      	movs	r0, #88	; 0x58
 80012ea:	fb00 f202 	mul.w	r2, r0, r2
 80012ee:	440a      	add	r2, r1
 80012f0:	3240      	adds	r2, #64	; 0x40
 80012f2:	6812      	ldr	r2, [r2, #0]
 80012f4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012f8:	68f9      	ldr	r1, [r7, #12]
 80012fa:	2058      	movs	r0, #88	; 0x58
 80012fc:	fb00 f303 	mul.w	r3, r0, r3
 8001300:	440b      	add	r3, r1
 8001302:	3340      	adds	r3, #64	; 0x40
 8001304:	601a      	str	r2, [r3, #0]
          break;
 8001306:	e098      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)((uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk |
 8001308:	7afb      	ldrb	r3, [r7, #11]
 800130a:	7afa      	ldrb	r2, [r7, #11]
 800130c:	68f9      	ldr	r1, [r7, #12]
 800130e:	2058      	movs	r0, #88	; 0x58
 8001310:	fb00 f202 	mul.w	r2, r0, r2
 8001314:	440a      	add	r2, r1
 8001316:	3240      	adds	r2, #64	; 0x40
 8001318:	6812      	ldr	r2, [r2, #0]
 800131a:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 800131e:	68f9      	ldr	r1, [r7, #12]
 8001320:	2058      	movs	r0, #88	; 0x58
 8001322:	fb00 f303 	mul.w	r3, r0, r3
 8001326:	440b      	add	r3, r1
 8001328:	3340      	adds	r3, #64	; 0x40
 800132a:	601a      	str	r2, [r3, #0]
                                              (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk);
          break;
 800132c:	e085      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_LINKED:
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk;
 800132e:	7afb      	ldrb	r3, [r7, #11]
 8001330:	7afa      	ldrb	r2, [r7, #11]
 8001332:	68f9      	ldr	r1, [r7, #12]
 8001334:	2058      	movs	r0, #88	; 0x58
 8001336:	fb00 f202 	mul.w	r2, r0, r2
 800133a:	440a      	add	r2, r1
 800133c:	3218      	adds	r2, #24
 800133e:	6812      	ldr	r2, [r2, #0]
 8001340:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8001344:	68f9      	ldr	r1, [r7, #12]
 8001346:	2058      	movs	r0, #88	; 0x58
 8001348:	fb00 f303 	mul.w	r3, r0, r3
 800134c:	440b      	add	r3, r1
 800134e:	3318      	adds	r3, #24
 8001350:	601a      	str	r2, [r3, #0]
          break;
 8001352:	e072      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_LINKED:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_SRC_Msk;
 8001354:	7afb      	ldrb	r3, [r7, #11]
 8001356:	7afa      	ldrb	r2, [r7, #11]
 8001358:	68f9      	ldr	r1, [r7, #12]
 800135a:	2058      	movs	r0, #88	; 0x58
 800135c:	fb00 f202 	mul.w	r2, r0, r2
 8001360:	440a      	add	r2, r1
 8001362:	3240      	adds	r2, #64	; 0x40
 8001364:	6812      	ldr	r2, [r2, #0]
 8001366:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800136a:	68f9      	ldr	r1, [r7, #12]
 800136c:	2058      	movs	r0, #88	; 0x58
 800136e:	fb00 f303 	mul.w	r3, r0, r3
 8001372:	440b      	add	r3, r1
 8001374:	3340      	adds	r3, #64	; 0x40
 8001376:	601a      	str	r2, [r3, #0]
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk;
 8001378:	7afb      	ldrb	r3, [r7, #11]
 800137a:	7afa      	ldrb	r2, [r7, #11]
 800137c:	68f9      	ldr	r1, [r7, #12]
 800137e:	2058      	movs	r0, #88	; 0x58
 8001380:	fb00 f202 	mul.w	r2, r0, r2
 8001384:	440a      	add	r2, r1
 8001386:	3218      	adds	r2, #24
 8001388:	6812      	ldr	r2, [r2, #0]
 800138a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800138e:	68f9      	ldr	r1, [r7, #12]
 8001390:	2058      	movs	r0, #88	; 0x58
 8001392:	fb00 f303 	mul.w	r3, r0, r3
 8001396:	440b      	add	r3, r1
 8001398:	3318      	adds	r3, #24
 800139a:	601a      	str	r2, [r3, #0]
          break;
 800139c:	e04d      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_CONTIGUOUS:
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk;
 800139e:	7afb      	ldrb	r3, [r7, #11]
 80013a0:	7afa      	ldrb	r2, [r7, #11]
 80013a2:	68f9      	ldr	r1, [r7, #12]
 80013a4:	2058      	movs	r0, #88	; 0x58
 80013a6:	fb00 f202 	mul.w	r2, r0, r2
 80013aa:	440a      	add	r2, r1
 80013ac:	3218      	adds	r2, #24
 80013ae:	6812      	ldr	r2, [r2, #0]
 80013b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80013b4:	68f9      	ldr	r1, [r7, #12]
 80013b6:	2058      	movs	r0, #88	; 0x58
 80013b8:	fb00 f303 	mul.w	r3, r0, r3
 80013bc:	440b      	add	r3, r1
 80013be:	3318      	adds	r3, #24
 80013c0:	601a      	str	r2, [r3, #0]
          break;
 80013c2:	e03a      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>
 80013c4:	50014000 	.word	0x50014000

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_RELOAD:
          dma->CH[channel].CFGL |= (uint32_t)GPDMA0_CH_CFGL_RELOAD_DST_Msk;
 80013c8:	7afb      	ldrb	r3, [r7, #11]
 80013ca:	7afa      	ldrb	r2, [r7, #11]
 80013cc:	68f9      	ldr	r1, [r7, #12]
 80013ce:	2058      	movs	r0, #88	; 0x58
 80013d0:	fb00 f202 	mul.w	r2, r0, r2
 80013d4:	440a      	add	r2, r1
 80013d6:	3240      	adds	r2, #64	; 0x40
 80013d8:	6812      	ldr	r2, [r2, #0]
 80013da:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80013de:	68f9      	ldr	r1, [r7, #12]
 80013e0:	2058      	movs	r0, #88	; 0x58
 80013e2:	fb00 f303 	mul.w	r3, r0, r3
 80013e6:	440b      	add	r3, r1
 80013e8:	3340      	adds	r3, #64	; 0x40
 80013ea:	601a      	str	r2, [r3, #0]
          dma->CH[channel].CTLL |= (uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk;
 80013ec:	7afb      	ldrb	r3, [r7, #11]
 80013ee:	7afa      	ldrb	r2, [r7, #11]
 80013f0:	68f9      	ldr	r1, [r7, #12]
 80013f2:	2058      	movs	r0, #88	; 0x58
 80013f4:	fb00 f202 	mul.w	r2, r0, r2
 80013f8:	440a      	add	r2, r1
 80013fa:	3218      	adds	r2, #24
 80013fc:	6812      	ldr	r2, [r2, #0]
 80013fe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001402:	68f9      	ldr	r1, [r7, #12]
 8001404:	2058      	movs	r0, #88	; 0x58
 8001406:	fb00 f303 	mul.w	r3, r0, r3
 800140a:	440b      	add	r3, r1
 800140c:	3318      	adds	r3, #24
 800140e:	601a      	str	r2, [r3, #0]
          break;
 8001410:	e013      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>

        case XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_LINKED:
          dma->CH[channel].CTLL |= (uint32_t)((uint32_t)GPDMA0_CH_CTLL_LLP_SRC_EN_Msk |
 8001412:	7afb      	ldrb	r3, [r7, #11]
 8001414:	7afa      	ldrb	r2, [r7, #11]
 8001416:	68f9      	ldr	r1, [r7, #12]
 8001418:	2058      	movs	r0, #88	; 0x58
 800141a:	fb00 f202 	mul.w	r2, r0, r2
 800141e:	440a      	add	r2, r1
 8001420:	3218      	adds	r2, #24
 8001422:	6812      	ldr	r2, [r2, #0]
 8001424:	f042 52c0 	orr.w	r2, r2, #402653184	; 0x18000000
 8001428:	68f9      	ldr	r1, [r7, #12]
 800142a:	2058      	movs	r0, #88	; 0x58
 800142c:	fb00 f303 	mul.w	r3, r0, r3
 8001430:	440b      	add	r3, r1
 8001432:	3318      	adds	r3, #24
 8001434:	601a      	str	r2, [r3, #0]
                                              (uint32_t)GPDMA0_CH_CTLL_LLP_DST_EN_Msk);
          break;
 8001436:	e000      	b.n	800143a <XMC_DMA_CH_Init+0x3c6>

        default:
          break;
 8001438:	bf00      	nop
      }

      status = XMC_DMA_CH_STATUS_OK;
 800143a:	2300      	movs	r3, #0
 800143c:	75fb      	strb	r3, [r7, #23]
 800143e:	e004      	b.n	800144a <XMC_DMA_CH_Init+0x3d6>

    }
    else
    {
      status = XMC_DMA_CH_STATUS_BUSY;
 8001440:	2302      	movs	r3, #2
 8001442:	75fb      	strb	r3, [r7, #23]
 8001444:	e001      	b.n	800144a <XMC_DMA_CH_Init+0x3d6>
    }
  }
  else
  {
    status = XMC_DMA_CH_STATUS_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800144a:	7dfb      	ldrb	r3, [r7, #23]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <XMC_DMA_CH_EnableEvent>:
  return (bool)(dma->CH[channel].CFGL & (uint32_t)GPDMA0_CH_CFGL_CH_SUSP_Msk);
}

/* Enable GPDMA event */
void XMC_DMA_CH_EnableEvent(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
 8001454:	b480      	push	{r7}
 8001456:	b087      	sub	sp, #28
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	460b      	mov	r3, r1
 800145e:	607a      	str	r2, [r7, #4]
 8001460:	72fb      	strb	r3, [r7, #11]
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
 8001466:	e014      	b.n	8001492 <XMC_DMA_CH_EnableEvent+0x3e>
  {
    if (event & ((uint32_t)0x1UL << event_idx))
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	687a      	ldr	r2, [r7, #4]
 800146c:	fa22 f303 	lsr.w	r3, r2, r3
 8001470:	f003 0301 	and.w	r3, r3, #1
 8001474:	2b00      	cmp	r3, #0
 8001476:	d009      	beq.n	800148c <XMC_DMA_CH_EnableEvent+0x38>
    {
      dma->MASKCHEV[event_idx * 2UL] = ((uint32_t)0x101UL << channel);
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	005a      	lsls	r2, r3, #1
 800147c:	7afb      	ldrb	r3, [r7, #11]
 800147e:	f240 1101 	movw	r1, #257	; 0x101
 8001482:	4099      	lsls	r1, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	32c4      	adds	r2, #196	; 0xc4
 8001488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/* Enable GPDMA event */
void XMC_DMA_CH_EnableEvent(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	3301      	adds	r3, #1
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	2b04      	cmp	r3, #4
 8001496:	d9e7      	bls.n	8001468 <XMC_DMA_CH_EnableEvent+0x14>
    if (event & ((uint32_t)0x1UL << event_idx))
    {
      dma->MASKCHEV[event_idx * 2UL] = ((uint32_t)0x101UL << channel);
    }
  }
}
 8001498:	371c      	adds	r7, #28
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop

080014a4 <XMC_DMA_CH_ClearEventStatus>:
  }
}

/* Clear GPDMA event */
void XMC_DMA_CH_ClearEventStatus(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	60f8      	str	r0, [r7, #12]
 80014ac:	460b      	mov	r3, r1
 80014ae:	607a      	str	r2, [r7, #4]
 80014b0:	72fb      	strb	r3, [r7, #11]
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 80014b2:	2300      	movs	r3, #0
 80014b4:	617b      	str	r3, [r7, #20]
 80014b6:	e013      	b.n	80014e0 <XMC_DMA_CH_ClearEventStatus+0x3c>
  {
    if (event & (uint32_t)((uint32_t)0x1UL << event_idx))
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	fa22 f303 	lsr.w	r3, r2, r3
 80014c0:	f003 0301 	and.w	r3, r3, #1
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d008      	beq.n	80014da <XMC_DMA_CH_ClearEventStatus+0x36>
    {
      dma->CLEARCHEV[event_idx * 2UL] = ((uint32_t)0x1UL << channel);
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	005a      	lsls	r2, r3, #1
 80014cc:	7afb      	ldrb	r3, [r7, #11]
 80014ce:	2101      	movs	r1, #1
 80014d0:	4099      	lsls	r1, r3
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	32ce      	adds	r2, #206	; 0xce
 80014d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/* Clear GPDMA event */
void XMC_DMA_CH_ClearEventStatus(XMC_DMA_t *const dma, const uint8_t channel, const uint32_t event)
{
  uint32_t event_idx;

  for (event_idx = 0UL; event_idx < DMA_EVENT_MAX; ++event_idx)
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	3301      	adds	r3, #1
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	2b04      	cmp	r3, #4
 80014e4:	d9e8      	bls.n	80014b8 <XMC_DMA_CH_ClearEventStatus+0x14>
    {
      dma->CLEARCHEV[event_idx * 2UL] = ((uint32_t)0x1UL << channel);
    }
  }

}
 80014e6:	371c      	adds	r7, #28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <XMC_DMA_CH_SetEventHandler>:
  dma->CH[channel].CTLL &= (uint32_t)~(GPDMA0_CH_CTLL_LLP_SRC_EN_Msk | GPDMA0_CH_CTLL_LLP_DST_EN_Msk);
}

/* Set event handler */
void XMC_DMA_CH_SetEventHandler(XMC_DMA_t *const dma, const uint8_t channel, XMC_DMA_CH_EVENT_HANDLER_t event_handler)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	460b      	mov	r3, r1
 80014fa:	607a      	str	r2, [r7, #4]
 80014fc:	72fb      	strb	r3, [r7, #11]
  if (dma == XMC_DMA0)
  {
#else
  XMC_UNUSED_ARG(dma);
#endif
    dma0_event_handlers[channel] = event_handler;
 80014fe:	7afb      	ldrb	r3, [r7, #11]
 8001500:	4904      	ldr	r1, [pc, #16]	; (8001514 <XMC_DMA_CH_SetEventHandler+0x24>)
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  else
  {
    dma1_event_handlers[channel] = event_handler;
  }
#endif
}
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	1fff08d0 	.word	0x1fff08d0

08001518 <XMC_DMA_IRQHandler>:
  XMC_DMA_ClearRequestLine(dma, (uint8_t)line);
}

/* Default DMA IRQ handler */
void XMC_DMA_IRQHandler(XMC_DMA_t *const dma)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b088      	sub	sp, #32
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]

#if defined(GPDMA1)
  if (dma == XMC_DMA0)
  {
#endif
    dma_event_handlers = dma0_event_handlers;
 8001520:	4b7f      	ldr	r3, [pc, #508]	; (8001720 <XMC_DMA_IRQHandler+0x208>)
 8001522:	61bb      	str	r3, [r7, #24]
  {
    dma_event_handlers = dma1_event_handlers;
  }
#endif

  event = XMC_DMA_GetEventStatus(dma);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff fcab 	bl	8000e80 <XMC_DMA_GetEventStatus>
 800152a:	6178      	str	r0, [r7, #20]
  channel = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]

  if ((event & (uint32_t)XMC_DMA_CH_EVENT_ERROR) != (uint32_t)0UL)
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	f003 0310 	and.w	r3, r3, #16
 8001536:	2b00      	cmp	r3, #0
 8001538:	d02b      	beq.n	8001592 <XMC_DMA_IRQHandler+0x7a>
  {
    event = XMC_DMA_GetChannelsErrorStatus(dma);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7ff fce6 	bl	8000f0c <XMC_DMA_GetChannelsErrorStatus>
 8001540:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8001542:	e021      	b.n	8001588 <XMC_DMA_IRQHandler+0x70>
    {
      mask = (uint32_t)1U << channel;
 8001544:	2201      	movs	r2, #1
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	fa02 f303 	lsl.w	r3, r2, r3
 800154c:	613b      	str	r3, [r7, #16]
      if ((event & mask) != 0)
 800154e:	697a      	ldr	r2, [r7, #20]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4013      	ands	r3, r2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d014      	beq.n	8001582 <XMC_DMA_IRQHandler+0x6a>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_ERROR);
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	6878      	ldr	r0, [r7, #4]
 800155e:	4619      	mov	r1, r3
 8001560:	2210      	movs	r2, #16
 8001562:	f7ff ff9f 	bl	80014a4 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4413      	add	r3, r2
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <XMC_DMA_IRQHandler+0x68>
        {
          event_handler(XMC_DMA_CH_EVENT_ERROR);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2010      	movs	r0, #16
 800157c:	4798      	blx	r3
        }

        break;
 800157e:	e007      	b.n	8001590 <XMC_DMA_IRQHandler+0x78>
 8001580:	e006      	b.n	8001590 <XMC_DMA_IRQHandler+0x78>
      }
      ++channel;
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3301      	adds	r3, #1
 8001586:	61fb      	str	r3, [r7, #28]
  channel = 0;

  if ((event & (uint32_t)XMC_DMA_CH_EVENT_ERROR) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsErrorStatus(dma);
    while (event != 0)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1da      	bne.n	8001544 <XMC_DMA_IRQHandler+0x2c>
 800158e:	e0c3      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
 8001590:	e0c2      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE) != (uint32_t)0UL)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	2b00      	cmp	r3, #0
 800159a:	d02b      	beq.n	80015f4 <XMC_DMA_IRQHandler+0xdc>
  {
    event = XMC_DMA_GetChannelsTransferCompleteStatus(dma);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff fc7d 	bl	8000e9c <XMC_DMA_GetChannelsTransferCompleteStatus>
 80015a2:	6178      	str	r0, [r7, #20]
    while (event != 0)
 80015a4:	e021      	b.n	80015ea <XMC_DMA_IRQHandler+0xd2>
    {
      mask = (uint32_t)1U << channel;
 80015a6:	2201      	movs	r2, #1
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	613b      	str	r3, [r7, #16]
      if (event & mask)
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	4013      	ands	r3, r2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d014      	beq.n	80015e4 <XMC_DMA_IRQHandler+0xcc>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE |
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	4619      	mov	r1, r3
 80015c2:	220f      	movs	r2, #15
 80015c4:	f7ff ff6e 	bl	80014a4 <XMC_DMA_CH_ClearEventStatus>
                                    (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE));

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4413      	add	r3, r2
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <XMC_DMA_IRQHandler+0xca>
        {
          event_handler(XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	2001      	movs	r0, #1
 80015de:	4798      	blx	r3
        }

        break;
 80015e0:	e007      	b.n	80015f2 <XMC_DMA_IRQHandler+0xda>
 80015e2:	e006      	b.n	80015f2 <XMC_DMA_IRQHandler+0xda>
      }
      ++channel;
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	3301      	adds	r3, #1
 80015e8:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsTransferCompleteStatus(dma);
    while (event != 0)
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1da      	bne.n	80015a6 <XMC_DMA_IRQHandler+0x8e>
 80015f0:	e092      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
 80015f2:	e091      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE) != (uint32_t)0UL)
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d02b      	beq.n	8001656 <XMC_DMA_IRQHandler+0x13e>
  {
    event = XMC_DMA_GetChannelsBlockCompleteStatus(dma);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff fc5a 	bl	8000eb8 <XMC_DMA_GetChannelsBlockCompleteStatus>
 8001604:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8001606:	e021      	b.n	800164c <XMC_DMA_IRQHandler+0x134>
    {
      mask = (uint32_t)1U << channel;
 8001608:	2201      	movs	r2, #1
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8001612:	697a      	ldr	r2, [r7, #20]
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	4013      	ands	r3, r2
 8001618:	2b00      	cmp	r3, #0
 800161a:	d014      	beq.n	8001646 <XMC_DMA_IRQHandler+0x12e>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)((uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE |
 800161c:	69fb      	ldr	r3, [r7, #28]
 800161e:	b2db      	uxtb	r3, r3
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	4619      	mov	r1, r3
 8001624:	220e      	movs	r2, #14
 8001626:	f7ff ff3d 	bl	80014a4 <XMC_DMA_CH_ClearEventStatus>
                                    (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE |
                                    (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE));

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	4413      	add	r3, r2
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d003      	beq.n	8001644 <XMC_DMA_IRQHandler+0x12c>
        {
          event_handler(XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE);
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2002      	movs	r0, #2
 8001640:	4798      	blx	r3
        }

        break;
 8001642:	e007      	b.n	8001654 <XMC_DMA_IRQHandler+0x13c>
 8001644:	e006      	b.n	8001654 <XMC_DMA_IRQHandler+0x13c>
      }
      ++channel;
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3301      	adds	r3, #1
 800164a:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsBlockCompleteStatus(dma);
    while (event != 0)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d1da      	bne.n	8001608 <XMC_DMA_IRQHandler+0xf0>
 8001652:	e061      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
 8001654:	e060      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE) != (uint32_t)0UL)
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	f003 0304 	and.w	r3, r3, #4
 800165c:	2b00      	cmp	r3, #0
 800165e:	d02b      	beq.n	80016b8 <XMC_DMA_IRQHandler+0x1a0>
  {
    event = XMC_DMA_GetChannelsSourceTransactionCompleteStatus(dma);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff fc37 	bl	8000ed4 <XMC_DMA_GetChannelsSourceTransactionCompleteStatus>
 8001666:	6178      	str	r0, [r7, #20]
    while (event != 0)
 8001668:	e021      	b.n	80016ae <XMC_DMA_IRQHandler+0x196>
    {
      mask = (uint32_t)1U << channel;
 800166a:	2201      	movs	r2, #1
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	613b      	str	r3, [r7, #16]
      if (event & mask)
 8001674:	697a      	ldr	r2, [r7, #20]
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	4013      	ands	r3, r2
 800167a:	2b00      	cmp	r3, #0
 800167c:	d014      	beq.n	80016a8 <XMC_DMA_IRQHandler+0x190>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE);
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	4619      	mov	r1, r3
 8001686:	2204      	movs	r2, #4
 8001688:	f7ff ff0c 	bl	80014a4 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4413      	add	r3, r2
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <XMC_DMA_IRQHandler+0x18e>
        {
          event_handler(XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE);
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2004      	movs	r0, #4
 80016a2:	4798      	blx	r3
        }

        break;
 80016a4:	e007      	b.n	80016b6 <XMC_DMA_IRQHandler+0x19e>
 80016a6:	e006      	b.n	80016b6 <XMC_DMA_IRQHandler+0x19e>
      }
      ++channel;
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	3301      	adds	r3, #1
 80016ac:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsSourceTransactionCompleteStatus(dma);
    while (event != 0)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1da      	bne.n	800166a <XMC_DMA_IRQHandler+0x152>
 80016b4:	e030      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
 80016b6:	e02f      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
        break;
      }
      ++channel;
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE) != (uint32_t)0UL)
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d02a      	beq.n	8001718 <XMC_DMA_IRQHandler+0x200>
  {
    event = XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(dma);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f7ff fc14 	bl	8000ef0 <XMC_DMA_GetChannelsDestinationTransactionCompleteStatus>
 80016c8:	6178      	str	r0, [r7, #20]
    while (event != 0)
 80016ca:	e021      	b.n	8001710 <XMC_DMA_IRQHandler+0x1f8>
    {
      mask = (uint32_t)1U << channel;
 80016cc:	2201      	movs	r2, #1
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	fa02 f303 	lsl.w	r3, r2, r3
 80016d4:	613b      	str	r3, [r7, #16]
      if (event & mask)
 80016d6:	697a      	ldr	r2, [r7, #20]
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	4013      	ands	r3, r2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d014      	beq.n	800170a <XMC_DMA_IRQHandler+0x1f2>
      {
        XMC_DMA_CH_ClearEventStatus(dma, (uint8_t)channel, (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE);
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	2208      	movs	r2, #8
 80016ea:	f7ff fedb 	bl	80014a4 <XMC_DMA_CH_ClearEventStatus>

        /* Call user callback to handle event */
        event_handler = dma_event_handlers[channel];
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4413      	add	r3, r2
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	60fb      	str	r3, [r7, #12]
        if (event_handler != NULL)
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <XMC_DMA_IRQHandler+0x1f0>
        {
          event_handler(XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2008      	movs	r0, #8
 8001704:	4798      	blx	r3
        }

        break;
 8001706:	e007      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
 8001708:	e006      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
      }
      ++channel;
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	3301      	adds	r3, #1
 800170e:	61fb      	str	r3, [r7, #28]
    }
  }
  else if ((event & (uint32_t)XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE) != (uint32_t)0UL)
  {
    event = XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(dma);
    while (event != 0)
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1da      	bne.n	80016cc <XMC_DMA_IRQHandler+0x1b4>
 8001716:	e7ff      	b.n	8001718 <XMC_DMA_IRQHandler+0x200>
  else
  {
    /* no active interrupt was found? */
  }

}
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	1fff08d0 	.word	0x1fff08d0

08001724 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	460b      	mov	r3, r1
 800172e:	70fb      	strb	r3, [r7, #3]
 8001730:	4613      	mov	r3, r2
 8001732:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001738:	78fb      	ldrb	r3, [r7, #3]
 800173a:	005b      	lsls	r3, r3, #1
 800173c:	4619      	mov	r1, r3
 800173e:	2303      	movs	r3, #3
 8001740:	408b      	lsls	r3, r1
 8001742:	43db      	mvns	r3, r3
 8001744:	401a      	ands	r2, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800174e:	78bb      	ldrb	r3, [r7, #2]
 8001750:	78f9      	ldrb	r1, [r7, #3]
 8001752:	0049      	lsls	r1, r1, #1
 8001754:	408b      	lsls	r3, r1
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop

08001768 <XMC_SPI_CH_InitEx>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/

/* Initializes the selected SPI channel with the config structure. */
void XMC_SPI_CH_InitEx(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config, bool init_brg)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	4613      	mov	r3, r2
 8001774:	71fb      	strb	r3, [r7, #7]
  XMC_USIC_CH_Enable(channel);
 8001776:	68f8      	ldr	r0, [r7, #12]
 8001778:	f000 f858 	bl	800182c <XMC_USIC_CH_Enable>

  if ((config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER) && init_brg)
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	795b      	ldrb	r3, [r3, #5]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d115      	bne.n	80017b0 <XMC_SPI_CH_InitEx+0x48>
 8001784:	79fb      	ldrb	r3, [r7, #7]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d012      	beq.n	80017b0 <XMC_SPI_CH_InitEx+0x48>
  {
    /* Configure baud rate */
    if (config->normal_divider_mode)
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	791b      	ldrb	r3, [r3, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d007      	beq.n	80017a2 <XMC_SPI_CH_InitEx+0x3a>
    {
      /* Normal divider mode */
      (void)XMC_USIC_CH_SetBaudrateEx(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING);
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	68f8      	ldr	r0, [r7, #12]
 8001798:	4619      	mov	r1, r3
 800179a:	2202      	movs	r2, #2
 800179c:	f000 f8f2 	bl	8001984 <XMC_USIC_CH_SetBaudrateEx>
 80017a0:	e006      	b.n	80017b0 <XMC_SPI_CH_InitEx+0x48>
    }
    else
    {
      /* Fractional divider mode */
      (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING);
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	68f8      	ldr	r0, [r7, #12]
 80017a8:	4619      	mov	r1, r3
 80017aa:	2202      	movs	r2, #2
 80017ac:	f000 f878 	bl	80018a0 <XMC_USIC_CH_SetBaudrate>
  }

  /* Configuration of USIC Shift Control */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  channel->SCTR = USIC_CH_SCTR_PDL_Msk |
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	4a0f      	ldr	r2, [pc, #60]	; (80017f0 <XMC_SPI_CH_InitEx+0x88>)
 80017b4:	635a      	str	r2, [r3, #52]	; 0x34
                  (0x7UL << USIC_CH_SCTR_WLE_Pos);

  /* Configuration of USIC Transmit Control/Status Register */
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
  channel->TCSR = (uint32_t)(USIC_CH_TCSR_HPCMD_Msk |
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 80017bc:	639a      	str	r2, [r3, #56]	; 0x38
                             (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
                             USIC_CH_TCSR_TDSSM_Msk);

  if (config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	795b      	ldrb	r3, [r3, #5]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d107      	bne.n	80017d6 <XMC_SPI_CH_InitEx+0x6e>
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
                                      USIC_CH_PCR_SSCMode_SELCTR_Msk |
                                      (uint32_t)config->selo_inversion |
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	799b      	ldrb	r3, [r3, #6]
                             USIC_CH_TCSR_TDSSM_Msk);

  if (config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
 80017ca:	f043 030b 	orr.w	r3, r3, #11
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	461a      	mov	r2, r3
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	63da      	str	r2, [r3, #60]	; 0x3c
                                      (uint32_t)config->selo_inversion |
                                      USIC_CH_PCR_SSCMode_FEM_Msk);
  }

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f04f 32ff 	mov.w	r2, #4294967295
 80017dc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	891b      	ldrh	r3, [r3, #8]
 80017e2:	461a      	mov	r2, r3
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	073f0102 	.word	0x073f0102

080017f4 <XMC_SPI_CH_DisableEvent>:
  channel->CCR |= (event & 0x1fc00U);
  channel->PCR_SSCMode |= ((event << 13U) & 0xe000U);
}

void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~(event & 0x1fc00U);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 8001808:	43db      	mvns	r3, r3
 800180a:	401a      	ands	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_SSCMode &= (uint32_t)~((event << 13U) & 0xe000U);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	035b      	lsls	r3, r3, #13
 8001818:	b29b      	uxth	r3, r3
 800181a:	43db      	mvns	r3, r3
 800181c:	401a      	ands	r2, r3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001822:	370c      	adds	r7, #12
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4a14      	ldr	r2, [pc, #80]	; (8001888 <XMC_USIC_CH_Enable+0x5c>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d003      	beq.n	8001844 <XMC_USIC_CH_Enable+0x18>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a13      	ldr	r2, [pc, #76]	; (800188c <XMC_USIC_CH_Enable+0x60>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d103      	bne.n	800184c <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 8001844:	4812      	ldr	r0, [pc, #72]	; (8001890 <XMC_USIC_CH_Enable+0x64>)
 8001846:	f000 f939 	bl	8001abc <XMC_USIC_Enable>
 800184a:	e00a      	b.n	8001862 <XMC_USIC_CH_Enable+0x36>
  }
#if defined(USIC1)
  else if ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a11      	ldr	r2, [pc, #68]	; (8001894 <XMC_USIC_CH_Enable+0x68>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d003      	beq.n	800185c <XMC_USIC_CH_Enable+0x30>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a10      	ldr	r2, [pc, #64]	; (8001898 <XMC_USIC_CH_Enable+0x6c>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d102      	bne.n	8001862 <XMC_USIC_CH_Enable+0x36>
  {
    XMC_USIC_Enable(XMC_USIC1);
 800185c:	480f      	ldr	r0, [pc, #60]	; (800189c <XMC_USIC_CH_Enable+0x70>)
 800185e:	f000 f92d 	bl	8001abc <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2203      	movs	r2, #3
 8001866:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 8001868:	bf00      	nop
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0f9      	beq.n	800186a <XMC_USIC_CH_Enable+0x3e>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	f023 020f 	bic.w	r2, r3, #15
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	40030000 	.word	0x40030000
 800188c:	40030200 	.word	0x40030200
 8001890:	40030008 	.word	0x40030008
 8001894:	48020000 	.word	0x48020000
 8001898:	48020200 	.word	0x48020200
 800189c:	48020008 	.word	0x48020008

080018a0 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08e      	sub	sp, #56	; 0x38
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]

  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	2b63      	cmp	r3, #99	; 0x63
 80018b0:	d95a      	bls.n	8001968 <XMC_USIC_CH_SetBaudrate+0xc8>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d057      	beq.n	8001968 <XMC_USIC_CH_SetBaudrate+0xc8>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 80018b8:	f7fe ff20 	bl	80006fc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80018bc:	4602      	mov	r2, r0
 80018be:	4b2f      	ldr	r3, [pc, #188]	; (800197c <XMC_USIC_CH_SetBaudrate+0xdc>)
 80018c0:	fba3 2302 	umull	r2, r3, r3, r2
 80018c4:	095b      	lsrs	r3, r3, #5
 80018c6:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	4a2c      	ldr	r2, [pc, #176]	; (800197c <XMC_USIC_CH_SetBaudrate+0xdc>)
 80018cc:	fba2 2303 	umull	r2, r3, r2, r3
 80018d0:	095b      	lsrs	r3, r3, #5
 80018d2:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1024U;
 80018d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 80018da:	2301      	movs	r3, #1
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 80018de:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 80018e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018e8:	633b      	str	r3, [r7, #48]	; 0x30
 80018ea:	e022      	b.n	8001932 <XMC_USIC_CH_SetBaudrate+0x92>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 80018ec:	6a3b      	ldr	r3, [r7, #32]
 80018ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018f0:	fb02 f203 	mul.w	r2, r2, r3
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	6879      	ldr	r1, [r7, #4]
 80018f8:	fb01 f303 	mul.w	r3, r1, r3
 80018fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001900:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	0a9b      	lsrs	r3, r3, #10
 8001906:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800190e:	617b      	str	r3, [r7, #20]

      if ((pdiv_int <= 1024U) && (pdiv_frac < pdiv_frac_min))
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001916:	d809      	bhi.n	800192c <XMC_USIC_CH_SetBaudrate+0x8c>
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	429a      	cmp	r2, r3
 800191e:	d205      	bcs.n	800192c <XMC_USIC_CH_SetBaudrate+0x8c>
      {
        pdiv_frac_min = pdiv_frac;
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 8001928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800192a:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1024U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for (clock_divider = 1024U; clock_divider > 0U; --clock_divider)
 800192c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800192e:	3b01      	subs	r3, #1
 8001930:	633b      	str	r3, [r7, #48]	; 0x30
 8001932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1d9      	bne.n	80018ec <XMC_USIC_CH_SetBaudrate+0x4c>
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);
 8001938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193a:	3b01      	subs	r3, #1
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 800193c:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	611a      	str	r2, [r3, #16]
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	695a      	ldr	r2, [r3, #20]
 8001948:	4b0d      	ldr	r3, [pc, #52]	; (8001980 <XMC_USIC_CH_SetBaudrate+0xe0>)
 800194a:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	3a01      	subs	r2, #1
 8001950:	0292      	lsls	r2, r2, #10
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8001952:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 8001954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001956:	3b01      	subs	r3, #1
 8001958:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800195a:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   ((clock_divider_min - 1) << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 8001960:	2300      	movs	r3, #0
 8001962:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001966:	e002      	b.n	800196e <XMC_USIC_CH_SetBaudrate+0xce>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }

  return status;
 800196e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001972:	4618      	mov	r0, r3
 8001974:	3738      	adds	r7, #56	; 0x38
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	51eb851f 	.word	0x51eb851f
 8001980:	fc0080ef 	.word	0xfc0080ef

08001984 <XMC_USIC_CH_SetBaudrateEx>:

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t oversampling)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08c      	sub	sp, #48	; 0x30
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
  int32_t peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 8001990:	f7fe feb4 	bl	80006fc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8001994:	4603      	mov	r3, r0
 8001996:	623b      	str	r3, [r7, #32]
  int32_t brg_clock = rate * oversampling;
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	fb02 f303 	mul.w	r3, r2, r3
 80019a0:	61fb      	str	r3, [r7, #28]
  int32_t actual_rate_upper;
  int32_t actual_rate_lower;
  uint32_t pdiv = 1;
 80019a2:	2301      	movs	r3, #1
 80019a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t divider_step;
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
 80019a6:	6a3a      	ldr	r2, [r7, #32]
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	dd5f      	ble.n	8001a6e <XMC_USIC_CH_SetBaudrateEx+0xea>
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 80019ae:	6a3a      	ldr	r2, [r7, #32]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	fb92 f3f3 	sdiv	r3, r2, r3
 80019b6:	62bb      	str	r3, [r7, #40]	; 0x28
    while (divider_step >= 1023)
 80019b8:	e010      	b.n	80019dc <XMC_USIC_CH_SetBaudrateEx+0x58>
    {
      pdiv++;
 80019ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019bc:	3301      	adds	r3, #1
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c
      brg_clock = rate * oversampling * pdiv;
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	fb02 f303 	mul.w	r3, r2, r3
 80019c8:	461a      	mov	r2, r3
 80019ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019cc:	fb03 f302 	mul.w	r3, r3, r2
 80019d0:	61fb      	str	r3, [r7, #28]
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 80019d2:	6a3a      	ldr	r2, [r7, #32]
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80019da:	62bb      	str	r3, [r7, #40]	; 0x28
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    while (divider_step >= 1023)
 80019dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019de:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d8e9      	bhi.n	80019ba <XMC_USIC_CH_SetBaudrateEx+0x36>
    {
      pdiv++;
      brg_clock = rate * oversampling * pdiv;
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    }
    actual_rate_upper = peripheral_clock / (divider_step * oversampling * pdiv);
 80019e6:	6a3a      	ldr	r2, [r7, #32]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80019ec:	fb01 f303 	mul.w	r3, r1, r3
 80019f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80019f2:	fb01 f303 	mul.w	r3, r1, r3
 80019f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019fa:	61bb      	str	r3, [r7, #24]
    actual_rate_lower = peripheral_clock / ((divider_step + 1) * oversampling * pdiv);
 80019fc:	6a3a      	ldr	r2, [r7, #32]
 80019fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a00:	3301      	adds	r3, #1
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	fb01 f303 	mul.w	r3, r1, r3
 8001a08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001a0a:	fb01 f303 	mul.w	r3, r1, r3
 8001a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]

    // choose better approximation if the peripheral frequency is not a multiple of the baudrate
    if (abs(rate - actual_rate_lower) < abs(rate - actual_rate_upper))
 8001a14:	68ba      	ldr	r2, [r7, #8]
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001a1e:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001a22:	68b9      	ldr	r1, [r7, #8]
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	1acb      	subs	r3, r1, r3
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	bfb8      	it	lt
 8001a2c:	425b      	neglt	r3, r3
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	da02      	bge.n	8001a38 <XMC_USIC_CH_SetBaudrateEx+0xb4>
    {
      divider_step += 1;
 8001a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a34:	3301      	adds	r3, #1
 8001a36:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    divider_step = 1024 - divider_step;
 8001a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a3a:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8001a3e:	62bb      	str	r3, [r7, #40]	; 0x28


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
 8001a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a42:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	611a      	str	r2, [r3, #16]
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	695a      	ldr	r2, [r3, #20]
 8001a4e:	4b0c      	ldr	r3, [pc, #48]	; (8001a80 <XMC_USIC_CH_SetBaudrateEx+0xfc>)
 8001a50:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	3a01      	subs	r2, #1
 8001a56:	0292      	lsls	r2, r2, #10
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8001a58:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);
 8001a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001a60:	431a      	orrs	r2, r3


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv - 1) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a6c:	e002      	b.n	8001a74 <XMC_USIC_CH_SetBaudrateEx+0xf0>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return status;
 8001a74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3730      	adds	r7, #48	; 0x30
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	fc0080ef 	.word	0xfc0080ef

08001a84 <XMC_USIC_CH_SetInterruptNodePointer>:
}

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b085      	sub	sp, #20
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	607a      	str	r2, [r7, #4]
 8001a90:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	699a      	ldr	r2, [r3, #24]
 8001a96:	7afb      	ldrb	r3, [r7, #11]
 8001a98:	2107      	movs	r1, #7
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	401a      	ands	r2, r3
                             (service_request << (uint32_t)interrupt_node));
 8001aa2:	7afb      	ldrb	r3, [r7, #11]
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
    const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001aaa:	431a      	orrs	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	619a      	str	r2, [r3, #24]
                             (service_request << (uint32_t)interrupt_node));
}
 8001ab0:	3714      	adds	r7, #20
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop

08001abc <XMC_USIC_Enable>:
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
                              (service_request << (uint32_t)interrupt_node));
}

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4a1b      	ldr	r2, [pc, #108]	; (8001b34 <XMC_USIC_Enable+0x78>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d118      	bne.n	8001afe <XMC_USIC_Enable+0x42>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
 8001acc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ad0:	f7fe ff48 	bl	8000964 <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC0));
 8001ad4:	bf00      	nop
 8001ad6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ada:	f7fe ff5f 	bl	800099c <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d1f8      	bne.n	8001ad6 <XMC_USIC_Enable+0x1a>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8001ae4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001ae8:	f7fe fdc8 	bl	800067c <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC0));
 8001aec:	bf00      	nop
 8001aee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001af2:	f7fe fddf 	bl	80006b4 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1f8      	bne.n	8001aee <XMC_USIC_Enable+0x32>
 8001afc:	e017      	b.n	8001b2e <XMC_USIC_Enable+0x72>
#endif
  }
#if defined(USIC1)
  else if (usic == USIC1)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a0d      	ldr	r2, [pc, #52]	; (8001b38 <XMC_USIC_Enable+0x7c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d113      	bne.n	8001b2e <XMC_USIC_Enable+0x72>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
 8001b06:	480d      	ldr	r0, [pc, #52]	; (8001b3c <XMC_USIC_Enable+0x80>)
 8001b08:	f7fe ff2c 	bl	8000964 <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC1));
 8001b0c:	bf00      	nop
 8001b0e:	480b      	ldr	r0, [pc, #44]	; (8001b3c <XMC_USIC_Enable+0x80>)
 8001b10:	f7fe ff44 	bl	800099c <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f9      	bne.n	8001b0e <XMC_USIC_Enable+0x52>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8001b1a:	4808      	ldr	r0, [pc, #32]	; (8001b3c <XMC_USIC_Enable+0x80>)
 8001b1c:	f7fe fdae 	bl	800067c <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC1));
 8001b20:	bf00      	nop
 8001b22:	4806      	ldr	r0, [pc, #24]	; (8001b3c <XMC_USIC_Enable+0x80>)
 8001b24:	f7fe fdc6 	bl	80006b4 <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f9      	bne.n	8001b22 <XMC_USIC_Enable+0x66>
#endif
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 8001b2e:	3708      	adds	r7, #8
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40030008 	.word	0x40030008
 8001b38:	48020008 	.word	0x48020008
 8001b3c:	10000080 	.word	0x10000080

08001b40 <_init>:
  }
}

/* Init */
void _init(void)
{}
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <SPI_MASTER_Init>:

/*
 * This function initializes the SPI channel, based on UI configuration.
 */
SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  SPI_MASTER_STATUS_t status;

  XMC_ASSERT("SPI_MASTER_Init:handle NULL" , (handle != NULL));

  /* Configure the port registers and data input registers of SPI channel */
  status = handle->config->fptr_spi_master_config();
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	4798      	blx	r3
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	73fb      	strb	r3, [r7, #15]

  return status;
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3710      	adds	r7, #16
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop

08001b6c <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	460b      	mov	r3, r1
 8001b76:	70fb      	strb	r3, [r7, #3]
 8001b78:	4613      	mov	r3, r2
 8001b7a:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8001b7c:	78f8      	ldrb	r0, [r7, #3]
 8001b7e:	78fb      	ldrb	r3, [r7, #3]
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	3306      	adds	r3, #6
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	4413      	add	r3, r2
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	f023 0207 	bic.w	r2, r3, #7
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8001b8e:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8001b90:	431a      	orrs	r2, r3
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	1d83      	adds	r3, r0, #6
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	440b      	add	r3, r1
 8001b9a:	605a      	str	r2, [r3, #4]
                                    ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop

08001ba8 <XMC_USIC_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bb8:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
 8001bbc:	78fb      	ldrb	r3, [r7, #3]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	061b      	lsls	r3, r3, #24
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	635a      	str	r2, [r3, #52]	; 0x34
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
}
 8001bc8:	370c      	adds	r7, #12
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
 8001bd2:	bf00      	nop

08001bd4 <XMC_USIC_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001be4:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 8001be8:	78fb      	ldrb	r3, [r7, #3]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	041b      	lsls	r3, r3, #16
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	635a      	str	r2, [r3, #52]	; 0x34
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
}
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop

08001c00 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001c12:	b2db      	uxtb	r3, r3
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c30:	409a      	lsls	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	669a      	str	r2, [r3, #104]	; 0x68
}
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <XMC_USIC_CH_ConfigureShiftClockOutput>:
 *
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	695b      	ldr	r3, [r3, #20]
 8001c50:	f023 4250 	bic.w	r2, r3, #3489660928	; 0xd0000000
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
 8001c54:	68bb      	ldr	r3, [r7, #8]
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
 8001c56:	431a      	orrs	r2, r3
                 (uint32_t)passive_level |
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	431a      	orrs	r2, r3
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	615a      	str	r2, [r3, #20]
                            USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
                 (uint32_t)clock_output;
}
 8001c60:	3714      	adds	r7, #20
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop

08001c6c <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	460b      	mov	r3, r1
 8001c76:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	f023 020f 	bic.w	r2, r3, #15
 8001c80:	78fb      	ldrb	r3, [r7, #3]
 8001c82:	431a      	orrs	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop

08001c94 <XMC_SPI_CH_Init>:
 * <li>Set polarity for the Slave signal,</li>
 * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 * </ul>
 */
__STATIC_INLINE void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  XMC_SPI_CH_InitEx(channel, config, true);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	6839      	ldr	r1, [r7, #0]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f7ff fd60 	bl	8001768 <XMC_SPI_CH_InitEx>
}
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop

08001cb0 <XMC_SPI_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 */
__STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* USIC channel in SPI mode */
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	2101      	movs	r1, #1
 8001cbc:	f7ff ffd6 	bl	8001c6c <XMC_USIC_CH_SetMode>
}
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop

08001cc8 <XMC_SPI_CH_SetBitOrderMsbFirst>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetBitOrderLsbFirst()
 */
__STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cd4:	f043 0201 	orr.w	r2, r3, #1
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop

08001ce8 <XMC_SPI_CH_SetSlaveSelectDelay>:
 * This delay is dependent on the peripheral clock. The maximum possible value supported by this API
 * is 30 clock cycles.
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
                                   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	029b      	lsls	r3, r3, #10
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                   USIC_CH_BRG_PCTQ_Msk)) |
 8001d00:	4313      	orrs	r3, r2
 8001d02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel, uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	615a      	str	r2, [r3, #20]
                                   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
}
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <XMC_SPI_CH_ConfigureShiftClockOutput>:
 * period. These settings are applicable only in master mode.
 */
__STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
    const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
    const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passive_level,
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	68b9      	ldr	r1, [r7, #8]
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	f7ff ff8b 	bl	8001c40 <XMC_USIC_CH_ConfigureShiftClockOutput>
                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
}
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <XMC_SPI_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetFrameLength()
 */
__STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetWordLength(channel, word_length);
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	4619      	mov	r1, r3
 8001d42:	f7ff ff31 	bl	8001ba8 <XMC_USIC_CH_SetWordLength>
}
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <XMC_SPI_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSelect()
 */
__STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	460b      	mov	r3, r1
 8001d56:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetFrameLength(channel, frame_length);
 8001d58:	78fb      	ldrb	r3, [r7, #3]
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f7ff ff39 	bl	8001bd4 <XMC_USIC_CH_SetFrameLength>
}
 8001d62:	3708      	adds	r7, #8
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <XMC_SPI_CH_SetInputSource>:
 * the SPI communication.
 */
__STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
    const XMC_SPI_CH_INPUT_t input,
    const uint8_t source)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	460b      	mov	r3, r1
 8001d72:	70fb      	strb	r3, [r7, #3]
 8001d74:	4613      	mov	r3, r2
 8001d76:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0CR_INSW_Msk;
 8001d78:	78f8      	ldrb	r0, [r7, #3]
 8001d7a:	78fb      	ldrb	r3, [r7, #3]
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	3306      	adds	r3, #6
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 8001d8a:	f043 0210 	orr.w	r2, r3, #16
 8001d8e:	6879      	ldr	r1, [r7, #4]
 8001d90:	1d83      	adds	r3, r0, #6
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	440b      	add	r3, r1
 8001d96:	605a      	str	r2, [r3, #4]
  XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 8001d98:	78fa      	ldrb	r2, [r7, #3]
 8001d9a:	78bb      	ldrb	r3, [r7, #2]
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	4611      	mov	r1, r2
 8001da0:	461a      	mov	r2, r3
 8001da2:	f7ff fee3 	bl	8001b6c <XMC_USIC_CH_SetInputSource>
}
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <SPI_MASTER_0_lInit>:
 * @brief Configure the port registers and data input registers of SPI channel
 *
 * @param[in] handle Pointer to an object of SPI_MASTER configuration
 */
static SPI_MASTER_STATUS_t SPI_MASTER_0_lInit(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
  SPI_MASTER_STATUS_t status;
  status = SPI_MASTER_STATUS_SUCCESS; 
 8001db2:	2300      	movs	r3, #0
 8001db4:	71fb      	strb	r3, [r7, #7]
  status =  (SPI_MASTER_STATUS_t)GLOBAL_DMA_Init(&GLOBAL_DMA_0);
 8001db6:	4839      	ldr	r0, [pc, #228]	; (8001e9c <SPI_MASTER_0_lInit+0xf0>)
 8001db8:	f000 f94c 	bl	8002054 <GLOBAL_DMA_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	71fb      	strb	r3, [r7, #7]
  if (status == SPI_MASTER_STATUS_SUCCESS)
 8001dc0:	79fb      	ldrb	r3, [r7, #7]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d164      	bne.n	8001e90 <SPI_MASTER_0_lInit+0xe4>
  {            
                            
  (void)XMC_DMA_CH_Init(XMC_DMA0, 1U, &SPI_MASTER_0_dma_ch_tx_config);
 8001dc6:	4836      	ldr	r0, [pc, #216]	; (8001ea0 <SPI_MASTER_0_lInit+0xf4>)
 8001dc8:	2101      	movs	r1, #1
 8001dca:	4a36      	ldr	r2, [pc, #216]	; (8001ea4 <SPI_MASTER_0_lInit+0xf8>)
 8001dcc:	f7ff f952 	bl	8001074 <XMC_DMA_CH_Init>
  /*"Interrupt Settings" configuration for "transmit" and/or "receive"*/
  XMC_DMA_CH_EnableEvent(XMC_DMA0, 1U, (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 8001dd0:	4833      	ldr	r0, [pc, #204]	; (8001ea0 <SPI_MASTER_0_lInit+0xf4>)
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f7ff fb3d 	bl	8001454 <XMC_DMA_CH_EnableEvent>
  XMC_DMA_CH_SetEventHandler(XMC_DMA0, 1U, SPI_MASTER_0_DMA_tx_handler);
 8001dda:	4831      	ldr	r0, [pc, #196]	; (8001ea0 <SPI_MASTER_0_lInit+0xf4>)
 8001ddc:	2101      	movs	r1, #1
 8001dde:	4a32      	ldr	r2, [pc, #200]	; (8001ea8 <SPI_MASTER_0_lInit+0xfc>)
 8001de0:	f7ff fb86 	bl	80014f0 <XMC_DMA_CH_SetEventHandler>
                             
  (void)XMC_DMA_CH_Init(XMC_DMA0, 0U, &SPI_MASTER_0_dma_ch_rx_config);
 8001de4:	482e      	ldr	r0, [pc, #184]	; (8001ea0 <SPI_MASTER_0_lInit+0xf4>)
 8001de6:	2100      	movs	r1, #0
 8001de8:	4a30      	ldr	r2, [pc, #192]	; (8001eac <SPI_MASTER_0_lInit+0x100>)
 8001dea:	f7ff f943 	bl	8001074 <XMC_DMA_CH_Init>
  /*"Interrupt Settings" configuration for "transmit" and/or "receive"*/
  XMC_DMA_CH_EnableEvent(XMC_DMA0, 0U, (uint32_t)XMC_DMA_CH_EVENT_TRANSFER_COMPLETE);
 8001dee:	482c      	ldr	r0, [pc, #176]	; (8001ea0 <SPI_MASTER_0_lInit+0xf4>)
 8001df0:	2100      	movs	r1, #0
 8001df2:	2201      	movs	r2, #1
 8001df4:	f7ff fb2e 	bl	8001454 <XMC_DMA_CH_EnableEvent>
  XMC_DMA_CH_SetEventHandler(XMC_DMA0, 0U, SPI_MASTER_0_DMA_rx_handler);
 8001df8:	4829      	ldr	r0, [pc, #164]	; (8001ea0 <SPI_MASTER_0_lInit+0xf4>)
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	4a2c      	ldr	r2, [pc, #176]	; (8001eb0 <SPI_MASTER_0_lInit+0x104>)
 8001dfe:	f7ff fb77 	bl	80014f0 <XMC_DMA_CH_SetEventHandler>
                             
  /* LLD initialization */
  XMC_SPI_CH_Init(XMC_SPI1_CH0, &SPI_MASTER_0_Channel_Config);
 8001e02:	482c      	ldr	r0, [pc, #176]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e04:	492c      	ldr	r1, [pc, #176]	; (8001eb8 <SPI_MASTER_0_lInit+0x10c>)
 8001e06:	f7ff ff45 	bl	8001c94 <XMC_SPI_CH_Init>
                             
  XMC_SPI_CH_SetBitOrderMsbFirst(XMC_SPI1_CH0);
 8001e0a:	482a      	ldr	r0, [pc, #168]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e0c:	f7ff ff5c 	bl	8001cc8 <XMC_SPI_CH_SetBitOrderMsbFirst>
          
  XMC_SPI_CH_SetWordLength(XMC_SPI1_CH0, (uint8_t)8);
 8001e10:	4828      	ldr	r0, [pc, #160]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e12:	2108      	movs	r1, #8
 8001e14:	f7ff ff8c 	bl	8001d30 <XMC_SPI_CH_SetWordLength>

  XMC_SPI_CH_SetFrameLength(XMC_SPI1_CH0, (uint8_t)48);
 8001e18:	4826      	ldr	r0, [pc, #152]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e1a:	2130      	movs	r1, #48	; 0x30
 8001e1c:	f7ff ff96 	bl	8001d4c <XMC_SPI_CH_SetFrameLength>

  /* Configure the clock polarity and clock delay */
  XMC_SPI_CH_ConfigureShiftClockOutput(XMC_SPI1_CH0,
 8001e20:	4824      	ldr	r0, [pc, #144]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e22:	2100      	movs	r1, #0
 8001e24:	2200      	movs	r2, #0
 8001e26:	f7ff ff75 	bl	8001d14 <XMC_SPI_CH_ConfigureShiftClockOutput>
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
  /* Configure Leading/Trailing delay */
  XMC_SPI_CH_SetSlaveSelectDelay(XMC_SPI1_CH0, 2U);
 8001e2a:	4822      	ldr	r0, [pc, #136]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e2c:	2102      	movs	r1, #2
 8001e2e:	f7ff ff5b 	bl	8001ce8 <XMC_SPI_CH_SetSlaveSelectDelay>

               
  /* Configure the input pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)4, &SPI_MASTER_0_MISO_Config.port_config);
 8001e32:	4822      	ldr	r0, [pc, #136]	; (8001ebc <SPI_MASTER_0_lInit+0x110>)
 8001e34:	2104      	movs	r1, #4
 8001e36:	4a22      	ldr	r2, [pc, #136]	; (8001ec0 <SPI_MASTER_0_lInit+0x114>)
 8001e38:	f7fe faaa 	bl	8000390 <XMC_GPIO_Init>

  /* Configure the data input line selected */
  XMC_SPI_CH_SetInputSource(XMC_SPI1_CH0, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_A);
 8001e3c:	481d      	ldr	r0, [pc, #116]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2200      	movs	r2, #0
 8001e42:	f7ff ff91 	bl	8001d68 <XMC_SPI_CH_SetInputSource>
  /* Start the SPI_Channel */
  XMC_SPI_CH_Start(XMC_SPI1_CH0);
 8001e46:	481b      	ldr	r0, [pc, #108]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e48:	f7ff ff32 	bl	8001cb0 <XMC_SPI_CH_Start>

  /* Configure the output pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)5, &SPI_MASTER_0_MOSI_Config.port_config);
 8001e4c:	481b      	ldr	r0, [pc, #108]	; (8001ebc <SPI_MASTER_0_lInit+0x110>)
 8001e4e:	2105      	movs	r1, #5
 8001e50:	4a1c      	ldr	r2, [pc, #112]	; (8001ec4 <SPI_MASTER_0_lInit+0x118>)
 8001e52:	f7fe fa9d 	bl	8000390 <XMC_GPIO_Init>
    
  /* Initialize SPI SCLK out pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT0_BASE, (uint8_t)11, &SPI_MASTER_0_SCLKOUT_Config.port_config);
 8001e56:	4819      	ldr	r0, [pc, #100]	; (8001ebc <SPI_MASTER_0_lInit+0x110>)
 8001e58:	210b      	movs	r1, #11
 8001e5a:	4a1b      	ldr	r2, [pc, #108]	; (8001ec8 <SPI_MASTER_0_lInit+0x11c>)
 8001e5c:	f7fe fa98 	bl	8000390 <XMC_GPIO_Init>

  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8001e60:	4814      	ldr	r0, [pc, #80]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e62:	2104      	movs	r1, #4
 8001e64:	2200      	movs	r2, #0
 8001e66:	f7ff fe0d 	bl	8001a84 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER,
                                      (uint32_t)SPI_MASTER_SR_ID_0);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8001e6a:	4812      	ldr	r0, [pc, #72]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e6c:	2108      	movs	r1, #8
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f7ff fe08 	bl	8001a84 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE,
                                      (uint32_t)SPI_MASTER_SR_ID_1);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8001e74:	480f      	ldr	r0, [pc, #60]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e76:	210c      	movs	r1, #12
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f7ff fe03 	bl	8001a84 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE,
                                      (uint32_t)SPI_MASTER_SR_ID_1);
  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI1_CH0,
 8001e7e:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e80:	2110      	movs	r1, #16
 8001e82:	2202      	movs	r2, #2
 8001e84:	f7ff fdfe 	bl	8001a84 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                      (uint32_t)SPI_MASTER_SR_ID_2);
            
  XMC_USIC_CH_TriggerServiceRequest(XMC_SPI1_CH0, (uint32_t)SPI_MASTER_SR_ID_0);
 8001e88:	480a      	ldr	r0, [pc, #40]	; (8001eb4 <SPI_MASTER_0_lInit+0x108>)
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	f7ff fec8 	bl	8001c20 <XMC_USIC_CH_TriggerServiceRequest>
}            

  return status;
 8001e90:	79fb      	ldrb	r3, [r7, #7]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	1fff08c4 	.word	0x1fff08c4
 8001ea0:	50014000 	.word	0x50014000
 8001ea4:	1fff0834 	.word	0x1fff0834
 8001ea8:	08001ecd 	.word	0x08001ecd
 8001eac:	1fff0858 	.word	0x1fff0858
 8001eb0:	08001f05 	.word	0x08001f05
 8001eb4:	48020000 	.word	0x48020000
 8001eb8:	1fff0828 	.word	0x1fff0828
 8001ebc:	48028000 	.word	0x48028000
 8001ec0:	1fff0814 	.word	0x1fff0814
 8001ec4:	1fff0800 	.word	0x1fff0800
 8001ec8:	080024d0 	.word	0x080024d0

08001ecc <SPI_MASTER_0_DMA_tx_handler>:
/*Transmit ISR*/
void SPI_MASTER_0_DMA_tx_handler(XMC_DMA_CH_EVENT_t event)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	71fb      	strb	r3, [r7, #7]
  if (event == XMC_DMA_CH_EVENT_TRANSFER_COMPLETE)
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d10b      	bne.n	8001ef4 <SPI_MASTER_0_DMA_tx_handler+0x28>
  {
    while(XMC_USIC_CH_GetTransmitBufferStatus(XMC_SPI1_CH0) == XMC_USIC_CH_TBUF_STATUS_BUSY);
 8001edc:	bf00      	nop
 8001ede:	4807      	ldr	r0, [pc, #28]	; (8001efc <SPI_MASTER_0_DMA_tx_handler+0x30>)
 8001ee0:	f7ff fe8e 	bl	8001c00 <XMC_USIC_CH_GetTransmitBufferStatus>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b80      	cmp	r3, #128	; 0x80
 8001ee8:	d0f9      	beq.n	8001ede <SPI_MASTER_0_DMA_tx_handler+0x12>
    SPI_MASTER_0.runtime->tx_busy = false;
 8001eea:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <SPI_MASTER_0_DMA_tx_handler+0x34>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f883 2020 	strb.w	r2, [r3, #32]
  }
}
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	48020000 	.word	0x48020000
 8001f00:	1fff08a0 	.word	0x1fff08a0

08001f04 <SPI_MASTER_0_DMA_rx_handler>:

/*Receive ISR*/
void SPI_MASTER_0_DMA_rx_handler(XMC_DMA_CH_EVENT_t event)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	71fb      	strb	r3, [r7, #7]
  if (event == XMC_DMA_CH_EVENT_TRANSFER_COMPLETE)
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d112      	bne.n	8001f3a <SPI_MASTER_0_DMA_rx_handler+0x36>
  {
    XMC_SPI_CH_DisableEvent(XMC_SPI1_CH0, (uint32_t)((uint32_t)XMC_SPI_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE));
 8001f14:	480a      	ldr	r0, [pc, #40]	; (8001f40 <SPI_MASTER_0_DMA_rx_handler+0x3c>)
 8001f16:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001f1a:	f7ff fc6b 	bl	80017f4 <XMC_SPI_CH_DisableEvent>
    SPI_MASTER_0.runtime->tx_data_dummy = false;
 8001f1e:	4b09      	ldr	r3, [pc, #36]	; (8001f44 <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    SPI_MASTER_0.runtime->rx_data_dummy = true;
 8001f28:	4b06      	ldr	r3, [pc, #24]	; (8001f44 <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    SPI_MASTER_0.runtime->rx_busy = false;
 8001f32:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <SPI_MASTER_0_DMA_rx_handler+0x40>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	2200      	movs	r2, #0
 8001f38:	77da      	strb	r2, [r3, #31]
  }
}
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	48020000 	.word	0x48020000
 8001f44:	1fff08a0 	.word	0x1fff08a0

08001f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f4c:	4b04      	ldr	r3, [pc, #16]	; (8001f60 <__NVIC_GetPriorityGrouping+0x18>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001f54:	0a1b      	lsrs	r3, r3, #8
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	db0b      	blt.n	8001f8e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f76:	4908      	ldr	r1, [pc, #32]	; (8001f98 <__NVIC_EnableIRQ+0x34>)
 8001f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7c:	095b      	lsrs	r3, r3, #5
 8001f7e:	79fa      	ldrb	r2, [r7, #7]
 8001f80:	f002 021f 	and.w	r2, r2, #31
 8001f84:	2001      	movs	r0, #1
 8001f86:	fa00 f202 	lsl.w	r2, r0, r2
 8001f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000e100 	.word	0xe000e100

08001f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	6039      	str	r1, [r7, #0]
 8001fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	db0a      	blt.n	8001fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb0:	490d      	ldr	r1, [pc, #52]	; (8001fe8 <__NVIC_SetPriority+0x4c>)
 8001fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	b2d2      	uxtb	r2, r2
 8001fba:	0092      	lsls	r2, r2, #2
 8001fbc:	b2d2      	uxtb	r2, r2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8001fc4:	e00a      	b.n	8001fdc <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc6:	4909      	ldr	r1, [pc, #36]	; (8001fec <__NVIC_SetPriority+0x50>)
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	3b04      	subs	r3, #4
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	b2d2      	uxtb	r2, r2
 8001fd4:	0092      	lsls	r2, r2, #2
 8001fd6:	b2d2      	uxtb	r2, r2
 8001fd8:	440b      	add	r3, r1
 8001fda:	761a      	strb	r2, [r3, #24]
  }
}
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	e000e100 	.word	0xe000e100
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b089      	sub	sp, #36	; 0x24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 0307 	and.w	r3, r3, #7
 8002002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	f1c3 0307 	rsb	r3, r3, #7
 800200a:	2b06      	cmp	r3, #6
 800200c:	bf28      	it	cs
 800200e:	2306      	movcs	r3, #6
 8002010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	3306      	adds	r3, #6
 8002016:	2b06      	cmp	r3, #6
 8002018:	d902      	bls.n	8002020 <NVIC_EncodePriority+0x30>
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	3b01      	subs	r3, #1
 800201e:	e000      	b.n	8002022 <NVIC_EncodePriority+0x32>
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	2201      	movs	r2, #1
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	1e5a      	subs	r2, r3, #1
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	401a      	ands	r2, r3
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	2101      	movs	r1, #1
 800203a:	fa01 f303 	lsl.w	r3, r1, r3
 800203e:	1e59      	subs	r1, r3, #1
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8002044:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8002046:	4618      	mov	r0, r3
 8002048:	3724      	adds	r7, #36	; 0x24
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop

08002054 <GLOBAL_DMA_Init>:
  return version;
}

/* GLOBAL_DMA initialization function */
GLOBAL_DMA_STATUS_t GLOBAL_DMA_Init(GLOBAL_DMA_t *const obj)
{
 8002054:	b590      	push	{r4, r7, lr}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DMA_GLOBAL_Init: NULL DMA_GLOBAL_t object", (obj != NULL));

  if (obj->initialized == false)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	7a1b      	ldrb	r3, [r3, #8]
 8002060:	f083 0301 	eor.w	r3, r3, #1
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d024      	beq.n	80020b4 <GLOBAL_DMA_Init+0x60>
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7fe ff5a 	bl	8000f28 <XMC_DMA_Init>

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	7a5c      	ldrb	r4, [r3, #9]
 8002078:	f7ff ff66 	bl	8001f48 <__NVIC_GetPriorityGrouping>
 800207c:	4601      	mov	r1, r0
                                                        obj->config->priority,
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	781b      	ldrb	r3, [r3, #0]
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8002084:	461a      	mov	r2, r3
                                                        obj->config->priority,
                                                        obj->config->sub_priority));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	785b      	ldrb	r3, [r3, #1]
  {
    /* Enable DMA module */
    XMC_DMA_Init(obj->dma);

    /* Enable DMA event handling */
    NVIC_SetPriority(obj->irq_node, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 800208c:	4608      	mov	r0, r1
 800208e:	4611      	mov	r1, r2
 8002090:	461a      	mov	r2, r3
 8002092:	f7ff ffad 	bl	8001ff0 <NVIC_EncodePriority>
 8002096:	4602      	mov	r2, r0
 8002098:	b263      	sxtb	r3, r4
 800209a:	4618      	mov	r0, r3
 800209c:	4611      	mov	r1, r2
 800209e:	f7ff ff7d 	bl	8001f9c <__NVIC_SetPriority>
                                                        obj->config->priority,
                                                        obj->config->sub_priority));
    NVIC_EnableIRQ(obj->irq_node);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	7a5b      	ldrb	r3, [r3, #9]
 80020a6:	b25b      	sxtb	r3, r3
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff ff5b 	bl	8001f64 <__NVIC_EnableIRQ>
    obj->initialized = true;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2201      	movs	r2, #1
 80020b2:	721a      	strb	r2, [r3, #8]
  }

  return GLOBAL_DMA_STATUS_SUCCESS;
 80020b4:	2300      	movs	r3, #0
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	370c      	adds	r7, #12
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd90      	pop	{r4, r7, pc}
 80020be:	bf00      	nop

080020c0 <GPDMA0_0_IRQHandler>:
  .initialized = (bool)0U, /* Is DMA initialized yet? */
  .irq_node = (IRQn_Type)105U /* Allotted DMA IRQ node */
};

void GPDMA0_0_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  XMC_DMA_IRQHandler(XMC_DMA0);
 80020c4:	4801      	ldr	r0, [pc, #4]	; (80020cc <GPDMA0_0_IRQHandler+0xc>)
 80020c6:	f7ff fa27 	bl	8001518 <XMC_DMA_IRQHandler>
}
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	50014000 	.word	0x50014000

080020d0 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6819      	ldr	r1, [r3, #0]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	7c1a      	ldrb	r2, [r3, #16]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3304      	adds	r3, #4
 80020e4:	4608      	mov	r0, r1
 80020e6:	4611      	mov	r1, r2
 80020e8:	461a      	mov	r2, r3
 80020ea:	f7fe f951 	bl	8000390 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6819      	ldr	r1, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	7c1a      	ldrb	r2, [r3, #16]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	7c5b      	ldrb	r3, [r3, #17]
 80020fa:	4608      	mov	r0, r1
 80020fc:	4611      	mov	r1, r2
 80020fe:	461a      	mov	r2, r3
 8002100:	f7ff fb10 	bl	8001724 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop

08002110 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002126:	68ba      	ldr	r2, [r7, #8]
 8002128:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800212c:	4013      	ands	r3, r2
 800212e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8002138:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800213c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002140:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 8002142:	4a04      	ldr	r2, [pc, #16]	; (8002154 <__NVIC_SetPriorityGrouping+0x44>)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	60d3      	str	r3, [r2, #12]
}
 8002148:	3714      	adds	r7, #20
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 800215e:	2001      	movs	r0, #1
 8002160:	f7ff ffd6 	bl	8002110 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002164:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8002166:	4b21      	ldr	r3, [pc, #132]	; (80021ec <SystemCoreSetup+0x94>)
 8002168:	4a21      	ldr	r2, [pc, #132]	; (80021f0 <SystemCoreSetup+0x98>)
 800216a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800216c:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8002170:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8002172:	4a1e      	ldr	r2, [pc, #120]	; (80021ec <SystemCoreSetup+0x94>)
 8002174:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <SystemCoreSetup+0x94>)
 8002176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800217a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800217e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 8002182:	4b1c      	ldr	r3, [pc, #112]	; (80021f4 <SystemCoreSetup+0x9c>)
 8002184:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002188:	3314      	adds	r3, #20
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f023 030f 	bic.w	r3, r3, #15
 8002194:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f043 0304 	orr.w	r3, r3, #4
 800219c:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 800219e:	4b15      	ldr	r3, [pc, #84]	; (80021f4 <SystemCoreSetup+0x9c>)
 80021a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80021a4:	3314      	adds	r3, #20
 80021a6:	687a      	ldr	r2, [r7, #4]
 80021a8:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 80021aa:	4a10      	ldr	r2, [pc, #64]	; (80021ec <SystemCoreSetup+0x94>)
 80021ac:	4b0f      	ldr	r3, [pc, #60]	; (80021ec <SystemCoreSetup+0x94>)
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	f023 0310 	bic.w	r3, r3, #16
 80021b4:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 80021b6:	4a0d      	ldr	r2, [pc, #52]	; (80021ec <SystemCoreSetup+0x94>)
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <SystemCoreSetup+0x94>)
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	f023 0308 	bic.w	r3, r3, #8
 80021c0:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80021c2:	4a0a      	ldr	r2, [pc, #40]	; (80021ec <SystemCoreSetup+0x94>)
 80021c4:	4b09      	ldr	r3, [pc, #36]	; (80021ec <SystemCoreSetup+0x94>)
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021cc:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 80021ce:	4a07      	ldr	r2, [pc, #28]	; (80021ec <SystemCoreSetup+0x94>)
 80021d0:	4b06      	ldr	r3, [pc, #24]	; (80021ec <SystemCoreSetup+0x94>)
 80021d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80021d8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <SystemCoreSetup+0x94>)
 80021dc:	4b03      	ldr	r3, [pc, #12]	; (80021ec <SystemCoreSetup+0x94>)
 80021de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021e4:	6253      	str	r3, [r2, #36]	; 0x24
}
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	e000ed00 	.word	0xe000ed00
 80021f0:	08000000 	.word	0x08000000
 80021f4:	58001000 	.word	0x58001000

080021f8 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 8002200:	2300      	movs	r3, #0
 8002202:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	701a      	strb	r2, [r3, #0]

  return (status);
 800220a:	7bfb      	ldrb	r3, [r7, #15]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 800221c:	4b02      	ldr	r3, [pc, #8]	; (8002228 <OSCHP_GetFrequency+0x10>)
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	016e3600 	.word	0x016e3600

0800222c <XMC_SCU_CLOCK_SetECATClockSource>:
 * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
 */
__STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
 8002234:	4906      	ldr	r1, [pc, #24]	; (8002250 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 8002236:	4b06      	ldr	r3, [pc, #24]	; (8002250 <XMC_SCU_CLOCK_SetECATClockSource+0x24>)
 8002238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800223a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4313      	orrs	r3, r2
 8002242:	638b      	str	r3, [r1, #56]	; 0x38
                       ((uint32_t)source);
}
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	50004600 	.word	0x50004600

08002254 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 8002254:	b5b0      	push	{r4, r5, r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 800225a:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <SystemCoreClockSetup+0x5c>)
 800225c:	1d3c      	adds	r4, r7, #4
 800225e:	461d      	mov	r5, r3
 8002260:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002262:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002264:	682b      	ldr	r3, [r5, #0]
 8002266:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8002268:	1d3b      	adds	r3, r7, #4
 800226a:	4618      	mov	r0, r3
 800226c:	f7fe f98a 	bl	8000584 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8002270:	2000      	movs	r0, #0
 8002272:	f7fe faaf 	bl	80007d4 <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_SYSPLL);
 8002276:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800227a:	f7fe fa63 	bl	8000744 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(6U);
 800227e:	2006      	movs	r0, #6
 8002280:	f7fe fb34 	bl	80008ec <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_EnableUsbPll();
 8002284:	f7fe fbae 	bl	80009e4 <XMC_SCU_CLOCK_EnableUsbPll>
  XMC_SCU_CLOCK_StartUsbPll(3U, 50U);
 8002288:	2003      	movs	r0, #3
 800228a:	2132      	movs	r1, #50	; 0x32
 800228c:	f7fe fbba 	bl	8000a04 <XMC_SCU_CLOCK_StartUsbPll>
  
#ifdef CLOCK_XMC4_ECATCLK_ENABLED    
  /* ECAT source clock */
  XMC_SCU_CLOCK_SetECATClockSource(XMC_SCU_CLOCK_ECATCLKSRC_USBPLL);
 8002290:	2000      	movs	r0, #0
 8002292:	f7ff ffcb 	bl	800222c <XMC_SCU_CLOCK_SetECATClockSource>
  /* ECAT divider setting */
  XMC_SCU_CLOCK_SetECATClockDivider(2U);
 8002296:	2002      	movs	r0, #2
 8002298:	f7fe fb50 	bl	800093c <XMC_SCU_CLOCK_SetECATClockDivider>
#endif

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 800229c:	2000      	movs	r0, #0
 800229e:	f7fe fa65 	bl	800076c <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 80022a2:	2001      	movs	r0, #1
 80022a4:	f7fe fb36 	bl	8000914 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

}
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bdb0      	pop	{r4, r5, r7, pc}
 80022ae:	bf00      	nop
 80022b0:	080025ac 	.word	0x080025ac

080022b4 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 80022ba:	2300      	movs	r3, #0
 80022bc:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 80022be:	4815      	ldr	r0, [pc, #84]	; (8002314 <DAVE_Init+0x60>)
 80022c0:	f7ff ff9a 	bl	80021f8 <CLOCK_XMC4_Init>
 80022c4:	4603      	mov	r3, r0
 80022c6:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d104      	bne.n	80022d8 <DAVE_Init+0x24>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED); 
 80022ce:	4812      	ldr	r0, [pc, #72]	; (8002318 <DAVE_Init+0x64>)
 80022d0:	f7ff fefe 	bl	80020d0 <DIGITAL_IO_Init>
 80022d4:	4603      	mov	r3, r0
 80022d6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d104      	bne.n	80022e8 <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance SLEEPN5 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&SLEEPN5); 
 80022de:	480f      	ldr	r0, [pc, #60]	; (800231c <DAVE_Init+0x68>)
 80022e0:	f7ff fef6 	bl	80020d0 <DIGITAL_IO_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80022e8:	79fb      	ldrb	r3, [r7, #7]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d104      	bne.n	80022f8 <DAVE_Init+0x44>
  {
	 /**  Initialization of DIGITAL_IO APP instance CS_5 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&CS_5); 
 80022ee:	480c      	ldr	r0, [pc, #48]	; (8002320 <DAVE_Init+0x6c>)
 80022f0:	f7ff feee 	bl	80020d0 <DIGITAL_IO_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d104      	bne.n	8002308 <DAVE_Init+0x54>
  {
	 /**  Initialization of SPI_MASTER APP instance SPI_MASTER_0 */
	 init_status = (DAVE_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0); 
 80022fe:	4809      	ldr	r0, [pc, #36]	; (8002324 <DAVE_Init+0x70>)
 8002300:	f7ff fc24 	bl	8001b4c <SPI_MASTER_Init>
 8002304:	4603      	mov	r3, r0
 8002306:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 8002308:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	1fff08f0 	.word	0x1fff08f0
 8002318:	08002570 	.word	0x08002570
 800231c:	08002584 	.word	0x08002584
 8002320:	08002598 	.word	0x08002598
 8002324:	1fff08a0 	.word	0x1fff08a0

08002328 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8002334:	78fb      	ldrb	r3, [r7, #3]
 8002336:	2201      	movs	r2, #1
 8002338:	409a      	lsls	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	605a      	str	r2, [r3, #4]
}
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	460b      	mov	r3, r1
 8002352:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 8002354:	78fb      	ldrb	r3, [r7, #3]
 8002356:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800235a:	409a      	lsls	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	605a      	str	r2, [r3, #4]
}
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop

0800236c <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	7c1b      	ldrb	r3, [r3, #16]
 800237c:	4610      	mov	r0, r2
 800237e:	4619      	mov	r1, r3
 8002380:	f7ff ffd2 	bl	8002328 <XMC_GPIO_SetOutputHigh>
}
 8002384:	3708      	adds	r7, #8
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop

0800238c <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	7c1b      	ldrb	r3, [r3, #16]
 800239c:	4610      	mov	r0, r2
 800239e:	4619      	mov	r1, r3
 80023a0:	f7ff ffd2 	bl	8002348 <XMC_GPIO_SetOutputLow>
}
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop

080023ac <Delay_us>:
/**
 * @brief  
 * @param  us:  XMC4300 @ 144MHz
 */
 void Delay_us(uint32_t us)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
    volatile uint32_t count = us * 50;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2232      	movs	r2, #50	; 0x32
 80023b8:	fb02 f303 	mul.w	r3, r2, r3
 80023bc:	60fb      	str	r3, [r7, #12]
    while (count--);
 80023be:	bf00      	nop
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	1e5a      	subs	r2, r3, #1
 80023c4:	60fa      	str	r2, [r7, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1fa      	bne.n	80023c0 <Delay_us+0x14>
}
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <TMC6460_SPI_Read>:

/**
 * @brief  SPI  ()
 */
static uint32_t TMC6460_SPI_Read(uint16_t addr)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	80fb      	strh	r3, [r7, #6]
//
//    return ((uint32_t)rx_frame[2] << 24) |
//           ((uint32_t)rx_frame[3] << 16) |
//           ((uint32_t)rx_frame[4] << 8)  |
//           ((uint32_t)rx_frame[5]);
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop

080023ec <main>:
//void DMA_TransferComplete(void) {
//    // DMA
}

int main(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;
  SPI_Frame_t  rx_frame;
  uint32_t chip_id;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
 80023f2:	f7ff ff5f 	bl	80022b4 <DAVE_Init>
 80023f6:	4603      	mov	r3, r0
 80023f8:	73fb      	strb	r3, [r7, #15]

  if (status != DAVE_STATUS_SUCCESS)
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d000      	beq.n	8002402 <main+0x16>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
 8002400:	e7fe      	b.n	8002400 <main+0x14>
  }
  else
  {
	  DIGITAL_IO_SetOutputLow(&LED);
 8002402:	4816      	ldr	r0, [pc, #88]	; (800245c <main+0x70>)
 8002404:	f7ff ffc2 	bl	800238c <DIGITAL_IO_SetOutputLow>
	  Delay_us(200000);
 8002408:	4815      	ldr	r0, [pc, #84]	; (8002460 <main+0x74>)
 800240a:	f7ff ffcf 	bl	80023ac <Delay_us>
	  DIGITAL_IO_SetOutputHigh(&LED);
 800240e:	4813      	ldr	r0, [pc, #76]	; (800245c <main+0x70>)
 8002410:	f7ff ffac 	bl	800236c <DIGITAL_IO_SetOutputHigh>
	  Delay_us(200000);
 8002414:	4812      	ldr	r0, [pc, #72]	; (8002460 <main+0x74>)
 8002416:	f7ff ffc9 	bl	80023ac <Delay_us>
  }

  DIGITAL_IO_SetOutputHigh(&SLEEPN5);
 800241a:	4812      	ldr	r0, [pc, #72]	; (8002464 <main+0x78>)
 800241c:	f7ff ffa6 	bl	800236c <DIGITAL_IO_SetOutputHigh>
  Delay_us(4000);
 8002420:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002424:	f7ff ffc2 	bl	80023ac <Delay_us>

  chip_id = TMC6460_SPI_Read(TMC6460_CHIP_ID);
 8002428:	2000      	movs	r0, #0
 800242a:	f7ff ffd3 	bl	80023d4 <TMC6460_SPI_Read>
 800242e:	60b8      	str	r0, [r7, #8]

    //master_rec_data = TMC6460_SPI_Read(TMC6460_CHIP_ID);

        if (chip_id != TMC6460_CHIP_ID_VALUE) {
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	4a0d      	ldr	r2, [pc, #52]	; (8002468 <main+0x7c>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d00c      	beq.n	8002452 <main+0x66>
            /* SPI LED  */
            while (1) {
                DIGITAL_IO_SetOutputLow(&LED);
 8002438:	4808      	ldr	r0, [pc, #32]	; (800245c <main+0x70>)
 800243a:	f7ff ffa7 	bl	800238c <DIGITAL_IO_SetOutputLow>
                Delay_us(200000);
 800243e:	4808      	ldr	r0, [pc, #32]	; (8002460 <main+0x74>)
 8002440:	f7ff ffb4 	bl	80023ac <Delay_us>
                DIGITAL_IO_SetOutputHigh(&LED);
 8002444:	4805      	ldr	r0, [pc, #20]	; (800245c <main+0x70>)
 8002446:	f7ff ff91 	bl	800236c <DIGITAL_IO_SetOutputHigh>
                Delay_us(200000);
 800244a:	4805      	ldr	r0, [pc, #20]	; (8002460 <main+0x74>)
 800244c:	f7ff ffae 	bl	80023ac <Delay_us>
            }
 8002450:	e7f2      	b.n	8002438 <main+0x4c>
        }
        /* SPI LED  */
        DIGITAL_IO_SetOutputLow(&LED);
 8002452:	4802      	ldr	r0, [pc, #8]	; (800245c <main+0x70>)
 8002454:	f7ff ff9a 	bl	800238c <DIGITAL_IO_SetOutputLow>
  while(1U)
  {
//	  DIGITAL_IO_ToggleOutput(&LED); // toggles level at pin
//	  for(delay_count = 0;delay_count<0xfffff;delay_count++);

  }
 8002458:	e7fe      	b.n	8002458 <main+0x6c>
 800245a:	bf00      	nop
 800245c:	08002570 	.word	0x08002570
 8002460:	00030d40 	.word	0x00030d40
 8002464:	08002584 	.word	0x08002584
 8002468:	36343630 	.word	0x36343630

0800246c <__libc_init_array>:
 800246c:	b570      	push	{r4, r5, r6, lr}
 800246e:	4b0e      	ldr	r3, [pc, #56]	; (80024a8 <__libc_init_array+0x3c>)
 8002470:	4c0e      	ldr	r4, [pc, #56]	; (80024ac <__libc_init_array+0x40>)
 8002472:	1ae4      	subs	r4, r4, r3
 8002474:	10a4      	asrs	r4, r4, #2
 8002476:	2500      	movs	r5, #0
 8002478:	461e      	mov	r6, r3
 800247a:	42a5      	cmp	r5, r4
 800247c:	d004      	beq.n	8002488 <__libc_init_array+0x1c>
 800247e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002482:	4798      	blx	r3
 8002484:	3501      	adds	r5, #1
 8002486:	e7f8      	b.n	800247a <__libc_init_array+0xe>
 8002488:	f7ff fb5a 	bl	8001b40 <_init>
 800248c:	4c08      	ldr	r4, [pc, #32]	; (80024b0 <__libc_init_array+0x44>)
 800248e:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <__libc_init_array+0x48>)
 8002490:	1ae4      	subs	r4, r4, r3
 8002492:	10a4      	asrs	r4, r4, #2
 8002494:	2500      	movs	r5, #0
 8002496:	461e      	mov	r6, r3
 8002498:	42a5      	cmp	r5, r4
 800249a:	d004      	beq.n	80024a6 <__libc_init_array+0x3a>
 800249c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80024a0:	4798      	blx	r3
 80024a2:	3501      	adds	r5, #1
 80024a4:	e7f8      	b.n	8002498 <__libc_init_array+0x2c>
 80024a6:	bd70      	pop	{r4, r5, r6, pc}
 80024a8:	1fff08d0 	.word	0x1fff08d0
 80024ac:	1fff08d0 	.word	0x1fff08d0
 80024b0:	1fff08d0 	.word	0x1fff08d0
 80024b4:	1fff08d0 	.word	0x1fff08d0

080024b8 <SPI_MASTER_0_MOSI>:
 80024b8:	48028000 00000005                       ...H....

080024c0 <SPI_MASTER_0_MISO>:
 80024c0:	48028000 00000004                       ...H....

080024c8 <SPI_MASTER_0_SCLKOUT>:
 80024c8:	48028000 0000000b                       ...H....

080024d0 <SPI_MASTER_0_SCLKOUT_Config>:
 80024d0:	00000090 00000001 00000001 00000000     ................
 80024e0:	00000000                                ....

080024e4 <SPI_MASTER_0_Config>:
 80024e4:	1fff0828 08001dad 080024b8 1fff0800     (........$......
 80024f4:	080024c0 1fff0814 00000000 00000000     .$..............
	...
 800250c:	080024c8 080024d0 00000000 00000000     .$...$..........
	...
 8002568:	00000101 00010002                       ........

08002570 <LED>:
 8002570:	48028000 00000080 00000001 00000007     ...H............
 8002580:	00000002                                ....

08002584 <SLEEPN5>:
 8002584:	48028100 00000080 00000001 00000000     ...H............
 8002594:	0000000b                                ....

08002598 <CS_5>:
 8002598:	48028100 00000080 00000001 00000000     ...H............
 80025a8:	00000004 01010218 00010000 00000000     ................
 80025b8:	00010000 01010102                       ........
