$date
	Wed Apr 13 12:34:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module iob_cache_tb $end
$var wire 1 ! d_select $end
$var wire 2 " debug [1:0] $end
$var wire 1 # i_select $end
$var wire 1 $ select $end
$var wire 1 % ready $end
$var wire 32 & rdata [31:0] $end
$var wire 8 ' mem_wstrb [7:0] $end
$var wire 32 ( mem_wdata [31:0] $end
$var wire 1 ) mem_valid $end
$var wire 32 * mem_rdata [31:0] $end
$var wire 12 + mem_addr [11:0] $end
$var reg 10 , addr [11:2] $end
$var reg 1 - clk $end
$var reg 1 . instr $end
$var reg 1 / mem_ready $end
$var reg 1 0 reset $end
$var reg 32 1 test [31:0] $end
$var reg 1 2 valid $end
$var reg 32 3 wdata [31:0] $end
$var reg 4 4 wstrb [3:0] $end
$scope module cache $end
$var wire 1 5 _0001_ $end
$var wire 1 6 _0002_ $end
$var wire 1 7 _0003_ $end
$var wire 1 8 _0004_ $end
$var wire 1 9 _0005_ $end
$var wire 1 : _0007_ $end
$var wire 1 ; _0009_ $end
$var wire 1 < _0011_ $end
$var wire 1 = _0012_ $end
$var wire 1 > _0016_ $end
$var wire 1 ? _0017_ $end
$var wire 1 @ _0023_ $end
$var wire 8 A _0024_ [7:0] $end
$var wire 1 B _0025_ $end
$var wire 1 C _0026_ $end
$var wire 1 D _0027_ $end
$var wire 1 E _0028_ $end
$var wire 1 F _0029_ $end
$var wire 1 G _0030_ $end
$var wire 1 H _0031_ $end
$var wire 1 I _0032_ $end
$var wire 8 J _0033_ [7:0] $end
$var wire 32 K _0034_ [31:0] $end
$var wire 1 L _0035_ $end
$var wire 1 M _0036_ $end
$var wire 1 N _0037_ $end
$var wire 1 O _0038_ $end
$var wire 1 P _0039_ $end
$var wire 1 Q _0043_ $end
$var wire 1 R _0044_ $end
$var wire 32 S _0045_ [31:0] $end
$var wire 1 T _0046_ $end
$var wire 32 U _0047_ [31:0] $end
$var wire 32 V _0048_ [31:0] $end
$var wire 1 W _0062_ $end
$var wire 1 X _0063_ $end
$var wire 1 Y _0064_ $end
$var wire 1 Z _0065_ $end
$var wire 1 [ _0066_ $end
$var wire 1 \ _0067_ $end
$var wire 1 ] _0068_ $end
$var wire 1 ^ _0069_ $end
$var wire 1 _ _0070_ $end
$var wire 1 ` _0071_ $end
$var wire 1 a _0072_ $end
$var wire 1 b _0073_ $end
$var wire 1 c _0074_ $end
$var wire 1 d _0075_ $end
$var wire 1 e _0076_ $end
$var wire 1 f _0083_ $end
$var wire 1 g _0084_ $end
$var wire 1 h _0085_ $end
$var wire 1 i _0086_ $end
$var wire 1 j _0087_ $end
$var wire 1 k _0088_ $end
$var wire 1 l _0089_ $end
$var wire 1 m _0090_ $end
$var wire 1 n _0108_ $end
$var wire 1 o _0109_ $end
$var wire 1 p _0110_ $end
$var wire 1 q _0111_ $end
$var wire 1 r _0112_ $end
$var wire 1 s _0113_ $end
$var wire 1 t _0114_ $end
$var wire 1 u _0115_ $end
$var wire 1 v _0116_ $end
$var wire 1 w _0117_ $end
$var wire 1 x _0118_ $end
$var wire 1 y _0119_ $end
$var wire 1 z _0120_ $end
$var wire 1 { _0121_ $end
$var wire 1 | _0122_ $end
$var wire 1 } _0129_ $end
$var wire 1 ~ _0130_ $end
$var wire 1 !" _0131_ $end
$var wire 1 "" _0132_ $end
$var wire 1 #" _0133_ $end
$var wire 1 $" _0134_ $end
$var wire 1 %" _0135_ $end
$var wire 1 &" _0136_ $end
$var wire 1 '" _0154_ $end
$var wire 1 (" _0155_ $end
$var wire 1 )" _0156_ $end
$var wire 1 *" _0157_ $end
$var wire 1 +" _0158_ $end
$var wire 1 ," _0159_ $end
$var wire 1 -" _0160_ $end
$var wire 1 ." _0161_ $end
$var wire 1 /" _0162_ $end
$var wire 1 0" _0163_ $end
$var wire 1 1" _0164_ $end
$var wire 1 2" _0165_ $end
$var wire 1 3" _0166_ $end
$var wire 1 4" _0167_ $end
$var wire 1 5" _0168_ $end
$var wire 1 6" _0175_ $end
$var wire 1 7" _0176_ $end
$var wire 1 8" _0177_ $end
$var wire 1 9" _0178_ $end
$var wire 1 :" _0179_ $end
$var wire 1 ;" _0180_ $end
$var wire 1 <" _0181_ $end
$var wire 1 =" _0182_ $end
$var wire 1 >" _0200_ $end
$var wire 1 ?" _0201_ $end
$var wire 1 @" _0202_ $end
$var wire 1 A" _0203_ $end
$var wire 1 B" _0204_ $end
$var wire 1 C" _0205_ $end
$var wire 1 D" _0206_ $end
$var wire 1 E" _0207_ $end
$var wire 1 F" _0208_ $end
$var wire 1 G" _0209_ $end
$var wire 1 H" _0210_ $end
$var wire 1 I" _0211_ $end
$var wire 1 J" _0212_ $end
$var wire 1 K" _0213_ $end
$var wire 1 L" _0214_ $end
$var wire 1 M" _0221_ $end
$var wire 1 N" _0222_ $end
$var wire 1 O" _0223_ $end
$var wire 1 P" _0224_ $end
$var wire 1 Q" _0225_ $end
$var wire 1 R" _0226_ $end
$var wire 1 S" _0227_ $end
$var wire 1 T" _0228_ $end
$var wire 1 U" _0246_ $end
$var wire 1 V" _0247_ $end
$var wire 1 W" _0248_ $end
$var wire 1 X" _0249_ $end
$var wire 1 Y" _0250_ $end
$var wire 1 Z" _0251_ $end
$var wire 1 [" _0252_ $end
$var wire 1 \" _0253_ $end
$var wire 1 ]" _0254_ $end
$var wire 1 ^" _0255_ $end
$var wire 1 _" _0256_ $end
$var wire 1 `" _0257_ $end
$var wire 1 a" _0258_ $end
$var wire 1 b" _0259_ $end
$var wire 1 c" _0260_ $end
$var wire 1 d" _0267_ $end
$var wire 1 e" _0268_ $end
$var wire 1 f" _0269_ $end
$var wire 1 g" _0270_ $end
$var wire 1 h" _0271_ $end
$var wire 1 i" _0272_ $end
$var wire 1 j" _0273_ $end
$var wire 1 k" _0274_ $end
$var wire 1 l" _0292_ $end
$var wire 1 m" _0293_ $end
$var wire 1 n" _0294_ $end
$var wire 1 o" _0295_ $end
$var wire 1 p" _0296_ $end
$var wire 1 q" _0297_ $end
$var wire 1 r" _0298_ $end
$var wire 1 s" _0299_ $end
$var wire 1 t" _0300_ $end
$var wire 1 u" _0301_ $end
$var wire 1 v" _0302_ $end
$var wire 1 w" _0303_ $end
$var wire 1 x" _0304_ $end
$var wire 1 y" _0305_ $end
$var wire 1 z" _0306_ $end
$var wire 1 {" _0313_ $end
$var wire 1 |" _0314_ $end
$var wire 1 }" _0315_ $end
$var wire 1 ~" _0316_ $end
$var wire 1 !# _0317_ $end
$var wire 1 "# _0318_ $end
$var wire 1 ## _0319_ $end
$var wire 1 $# _0320_ $end
$var wire 1 %# _0338_ $end
$var wire 1 &# _0339_ $end
$var wire 1 '# _0340_ $end
$var wire 1 (# _0341_ $end
$var wire 1 )# _0342_ $end
$var wire 1 *# _0343_ $end
$var wire 1 +# _0344_ $end
$var wire 1 ,# _0345_ $end
$var wire 1 -# _0346_ $end
$var wire 1 .# _0347_ $end
$var wire 1 /# _0348_ $end
$var wire 1 0# _0349_ $end
$var wire 1 1# _0350_ $end
$var wire 1 2# _0351_ $end
$var wire 1 3# _0352_ $end
$var wire 1 4# _0359_ $end
$var wire 1 5# _0360_ $end
$var wire 1 6# _0361_ $end
$var wire 1 7# _0362_ $end
$var wire 1 8# _0363_ $end
$var wire 1 9# _0364_ $end
$var wire 1 :# _0365_ $end
$var wire 1 ;# _0366_ $end
$var wire 1 <# _0384_ $end
$var wire 1 =# _0385_ $end
$var wire 1 ># _0386_ $end
$var wire 1 ?# _0387_ $end
$var wire 1 @# _0388_ $end
$var wire 1 A# _0389_ $end
$var wire 1 B# _0390_ $end
$var wire 1 C# _0391_ $end
$var wire 1 D# _0392_ $end
$var wire 1 E# _0393_ $end
$var wire 1 F# _0394_ $end
$var wire 1 G# _0395_ $end
$var wire 1 H# _0396_ $end
$var wire 1 I# _0397_ $end
$var wire 1 J# _0398_ $end
$var wire 1 K# _0405_ $end
$var wire 1 L# _0406_ $end
$var wire 1 M# _0407_ $end
$var wire 1 N# _0408_ $end
$var wire 1 O# _0409_ $end
$var wire 1 P# _0410_ $end
$var wire 1 Q# _0411_ $end
$var wire 1 R# _0412_ $end
$var wire 1 S# _0430_ $end
$var wire 1 T# _0431_ $end
$var wire 1 U# _0432_ $end
$var wire 1 V# _0433_ $end
$var wire 1 W# _0434_ $end
$var wire 1 X# _0435_ $end
$var wire 1 Y# _0436_ $end
$var wire 1 Z# _0437_ $end
$var wire 1 [# _0438_ $end
$var wire 1 \# _0439_ $end
$var wire 1 ]# _0440_ $end
$var wire 1 ^# _0441_ $end
$var wire 1 _# _0442_ $end
$var wire 1 `# _0443_ $end
$var wire 1 a# _0444_ $end
$var wire 1 b# _0451_ $end
$var wire 1 c# _0452_ $end
$var wire 1 d# _0453_ $end
$var wire 1 e# _0454_ $end
$var wire 1 f# _0455_ $end
$var wire 1 g# _0456_ $end
$var wire 1 h# _0457_ $end
$var wire 1 i# _0458_ $end
$var wire 10 j# addr [11:2] $end
$var wire 1 k# \back_end.read_fsm.replace_valid $end
$var wire 1 l# \back_end.write_fsm.valid $end
$var wire 1 m# \cache_memory.hit $end
$var wire 1 n# \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.en $end
$var wire 4 o# \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.we [3:0] $end
$var wire 4 p# \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.we [3:0] $end
$var wire 1 q# \cache_memory.raw $end
$var wire 1 r# \cache_memory.read_access $end
$var wire 1 s# \cache_memory.way_hit $end
$var wire 1 t# \cache_memory.write_access $end
$var wire 1 - clk $end
$var wire 2 u# debug [1:0] $end
$var wire 1 v# force_inv_in $end
$var wire 1 w# force_inv_out $end
$var wire 1 / mem_ready $end
$var wire 1 ) mem_valid $end
$var wire 1 % ready $end
$var wire 1 0 reset $end
$var wire 1 2 valid $end
$var wire 32 x# wdata [31:0] $end
$var wire 4 y# wstrb [3:0] $end
$var wire 1 z# wtb_empty_in $end
$var wire 1 {# wtb_empty_out $end
$var wire 32 |# rdata [31:0] $end
$var wire 4 }# mem_wstrb [3:0] $end
$var wire 32 ~# mem_wdata [31:0] $end
$var wire 32 !$ mem_rdata [31:0] $end
$var wire 12 "$ mem_addr [11:0] $end
$var wire 3 #$ \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.addr [2:0] $end
$var wire 32 $$ \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.data_in [31:0] $end
$var wire 3 %$ \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.addr [2:0] $end
$var wire 8 &$ \cache_memory.line_wstrb [7:0] $end
$var wire 1 '$ \back_end.write_fsm.word_counter $end
$var wire 1 ($ \back_end.write_fsm.ready $end
$var wire 1 )$ \back_end.read_fsm.word_counter $end
$var wire 1 *$ \back_end.read_fsm.replace $end
$var wire 1 +$ \back_end.read_fsm.read_valid $end
$var wire 1 ,$ \back_end.mem_valid_write $end
$var wire 1 -$ \back_end.mem_valid_read $end
$var wire 6 .$ _0471_ [5:0] $end
$var wire 3 /$ _0470_ [2:0] $end
$var wire 6 0$ _0469_ [5:0] $end
$var wire 6 1$ _0468_ [5:0] $end
$var wire 6 2$ _0467_ [5:0] $end
$var wire 6 3$ _0466_ [5:0] $end
$var wire 6 4$ _0465_ [5:0] $end
$var wire 6 5$ _0464_ [5:0] $end
$var wire 6 6$ _0463_ [5:0] $end
$var wire 6 7$ _0462_ [5:0] $end
$var wire 6 8$ _0461_ [5:0] $end
$var wire 6 9$ _0460_ [5:0] $end
$var wire 6 :$ _0459_ [5:0] $end
$var wire 6 ;$ _0450_ [5:0] $end
$var wire 6 <$ _0449_ [5:0] $end
$var wire 6 =$ _0448_ [5:0] $end
$var wire 6 >$ _0447_ [5:0] $end
$var wire 6 ?$ _0446_ [5:0] $end
$var wire 6 @$ _0445_ [5:0] $end
$var wire 6 A$ _0429_ [5:0] $end
$var wire 6 B$ _0428_ [5:0] $end
$var wire 6 C$ _0427_ [5:0] $end
$var wire 3 D$ _0426_ [2:0] $end
$var wire 8 E$ _0425_ [7:0] $end
$var wire 3 F$ _0424_ [2:0] $end
$var wire 8 G$ _0423_ [7:0] $end
$var wire 8 H$ _0422_ [7:0] $end
$var wire 8 I$ _0421_ [7:0] $end
$var wire 8 J$ _0420_ [7:0] $end
$var wire 8 K$ _0419_ [7:0] $end
$var wire 8 L$ _0418_ [7:0] $end
$var wire 8 M$ _0417_ [7:0] $end
$var wire 8 N$ _0416_ [7:0] $end
$var wire 8 O$ _0415_ [7:0] $end
$var wire 8 P$ _0414_ [7:0] $end
$var wire 8 Q$ _0413_ [7:0] $end
$var wire 8 R$ _0404_ [7:0] $end
$var wire 8 S$ _0403_ [7:0] $end
$var wire 8 T$ _0402_ [7:0] $end
$var wire 8 U$ _0401_ [7:0] $end
$var wire 8 V$ _0400_ [7:0] $end
$var wire 8 W$ _0399_ [7:0] $end
$var wire 8 X$ _0383_ [7:0] $end
$var wire 8 Y$ _0382_ [7:0] $end
$var wire 8 Z$ _0381_ [7:0] $end
$var wire 3 [$ _0380_ [2:0] $end
$var wire 8 \$ _0379_ [7:0] $end
$var wire 3 ]$ _0378_ [2:0] $end
$var wire 8 ^$ _0377_ [7:0] $end
$var wire 8 _$ _0376_ [7:0] $end
$var wire 8 `$ _0375_ [7:0] $end
$var wire 8 a$ _0374_ [7:0] $end
$var wire 8 b$ _0373_ [7:0] $end
$var wire 8 c$ _0372_ [7:0] $end
$var wire 8 d$ _0371_ [7:0] $end
$var wire 8 e$ _0370_ [7:0] $end
$var wire 8 f$ _0369_ [7:0] $end
$var wire 8 g$ _0368_ [7:0] $end
$var wire 8 h$ _0367_ [7:0] $end
$var wire 8 i$ _0358_ [7:0] $end
$var wire 8 j$ _0357_ [7:0] $end
$var wire 8 k$ _0356_ [7:0] $end
$var wire 8 l$ _0355_ [7:0] $end
$var wire 8 m$ _0354_ [7:0] $end
$var wire 8 n$ _0353_ [7:0] $end
$var wire 8 o$ _0337_ [7:0] $end
$var wire 8 p$ _0336_ [7:0] $end
$var wire 8 q$ _0335_ [7:0] $end
$var wire 3 r$ _0334_ [2:0] $end
$var wire 8 s$ _0333_ [7:0] $end
$var wire 3 t$ _0332_ [2:0] $end
$var wire 8 u$ _0331_ [7:0] $end
$var wire 8 v$ _0330_ [7:0] $end
$var wire 8 w$ _0329_ [7:0] $end
$var wire 8 x$ _0328_ [7:0] $end
$var wire 8 y$ _0327_ [7:0] $end
$var wire 8 z$ _0326_ [7:0] $end
$var wire 8 {$ _0325_ [7:0] $end
$var wire 8 |$ _0324_ [7:0] $end
$var wire 8 }$ _0323_ [7:0] $end
$var wire 8 ~$ _0322_ [7:0] $end
$var wire 8 !% _0321_ [7:0] $end
$var wire 8 "% _0312_ [7:0] $end
$var wire 8 #% _0311_ [7:0] $end
$var wire 8 $% _0310_ [7:0] $end
$var wire 8 %% _0309_ [7:0] $end
$var wire 8 &% _0308_ [7:0] $end
$var wire 8 '% _0307_ [7:0] $end
$var wire 8 (% _0291_ [7:0] $end
$var wire 8 )% _0290_ [7:0] $end
$var wire 8 *% _0289_ [7:0] $end
$var wire 3 +% _0288_ [2:0] $end
$var wire 8 ,% _0287_ [7:0] $end
$var wire 3 -% _0286_ [2:0] $end
$var wire 8 .% _0285_ [7:0] $end
$var wire 8 /% _0284_ [7:0] $end
$var wire 8 0% _0283_ [7:0] $end
$var wire 8 1% _0282_ [7:0] $end
$var wire 8 2% _0281_ [7:0] $end
$var wire 8 3% _0280_ [7:0] $end
$var wire 8 4% _0279_ [7:0] $end
$var wire 8 5% _0278_ [7:0] $end
$var wire 8 6% _0277_ [7:0] $end
$var wire 8 7% _0276_ [7:0] $end
$var wire 8 8% _0275_ [7:0] $end
$var wire 8 9% _0266_ [7:0] $end
$var wire 8 :% _0265_ [7:0] $end
$var wire 8 ;% _0264_ [7:0] $end
$var wire 8 <% _0263_ [7:0] $end
$var wire 8 =% _0262_ [7:0] $end
$var wire 8 >% _0261_ [7:0] $end
$var wire 8 ?% _0245_ [7:0] $end
$var wire 8 @% _0244_ [7:0] $end
$var wire 8 A% _0243_ [7:0] $end
$var wire 3 B% _0242_ [2:0] $end
$var wire 8 C% _0241_ [7:0] $end
$var wire 3 D% _0240_ [2:0] $end
$var wire 8 E% _0239_ [7:0] $end
$var wire 8 F% _0238_ [7:0] $end
$var wire 8 G% _0237_ [7:0] $end
$var wire 8 H% _0236_ [7:0] $end
$var wire 8 I% _0235_ [7:0] $end
$var wire 8 J% _0234_ [7:0] $end
$var wire 8 K% _0233_ [7:0] $end
$var wire 8 L% _0232_ [7:0] $end
$var wire 8 M% _0231_ [7:0] $end
$var wire 8 N% _0230_ [7:0] $end
$var wire 8 O% _0229_ [7:0] $end
$var wire 8 P% _0220_ [7:0] $end
$var wire 8 Q% _0219_ [7:0] $end
$var wire 8 R% _0218_ [7:0] $end
$var wire 8 S% _0217_ [7:0] $end
$var wire 8 T% _0216_ [7:0] $end
$var wire 8 U% _0215_ [7:0] $end
$var wire 8 V% _0199_ [7:0] $end
$var wire 8 W% _0198_ [7:0] $end
$var wire 8 X% _0197_ [7:0] $end
$var wire 3 Y% _0196_ [2:0] $end
$var wire 8 Z% _0195_ [7:0] $end
$var wire 3 [% _0194_ [2:0] $end
$var wire 8 \% _0193_ [7:0] $end
$var wire 8 ]% _0192_ [7:0] $end
$var wire 8 ^% _0191_ [7:0] $end
$var wire 8 _% _0190_ [7:0] $end
$var wire 8 `% _0189_ [7:0] $end
$var wire 8 a% _0188_ [7:0] $end
$var wire 8 b% _0187_ [7:0] $end
$var wire 8 c% _0186_ [7:0] $end
$var wire 8 d% _0185_ [7:0] $end
$var wire 8 e% _0184_ [7:0] $end
$var wire 8 f% _0183_ [7:0] $end
$var wire 8 g% _0174_ [7:0] $end
$var wire 8 h% _0173_ [7:0] $end
$var wire 8 i% _0172_ [7:0] $end
$var wire 8 j% _0171_ [7:0] $end
$var wire 8 k% _0170_ [7:0] $end
$var wire 8 l% _0169_ [7:0] $end
$var wire 8 m% _0153_ [7:0] $end
$var wire 8 n% _0152_ [7:0] $end
$var wire 8 o% _0151_ [7:0] $end
$var wire 3 p% _0150_ [2:0] $end
$var wire 8 q% _0149_ [7:0] $end
$var wire 3 r% _0148_ [2:0] $end
$var wire 8 s% _0147_ [7:0] $end
$var wire 8 t% _0146_ [7:0] $end
$var wire 8 u% _0145_ [7:0] $end
$var wire 8 v% _0144_ [7:0] $end
$var wire 8 w% _0143_ [7:0] $end
$var wire 8 x% _0142_ [7:0] $end
$var wire 8 y% _0141_ [7:0] $end
$var wire 8 z% _0140_ [7:0] $end
$var wire 8 {% _0139_ [7:0] $end
$var wire 8 |% _0138_ [7:0] $end
$var wire 8 }% _0137_ [7:0] $end
$var wire 8 ~% _0128_ [7:0] $end
$var wire 8 !& _0127_ [7:0] $end
$var wire 8 "& _0126_ [7:0] $end
$var wire 8 #& _0125_ [7:0] $end
$var wire 8 $& _0124_ [7:0] $end
$var wire 8 %& _0123_ [7:0] $end
$var wire 8 && _0107_ [7:0] $end
$var wire 8 '& _0106_ [7:0] $end
$var wire 8 (& _0105_ [7:0] $end
$var wire 3 )& _0104_ [2:0] $end
$var wire 8 *& _0103_ [7:0] $end
$var wire 3 +& _0102_ [2:0] $end
$var wire 8 ,& _0101_ [7:0] $end
$var wire 8 -& _0100_ [7:0] $end
$var wire 8 .& _0099_ [7:0] $end
$var wire 8 /& _0098_ [7:0] $end
$var wire 8 0& _0097_ [7:0] $end
$var wire 8 1& _0096_ [7:0] $end
$var wire 8 2& _0095_ [7:0] $end
$var wire 8 3& _0094_ [7:0] $end
$var wire 8 4& _0093_ [7:0] $end
$var wire 8 5& _0092_ [7:0] $end
$var wire 8 6& _0091_ [7:0] $end
$var wire 8 7& _0082_ [7:0] $end
$var wire 8 8& _0081_ [7:0] $end
$var wire 8 9& _0080_ [7:0] $end
$var wire 8 :& _0079_ [7:0] $end
$var wire 8 ;& _0078_ [7:0] $end
$var wire 8 <& _0077_ [7:0] $end
$var wire 8 =& _0061_ [7:0] $end
$var wire 8 >& _0060_ [7:0] $end
$var wire 8 ?& _0059_ [7:0] $end
$var wire 3 @& _0058_ [2:0] $end
$var wire 64 A& _0057_ [63:0] $end
$var wire 32 B& _0056_ [31:0] $end
$var wire 32 C& _0055_ [31:0] $end
$var wire 8 D& _0054_ [7:0] $end
$var wire 8 E& _0053_ [7:0] $end
$var wire 1 F& _0052_ $end
$var wire 1 G& _0051_ $end
$var wire 8 H& _0050_ [7:0] $end
$var wire 8 I& _0049_ [7:0] $end
$var wire 1 J& _0042_ $end
$var wire 1 K& _0041_ $end
$var wire 1 L& _0040_ $end
$var wire 8 M& _0022_ [7:0] $end
$var wire 1 N& _0021_ $end
$var wire 64 O& _0020_ [63:0] $end
$var wire 1 P& _0019_ $end
$var wire 1 Q& _0018_ $end
$var wire 1 R& _0015_ $end
$var wire 4 S& _0014_ [3:0] $end
$var wire 1 T& _0013_ $end
$var wire 1 U& _0010_ $end
$var wire 1 V& _0008_ $end
$var wire 3 W& _0006_ [2:0] $end
$var wire 1 X& _0000_ $end
$var reg 1 Y& \back_end.read_addr $end
$var reg 3 Z& \back_end.read_fsm.state [2:0] $end
$var reg 1 [& \back_end.write_fsm.state $end
$var reg 1 \& \back_end.write_fsm.word_counter_reg $end
$var reg 10 ]& \cache_memory.addr_reg [11:2] $end
$var reg 1 ^& \cache_memory.dirty $end
$var reg 8 _& \cache_memory.dirty_reg [7:0] $end
$var reg 6 `& \cache_memory.line_tag [5:0] $end
$var reg 8 a& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout [7:0] $end
$var reg 8 b& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 c& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 d& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 e& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 f& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 g& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 h& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 i& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] [7:0] $end
$var reg 8 j& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout [7:0] $end
$var reg 8 k& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 l& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 m& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 n& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 o& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 p& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 q& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 r& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] [7:0] $end
$var reg 8 s& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout [7:0] $end
$var reg 8 t& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 u& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 v& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 w& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 x& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 y& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 z& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 {& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] [7:0] $end
$var reg 8 |& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout [7:0] $end
$var reg 8 }& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 ~& \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 !' \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 "' \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 #' \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 $' \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 %' \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 &' \cache_memory.n_ways_block[0].line2mem_block[0].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] [7:0] $end
$var reg 8 '' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.dout [7:0] $end
$var reg 8 (' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 )' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 *' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 +' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 ,' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 -' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 .' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 /' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[0].iob_cache_mem.ram[7] [7:0] $end
$var reg 8 0' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.dout [7:0] $end
$var reg 8 1' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 2' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 3' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 4' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 5' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 6' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 7' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 8' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[1].iob_cache_mem.ram[7] [7:0] $end
$var reg 8 9' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.dout [7:0] $end
$var reg 8 :' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 ;' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 <' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 =' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 >' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 ?' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 @' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 A' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[2].iob_cache_mem.ram[7] [7:0] $end
$var reg 8 B' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.dout [7:0] $end
$var reg 8 C' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[0] [7:0] $end
$var reg 8 D' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[1] [7:0] $end
$var reg 8 E' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[2] [7:0] $end
$var reg 8 F' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[3] [7:0] $end
$var reg 8 G' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[4] [7:0] $end
$var reg 8 H' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[5] [7:0] $end
$var reg 8 I' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[6] [7:0] $end
$var reg 8 J' \cache_memory.n_ways_block[0].line2mem_block[1].BE_FE_block[0].cache_memory.ram[3].iob_cache_mem.ram[7] [7:0] $end
$var reg 1 K' \cache_memory.offset_prev $end
$var reg 6 L' \cache_memory.tag_memory.ram[0] [5:0] $end
$var reg 6 M' \cache_memory.tag_memory.ram[1] [5:0] $end
$var reg 6 N' \cache_memory.tag_memory.ram[2] [5:0] $end
$var reg 6 O' \cache_memory.tag_memory.ram[3] [5:0] $end
$var reg 6 P' \cache_memory.tag_memory.ram[4] [5:0] $end
$var reg 6 Q' \cache_memory.tag_memory.ram[5] [5:0] $end
$var reg 6 R' \cache_memory.tag_memory.ram[6] [5:0] $end
$var reg 6 S' \cache_memory.tag_memory.ram[7] [5:0] $end
$var reg 1 T' \cache_memory.v $end
$var reg 8 U' \cache_memory.v_reg [7:0] $end
$var reg 1 V' \cache_memory.valid_reg $end
$var reg 1 W' \cache_memory.way_hit_prev $end
$var reg 32 X' \cache_memory.wdata_reg [31:0] $end
$var reg 1 Y' \cache_memory.write_hit_prev $end
$var reg 4 Z' \cache_memory.wstrb_reg [3:0] $end
$upscope $end
$scope module native_ram $end
$var wire 10 [' addr [9:0] $end
$var wire 1 - clk $end
$var wire 32 \' din [31:0] $end
$var wire 1 ) en $end
$var wire 1 ]' we $end
$var reg 32 ^' dout [31:0] $end
$upscope $end
$scope task cache_wait $end
$var reg 1 _' ready $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x_'
bx ^'
0]'
bx \'
bx0000 ['
b0 Z'
xY'
b0 X'
xW'
0V'
b0 U'
xT'
bx S'
bx R'
bx Q'
bx P'
bx O'
bx N'
bx M'
bx L'
xK'
bx J'
bx I'
bx H'
bx G'
bx F'
bx E'
bx D'
bx C'
bx B'
bx A'
bx @'
bx ?'
bx >'
bx ='
bx <'
bx ;'
bx :'
bx 9'
bx 8'
bx 7'
bx 6'
bx 5'
bx 4'
bx 3'
bx 2'
bx 1'
bx 0'
bx /'
bx .'
bx -'
bx ,'
bx +'
bx *'
bx )'
bx ('
bx ''
bx &'
bx %'
bx $'
bx #'
bx "'
bx !'
bx ~&
bx }&
bx |&
bx {&
bx z&
bx y&
bx x&
bx w&
bx v&
bx u&
bx t&
bx s&
bx r&
bx q&
bx p&
bx o&
bx n&
bx m&
bx l&
bx k&
bx j&
bx i&
bx h&
bx g&
bx f&
bx e&
bx d&
bx c&
bx b&
bx a&
bx `&
b0 _&
x^&
b0 ]&
x\&
0[&
b1 Z&
xY&
xX&
b0z1 W&
xV&
xU&
0T&
b0zzz S&
xR&
xQ&
0P&
bxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz O&
0N&
b0 M&
xL&
xK&
1J&
b0 I&
b0 H&
0G&
0F&
bx E&
b0 D&
b1 C&
b1 B&
bxzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz A&
bx @&
bx ?&
b0zzzzzzz >&
bx =&
bx <&
bx ;&
bx :&
bx 9&
bx 8&
bx 7&
bx 6&
bx 5&
bx 4&
bx 3&
bx 2&
bx 1&
bx 0&
bx /&
bx .&
b0zzzzzzz -&
bx ,&
bx +&
bx *&
bx )&
bx (&
b0zzzzzzz '&
bx &&
bx %&
bx $&
bx #&
bx "&
bx !&
bx ~%
bx }%
bx |%
bx {%
bx z%
bx y%
bx x%
bx w%
bx v%
bx u%
b0zzzzzzz t%
bx s%
bx r%
bx q%
bx p%
bx o%
b0zzzzzzz n%
bx m%
bx l%
bx k%
bx j%
bx i%
bx h%
bx g%
bx f%
bx e%
bx d%
bx c%
bx b%
bx a%
bx `%
bx _%
bx ^%
b0zzzzzzz ]%
bx \%
bx [%
bx Z%
bx Y%
bx X%
b0zzzzzzz W%
bx V%
bx U%
bx T%
bx S%
bx R%
bx Q%
bx P%
bx O%
bx N%
bx M%
bx L%
bx K%
bx J%
bx I%
bx H%
bx G%
b0zzzzzzz F%
bx E%
bx D%
bx C%
bx B%
bx A%
b0zzzzzzz @%
bx ?%
bx >%
bx =%
bx <%
bx ;%
bx :%
bx 9%
bx 8%
bx 7%
bx 6%
bx 5%
bx 4%
bx 3%
bx 2%
bx 1%
bx 0%
b0zzzzzzz /%
bx .%
bx -%
bx ,%
bx +%
bx *%
b0zzzzzzz )%
bx (%
bx '%
bx &%
bx %%
bx $%
bx #%
bx "%
bx !%
bx ~$
bx }$
bx |$
bx {$
bx z$
bx y$
bx x$
bx w$
b0zzzzzzz v$
bx u$
bx t$
bx s$
bx r$
bx q$
b0zzzzzzz p$
bx o$
bx n$
bx m$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
b0zzzzzzz _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
b0zzzzzzz Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
bx R$
bx Q$
bx P$
bx O$
bx N$
bx M$
bx L$
bx K$
bx J$
bx I$
b0zzzzzzz H$
bx G$
bx F$
bx E$
bx D$
bx C$
b0zzzzz B$
bx A$
bx @$
bx ?$
bx >$
bx =$
bx <$
bx ;$
bx :$
bx 9$
bx 8$
bx 7$
bx 6$
bx 5$
bx 4$
bx 3$
bx 2$
b0zzzzz 1$
bx 0$
bx /$
bx .$
0-$
0,$
0+$
0*$
0)$
1($
0'$
b0 &$
b0 %$
b0 $$
b0 #$
bx000000 "$
bx !$
bx ~#
b0 }#
bx |#
z{#
zz#
b0 y#
b0 x#
zw#
zv#
b0 u#
0t#
xs#
0r#
0q#
b0 p#
b0 o#
0n#
xm#
0l#
0k#
b0 j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
0;#
0:#
09#
08#
07#
06#
05#
04#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
xc"
xb"
xa"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
xX"
xW"
xV"
xU"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
xq
xp
xo
xn
0m
0l
0k
0j
0i
0h
0g
0f
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
b1 V
b1 U
xT
b11111111111111111111111111111110 S
1R
1Q
1P
xO
xN
0M
0L
b0 K
b0 J
0I
0H
0G
xF
xE
xD
0C
xB
b0 A
0@
1?
x>
x=
x<
x;
1:
09
08
07
06
15
b0 4
b0 3
02
b0 1
10
x/
0.
1-
b0 ,
bx000000 +
bx *
0)
bx (
b0 '
bx &
0%
0$
0#
b0 "
0!
$end
#1000
0-
#2000
0m#
0E
1T
1B
0F
1Q&
1=
1;
1O
0D
1K&
0s#
0>
1<
0X&
0U&
0R&
0/
0K'
0Y'
0T'
0^&
0\&
0V&
b0 E&
0Y&
1-
#3000
0-
#4000
1N
0W'
1-
#5000
0-
#6000
1-
#7000
0-
#8000
1-
#9000
0-
#10000
00
1-
#11000
0-
#12000
1-
#13000
0-
#14000
1-
#15000
0-
#16000
1-
#17000
0-
#18000
1-
#19000
0-
#20000
1-
#21000
0-
#22000
bx0100 ['
b100 U
b10 %$
b10 #$
bx010000 +
bx010000 "$
b100 C&
1n#
b1000110100 j#
12
b1111 4
b1111 y#
b11011110101011011011111011101111 3
b11011110101011011011111011101111 x#
b1000110100 ,
1-
#23000
0-
#24000
b100011 8$
0T#
1d#
0b#
0S#
1W#
0Z#
0]#
0^#
0\#
0[#
0Y#
0X#
1V#
0U#
1a#
0`#
1_#
b1zzzzz B$
b100011 C$
b10 D$
05
b1111 &$
b100 A
b100 H&
b1zzzzz 1$
b100011 0$
b10 /$
0:
b1z0 W&
19
b1111 D&
b1111 J
1M
1k#
b100 V
b11111111111111111111111111111011 S
1t#
1C
b100 B&
b11011110101011011011111011101111 $$
0J&
1G&
1V'
b1000110100 ]&
b11011110101011011011111011101111 X'
b1111 Z'
1-
#25000
0-
#26000
xT#
xU#
0d#
xS#
xW#
xZ#
x]#
x^#
x\#
x[#
xY#
xX#
xV#
xa#
x`#
x_#
b0zzzzz B$
b100011 8$
bx C$
bx D$
b100011 A$
b0zzzzz 1$
bx 0$
bx /$
b100011 .$
1:
b1000110100 ['
0k#
b100011010000 +
b100011010000 "$
b100011 2$
b0 &$
bx $$
0Q
1)
b100011 @$
1E
17
b1z0 W&
09
1*$
1-$
b100011 =$
1D
b100011 N'
1Y'
1@
1F&
b100 U'
b100 Z&
1-
#27000
0-
#28000
0X
0o
0("
0?"
1h
0f
0W
1[
0^
0a
1!"
0}
0n
1r
0u
0x
18"
06"
0'"
1+"
0."
01"
1O"
0M"
0>"
1B"
0E"
0H"
0b
0`
0_
0]
0\
1Z
0Y
1e
0d
1c
0y
0w
0v
0t
0s
1q
0p
1|
0{
1z
02"
00"
0/"
0-"
0,"
1*"
0)"
15"
04"
13"
0I"
0G"
0F"
0D"
0C"
1A"
0@"
1L"
0K"
1J"
b1zzzzzzz >&
b1zzzzzzz '&
b1zzzzzzz n%
b1zzzzzzz W%
b10 @&
b10 )&
b10 p%
b10 Y%
b1zzzzzzz -&
b10 +&
b1zzzzzzz t%
b10 r%
b1zzzzzzz ]%
b10 [%
b1zzzzzzz F%
b10 D%
0E
b1000110101 ['
b1111 o#
0D
0M
0C
1H
b100011010100 +
b100011010100 "$
0N
0T
0B
1G
07
b1111 &$
0K&
1s#
0;
1)$
18
b1111 E&
1+$
1T'
1L&
b100011 `&
1X&
1U&
1R&
1/
1-
#29000
0-
#30000
0V"
0m"
0&#
0=#
xX
xY
xo
xp
x("
x)"
x?"
x@"
1f"
0d"
0U"
1Y"
0\"
0_"
1}"
0{"
0l"
1p"
0s"
0v"
16#
04#
0%#
1)#
0,#
0/#
1M#
0K#
0<#
1@#
0C#
0F#
0h
xW
x[
x^
xa
0!"
xn
xr
xu
xx
08"
x'"
x+"
x."
x1"
0O"
x>"
xB"
xE"
xH"
0`"
0^"
0]"
0["
0Z"
1X"
0W"
1c"
0b"
1a"
0w"
0u"
0t"
0r"
0q"
1o"
0n"
1z"
0y"
1x"
00#
0.#
0-#
0+#
0*#
1(#
0'#
13#
02#
11#
0G#
0E#
0D#
0B#
0A#
1?#
0>#
1J#
0I#
1H#
xb
x`
x_
x]
x\
xZ
xe
xd
xc
xy
xw
xv
xt
xs
xq
x|
x{
xz
x2"
x0"
x/"
x-"
x,"
x*"
x5"
x4"
x3"
xI"
xG"
xF"
xD"
xC"
xA"
xL"
xK"
xJ"
b1zzzzzzz @%
b1zzzzzzz )%
b1zzzzzzz p$
b1zzzzzzz Y$
b0zzzzzzz >&
b0zzzzzzz '&
b0zzzzzzz n%
b0zzzzzzz W%
b10 B%
b10 +%
b10 r$
b10 [$
bx @&
bx )&
bx p%
bx Y%
b1zzzzzzz /%
b10 -%
b1zzzzzzz v$
b10 t$
b1zzzzzzz _$
b10 ]$
b1zzzzzzz H$
b10 F$
b0zzzzzzz -&
bx +&
b0zzzzzzz t%
bx r%
b0zzzzzzz ]%
bx [%
b0zzzzzzz F%
bx D%
b1000110100 ['
0)
1E
b100011010000 +
b100011010000 "$
b1111 p#
b0 o#
0-$
1D
0=
1N
0)$
16
b0z0 W&
08
b11110000 &$
0<
1W'
0X&
1V&
0U&
b11110000 E&
1Y&
1-
#31000
0-
#32000
xV"
xW"
xm"
xn"
x&#
x'#
x=#
x>#
0f"
xU"
xY"
x\"
x_"
0}"
xl"
xp"
xs"
xv"
06#
x%#
x)#
x,#
x/#
0M#
x<#
x@#
xC#
xF#
x`"
x^"
x]"
x["
xZ"
xX"
xc"
xb"
xa"
xw"
xu"
xt"
xr"
xq"
xo"
xz"
xy"
xx"
x0#
x.#
x-#
x+#
x*#
x(#
x3#
x2#
x1#
xG#
xE#
xD#
xB#
xA#
x?#
xJ#
xI#
xH#
b0zzzzzzz @%
b0zzzzzzz )%
b0zzzzzzz p$
b0zzzzzzz Y$
bx B%
bx +%
bx r$
bx [$
b0zzzzzzz /%
bx -%
b0zzzzzzz v$
bx t$
b0zzzzzzz _$
bx ]$
b0zzzzzzz H$
bx F$
b0 p#
1=
b0 &$
1<
1;
06
0+$
b0z1 W&
b0 E&
0Y&
0X&
0V&
0R&
0/
b10 Z&
1-
#33000
0-
#34000
b11101111 4&
0X
b10111110 {%
0o
b10101101 d%
0("
b11011110 M%
0?"
1h
0f
0W
1[
0^
0a
1!"
0}
0n
1r
0u
0x
18"
06"
0'"
1+"
0."
01"
1O"
0M"
0>"
1B"
0E"
0H"
0b
0`
0_
0]
0\
1Z
0Y
1e
0d
1c
0y
0w
0v
0t
0s
1q
0p
1|
0{
1z
02"
00"
0/"
0-"
0,"
1*"
0)"
15"
04"
13"
0I"
0G"
0F"
0D"
0C"
1A"
0@"
1L"
0K"
1J"
b1zzzzzzz >&
b1zzzzzzz '&
b1zzzzzzz n%
b1zzzzzzz W%
b11101111 ?&
b10 @&
b10111110 (&
b10 )&
b10101101 o%
b10 p%
b11011110 X%
b10 Y%
b100 M&
b1zzzzzzz -&
b11101111 ,&
b10 +&
b1zzzzzzz t%
b10111110 s%
b10 r%
b1zzzzzzz ]%
b10101101 \%
b10 [%
b1zzzzzzz F%
b11011110 E%
b10 D%
b100 I&
1%
1L
b1111 o#
1m#
1F
b1111 &$
b11011110101011011011111011101111 $$
1Q
15
0*$
b0z1 W&
b1 Z&
1-
#35000
0-
#36000
b11101111 .&
b10111110 u%
b10101101 ^%
b11011110 G%
b11101111 <&
b10111110 %&
b10101101 l%
b11011110 U%
b11101111 9&
b10111110 "&
b10101101 i%
b11011110 R%
b11101111 d&
b10111110 m&
b10101101 v&
b11011110 !'
1N&
b100 _&
02
1-
#37000
0-
#38000
xX
xY
xo
xp
x("
x)"
x?"
x@"
0h
xW
x[
x^
xa
0!"
xn
xr
xu
xx
08"
x'"
x+"
x."
x1"
0O"
x>"
xB"
xE"
xH"
xb
x`
x_
x]
x\
xZ
xe
xd
xc
xy
xw
xv
xt
xs
xq
x|
x{
xz
x2"
x0"
x/"
x-"
x,"
x*"
x5"
x4"
x3"
xI"
xG"
xF"
xD"
xC"
xA"
xL"
xK"
xJ"
b0zzzzzzz >&
b11101111 4&
b0zzzzzzz '&
b10111110 {%
b0zzzzzzz n%
b10101101 d%
b0zzzzzzz W%
b11011110 M%
bx ?&
bx @&
b11101111 =&
bx (&
bx )&
b10111110 &&
bx o%
bx p%
b10101101 m%
bx X%
bx Y%
b11011110 V%
b0zzzzzzz -&
bx ,&
bx +&
b11101111 *&
b0zzzzzzz t%
bx s%
bx r%
b10111110 q%
b0zzzzzzz ]%
bx \%
bx [%
b10101101 Z%
b0zzzzzzz F%
bx E%
bx D%
b11011110 C%
b0 o#
b0 &$
0H
b0 D&
b0 J
0L
0G
0t#
0%
1^&
0V'
12
b0 4
b0 y#
1-
#39000
0-
#40000
1m#
1R
0E
0q#
0D
b11011110101011011011111011101111 (
b11011110101011011011111011101111 ~#
b11011110101011011011111011101111 \'
b11011110101011011011111011101111 &
b11011110101011011011111011101111 |#
1r#
1%
1J&
0G&
0Y'
b11101111 a&
b10111110 j&
b10101101 s&
b11011110 |&
1V'
b0 Z'
1-
#41000
0-
#42000
02
1-
#43000
0-
#44000
0n#
0r#
0%
0V'
1-
