$date
	Tue Sep 10 19:24:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module imm_gen_tb $end
$var wire 32 ! imm [31:0] $end
$var reg 1 " clk $end
$var reg 32 # inst [31:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % inst [31:0] $end
$var wire 1 $ rst $end
$var reg 32 & imm [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
1$
b0 #
0"
bx !
$end
#5000
b0 !
b0 &
1"
#10000
0"
b100000000000000100011 #
b100000000000000100011 %
0$
#15000
1"
#20000
0"
b100000001000001000011 #
b100000001000001000011 %
#25000
1"
#30000
0"
b1000000010000011000111 #
b1000000010000011000111 %
#35000
1"
#40000
0"
b100000000000001101111 #
b100000000000001101111 %
#45000
b10000000000 !
b10000000000 &
1"
#50000
0"
b10000000000001111 #
b10000000000001111 %
#55000
b0 !
b0 &
1"
#60000
0"
1$
#65000
1"
#70000
0"
b0 #
b0 %
0$
#75000
1"
#80000
0"
