# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sources/utils.vhd" \
"../../../../pipeline_sources/d_flip_flop.vhd" \
"../../../../pipeline_sources/decode_register.vhd" \
"../../../../sources/register_32.vhd" \
"../../../../Mips Processor.srcs/sim_decode_register/new/decode_register_testbench.vhd" \

# Do not sort compile order
nosort
