/*
    This file was generated automatically by Alchitry Labs 2.0.28-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module compact_shifter (
        input wire [31:0] a,
        input wire [4:0] b,
        input wire [5:0] alufn,
        output reg [31:0] shift
    );
    logic [4:0] R_52244b14_i;
    logic [5:0] RR_52244b14_i;
    logic [4:0] R_66dd41fd_i;
    logic [5:0] RR_66dd41fd_i;
    logic [31:0] M_shl_a;
    logic [4:0] M_shl_b;
    logic M_shl_pad;
    logic [31:0] M_shl_shift;
    
    shifter shl (
        .a(M_shl_a),
        .b(M_shl_b),
        .pad(M_shl_pad),
        .shift(M_shl_shift)
    );
    
    
    localparam _MP_SIZE_4490292 = 6'h20;
    logic [1:0][31:0] M_rev_in;
    logic [1:0][31:0] M_rev_reversed;
    
    genvar idx_0_4490292;
    
    generate
        for (idx_0_4490292 = 0; idx_0_4490292 < 2; idx_0_4490292 = idx_0_4490292 + 1) begin: forLoop_idx_0_4490292
            bit_reverse #(
                .SIZE(_MP_SIZE_4490292)
            ) rev (
                .in(M_rev_in[idx_0_4490292]),
                .reversed(M_rev_reversed[idx_0_4490292])
            );
        end
    endgenerate
    
    
    logic [31:0] M_mux1_s0;
    logic [31:0][1:0] M_mux1_in;
    logic [31:0] M_mux1_out;
    
    genvar idx_0_2020853263;
    
    generate
        for (idx_0_2020853263 = 0; idx_0_2020853263 < 32; idx_0_2020853263 = idx_0_2020853263 + 1) begin: forLoop_idx_0_2020853263
            mux_2 mux1 (
                .s0(M_mux1_s0[idx_0_2020853263]),
                .in(M_mux1_in[idx_0_2020853263]),
                .out(M_mux1_out[idx_0_2020853263])
            );
        end
    endgenerate
    
    
    logic [31:0] M_mux2_s0;
    logic [31:0][1:0] M_mux2_in;
    logic [31:0] M_mux2_out;
    
    genvar idx_0_1181334547;
    
    generate
        for (idx_0_1181334547 = 0; idx_0_1181334547 < 32; idx_0_1181334547 = idx_0_1181334547 + 1) begin: forLoop_idx_0_1181334547
            mux_2 mux2 (
                .s0(M_mux2_s0[idx_0_1181334547]),
                .in(M_mux2_in[idx_0_1181334547]),
                .out(M_mux2_out[idx_0_1181334547])
            );
        end
    endgenerate
    
    
    logic M_padding_s0;
    logic [1:0] M_padding_in;
    logic M_padding_out;
    
    mux_2 padding (
        .s0(M_padding_s0),
        .in(M_padding_in),
        .out(M_padding_out)
    );
    
    
    always @* begin
        M_rev_in[1'h0] = a;
        for (RR_52244b14_i = 0; RR_52244b14_i < 6'h20; RR_52244b14_i = RR_52244b14_i + 1) begin
      R_52244b14_i = (1'h0) + RR_52244b14_i * (1'h1);
            M_mux1_in[R_52244b14_i][1'h0] = a[R_52244b14_i];
            M_mux1_in[R_52244b14_i][1'h1] = M_rev_reversed[1'h0][R_52244b14_i];
            M_mux1_s0[R_52244b14_i] = alufn[1'h0];
            M_shl_a[R_52244b14_i] = M_mux1_out[R_52244b14_i];
        end
        M_padding_in[1'h0] = 1'h0;
        M_padding_in[1'h1] = a[5'h1f];
        M_padding_s0 = alufn[1'h1];
        M_shl_pad = M_padding_out;
        M_shl_b = b;
        M_rev_in[1'h1] = M_shl_shift;
        for (RR_66dd41fd_i = 0; RR_66dd41fd_i < 6'h20; RR_66dd41fd_i = RR_66dd41fd_i + 1) begin
      R_66dd41fd_i = (1'h0) + RR_66dd41fd_i * (1'h1);
            M_mux2_in[R_66dd41fd_i][1'h0] = M_shl_shift[R_66dd41fd_i];
            M_mux2_in[R_66dd41fd_i][1'h1] = M_rev_reversed[1'h1][R_66dd41fd_i];
            M_mux2_s0[R_66dd41fd_i] = alufn[1'h0];
            shift[R_66dd41fd_i] = M_mux2_out[R_66dd41fd_i];
        end
    end
    
    
endmodule