Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Nov 16 12:19:23 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/PWM_generator_0/U0/scaled_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.852        0.000                      0                  282        0.196        0.000                      0                  282        2.000        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 10.000}       20.000          50.000          
clk_fpga_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1          0.852        0.000                      0                  282        0.196        0.000                      0                  282        2.000        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 2.386ns (58.377%)  route 1.701ns (41.623%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.732     3.040    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y24         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419     3.459 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/Q
                         net (fo=3, routed)           0.625     4.084    design_1_i/PWM_generator_0/U0/scaler_counter[1]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     4.896 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.013 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.022    design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.729 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           1.067     6.796    design_1_i/PWM_generator_0/U0/data0[27]
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.331     7.127 r  design_1_i/PWM_generator_0/U0/scaler_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     7.127    design_1_i/PWM_generator_0/U0/scaler_counter_0[27]
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[27]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.075     7.979    design_1_i/PWM_generator_0/U0/scaler_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 2.475ns (62.400%)  route 1.491ns (37.600%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.732     3.040    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y24         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419     3.459 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/Q
                         net (fo=3, routed)           0.625     4.084    design_1_i/PWM_generator_0/U0/scaler_counter[1]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     4.896 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.013 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.022    design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.607 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.607    design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]_i_2_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.826 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.857     6.683    design_1_i/PWM_generator_0/U0/data0[29]
    SLICE_X39Y30         LUT4 (Prop_lut4_I0_O)        0.323     7.006 r  design_1_i/PWM_generator_0/U0/scaler_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.006    design_1_i/PWM_generator_0/U0/scaler_counter_0[29]
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)        0.075     7.979    design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.267ns (58.593%)  route 1.602ns (41.407%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.732     3.040    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y24         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419     3.459 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/Q
                         net (fo=3, routed)           0.625     4.084    design_1_i/PWM_generator_0/U0/scaler_counter[1]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     4.896 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.013 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.022    design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.612 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.968     6.580    design_1_i/PWM_generator_0/U0/data0[23]
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.329     6.909 r  design_1_i/PWM_generator_0/U0/scaler_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     6.909    design_1_i/PWM_generator_0/U0/scaler_counter_0[23]
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[23]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.075     7.979    design_1_i/PWM_generator_0/U0/scaler_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 2.358ns (61.226%)  route 1.493ns (38.774%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.732     3.040    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y24         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419     3.459 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/Q
                         net (fo=3, routed)           0.625     4.084    design_1_i/PWM_generator_0/U0/scaler_counter[1]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     4.896 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.013 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.022    design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.709 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.859     6.568    design_1_i/PWM_generator_0/U0/data0[25]
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.323     6.891 r  design_1_i/PWM_generator_0/U0/scaler_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/PWM_generator_0/U0/scaler_counter_0[25]
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[25]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.075     7.979    design_1_i/PWM_generator_0/U0/scaler_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          7.979    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 2.321ns (61.799%)  route 1.435ns (38.201%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.732     3.040    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y24         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419     3.459 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/Q
                         net (fo=3, routed)           0.625     4.084    design_1_i/PWM_generator_0/U0/scaler_counter[1]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     4.896 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.013 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.022    design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.688 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.801     6.489    design_1_i/PWM_generator_0/U0/data0[24]
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.307     6.796 r  design_1_i/PWM_generator_0/U0/scaler_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     6.796    design_1_i/PWM_generator_0/U0/scaler_counter_0[24]
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.031     7.935    design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.580ns (17.742%)  route 2.689ns (82.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.745     3.053    design_1_i/Debouncer_2/U0/CLK
    SLICE_X41Y32         FDRE                                         r  design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  design_1_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=9, routed)           1.131     4.640    design_1_i/inverter_0/in_sig
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.764 r  design_1_i/inverter_0/out_sig_INST_0/O
                         net (fo=72, routed)          1.558     6.322    design_1_i/PWM_generator_0/U0/reset_in
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.580ns (17.742%)  route 2.689ns (82.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.745     3.053    design_1_i/Debouncer_2/U0/CLK
    SLICE_X41Y32         FDRE                                         r  design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  design_1_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=9, routed)           1.131     4.640    design_1_i/inverter_0/in_sig
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.764 r  design_1_i/inverter_0/out_sig_INST_0/O
                         net (fo=72, routed)          1.558     6.322    design_1_i/PWM_generator_0/U0/reset_in
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.580ns (17.742%)  route 2.689ns (82.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.745     3.053    design_1_i/Debouncer_2/U0/CLK
    SLICE_X41Y32         FDRE                                         r  design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  design_1_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=9, routed)           1.131     4.640    design_1_i/inverter_0/in_sig
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.764 r  design_1_i/inverter_0/out_sig_INST_0/O
                         net (fo=72, routed)          1.558     6.322    design_1_i/PWM_generator_0/U0/reset_in
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[30]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/PWM_generator_0/U0/scaler_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.580ns (17.742%)  route 2.689ns (82.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.745     3.053    design_1_i/Debouncer_2/U0/CLK
    SLICE_X41Y32         FDRE                                         r  design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.456     3.509 f  design_1_i/Debouncer_2/U0/OUT_SIG_reg/Q
                         net (fo=9, routed)           1.131     4.640    design_1_i/inverter_0/in_sig
    SLICE_X40Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.764 r  design_1_i/inverter_0/out_sig_INST_0/O
                         net (fo=72, routed)          1.558     6.322    design_1_i/PWM_generator_0/U0/reset_in
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[31]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.429     7.475    design_1_i/PWM_generator_0/U0/scaler_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/PWM_generator_0/U0/scaler_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.445ns (66.048%)  route 1.257ns (33.952%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.732     3.040    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y24         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.419     3.459 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[1]/Q
                         net (fo=3, routed)           0.625     4.084    design_1_i/PWM_generator_0/U0/scaler_counter[1]
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     4.896 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.896    design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]_i_2_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.013 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.022    design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]_i_2_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.139    design_1_i/PWM_generator_0/U0/scaler_counter_reg[12]_i_2_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.256    design_1_i/PWM_generator_0/U0/scaler_counter_reg[16]_i_2_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.373    design_1_i/PWM_generator_0/U0/scaler_counter_reg[20]_i_2_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.490    design_1_i/PWM_generator_0/U0/scaler_counter_reg[24]_i_2_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.813 r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.623     6.436    design_1_i/PWM_generator_0/U0/data0[26]
    SLICE_X39Y29         LUT4 (Prop_lut4_I0_O)        0.306     6.742 r  design_1_i/PWM_generator_0/U0/scaler_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     6.742    design_1_i/PWM_generator_0/U0/scaler_counter_0[26]
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         1.564     7.757    design_1_i/PWM_generator_0/U0/clk_IN
    SLICE_X39Y29         FDRE                                         r  design_1_i/PWM_generator_0/U0/scaler_counter_reg[26]/C
                         clock pessimism              0.230     7.987    
                         clock uncertainty           -0.083     7.904    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.031     7.935    design_1_i/PWM_generator_0/U0/scaler_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_3/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Rotary_Encoder_0/U0/last_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.897%)  route 0.142ns (50.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.580     0.920    design_1_i/Debouncer_3/U0/CLK
    SLICE_X40Y23         FDRE                                         r  design_1_i/Debouncer_3/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/Debouncer_3/U0/OUT_SIG_reg/Q
                         net (fo=4, routed)           0.142     1.203    design_1_i/Rotary_Encoder_0/U0/D[0]
    SLICE_X40Y24         FDRE                                         r  design_1_i/Rotary_Encoder_0/U0/last_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.845     1.215    design_1_i/Rotary_Encoder_0/U0/CLK_in
    SLICE_X40Y24         FDRE                                         r  design_1_i/Rotary_Encoder_0/U0/last_state_reg[0]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X40Y24         FDRE (Hold_fdre_C_D)         0.075     1.008    design_1_i/Rotary_Encoder_0/U0/last_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_5/U0/IN_SIG_LAST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_5/U0/OUT_SIG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.591     0.932    design_1_i/Debouncer_5/U0/CLK
    SLICE_X42Y40         FDRE                                         r  design_1_i/Debouncer_5/U0/IN_SIG_LAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  design_1_i/Debouncer_5/U0/IN_SIG_LAST_reg/Q
                         net (fo=2, routed)           0.074     1.153    design_1_i/Debouncer_5/U0/IN_SIG_LAST
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.098     1.251 r  design_1_i/Debouncer_5/U0/OUT_SIG_i_1/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/Debouncer_5/U0/OUT_SIG_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  design_1_i/Debouncer_5/U0/OUT_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.860     1.230    design_1_i/Debouncer_5/U0/CLK
    SLICE_X42Y40         FDRE                                         r  design_1_i/Debouncer_5/U0/OUT_SIG_reg/C
                         clock pessimism             -0.298     0.932    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.120     1.052    design_1_i/Debouncer_5/U0/OUT_SIG_reg
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_2/U0/IN_SIG_LAST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_2/U0/OUT_SIG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.586     0.927    design_1_i/Debouncer_2/U0/CLK
    SLICE_X41Y32         FDRE                                         r  design_1_i/Debouncer_2/U0/IN_SIG_LAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.128     1.054 r  design_1_i/Debouncer_2/U0/IN_SIG_LAST_reg/Q
                         net (fo=2, routed)           0.069     1.123    design_1_i/Debouncer_2/U0/IN_SIG_LAST
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.099     1.222 r  design_1_i/Debouncer_2/U0/OUT_SIG_i_1/O
                         net (fo=1, routed)           0.000     1.222    design_1_i/Debouncer_2/U0/OUT_SIG_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  design_1_i/Debouncer_2/U0/OUT_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.853     1.223    design_1_i/Debouncer_2/U0/CLK
    SLICE_X41Y32         FDRE                                         r  design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
                         clock pessimism             -0.296     0.927    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.091     1.018    design_1_i/Debouncer_2/U0/OUT_SIG_reg
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_3/U0/IN_SIG_LAST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_3/U0/OUT_SIG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.580     0.920    design_1_i/Debouncer_3/U0/CLK
    SLICE_X40Y23         FDRE                                         r  design_1_i/Debouncer_3/U0/IN_SIG_LAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  design_1_i/Debouncer_3/U0/IN_SIG_LAST_reg/Q
                         net (fo=2, routed)           0.076     1.125    design_1_i/Debouncer_3/U0/IN_SIG_LAST
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.099     1.224 r  design_1_i/Debouncer_3/U0/OUT_SIG_i_1/O
                         net (fo=1, routed)           0.000     1.224    design_1_i/Debouncer_3/U0/OUT_SIG_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  design_1_i/Debouncer_3/U0/OUT_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.846     1.216    design_1_i/Debouncer_3/U0/CLK
    SLICE_X40Y23         FDRE                                         r  design_1_i/Debouncer_3/U0/OUT_SIG_reg/C
                         clock pessimism             -0.295     0.921    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.091     1.012    design_1_i/Debouncer_3/U0/OUT_SIG_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_5/U0/OUT_SIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Toggler_0/U0/out_buffer_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.894%)  route 0.172ns (45.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.591     0.932    design_1_i/Debouncer_5/U0/CLK
    SLICE_X42Y40         FDRE                                         r  design_1_i/Debouncer_5/U0/OUT_SIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  design_1_i/Debouncer_5/U0/OUT_SIG_reg/Q
                         net (fo=3, routed)           0.172     1.267    design_1_i/Toggler_0/U0/lopt_1
    SLICE_X42Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.312 r  design_1_i/Toggler_0/U0/out_buffer_i_1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/Toggler_0/U0/out_buffer_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  design_1_i/Toggler_0/U0/out_buffer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.859     1.229    design_1_i/Toggler_0/U0/CLK_in
    SLICE_X42Y38         FDRE                                         r  design_1_i/Toggler_0/U0/out_buffer_reg/C
                         clock pessimism             -0.282     0.947    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     1.068    design_1_i/Toggler_0/U0/out_buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_3/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_3/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.286%)  route 0.157ns (45.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.578     0.919    design_1_i/Debouncer_3/U0/CLK
    SLICE_X36Y23         FDRE                                         r  design_1_i/Debouncer_3/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/Debouncer_3/U0/count_reg[1]/Q
                         net (fo=6, routed)           0.157     1.216    design_1_i/Debouncer_3/U0/count_reg_n_0_[1]
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.261 r  design_1_i/Debouncer_3/U0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/Debouncer_3/U0/p_0_in[5]
    SLICE_X36Y23         FDRE                                         r  design_1_i/Debouncer_3/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.844     1.214    design_1_i/Debouncer_3/U0/CLK
    SLICE_X36Y23         FDRE                                         r  design_1_i/Debouncer_3/U0/count_reg[5]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.092     1.011    design_1_i/Debouncer_3/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_5/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_5/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.590     0.930    design_1_i/Debouncer_5/U0/CLK
    SLICE_X43Y38         FDRE                                         r  design_1_i/Debouncer_5/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/Debouncer_5/U0/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.180    design_1_i/Debouncer_5/U0/count_reg_n_0_[3]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.288 r  design_1_i/Debouncer_5/U0/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/Debouncer_5/U0/count_reg[0]_i_3_n_4
    SLICE_X43Y38         FDRE                                         r  design_1_i/Debouncer_5/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.859     1.229    design_1_i/Debouncer_5/U0/CLK
    SLICE_X43Y38         FDRE                                         r  design_1_i/Debouncer_5/U0/count_reg[3]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.105     1.036    design_1_i/Debouncer_5/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_4/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_4/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.580     0.921    design_1_i/Debouncer_4/U0/CLK
    SLICE_X37Y21         FDRE                                         r  design_1_i/Debouncer_4/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/Debouncer_4/U0/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.170    design_1_i/Debouncer_4/U0/count_reg_n_0_[3]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.278 r  design_1_i/Debouncer_4/U0/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.278    design_1_i/Debouncer_4/U0/count_reg[0]_i_3_n_4
    SLICE_X37Y21         FDRE                                         r  design_1_i/Debouncer_4/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.847     1.217    design_1_i/Debouncer_4/U0/CLK
    SLICE_X37Y21         FDRE                                         r  design_1_i/Debouncer_4/U0/count_reg[3]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X37Y21         FDRE (Hold_fdre_C_D)         0.105     1.026    design_1_i/Debouncer_4/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_5/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_5/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.590     0.930    design_1_i/Debouncer_5/U0/CLK
    SLICE_X43Y39         FDRE                                         r  design_1_i/Debouncer_5/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/Debouncer_5/U0/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.177    design_1_i/Debouncer_5/U0/count_reg_n_0_[4]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.292 r  design_1_i/Debouncer_5/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.292    design_1_i/Debouncer_5/U0/count_reg[4]_i_1_n_7
    SLICE_X43Y39         FDRE                                         r  design_1_i/Debouncer_5/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.859     1.229    design_1_i/Debouncer_5/U0/CLK
    SLICE_X43Y39         FDRE                                         r  design_1_i/Debouncer_5/U0/count_reg[4]/C
                         clock pessimism             -0.298     0.931    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.105     1.036    design_1_i/Debouncer_5/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/Debouncer_4/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/Debouncer_4/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.580     0.921    design_1_i/Debouncer_4/U0/CLK
    SLICE_X37Y22         FDRE                                         r  design_1_i/Debouncer_4/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/Debouncer_4/U0/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.167    design_1_i/Debouncer_4/U0/count_reg_n_0_[4]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.282 r  design_1_i/Debouncer_4/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.282    design_1_i/Debouncer_4/U0/count_reg[4]_i_1_n_7
    SLICE_X37Y22         FDRE                                         r  design_1_i/Debouncer_4/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=116, routed)         0.846     1.216    design_1_i/Debouncer_4/U0/CLK
    SLICE_X37Y22         FDRE                                         r  design_1_i/Debouncer_4/U0/count_reg[4]/C
                         clock pessimism             -0.295     0.921    
    SLICE_X37Y22         FDRE (Hold_fdre_C_D)         0.105     1.026    design_1_i/Debouncer_4/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X41Y32   design_1_i/Debouncer_2/U0/IN_SIG_LAST_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X41Y32   design_1_i/Debouncer_2/U0/OUT_SIG_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X40Y29   design_1_i/Debouncer_2/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X40Y31   design_1_i/Debouncer_2/U0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X40Y31   design_1_i/Debouncer_2/U0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X35Y23   design_1_i/Debouncer_3/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X36Y23   design_1_i/Debouncer_3/U0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X36Y23   design_1_i/Debouncer_3/U0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X36Y23   design_1_i/Debouncer_3/U0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X40Y29   design_1_i/Debouncer_2/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y30   design_1_i/PWM_generator_0/U0/scaler_counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y30   design_1_i/PWM_generator_0/U0/scaler_counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y30   design_1_i/PWM_generator_0/U0/scaler_counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X40Y29   design_1_i/Debouncer_2/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X40Y29   design_1_i/Debouncer_2/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X40Y29   design_1_i/Debouncer_2/U0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X40Y30   design_1_i/Debouncer_2/U0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X40Y30   design_1_i/Debouncer_2/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X40Y30   design_1_i/Debouncer_2/U0/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X36Y25   design_1_i/Debouncer_4/U0/IN_SIG_LAST_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y25   design_1_i/PWM_generator_0/U0/scaler_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y24   design_1_i/PWM_generator_0/U0/scaler_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y24   design_1_i/PWM_generator_0/U0/scaler_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y24   design_1_i/PWM_generator_0/U0/scaler_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y24   design_1_i/PWM_generator_0/U0/scaler_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y24   design_1_i/PWM_generator_0/U0/scaler_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X39Y24   design_1_i/PWM_generator_0/U0/scaler_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X36Y25   design_1_i/Debouncer_4/U0/OUT_SIG_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X37Y24   design_1_i/Debouncer_4/U0/count_reg[12]/C



