# Timeline

### October
- 02 Oct - Term 1 Starts
- 09 Oct - Laptop broke down
- 11 Oct - Specification submitted
- 12 Oct - Specification deadline
- 17 Oct - Meeting with Eduardo
- 20 Oct - Find how the Zybo Z20 is interacting with the Jack connections
- 21 Oct - Made a rough loopback connection by linking the record and playback I2S signals together.
- 27 Oct - Read and note information on I2S and converter IP
- 27 Oct - Apply for Mitigating Circumstances
- 28 Oct - Run the DMA audio demo from Digilent
- 31 Oct - Meeting with Eduardo

### November
- 02 Nov - Look into I2S signals and I2C controller
- 03 Nov - Laptop delivered, discussion with Eduardo about IIC
- 04 Nov - More reading on I2C configuration
- 07 Nov - Meeting with Eduardo
- 10 Nov - Walk through DMA VHDL code and analyse data pata and clocks
- 11 Nov - Write about configuring audio ports on Zybo board
- 14 Nov - Meeting with Eduardo
- 30 Nov - Started working on Progress Report

### December
- 04 Dec - Submitted Progress Report
- 08 Dec - Working on the pass-through again: something is wrong
- 09 Dec - More work on pass-through
- 14 Dec - More work on pass-through: implement clock on negative edges
- 18 Dec - Find issue with Audio Codec default configuration
- 19 Dec
