<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › pinctrl-u300.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>pinctrl-u300.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for the U300 pin controller</span>
<span class="cm"> *</span>
<span class="cm"> * Based on the original U300 padmux functions</span>
<span class="cm"> * Copyright (C) 2009-2011 ST-Ericsson AB</span>
<span class="cm"> * Author: Martin Persson &lt;martin.persson@stericsson.com&gt;</span>
<span class="cm"> * Author: Linus Walleij &lt;linus.walleij@linaro.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * The DB3350 design and control registers are oriented around pads rather than</span>
<span class="cm"> * pins, so we enumerate the pads we can mux rather than actual pins. The pads</span>
<span class="cm"> * are connected to different pins in different packaging types, so it would</span>
<span class="cm"> * be confusing.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinctrl.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinmux.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinconf.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/pinconf-generic.h&gt;</span>
<span class="cp">#include &quot;pinctrl-coh901.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * Register definitions for the U300 Padmux control registers in the</span>
<span class="cm"> * system controller</span>
<span class="cm"> */</span>

<span class="cm">/* PAD MUX Control register 1 (LOW) 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_PMC1LR					0x007C</span>
<span class="cp">#define U300_SYSCON_PMC1LR_MASK					0xFFFF</span>
<span class="cp">#define U300_SYSCON_PMC1LR_CDI_MASK				0xC000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_CDI_CDI				0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_CDI_EMIF				0x4000</span>
<span class="cm">/* For BS335 */</span>
<span class="cp">#define U300_SYSCON_PMC1LR_CDI_CDI2				0x8000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_CDI_WCDMA_APP_GPIO			0xC000</span>
<span class="cm">/* For BS365 */</span>
<span class="cp">#define U300_SYSCON_PMC1LR_CDI_GPIO				0x8000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_CDI_WCDMA				0xC000</span>
<span class="cm">/* Common defs */</span>
<span class="cp">#define U300_SYSCON_PMC1LR_PDI_MASK				0x3000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_PDI_PDI				0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_PDI_EGG				0x1000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_PDI_WCDMA				0x3000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_MMCSD_MASK				0x0C00</span>
<span class="cp">#define U300_SYSCON_PMC1LR_MMCSD_MMCSD				0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_MMCSD_MSPRO				0x0400</span>
<span class="cp">#define U300_SYSCON_PMC1LR_MMCSD_DSP				0x0800</span>
<span class="cp">#define U300_SYSCON_PMC1LR_MMCSD_WCDMA				0x0C00</span>
<span class="cp">#define U300_SYSCON_PMC1LR_ETM_MASK				0x0300</span>
<span class="cp">#define U300_SYSCON_PMC1LR_ETM_ACC				0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_ETM_APP				0x0100</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS2_MASK			0x00C0</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS2_STATIC			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS2_NFIF			0x0040</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS2_SDRAM			0x0080</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS2_STATIC_2GB		0x00C0</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS1_MASK			0x0030</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS1_STATIC			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS1_NFIF			0x0010</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS1_SDRAM			0x0020</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS1_SEMI			0x0030</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS0_MASK			0x000C</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS0_STATIC			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS0_NFIF			0x0004</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS0_SDRAM			0x0008</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_CS0_SEMI			0x000C</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_MASK				0x0003</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_STATIC			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_SDRAM0			0x0001</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1_SDRAM1			0x0002</span>
<span class="cp">#define U300_SYSCON_PMC1LR_EMIF_1				0x0003</span>
<span class="cm">/* PAD MUX Control register 2 (HIGH) 16bit (R/W) */</span>
<span class="cp">#define U300_SYSCON_PMC1HR					0x007E</span>
<span class="cp">#define U300_SYSCON_PMC1HR_MASK					0xFFFF</span>
<span class="cp">#define U300_SYSCON_PMC1HR_MISC_2_MASK				0xC000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_MISC_2_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_MISC_2_MSPRO				0x4000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_MISC_2_DSP				0x8000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_MISC_2_AAIF				0xC000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_2_MASK			0x3000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_2_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_2_NFIF			0x1000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_2_DSP			0x2000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_2_AAIF			0x3000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_1_MASK			0x0C00</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_1_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_1_MMC			0x0400</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_1_DSP			0x0800</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_GPIO_1_AAIF			0x0C00</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_2_MASK			0x0300</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_2_APP_GPIO		0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_2_SPI			0x0100</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_2_AAIF			0x0300</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_1_MASK			0x00C0</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_1_APP_GPIO		0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_1_SPI			0x0040</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_CS_1_AAIF			0x00C0</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_2_MASK			0x0030</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_2_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_2_SPI			0x0010</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_2_DSP			0x0020</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_SPI_2_AAIF			0x0030</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_2_MASK			0x000C</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_2_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_2_UART0			0x0004</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_2_NFIF_CS			0x0008</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_2_AAIF			0x000C</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_1_MASK			0x0003</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_1_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_1_UART0			0x0001</span>
<span class="cp">#define U300_SYSCON_PMC1HR_APP_UART0_1_AAIF			0x0003</span>
<span class="cm">/* Padmux 2 control */</span>
<span class="cp">#define U300_SYSCON_PMC2R					0x100</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_0_MASK			0x00C0</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_0_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_0_EMIF_SDRAM			0x0040</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_0_MMC			0x0080</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_0_CDI2			0x00C0</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_1_MASK			0x0300</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_1_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_1_EMIF_SDRAM			0x0100</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_1_MMC			0x0200</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_1_CDI2			0x0300</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_2_MASK			0x0C00</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_2_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_2_EMIF_SDRAM			0x0400</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_2_MMC			0x0800</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_2_CDI2			0x0C00</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_3_MASK			0x3000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_3_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_3_EMIF_SDRAM			0x1000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_3_MMC			0x2000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_3_CDI2			0x3000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_4_MASK			0xC000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_4_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_4_EMIF_SDRAM			0x4000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_4_MMC			0x8000</span>
<span class="cp">#define U300_SYSCON_PMC2R_APP_MISC_4_ACC_GPIO			0xC000</span>
<span class="cm">/* TODO: More SYSCON registers missing */</span>
<span class="cp">#define U300_SYSCON_PMC3R					0x10C</span>
<span class="cp">#define U300_SYSCON_PMC3R_APP_MISC_11_MASK			0xC000</span>
<span class="cp">#define U300_SYSCON_PMC3R_APP_MISC_11_SPI			0x4000</span>
<span class="cp">#define U300_SYSCON_PMC3R_APP_MISC_10_MASK			0x3000</span>
<span class="cp">#define U300_SYSCON_PMC3R_APP_MISC_10_SPI			0x1000</span>
<span class="cm">/* TODO: Missing other configs */</span>
<span class="cp">#define U300_SYSCON_PMC4R					0x168</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_12_MASK			0x0003</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_12_APP_GPIO			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_13_MASK			0x000C</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_13_CDI			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_13_SMIA			0x0004</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_13_SMIA2			0x0008</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_13_APP_GPIO			0x000C</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_14_MASK			0x0030</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_14_CDI			0x0000</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_14_SMIA			0x0010</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_14_CDI2			0x0020</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_14_APP_GPIO			0x0030</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_16_MASK			0x0300</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_16_APP_GPIO_13		0x0000</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_16_APP_UART1_CTS		0x0100</span>
<span class="cp">#define U300_SYSCON_PMC4R_APP_MISC_16_EMIF_1_STATIC_CS5_N	0x0200</span>

<span class="cp">#define DRIVER_NAME &quot;pinctrl-u300&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * The DB3350 has 467 pads, I have enumerated the pads clockwise around the</span>
<span class="cm"> * edges of the silicon, finger by finger. LTCORNER upper left is pad 0.</span>
<span class="cm"> * Data taken from the PadRing chart, arranged like this:</span>
<span class="cm"> *</span>
<span class="cm"> *   0 ..... 104</span>
<span class="cm"> * 466        105</span>
<span class="cm"> *   .        .</span>
<span class="cm"> *   .        .</span>
<span class="cm"> * 358        224</span>
<span class="cm"> *  357 .... 225</span>
<span class="cm"> */</span>
<span class="cp">#define U300_NUM_PADS 467</span>

<span class="cm">/* Pad names for the pinmux subsystem */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pinctrl_pin_desc</span> <span class="n">u300_pads</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* Pads along the top edge of the chip */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 28&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;P PAD GND 28&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="s">&quot;PO SIM RST N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="s">&quot;VSSIO 25&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="s">&quot;VSSA ADDA ESDSUB&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="s">&quot;PWR VSSCOMMON&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="s">&quot;PI ADC I1 POS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="s">&quot;PI ADC I1 NEG&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="s">&quot;PWR VSSAD0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="s">&quot;PWR VCCAD0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="s">&quot;PI ADC Q1 NEG&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="s">&quot;PI ADC Q1 POS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="s">&quot;PWR VDDAD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="s">&quot;PWR GNDAD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="s">&quot;PI ADC I2 POS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="s">&quot;PI ADC I2 NEG&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="s">&quot;PWR VSSAD1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="s">&quot;PWR VCCAD1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="s">&quot;PI ADC Q2 NEG&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="s">&quot;PI ADC Q2 POS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="s">&quot;VSSA ADDA ESDSUB&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="s">&quot;PWR VCCGPAD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="s">&quot;PI TX POW&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="s">&quot;PWR VSSGPAD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="s">&quot;PO DAC I POS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span> <span class="s">&quot;PO DAC I NEG&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">26</span><span class="p">,</span> <span class="s">&quot;PO DAC Q POS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">27</span><span class="p">,</span> <span class="s">&quot;PO DAC Q NEG&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">28</span><span class="p">,</span> <span class="s">&quot;PWR VSSDA&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">29</span><span class="p">,</span> <span class="s">&quot;PWR VCCDA&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">30</span><span class="p">,</span> <span class="s">&quot;VSSA ADDA ESDSUB&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">31</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="s">&quot;PI PLL 26 FILTVDD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">33</span><span class="p">,</span> <span class="s">&quot;PI PLL 26 VCONT&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">34</span><span class="p">,</span> <span class="s">&quot;PWR AGNDPLL2V5 32 13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">35</span><span class="p">,</span> <span class="s">&quot;PWR AVDDPLL2V5 32 13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">36</span><span class="p">,</span> <span class="s">&quot;VDDA PLL ESD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">37</span><span class="p">,</span> <span class="s">&quot;VSSA PLL ESD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">38</span><span class="p">,</span> <span class="s">&quot;VSS PLL&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">39</span><span class="p">,</span> <span class="s">&quot;VDDC PLL&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">40</span><span class="p">,</span> <span class="s">&quot;PWR AGNDPLL2V5 26 60&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">41</span><span class="p">,</span> <span class="s">&quot;PWR AVDDPLL2V5 26 60&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">42</span><span class="p">,</span> <span class="s">&quot;PWR AVDDPLL2V5 26 208&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">43</span><span class="p">,</span> <span class="s">&quot;PWR AGNDPLL2V5 26 208&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">44</span><span class="p">,</span> <span class="s">&quot;PWR AVDDPLL2V5 13 208&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">45</span><span class="p">,</span> <span class="s">&quot;PWR AGNDPLL2V5 13 208&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">46</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">47</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">48</span><span class="p">,</span> <span class="s">&quot;PI POW RST N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">49</span><span class="p">,</span> <span class="s">&quot;VDDC IO&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">50</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 16&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">51</span><span class="p">,</span> <span class="s">&quot;PO RF WCDMA EN 4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">52</span><span class="p">,</span> <span class="s">&quot;PO RF WCDMA EN 3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">53</span><span class="p">,</span> <span class="s">&quot;PO RF WCDMA EN 2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">54</span><span class="p">,</span> <span class="s">&quot;PO RF WCDMA EN 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">55</span><span class="p">,</span> <span class="s">&quot;PO RF WCDMA EN 0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">56</span><span class="p">,</span> <span class="s">&quot;PO GSM PA ENABLE&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">57</span><span class="p">,</span> <span class="s">&quot;PO RF DATA STRB&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">58</span><span class="p">,</span> <span class="s">&quot;PO RF DATA2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">59</span><span class="p">,</span> <span class="s">&quot;PIO RF DATA1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">60</span><span class="p">,</span> <span class="s">&quot;PIO RF DATA0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">61</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">62</span><span class="p">,</span> <span class="s">&quot;P PAD GND 11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">63</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 16&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">64</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 18&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">65</span><span class="p">,</span> <span class="s">&quot;PO RF CTRL STRB2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">66</span><span class="p">,</span> <span class="s">&quot;PO RF CTRL STRB1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">67</span><span class="p">,</span> <span class="s">&quot;PO RF CTRL STRB0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">68</span><span class="p">,</span> <span class="s">&quot;PIO RF CTRL DATA&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">69</span><span class="p">,</span> <span class="s">&quot;PO RF CTRL CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">70</span><span class="p">,</span> <span class="s">&quot;PO TX ADC STRB&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">71</span><span class="p">,</span> <span class="s">&quot;PO ANT SW 2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">72</span><span class="p">,</span> <span class="s">&quot;PO ANT SW 3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">73</span><span class="p">,</span> <span class="s">&quot;PO ANT SW 0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">74</span><span class="p">,</span> <span class="s">&quot;PO ANT SW 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">75</span><span class="p">,</span> <span class="s">&quot;PO M CLKRQ&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">76</span><span class="p">,</span> <span class="s">&quot;PI M CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">77</span><span class="p">,</span> <span class="s">&quot;PI RTC CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">78</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 8&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">79</span><span class="p">,</span> <span class="s">&quot;P PAD GND 8&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">80</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">81</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">82</span><span class="p">,</span> <span class="s">&quot;PO SYS 1 CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">83</span><span class="p">,</span> <span class="s">&quot;PO SYS 2 CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">84</span><span class="p">,</span> <span class="s">&quot;PO SYS 0 CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">85</span><span class="p">,</span> <span class="s">&quot;PI SYS 0 CLKRQ&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">86</span><span class="p">,</span> <span class="s">&quot;PO PWR MNGT CTRL 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">87</span><span class="p">,</span> <span class="s">&quot;PO PWR MNGT CTRL 0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">88</span><span class="p">,</span> <span class="s">&quot;PO RESOUT2 RST N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">89</span><span class="p">,</span> <span class="s">&quot;PO RESOUT1 RST N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">90</span><span class="p">,</span> <span class="s">&quot;PO RESOUT0 RST N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">91</span><span class="p">,</span> <span class="s">&quot;PI SERVICE N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">92</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 29&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">93</span><span class="p">,</span> <span class="s">&quot;P PAD GND 29&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">94</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 8&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">95</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 8&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">96</span><span class="p">,</span> <span class="s">&quot;PI EXT IRQ1 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">97</span><span class="p">,</span> <span class="s">&quot;PI EXT IRQ0 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">98</span><span class="p">,</span> <span class="s">&quot;PIO DC ON&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">99</span><span class="p">,</span> <span class="s">&quot;PIO ACC APP I2C DATA&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">100</span><span class="p">,</span> <span class="s">&quot;PIO ACC APP I2C CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">101</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">102</span><span class="p">,</span> <span class="s">&quot;P PAD GND 12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">103</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">104</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 14&quot;</span><span class="p">),</span>
	<span class="cm">/* Pads along the right edge of the chip */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">105</span><span class="p">,</span> <span class="s">&quot;PIO APP I2C1 DATA&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">106</span><span class="p">,</span> <span class="s">&quot;PIO APP I2C1 CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">107</span><span class="p">,</span> <span class="s">&quot;PO KEY OUT0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">108</span><span class="p">,</span> <span class="s">&quot;PO KEY OUT1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">109</span><span class="p">,</span> <span class="s">&quot;PO KEY OUT2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">110</span><span class="p">,</span> <span class="s">&quot;PO KEY OUT3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">111</span><span class="p">,</span> <span class="s">&quot;PO KEY OUT4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">112</span><span class="p">,</span> <span class="s">&quot;PI KEY IN0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">113</span><span class="p">,</span> <span class="s">&quot;PI KEY IN1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">114</span><span class="p">,</span> <span class="s">&quot;PI KEY IN2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">115</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">116</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">117</span><span class="p">,</span> <span class="s">&quot;P PAD GND 13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">118</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">119</span><span class="p">,</span> <span class="s">&quot;PI KEY IN3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">120</span><span class="p">,</span> <span class="s">&quot;PI KEY IN4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">121</span><span class="p">,</span> <span class="s">&quot;PI KEY IN5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">122</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S1 DATA B&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">123</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S1 DATA A&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">124</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S1 WS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">125</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S1 CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">126</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S0 DATA B&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S0 DATA A&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">128</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S0 WS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">129</span><span class="p">,</span> <span class="s">&quot;PIO APP PCM I2S0 CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">130</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 17&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">131</span><span class="p">,</span> <span class="s">&quot;P PAD GND 17&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">132</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 19&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">133</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 19&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">134</span><span class="p">,</span> <span class="s">&quot;UART0 RTS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">135</span><span class="p">,</span> <span class="s">&quot;UART0 CTS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">136</span><span class="p">,</span> <span class="s">&quot;UART0 TX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">137</span><span class="p">,</span> <span class="s">&quot;UART0 RX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">138</span><span class="p">,</span> <span class="s">&quot;PIO ACC SPI DO&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">139</span><span class="p">,</span> <span class="s">&quot;PIO ACC SPI DI&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">140</span><span class="p">,</span> <span class="s">&quot;PIO ACC SPI CS0 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">141</span><span class="p">,</span> <span class="s">&quot;PIO ACC SPI CS1 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">142</span><span class="p">,</span> <span class="s">&quot;PIO ACC SPI CS2 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">143</span><span class="p">,</span> <span class="s">&quot;PIO ACC SPI CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">144</span><span class="p">,</span> <span class="s">&quot;PO PDI EXT RST N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">145</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 22&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">146</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 22&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">147</span><span class="p">,</span> <span class="s">&quot;P PAD GND 18&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">148</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 18&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">149</span><span class="p">,</span> <span class="s">&quot;PIO PDI C0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">150</span><span class="p">,</span> <span class="s">&quot;PIO PDI C1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">151</span><span class="p">,</span> <span class="s">&quot;PIO PDI C2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">152</span><span class="p">,</span> <span class="s">&quot;PIO PDI C3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">153</span><span class="p">,</span> <span class="s">&quot;PIO PDI C4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">154</span><span class="p">,</span> <span class="s">&quot;PIO PDI C5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">155</span><span class="p">,</span> <span class="s">&quot;PIO PDI D0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">156</span><span class="p">,</span> <span class="s">&quot;PIO PDI D1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">157</span><span class="p">,</span> <span class="s">&quot;PIO PDI D2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">158</span><span class="p">,</span> <span class="s">&quot;PIO PDI D3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">159</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 21&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">160</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 21&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">161</span><span class="p">,</span> <span class="s">&quot;PIO PDI D4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">162</span><span class="p">,</span> <span class="s">&quot;PIO PDI D5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">163</span><span class="p">,</span> <span class="s">&quot;PIO PDI D6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">164</span><span class="p">,</span> <span class="s">&quot;PIO PDI D7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">165</span><span class="p">,</span> <span class="s">&quot;PIO MS INS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">166</span><span class="p">,</span> <span class="s">&quot;MMC DATA DIR LS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">167</span><span class="p">,</span> <span class="s">&quot;MMC DATA 3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">168</span><span class="p">,</span> <span class="s">&quot;MMC DATA 2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">169</span><span class="p">,</span> <span class="s">&quot;MMC DATA 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">170</span><span class="p">,</span> <span class="s">&quot;MMC DATA 0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">171</span><span class="p">,</span> <span class="s">&quot;MMC CMD DIR LS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">172</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 27&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">173</span><span class="p">,</span> <span class="s">&quot;P PAD GND 27&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">174</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 20&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">175</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 20&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">176</span><span class="p">,</span> <span class="s">&quot;MMC CMD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">177</span><span class="p">,</span> <span class="s">&quot;MMC CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">178</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">179</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">180</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">181</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 25&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">182</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 24&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">183</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 23&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">184</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 22&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">185</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 21&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">186</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 20&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">187</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 19&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">188</span><span class="p">,</span> <span class="s">&quot;P PAD GND 19&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">189</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 23&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">190</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 23&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">191</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 19&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">192</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 18&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">193</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 17&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">194</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 16&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">195</span><span class="p">,</span> <span class="s">&quot;PI CI D1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">196</span><span class="p">,</span> <span class="s">&quot;PI CI D0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">197</span><span class="p">,</span> <span class="s">&quot;PI CI HSYNC&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">198</span><span class="p">,</span> <span class="s">&quot;PI CI VSYNC&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">199</span><span class="p">,</span> <span class="s">&quot;PI CI EXT CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">200</span><span class="p">,</span> <span class="s">&quot;PO CI EXT RST N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">201</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 43&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">202</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 43&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">203</span><span class="p">,</span> <span class="s">&quot;PI CI D6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">204</span><span class="p">,</span> <span class="s">&quot;PI CI D7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">205</span><span class="p">,</span> <span class="s">&quot;PI CI D2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">206</span><span class="p">,</span> <span class="s">&quot;PI CI D3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">207</span><span class="p">,</span> <span class="s">&quot;PI CI D4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">208</span><span class="p">,</span> <span class="s">&quot;PI CI D5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">209</span><span class="p">,</span> <span class="s">&quot;PI CI D8&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">210</span><span class="p">,</span> <span class="s">&quot;PI CI D9&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">211</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 20&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">212</span><span class="p">,</span> <span class="s">&quot;P PAD GND 20&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">213</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 24&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">214</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 24&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">215</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 26&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">216</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A26&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">217</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A25&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">218</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 26&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">219</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A24&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">220</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A23&quot;</span><span class="p">),</span>
	<span class="cm">/* Pads along the bottom edge of the chip */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">221</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A22&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">222</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A21&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">223</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 21&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">224</span><span class="p">,</span> <span class="s">&quot;P PAD GND 21&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">225</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 27&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">226</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 27&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">227</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A20&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">228</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A19&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">229</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A18&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">230</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A17&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">231</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 28&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">232</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 28&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">233</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A16&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">234</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">235</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">236</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">237</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 22&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">238</span><span class="p">,</span> <span class="s">&quot;P PAD GND 22&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">239</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 29&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">240</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 29&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">241</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">242</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">243</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">244</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">245</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 30&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">246</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 30&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">247</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">248</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">249</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">250</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D10&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">251</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 31&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">252</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 31&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">253</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A10&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">254</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D09&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">255</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A09&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">256</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 32&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">257</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 32&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">258</span><span class="p">,</span> <span class="s">&quot;P PAD GND 24&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">259</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 24&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">260</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D08&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">261</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A08&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">262</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D07&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">263</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A07&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">264</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 33&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">265</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 33&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">266</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D06&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">267</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A06&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">268</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D05&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">269</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A05&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">270</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 34&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">271</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 34&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">272</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D04&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">273</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A04&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">274</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D03&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">275</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A03&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">276</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 35&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">277</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 35&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">278</span><span class="p">,</span> <span class="s">&quot;P PAD GND 23&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">279</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 23&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">280</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D02&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">281</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A02&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">282</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D01&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">283</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 A01&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">284</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 36&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">285</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 36&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">286</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 D00&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">287</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 BE1 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">288</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 BE0 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">289</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 ADV N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">290</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 37&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">291</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 37&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">292</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 SD CKE0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">293</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 OE N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">294</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 WE N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">295</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 38&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">296</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 38&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">297</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">298</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 1 SD CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">299</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 45 (not bonded)&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">300</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 42&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">301</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 42&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">302</span><span class="p">,</span> <span class="s">&quot;P PAD GND 31&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">303</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 31&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">304</span><span class="p">,</span> <span class="s">&quot;PI EMIF 1 RET CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">305</span><span class="p">,</span> <span class="s">&quot;PI EMIF 1 WAIT N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">306</span><span class="p">,</span> <span class="s">&quot;PI EMIF 1 NFIF READY&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">307</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 SD CKE1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">308</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 CS3 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">309</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 25&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">310</span><span class="p">,</span> <span class="s">&quot;P PAD GND 25&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">311</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 39&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">312</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 39&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">313</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 CS2 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">314</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 CS1 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">315</span><span class="p">,</span> <span class="s">&quot;PO EMIF 1 CS0 N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">316</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">317</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">318</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">319</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 30&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">320</span><span class="p">,</span> <span class="s">&quot;P PAD GND 30&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">321</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 44&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">322</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 44&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">323</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">324</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">325</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">326</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">327</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE PKT7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">328</span><span class="p">,</span> <span class="s">&quot;PO ETM PIPE STAT0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">329</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 26&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">330</span><span class="p">,</span> <span class="s">&quot;P PAD GND 26&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">331</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 40&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">332</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 40&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">333</span><span class="p">,</span> <span class="s">&quot;PO ETM PIPE STAT1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">334</span><span class="p">,</span> <span class="s">&quot;PO ETM PIPE STAT2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">335</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">336</span><span class="p">,</span> <span class="s">&quot;PO ETM TRACE SYNC&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">337</span><span class="p">,</span> <span class="s">&quot;PIO ACC GPIO 33&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">338</span><span class="p">,</span> <span class="s">&quot;PIO ACC GPIO 32&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">339</span><span class="p">,</span> <span class="s">&quot;PIO ACC GPIO 30&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">340</span><span class="p">,</span> <span class="s">&quot;PIO ACC GPIO 29&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">341</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 17&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">342</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 17&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">343</span><span class="p">,</span> <span class="s">&quot;P PAD GND 15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">344</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">345</span><span class="p">,</span> <span class="s">&quot;PIO ACC GPIO 28&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">346</span><span class="p">,</span> <span class="s">&quot;PIO ACC GPIO 27&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">347</span><span class="p">,</span> <span class="s">&quot;PIO ACC GPIO 16&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">348</span><span class="p">,</span> <span class="s">&quot;PI TAP TMS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">349</span><span class="p">,</span> <span class="s">&quot;PI TAP TDI&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">350</span><span class="p">,</span> <span class="s">&quot;PO TAP TDO&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">351</span><span class="p">,</span> <span class="s">&quot;PI TAP RST N&quot;</span><span class="p">),</span>
	<span class="cm">/* Pads along the left edge of the chip */</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">352</span><span class="p">,</span> <span class="s">&quot;PI EMU MODE 0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">353</span><span class="p">,</span> <span class="s">&quot;PO TAP RET CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">354</span><span class="p">,</span> <span class="s">&quot;PI TAP CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">355</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 SD CS N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">356</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 SD CAS N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">357</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 SD WE N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">358</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">359</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">360</span><span class="p">,</span> <span class="s">&quot;P PAD GND 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">361</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">362</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 SD CKE&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">363</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 SD DQML&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">364</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 SD DQMU&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">365</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 SD RAS N&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">366</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">367</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A15&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">368</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">369</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A14&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">370</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">371</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A13&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">372</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">373</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">374</span><span class="p">,</span> <span class="s">&quot;P PAD GND 2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">375</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">376</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">377</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A12&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">378</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">379</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A11&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">380</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D10&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">381</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A10&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">382</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D09&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">383</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A09&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">384</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D08&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">385</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A08&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">386</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D07&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">387</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A07&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">388</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">389</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">390</span><span class="p">,</span> <span class="s">&quot;P PAD GND 3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">391</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">392</span><span class="p">,</span> <span class="s">&quot;PO EFUSE RDOUT1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">393</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D06&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">394</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A06&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">395</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D05&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">396</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A05&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">397</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D04&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">398</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A04&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">399</span><span class="p">,</span> <span class="s">&quot;A PADS/A VDDCO1v82v5 GND 80U SF LIN VDDCO AF&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">400</span><span class="p">,</span> <span class="s">&quot;PWR VDDCO AF&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">401</span><span class="p">,</span> <span class="s">&quot;PWR EFUSE HV1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">402</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">403</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">404</span><span class="p">,</span> <span class="s">&quot;P PAD GND 4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">405</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 4&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">406</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D03&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">407</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A03&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">408</span><span class="p">,</span> <span class="s">&quot;PWR EFUSE HV2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">409</span><span class="p">,</span> <span class="s">&quot;PWR EFUSE HV3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">410</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D02&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">411</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A02&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">412</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D01&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">413</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">414</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">415</span><span class="p">,</span> <span class="s">&quot;P PAD GND 5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">416</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 5&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">417</span><span class="p">,</span> <span class="s">&quot;PO EMIF 0 A01&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">418</span><span class="p">,</span> <span class="s">&quot;PIO EMIF 0 D00&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">419</span><span class="p">,</span> <span class="s">&quot;IF 0 SD CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">420</span><span class="p">,</span> <span class="s">&quot;APP SPI CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">421</span><span class="p">,</span> <span class="s">&quot;APP SPI DO&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">422</span><span class="p">,</span> <span class="s">&quot;APP SPI DI&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">423</span><span class="p">,</span> <span class="s">&quot;APP SPI CS0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">424</span><span class="p">,</span> <span class="s">&quot;APP SPI CS1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">425</span><span class="p">,</span> <span class="s">&quot;APP SPI CS2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">426</span><span class="p">,</span> <span class="s">&quot;PIO APP GPIO 10&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">427</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 41&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">428</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 41&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">429</span><span class="p">,</span> <span class="s">&quot;P PAD GND 6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">430</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">431</span><span class="p">,</span> <span class="s">&quot;PIO ACC SDIO0 CMD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">432</span><span class="p">,</span> <span class="s">&quot;PIO ACC SDIO0 CK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">433</span><span class="p">,</span> <span class="s">&quot;PIO ACC SDIO0 D3&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">434</span><span class="p">,</span> <span class="s">&quot;PIO ACC SDIO0 D2&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">435</span><span class="p">,</span> <span class="s">&quot;PIO ACC SDIO0 D1&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">436</span><span class="p">,</span> <span class="s">&quot;PIO ACC SDIO0 D0&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">437</span><span class="p">,</span> <span class="s">&quot;PIO USB PU&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">438</span><span class="p">,</span> <span class="s">&quot;PIO USB SP&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">439</span><span class="p">,</span> <span class="s">&quot;PIO USB DAT VP&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">440</span><span class="p">,</span> <span class="s">&quot;PIO USB SE0 VM&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">441</span><span class="p">,</span> <span class="s">&quot;PIO USB OE&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">442</span><span class="p">,</span> <span class="s">&quot;PIO USB SUSP&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">443</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">444</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 6&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">445</span><span class="p">,</span> <span class="s">&quot;PIO USB PUEN&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">446</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART0 RX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">447</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART0 TX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">448</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART0 CTS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">449</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART0 RTS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">450</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART3 RX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">451</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART3 TX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">452</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART3 CTS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">453</span><span class="p">,</span> <span class="s">&quot;PIO ACC UART3 RTS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">454</span><span class="p">,</span> <span class="s">&quot;PIO ACC IRDA TX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">455</span><span class="p">,</span> <span class="s">&quot;P PAD VDDIO 7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">456</span><span class="p">,</span> <span class="s">&quot;P PAD VSSIO 7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">457</span><span class="p">,</span> <span class="s">&quot;P PAD GND 7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">458</span><span class="p">,</span> <span class="s">&quot;P PAD VDD 7&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">459</span><span class="p">,</span> <span class="s">&quot;PIO ACC IRDA RX&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">460</span><span class="p">,</span> <span class="s">&quot;PIO ACC PCM I2S CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">461</span><span class="p">,</span> <span class="s">&quot;PIO ACC PCM I2S WS&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">462</span><span class="p">,</span> <span class="s">&quot;PIO ACC PCM I2S DATA A&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">463</span><span class="p">,</span> <span class="s">&quot;PIO ACC PCM I2S DATA B&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">464</span><span class="p">,</span> <span class="s">&quot;PO SIM CLK&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">465</span><span class="p">,</span> <span class="s">&quot;PIO ACC IRDA SD&quot;</span><span class="p">),</span>
	<span class="n">PINCTRL_PIN</span><span class="p">(</span><span class="mi">466</span><span class="p">,</span> <span class="s">&quot;PIO SIM DATA&quot;</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * @dev: a pointer back to containing device</span>
<span class="cm"> * @virtbase: the offset to the controller in virtual memory</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">u300_pmx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">phybase</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">physize</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">virtbase</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * u300_pmx_registers - the array of registers read/written for each pinmux</span>
<span class="cm"> * shunt setting</span>
<span class="cm"> */</span>
<span class="k">const</span> <span class="n">u32</span> <span class="n">u300_pmx_registers</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">U300_SYSCON_PMC1LR</span><span class="p">,</span>
	<span class="n">U300_SYSCON_PMC1HR</span><span class="p">,</span>
	<span class="n">U300_SYSCON_PMC2R</span><span class="p">,</span>
	<span class="n">U300_SYSCON_PMC3R</span><span class="p">,</span>
	<span class="n">U300_SYSCON_PMC4R</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct u300_pin_group - describes a U300 pin group</span>
<span class="cm"> * @name: the name of this specific pin group</span>
<span class="cm"> * @pins: an array of discrete physical pins used in this group, taken</span>
<span class="cm"> *	from the driver-local pin enumeration space</span>
<span class="cm"> * @num_pins: the number of pins in this group array, i.e. the number of</span>
<span class="cm"> *	elements in .pins so we can iterate over that array</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">u300_pin_group</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">pins</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="n">num_pins</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct pmx_onmask - mask bits to enable/disable padmux</span>
<span class="cm"> * @mask: mask bits to disable</span>
<span class="cm"> * @val: mask bits to enable</span>
<span class="cm"> *</span>
<span class="cm"> * onmask lazy dog:</span>
<span class="cm"> * onmask = {</span>
<span class="cm"> *   {&quot;PMC1LR&quot; mask, &quot;PMC1LR&quot; value},</span>
<span class="cm"> *   {&quot;PMC1HR&quot; mask, &quot;PMC1HR&quot; value},</span>
<span class="cm"> *   {&quot;PMC2R&quot;  mask, &quot;PMC2R&quot;  value},</span>
<span class="cm"> *   {&quot;PMC3R&quot;  mask, &quot;PMC3R&quot;  value},</span>
<span class="cm"> *   {&quot;PMC4R&quot;  mask, &quot;PMC4R&quot;  value}</span>
<span class="cm"> * }</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bits</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* The chip power pins are VDD, GND, VDDIO and VSSIO */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">power_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span>
	<span class="mi">64</span><span class="p">,</span> <span class="mi">78</span><span class="p">,</span> <span class="mi">79</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span><span class="p">,</span> <span class="mi">101</span><span class="p">,</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">103</span><span class="p">,</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">115</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">117</span><span class="p">,</span>
	<span class="mi">118</span><span class="p">,</span> <span class="mi">130</span><span class="p">,</span> <span class="mi">131</span><span class="p">,</span> <span class="mi">132</span><span class="p">,</span> <span class="mi">133</span><span class="p">,</span> <span class="mi">145</span><span class="p">,</span> <span class="mi">146</span><span class="p">,</span> <span class="mi">147</span><span class="p">,</span> <span class="mi">148</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span> <span class="mi">160</span><span class="p">,</span> <span class="mi">172</span><span class="p">,</span> <span class="mi">173</span><span class="p">,</span> <span class="mi">174</span><span class="p">,</span>
	<span class="mi">175</span><span class="p">,</span> <span class="mi">187</span><span class="p">,</span> <span class="mi">188</span><span class="p">,</span> <span class="mi">189</span><span class="p">,</span> <span class="mi">190</span><span class="p">,</span> <span class="mi">201</span><span class="p">,</span> <span class="mi">202</span><span class="p">,</span> <span class="mi">211</span><span class="p">,</span> <span class="mi">212</span><span class="p">,</span> <span class="mi">213</span><span class="p">,</span> <span class="mi">214</span><span class="p">,</span> <span class="mi">215</span><span class="p">,</span> <span class="mi">218</span><span class="p">,</span> <span class="mi">223</span><span class="p">,</span>
	<span class="mi">224</span><span class="p">,</span> <span class="mi">225</span><span class="p">,</span> <span class="mi">226</span><span class="p">,</span> <span class="mi">231</span><span class="p">,</span> <span class="mi">232</span><span class="p">,</span> <span class="mi">237</span><span class="p">,</span> <span class="mi">238</span><span class="p">,</span> <span class="mi">239</span><span class="p">,</span> <span class="mi">240</span><span class="p">,</span> <span class="mi">245</span><span class="p">,</span> <span class="mi">246</span><span class="p">,</span> <span class="mi">251</span><span class="p">,</span> <span class="mi">252</span><span class="p">,</span> <span class="mi">256</span><span class="p">,</span>
	<span class="mi">257</span><span class="p">,</span> <span class="mi">258</span><span class="p">,</span> <span class="mi">259</span><span class="p">,</span> <span class="mi">264</span><span class="p">,</span> <span class="mi">265</span><span class="p">,</span> <span class="mi">270</span><span class="p">,</span> <span class="mi">271</span><span class="p">,</span> <span class="mi">276</span><span class="p">,</span> <span class="mi">277</span><span class="p">,</span> <span class="mi">278</span><span class="p">,</span> <span class="mi">279</span><span class="p">,</span> <span class="mi">284</span><span class="p">,</span> <span class="mi">285</span><span class="p">,</span> <span class="mi">290</span><span class="p">,</span>
	<span class="mi">291</span><span class="p">,</span> <span class="mi">295</span><span class="p">,</span> <span class="mi">296</span><span class="p">,</span> <span class="mi">299</span><span class="p">,</span> <span class="mi">300</span><span class="p">,</span> <span class="mi">301</span><span class="p">,</span> <span class="mi">302</span><span class="p">,</span> <span class="mi">303</span><span class="p">,</span> <span class="mi">309</span><span class="p">,</span> <span class="mi">310</span><span class="p">,</span> <span class="mi">311</span><span class="p">,</span> <span class="mi">312</span><span class="p">,</span> <span class="mi">319</span><span class="p">,</span> <span class="mi">320</span><span class="p">,</span>
	<span class="mi">321</span><span class="p">,</span> <span class="mi">322</span><span class="p">,</span> <span class="mi">329</span><span class="p">,</span> <span class="mi">330</span><span class="p">,</span> <span class="mi">331</span><span class="p">,</span> <span class="mi">332</span><span class="p">,</span> <span class="mi">341</span><span class="p">,</span> <span class="mi">342</span><span class="p">,</span> <span class="mi">343</span><span class="p">,</span> <span class="mi">344</span><span class="p">,</span> <span class="mi">358</span><span class="p">,</span> <span class="mi">359</span><span class="p">,</span> <span class="mi">360</span><span class="p">,</span> <span class="mi">361</span><span class="p">,</span>
	<span class="mi">372</span><span class="p">,</span> <span class="mi">373</span><span class="p">,</span> <span class="mi">374</span><span class="p">,</span> <span class="mi">375</span><span class="p">,</span> <span class="mi">388</span><span class="p">,</span> <span class="mi">389</span><span class="p">,</span> <span class="mi">390</span><span class="p">,</span> <span class="mi">391</span><span class="p">,</span> <span class="mi">402</span><span class="p">,</span> <span class="mi">403</span><span class="p">,</span> <span class="mi">404</span><span class="p">,</span> <span class="mi">405</span><span class="p">,</span> <span class="mi">413</span><span class="p">,</span> <span class="mi">414</span><span class="p">,</span>
	<span class="mi">415</span><span class="p">,</span> <span class="mi">416</span><span class="p">,</span> <span class="mi">427</span><span class="p">,</span> <span class="mi">428</span><span class="p">,</span> <span class="mi">429</span><span class="p">,</span> <span class="mi">430</span><span class="p">,</span> <span class="mi">443</span><span class="p">,</span> <span class="mi">444</span><span class="p">,</span> <span class="mi">455</span><span class="p">,</span> <span class="mi">456</span><span class="p">,</span> <span class="mi">457</span><span class="p">,</span> <span class="mi">458</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">emif0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">355</span><span class="p">,</span> <span class="mi">356</span><span class="p">,</span> <span class="mi">357</span><span class="p">,</span> <span class="mi">362</span><span class="p">,</span> <span class="mi">363</span><span class="p">,</span> <span class="mi">364</span><span class="p">,</span> <span class="mi">365</span><span class="p">,</span> <span class="mi">366</span><span class="p">,</span>
	<span class="mi">367</span><span class="p">,</span> <span class="mi">368</span><span class="p">,</span> <span class="mi">369</span><span class="p">,</span> <span class="mi">370</span><span class="p">,</span> <span class="mi">371</span><span class="p">,</span> <span class="mi">376</span><span class="p">,</span> <span class="mi">377</span><span class="p">,</span> <span class="mi">378</span><span class="p">,</span> <span class="mi">379</span><span class="p">,</span> <span class="mi">380</span><span class="p">,</span> <span class="mi">381</span><span class="p">,</span> <span class="mi">382</span><span class="p">,</span> <span class="mi">383</span><span class="p">,</span> <span class="mi">384</span><span class="p">,</span>
	<span class="mi">385</span><span class="p">,</span> <span class="mi">386</span><span class="p">,</span> <span class="mi">387</span><span class="p">,</span> <span class="mi">393</span><span class="p">,</span> <span class="mi">394</span><span class="p">,</span> <span class="mi">395</span><span class="p">,</span> <span class="mi">396</span><span class="p">,</span> <span class="mi">397</span><span class="p">,</span> <span class="mi">398</span><span class="p">,</span> <span class="mi">406</span><span class="p">,</span> <span class="mi">407</span><span class="p">,</span> <span class="mi">410</span><span class="p">,</span> <span class="mi">411</span><span class="p">,</span> <span class="mi">412</span><span class="p">,</span>
	<span class="mi">417</span><span class="p">,</span> <span class="mi">418</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">emif1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">216</span><span class="p">,</span> <span class="mi">217</span><span class="p">,</span> <span class="mi">219</span><span class="p">,</span> <span class="mi">220</span><span class="p">,</span> <span class="mi">221</span><span class="p">,</span> <span class="mi">222</span><span class="p">,</span> <span class="mi">227</span><span class="p">,</span> <span class="mi">228</span><span class="p">,</span>
	<span class="mi">229</span><span class="p">,</span> <span class="mi">230</span><span class="p">,</span> <span class="mi">233</span><span class="p">,</span> <span class="mi">234</span><span class="p">,</span> <span class="mi">235</span><span class="p">,</span> <span class="mi">236</span><span class="p">,</span> <span class="mi">241</span><span class="p">,</span> <span class="mi">242</span><span class="p">,</span> <span class="mi">243</span><span class="p">,</span> <span class="mi">244</span><span class="p">,</span> <span class="mi">247</span><span class="p">,</span> <span class="mi">248</span><span class="p">,</span> <span class="mi">249</span><span class="p">,</span> <span class="mi">250</span><span class="p">,</span>
	<span class="mi">253</span><span class="p">,</span> <span class="mi">254</span><span class="p">,</span> <span class="mi">255</span><span class="p">,</span> <span class="mi">260</span><span class="p">,</span> <span class="mi">261</span><span class="p">,</span> <span class="mi">262</span><span class="p">,</span> <span class="mi">263</span><span class="p">,</span> <span class="mi">266</span><span class="p">,</span> <span class="mi">267</span><span class="p">,</span> <span class="mi">268</span><span class="p">,</span> <span class="mi">269</span><span class="p">,</span> <span class="mi">272</span><span class="p">,</span> <span class="mi">273</span><span class="p">,</span> <span class="mi">274</span><span class="p">,</span>
	<span class="mi">275</span><span class="p">,</span> <span class="mi">280</span><span class="p">,</span> <span class="mi">281</span><span class="p">,</span> <span class="mi">282</span><span class="p">,</span> <span class="mi">283</span><span class="p">,</span> <span class="mi">286</span><span class="p">,</span> <span class="mi">287</span><span class="p">,</span> <span class="mi">288</span><span class="p">,</span> <span class="mi">289</span><span class="p">,</span> <span class="mi">292</span><span class="p">,</span> <span class="mi">293</span><span class="p">,</span> <span class="mi">294</span><span class="p">,</span> <span class="mi">297</span><span class="p">,</span> <span class="mi">298</span><span class="p">,</span>
	<span class="mi">304</span><span class="p">,</span> <span class="mi">305</span><span class="p">,</span> <span class="mi">306</span><span class="p">,</span> <span class="mi">307</span><span class="p">,</span> <span class="mi">308</span><span class="p">,</span> <span class="mi">313</span><span class="p">,</span> <span class="mi">314</span><span class="p">,</span> <span class="mi">315</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">134</span><span class="p">,</span> <span class="mi">135</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">137</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">mmc0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">166</span><span class="p">,</span> <span class="mi">167</span><span class="p">,</span> <span class="mi">168</span><span class="p">,</span> <span class="mi">169</span><span class="p">,</span> <span class="mi">170</span><span class="p">,</span> <span class="mi">171</span><span class="p">,</span> <span class="mi">176</span><span class="p">,</span> <span class="mi">177</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spi0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">420</span><span class="p">,</span> <span class="mi">421</span><span class="p">,</span> <span class="mi">422</span><span class="p">,</span> <span class="mi">423</span><span class="p">,</span> <span class="mi">424</span><span class="p">,</span> <span class="mi">425</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="n">emif0_mask</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="n">emif1_mask</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * This connects the SDRAM to CS2 and a NAND flash to</span>
<span class="cm">	 * CS0 on the EMIF.</span>
<span class="cm">	 */</span>
	<span class="p">{</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_CS2_MASK</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_CS1_MASK</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_CS0_MASK</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_MASK</span><span class="p">,</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_CS2_SDRAM</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_CS1_STATIC</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_CS0_NFIF</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1LR_EMIF_1_SDRAM0</span>
	<span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="n">uart0_mask</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_UART0_1_MASK</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_UART0_2_MASK</span><span class="p">,</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_UART0_1_UART0</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_UART0_2_UART0</span>
	<span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="n">mmc0_mask</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">U300_SYSCON_PMC1LR_MMCSD_MASK</span><span class="p">,</span> <span class="n">U300_SYSCON_PMC1LR_MMCSD_MMCSD</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="n">U300_SYSCON_PMC4R_APP_MISC_12_MASK</span><span class="p">,</span>
	  <span class="n">U300_SYSCON_PMC4R_APP_MISC_12_APP_GPIO</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="n">spi0_mask</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_SPI_2_MASK</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_SPI_CS_1_MASK</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_SPI_CS_2_MASK</span><span class="p">,</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_SPI_2_SPI</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_SPI_CS_1_SPI</span> <span class="o">|</span>
		<span class="n">U300_SYSCON_PMC1HR_APP_SPI_CS_2_SPI</span>
	<span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pin_group</span> <span class="n">u300_pin_groups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;powergrp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">power_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">power_pins</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emif0grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">emif0_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emif0_pins</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emif1grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">emif1_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emif1_pins</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart0_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_pins</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mmc0grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mmc0_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mmc0_pins</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi0grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">spi0_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_pins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spi0_pins</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">u300_get_groups_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u300_pin_groups</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">u300_get_group_name</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">u300_pin_groups</span><span class="p">[</span><span class="n">selector</span><span class="p">].</span><span class="n">name</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">u300_get_group_pins</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">,</span>
			       <span class="k">const</span> <span class="kt">unsigned</span> <span class="o">**</span><span class="n">pins</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="o">*</span><span class="n">num_pins</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">pins</span> <span class="o">=</span> <span class="n">u300_pin_groups</span><span class="p">[</span><span class="n">selector</span><span class="p">].</span><span class="n">pins</span><span class="p">;</span>
	<span class="o">*</span><span class="n">num_pins</span> <span class="o">=</span> <span class="n">u300_pin_groups</span><span class="p">[</span><span class="n">selector</span><span class="p">].</span><span class="n">num_pins</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">u300_pin_dbg_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">s</span><span class="p">,</span>
		   <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="s">&quot; &quot;</span> <span class="n">DRIVER_NAME</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinctrl_ops</span> <span class="n">u300_pctrl_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_groups_count</span> <span class="o">=</span> <span class="n">u300_get_groups_count</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_group_name</span> <span class="o">=</span> <span class="n">u300_get_group_name</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_group_pins</span> <span class="o">=</span> <span class="n">u300_get_group_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pin_dbg_show</span> <span class="o">=</span> <span class="n">u300_pin_dbg_show</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Here we define the available functions and their corresponding pin groups</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * struct u300_pmx_func - describes U300 pinmux functions</span>
<span class="cm"> * @name: the name of this specific function</span>
<span class="cm"> * @groups: corresponding pin groups</span>
<span class="cm"> * @onmask: bits to set to enable this when doing pin muxing</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">u300_pmx_func</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="o">*</span><span class="n">groups</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="n">num_groups</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="o">*</span><span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">powergrps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;powergrp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">emif0grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;emif0grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">emif1grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;emif1grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">uart0grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart0grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">mmc0grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mmc0grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">spi0grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;spi0grp&quot;</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_func</span> <span class="n">u300_pmx_functions</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;power&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">powergrps</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_groups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">powergrps</span><span class="p">),</span>
		<span class="cm">/* Mask is N/A */</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emif0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">emif0grps</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_groups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emif0grps</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">emif0_mask</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emif1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">emif1grps</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_groups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emif1grps</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">emif1_mask</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart0grps</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_groups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0grps</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">uart0_mask</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mmc0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">mmc0grps</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_groups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mmc0grps</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">mmc0_mask</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spi0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">spi0grps</span><span class="p">,</span>
		<span class="p">.</span><span class="n">num_groups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spi0grps</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">spi0_mask</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">u300_pmx_endisable</span><span class="p">(</span><span class="k">struct</span> <span class="n">u300_pmx</span> <span class="o">*</span><span class="n">upmx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">,</span>
			       <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">regval</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">u300_pmx_mask</span> <span class="o">*</span><span class="n">upmx_mask</span><span class="p">;</span>

	<span class="n">upmx_mask</span> <span class="o">=</span> <span class="n">u300_pmx_functions</span><span class="p">[</span><span class="n">selector</span><span class="p">].</span><span class="n">mask</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u300_pmx_registers</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="n">upmx_mask</span><span class="o">-&gt;</span><span class="n">bits</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">mask</span> <span class="o">=</span> <span class="n">upmx_mask</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">regval</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">virtbase</span> <span class="o">+</span> <span class="n">u300_pmx_registers</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
			<span class="n">regval</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
			<span class="n">writew</span><span class="p">(</span><span class="n">regval</span><span class="p">,</span> <span class="n">upmx</span><span class="o">-&gt;</span><span class="n">virtbase</span> <span class="o">+</span> <span class="n">u300_pmx_registers</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="n">upmx_mask</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">u300_pmx_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="n">group</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">u300_pmx</span> <span class="o">*</span><span class="n">upmx</span><span class="p">;</span>

	<span class="cm">/* There is nothing to do with the power pins */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">selector</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">upmx</span> <span class="o">=</span> <span class="n">pinctrl_dev_get_drvdata</span><span class="p">(</span><span class="n">pctldev</span><span class="p">);</span>
	<span class="n">u300_pmx_endisable</span><span class="p">(</span><span class="n">upmx</span><span class="p">,</span> <span class="n">selector</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">u300_pmx_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="n">group</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">u300_pmx</span> <span class="o">*</span><span class="n">upmx</span><span class="p">;</span>

	<span class="cm">/* There is nothing to do with the power pins */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">selector</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">upmx</span> <span class="o">=</span> <span class="n">pinctrl_dev_get_drvdata</span><span class="p">(</span><span class="n">pctldev</span><span class="p">);</span>
	<span class="n">u300_pmx_endisable</span><span class="p">(</span><span class="n">upmx</span><span class="p">,</span> <span class="n">selector</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">u300_pmx_get_funcs_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u300_pmx_functions</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">u300_pmx_get_func_name</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">u300_pmx_functions</span><span class="p">[</span><span class="n">selector</span><span class="p">].</span><span class="n">name</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">u300_pmx_get_groups</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">selector</span><span class="p">,</span>
			       <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="o">**</span><span class="n">groups</span><span class="p">,</span>
			       <span class="kt">unsigned</span> <span class="o">*</span> <span class="k">const</span> <span class="n">num_groups</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">groups</span> <span class="o">=</span> <span class="n">u300_pmx_functions</span><span class="p">[</span><span class="n">selector</span><span class="p">].</span><span class="n">groups</span><span class="p">;</span>
	<span class="o">*</span><span class="n">num_groups</span> <span class="o">=</span> <span class="n">u300_pmx_functions</span><span class="p">[</span><span class="n">selector</span><span class="p">].</span><span class="n">num_groups</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinmux_ops</span> <span class="n">u300_pmx_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_functions_count</span> <span class="o">=</span> <span class="n">u300_pmx_get_funcs_count</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_function_name</span> <span class="o">=</span> <span class="n">u300_pmx_get_func_name</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_function_groups</span> <span class="o">=</span> <span class="n">u300_pmx_get_groups</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">u300_pmx_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">u300_pmx_disable</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO ranges handled by the application-side COH901XXX GPIO controller</span>
<span class="cm"> * Very many pins can be converted into GPIO pins, but we only list those</span>
<span class="cm"> * that are useful in practice to cut down on tables.</span>
<span class="cm"> */</span>
<span class="cp">#define U300_GPIO_RANGE(a, b, c) { .name = &quot;COH901XXX&quot;, .id = a, .base= a, \</span>
<span class="cp">			.pin_base = b, .npins = c }</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinctrl_gpio_range</span> <span class="n">u300_gpio_ranges</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mi">426</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">180</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mi">165</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* MS/MMC card insertion */</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">179</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="mi">178</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mi">194</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mi">193</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mi">192</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="mi">191</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mi">186</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="mi">185</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mi">184</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mi">183</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="mi">182</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
	<span class="n">U300_GPIO_RANGE</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span> <span class="mi">181</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinctrl_gpio_range</span> <span class="o">*</span><span class="nf">u300_match_gpio_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u300_gpio_ranges</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pinctrl_gpio_range</span> <span class="o">*</span><span class="n">range</span><span class="p">;</span>

		<span class="n">range</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">u300_gpio_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pin</span> <span class="o">&gt;=</span> <span class="n">range</span><span class="o">-&gt;</span><span class="n">pin_base</span> <span class="o">&amp;&amp;</span>
		    <span class="n">pin</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">range</span><span class="o">-&gt;</span><span class="n">pin_base</span> <span class="o">+</span> <span class="n">range</span><span class="o">-&gt;</span><span class="n">npins</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">range</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">u300_pin_config_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">pin</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pinctrl_gpio_range</span> <span class="o">*</span><span class="n">range</span> <span class="o">=</span> <span class="n">u300_match_gpio_range</span><span class="p">(</span><span class="n">pin</span><span class="p">);</span>

	<span class="cm">/* We get config for those pins we CAN get it for and that&#39;s it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">range</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOTSUPP</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">u300_gpio_config_get</span><span class="p">(</span><span class="n">range</span><span class="o">-&gt;</span><span class="n">gc</span><span class="p">,</span>
				    <span class="p">(</span><span class="n">pin</span> <span class="o">-</span> <span class="n">range</span><span class="o">-&gt;</span><span class="n">pin_base</span> <span class="o">+</span> <span class="n">range</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">),</span>
				    <span class="n">config</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">u300_pin_config_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">pinctrl_dev</span> <span class="o">*</span><span class="n">pctldev</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">pin</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pinctrl_gpio_range</span> <span class="o">*</span><span class="n">range</span> <span class="o">=</span> <span class="n">u300_match_gpio_range</span><span class="p">(</span><span class="n">pin</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">range</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* Note: none of these configurations take any argument */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">u300_gpio_config_set</span><span class="p">(</span><span class="n">range</span><span class="o">-&gt;</span><span class="n">gc</span><span class="p">,</span>
				   <span class="p">(</span><span class="n">pin</span> <span class="o">-</span> <span class="n">range</span><span class="o">-&gt;</span><span class="n">pin_base</span> <span class="o">+</span> <span class="n">range</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">),</span>
				   <span class="n">pinconf_to_config_param</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinconf_ops</span> <span class="n">u300_pconf_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">is_generic</span> <span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pin_config_get</span> <span class="o">=</span> <span class="n">u300_pin_config_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pin_config_set</span> <span class="o">=</span> <span class="n">u300_pin_config_set</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pinctrl_desc</span> <span class="n">u300_pmx_desc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">u300_pads</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u300_pads</span><span class="p">),</span>
	<span class="p">.</span><span class="n">pctlops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">u300_pctrl_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmxops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">u300_pmx_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">confops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">u300_pconf_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">u300_pmx_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">u300_pmx</span> <span class="o">*</span><span class="n">upmx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gpio_chip</span> <span class="o">=</span> <span class="n">dev_get_platdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;U300 PMX PROBE</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Create state holders etc for this driver */</span>
	<span class="n">upmx</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">upmx</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">upmx</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">upmx</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_no_resource</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">upmx</span><span class="o">-&gt;</span><span class="n">phybase</span> <span class="o">=</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">upmx</span><span class="o">-&gt;</span><span class="n">physize</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">phybase</span><span class="p">,</span> <span class="n">upmx</span><span class="o">-&gt;</span><span class="n">physize</span><span class="p">,</span>
			       <span class="n">DRIVER_NAME</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_no_memregion</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">upmx</span><span class="o">-&gt;</span><span class="n">virtbase</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">phybase</span><span class="p">,</span> <span class="n">upmx</span><span class="o">-&gt;</span><span class="n">physize</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">virtbase</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_no_remap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">upmx</span><span class="o">-&gt;</span><span class="n">pctl</span> <span class="o">=</span> <span class="n">pinctrl_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">u300_pmx_desc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">upmx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not register U300 pinmux driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_no_pmx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* We will handle a range of GPIO pins */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u300_gpio_ranges</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u300_gpio_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">gc</span> <span class="o">=</span> <span class="n">gpio_chip</span><span class="p">;</span>
		<span class="n">pinctrl_add_gpio_range</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">u300_gpio_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">upmx</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;initialized U300 pin control driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">out_no_pmx:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">virtbase</span><span class="p">);</span>
<span class="nl">out_no_remap:</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="nl">out_no_memregion:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">phybase</span><span class="p">,</span> <span class="n">upmx</span><span class="o">-&gt;</span><span class="n">physize</span><span class="p">);</span>
<span class="nl">out_no_resource:</span>
	<span class="n">devm_kfree</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">upmx</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">u300_pmx_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">u300_pmx</span> <span class="o">*</span><span class="n">upmx</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">u300_gpio_ranges</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pinctrl_remove_gpio_range</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">u300_gpio_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">pinctrl_unregister</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">pctl</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">virtbase</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">upmx</span><span class="o">-&gt;</span><span class="n">phybase</span><span class="p">,</span> <span class="n">upmx</span><span class="o">-&gt;</span><span class="n">physize</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">devm_kfree</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">upmx</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">u300_pmx_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">u300_pmx_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">u300_pmx_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">u300_pmx_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">u300_pmx_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">u300_pmx_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">u300_pmx_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">u300_pmx_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">u300_pmx_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Linus Walleij &lt;linus.walleij@linaro.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;U300 pin control driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
