

================================================================
== Vivado HLS Report for 'xFMinMaxLocKernel'
================================================================
* Date:           Wed Mar 18 11:33:41 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.609 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |    58140|    58140|       323|          -|          -|   180|    no    |
        | + colLoop  |      320|      320|         2|          1|          1|   320|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_maxval_0 = alloca i32"   --->   Operation 6 'alloca' 'p_maxval_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_val_tmp_0_0 = alloca i32"   --->   Operation 7 'alloca' 'max_val_tmp_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "store i32 -128, i32* %max_val_tmp_0_0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:104]   --->   Operation 9 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "store i32 -128, i32* %p_maxval_0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:104]   --->   Operation 10 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:104]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.17>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%t_V = phi i8 [ 0, %arrayctor.loop1.preheader ], [ %i_V, %rowLoop_end ]"   --->   Operation 12 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln887 = icmp ult i8 %t_V, -76" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:104]   --->   Operation 13 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.91ns)   --->   "%i_V = add i8 %t_V, 1" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:104]   --->   Operation 14 'add' 'i_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %rowLoop_begin, label %.preheader.0_ifconv" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:104]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str57) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:105]   --->   Operation 16 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str57)" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:105]   --->   Operation 17 'specregionbegin' 'tmp' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:106]   --->   Operation 18 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 19 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_maxval_0_load = load i32* %p_maxval_0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:196]   --->   Operation 20 'load' 'p_maxval_0_load' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln196 = icmp sgt i32 %p_maxval_0_load, -128" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:196]   --->   Operation 21 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.69ns)   --->   "%select_ln196 = select i1 %icmp_ln196, i32 %p_maxval_0_load, i32 %p_maxval_0_load" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:196]   --->   Operation 22 'select' 'select_ln196' <Predicate = (!icmp_ln887)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret i32 %select_ln196" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:202]   --->   Operation 23 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_5 = phi i9 [ 0, %rowLoop_begin ], [ %add_ln1597, %colLoop ]" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 24 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.66ns)   --->   "%icmp_ln111 = icmp eq i9 %t_V_5, -192" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 25 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln1597 = add i9 %t_V_5, 1" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 26 'add' 'add_ln1597' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %rowLoop_end, label %colLoop" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.60>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%max_val_tmp_0_0_load = load i32* %max_val_tmp_0_0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 28 'load' 'max_val_tmp_0_0_load' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1597 = trunc i32 %max_val_tmp_0_0_load to i31" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 29 'trunc' 'trunc_ln1597' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str58) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:112]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str58)" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:112]   --->   Operation 31 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:113]   --->   Operation 32 'speclooptripcount' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:114]   --->   Operation 33 'specpipeline' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "%val_in_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:117]   --->   Operation 34 'read' 'val_in_V' <Predicate = (!icmp_ln111)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%min_val_tmp_0 = zext i8 %val_in_V to i32" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:129]   --->   Operation 35 'zext' 'min_val_tmp_0' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i8 %val_in_V to i31" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:131]   --->   Operation 36 'zext' 'zext_ln131' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln895 = icmp sgt i32 %min_val_tmp_0, %max_val_tmp_0_0_load" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:135]   --->   Operation 37 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln111)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.73ns)   --->   "%max_val_tmp_0_1 = select i1 %icmp_ln895, i31 %zext_ln131, i31 %trunc_ln1597" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:135]   --->   Operation 38 'select' 'max_val_tmp_0_1' <Predicate = (!icmp_ln111)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i31 %max_val_tmp_0_1 to i32" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:135]   --->   Operation 39 'zext' 'zext_ln895' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str58, i32 %tmp_s)" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:155]   --->   Operation 40 'specregionend' 'empty' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "store i32 %zext_ln895, i32* %max_val_tmp_0_0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 41 'store' <Predicate = (!icmp_ln111)> <Delay = 1.76>
ST_4 : Operation 42 [1/1] (1.76ns)   --->   "store i32 %zext_ln895, i32* %p_maxval_0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 42 'store' <Predicate = (!icmp_ln111)> <Delay = 1.76>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:111]   --->   Operation 43 'br' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str57, i32 %tmp)" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:156]   --->   Operation 44 'specregionend' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\core/xf_min_max_loc.hpp:104]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_maxval_0              (alloca           ) [ 011111]
max_val_tmp_0_0         (alloca           ) [ 011111]
specinterface_ln0       (specinterface    ) [ 000000]
store_ln104             (store            ) [ 000000]
store_ln104             (store            ) [ 000000]
br_ln104                (br               ) [ 011111]
t_V                     (phi              ) [ 001000]
icmp_ln887              (icmp             ) [ 001111]
i_V                     (add              ) [ 011111]
br_ln104                (br               ) [ 000000]
specloopname_ln105      (specloopname     ) [ 000000]
tmp                     (specregionbegin  ) [ 000111]
speclooptripcount_ln106 (speclooptripcount) [ 000000]
br_ln111                (br               ) [ 001111]
p_maxval_0_load         (load             ) [ 000000]
icmp_ln196              (icmp             ) [ 000000]
select_ln196            (select           ) [ 000000]
ret_ln202               (ret              ) [ 000000]
t_V_5                   (phi              ) [ 000100]
icmp_ln111              (icmp             ) [ 001111]
add_ln1597              (add              ) [ 001111]
br_ln111                (br               ) [ 000000]
max_val_tmp_0_0_load    (load             ) [ 000000]
trunc_ln1597            (trunc            ) [ 000000]
specloopname_ln112      (specloopname     ) [ 000000]
tmp_s                   (specregionbegin  ) [ 000000]
speclooptripcount_ln113 (speclooptripcount) [ 000000]
specpipeline_ln114      (specpipeline     ) [ 000000]
val_in_V                (read             ) [ 000000]
min_val_tmp_0           (zext             ) [ 000000]
zext_ln131              (zext             ) [ 000000]
icmp_ln895              (icmp             ) [ 000000]
max_val_tmp_0_1         (select           ) [ 000000]
zext_ln895              (zext             ) [ 000000]
empty                   (specregionend    ) [ 000000]
store_ln111             (store            ) [ 000000]
store_ln111             (store            ) [ 000000]
br_ln111                (br               ) [ 001111]
empty_96                (specregionend    ) [ 000000]
br_ln104                (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_maxval_0_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_maxval_0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="max_val_tmp_0_0_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val_tmp_0_0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="val_in_V_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_in_V/4 "/>
</bind>
</comp>

<comp id="66" class="1005" name="t_V_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="1"/>
<pin id="68" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="70" class="1004" name="t_V_phi_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="77" class="1005" name="t_V_5_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="9" slack="1"/>
<pin id="79" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="81" class="1004" name="t_V_5_phi_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="1"/>
<pin id="83" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln104_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln104_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln887_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_maxval_0_load_load_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_maxval_0_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln196_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="select_ln196_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln111_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="9" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln1597_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1597/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="max_val_tmp_0_0_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="3"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_tmp_0_0_load/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln1597_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1597/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="min_val_tmp_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_val_tmp_0/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln131_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln895_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="max_val_tmp_0_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="31" slack="0"/>
<pin id="164" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_tmp_0_1/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln895_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln111_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="3"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln111_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="3"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_maxval_0_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_maxval_0 "/>
</bind>
</comp>

<comp id="189" class="1005" name="max_val_tmp_0_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val_tmp_0_0 "/>
</bind>
</comp>

<comp id="196" class="1005" name="icmp_ln887_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="205" class="1005" name="icmp_ln111_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="209" class="1005" name="add_ln1597_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1597 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="77" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="70" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="70" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="110" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="110" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="81" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="81" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="60" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="60" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="146" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="139" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="150" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="142" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="52" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="192"><net_src comp="56" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="199"><net_src comp="98" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="104" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="208"><net_src comp="127" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="133" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="81" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFMinMaxLocKernel : p_src_data_V | {4 }
  - Chain level:
	State 1
		store_ln104 : 1
		store_ln104 : 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln104 : 2
		icmp_ln196 : 1
		select_ln196 : 2
		ret_ln202 : 3
	State 3
		icmp_ln111 : 1
		add_ln1597 : 1
		br_ln111 : 2
	State 4
		trunc_ln1597 : 1
		icmp_ln895 : 1
		max_val_tmp_0_1 : 2
		zext_ln895 : 3
		empty : 1
		store_ln111 : 4
		store_ln111 : 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  |   select_ln196_fu_119  |    0    |    32   |
|          | max_val_tmp_0_1_fu_160 |    0    |    31   |
|----------|------------------------|---------|---------|
|          |    icmp_ln887_fu_98    |    0    |    11   |
|   icmp   |    icmp_ln196_fu_113   |    0    |    18   |
|          |    icmp_ln111_fu_127   |    0    |    13   |
|          |    icmp_ln895_fu_154   |    0    |    18   |
|----------|------------------------|---------|---------|
|    add   |       i_V_fu_104       |    0    |    15   |
|          |    add_ln1597_fu_133   |    0    |    15   |
|----------|------------------------|---------|---------|
|   read   |   val_in_V_read_fu_60  |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln1597_fu_142  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  min_val_tmp_0_fu_146  |    0    |    0    |
|   zext   |    zext_ln131_fu_150   |    0    |    0    |
|          |    zext_ln895_fu_168   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   153   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln1597_reg_209  |    9   |
|      i_V_reg_200      |    8   |
|   icmp_ln111_reg_205  |    1   |
|   icmp_ln887_reg_196  |    1   |
|max_val_tmp_0_0_reg_189|   32   |
|   p_maxval_0_reg_182  |   32   |
|      t_V_5_reg_77     |    9   |
|       t_V_reg_66      |    8   |
+-----------------------+--------+
|         Total         |   100  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   153  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   100  |    -   |
+-----------+--------+--------+
|   Total   |   100  |   153  |
+-----------+--------+--------+
