library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity pc is
	
	port(
			inPC : in std_logic_vector(10 downto 0);
			outPC : in std_logic_vector(10 downto 0);
			
		);
		
end pc;

architecture arc_pc of pc is
begin

	process(clk)
	begin
		if(rising_edge(clk)) then
			outPC <= inPC;	
		end if;

end arc_pc;