# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab1.1.srcs/sources_1/new/module_full_adder_1bit.sv" \
"../../../../lab1.1.srcs/sources_1/new/module_rca_8bits.sv" \
"../../../../lab1.1.srcs/sim_1/new/tb_module_rca_8bits.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
