<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="TopLevelDesign_SimpleArithmeticAXI_0_0_synth_1" LaunchDir="/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.runs/TopLevelDesign_SimpleArithmeticAXI_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="TopLevelDesign_SimpleArithmeticAXI_0_0_synth_1"/>
	</Run>
	<Run Id="impl_2" LaunchDir="/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.runs/impl_2" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="TopLevelDesign_SimpleArithmeticAXI_0_0_synth_1"/>
	</Run>
	<Run Id="impl_4" LaunchDir="/home/tinytangent/ucore-plus-fpga/Simple_Arithmetic/Simple_Arithmetic.runs/impl_4" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="impl_2"/>
		<Parent Id="TopLevelDesign_SimpleArithmeticAXI_0_0_synth_1"/>
	</Run>
</Runs>

