module Control_Unit (input [6:0] Op,
input [3:0] Funct3,
input [6:0] Funct7,
output reg [2:0] ULAControl,
output reg ULASrc, RegWrite)

always @ (*) begin

case(Op)
7'b0110011 : begin
	case(Funct3)
	3'b000: begin
	RegWrite =1;
	end

end


endcase

end