# AND Gate

## Description
2-input AND gate implemented using Verilog HDL.

## Files
- design.sv : RTL implementation
- testbench.sv : Testbench applying all input combinations

## Simulation
- Tool: Icarus Verilog (EDA Playground)
- Waveform verified using EPWave

## Result
Output matches AND gate truth table.
