{"peripheral_accesses":[{"accesses":[{"access_type":"function_call_write","address":"0x4000407C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 0 pin 31","register_name":"PIO0_31","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":81}},{"access_type":"function_call_write","address":"0x40004080","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 1 pin 0","register_name":"PIO1_0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":98}}],"base_address":"0x40004000","peripheral_name":"IOPCTL0"},{"accesses":[{"access_type":"function_call_write","address":"0x400A5080","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 0","register_name":"PIO5_0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":560}},{"access_type":"function_call_write","address":"0x400A5084","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 1","register_name":"PIO5_1","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":577}},{"access_type":"function_call_write","address":"0x400A50A8","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 10","register_name":"PIO5_10","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":594}},{"access_type":"function_call_write","address":"0x400A50AC","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 11","register_name":"PIO5_11","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":611}},{"access_type":"function_call_write","address":"0x400A50B0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 12","register_name":"PIO5_12","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":628}},{"access_type":"function_call_write","address":"0x400A50B4","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 13","register_name":"PIO5_13","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":645}},{"access_type":"function_call_write","address":"0x400A50B8","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 14","register_name":"PIO5_14","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":662}},{"access_type":"function_call_write","address":"0x400A50BC","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 15","register_name":"PIO5_15","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":679}},{"access_type":"function_call_write","address":"0x400A50C0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 16","register_name":"PIO5_16","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":696}},{"access_type":"function_call_write","address":"0x400A50C4","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 17","register_name":"PIO5_17","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":713}},{"access_type":"function_call_write","address":"0x400A50C8","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 18","register_name":"PIO5_18","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":730}},{"access_type":"function_call_write","address":"0x400A50CC","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 19","register_name":"PIO5_19","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":747}},{"access_type":"function_call_write","address":"0x400A5088","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 2","register_name":"PIO5_2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":764}},{"access_type":"function_call_write","address":"0x400A50D0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 20","register_name":"PIO5_20","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":781}},{"access_type":"function_call_write","address":"0x400A508C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 3","register_name":"PIO5_3","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":798}},{"access_type":"function_call_write","address":"0x400A5090","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 4","register_name":"PIO5_4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":815}},{"access_type":"function_call_write","address":"0x400A5094","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 5","register_name":"PIO5_5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":832}},{"access_type":"function_call_write","address":"0x400A5098","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 6","register_name":"PIO5_6","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":849}},{"access_type":"function_call_write","address":"0x400A509C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 7","register_name":"PIO5_7","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":866}},{"access_type":"function_call_write","address":"0x400A50A0","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 8","register_name":"PIO5_8","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":883}},{"access_type":"function_call_write","address":"0x400A50A4","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 5 pin 9","register_name":"PIO5_9","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":900}},{"access_type":"function_call_write","address":"0x400A5000","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 0","register_name":"PIO4_0","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":159}},{"access_type":"function_call_write","address":"0x400A5004","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 1","register_name":"PIO4_1","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":176}},{"access_type":"function_call_write","address":"0x400A5028","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 10","register_name":"PIO4_10","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":193}},{"access_type":"function_call_write","address":"0x400A502C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 11","register_name":"PIO4_11","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":210}},{"access_type":"function_call_write","address":"0x400A5030","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 12","register_name":"PIO4_12","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":227}},{"access_type":"function_call_write","address":"0x400A5034","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 13","register_name":"PIO4_13","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":244}},{"access_type":"function_call_write","address":"0x400A5038","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 14","register_name":"PIO4_14","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":261}},{"access_type":"function_call_write","address":"0x400A503C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 15","register_name":"PIO4_15","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":278}},{"access_type":"function_call_write","address":"0x400A5040","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 16","register_name":"PIO4_16","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":295}},{"access_type":"function_call_write","address":"0x400A5044","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 17","register_name":"PIO4_17","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":312}},{"access_type":"function_call_write","address":"0x400A5048","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 18","register_name":"PIO4_18","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":329}},{"access_type":"function_call_write","address":"0x400A504C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 19","register_name":"PIO4_19","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":346}},{"access_type":"function_call_write","address":"0x400A5008","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 2","register_name":"PIO4_2","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":363}},{"access_type":"function_call_write","address":"0x400A5050","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 20","register_name":"PIO4_20","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":380}},{"access_type":"function_call_write","address":"0x400A500C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 3","register_name":"PIO4_3","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":397}},{"access_type":"function_call_write","address":"0x400A5010","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 4","register_name":"PIO4_4","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":414}},{"access_type":"function_call_write","address":"0x400A5014","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 5","register_name":"PIO4_5","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":431}},{"access_type":"function_call_write","address":"0x400A5018","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 6","register_name":"PIO4_6","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":448}},{"access_type":"function_call_write","address":"0x400A501C","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 7","register_name":"PIO4_7","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":465}},{"access_type":"function_call_write","address":"0x400A5020","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 8","register_name":"PIO4_8","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":482}},{"access_type":"function_call_write","address":"0x400A5024","bits_modified":[],"data_size":32,"purpose":"Pin mux configuration for port 4 pin 9","register_name":"PIO4_9","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":499}}],"base_address":"0x400A5000","peripheral_name":"IOPCTL2"},{"accesses":[{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPins","line":64}},{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi1","line":543}},{"access_type":"function_call_write","address":"0x40000070","bits_modified":[],"data_size":32,"purpose":"Clear peripheral reset","register_name":"PRSTCTL_CLR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/pin_mux.c","function":"BOARD_InitPsRamPins_Xspi2","line":142}}],"peripheral_name":"RSTCTL"}]}
