<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 294912 has been inferred" OldID="for.inc.load.24, for.inc.load.29, for.inc.load.34, for.inc.load.39, for.inc.load.44, for.inc.load.49, for.inc.load.54, for.inc.load.59, for.inc.load.64, for.inc.load.69, for.inc.load.74, for.inc.load.79, for.inc.load.84, for.inc.load.89, for.inc.load.94, for.inc.load.99, for.inc.load.104, for.inc.load.109," ID="inseq" BundleName="gmem0" VarName="in" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" LoopName="VITIS_LOOP_50_1" ParentFunc="alveo_hls4ml" Length="294912" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16384 has been inferred" OldID="for.inc64.store.7," ID="outseq" BundleName="gmem1" VarName="out" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" LoopName="VITIS_LOOP_65_4" ParentFunc="alveo_hls4ml" Length="16384" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 294912 and bit width 16 in loop 'VITIS_LOOP_50_1'(/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50:19" LoopName="VITIS_LOOP_50_1" Length="294912" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16384 and bit width 16 in loop 'VITIS_LOOP_65_4'(/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:65:26" LoopName="VITIS_LOOP_65_4" Length="16384" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

