$date
	Wed Mar 21 19:14:44 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0056 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0056 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0056 $end
$scope module clk $end
$var reg 1 # clk $end
$upscope $end
$scope module pls1 $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$scope module clock3 $end
$var wire 1 % clk $end
$scope module CLK1 $end
$var reg 1 & clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
x$
0#
x"
0!
$end
#6
0$
0"
1&
1%
1#
1!
#10
1$
1"
#12
0&
0%
0#
0!
#14
0$
0"
#18
1$
1"
1&
1%
1#
1!
#22
0$
0"
#24
0&
0%
0#
0!
#26
1$
1"
#30
0$
0"
1&
1%
1#
1!
#34
1$
1"
#36
0&
0%
0#
0!
#38
0$
0"
#42
1$
1"
1&
1%
1#
1!
#46
0$
0"
#48
0&
0%
0#
0!
#50
1$
1"
#54
0$
0"
1&
1%
1#
1!
#58
1$
1"
#60
0&
0%
0#
0!
#62
0$
0"
#66
1$
1"
1&
1%
1#
1!
#70
0$
0"
#72
0&
0%
0#
0!
#74
1$
1"
#78
0$
0"
1&
1%
1#
1!
#82
1$
1"
#84
0&
0%
0#
0!
#86
0$
0"
#90
1$
1"
1&
1%
1#
1!
#94
0$
0"
#96
0&
0%
0#
0!
#98
1$
1"
#102
0$
0"
1&
1%
1#
1!
#106
1$
1"
#108
0&
0%
0#
0!
#110
0$
0"
#114
1$
1"
1&
1%
1#
1!
#118
0$
0"
#120
0&
0%
0#
0!
