@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"c:\users\sec29\desktop\i2s_iot\rvl_test\top.v":34:0:34:5|Found counter in view:work.up_down_counter(verilog) instance count[4:0] 
@N: MF578 :"c:\users\sec29\desktop\i2s_iot\rvl_test\top.v":18:0:18:5|Incompatible asynchronous control logic preventing generated clock conversion of out[14] (in view: work.up_down_counter(verilog)).
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FX1056 |Writing EDF file: C:\Users\SEC29\Desktop\i2s_iot\rvl_test\impl1\rvl_test_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock up_down_counter|clk_derived_clock with period 1000.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
