{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616323399978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616323399983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 19:43:19 2021 " "Processing started: Sun Mar 21 19:43:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616323399983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616323399983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UniversalCounter -c UniversalCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off UniversalCounter -c UniversalCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616323399985 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616323400453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "UniversalCounter.v 3 3 " "Using design file UniversalCounter.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ucounter " "Found entity 1: ucounter" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616323400755 ""} { "Info" "ISGN_ENTITY_NAME" "2 unchatter " "Found entity 2: unchatter" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616323400755 ""} { "Info" "ISGN_ENTITY_NAME" "3 UniversalCounter " "Found entity 3: UniversalCounter" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616323400755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616323400755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cout UniversalCounter.v(63) " "Verilog HDL Implicit Net warning at UniversalCounter.v(63): created implicit net for \"cout\"" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616323400757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UniversalCounter " "Elaborating entity \"UniversalCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616323400763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unchatter unchatter:uc " "Elaborating entity \"unchatter\" for hierarchy \"unchatter:uc\"" {  } { { "UniversalCounter.v" "uc" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616323400801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UniversalCounter.v(38) " "Verilog HDL assignment warning at UniversalCounter.v(38): truncated value with size 32 to match size of target (16)" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616323400803 "|UniversalCounter|unchatter:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ucounter ucounter:counter1 " "Elaborating entity \"ucounter\" for hierarchy \"ucounter:counter1\"" {  } { { "UniversalCounter.v" "counter1" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616323400815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(22) " "Verilog HDL assignment warning at UniversalCounter.v(22): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616323400817 "|UniversalCounter|ucounter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ucounter ucounter:counter2 " "Elaborating entity \"ucounter\" for hierarchy \"ucounter:counter2\"" {  } { { "UniversalCounter.v" "counter2" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616323400827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UniversalCounter.v(22) " "Verilog HDL assignment warning at UniversalCounter.v(22): truncated value with size 32 to match size of target (4)" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1616323400828 "|UniversalCounter|ucounter:counter2"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[7\] VCC " "Pin \"hex0\[7\]\" is stuck at VCC" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616323401857 "|UniversalCounter|hex0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[7\] VCC " "Pin \"hex1\[7\]\" is stuck at VCC" {  } { { "UniversalCounter.v" "" { Text "/home/kume/FPGA_study/DE0_startar/UniversalCounter/UniversalCounter.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1616323401857 "|UniversalCounter|hex1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1616323401857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1616323402149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616323402780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616323402780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616323402959 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616323402959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616323402959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616323402959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616323402979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 21 19:43:22 2021 " "Processing ended: Sun Mar 21 19:43:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616323402979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616323402979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616323402979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616323402979 ""}
