Analysis & Synthesis report for DE1_SoC_TV
Tue Dec 01 19:13:15 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_TV|I2C_AV_Config:u1|mSetup_ST
 12. State Machine - |DE1_SoC_TV|Shooter:gameLogic|currentState
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 70. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16
 71. Source assignments for multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
 72. Source assignments for multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
 73. Source assignments for multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
 74. Source assignments for multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
 75. Source assignments for multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated
 76. Source assignments for multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
 77. Source assignments for multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
 78. Source assignments for multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
 79. Source assignments for multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
 80. Source assignments for multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated
 81. Source assignments for Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated
 82. Source assignments for TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated
 83. Source assignments for Reticle:reticle|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated
 84. Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
 85. Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
 86. Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
 87. Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
 88. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC_TV
 89. Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:LPM_DIVIDE_component
 90. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
 92. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 93. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 94. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 95. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 96. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 97. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 98. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: Cursor:Cursor1
100. Parameter Settings for User Entity Instance: Shooter:gameLogic
101. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T1
102. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T2
103. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T3
104. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T4
105. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T5
106. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T6
107. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T7
108. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T8
109. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T9
110. Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T10
111. Parameter Settings for User Entity Instance: TimeDisplayController:timeController
112. Parameter Settings for User Entity Instance: multiFrameStorage:frame1
113. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS1
114. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component
115. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS2
116. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component
117. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS3
118. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component
119. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS4
120. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component
121. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS5
122. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS6
124. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS7
126. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS8
128. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS9
130. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS10
132. Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: Background2:background|altsyncram:altsyncram_component
134. Parameter Settings for User Entity Instance: TScreen:title|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: Reticle:reticle|altsyncram:altsyncram_component
136. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
137. Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
138. Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component
139. Parameter Settings for User Entity Instance: AUDIO_DAC:u12
140. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
141. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod2
142. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod3
143. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Div0
144. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Div1
145. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod1
146. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod0
147. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Div2
148. Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod4
149. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
150. Parameter Settings for Inferred Entity Instance: lpm_divide:Div38
151. Parameter Settings for Inferred Entity Instance: lpm_divide:Div39
152. Parameter Settings for Inferred Entity Instance: lpm_divide:Div31
153. Parameter Settings for Inferred Entity Instance: lpm_divide:Div15
154. Parameter Settings for Inferred Entity Instance: lpm_divide:Div23
155. Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1
156. Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div0
157. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T1|lpm_divide:Mod0
158. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T2|lpm_divide:Mod0
159. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T5|lpm_divide:Mod0
160. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T6|lpm_divide:Mod0
161. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T7|lpm_divide:Mod0
162. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T8|lpm_divide:Mod0
163. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T9|lpm_divide:Mod0
164. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T10|lpm_divide:Mod0
165. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T3|lpm_divide:Mod0
166. Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T4|lpm_divide:Mod0
167. Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div0
168. Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div1
169. dcfifo Parameter Settings by Entity Instance
170. altsyncram Parameter Settings by Entity Instance
171. altshift_taps Parameter Settings by Entity Instance
172. Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"
173. Port Connectivity Checks: "AUDIO_DAC:u12"
174. Port Connectivity Checks: "Line_Buffer:u11"
175. Port Connectivity Checks: "Line_Buffer:u10"
176. Port Connectivity Checks: "VGA_Ctrl:u9"
177. Port Connectivity Checks: "TScreen:title"
178. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS10"
179. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS9"
180. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS8"
181. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS7"
182. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS6"
183. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS5"
184. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS4"
185. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS3"
186. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS2"
187. Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS1"
188. Port Connectivity Checks: "Shooter:gameLogic|Target:T10|LFSR:randomGenerator2"
189. Port Connectivity Checks: "Shooter:gameLogic|Target:T10|LFSR:randomGenerator1"
190. Port Connectivity Checks: "Shooter:gameLogic|Target:T10"
191. Port Connectivity Checks: "Shooter:gameLogic|Target:T9|LFSR:randomGenerator2"
192. Port Connectivity Checks: "Shooter:gameLogic|Target:T9|LFSR:randomGenerator1"
193. Port Connectivity Checks: "Shooter:gameLogic|Target:T9"
194. Port Connectivity Checks: "Shooter:gameLogic|Target:T8|LFSR:randomGenerator2"
195. Port Connectivity Checks: "Shooter:gameLogic|Target:T8|LFSR:randomGenerator1"
196. Port Connectivity Checks: "Shooter:gameLogic|Target:T8"
197. Port Connectivity Checks: "Shooter:gameLogic|Target:T7|LFSR:randomGenerator2"
198. Port Connectivity Checks: "Shooter:gameLogic|Target:T7|LFSR:randomGenerator1"
199. Port Connectivity Checks: "Shooter:gameLogic|Target:T7"
200. Port Connectivity Checks: "Shooter:gameLogic|Target:T6|LFSR:randomGenerator2"
201. Port Connectivity Checks: "Shooter:gameLogic|Target:T6|LFSR:randomGenerator1"
202. Port Connectivity Checks: "Shooter:gameLogic|Target:T6"
203. Port Connectivity Checks: "Shooter:gameLogic|Target:T5|LFSR:randomGenerator2"
204. Port Connectivity Checks: "Shooter:gameLogic|Target:T5|LFSR:randomGenerator1"
205. Port Connectivity Checks: "Shooter:gameLogic|Target:T5"
206. Port Connectivity Checks: "Shooter:gameLogic|Target:T4|LFSR:randomGenerator2"
207. Port Connectivity Checks: "Shooter:gameLogic|Target:T4|LFSR:randomGenerator1"
208. Port Connectivity Checks: "Shooter:gameLogic|Target:T4"
209. Port Connectivity Checks: "Shooter:gameLogic|Target:T3|LFSR:randomGenerator2"
210. Port Connectivity Checks: "Shooter:gameLogic|Target:T3|LFSR:randomGenerator1"
211. Port Connectivity Checks: "Shooter:gameLogic|Target:T3"
212. Port Connectivity Checks: "Shooter:gameLogic|Target:T2|LFSR:randomGenerator2"
213. Port Connectivity Checks: "Shooter:gameLogic|Target:T2|LFSR:randomGenerator1"
214. Port Connectivity Checks: "Shooter:gameLogic|Target:T2"
215. Port Connectivity Checks: "Shooter:gameLogic|Target:T1|LFSR:randomGenerator2"
216. Port Connectivity Checks: "Shooter:gameLogic|Target:T1|LFSR:randomGenerator1"
217. Port Connectivity Checks: "Shooter:gameLogic|Target:T1"
218. Port Connectivity Checks: "Shooter:gameLogic"
219. Port Connectivity Checks: "Cursor:Cursor1|ImageProcessor:imProcG"
220. Port Connectivity Checks: "Cursor:Cursor1|ImageProcessor:imProcR"
221. Port Connectivity Checks: "Cursor:Cursor1"
222. Port Connectivity Checks: "YUV422_to_444:u7"
223. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"
224. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
225. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"
226. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
227. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
228. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
229. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
230. Port Connectivity Checks: "Sdram_Control_4Port:u6"
231. Port Connectivity Checks: "DIV:u5"
232. Port Connectivity Checks: "ITU_656_Decoder:u4"
233. Port Connectivity Checks: "TD_Detect:u2"
234. Elapsed Time Per Partition
235. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Tue Dec 01 19:13:15 2015           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; DE1_SoC_TV                                      ;
; Top-level Entity Name               ; DE1_SoC_TV                                      ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 2707                                            ;
; Total pins                          ; 168                                             ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 2,428,280                                       ;
; Total DSP Blocks                    ; 19                                              ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 1                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_TV         ; DE1_SoC_TV         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                  ; Library   ;
+------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+-----------+
; TScreen.v                                      ; yes             ; User Wizard-Generated File             ; D:/School/ECE 241/Project0.85/TScreen.v                                       ;           ;
; Background2.v                                  ; yes             ; User Wizard-Generated File             ; D:/School/ECE 241/Project0.85/Background2.v                                   ;           ;
; ram files/Reticle.v                            ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/ram files/Reticle.v                             ;           ;
; TimeDisplay.v                                  ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/TimeDisplay.v                                   ;           ;
; Shooter.v                                      ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/Shooter.v                                       ;           ;
; ram files/frameStorage.v                       ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/ram files/frameStorage.v                        ;           ;
; Cursor.v                                       ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/Cursor.v                                        ;           ;
; DE1_SoC_TV.v                                   ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/DE1_SoC_TV.v                                    ;           ;
; ImageProcessor.v                               ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/ImageProcessor.v                                ;           ;
; Sdram_Control_4Port/Sdram_Params.h             ; yes             ; User Unspecified File                  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Params.h              ;           ;
; Sdram_Control_4Port/Sdram_Control_4Port.v      ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_Control_4Port.v       ;           ;
; Sdram_Control_4Port/sdr_data_path.v            ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/sdr_data_path.v             ;           ;
; Sdram_Control_4Port/control_interface.v        ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/control_interface.v         ;           ;
; Sdram_Control_4Port/command.v                  ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/command.v                   ;           ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v            ; yes             ; User Wizard-Generated File             ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v             ;           ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v            ; yes             ; User Wizard-Generated File             ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_RD_FIFO.v             ;           ;
; Sdram_Control_4Port/Sdram_PLL.v                ; yes             ; User Wizard-Generated File             ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL.v                 ; Sdram_PLL ;
; Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v  ; Sdram_PLL ;
; v/YUV422_to_444.v                              ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/YUV422_to_444.v                               ;           ;
; v/YCbCr2RGB.v                                  ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/YCbCr2RGB.v                                   ;           ;
; v/VGA_Ctrl.v                                   ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/VGA_Ctrl.v                                    ;           ;
; v/TD_Detect.v                                  ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/TD_Detect.v                                   ;           ;
; v/Reset_Delay.v                                ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/Reset_Delay.v                                 ;           ;
; v/ITU_656_Decoder.v                            ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/ITU_656_Decoder.v                             ;           ;
; v/I2C_Controller.v                             ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/I2C_Controller.v                              ;           ;
; v/I2C_AV_Config.v                              ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/I2C_AV_Config.v                               ;           ;
; v/Line_Buffer.v                                ; yes             ; User Wizard-Generated File             ; D:/School/ECE 241/Project0.85/v/Line_Buffer.v                                 ;           ;
; v/DIV.v                                        ; yes             ; User Wizard-Generated File             ; D:/School/ECE 241/Project0.85/v/DIV.v                                         ;           ;
; v/AUDIO_DAC.v                                  ; yes             ; User Verilog HDL File                  ; D:/School/ECE 241/Project0.85/v/AUDIO_DAC.v                                   ;           ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;           ;
; abs_divider.inc                                ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc       ;           ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;           ;
; aglobal130.inc                                 ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;           ;
; db/lpm_divide_h3t.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_h3t.tdf                           ;           ;
; db/sign_div_unsign_3li.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/sign_div_unsign_3li.tdf                      ;           ;
; db/alt_u_div_tuf.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_u_div_tuf.tdf                            ;           ;
; altera_pll.v                                   ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/altera_pll.v          ;           ;
; dcfifo.tdf                                     ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf            ;           ;
; lpm_counter.inc                                ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc       ;           ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;           ;
; altdpram.inc                                   ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;           ;
; a_graycounter.inc                              ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc     ;           ;
; a_fefifo.inc                                   ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc          ;           ;
; a_gray2bin.inc                                 ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc        ;           ;
; dffpipe.inc                                    ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc           ;           ;
; alt_sync_fifo.inc                              ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;           ;
; lpm_compare.inc                                ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc       ;           ;
; altsyncram_fifo.inc                            ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;           ;
; db/dcfifo_bg02.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/dcfifo_bg02.tdf                              ;           ;
; db/a_gray2bin_oab.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/a_gray2bin_oab.tdf                           ;           ;
; db/a_graycounter_nv6.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/a_graycounter_nv6.tdf                        ;           ;
; db/a_graycounter_jdc.tdf                       ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/a_graycounter_jdc.tdf                        ;           ;
; db/altsyncram_jnb1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/altsyncram_jnb1.tdf                          ;           ;
; db/dffpipe_oe9.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/dffpipe_oe9.tdf                              ;           ;
; db/alt_synch_pipe_vd8.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_synch_pipe_vd8.tdf                       ;           ;
; db/dffpipe_pe9.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/dffpipe_pe9.tdf                              ;           ;
; db/alt_synch_pipe_0e8.tdf                      ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_synch_pipe_0e8.tdf                       ;           ;
; db/dffpipe_qe9.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/dffpipe_qe9.tdf                              ;           ;
; db/cmpr_906.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/cmpr_906.tdf                                 ;           ;
; altsyncram.tdf                                 ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;           ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;           ;
; lpm_mux.inc                                    ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;           ;
; lpm_decode.inc                                 ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;           ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;           ;
; altrom.inc                                     ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;           ;
; altram.inc                                     ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;           ;
; db/altsyncram_qnp2.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/altsyncram_qnp2.tdf                          ;           ;
; batF1.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/School/ECE 241/Project0.85/batF1.mif                                       ;           ;
; db/altsyncram_rnp2.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/altsyncram_rnp2.tdf                          ;           ;
; batF2.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/School/ECE 241/Project0.85/batF2.mif                                       ;           ;
; db/altsyncram_b6g1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/altsyncram_b6g1.tdf                          ;           ;
; smallerCave.mif                                ; yes             ; Auto-Found Memory Initialization File  ; D:/School/ECE 241/Project0.85/smallerCave.mif                                 ;           ;
; db/decode_m2a.tdf                              ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/decode_m2a.tdf                               ;           ;
; db/mux_oib.tdf                                 ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/mux_oib.tdf                                  ;           ;
; db/altsyncram_akg1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/altsyncram_akg1.tdf                          ;           ;
; FinalTitleScreen.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/School/ECE 241/Project0.85/FinalTitleScreen.mif                            ;           ;
; db/altsyncram_4bg1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/altsyncram_4bg1.tdf                          ;           ;
; Reticle.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; D:/School/ECE 241/Project0.85/Reticle.mif                                     ;           ;
; altshift_taps.tdf                              ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/altshift_taps.tdf     ;           ;
; lpm_constant.inc                               ; yes             ; Megafunction                           ; d:/programs/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc      ;           ;
; db/shift_taps_9c61.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/shift_taps_9c61.tdf                          ;           ;
; db/altsyncram_ffj1.tdf                         ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/altsyncram_ffj1.tdf                          ;           ;
; db/cntr_lmf.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/cntr_lmf.tdf                                 ;           ;
; db/cmpr_pac.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/cmpr_pac.tdf                                 ;           ;
; db/cntr_b6h.tdf                                ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/cntr_b6h.tdf                                 ;           ;
; db/lpm_divide_p3m.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_p3m.tdf                           ;           ;
; db/sign_div_unsign_tlh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/sign_div_unsign_tlh.tdf                      ;           ;
; db/alt_u_div_pve.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_u_div_pve.tdf                            ;           ;
; db/lpm_divide_62m.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_62m.tdf                           ;           ;
; db/sign_div_unsign_9kh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/sign_div_unsign_9kh.tdf                      ;           ;
; db/alt_u_div_ose.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_u_div_ose.tdf                            ;           ;
; db/lpm_divide_jbm.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_jbm.tdf                           ;           ;
; db/lpm_divide_3am.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_3am.tdf                           ;           ;
; db/lpm_divide_gbm.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_gbm.tdf                           ;           ;
; db/sign_div_unsign_mlh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/sign_div_unsign_mlh.tdf                      ;           ;
; db/alt_u_div_ive.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_u_div_ive.tdf                            ;           ;
; db/lpm_divide_ibm.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_ibm.tdf                           ;           ;
; db/sign_div_unsign_olh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/sign_div_unsign_olh.tdf                      ;           ;
; db/alt_u_div_mve.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_u_div_mve.tdf                            ;           ;
; db/lpm_divide_m3m.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/lpm_divide_m3m.tdf                           ;           ;
; db/sign_div_unsign_qlh.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/sign_div_unsign_qlh.tdf                      ;           ;
; db/alt_u_div_ove.tdf                           ; yes             ; Auto-Generated Megafunction            ; D:/School/ECE 241/Project0.85/db/alt_u_div_ove.tdf                            ;           ;
+------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4335           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 7673           ;
;     -- 7 input functions                    ; 59             ;
;     -- 6 input functions                    ; 822            ;
;     -- 5 input functions                    ; 1187           ;
;     -- 4 input functions                    ; 1107           ;
;     -- <=3 input functions                  ; 4498           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2707           ;
;                                             ;                ;
; I/O pins                                    ; 168            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2428280        ;
; Total DSP Blocks                            ; 19             ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; TD_CLK27~input ;
; Maximum fan-out                             ; 2676           ;
; Total fan-out                               ; 46841          ;
; Average fan-out                             ; 4.14           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC_TV                                      ; 7673 (1688)       ; 2707 (24)    ; 2428280           ; 19         ; 168  ; 0            ; |DE1_SoC_TV                                                                                                                                                      ; work         ;
;    |AUDIO_DAC:u12|                               ; 15 (15)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|AUDIO_DAC:u12                                                                                                                                        ; work         ;
;    |Background2:background|                      ; 16 (0)            ; 8 (0)        ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Background2:background                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|          ; 16 (0)            ; 8 (0)        ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Background2:background|altsyncram:altsyncram_component                                                                                               ; work         ;
;          |altsyncram_b6g1:auto_generated|        ; 16 (0)            ; 8 (8)        ; 1572864           ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated                                                                ; work         ;
;             |decode_m2a:rden_decode|             ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated|decode_m2a:rden_decode                                         ; work         ;
;    |Cursor:Cursor1|                              ; 739 (84)          ; 399 (23)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1                                                                                                                                       ; work         ;
;       |ImageProcessor:imProcG|                   ; 332 (138)         ; 188 (188)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG                                                                                                                ; work         ;
;          |lpm_divide:Div0|                       ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div0                                                                                                ; work         ;
;             |lpm_divide_ibm:auto_generated|      ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                                  ; work         ;
;                |sign_div_unsign_olh:divider|     ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                      ; work         ;
;                   |alt_u_div_mve:divider|        ; 97 (97)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                ; work         ;
;          |lpm_divide:Div1|                       ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div1                                                                                                ; work         ;
;             |lpm_divide_ibm:auto_generated|      ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                                  ; work         ;
;                |sign_div_unsign_olh:divider|     ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                      ; work         ;
;                   |alt_u_div_mve:divider|        ; 97 (97)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                ; work         ;
;       |ImageProcessor:imProcR|                   ; 323 (129)         ; 188 (188)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR                                                                                                                ; work         ;
;          |lpm_divide:Div0|                       ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div0                                                                                                ; work         ;
;             |lpm_divide_ibm:auto_generated|      ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                                  ; work         ;
;                |sign_div_unsign_olh:divider|     ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                      ; work         ;
;                   |alt_u_div_mve:divider|        ; 97 (97)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                ; work         ;
;          |lpm_divide:Div1|                       ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1                                                                                                ; work         ;
;             |lpm_divide_ibm:auto_generated|      ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1|lpm_divide_ibm:auto_generated                                                                  ; work         ;
;                |sign_div_unsign_olh:divider|     ; 97 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                      ; work         ;
;                   |alt_u_div_mve:divider|        ; 97 (97)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                ; work         ;
;    |DIV:u5|                                      ; 48 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5                                                                                                                                               ; work         ;
;       |lpm_divide:LPM_DIVIDE_component|          ; 48 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component                                                                                                               ; work         ;
;          |lpm_divide_h3t:auto_generated|         ; 48 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated                                                                                 ; work         ;
;             |sign_div_unsign_3li:divider|        ; 48 (0)            ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider                                                     ; work         ;
;                |alt_u_div_tuf:divider|           ; 48 (48)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider                               ; work         ;
;    |I2C_AV_Config:u1|                            ; 104 (58)          ; 75 (45)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|I2C_AV_Config:u1                                                                                                                                     ; work         ;
;       |I2C_Controller:u0|                        ; 46 (46)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                   ; work         ;
;    |ITU_656_Decoder:u4|                          ; 38 (38)           ; 80 (80)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|ITU_656_Decoder:u4                                                                                                                                   ; work         ;
;    |Line_Buffer:u10|                             ; 34 (0)            ; 21 (0)       ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10                                                                                                                                      ; work         ;
;       |altshift_taps:ALTSHIFT_TAPS_component|    ; 34 (0)            ; 21 (0)       ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component                                                                                                ; work         ;
;          |shift_taps_9c61:auto_generated|        ; 34 (1)            ; 21 (1)       ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated                                                                 ; work         ;
;             |altsyncram_ffj1:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2                                     ; work         ;
;             |cntr_b6h:cntr3|                     ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3                                                  ; work         ;
;             |cntr_lmf:cntr1|                     ; 14 (12)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1                                                  ; work         ;
;                |cmpr_pac:cmpr6|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                   ; work         ;
;    |Line_Buffer:u11|                             ; 34 (0)            ; 21 (0)       ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11                                                                                                                                      ; work         ;
;       |altshift_taps:ALTSHIFT_TAPS_component|    ; 34 (0)            ; 21 (0)       ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component                                                                                                ; work         ;
;          |shift_taps_9c61:auto_generated|        ; 34 (1)            ; 21 (1)       ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated                                                                 ; work         ;
;             |altsyncram_ffj1:altsyncram2|        ; 0 (0)             ; 0 (0)        ; 10208             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2                                     ; work         ;
;             |cntr_b6h:cntr3|                     ; 19 (19)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3                                                  ; work         ;
;             |cntr_lmf:cntr1|                     ; 14 (12)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1                                                  ; work         ;
;                |cmpr_pac:cmpr6|                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                   ; work         ;
;    |Reset_Delay:u3|                              ; 32 (32)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Reset_Delay:u3                                                                                                                                       ; work         ;
;    |Reticle:reticle|                             ; 0 (0)             ; 0 (0)        ; 15000             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Reticle:reticle                                                                                                                                      ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)        ; 15000             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Reticle:reticle|altsyncram:altsyncram_component                                                                                                      ; work         ;
;          |altsyncram_4bg1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 15000             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Reticle:reticle|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated                                                                       ; work         ;
;    |Sdram_Control_4Port:u6|                      ; 547 (198)         ; 574 (127)    ; 24608             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6                                                                                                                               ; work         ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                          ; Sdram_PLL    ;
;          |Sdram_PLL_0002:sdram_pll_inst|         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst                                                                            ; Sdram_PLL    ;
;             |altera_pll:altera_pll_i|            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                    ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 73 (0)            ; 114 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                      ; work         ;
;          |dcfifo:dcfifo_component|               ; 73 (0)            ; 114 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; work         ;
;             |dcfifo_bg02:auto_generated|         ; 73 (15)           ; 114 (30)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                   ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                       ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp                        ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16  ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp                        ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13  ; work         ;
;                |altsyncram_jnb1:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram                          ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                           ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                ; work         ;
;       |Sdram_RD_FIFO:read_fifo2|                 ; 73 (0)            ; 114 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                      ; work         ;
;          |dcfifo:dcfifo_component|               ; 73 (0)            ; 114 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ; work         ;
;             |dcfifo_bg02:auto_generated|         ; 73 (15)           ; 114 (30)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                   ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                       ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp                        ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16  ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp                        ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13  ; work         ;
;                |altsyncram_jnb1:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram                          ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                          ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                           ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 73 (0)            ; 114 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|               ; 73 (0)            ; 114 (0)      ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_bg02:auto_generated|         ; 73 (15)           ; 114 (30)     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                  ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                      ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp                       ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp                       ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)             ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ; work         ;
;                |altsyncram_jnb1:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram                         ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                         ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                          ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|               ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_bg02:auto_generated|         ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                  ; work         ;
;                |altsyncram_jnb1:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32                ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram                         ; work         ;
;       |command:command1|                         ; 55 (55)           ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1                                                                                                              ; work         ;
;       |control_interface:control1|               ; 75 (75)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1                                                                                                    ; work         ;
;    |Shooter:gameLogic|                           ; 3261 (351)        ; 1373 (103)   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic                                                                                                                                    ; work         ;
;       |Target:T10|                               ; 291 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10                                                                                                                         ; work         ;
;          |LFSR:randomGenerator1|                 ; 22 (22)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|LFSR:randomGenerator1                                                                                                   ; work         ;
;          |LFSR:randomGenerator2|                 ; 19 (19)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|LFSR:randomGenerator2                                                                                                   ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|lpm_divide:Mod0                                                                                                         ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                           ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                               ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                         ; work         ;
;       |Target:T1|                                ; 287 (136)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 19 (19)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 19 (19)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T2|                                ; 289 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 20 (20)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 19 (19)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T3|                                ; 290 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 21 (21)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 19 (19)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T4|                                ; 288 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 20 (20)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 18 (18)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T5|                                ; 288 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 20 (20)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 18 (18)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T6|                                ; 297 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 24 (24)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 23 (23)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T7|                                ; 291 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 20 (20)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 21 (21)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T8|                                ; 291 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 20 (20)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 21 (21)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;       |Target:T9|                                ; 298 (137)         ; 127 (72)     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9                                                                                                                          ; work         ;
;          |LFSR:randomGenerator1|                 ; 27 (27)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|LFSR:randomGenerator1                                                                                                    ; work         ;
;          |LFSR:randomGenerator2|                 ; 21 (21)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|LFSR:randomGenerator2                                                                                                    ; work         ;
;          |lpm_divide:Mod0|                       ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|lpm_divide:Mod0                                                                                                          ; work         ;
;             |lpm_divide_m3m:auto_generated|      ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|lpm_divide:Mod0|lpm_divide_m3m:auto_generated                                                                            ; work         ;
;                |sign_div_unsign_qlh:divider|     ; 113 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider                                                ; work         ;
;                   |alt_u_div_ove:divider|        ; 113 (113)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|lpm_divide:Mod0|lpm_divide_m3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_ove:divider                          ; work         ;
;    |TD_Detect:u2|                                ; 13 (13)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TD_Detect:u2                                                                                                                                         ; work         ;
;    |TScreen:title|                               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TScreen:title                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component                                                                                                        ; work         ;
;          |altsyncram_akg1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated                                                                         ; work         ;
;    |TimeDisplayController:timeController|        ; 396 (28)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController                                                                                                                 ; work         ;
;       |lpm_divide:Div0|                          ; 102 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div0                                                                                                 ; work         ;
;          |lpm_divide_jbm:auto_generated|         ; 102 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div0|lpm_divide_jbm:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_tlh:divider|        ; 102 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_tlh:divider                                       ; work         ;
;                |alt_u_div_pve:divider|           ; 102 (102)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div0|lpm_divide_jbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_pve:divider                 ; work         ;
;       |lpm_divide:Div1|                          ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div1                                                                                                 ; work         ;
;          |lpm_divide_3am:auto_generated|         ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div1|lpm_divide_3am:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_9kh:divider|        ; 27 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                                       ; work         ;
;                |alt_u_div_ose:divider|           ; 27 (27)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                 ; work         ;
;       |lpm_divide:Div2|                          ; 25 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div2                                                                                                 ; work         ;
;          |lpm_divide_3am:auto_generated|         ; 25 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div2|lpm_divide_3am:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_9kh:divider|        ; 25 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div2|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                                       ; work         ;
;                |alt_u_div_ose:divider|           ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Div2|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                 ; work         ;
;       |lpm_divide:Mod0|                          ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod0                                                                                                 ; work         ;
;          |lpm_divide_62m:auto_generated|         ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_9kh:divider|        ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                       ; work         ;
;                |alt_u_div_ose:divider|           ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                 ; work         ;
;       |lpm_divide:Mod1|                          ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod1                                                                                                 ; work         ;
;          |lpm_divide_62m:auto_generated|         ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod1|lpm_divide_62m:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_9kh:divider|        ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                       ; work         ;
;                |alt_u_div_ose:divider|           ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                 ; work         ;
;       |lpm_divide:Mod2|                          ; 118 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod2                                                                                                 ; work         ;
;          |lpm_divide_p3m:auto_generated|         ; 118 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod2|lpm_divide_p3m:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_tlh:divider|        ; 118 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod2|lpm_divide_p3m:auto_generated|sign_div_unsign_tlh:divider                                       ; work         ;
;                |alt_u_div_pve:divider|           ; 118 (118)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod2|lpm_divide_p3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_pve:divider                 ; work         ;
;       |lpm_divide:Mod3|                          ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod3                                                                                                 ; work         ;
;          |lpm_divide_62m:auto_generated|         ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod3|lpm_divide_62m:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_9kh:divider|        ; 29 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod3|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                       ; work         ;
;                |alt_u_div_ose:divider|           ; 29 (29)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod3|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                 ; work         ;
;       |lpm_divide:Mod4|                          ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod4                                                                                                 ; work         ;
;          |lpm_divide_62m:auto_generated|         ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod4|lpm_divide_62m:auto_generated                                                                   ; work         ;
;             |sign_div_unsign_9kh:divider|        ; 18 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod4|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                       ; work         ;
;                |alt_u_div_ose:divider|           ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|TimeDisplayController:timeController|lpm_divide:Mod4|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                 ; work         ;
;    |VGA_Ctrl:u9|                                 ; 75 (75)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|VGA_Ctrl:u9                                                                                                                                          ; work         ;
;    |YCbCr2RGB:u8|                                ; 105 (105)         ; 24 (24)      ; 0                 ; 8          ; 0    ; 0            ; |DE1_SoC_TV|YCbCr2RGB:u8                                                                                                                                         ; work         ;
;    |YUV422_to_444:u7|                            ; 0 (0)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|YUV422_to_444:u7                                                                                                                                     ; work         ;
;    |lpm_divide:Div15|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div15                                                                                                                                     ; work         ;
;       |lpm_divide_gbm:auto_generated|            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div15|lpm_divide_gbm:auto_generated                                                                                                       ; work         ;
;          |sign_div_unsign_mlh:divider|           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div15|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                           ; work         ;
;             |alt_u_div_ive:divider|              ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div15|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                     ; work         ;
;    |lpm_divide:Div23|                            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div23                                                                                                                                     ; work         ;
;       |lpm_divide_gbm:auto_generated|            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div23|lpm_divide_gbm:auto_generated                                                                                                       ; work         ;
;          |sign_div_unsign_mlh:divider|           ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div23|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                           ; work         ;
;             |alt_u_div_ive:divider|              ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div23|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                     ; work         ;
;    |lpm_divide:Div31|                            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div31                                                                                                                                     ; work         ;
;       |lpm_divide_gbm:auto_generated|            ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div31|lpm_divide_gbm:auto_generated                                                                                                       ; work         ;
;          |sign_div_unsign_mlh:divider|           ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div31|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                           ; work         ;
;             |alt_u_div_ive:divider|              ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div31|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                     ; work         ;
;    |lpm_divide:Div38|                            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div38                                                                                                                                     ; work         ;
;       |lpm_divide_gbm:auto_generated|            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div38|lpm_divide_gbm:auto_generated                                                                                                       ; work         ;
;          |sign_div_unsign_mlh:divider|           ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div38|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                           ; work         ;
;             |alt_u_div_ive:divider|              ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div38|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                     ; work         ;
;    |lpm_divide:Div39|                            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div39                                                                                                                                     ; work         ;
;       |lpm_divide_gbm:auto_generated|            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div39|lpm_divide_gbm:auto_generated                                                                                                       ; work         ;
;          |sign_div_unsign_mlh:divider|           ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div39|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                           ; work         ;
;             |alt_u_div_ive:divider|              ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div39|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                     ; work         ;
;    |lpm_divide:Div7|                             ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div7                                                                                                                                      ; work         ;
;       |lpm_divide_gbm:auto_generated|            ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div7|lpm_divide_gbm:auto_generated                                                                                                        ; work         ;
;          |sign_div_unsign_mlh:divider|           ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div7|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                                                                            ; work         ;
;             |alt_u_div_ive:divider|              ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_TV|lpm_divide:Div7|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider                                                      ; work         ;
;    |multiFrameStorage:frame1|                    ; 164 (164)         ; 0 (0)        ; 787200            ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1                                                                                                                             ; work         ;
;       |frameStorage:FS10|                        ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component                                                                           ; work         ;
;             |altsyncram_rnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated                                            ; work         ;
;       |frameStorage:FS1|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_qnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS2|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_qnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS3|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_qnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS4|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_qnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS5|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_qnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS6|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_rnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS7|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_rnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS8|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_rnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated                                             ; work         ;
;       |frameStorage:FS9|                         ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component                                                                            ; work         ;
;             |altsyncram_rnp2:auto_generated|     ; 0 (0)             ; 0 (0)        ; 78720             ; 0          ; 0    ; 0            ; |DE1_SoC_TV|multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated                                             ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------------+
; Name                                                                                                                                    ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------------+
; Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated|ALTSYNCRAM                                        ; AUTO       ; ROM              ; 131072       ; 12           ; --           ; --           ; 1572864 ; smallerCave.mif      ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM             ; M10K block ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208   ; None                 ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM             ; M10K block ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208   ; None                 ;
; Reticle:reticle|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated|ALTSYNCRAM                                               ; AUTO       ; ROM              ; 625          ; 24           ; --           ; --           ; 15000   ; Reticle.mif          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                 ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192    ; None                 ;
; TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|ALTSYNCRAM                                                 ; AUTO       ; ROM              ; 8192         ; 12           ; --           ; --           ; 98304   ; FinalTitleScreen.mif ;
; multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ALTSYNCRAM                    ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF2.mif            ;
; multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF1.mif            ;
; multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF1.mif            ;
; multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF1.mif            ;
; multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF1.mif            ;
; multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF1.mif            ;
; multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF2.mif            ;
; multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF2.mif            ;
; multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF2.mif            ;
; multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated|ALTSYNCRAM                     ; AUTO       ; True Dual Port   ; 3280         ; 24           ; 3280         ; 24           ; 78720   ; batF2.mif            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 19          ; 2.00                ; --                ;
; DSP Block           ; 19          ; --                  ; --                ;
; DSP 18-bit Element  ; 19          ; 2.00                ; --                ;
; Unsigned Multiplier ; 19          ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                          ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                                   ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |DE1_SoC_TV|Background2:background                           ; D:/School/ECE 241/Project0.85/Background2.v                       ;
; Altera ; ROM: 1-PORT                ; N/A     ; N/A          ; N/A          ; |DE1_SoC_TV|TScreen:title                                    ; D:/School/ECE 241/Project0.85/TScreen.v                           ;
; Altera ; LPM_DIVIDE                 ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|DIV:u5                                           ; D:/School/ECE 241/Project0.85/v/DIV.v                             ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2  ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; altera_pll                 ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1      ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_PLL.v     ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1 ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2 ; D:/School/ECE 241/Project0.85/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Line_Buffer:u10                                  ; D:/School/ECE 241/Project0.85/v/Line_Buffer.v                     ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |DE1_SoC_TV|Line_Buffer:u11                                  ; D:/School/ECE 241/Project0.85/v/Line_Buffer.v                     ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE1_SoC_TV|I2C_AV_Config:u1|mSetup_ST            ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_TV|Shooter:gameLogic|currentState                                                   ;
+----------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; currentState.LOSE_S ; currentState.END_S ; currentState.PLAY_S ; currentState.START_S ;
+----------------------+---------------------+--------------------+---------------------+----------------------+
; currentState.START_S ; 0                   ; 0                  ; 0                   ; 0                    ;
; currentState.PLAY_S  ; 0                   ; 0                  ; 1                   ; 1                    ;
; currentState.END_S   ; 0                   ; 1                  ; 0                   ; 1                    ;
; currentState.LOSE_S  ; 1                   ; 0                  ; 0                   ; 1                    ;
+----------------------+---------------------+--------------------+---------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUDIO_DAC:u12|FLASH_Out_Tmp[0..15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|FLASH_Out[0..15]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[0..15]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SDRAM_Out[0..15]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[0..15]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|SRAM_Out[0..15]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0..9]                                          ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0..9]                                                  ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                         ; Stuck at VCC due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                            ; Stuck at VCC due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                 ; Stuck at GND due to stuck port clock                                                                                                                 ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[0,3]                         ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; AUDIO_DAC:u12|LRCK_2X_DIV[0..7]                                                                                                                                    ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|LRCK_4X_DIV[0..6]                                                                                                                                    ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|LRCK_2X                                                                                                                                              ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|LRCK_4X                                                                                                                                              ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|SIN_Cont[0..5]                                                                                                                                       ; Lost fanout                                                                                                                                          ;
; AUDIO_DAC:u12|FLASH_Cont[0..19]                                                                                                                                    ; Lost fanout                                                                                                                                          ;
; I2C_AV_Config:u1|mI2C_DATA[16,17,19,23]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                          ;
; Shooter:gameLogic|T9Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T8Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T7Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T6Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T5Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T4Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T3Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T2Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Shooter:gameLogic|T1Reset                                                                                                                                          ; Merged with Shooter:gameLogic|T10Reset                                                                                                               ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                     ;
; I2C_AV_Config:u1|mI2C_DATA[20,21]                                                                                                                                  ; Merged with I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                           ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[20,21]                                                                                                                       ; Merged with I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                ;
; Shooter:gameLogic|Target:T10|stateRateDivide[23]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[23]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[22]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[22]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[21]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[21]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[20]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[20]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[19]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[19]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[18]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[18]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[17]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[17]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[16]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[16]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[15]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[15]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[14]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[14]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[13]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[13]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[12]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[12]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[11]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[11]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[10]                                                                                                                   ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[10]                                                                                     ;
; Shooter:gameLogic|Target:T10|stateRateDivide[9]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[9]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[8]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[8]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[7]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[7]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[6]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[6]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[5]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[5]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[4]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[4]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[3]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[3]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[2]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[2]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[1]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[1]                                                                                      ;
; Shooter:gameLogic|Target:T10|stateRateDivide[0]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T10|directionRateDivide[0]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T7|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T7|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T7|directionRateDivide[0]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T6|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T6|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T6|directionRateDivide[0]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T5|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T5|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T5|directionRateDivide[0]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T2|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T2|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T2|directionRateDivide[0]                                                                                       ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[0]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[0]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[1]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[1]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[2]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[2]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[3]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[3]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[4]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[4]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[5]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[5]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[6]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[6]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[7]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[7]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[8]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[8]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[9]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[9]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcG|numY[10]                                                                                                                     ; Merged with Cursor:Cursor1|ImageProcessor:imProcG|numX[10]                                                                                           ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[0]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[0]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[1]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[1]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[2]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[2]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[3]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[3]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[4]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[4]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[5]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[5]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[6]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[6]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[7]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[7]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[8]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[8]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[9]                                                                                                                      ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[9]                                                                                            ;
; Cursor:Cursor1|ImageProcessor:imProcR|numY[10]                                                                                                                     ; Merged with Cursor:Cursor1|ImageProcessor:imProcR|numX[10]                                                                                           ;
; Sdram_Control_4Port:u6|rWR1_ADDR[1..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|rRD1_ADDR[1..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|rRD2_ADDR[1..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|mADDR[1..6]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|mADDR[0]                                                                                                          ;
; Sdram_Control_4Port:u6|mLENGTH[1..6,8]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                        ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[1..6]                                                                                                      ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                               ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[2]                           ; Merged with DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[1] ;
; Shooter:gameLogic|Target:T9|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T9|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T9|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T9|directionRateDivide[0]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T8|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T8|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T8|directionRateDivide[0]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T4|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T4|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T4|directionRateDivide[0]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T3|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T3|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T3|directionRateDivide[0]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[23]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[23]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[22]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[22]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[21]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[21]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[20]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[20]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[19]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[19]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[18]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[18]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[17]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[17]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[16]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[16]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[15]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[15]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[14]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[14]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[13]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[13]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[12]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[12]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[11]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[11]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[10]                                                                                                                    ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[10]                                                                                      ;
; Shooter:gameLogic|Target:T1|stateRateDivide[9]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[9]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[8]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[8]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[7]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[7]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[6]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[6]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[5]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[5]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[4]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[4]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[3]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[3]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[2]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[2]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[1]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[1]                                                                                       ;
; Shooter:gameLogic|Target:T1|stateRateDivide[0]                                                                                                                     ; Merged with Shooter:gameLogic|Target:T1|directionRateDivide[0]                                                                                       ;
; AUDIO_DAC:u12|SEL_Cont[0..3]                                                                                                                                       ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                               ; Lost fanout                                                                                                                                          ;
; Shooter:gameLogic|Target:T10|currentState[2]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T9|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T8|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T7|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T6|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T5|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T4|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T3|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T2|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T1|currentState[2]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0..9]                                                  ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                            ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|mADDR[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                         ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T2|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T1|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T5|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T4|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T3|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T10|currentDir[2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T9|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T8|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T7|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Shooter:gameLogic|Target:T6|currentDir[2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|mSetup_ST~9                                                                                                                                       ; Lost fanout                                                                                                                                          ;
; I2C_AV_Config:u1|mSetup_ST~10                                                                                                                                      ; Lost fanout                                                                                                                                          ;
; Shooter:gameLogic|currentState~2                                                                                                                                   ; Lost fanout                                                                                                                                          ;
; Shooter:gameLogic|currentState~3                                                                                                                                   ; Lost fanout                                                                                                                                          ;
; Shooter:gameLogic|currentState~4                                                                                                                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|mWR                                                                                                                                         ; Merged with Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                        ;
; AUDIO_DAC:u12|BCK_DIV[3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Total Number of Removed Registers = 645                                                                                                                            ;                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[9]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|mLENGTH[0], Sdram_Control_4Port:u6|WR_MASK[1],                                                                                            ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6,                         ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[1],                 ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0],                 ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|mADDR[0],                                                                                                                                 ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0],                                                                                                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                      ; Stuck at VCC              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                       ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[15]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[15], AUDIO_DAC:u12|LRCK_2X, AUDIO_DAC:u12|LRCK_4X,                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ; AUDIO_DAC:u12|FLASH_Cont[0], AUDIO_DAC:u12|SEL_Cont[3], AUDIO_DAC:u12|SEL_Cont[2],                                                                               ;
;                                                                                                                                                                 ;                           ; AUDIO_DAC:u12|SEL_Cont[1], AUDIO_DAC:u12|SEL_Cont[0]                                                                                                             ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                   ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[9]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[9]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[8]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[8]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[7]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[7]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[6]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[6]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[5]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[5]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[4]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[4]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[3]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[3]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[2]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[2]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[1]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[1]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[0]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[0]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[15]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[15]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[14]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[14]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[13]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[13]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[12]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[12]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[6]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[6]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[10]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[10]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[9]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[9]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[8]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[8]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[7]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[7]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[6]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[6]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[5]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[5]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[4]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[4]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[3]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[3]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[2]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[2]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[1]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[1]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[0]                                                                                                                                   ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[0]                                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[14]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[14]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[13]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[13]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[12]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[12]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[11]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[11]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[10]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[10]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[9]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[9]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[8]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[8]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[7]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[7]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[5]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[5]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[4]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[4]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[3]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[3]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[2]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[2]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[1]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[1]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|FLASH_Out_Tmp[0]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|FLASH_Out[0]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[15]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[15]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SRAM_Out_Tmp[11]                                                                                                                                  ; Stuck at GND              ; AUDIO_DAC:u12|SRAM_Out[11]                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[14]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[14]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[13]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[13]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[12]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[12]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[11]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[11]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; AUDIO_DAC:u12|SDRAM_Out_Tmp[10]                                                                                                                                 ; Stuck at GND              ; AUDIO_DAC:u12|SDRAM_Out[10]                                                                                                                                      ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[23]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[23]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[19]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[19]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[17]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[17]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[16]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[16]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2707  ;
; Number of registers using Synchronous Clear  ; 1162  ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 765   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1642  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                          ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                    ; 2       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                           ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                           ; 23      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                           ; 21      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                           ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                           ; 15      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                           ; 15      ;
; VGA_Ctrl:u9|oVGA_HS                                                                                                                        ; 14      ;
; VGA_Ctrl:u9|oVGA_VS                                                                                                                        ; 2       ;
; Shooter:gameLogic|Target:T3|currentState[1]                                                                                                ; 28      ;
; Shooter:gameLogic|Target:T4|currentState[1]                                                                                                ; 28      ;
; Shooter:gameLogic|Target:T7|currentState[1]                                                                                                ; 10      ;
; Shooter:gameLogic|Target:T9|currentState[1]                                                                                                ; 28      ;
; Shooter:gameLogic|Target:T8|currentState[1]                                                                                                ; 28      ;
; Shooter:gameLogic|Target:T10|currentState[1]                                                                                               ; 28      ;
; Shooter:gameLogic|Target:T5|currentState[1]                                                                                                ; 27      ;
; Shooter:gameLogic|Target:T6|currentState[1]                                                                                                ; 10      ;
; Shooter:gameLogic|Target:T1|currentState[1]                                                                                                ; 9       ;
; Shooter:gameLogic|Target:T2|currentState[1]                                                                                                ; 10      ;
; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                     ; 5       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 9       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                        ; 4       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                        ; 4       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                       ; 5       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                       ; 3       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 8       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 8       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|dffe4                                                 ; 16      ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|dffe4                                                 ; 16      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 2       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 5       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 5       ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[1]   ; 10      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 2       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit9                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit9                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit6                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit6                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit5                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit5                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit4                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit4                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit3                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit3                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit2                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit2                       ; 1       ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit1                       ; 1       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit1                       ; 1       ;
; Total number of inverted registers = 54                                                                                                    ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|currentDir[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|currentDir[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|currentDir[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|currentDir[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|currentDir[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|currentDir[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|currentDir[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|currentDir[1]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|currentDir[2]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|currentDir[2]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|BA[0]               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|control_interface:control1|timer[11] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|command_delay[0]    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|numX[4]               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|numX[4]               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_TV|ITU_656_Decoder:u4|Cont[11]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_TV|YCbCr2RGB:u8|oBlue[8]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_TV|YCbCr2RGB:u8|oGreen[7]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_TV|YCbCr2RGB:u8|oRed[4]                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|oNumSeconds[8]                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|outputR[9]                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|SA[9]               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|mADDR[15]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[19]                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rWR1_ADDR[18]                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[13]                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|currHorLength[4]      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|currHorLength[0]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|command:command1|rp_done             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcR|maxHorLength[7]       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_TV|Cursor:Cursor1|ImageProcessor:imProcG|maxHorLength[4]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_TV|ITU_656_Decoder:u4|YCbCr[1]                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|mWR                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|RD_MASK[0]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|CMD[1]                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|X[2]                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|X[6]                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|X[0]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|X[5]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|X[2]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|X[5]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|X[0]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|X[1]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|X[2]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|X[3]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|X[0]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|X[1]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|X[2]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|X[4]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|X[2]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|X[9]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|X[0]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|X[4]                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|X[0]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|X[4]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T10|Y[4]                           ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T9|Y[8]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T8|Y[3]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T7|Y[4]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T6|Y[3]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T5|Y[8]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T4|Y[6]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T3|Y[7]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T2|Y[5]                            ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE1_SoC_TV|Shooter:gameLogic|Target:T1|Y[7]                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|ST[9]                                ;
; 10:1               ; 6 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|outputG[6]                                                  ;
; 22:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|outputB[2]                                                  ;
; 22:1               ; 2 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|outputR[2]                                                  ;
; 37:1               ; 4 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|outputB[4]                                                  ;
; 37:1               ; 4 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|outputR[5]                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD1_ADDR[9]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[8]                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_TV|Sdram_Control_4Port:u6|rRD2_ADDR[7]                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TV|outputG                                                     ;
; 27:1               ; 4 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_TV|outputG                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for Reticle:reticle|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC_TV ;
+----------------+--------------------------+--------------------------------+
; Parameter Name ; Value                    ; Type                           ;
+----------------+--------------------------+--------------------------------+
; cursorSize     ; 12                       ; Signed Integer                 ;
; TARGET_WIDTH   ; 82                       ; Signed Integer                 ;
; TARGET_HEIGHT  ; 40                       ; Signed Integer                 ;
; START_S        ; 000                      ; Unsigned Binary                ;
; PLAY_S         ; 001                      ; Unsigned Binary                ;
; END_S          ; 010                      ; Unsigned Binary                ;
; LOSE_S         ; 011                      ; Unsigned Binary                ;
; DEAD_S         ; 000                      ; Unsigned Binary                ;
; DYING_S        ; 001                      ; Unsigned Binary                ;
; ALIVE1_S       ; 010                      ; Unsigned Binary                ;
; ALIVE2_S       ; 011                      ; Unsigned Binary                ;
; WHITE          ; 111111111111111111111111 ; Unsigned Binary                ;
; FRAME_SIZE     ; 3280                     ; Signed Integer                 ;
; startX         ; 100000000                ; Unsigned Binary                ;
; endX           ; 110000001                ; Unsigned Binary                ;
; startY         ; 010100100                ; Unsigned Binary                ;
; endY           ; 011000100                ; Unsigned Binary                ;
+----------------+--------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                            ;
; LPM_WIDTHD             ; 4              ; Signed Integer                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 1              ; Signed Integer                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_h3t ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                                                                   ;
+--------------------------------------+----------------+----------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 27.0 MHz       ; String                                                                                 ;
; fractional_vco_multiplier            ; false          ; String                                                                                 ;
; pll_type                             ; General        ; String                                                                                 ;
; pll_subtype                          ; General        ; String                                                                                 ;
; number_of_clocks                     ; 3              ; Signed Integer                                                                         ;
; operation_mode                       ; normal         ; String                                                                                 ;
; deserialization_factor               ; 4              ; Signed Integer                                                                         ;
; data_rate                            ; 0              ; Signed Integer                                                                         ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                                                         ;
; output_clock_frequency0              ; 100.000000 MHz ; String                                                                                 ;
; phase_shift0                         ; 0 ps           ; String                                                                                 ;
; duty_cycle0                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency1              ; 100.000000 MHz ; String                                                                                 ;
; phase_shift1                         ; -3055 ps       ; String                                                                                 ;
; duty_cycle1                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency2              ; 18.367346 MHz  ; String                                                                                 ;
; phase_shift2                         ; 0 ps           ; String                                                                                 ;
; duty_cycle2                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency3              ; 0 MHz          ; String                                                                                 ;
; phase_shift3                         ; 0 ps           ; String                                                                                 ;
; duty_cycle3                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency4              ; 0 MHz          ; String                                                                                 ;
; phase_shift4                         ; 0 ps           ; String                                                                                 ;
; duty_cycle4                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency5              ; 0 MHz          ; String                                                                                 ;
; phase_shift5                         ; 0 ps           ; String                                                                                 ;
; duty_cycle5                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency6              ; 0 MHz          ; String                                                                                 ;
; phase_shift6                         ; 0 ps           ; String                                                                                 ;
; duty_cycle6                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency7              ; 0 MHz          ; String                                                                                 ;
; phase_shift7                         ; 0 ps           ; String                                                                                 ;
; duty_cycle7                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency8              ; 0 MHz          ; String                                                                                 ;
; phase_shift8                         ; 0 ps           ; String                                                                                 ;
; duty_cycle8                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency9              ; 0 MHz          ; String                                                                                 ;
; phase_shift9                         ; 0 ps           ; String                                                                                 ;
; duty_cycle9                          ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency10             ; 0 MHz          ; String                                                                                 ;
; phase_shift10                        ; 0 ps           ; String                                                                                 ;
; duty_cycle10                         ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency11             ; 0 MHz          ; String                                                                                 ;
; phase_shift11                        ; 0 ps           ; String                                                                                 ;
; duty_cycle11                         ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency12             ; 0 MHz          ; String                                                                                 ;
; phase_shift12                        ; 0 ps           ; String                                                                                 ;
; duty_cycle12                         ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency13             ; 0 MHz          ; String                                                                                 ;
; phase_shift13                        ; 0 ps           ; String                                                                                 ;
; duty_cycle13                         ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency14             ; 0 MHz          ; String                                                                                 ;
; phase_shift14                        ; 0 ps           ; String                                                                                 ;
; duty_cycle14                         ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency15             ; 0 MHz          ; String                                                                                 ;
; phase_shift15                        ; 0 ps           ; String                                                                                 ;
; duty_cycle15                         ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency16             ; 0 MHz          ; String                                                                                 ;
; phase_shift16                        ; 0 ps           ; String                                                                                 ;
; duty_cycle16                         ; 50             ; Signed Integer                                                                         ;
; output_clock_frequency17             ; 0 MHz          ; String                                                                                 ;
; phase_shift17                        ; 0 ps           ; String                                                                                 ;
; duty_cycle17                         ; 50             ; Signed Integer                                                                         ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                                                                         ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                                                                         ;
; m_cnt_bypass_en                      ; false          ; String                                                                                 ;
; m_cnt_odd_div_duty_en                ; false          ; String                                                                                 ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                                                                         ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                                                                         ;
; n_cnt_bypass_en                      ; false          ; String                                                                                 ;
; n_cnt_odd_div_duty_en                ; false          ; String                                                                                 ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en0                     ; false          ; String                                                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                                                                 ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en1                     ; false          ; String                                                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                                                                 ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en2                     ; false          ; String                                                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                                                                 ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en3                     ; false          ; String                                                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                                                                 ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en4                     ; false          ; String                                                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                                                                 ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en5                     ; false          ; String                                                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                                                                 ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en6                     ; false          ; String                                                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                                                                 ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en7                     ; false          ; String                                                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                                                                 ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en8                     ; false          ; String                                                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                                                                 ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en9                     ; false          ; String                                                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                                                                 ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en10                    ; false          ; String                                                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                                                                 ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en11                    ; false          ; String                                                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                                                                 ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en12                    ; false          ; String                                                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                                                                 ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en13                    ; false          ; String                                                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                                                                 ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en14                    ; false          ; String                                                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                                                                 ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en15                    ; false          ; String                                                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                                                                 ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en16                    ; false          ; String                                                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                                                                 ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                                                         ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                                                         ;
; c_cnt_bypass_en17                    ; false          ; String                                                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                                                                 ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                                                                 ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                                                         ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                                                         ;
; pll_vco_div                          ; 1              ; Signed Integer                                                                         ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                                                                 ;
; pll_cp_current                       ; 0              ; Signed Integer                                                                         ;
; pll_bwctrl                           ; 0              ; Signed Integer                                                                         ;
; pll_fractional_division              ; 1              ; Signed Integer                                                                         ;
; pll_fractional_cout                  ; 24             ; Signed Integer                                                                         ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                                                                 ;
; mimic_fbclk_type                     ; gclk           ; String                                                                                 ;
; pll_fbclk_mux_1                      ; glb            ; String                                                                                 ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                                                                 ;
; refclk1_frequency                    ; 0 MHz          ; String                                                                                 ;
; pll_clkin_0_src                      ; clk_0          ; String                                                                                 ;
; pll_clkin_1_src                      ; clk_0          ; String                                                                                 ;
; pll_clk_loss_sw_en                   ; false          ; String                                                                                 ;
; pll_auto_clk_sw_en                   ; false          ; String                                                                                 ;
; pll_manu_clk_sw_en                   ; false          ; String                                                                                 ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                                                         ;
+--------------------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cursor:Cursor1 ;
+-------------------+-------------+---------------------------+
; Parameter Name    ; Value       ; Type                      ;
+-------------------+-------------+---------------------------+
; C1LOWR            ; 00001111    ; Unsigned Binary           ;
; C1HIGHR           ; 11111010    ; Unsigned Binary           ;
; C2LOWR            ; 00001000    ; Unsigned Binary           ;
; C2HIGHR           ; 10010001    ; Unsigned Binary           ;
; C3LOWR            ; 10100101    ; Unsigned Binary           ;
; C3HIGHR           ; 11111000    ; Unsigned Binary           ;
; C1LOWG            ; 01010000    ; Unsigned Binary           ;
; C1HIGHG           ; 11110011    ; Unsigned Binary           ;
; C2LOWG            ; 00001000    ; Unsigned Binary           ;
; C2HIGHG           ; 01111000    ; Unsigned Binary           ;
; C3LOWG            ; 00001000    ; Unsigned Binary           ;
; C3HIGHG           ; 01111000    ; Unsigned Binary           ;
; CLICK_RECT_RADIUS ; 00000110010 ; Unsigned Binary           ;
+-------------------+-------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic ;
+----------------+--------------------------+--------------------+
; Parameter Name ; Value                    ; Type               ;
+----------------+--------------------------+--------------------+
; MAXTIME        ; 000000000100101100101000 ; Unsigned Binary    ;
; START_S        ; 000                      ; Unsigned Binary    ;
; PLAY_S         ; 001                      ; Unsigned Binary    ;
; END_S          ; 010                      ; Unsigned Binary    ;
; LOSE_S         ; 011                      ; Unsigned Binary    ;
; DEAD_S         ; 000                      ; Unsigned Binary    ;
; DYING_S        ; 001                      ; Unsigned Binary    ;
; ALIVE1_S       ; 010                      ; Unsigned Binary    ;
; ALIVE2_S       ; 011                      ; Unsigned Binary    ;
; TARGET_WIDTH   ; 82                       ; Signed Integer     ;
; TARGET_HEIGHT  ; 40                       ; Signed Integer     ;
+----------------+--------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T1 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000010101010111001100000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000011000 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T2 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000001100001101010000000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000011010 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T3 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000001111010000100100000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000011000 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T4 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000010010010011111000000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000010100 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T5 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000010011110101100010000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000001110 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T6 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000001100110100010100000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000010100 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T7 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000001101101110111010000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000010100 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T8 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000010110010001110010000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000011001 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T9 ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MAXTIME        ; 000010001101100110100000 ; Unsigned Binary              ;
; FLAP_RATE      ; 000000000000000000010101 ; Unsigned Binary              ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary              ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary              ;
; UPLEFT_S       ; 010                      ; Unsigned Binary              ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary              ;
; DEAD_S         ; 000                      ; Unsigned Binary              ;
; DYING_S        ; 001                      ; Unsigned Binary              ;
; ALIVE1_S       ; 010                      ; Unsigned Binary              ;
; ALIVE2_S       ; 011                      ; Unsigned Binary              ;
; XMAX           ; 1000101110               ; Unsigned Binary              ;
; YMAX           ; 0110010000               ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Shooter:gameLogic|Target:T10 ;
+----------------+--------------------------+-------------------------------+
; Parameter Name ; Value                    ; Type                          ;
+----------------+--------------------------+-------------------------------+
; MAXTIME        ; 000001110000110010110000 ; Unsigned Binary               ;
; FLAP_RATE      ; 000000000000000000010101 ; Unsigned Binary               ;
; DOWNRIGHT_S    ; 000                      ; Unsigned Binary               ;
; UPRIGHT_S      ; 001                      ; Unsigned Binary               ;
; UPLEFT_S       ; 010                      ; Unsigned Binary               ;
; DOWNLEFT_S     ; 011                      ; Unsigned Binary               ;
; DEAD_S         ; 000                      ; Unsigned Binary               ;
; DYING_S        ; 001                      ; Unsigned Binary               ;
; ALIVE1_S       ; 010                      ; Unsigned Binary               ;
; ALIVE2_S       ; 011                      ; Unsigned Binary               ;
; XMAX           ; 1000101110               ; Unsigned Binary               ;
; YMAX           ; 0110010000               ; Unsigned Binary               ;
+----------------+--------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TimeDisplayController:timeController ;
+----------------+------------------------------------------+-----------------------+
; Parameter Name ; Value                                    ; Type                  ;
+----------------+------------------------------------------+-----------------------+
; ONE            ; 0010000100001000010000100001010011000100 ; Unsigned Binary       ;
; TWO            ; 1111100010001000100010000100001000101110 ; Unsigned Binary       ;
; THREE          ; 0111010001100001000001100100001000101110 ; Unsigned Binary       ;
; FOUR           ; 0100001000111110100101010010100110001000 ; Unsigned Binary       ;
; FIVE           ; 0111010001100001000001111000010001011110 ; Unsigned Binary       ;
; SIX            ; 0111010001100011000101111000011000101110 ; Unsigned Binary       ;
; SEVEN          ; 0001000010000100010000100010000100011111 ; Unsigned Binary       ;
; EIGHT          ; 0111010001100011000101110100011000101110 ; Unsigned Binary       ;
; NINE           ; 0111010001100001111010001100011000101110 ; Unsigned Binary       ;
; ZERO           ; 0111010001100011000110001100011000101110 ; Unsigned Binary       ;
; COLON          ; 0000001100011000000000000011000110000000 ; Unsigned Binary       ;
+----------------+------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1 ;
+----------------+-----------+------------------------------------------+
; Parameter Name ; Value     ; Type                                     ;
+----------------+-----------+------------------------------------------+
; FRAME1_IMAGE   ; batF1.mif ; String                                   ;
; FRAME2_IMAGE   ; batF2.mif ; String                                   ;
; DEAD_S         ; 000       ; Unsigned Binary                          ;
; DYING_S        ; 001       ; Unsigned Binary                          ;
; ALIVE1_S       ; 010       ; Unsigned Binary                          ;
; ALIVE2_S       ; 011       ; Unsigned Binary                          ;
+----------------+-----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS1 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF1.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF1.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS2 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF1.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF1.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS3 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF1.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF1.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS4 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF1.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF1.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS5 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF1.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF1.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_qnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS6 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF2.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF2.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_rnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS7 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF2.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF2.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_rnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS8 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF2.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF2.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_rnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS9 ;
+----------------+-----------+-----------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                      ;
+----------------+-----------+-----------------------------------------------------------+
; FRAME_IMAGE    ; batF2.mif ; String                                                    ;
+----------------+-----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 24                   ; Signed Integer                                             ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                             ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; batF2.mif            ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_rnp2      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS10 ;
+----------------+-----------+------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                       ;
+----------------+-----------+------------------------------------------------------------+
; FRAME_IMAGE    ; batF2.mif ; String                                                     ;
+----------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                     ;
; WIDTH_A                            ; 24                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 24                   ; Signed Integer                                              ;
; NUMWORDS_A                         ; 3280                 ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 24                   ; Signed Integer                                              ;
; WIDTHAD_B                          ; 24                   ; Signed Integer                                              ;
; NUMWORDS_B                         ; 3280                 ; Signed Integer                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; batF2.mif            ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_rnp2      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Background2:background|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; smallerCave.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_b6g1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TScreen:title|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; FinalTitleScreen.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_akg1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reticle:reticle|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 625                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Reticle.mif          ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_4bg1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                  ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                  ;
; WIDTH          ; 16              ; Signed Integer                                                  ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_9c61 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                  ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                  ;
; WIDTH          ; 16              ; Signed Integer                                                  ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_9c61 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u12 ;
+------------------+----------+------------------------------+
; Parameter Name   ; Value    ; Type                         ;
+------------------+----------+------------------------------+
; REF_CLK          ; 18562000 ; Signed Integer               ;
; SAMPLE_RATE      ; 48000    ; Signed Integer               ;
; DATA_WIDTH       ; 16       ; Signed Integer               ;
; CHANNEL_NUM      ; 2        ; Signed Integer               ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer               ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer               ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer               ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer               ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer               ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer               ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer               ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer               ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer               ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer               ;
; SIN_SANPLE       ; 0        ; Signed Integer               ;
; FLASH_DATA       ; 1        ; Signed Integer               ;
; SDRAM_DATA       ; 2        ; Signed Integer               ;
; SRAM_DATA        ; 3        ; Signed Integer               ;
+------------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                     ;
; LPM_WIDTHD             ; 6              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_p3m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                                     ;
; LPM_WIDTHD             ; 6              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TimeDisplayController:timeController|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 2              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div38 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 2              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div39 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 2              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div31 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 2              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div15 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 2              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div23 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 2              ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T5|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T6|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T7|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T8|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T9|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T10|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                             ;
; LPM_WIDTHD             ; 6              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T3|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Shooter:gameLogic|Target:T4|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                            ;
; LPM_WIDTHD             ; 6              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Cursor:Cursor1|ImageProcessor:imProcG|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                         ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS4|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS7|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS9|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; multiFrameStorage:frame1|frameStorage:FS10|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 3280                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 24                                                                         ;
;     -- NUMWORDS_B                         ; 3280                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; Background2:background|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 12                                                                         ;
;     -- NUMWORDS_A                         ; 131072                                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                     ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; TScreen:title|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 12                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                     ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; Reticle:reticle|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 24                                                                         ;
;     -- NUMWORDS_A                         ; 625                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 2                                                     ;
; Entity Instance            ; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
; Entity Instance            ; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u12"                                                                                                                                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iSrc_Select[1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; iSrc_Select[0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; oFLASH_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iFLASH_DATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSDRAM_ADDR    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iSDRAM_DATA    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; oSRAM_ADDR     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; iSRAM_DATA     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u11"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u10"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                                                                                                                               ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRed         ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iGreen       ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iBlue        ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oAddress     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TScreen:title"                                                                                                                                                                         ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address  ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (13 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q[11..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS10"                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS9"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS8"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS7"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS6"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS5"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS4"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS3"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS2"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiFrameStorage:frame1|frameStorage:FS1"                                                                                                                                               ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data[23..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wren        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T10|LFSR:randomGenerator2"                                                                                                                                  ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T10|LFSR:randomGenerator1"                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T10" ;
+-------------+-------+----------+-------------------------+
; Port        ; Type  ; Severity ; Details                 ;
+-------------+-------+----------+-------------------------+
; isGood      ; Input ; Info     ; Stuck at GND            ;
; seed[8..7]  ; Input ; Info     ; Stuck at VCC            ;
; seed[2..0]  ; Input ; Info     ; Stuck at VCC            ;
; seed[12..9] ; Input ; Info     ; Stuck at GND            ;
; seed[6..3]  ; Input ; Info     ; Stuck at GND            ;
+-------------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T9|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T9|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T9" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[8..0]  ; Input ; Info     ; Stuck at VCC           ;
; seed[12..9] ; Input ; Info     ; Stuck at GND           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T8|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T8|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T8" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[1..0]  ; Input ; Info     ; Stuck at VCC           ;
; seed[12..8] ; Input ; Info     ; Stuck at GND           ;
; seed[6..2]  ; Input ; Info     ; Stuck at GND           ;
; seed[7]     ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T7|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T7|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T7" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[12..8] ; Input ; Info     ; Stuck at GND           ;
; seed[6..4]  ; Input ; Info     ; Stuck at GND           ;
; seed[2..1]  ; Input ; Info     ; Stuck at GND           ;
; seed[7]     ; Input ; Info     ; Stuck at VCC           ;
; seed[3]     ; Input ; Info     ; Stuck at VCC           ;
; seed[0]     ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T6|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T6|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T6" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[7..5]  ; Input ; Info     ; Stuck at VCC           ;
; seed[3..2]  ; Input ; Info     ; Stuck at VCC           ;
; seed[12..8] ; Input ; Info     ; Stuck at GND           ;
; seed[4]     ; Input ; Info     ; Stuck at GND           ;
; seed[1]     ; Input ; Info     ; Stuck at GND           ;
; seed[0]     ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T5|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T5|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T5" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at VCC           ;
; seed[3..2]  ; Input ; Info     ; Stuck at VCC           ;
; seed[12..4] ; Input ; Info     ; Stuck at GND           ;
; seed[1]     ; Input ; Info     ; Stuck at GND           ;
; seed[0]     ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T4|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T4|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T4" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[2..0]  ; Input ; Info     ; Stuck at VCC           ;
; seed[12..3] ; Input ; Info     ; Stuck at GND           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T3|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T3|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T3" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[4..3]  ; Input ; Info     ; Stuck at VCC           ;
; seed[1..0]  ; Input ; Info     ; Stuck at VCC           ;
; seed[12..5] ; Input ; Info     ; Stuck at GND           ;
; seed[2]     ; Input ; Info     ; Stuck at GND           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T2|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T2|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T2" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[1..0]  ; Input ; Info     ; Stuck at VCC           ;
; seed[12..5] ; Input ; Info     ; Stuck at GND           ;
; seed[3..2]  ; Input ; Info     ; Stuck at GND           ;
; seed[4]     ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T1|LFSR:randomGenerator2"                                                                                                                                   ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; reset  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+--------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T1|LFSR:randomGenerator1"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; out[12..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic|Target:T1" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; isGood      ; Input ; Info     ; Stuck at GND           ;
; seed[12..5] ; Input ; Info     ; Stuck at GND           ;
; seed[3..1]  ; Input ; Info     ; Stuck at GND           ;
; seed[4]     ; Input ; Info     ; Stuck at VCC           ;
; seed[0]     ; Input ; Info     ; Stuck at VCC           ;
+-------------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Shooter:gameLogic"                                                                                                                                                                             ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cursorX          ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cursorY          ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; oT1Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT1Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT2Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT2Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT3Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT3Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT4Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT4Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT5Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT5Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT6Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT6Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT7Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT7Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT8Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT8Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT9Data[23..21]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT9Data[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT10Data[23..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oT10Data[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cursor:Cursor1|ImageProcessor:imProcG"                                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C1           ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C2           ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C3           ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C1LOW[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C1LOW[7]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C1LOW[6]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C1LOW[5]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C1LOW[4]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C1HIGH[7..4] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C1HIGH[1..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C1HIGH[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2LOW[7..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2LOW[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2LOW[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C2HIGH[6..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C2HIGH[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2HIGH[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C3LOW[7..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C3LOW[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C3LOW[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3HIGH[6..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3HIGH[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C3HIGH[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; isRed        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cursor:Cursor1|ImageProcessor:imProcR"                                                                                                                                                    ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C1           ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C2           ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C3           ; Input  ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; C1LOW[3..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C1LOW[7..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C1HIGH[7..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C1HIGH[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C1HIGH[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C1HIGH[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2LOW[7..4]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2LOW[2..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2LOW[3]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C2HIGH[6..5] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2HIGH[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C2HIGH[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C2HIGH[4]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C2HIGH[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3LOW[4..3]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C3LOW[7]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3LOW[6]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C3LOW[5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3LOW[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3LOW[1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; C3LOW[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3HIGH[7..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; C3HIGH[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; isRed        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cursor:Cursor1"                                                                                                                            ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; C1   ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "C1[9..8]" will be connected to GND. ;
; C2   ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "C2[9..8]" will be connected to GND. ;
; C3   ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "C3[9..8]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YUV422_to_444:u7"                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                  ;
+------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[9..8]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[14..13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIV:u5"                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[2..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[9..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ITU_656_Decoder:u4"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oTV_Y    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oTV_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TD_Detect:u2"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; oPAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 01 19:12:32 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file tscreen.v
    Info (12023): Found entity 1: TScreen
Info (12021): Found 1 design units, including 1 entities, in source file background2.v
    Info (12023): Found entity 1: Background2
Info (12021): Found 1 design units, including 1 entities, in source file ram files/reticle.v
    Info (12023): Found entity 1: Reticle
Info (12021): Found 1 design units, including 1 entities, in source file timedisplay.v
    Info (12023): Found entity 1: TimeDisplayController
Info (12021): Found 3 design units, including 3 entities, in source file shooter.v
    Info (12023): Found entity 1: Shooter
    Info (12023): Found entity 2: Target
    Info (12023): Found entity 3: LFSR
Info (12021): Found 1 design units, including 1 entities, in source file ram files/background.v
    Info (12023): Found entity 1: Background
Info (12021): Found 2 design units, including 2 entities, in source file ram files/framestorage.v
    Info (12023): Found entity 1: multiFrameStorage
    Info (12023): Found entity 2: frameStorage
Info (12021): Found 1 design units, including 1 entities, in source file cursor.v
    Info (12023): Found entity 1: Cursor
Info (12021): Found 1 design units, including 1 entities, in source file hexdecoder.v
    Info (12023): Found entity 1: hexdecoder
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_tv.v
    Info (12023): Found entity 1: DE1_SoC_TV
Info (12021): Found 1 design units, including 1 entities, in source file imageprocessor.v
    Info (12023): Found entity 1: ImageProcessor
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: Sdram_PLL_0002
Info (12021): Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444
Info (12021): Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl
Info (12021): Found 1 design units, including 1 entities, in source file v/tp_ram.v
    Info (12023): Found entity 1: TP_RAM
Info (12021): Found 1 design units, including 1 entities, in source file v/td_detect.v
    Info (12023): Found entity 1: TD_Detect
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3.v
    Info (12023): Found entity 1: MAC_3
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/div.v
    Info (12023): Found entity 1: DIV
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(163): created implicit net for "LED"
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_TV.v(225): created implicit net for "WR1_FULL"
Info (12127): Elaborating entity "DE1_SoC_TV" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_TV.v(163): object "LED" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(163): truncated value with size 11 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(312): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(314): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(378): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(382): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(386): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(390): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(394): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(398): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(402): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(406): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(410): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(414): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(457): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(467): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(476): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(488): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(489): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(490): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(496): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(519): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(520): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(521): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(527): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(528): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(529): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(535): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(536): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(537): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(543): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(544): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(545): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(551): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(552): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(553): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(557): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(558): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(594): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(595): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(596): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(635): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(636): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at DE1_SoC_TV.v(637): truncated value with size 32 to match size of target (11)
Warning (10034): Output port "HEX0" at DE1_SoC_TV.v(50) has no driver
Warning (10034): Output port "HEX1" at DE1_SoC_TV.v(51) has no driver
Warning (10034): Output port "HEX2" at DE1_SoC_TV.v(52) has no driver
Warning (10034): Output port "HEX3" at DE1_SoC_TV.v(53) has no driver
Warning (10034): Output port "HEX4" at DE1_SoC_TV.v(54) has no driver
Warning (10034): Output port "HEX5" at DE1_SoC_TV.v(55) has no driver
Warning (10034): Output port "LEDR" at DE1_SoC_TV.v(65) has no driver
Warning (10034): Output port "ADC_DIN" at DE1_SoC_TV.v(8) has no driver
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_TV.v(10) has no driver
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_TV.v(59) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE1_SoC_TV.v(17) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (12128): Elaborating entity "TD_Detect" for hierarchy "TD_Detect:u2"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u3"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "ITU_656_Decoder" for hierarchy "ITU_656_Decoder:u4"
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:u5"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "DIV:u5|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "DIV:u5|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3t.tdf
    Info (12023): Found entity 1: lpm_divide_h3t
Info (12128): Elaborating entity "lpm_divide_h3t" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf
    Info (12023): Found entity 1: sign_div_unsign_3li
Info (12128): Elaborating entity "sign_div_unsign_3li" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_tuf.tdf
    Info (12023): Found entity 1: alt_u_div_tuf
Info (12128): Elaborating entity "alt_u_div_tuf" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(364): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "Sdram_PLL_0002" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(395): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(397): object "gnd" assigned a value but never read
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "27.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3055 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "18.367346 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf
    Info (12023): Found entity 1: dcfifo_bg02
Info (12128): Elaborating entity "dcfifo_bg02" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jnb1.tdf
    Info (12023): Found entity 1: altsyncram_jnb1
Info (12128): Elaborating entity "altsyncram_jnb1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
Info (12128): Elaborating entity "YUV422_to_444" for hierarchy "YUV422_to_444:u7"
Info (12128): Elaborating entity "YCbCr2RGB" for hierarchy "YCbCr2RGB:u8"
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(102): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(103): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(104): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(109): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(110): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(111): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Cursor" for hierarchy "Cursor:Cursor1"
Warning (10230): Verilog HDL assignment warning at Cursor.v(79): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "ImageProcessor" for hierarchy "Cursor:Cursor1|ImageProcessor:imProcR"
Warning (10230): Verilog HDL assignment warning at ImageProcessor.v(62): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ImageProcessor.v(89): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at ImageProcessor.v(90): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at ImageProcessor.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at ImageProcessor.v(124): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at ImageProcessor.v(125): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "Shooter" for hierarchy "Shooter:gameLogic"
Warning (10230): Verilog HDL assignment warning at Shooter.v(297): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at Shooter.v(310): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at Shooter.v(324): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(354): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T1"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "LFSR" for hierarchy "Shooter:gameLogic|Target:T1|LFSR:randomGenerator1"
Warning (10230): Verilog HDL assignment warning at Shooter.v(751): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T2"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T3"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T4"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T5"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T6"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T7"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T8"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T9"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "Target" for hierarchy "Shooter:gameLogic|Target:T10"
Warning (10230): Verilog HDL assignment warning at Shooter.v(506): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Shooter.v(508): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Shooter.v(586): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at Shooter.v(589): truncated value with size 32 to match size of target (24)
Warning (10270): Verilog HDL Case Statement warning at Shooter.v(600): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shooter.v(600): inferring latch(es) for variable "nextDir", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Shooter.v(662): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(670): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(671): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(675): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(676): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(680): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(685): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(686): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Shooter.v(692): truncated value with size 32 to match size of target (24)
Info (10041): Inferred latch for "nextDir[0]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[1]" at Shooter.v(600)
Info (10041): Inferred latch for "nextDir[2]" at Shooter.v(600)
Info (12128): Elaborating entity "TimeDisplayController" for hierarchy "TimeDisplayController:timeController"
Warning (10230): Verilog HDL assignment warning at TimeDisplay.v(24): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at TimeDisplay.v(27): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at TimeDisplay.v(29): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at TimeDisplay.v(33): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at TimeDisplay.v(36): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at TimeDisplay.v(38): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "multiFrameStorage" for hierarchy "multiFrameStorage:frame1"
Info (12128): Elaborating entity "frameStorage" for hierarchy "multiFrameStorage:frame1|frameStorage:FS1"
Warning (272007): Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24
Warning (272007): Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3280"
    Info (12134): Parameter "numwords_b" = "3280"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "24"
    Info (12134): Parameter "widthad_b" = "24"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "INIT_FILE" = "batF1.mif"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qnp2.tdf
    Info (12023): Found entity 1: altsyncram_qnp2
Info (12128): Elaborating entity "altsyncram_qnp2" for hierarchy "multiFrameStorage:frame1|frameStorage:FS1|altsyncram:altsyncram_component|altsyncram_qnp2:auto_generated"
Warning (113018): Width of data items in "batF1.mif" is greater than the memory width. Truncating data items to fit in memory.
Info (12128): Elaborating entity "frameStorage" for hierarchy "multiFrameStorage:frame1|frameStorage:FS6"
Warning (272007): Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24
Warning (272007): Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24
Info (12128): Elaborating entity "altsyncram" for hierarchy "multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3280"
    Info (12134): Parameter "numwords_b" = "3280"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "24"
    Info (12134): Parameter "widthad_b" = "24"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "INIT_FILE" = "batF2.mif"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side A specified but total number of address lines is 24
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 3280 memory words in side B specified but total number of address lines is 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rnp2.tdf
    Info (12023): Found entity 1: altsyncram_rnp2
Info (12128): Elaborating entity "altsyncram_rnp2" for hierarchy "multiFrameStorage:frame1|frameStorage:FS6|altsyncram:altsyncram_component|altsyncram_rnp2:auto_generated"
Warning (113018): Width of data items in "batF2.mif" is greater than the memory width. Truncating data items to fit in memory.
Info (12128): Elaborating entity "Background2" for hierarchy "Background2:background"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Background2:background|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Background2:background|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Background2:background|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "smallerCave.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b6g1.tdf
    Info (12023): Found entity 1: altsyncram_b6g1
Info (12128): Elaborating entity "altsyncram_b6g1" for hierarchy "Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated"
Warning (113018): Width of data items in "smallerCave.mif" is greater than the memory width. Truncating data items to fit in memory.
Critical Warning (127005): Memory depth (131072) in the design file differs from memory depth (76800) in the Memory Initialization File "D:/School/ECE 241/Project0.85/smallerCave.mif" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf
    Info (12023): Found entity 1: decode_m2a
Info (12128): Elaborating entity "decode_m2a" for hierarchy "Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated|decode_m2a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oib.tdf
    Info (12023): Found entity 1: mux_oib
Info (12128): Elaborating entity "mux_oib" for hierarchy "Background2:background|altsyncram:altsyncram_component|altsyncram_b6g1:auto_generated|mux_oib:mux2"
Info (12128): Elaborating entity "TScreen" for hierarchy "TScreen:title"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TScreen:title|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TScreen:title|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TScreen:title|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "FinalTitleScreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_akg1.tdf
    Info (12023): Found entity 1: altsyncram_akg1
Info (12128): Elaborating entity "altsyncram_akg1" for hierarchy "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated"
Warning (113016): Width of data items in "FinalTitleScreen.mif" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. 
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (1024) in the Memory Initialization File "D:/School/ECE 241/Project0.85/FinalTitleScreen.mif" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "Reticle" for hierarchy "Reticle:reticle"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Reticle:reticle|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Reticle:reticle|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Reticle:reticle|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Reticle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "625"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4bg1.tdf
    Info (12023): Found entity 1: altsyncram_4bg1
Info (12128): Elaborating entity "altsyncram_4bg1" for hierarchy "Reticle:reticle|altsyncram:altsyncram_component|altsyncram_4bg1:auto_generated"
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "Line_Buffer:u10"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9c61.tdf
    Info (12023): Found entity 1: shift_taps_9c61
Info (12128): Elaborating entity "shift_taps_9c61" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffj1.tdf
    Info (12023): Found entity 1: altsyncram_ffj1
Info (12128): Elaborating entity "altsyncram_ffj1" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf
    Info (12023): Found entity 1: cntr_lmf
Info (12128): Elaborating entity "cntr_lmf" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac
Info (12128): Elaborating entity "cmpr_pac" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf
    Info (12023): Found entity 1: cntr_b6h
Info (12128): Elaborating entity "cntr_b6h" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3"
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u12"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (12010): Port "address_b" on the entity instantiation of "altsyncram_component" is connected to a signal of width 12. The formal width of the signal in the module is 24.  The extra bits will be driven by GND.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "TScreen:title|altsyncram:altsyncram_component|altsyncram_akg1:auto_generated|q_a[11]"
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T2|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T2|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T1|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T1|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T5|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T5|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T4|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T4|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T3|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T3|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T10|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T10|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T9|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T9|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T8|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T8|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T7|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T7|nextDir[0]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T6|nextDir[1]" is permanently enabled
Warning (14026): LATCH primitive "Shooter:gameLogic|Target:T6|nextDir[0]" is permanently enabled
Info (278001): Inferred 28 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TimeDisplayController:timeController|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div38"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div39"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div31"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div15"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div23"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cursor:Cursor1|ImageProcessor:imProcR|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cursor:Cursor1|ImageProcessor:imProcR|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T5|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T6|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T7|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T8|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T9|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T10|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T3|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Shooter:gameLogic|Target:T4|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cursor:Cursor1|ImageProcessor:imProcG|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Cursor:Cursor1|ImageProcessor:imProcG|Div1"
Info (12130): Elaborated megafunction instantiation "TimeDisplayController:timeController|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "TimeDisplayController:timeController|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p3m.tdf
    Info (12023): Found entity 1: lpm_divide_p3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_pve.tdf
    Info (12023): Found entity 1: alt_u_div_pve
Info (12130): Elaborated megafunction instantiation "TimeDisplayController:timeController|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "TimeDisplayController:timeController|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose
Info (12130): Elaborated megafunction instantiation "TimeDisplayController:timeController|lpm_divide:Div0"
Info (12133): Instantiated megafunction "TimeDisplayController:timeController|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm
Info (12130): Elaborated megafunction instantiation "TimeDisplayController:timeController|lpm_divide:Div1"
Info (12133): Instantiated megafunction "TimeDisplayController:timeController|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div7"
Info (12133): Instantiated megafunction "lpm_divide:Div7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive
Info (12130): Elaborated megafunction instantiation "Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1"
Info (12133): Instantiated megafunction "Cursor:Cursor1|ImageProcessor:imProcR|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12130): Elaborated megafunction instantiation "Shooter:gameLogic|Target:T1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "Shooter:gameLogic|Target:T1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove
Warning (12241): 38 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ADC_CS_N" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[8]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[9]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[9]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[10]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[10]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[10]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[10]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[11]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[11]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[12]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[12]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[15]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~3"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[16]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~1"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 101 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ALTSYNCRAM"
Warning (20013): Ignored assignments for entity "MAC_3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mult_add -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity MAC_3 -qip v/MAC_3.qip -library MAC_3 was ignored
Warning (20013): Ignored assignments for entity "altera_mult_add" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mult_add -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altera_mult_add -qip v/MAC_3.qip -library MAC_3 was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_jnb1:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 9447 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 25 bidirectional pins
    Info (21061): Implemented 8704 logic cells
    Info (21064): Implemented 553 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 19 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 471 warnings
    Info: Peak virtual memory: 641 megabytes
    Info: Processing ended: Tue Dec 01 19:13:15 2015
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:36


