
*** Running vivado
    with args -log design_1_mlp_oled_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mlp_oled_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_mlp_oled_0_1.tcl -notrace
Command: synth_design -top design_1_mlp_oled_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11828 
WARNING: [Synth 8-2507] parameter declaration becomes local in neuron with formal parameter declaration list [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 461.141 ; gain = 109.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mlp_oled_0_1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/synth/design_1_mlp_oled_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'zyNet' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/zynet.v:7]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_lite_wrapper' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/axi_lite_wrapper.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/axi_lite_wrapper.v:260]
INFO: [Synth 8-226] default block is never used [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/axi_lite_wrapper.v:389]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/axi_lite_wrapper.v:250]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_wrapper' (1#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/axi_lite_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'Layer_1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Layer_1.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_0.mif - type: string 
	Parameter weightFile bound to: w_1_0.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_0.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Sig_ROM' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Sig_ROM.v:23]
	Parameter inWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sigContent.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Sig_ROM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Sig_ROM' (2#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Sig_ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_0.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory' (3#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized0' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_1.mif - type: string 
	Parameter weightFile bound to: w_1_1.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_1.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized0' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_1.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized0' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized0' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized0' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_2.mif - type: string 
	Parameter weightFile bound to: w_1_2.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_2.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_2.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized1' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized1' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized2' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_3.mif - type: string 
	Parameter weightFile bound to: w_1_3.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_3.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized2' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_3.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized2' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized2' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized2' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized3' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_4.mif - type: string 
	Parameter weightFile bound to: w_1_4.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_4.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized3' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_4.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized3' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized3' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized3' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized4' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_5.mif - type: string 
	Parameter weightFile bound to: w_1_5.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_5.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized4' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_5.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized4' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized4' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized4' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized5' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_6.mif - type: string 
	Parameter weightFile bound to: w_1_6.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_6.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized5' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_6.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized5' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized5' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized5' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized6' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_7.mif - type: string 
	Parameter weightFile bound to: w_1_7.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_7.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized6' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_7.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized6' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized6' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized6' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized7' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_8.mif - type: string 
	Parameter weightFile bound to: w_1_8.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_8.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized7' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_8.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized7' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized7' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized7' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized8' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_9.mif - type: string 
	Parameter weightFile bound to: w_1_9.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_9.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized8' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_9.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized8' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized8' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized8' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized9' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_10.mif - type: string 
	Parameter weightFile bound to: w_1_10.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_10.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized9' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_10.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized9' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized9' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized9' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized10' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_11.mif - type: string 
	Parameter weightFile bound to: w_1_11.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_11.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized10' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_11.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized10' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized10' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized10' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized11' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_12.mif - type: string 
	Parameter weightFile bound to: w_1_12.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_12.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized11' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_12.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized11' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized11' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized11' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized12' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_13.mif - type: string 
	Parameter weightFile bound to: w_1_13.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_13.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized12' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_13.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized12' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized12' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized12' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized13' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_14.mif - type: string 
	Parameter weightFile bound to: w_1_14.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_14.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized13' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_14.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized13' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized13' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized13' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized14' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_15.mif - type: string 
	Parameter weightFile bound to: w_1_15.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_15.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized14' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_15.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized14' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized14' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized14' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized15' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_16.mif - type: string 
	Parameter weightFile bound to: w_1_16.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_16.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized15' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_16.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized15' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized15' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized15' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized16' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_17.mif - type: string 
	Parameter weightFile bound to: w_1_17.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_17.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized16' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_17.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized16' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized16' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized16' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized17' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_18.mif - type: string 
	Parameter weightFile bound to: w_1_18.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_18.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized17' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_18.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized17' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized17' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized17' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized18' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_19.mif - type: string 
	Parameter weightFile bound to: w_1_19.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_19.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized18' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_19.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized18' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized18' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized18' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized19' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_20.mif - type: string 
	Parameter weightFile bound to: w_1_20.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_20.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized19' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_20.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_20.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized19' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized19' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized19' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized20' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_21.mif - type: string 
	Parameter weightFile bound to: w_1_21.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_21.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized20' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_21.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_21.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized20' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized20' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized20' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized21' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_22.mif - type: string 
	Parameter weightFile bound to: w_1_22.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_22.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized21' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_22.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_22.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized21' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized21' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized21' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized22' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_23.mif - type: string 
	Parameter weightFile bound to: w_1_23.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_23.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized22' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_23.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_23.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized22' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized22' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized22' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized23' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_24.mif - type: string 
	Parameter weightFile bound to: w_1_24.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_24.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized23' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_24.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_24.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized23' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized23' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized23' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized24' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_25.mif - type: string 
	Parameter weightFile bound to: w_1_25.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_25.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized24' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_25.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_25.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized24' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized24' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized24' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized25' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_26.mif - type: string 
	Parameter weightFile bound to: w_1_26.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_26.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized25' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_26.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_26.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized25' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized25' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized25' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized26' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_27.mif - type: string 
	Parameter weightFile bound to: w_1_27.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_27.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized26' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_27.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_27.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized26' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized26' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized26' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized27' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_28.mif - type: string 
	Parameter weightFile bound to: w_1_28.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_28.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized27' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_28.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized27' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized27' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized27' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized28' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 784 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_29.mif - type: string 
	Parameter weightFile bound to: w_1_29.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_29.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized28' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 784 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_29.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized28' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized28' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized28' (4#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Layer_1' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Layer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_2' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Layer_2.v:1]
	Parameter NN bound to: 20 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized29' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_0.mif - type: string 
	Parameter weightFile bound to: w_2_0.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_0.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized29' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_0.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized29' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized29' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized29' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized30' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_1.mif - type: string 
	Parameter weightFile bound to: w_2_1.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_1.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized30' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_1.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized30' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized30' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized30' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized31' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_2.mif - type: string 
	Parameter weightFile bound to: w_2_2.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_2.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized31' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_2.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized31' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized31' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized31' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized32' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_3.mif - type: string 
	Parameter weightFile bound to: w_2_3.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_3.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized32' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_3.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized32' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized32' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized32' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized33' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_4.mif - type: string 
	Parameter weightFile bound to: w_2_4.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_4.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized33' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_4.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized33' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized33' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized33' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized34' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_5.mif - type: string 
	Parameter weightFile bound to: w_2_5.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_5.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized34' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_5.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized34' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized34' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized34' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized35' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_6.mif - type: string 
	Parameter weightFile bound to: w_2_6.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_6.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized35' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_6.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized35' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized35' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized35' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized36' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_7.mif - type: string 
	Parameter weightFile bound to: w_2_7.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_7.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized36' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_7.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized36' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized36' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized36' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized37' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_8.mif - type: string 
	Parameter weightFile bound to: w_2_8.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_8.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized37' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_8.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized37' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized37' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized37' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized38' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_9.mif - type: string 
	Parameter weightFile bound to: w_2_9.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_9.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized38' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_9.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized38' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized38' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized38' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized39' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_10.mif - type: string 
	Parameter weightFile bound to: w_2_10.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_10.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized39' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_10.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized39' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized39' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized39' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized40' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_11.mif - type: string 
	Parameter weightFile bound to: w_2_11.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_11.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized40' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_11.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized40' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized40' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized40' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized41' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_12.mif - type: string 
	Parameter weightFile bound to: w_2_12.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_12.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized41' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_12.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized41' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized41' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized41' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized42' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_13.mif - type: string 
	Parameter weightFile bound to: w_2_13.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_13.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized42' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_13.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized42' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized42' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized42' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized43' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_14.mif - type: string 
	Parameter weightFile bound to: w_2_14.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_14.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized43' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_14.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized43' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized43' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized43' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized44' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_15.mif - type: string 
	Parameter weightFile bound to: w_2_15.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_15.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized44' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_15.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized44' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized44' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized44' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized45' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_16.mif - type: string 
	Parameter weightFile bound to: w_2_16.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_16.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized45' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_16.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized45' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized45' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized45' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_17.mif - type: string 
	Parameter weightFile bound to: w_2_17.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_17.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_17.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized46' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized46' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized46' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_18.mif - type: string 
	Parameter weightFile bound to: w_2_18.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_18.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_18.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized47' (5#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized47' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_19.mif - type: string 
	Parameter weightFile bound to: w_2_19.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_19.mif' is read successfully [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:87]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_2_19.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized48' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_0.mif - type: string 
	Parameter weightFile bound to: w_3_0.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_0.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized49' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_1.mif - type: string 
	Parameter weightFile bound to: w_3_1.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_1.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized50' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_2.mif - type: string 
	Parameter weightFile bound to: w_3_2.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_2.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized51' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_3.mif - type: string 
	Parameter weightFile bound to: w_3_3.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_3.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized52' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_4.mif - type: string 
	Parameter weightFile bound to: w_3_4.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_4.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized53' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_5.mif - type: string 
	Parameter weightFile bound to: w_3_5.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_5.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized54' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_6.mif - type: string 
	Parameter weightFile bound to: w_3_6.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_6.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized55' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_7.mif - type: string 
	Parameter weightFile bound to: w_3_7.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_7.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized56' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_8.mif - type: string 
	Parameter weightFile bound to: w_3_8.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_8.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized57' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_9.mif - type: string 
	Parameter weightFile bound to: w_3_9.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 8 - type: integer 
	Parameter weightFile bound to: w_3_9.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized58' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter numInput bound to: 10 - type: integer 
	Parameter inputWidth bound to: 8 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'i_valid' does not match port width (1) of module 'maxFinder' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/zynet.v:316]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Init bound to: 32'sb00000000000000000000000000000001 
	Parameter Active bound to: 2 - type: integer 
	Parameter Done bound to: 3 - type: integer 
	Parameter FullDisp bound to: 4 - type: integer 
	Parameter Write bound to: 5 - type: integer 
	Parameter WriteWait bound to: 6 - type: integer 
	Parameter UpdateWait bound to: 7 - type: integer 
	Parameter AUTO_START bound to: 1 - type: integer 
	Parameter Idle bound to: 8'b00000000 
	Parameter Startup bound to: 8'b00010000 
	Parameter StartupFetch bound to: 8'b00010001 
	Parameter ActiveWait bound to: 8'b00100000 
	Parameter ActiveUpdatePage bound to: 8'b00100001 
	Parameter ActiveUpdateScreen bound to: 8'b00100010 
	Parameter ActiveSendByte bound to: 8'b00100011 
	Parameter ActiveUpdateWait bound to: 8'b00100100 
	Parameter ActiveToggleDisp bound to: 8'b00100101 
	Parameter ActiveToggleDispWait bound to: 8'b00100110 
	Parameter ActiveWrite bound to: 8'b00100111 
	Parameter ActiveWriteTran bound to: 8'b00101000 
	Parameter ActiveWriteWait bound to: 8'b00101001 
	Parameter BringdownDispOff bound to: 8'b00110000 
	Parameter BringdownVbatOff bound to: 8'b00110001 
	Parameter BringdownDelay bound to: 8'b00110010 
	Parameter BringdownVddOff bound to: 8'b00110011 
	Parameter UtilitySpiWait bound to: 8'b01000001 
	Parameter UtilityDelayWait bound to: 8'b01000010 
	Parameter UtilityFullDispWait bound to: 8'b01000011 
	Parameter Idle bound to: 0 - type: integer 
	Parameter Send bound to: 1 - type: integer 
	Parameter HoldCS bound to: 2 - type: integer 
	Parameter Hold bound to: 3 - type: integer 
	Parameter COUNTER_MID bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
	Parameter SCLK_DUTY bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/SpiCtrl.v:47]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Hold bound to: 1 - type: integer 
	Parameter Done bound to: 2 - type: integer 
	Parameter MAX bound to: 17'b11000011010011111 
INFO: [Synth 8-638] synthesizing module 'charLib' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/charLib/synth/charLib.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: charLib.mif - type: string 
	Parameter C_INIT_FILE bound to: charLib.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.1884 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/charLib/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/charLib/synth/charLib.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'charLib' (19#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/charLib/synth/charLib.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pixel_buffer' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/pixel_buffer/synth/pixel_buffer.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: pixel_buffer.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.68455 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/charLib/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/pixel_buffer/synth/pixel_buffer.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'pixel_buffer' (21#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/pixel_buffer/synth/pixel_buffer.vhd:71]
INFO: [Synth 8-638] synthesizing module 'init_sequence_rom' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/init_sequence_rom/synth/init_sequence_rom.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: init_sequence_rom.mif - type: string 
	Parameter C_INIT_FILE bound to: init_sequence_rom.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.7096 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/charLib/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/init_sequence_rom/synth/init_sequence_rom.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'init_sequence_rom' (22#1) [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/init_sequence_rom/synth/init_sequence_rom.vhd:67]
INFO: [Synth 8-155] case statement is not full and has no default [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/OLEDCtrl.v:323]
WARNING: [Synth 8-567] referenced signal 'str3' should be on the sensitivity list [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/top.v:126]
	Parameter COUNT_MAX bound to: 65535 - type: integer 
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter Idle bound to: 2'b00 
	Parameter Tran bound to: 2'b01 
	Parameter Off bound to: 2'b00 
	Parameter On bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/top.v:172]
WARNING: [Synth 8-6014] Unused sequential element state_3_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/zynet.v:267]
WARNING: [Synth 8-6014] Unused sequential element count_3_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/zynet.v:268]
WARNING: [Synth 8-6014] Unused sequential element data_out_valid_3_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/zynet.v:269]
WARNING: [Synth 8-6014] Unused sequential element holdData_3_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/zynet.v:279]
WARNING: [Synth 8-6014] Unused sequential element out_data_3_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/zynet.v:284]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized0 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized1 has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized1 has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized1 has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized1 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized1 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr__parameterized1 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block__parameterized1 has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port WEA[0]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[15]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[14]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[13]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[12]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[11]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[10]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[9]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[8]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[7]
WARNING: [Synth 8-3331] design blk_mem_input_block__parameterized1 has unconnected port DINA[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:59 ; elapsed = 00:02:36 . Memory (MB): peak = 880.414 ; gain = 528.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:00 ; elapsed = 00:02:37 . Memory (MB): peak = 880.414 ; gain = 528.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:37 . Memory (MB): peak = 880.414 ; gain = 528.371
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'led_0[7]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[6]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[5]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[4]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[3]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[2]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[1]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[0]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[7]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[6]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[5]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[4]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[3]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[2]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[1]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[0]'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_dc_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_res_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sdin_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sclk_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sdin_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_sclk_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_res_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_dc_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_vbat_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_vdd_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_vbat_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oled_vdd_0'. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/src/constraintsnew.xdc] for cell 'inst'
Parsing XDC File [D:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.runs/design_1_mlp_oled_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.runs/design_1_mlp_oled_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 981.363 ; gain = 1.547
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:09 ; elapsed = 00:02:51 . Memory (MB): peak = 981.363 ; gain = 629.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:51 . Memory (MB): peak = 981.363 ; gain = 629.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/oled_top/m_OLEDCtrl/CHAR_LIB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/oled_top/m_OLEDCtrl/INIT_SEQ. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/oled_top/m_OLEDCtrl/PIXEL_BUFFER. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.runs/design_1_mlp_oled_0_1_synth_1/dont_touch.xdc, line 24).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:51 . Memory (MB): peak = 981.363 ; gain = 629.320
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Sig_ROM.v:40]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element wout_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/Weight_Memory.v:54]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-5545] ROM "o_data_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "maxValue" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "shift_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SDO0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'delay_ms'
INFO: [Synth 8-5546] ROM "ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "stop_time" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_write_ascii_reg' and it is trimmed from '8' to '7' bits. [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/OLEDCtrl.v:165]
INFO: [Synth 8-5544] ROM "startup_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pbuf_write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "after_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_update_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "after_char_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "after_page_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
INFO: [Synth 8-5546] ROM "once" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "once" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Send |                              001 |                              001
                  HoldCS |                              010 |                              010
                    Hold |                              011 |                              011
                  iSTATE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 |                               00
                    Hold |                             0010 |                               01
                    Done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'delay_ms'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Init |                              000 |                              001
                  Active |                              001 |                              010
                    Done |                              010 |                              011
                    Idle |                              011 |                              000
               WriteWait |                              100 |                              110
                   Write |                              101 |                              101
              UpdateWait |                              110 |                              111
                FullDisp |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'str3_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/top.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:15 ; elapsed = 00:02:59 . Memory (MB): peak = 981.363 ; gain = 629.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 60    
	   2 Input     11 Bit       Adders := 30    
	   2 Input     10 Bit       Adders := 150   
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              240 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 120   
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 90    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 251   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 30    
	                5 Bit    Registers := 33    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 457   
+---ROMs : 
	                              ROMs := 82    
+---Muxes : 
	   2 Input    240 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	  10 Input    128 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 60    
	   2 Input     16 Bit        Muxes := 300   
	   2 Input     10 Bit        Muxes := 60    
	   8 Input      9 Bit        Muxes := 1     
	 785 Input      8 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 7     
	  15 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 139   
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	  18 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_lite_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
Module Sig_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Weight_Memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	 785 Input      8 Bit        Muxes := 1     
Module neuron__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module neuron__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module maxFinder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module delay_ms 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module OLEDCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	  15 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  18 Input      4 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	  18 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	  10 Input    128 Bit        Muxes := 2     
	   8 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
Module zyNet 
Detailed RTL Component Info : 
+---Registers : 
	              240 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    240 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'n_0/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_1/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_1/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_1/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_1/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_1/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_2/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_2/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_2/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_2/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_2/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_3/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_3/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_3/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_3/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_3/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_4/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_4/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_4/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_4/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_4/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_5/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_5/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_5/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_5/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_5/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_6/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_6/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_6/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_6/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_6/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_7/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_7/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_7/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_7/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_7/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_8/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_8/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_8/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_8/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_8/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_9/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_9/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_9/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_9/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_9/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_10/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_10/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_10/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_10/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_10/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_11/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_11/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_11/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_11/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_11/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_12/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_12/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_12/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_12/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_12/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_13/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_13/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_13/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_13/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_13/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_14/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_14/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_14/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_14/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_14/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_15/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_15/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_15/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_15/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_15/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_16/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_16/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_16/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_16/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_16/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_17/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_17/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_17/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_17/bias_reg[15:0]' into 'n_11/bias_reg[15:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:81]
INFO: [Synth 8-4471] merging register 'n_17/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_17/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_18/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_18/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_18/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_18/bias_reg[15:0]' into 'n_3/bias_reg[15:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:81]
INFO: [Synth 8-4471] merging register 'n_18/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_18/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_19/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_19/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_19/muxValid_d_reg' into 'n_0/muxValid_d_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_19/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_19/myinputd_reg[7:0]' into 'n_0/myinputd_reg[7:0]' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_20/weight_valid_reg' into 'n_0/weight_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_20/mult_valid_reg' into 'n_0/mult_valid_reg' [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element n_0/myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element n_1/weight_valid_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
WARNING: [Synth 8-6014] Unused sequential element n_1/mult_valid_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
WARNING: [Synth 8-6014] Unused sequential element n_1/muxValid_d_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
WARNING: [Synth 8-6014] Unused sequential element n_1/muxValid_f_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:159]
WARNING: [Synth 8-6014] Unused sequential element n_1/myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element n_1/myinputd_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:156]
WARNING: [Synth 8-6014] Unused sequential element n_2/weight_valid_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:157]
WARNING: [Synth 8-6014] Unused sequential element n_2/mult_valid_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:79]
WARNING: [Synth 8-6014] Unused sequential element n_2/muxValid_d_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:161]
WARNING: [Synth 8-6014] Unused sequential element n_2/muxValid_f_reg was removed.  [d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ipshared/ad37/src/neuron.v:159]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "MS_DELAY/ms_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "after_page_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "after_char_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pbuf_write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_dBtnC/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_dBtnU/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_dBtnD/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "get_rst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "once" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mFind/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mFind/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mFind/maxValue" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mFind/o_data_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_29/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_29/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_29/bias_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/l1/n_26/WM/wout_reg[5]' (FDE) to 'inst/l1/n_26/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_26/WM/wout_reg[6]' (FDE) to 'inst/l1/n_26/WM/wout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_26/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_26/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_26/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_26/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_26/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_26/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_26/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_26/bias_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/l1/n_24/WM/wout_reg[4]' (FDE) to 'inst/l1/n_24/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_24/WM/wout_reg[5]' (FDE) to 'inst/l1/n_24/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_24/WM/wout_reg[6]' (FDE) to 'inst/l1/n_24/WM/wout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_24/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_24/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_24/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_24/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_24/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_24/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_24/bias_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/l1/n_22/WM/wout_reg[5]' (FDE) to 'inst/l1/n_22/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_22/WM/wout_reg[6]' (FDE) to 'inst/l1/n_22/WM/wout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_21/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_21/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_21/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_21/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_21/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_21/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_21/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_21/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_20/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_20/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_20/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_19/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_19/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_19/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_19/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_19/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_19/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_19/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/l1/\n_19/bias_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/l1/n_18/WM/wout_reg[4]' (FDE) to 'inst/l1/n_18/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_18/WM/wout_reg[5]' (FDE) to 'inst/l1/n_18/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_18/WM/wout_reg[6]' (FDE) to 'inst/l1/n_18/WM/wout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_16/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_16/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_16/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/l1/\n_16/bias_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/l2/n_19/WM/wout_reg[5]' (FDE) to 'inst/l2/n_19/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_19/WM/wout_reg[6]' (FDE) to 'inst/l2/n_19/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_18/WM/wout_reg[6]' (FDE) to 'inst/l2/n_18/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_12/WM/wout_reg[5]' (FDE) to 'inst/l1/n_12/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_12/WM/wout_reg[6]' (FDE) to 'inst/l1/n_12/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_17/WM/wout_reg[6]' (FDE) to 'inst/l2/n_17/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_16/WM/wout_reg[6]' (FDE) to 'inst/l2/n_16/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_15/WM/wout_reg[6]' (FDE) to 'inst/l2/n_15/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_14/WM/wout_reg[6]' (FDE) to 'inst/l2/n_14/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_8/WM/wout_reg[4]' (FDE) to 'inst/l1/n_8/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_8/WM/wout_reg[5]' (FDE) to 'inst/l1/n_8/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_8/WM/wout_reg[6]' (FDE) to 'inst/l1/n_8/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_13/WM/wout_reg[6]' (FDE) to 'inst/l2/n_13/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_12/WM/wout_reg[4]' (FDE) to 'inst/l2/n_12/WM/wout_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_12/WM/wout_reg[5]' (FDE) to 'inst/l2/n_12/WM/wout_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_12/WM/wout_reg[6]' (FDE) to 'inst/l2/n_12/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_11/WM/wout_reg[6]' (FDE) to 'inst/l2/n_11/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_10/WM/wout_reg[6]' (FDE) to 'inst/l2/n_10/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_4/WM/wout_reg[4]' (FDE) to 'inst/l1/n_4/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_4/WM/wout_reg[5]' (FDE) to 'inst/l1/n_4/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_4/WM/wout_reg[6]' (FDE) to 'inst/l1/n_4/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_9/WM/wout_reg[6]' (FDE) to 'inst/l2/n_9/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_8/WM/wout_reg[6]' (FDE) to 'inst/l2/n_8/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_7/WM/wout_reg[5]' (FDE) to 'inst/l2/n_7/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_7/WM/wout_reg[6]' (FDE) to 'inst/l2/n_7/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_1/WM/wout_reg[4]' (FDE) to 'inst/l1/n_1/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_1/WM/wout_reg[5]' (FDE) to 'inst/l1/n_1/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l1/n_1/WM/wout_reg[6]' (FDE) to 'inst/l1/n_1/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_6/WM/wout_reg[6]' (FDE) to 'inst/l2/n_6/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_5/WM/wout_reg[6]' (FDE) to 'inst/l2/n_5/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_4/WM/wout_reg[6]' (FDE) to 'inst/l2/n_4/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_3/WM/wout_reg[5]' (FDE) to 'inst/l2/n_3/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_3/WM/wout_reg[6]' (FDE) to 'inst/l2/n_3/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_2/WM/wout_reg[6]' (FDE) to 'inst/l2/n_2/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_1/WM/wout_reg[6]' (FDE) to 'inst/l2/n_1/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l2/n_0/WM/wout_reg[6]' (FDE) to 'inst/l2/n_0/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l3/n_6/WM/wout_reg[6]' (FDE) to 'inst/l3/n_6/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/l3/n_2/WM/wout_reg[6]' (FDE) to 'inst/l3/n_2/WM/wout_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[121]' (LDC) to 'inst/oled_top/str3_reg[57]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[57]' (LDC) to 'inst/oled_top/str3_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[89]' (LDP) to 'inst/oled_top/str3_reg[91]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[25]' (LDC) to 'inst/oled_top/str3_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[41]' (LDC) to 'inst/oled_top/str3_reg[73]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[73]' (LDC) to 'inst/oled_top/str3_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[9]' (LDC) to 'inst/oled_top/str3_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[49]' (LDC) to 'inst/oled_top/str3_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[17]' (LDC) to 'inst/oled_top/str3_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[33]' (LDC) to 'inst/oled_top/str3_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[65]' (LDC) to 'inst/oled_top/str3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[1]' (LDC) to 'inst/oled_top/str3_reg[122]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[122]' (LDC) to 'inst/oled_top/str3_reg[58]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[58]' (LDC) to 'inst/oled_top/str3_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[26]' (LDC) to 'inst/oled_top/str3_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[42]' (LDC) to 'inst/oled_top/str3_reg[74]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[74]' (LDC) to 'inst/oled_top/str3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[10]' (LDC) to 'inst/oled_top/str3_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[50]' (LDC) to 'inst/oled_top/str3_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[82]' (LDC) to 'inst/oled_top/str3_reg[84]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[18]' (LDC) to 'inst/oled_top/str3_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[34]' (LDC) to 'inst/oled_top/str3_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[66]' (LDC) to 'inst/oled_top/str3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[2]' (LDC) to 'inst/oled_top/str3_reg[123]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[123]' (LDC) to 'inst/oled_top/str3_reg[59]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[59]' (LDC) to 'inst/oled_top/str3_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[27]' (LDC) to 'inst/oled_top/str3_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[43]' (LDC) to 'inst/oled_top/str3_reg[75]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[75]' (LDC) to 'inst/oled_top/str3_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[11]' (LDC) to 'inst/oled_top/str3_reg[51]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[51]' (LDC) to 'inst/oled_top/str3_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[83]' (LDC) to 'inst/oled_top/str3_reg[87]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[19]' (LDC) to 'inst/oled_top/str3_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[35]' (LDC) to 'inst/oled_top/str3_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[67]' (LDC) to 'inst/oled_top/str3_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[3]' (LDC) to 'inst/oled_top/str3_reg[124]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[124]' (LDC) to 'inst/oled_top/str3_reg[60]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[60]' (LDC) to 'inst/oled_top/str3_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[28]' (LDC) to 'inst/oled_top/str3_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[44]' (LDC) to 'inst/oled_top/str3_reg[76]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[76]' (LDC) to 'inst/oled_top/str3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[12]' (LDC) to 'inst/oled_top/str3_reg[52]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[52]' (LDC) to 'inst/oled_top/str3_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[20]' (LDC) to 'inst/oled_top/str3_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[36]' (LDC) to 'inst/oled_top/str3_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[68]' (LDC) to 'inst/oled_top/str3_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[4]' (LDC) to 'inst/oled_top/str3_reg[125]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[125]' (LDC) to 'inst/oled_top/str3_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[61]' (LDC) to 'inst/oled_top/str3_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[29]' (LDC) to 'inst/oled_top/str3_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[45]' (LDC) to 'inst/oled_top/str3_reg[77]'
INFO: [Synth 8-3886] merging instance 'inst/oled_top/str3_reg[77]' (LDC) to 'inst/oled_top/str3_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[15]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[14]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[13]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[12]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[11]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[10]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[9]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[8]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[7]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[6]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[5]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[4]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[3]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[2]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[1]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_0/bias_reg[0]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[15]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[14]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[13]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[12]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[11]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[10]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[9]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[8]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[7]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[6]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[5]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[4]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[3]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[2]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[1]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/bias_reg[0]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/wen_reg) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[7]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[6]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[5]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[4]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[3]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[2]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[1]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_1/w_in_reg[0]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[15]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[14]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[13]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[12]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[11]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[10]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[9]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[8]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[7]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[6]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[5]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[4]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[3]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[2]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[1]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_2/bias_reg[0]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[15]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[14]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[13]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[12]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[11]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[10]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[9]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[8]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[7]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[6]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[5]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[4]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[3]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[2]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[1]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_3/bias_reg[0]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[15]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[14]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[13]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[12]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[11]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[10]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[9]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[8]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[7]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[6]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[5]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[4]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[3]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[2]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[1]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/bias_reg[0]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/wen_reg) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[7]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[6]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[5]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[4]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[3]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[2]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[1]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_4/w_in_reg[0]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_5/bias_reg[15]) is unused and will be removed from module Layer_1.
WARNING: [Synth 8-3332] Sequential element (n_5/bias_reg[14]) is unused and will be removed from module Layer_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:03:43 . Memory (MB): peak = 981.363 ; gain = 629.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+---------------------+---------------+----------------+
|Module Name   | RTL Object          | Depth x Width | Implemented As | 
+--------------+---------------------+---------------+----------------+
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | wout_reg            | 1024x8        | Block RAM      | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Weight_Memory | p_0_out             | 32x8          | LUT            | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Layer_1       | n_0/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_2/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_5/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_6/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_7/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_9/r_addr_reg_rep  | 1024x8        | Block RAM      | 
|Layer_1       | n_10/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_11/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_13/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_14/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_15/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_16/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_17/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_19/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_20/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_21/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_23/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_25/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_27/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_28/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Layer_1       | n_29/r_addr_reg_rep | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Layer_2       | p_0_out             | 32x8          | LUT            | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x8        | Block RAM      | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
|Layer_3       | p_0_out             | 32x8          | LUT            | 
+--------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_0/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_1/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_2/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_3/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_4/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_5/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_6/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_7/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_8/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_9/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_10/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_11/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_12/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_13/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_14/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_15/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_16/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_17/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_18/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_19/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_20/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_21/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_22/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_23/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_24/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_25/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_26/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_27/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_28/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_29/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_0/n_0/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_1/n_2/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_2/n_3/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_3/n_5/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_4/n_6/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_5/n_7/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_6/n_9/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_7/n_10/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_8/n_11/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_9/n_13/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_10/n_14/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_11/n_15/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_12/n_16/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_13/n_17/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_14/n_19/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_15/n_20/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_16/n_21/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_17/n_23/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_18/n_25/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_19/n_27/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_20/n_28/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/i_30_21/n_29/r_addr_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_0/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_1/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_2/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_3/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_4/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_5/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_6/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_7/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_8/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_9/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_10/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_11/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_12/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_13/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_14/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_15/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_16/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_17/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_18/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l2/n_19/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_0/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_1/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_2/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_3/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_4/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_5/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_6/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_7/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_8/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l3/n_9/siginst.s1/i_30_0/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:03:52 . Memory (MB): peak = 1023.281 ; gain = 671.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:54 . Memory (MB): peak = 1039.621 ; gain = 687.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_0/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_0/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_2/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_2/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_4/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_4/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_6/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_6/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_8/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_8/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_10/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_10/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_12/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_12/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_14/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_14/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_16/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/l1/n_16/siginst.s1/y_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:03:58 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:57 ; elapsed = 00:04:00 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:57 ; elapsed = 00:04:00 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:04:00 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:04:00 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:04:01 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:57 ; elapsed = 00:04:01 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  1172|
|2     |LUT1        |   298|
|3     |LUT2        |  2666|
|4     |LUT3        |  1440|
|5     |LUT4        |  1694|
|6     |LUT5        |   782|
|7     |LUT6        |  3677|
|8     |MUXF7       |   257|
|9     |MUXF8       |   112|
|10    |RAMB18E1    |    28|
|11    |RAMB18E1_23 |     1|
|12    |RAMB18E1_24 |     1|
|13    |RAMB18E1_25 |     1|
|14    |RAMB18E1_26 |     2|
|15    |RAMB18E1_27 |     1|
|16    |RAMB18E1_28 |     1|
|17    |RAMB18E1_29 |     1|
|18    |RAMB18E1_30 |     1|
|19    |RAMB18E1_31 |     1|
|20    |RAMB18E1_32 |     1|
|21    |RAMB18E1_33 |     1|
|22    |RAMB18E1_34 |     1|
|23    |RAMB18E1_35 |     1|
|24    |RAMB18E1_36 |     1|
|25    |RAMB18E1_37 |     1|
|26    |RAMB18E1_38 |     1|
|27    |RAMB18E1_39 |     1|
|28    |RAMB18E1_40 |     1|
|29    |RAMB18E1_41 |     1|
|30    |RAMB18E1_42 |     1|
|31    |RAMB18E1_43 |     1|
|32    |RAMB18E1_44 |     1|
|33    |RAMB18E1_45 |     1|
|34    |RAMB18E1_46 |     1|
|35    |RAMB18E1_47 |     1|
|36    |RAMB18E1_48 |     1|
|37    |FDRE        |  4062|
|38    |FDSE        |     2|
|39    |LDC         |    14|
|40    |LDP         |    10|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+----------------------------------------------+------+
|      |Instance                                             |Module                                        |Cells |
+------+-----------------------------------------------------+----------------------------------------------+------+
|1     |top                                                  |                                              | 16241|
|2     |  inst                                               |zyNet                                         | 16241|
|3     |    alw                                              |axi_lite_wrapper                              |   368|
|4     |    l1                                               |Layer_1                                       |  7831|
|5     |      n_0                                            |neuron                                        |  1159|
|6     |        \siginst.s1                                  |Sig_ROM_61                                    |    18|
|7     |      n_1                                            |neuron__parameterized0                        |   285|
|8     |        WM                                           |Weight_Memory__parameterized0                 |   144|
|9     |        \siginst.s1                                  |Sig_ROM_60                                    |     1|
|10    |      n_10                                           |neuron__parameterized9                        |   209|
|11    |        \siginst.s1                                  |Sig_ROM_59                                    |    18|
|12    |      n_11                                           |neuron__parameterized10                       |   184|
|13    |        \siginst.s1                                  |Sig_ROM_58                                    |     1|
|14    |      n_12                                           |neuron__parameterized11                       |   335|
|15    |        WM                                           |Weight_Memory__parameterized11                |   178|
|16    |        \siginst.s1                                  |Sig_ROM_57                                    |    18|
|17    |      n_13                                           |neuron__parameterized12                       |   194|
|18    |        \siginst.s1                                  |Sig_ROM_56                                    |     2|
|19    |      n_14                                           |neuron__parameterized13                       |   211|
|20    |        \siginst.s1                                  |Sig_ROM_55                                    |    18|
|21    |      n_15                                           |neuron__parameterized14                       |   195|
|22    |        \siginst.s1                                  |Sig_ROM_54                                    |     2|
|23    |      n_16                                           |neuron__parameterized15                       |   206|
|24    |        \siginst.s1                                  |Sig_ROM_53                                    |    18|
|25    |      n_17                                           |neuron__parameterized16                       |   184|
|26    |        \siginst.s1                                  |Sig_ROM_52                                    |     1|
|27    |      n_18                                           |neuron__parameterized17                       |   313|
|28    |        WM                                           |Weight_Memory__parameterized17                |   152|
|29    |        \siginst.s1                                  |Sig_ROM_51                                    |    18|
|30    |      n_19                                           |neuron__parameterized18                       |   195|
|31    |        \siginst.s1                                  |Sig_ROM_50                                    |     2|
|32    |      n_2                                            |neuron__parameterized1                        |   211|
|33    |        \siginst.s1                                  |Sig_ROM_49                                    |    18|
|34    |      n_20                                           |neuron__parameterized19                       |   208|
|35    |        \siginst.s1                                  |Sig_ROM_48                                    |    18|
|36    |      n_21                                           |neuron__parameterized20                       |   195|
|37    |        \siginst.s1                                  |Sig_ROM_47                                    |     2|
|38    |      n_22                                           |neuron__parameterized21                       |   331|
|39    |        WM                                           |Weight_Memory__parameterized21                |   173|
|40    |        \siginst.s1                                  |Sig_ROM_46                                    |    18|
|41    |      n_23                                           |neuron__parameterized22                       |   189|
|42    |        \siginst.s1                                  |Sig_ROM_45                                    |     1|
|43    |      n_24                                           |neuron__parameterized23                       |   308|
|44    |        WM                                           |Weight_Memory__parameterized23                |   147|
|45    |        \siginst.s1                                  |Sig_ROM_44                                    |    18|
|46    |      n_25                                           |neuron__parameterized24                       |   192|
|47    |        \siginst.s1                                  |Sig_ROM_43                                    |     2|
|48    |      n_26                                           |neuron__parameterized25                       |   338|
|49    |        WM                                           |Weight_Memory__parameterized25                |   176|
|50    |        \siginst.s1                                  |Sig_ROM_42                                    |    18|
|51    |      n_27                                           |neuron__parameterized26                       |   195|
|52    |        \siginst.s1                                  |Sig_ROM_41                                    |     2|
|53    |      n_28                                           |neuron__parameterized27                       |   200|
|54    |        \siginst.s1                                  |Sig_ROM_40                                    |    10|
|55    |      n_29                                           |neuron__parameterized28                       |   191|
|56    |        \siginst.s1                                  |Sig_ROM_39                                    |     1|
|57    |      n_3                                            |neuron__parameterized2                        |   194|
|58    |        \siginst.s1                                  |Sig_ROM_38                                    |     2|
|59    |      n_4                                            |neuron__parameterized3                        |   318|
|60    |        WM                                           |Weight_Memory__parameterized3                 |   159|
|61    |        \siginst.s1                                  |Sig_ROM_37                                    |    18|
|62    |      n_5                                            |neuron__parameterized4                        |   190|
|63    |        \siginst.s1                                  |Sig_ROM_36                                    |     1|
|64    |      n_6                                            |neuron__parameterized5                        |   209|
|65    |        \siginst.s1                                  |Sig_ROM_35                                    |    18|
|66    |      n_7                                            |neuron__parameterized6                        |   192|
|67    |        \siginst.s1                                  |Sig_ROM_34                                    |     1|
|68    |      n_8                                            |neuron__parameterized7                        |   309|
|69    |        WM                                           |Weight_Memory__parameterized7                 |   151|
|70    |        \siginst.s1                                  |Sig_ROM_33                                    |    18|
|71    |      n_9                                            |neuron__parameterized8                        |   191|
|72    |        \siginst.s1                                  |Sig_ROM_32                                    |     1|
|73    |    l2                                               |Layer_2                                       |  4315|
|74    |      n_0                                            |neuron__parameterized29                       |   910|
|75    |        WM                                           |Weight_Memory__parameterized29                |    79|
|76    |        \siginst.s1                                  |Sig_ROM_31                                    |    18|
|77    |      n_1                                            |neuron__parameterized30                       |   177|
|78    |        WM                                           |Weight_Memory__parameterized30                |    46|
|79    |        \siginst.s1                                  |Sig_ROM_30                                    |     2|
|80    |      n_10                                           |neuron__parameterized39                       |   192|
|81    |        WM                                           |Weight_Memory__parameterized39                |    46|
|82    |        \siginst.s1                                  |Sig_ROM_29                                    |    18|
|83    |      n_11                                           |neuron__parameterized40                       |   167|
|84    |        WM                                           |Weight_Memory__parameterized40                |    46|
|85    |        \siginst.s1                                  |Sig_ROM_28                                    |     1|
|86    |      n_12                                           |neuron__parameterized41                       |   176|
|87    |        WM                                           |Weight_Memory__parameterized41                |    29|
|88    |        \siginst.s1                                  |Sig_ROM_27                                    |    18|
|89    |      n_13                                           |neuron__parameterized42                       |   174|
|90    |        WM                                           |Weight_Memory__parameterized42                |    46|
|91    |        \siginst.s1                                  |Sig_ROM_26                                    |     1|
|92    |      n_14                                           |neuron__parameterized43                       |   190|
|93    |        WM                                           |Weight_Memory__parameterized43                |    46|
|94    |        \siginst.s1                                  |Sig_ROM_25                                    |    18|
|95    |      n_15                                           |neuron__parameterized44                       |   174|
|96    |        WM                                           |Weight_Memory__parameterized44                |    46|
|97    |        \siginst.s1                                  |Sig_ROM_24                                    |     1|
|98    |      n_16                                           |neuron__parameterized45                       |   184|
|99    |        WM                                           |Weight_Memory__parameterized45                |    46|
|100   |        \siginst.s1                                  |Sig_ROM_23                                    |    18|
|101   |      n_17                                           |neuron__parameterized46                       |   167|
|102   |        WM                                           |Weight_Memory__parameterized46                |    46|
|103   |        \siginst.s1                                  |Sig_ROM_22                                    |     1|
|104   |      n_18                                           |neuron__parameterized47                       |   183|
|105   |        WM                                           |Weight_Memory__parameterized47                |    46|
|106   |        \siginst.s1                                  |Sig_ROM_21                                    |    10|
|107   |      n_19                                           |neuron__parameterized48                       |   177|
|108   |        WM                                           |Weight_Memory__parameterized48                |    44|
|109   |        \siginst.s1                                  |Sig_ROM_20                                    |     2|
|110   |      n_2                                            |neuron__parameterized31                       |   192|
|111   |        WM                                           |Weight_Memory__parameterized31                |    46|
|112   |        \siginst.s1                                  |Sig_ROM_19                                    |    18|
|113   |      n_3                                            |neuron__parameterized32                       |   171|
|114   |        WM                                           |Weight_Memory__parameterized32                |    44|
|115   |        \siginst.s1                                  |Sig_ROM_18                                    |     1|
|116   |      n_4                                            |neuron__parameterized33                       |   184|
|117   |        WM                                           |Weight_Memory__parameterized33                |    46|
|118   |        \siginst.s1                                  |Sig_ROM_17                                    |    18|
|119   |      n_5                                            |neuron__parameterized34                       |   167|
|120   |        WM                                           |Weight_Memory__parameterized34                |    46|
|121   |        \siginst.s1                                  |Sig_ROM_16                                    |     1|
|122   |      n_6                                            |neuron__parameterized35                       |   190|
|123   |        WM                                           |Weight_Memory__parameterized35                |    46|
|124   |        \siginst.s1                                  |Sig_ROM_15                                    |    18|
|125   |      n_7                                            |neuron__parameterized36                       |   173|
|126   |        WM                                           |Weight_Memory__parameterized36                |    44|
|127   |        \siginst.s1                                  |Sig_ROM_14                                    |     1|
|128   |      n_8                                            |neuron__parameterized37                       |   189|
|129   |        WM                                           |Weight_Memory__parameterized37                |    46|
|130   |        \siginst.s1                                  |Sig_ROM_13                                    |    18|
|131   |      n_9                                            |neuron__parameterized38                       |   178|
|132   |        WM                                           |Weight_Memory__parameterized38                |    46|
|133   |        \siginst.s1                                  |Sig_ROM_12                                    |     2|
|134   |    l3                                               |Layer_3                                       |  2209|
|135   |      n_0                                            |neuron__parameterized49                       |   516|
|136   |        WM                                           |Weight_Memory__parameterized49                |    79|
|137   |        \siginst.s1                                  |Sig_ROM_11                                    |    26|
|138   |      n_1                                            |neuron__parameterized50                       |   177|
|139   |        WM                                           |Weight_Memory__parameterized50                |    46|
|140   |        \siginst.s1                                  |Sig_ROM_10                                    |     2|
|141   |      n_2                                            |neuron__parameterized51                       |   194|
|142   |        WM                                           |Weight_Memory__parameterized51                |    46|
|143   |        \siginst.s1                                  |Sig_ROM_9                                     |    18|
|144   |      n_3                                            |neuron__parameterized52                       |   186|
|145   |        WM                                           |Weight_Memory__parameterized52                |    55|
|146   |        \siginst.s1                                  |Sig_ROM_8                                     |     2|
|147   |      n_4                                            |neuron__parameterized53                       |   204|
|148   |        WM                                           |Weight_Memory__parameterized53                |    55|
|149   |        \siginst.s1                                  |Sig_ROM_7                                     |    18|
|150   |      n_5                                            |neuron__parameterized54                       |   176|
|151   |        WM                                           |Weight_Memory__parameterized54                |    55|
|152   |        \siginst.s1                                  |Sig_ROM_6                                     |     1|
|153   |      n_6                                            |neuron__parameterized55                       |   194|
|154   |        WM                                           |Weight_Memory__parameterized55                |    46|
|155   |        \siginst.s1                                  |Sig_ROM_5                                     |    18|
|156   |      n_7                                            |neuron__parameterized56                       |   184|
|157   |        WM                                           |Weight_Memory__parameterized56                |    55|
|158   |        \siginst.s1                                  |Sig_ROM_4                                     |     2|
|159   |      n_8                                            |neuron__parameterized57                       |   193|
|160   |        WM                                           |Weight_Memory__parameterized57                |    55|
|161   |        \siginst.s1                                  |Sig_ROM_3                                     |    10|
|162   |      n_9                                            |neuron__parameterized58                       |   185|
|163   |        WM                                           |Weight_Memory__parameterized58                |    55|
|164   |        \siginst.s1                                  |Sig_ROM                                       |     2|
|165   |    mFind                                            |maxFinder                                     |   307|
|166   |    oled_top                                         |top                                           |   625|
|167   |      get_dBtnC                                      |debouncer                                     |    30|
|168   |      get_dBtnD                                      |debouncer_0                                   |    34|
|169   |      get_dBtnU                                      |debouncer_1                                   |    31|
|170   |      get_rst                                        |debouncer_2                                   |    34|
|171   |      m_OLEDCtrl                                     |OLEDCtrl                                      |   448|
|172   |        CHAR_LIB                                     |charLib                                       |     1|
|173   |          U0                                         |blk_mem_gen_v8_4_1                            |     1|
|174   |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                      |     1|
|175   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                               |     1|
|176   |                \valid.cstr                          |blk_mem_gen_generic_cstr                      |     1|
|177   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width                        |     1|
|178   |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init                 |     1|
|179   |        PIXEL_BUFFER                                 |pixel_buffer                                  |     1|
|180   |          U0                                         |blk_mem_gen_v8_4_1__parameterized1            |     1|
|181   |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized0      |     1|
|182   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized0               |     1|
|183   |                \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized0      |     1|
|184   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized0        |     1|
|185   |                    \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                      |     1|
|186   |        INIT_SEQ                                     |init_sequence_rom                             |     1|
|187   |          U0                                         |blk_mem_gen_v8_4_1__parameterized3            |     1|
|188   |            inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth__parameterized1      |     1|
|189   |              \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top__parameterized1               |     1|
|190   |                \valid.cstr                          |blk_mem_gen_generic_cstr__parameterized1      |     1|
|191   |                  \ramloop[0].ram.r                  |blk_mem_gen_prim_width__parameterized1        |     1|
|192   |                    \prim_init.ram                   |blk_mem_gen_prim_wrapper_init__parameterized0 |     1|
|193   |        MS_DELAY                                     |delay_ms                                      |    90|
|194   |        SPI_CTRL                                     |SpiCtrl                                       |    57|
+------+-----------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:57 ; elapsed = 00:04:01 . Memory (MB): peak = 1140.199 ; gain = 788.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2248 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:03:49 . Memory (MB): peak = 1140.199 ; gain = 687.207
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:04:01 . Memory (MB): peak = 1140.199 ; gain = 788.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1620 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LDC => LDCE: 14 instances
  LDP => LDPE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
800 Infos, 401 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:04:06 . Memory (MB): peak = 1140.199 ; gain = 799.652
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.runs/design_1_mlp_oled_0_1_synth_1/design_1_mlp_oled_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.srcs/sources_1/bd/design_1/ip/design_1_mlp_oled_0_1/design_1_mlp_oled_0_1.xci
INFO: [Coretcl 2-1174] Renamed 193 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Major_Project/zynet_Project_incorporated_OLED/MLP_oled/MLP_oled.runs/design_1_mlp_oled_0_1_synth_1/design_1_mlp_oled_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mlp_oled_0_1_utilization_synth.rpt -pb design_1_mlp_oled_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1140.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 13:13:42 2024...
