<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - DSBF_subFilter.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../DSBF_subFilter.vhd" target="rtwreport_document_frame" id="linkToText_plain">DSBF_subFilter.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: D:\NIH3Repo\simulink_models\models\delay_and_sum_beamformer\hdlsrc\DSBF\DSBF_subFilter.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="8">    8   </a>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Module: DSBF_subFilter</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Source Path: DSBF/dataplane/Avalon Data Processing/delay signals/delay signal/CIC interpolation compensator/FilterBank/subFilter</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Hierarchy Level: 6</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="17">   17   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="18">   18   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="19">   19   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> work.DSBF_dataplane_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">ENTITY</span> DSBF_subFilter <span class="KW">IS</span>
</span><span><a class="LN" name="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="25">   25   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="26">   26   </a>        dinReg2_0_re                      :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="27">   27   </a>        coefIn                            :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 18);  <span class="CT">-- sfix16_En15 [19]</span>
</span><span><a class="LN" name="28">   28   </a>        dinRegVld                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        syncReset                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        dout_1_re                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="31">   31   </a>        doutVld                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="32">   32   </a>        );
</span><span><a class="LN" name="33">   33   </a><span class="KW">END</span> DSBF_subFilter;
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> DSBF_subFilter <span class="KW">IS</span>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">COMPONENT</span> DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="40">   40   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="41">   41   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="42">   42   </a>          dinReg2_0_re                    :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="43">   43   </a>          dinPreAdd                       :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="44">   44   </a>          coefIn_0                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="45">   45   </a>          addin                           :   <span class="KW">IN</span>    std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="46">   46   </a>          dinRegVld                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="47">   47   </a>          syncReset                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="48">   48   </a>          dinDly2                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="49">   49   </a>          tapout                          :   <span class="KW">OUT</span>   std_logic_vector(48 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="50">   50   </a>          );
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="52">   52   </a>
</span><span><a class="LN" name="53">   53   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="55">   55   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.DSBF_FilterTapSystolicPreAddWvlIn(rtl);
</span><span><a class="LN" name="56">   56   </a>
</span><span><a class="LN" name="57">   57   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> intdelay_reg                     : std_logic_vector(0 <span class="KW">TO</span> 13);  <span class="CT">-- ufix1 [14]</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> vldShift                         : std_logic;
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> vldOutTmp                        : std_logic;
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> ZERO_OUT                         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> addin                            : signed(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> dinPreAdd                        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> dinDly                           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> dinDly_signed                    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> dinDly2                          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> tapout                           : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> dinDly_1                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> tapout_1                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> dinDly_2                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> tapout_2                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> dinDly_3                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> tapout_3                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> dinDly_4                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> tapout_4                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> dinDly_5                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> tapout_5                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> dinDly_6                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> tapout_6                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> dinDly_7                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> tapout_7                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> tapout_8                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> ZERO                             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> dinDly_8                         : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> tapout_9                         : std_logic_vector(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> tapout_signed                    : signed(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> foutDly                          : signed(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> dout_cast                        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> muxOut                           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> dout_1_re_tmp                    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En26</span>
</span><span><a class="LN" name="91">   91   </a>
</span><span><a class="LN" name="92">   92   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="93">   93   </a>  u_FilterTap_1 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="94">   94   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="95">   95   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="96">   96   </a>              dinReg2_0_re =&gt; dinReg2_0_re,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="97">   97   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="98">   98   </a>              coefIn_0 =&gt; coefIn(0),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="99">   99   </a>              addin =&gt; std_logic_vector(addin),  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="100">  100   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="101">  101   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="102">  102   </a>              dinDly2 =&gt; dinDly2,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="103">  103   </a>              tapout =&gt; tapout  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="104">  104   </a>              );
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>  u_FilterTap_2 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="107">  107   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="108">  108   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="109">  109   </a>              dinReg2_0_re =&gt; dinDly2,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="110">  110   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="111">  111   </a>              coefIn_0 =&gt; coefIn(1),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="112">  112   </a>              addin =&gt; tapout,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="113">  113   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="114">  114   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="115">  115   </a>              dinDly2 =&gt; dinDly_1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="116">  116   </a>              tapout =&gt; tapout_1  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="117">  117   </a>              );
</span><span><a class="LN" name="118">  118   </a>
</span><span><a class="LN" name="119">  119   </a>  u_FilterTap_3 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="120">  120   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="121">  121   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="122">  122   </a>              dinReg2_0_re =&gt; dinDly_1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="123">  123   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="124">  124   </a>              coefIn_0 =&gt; coefIn(2),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="125">  125   </a>              addin =&gt; tapout_1,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="126">  126   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="127">  127   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="128">  128   </a>              dinDly2 =&gt; dinDly_2,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="129">  129   </a>              tapout =&gt; tapout_2  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="130">  130   </a>              );
</span><span><a class="LN" name="131">  131   </a>
</span><span><a class="LN" name="132">  132   </a>  u_FilterTap_4 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="133">  133   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="134">  134   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="135">  135   </a>              dinReg2_0_re =&gt; dinDly_2,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="136">  136   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="137">  137   </a>              coefIn_0 =&gt; coefIn(3),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="138">  138   </a>              addin =&gt; tapout_2,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="139">  139   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="140">  140   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="141">  141   </a>              dinDly2 =&gt; dinDly_3,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="142">  142   </a>              tapout =&gt; tapout_3  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="143">  143   </a>              );
</span><span><a class="LN" name="144">  144   </a>
</span><span><a class="LN" name="145">  145   </a>  u_FilterTap_5 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="146">  146   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="147">  147   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="148">  148   </a>              dinReg2_0_re =&gt; dinDly_3,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="149">  149   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="150">  150   </a>              coefIn_0 =&gt; coefIn(4),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="151">  151   </a>              addin =&gt; tapout_3,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="152">  152   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="153">  153   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="154">  154   </a>              dinDly2 =&gt; dinDly_4,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="155">  155   </a>              tapout =&gt; tapout_4  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="156">  156   </a>              );
</span><span><a class="LN" name="157">  157   </a>
</span><span><a class="LN" name="158">  158   </a>  u_FilterTap_6 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="159">  159   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="160">  160   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="161">  161   </a>              dinReg2_0_re =&gt; dinDly_4,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="162">  162   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="163">  163   </a>              coefIn_0 =&gt; coefIn(5),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="164">  164   </a>              addin =&gt; tapout_4,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="165">  165   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="166">  166   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="167">  167   </a>              dinDly2 =&gt; dinDly_5,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="168">  168   </a>              tapout =&gt; tapout_5  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="169">  169   </a>              );
</span><span><a class="LN" name="170">  170   </a>
</span><span><a class="LN" name="171">  171   </a>  u_FilterTap_7 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="172">  172   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="173">  173   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="174">  174   </a>              dinReg2_0_re =&gt; dinDly_5,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="175">  175   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="176">  176   </a>              coefIn_0 =&gt; coefIn(6),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="177">  177   </a>              addin =&gt; tapout_5,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="178">  178   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="179">  179   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="180">  180   </a>              dinDly2 =&gt; dinDly_6,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="181">  181   </a>              tapout =&gt; tapout_6  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="182">  182   </a>              );
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>  u_FilterTap_8 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="185">  185   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="186">  186   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="187">  187   </a>              dinReg2_0_re =&gt; dinDly_6,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="188">  188   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="189">  189   </a>              coefIn_0 =&gt; coefIn(7),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="190">  190   </a>              addin =&gt; tapout_6,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="191">  191   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="192">  192   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="193">  193   </a>              dinDly2 =&gt; dinDly_7,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="194">  194   </a>              tapout =&gt; tapout_7  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="195">  195   </a>              );
</span><span><a class="LN" name="196">  196   </a>
</span><span><a class="LN" name="197">  197   </a>  u_FilterTap_9 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="198">  198   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="199">  199   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="200">  200   </a>              dinReg2_0_re =&gt; dinDly_7,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="201">  201   </a>              dinPreAdd =&gt; std_logic_vector(dinPreAdd),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="202">  202   </a>              coefIn_0 =&gt; coefIn(8),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="203">  203   </a>              addin =&gt; tapout_7,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="204">  204   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="205">  205   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="206">  206   </a>              dinDly2 =&gt; dinDly,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="207">  207   </a>              tapout =&gt; tapout_8  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="208">  208   </a>              );
</span><span><a class="LN" name="209">  209   </a>
</span><span><a class="LN" name="210">  210   </a>  u_FilterTap_10 : DSBF_FilterTapSystolicPreAddWvlIn
</span><span><a class="LN" name="211">  211   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="212">  212   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" name="213">  213   </a>              dinReg2_0_re =&gt; dinDly,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="214">  214   </a>              dinPreAdd =&gt; std_logic_vector(ZERO),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="215">  215   </a>              coefIn_0 =&gt; coefIn(9),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" name="216">  216   </a>              addin =&gt; tapout_8,  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="217">  217   </a>              dinRegVld =&gt; dinRegVld,
</span><span><a class="LN" name="218">  218   </a>              syncReset =&gt; syncReset,
</span><span><a class="LN" name="219">  219   </a>              dinDly2 =&gt; dinDly_8,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" name="220">  220   </a>              tapout =&gt; tapout_9  <span class="CT">-- sfix49_En43</span>
</span><span><a class="LN" name="221">  221   </a>              );
</span><span><a class="LN" name="222">  222   </a>
</span><span><a class="LN" name="223">  223   </a>  intdelay_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="225">  225   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="226">  226   </a>      intdelay_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="227">  227   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="228">  228   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="229">  229   </a>        <span class="KW">IF</span> syncReset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="230">  230   </a>          intdelay_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" name="231">  231   </a>        <span class="KW">ELSIF</span> dinRegVld = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="232">  232   </a>          intdelay_reg(0) &lt;= dinRegVld;
</span><span><a class="LN" name="233">  233   </a>          intdelay_reg(1 <span class="KW">TO</span> 13) &lt;= intdelay_reg(0 <span class="KW">TO</span> 12);
</span><span><a class="LN" name="234">  234   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="235">  235   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="236">  236   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_process;
</span><span><a class="LN" name="238">  238   </a>
</span><span><a class="LN" name="239">  239   </a>  vldShift &lt;= intdelay_reg(13);
</span><span><a class="LN" name="240">  240   </a>
</span><span><a class="LN" name="241">  241   </a>  vldOutTmp &lt;= dinRegVld <span class="KW">AND</span> vldShift;
</span><span><a class="LN" name="242">  242   </a>
</span><span><a class="LN" name="243">  243   </a>  ZERO_OUT &lt;= to_signed(0, 32);
</span><span><a class="LN" name="244">  244   </a>
</span><span><a class="LN" name="245">  245   </a>  addin &lt;= to_signed(0, 49);
</span><span><a class="LN" name="246">  246   </a>
</span><span><a class="LN" name="247">  247   </a>  dinDly_signed &lt;= signed(dinDly);
</span><span><a class="LN" name="248">  248   </a>
</span><span><a class="LN" name="249">  249   </a>  intdelay_1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="251">  251   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="252">  252   </a>      dinPreAdd &lt;= to_signed(0, 32);
</span><span><a class="LN" name="253">  253   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="254">  254   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="255">  255   </a>        <span class="KW">IF</span> syncReset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="256">  256   </a>          dinPreAdd &lt;= to_signed(0, 32);
</span><span><a class="LN" name="257">  257   </a>        <span class="KW">ELSIF</span> dinRegVld = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="258">  258   </a>          dinPreAdd &lt;= dinDly_signed;
</span><span><a class="LN" name="259">  259   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="260">  260   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="261">  261   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="262">  262   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_1_process;
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>
</span><span><a class="LN" name="265">  265   </a>  ZERO &lt;= to_signed(0, 32);
</span><span><a class="LN" name="266">  266   </a>
</span><span><a class="LN" name="267">  267   </a>  tapout_signed &lt;= signed(tapout_9);
</span><span><a class="LN" name="268">  268   </a>
</span><span><a class="LN" name="269">  269   </a>  intdelay_2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="270">  270   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="271">  271   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="272">  272   </a>      foutDly &lt;= to_signed(0, 49);
</span><span><a class="LN" name="273">  273   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="274">  274   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="275">  275   </a>        <span class="KW">IF</span> syncReset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="276">  276   </a>          foutDly &lt;= to_signed(0, 49);
</span><span><a class="LN" name="277">  277   </a>        <span class="KW">ELSIF</span> dinRegVld = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="278">  278   </a>          foutDly &lt;= tapout_signed;
</span><span><a class="LN" name="279">  279   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="280">  280   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="281">  281   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="282">  282   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_2_process;
</span><span><a class="LN" name="283">  283   </a>
</span><span><a class="LN" name="284">  284   </a>
</span><span><a class="LN" name="285">  285   </a>  dout_cast &lt;= foutDly(48 <span class="KW">DOWNTO</span> 17);
</span><span><a class="LN" name="286">  286   </a>
</span><span><a class="LN" name="287">  287   </a>  
</span><span><a class="LN" name="288">  288   </a>  muxOut &lt;= ZERO_OUT <span class="KW">WHEN</span> vldOutTmp = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="289">  289   </a>      dout_cast;
</span><span><a class="LN" name="290">  290   </a>
</span><span><a class="LN" name="291">  291   </a>  intdelay_3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="292">  292   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="293">  293   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="294">  294   </a>      dout_1_re_tmp &lt;= to_signed(0, 32);
</span><span><a class="LN" name="295">  295   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="296">  296   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="297">  297   </a>        <span class="KW">IF</span> syncReset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="298">  298   </a>          dout_1_re_tmp &lt;= to_signed(0, 32);
</span><span><a class="LN" name="299">  299   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="300">  300   </a>          dout_1_re_tmp &lt;= muxOut;
</span><span><a class="LN" name="301">  301   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="302">  302   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="303">  303   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="304">  304   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_3_process;
</span><span><a class="LN" name="305">  305   </a>
</span><span><a class="LN" name="306">  306   </a>
</span><span><a class="LN" name="307">  307   </a>  dout_1_re &lt;= std_logic_vector(dout_1_re_tmp);
</span><span><a class="LN" name="308">  308   </a>
</span><span><a class="LN" name="309">  309   </a>  intdelay_4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="311">  311   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="312">  312   </a>      doutVld &lt;= '0';
</span><span><a class="LN" name="313">  313   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="314">  314   </a>      <span class="KW">IF</span> enb_1_2048_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="315">  315   </a>        <span class="KW">IF</span> syncReset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="316">  316   </a>          doutVld &lt;= '0';
</span><span><a class="LN" name="317">  317   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="318">  318   </a>          doutVld &lt;= vldOutTmp;
</span><span><a class="LN" name="319">  319   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="320">  320   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="321">  321   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="322">  322   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> intdelay_4_process;
</span><span><a class="LN" name="323">  323   </a>
</span><span><a class="LN" name="324">  324   </a>
</span><span><a class="LN" name="325">  325   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="326">  326   </a>
</span><span><a class="LN" name="327">  327   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>