0 0 100 100
source 0 0 0 0 
num sink 2
0 5 15
1  40 15
num wirelib 2
0 0.0001 0.0002
1 0.0003 0.00016
num buflib 1
0 clkinv0.subckt 1 35 80 61.2
simulation vdd 1 1.2
limit slew 100
limit cap 5000
num blockage 4
5 5 7 6
6 5 8 6
6 6 8 7
5 6 8 7
