#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Nov  2 11:20:01 2024
# Process ID: 3055089
# Current directory: /home/madsr2d2/DTU/dds/dds_as2/dds_as2.runs/synth_1
# Command line: vivado -log acc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source acc.tcl
# Log file: /home/madsr2d2/DTU/dds/dds_as2/dds_as2.runs/synth_1/acc.vds
# Journal file: /home/madsr2d2/DTU/dds/dds_as2/dds_as2.runs/synth_1/vivado.jou
# Running On: madsr2d2, OS: Linux, CPU Frequency: 400.169 MHz, CPU Physical cores: 12, Host memory: 33245 MB
#-----------------------------------------------------------
source acc.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.332 ; gain = 22.836 ; free physical = 15856 ; free virtual = 26024
Command: read_checkpoint -auto_incremental -incremental /home/madsr2d2/DTU/dds/dds_as2/dds_as2.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/madsr2d2/DTU/dds/dds_as2/dds_as2.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top acc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3055192
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1789.859 ; gain = 409.684 ; free physical = 15168 ; free virtual = 25351
---------------------------------------------------------------------------------
WARNING: [Synth 8-4747] shared variables must be of a protected type [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/ram_dp.vhd:27]
INFO: [Synth 8-638] synthesizing module 'acc' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:20]
INFO: [Synth 8-3491] module 'sobel_filter_8bit' declared at '/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/sobel_filter_8bit.vhd:6' bound to instance 'sobel_filter_inst' of component 'sobel_filter_8bit' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:98]
INFO: [Synth 8-638] synthesizing module 'sobel_filter_8bit' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/sobel_filter_8bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'sobel_filter_8bit' (0#1) [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/sobel_filter_8bit.vhd:13]
INFO: [Synth 8-3491] module 'sobel_filter_8bit' declared at '/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/sobel_filter_8bit.vhd:6' bound to instance 'sobel_filter_inst' of component 'sobel_filter_8bit' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:98]
INFO: [Synth 8-3491] module 'sobel_filter_8bit' declared at '/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/sobel_filter_8bit.vhd:6' bound to instance 'sobel_filter_inst' of component 'sobel_filter_8bit' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:98]
INFO: [Synth 8-3491] module 'sobel_filter_8bit' declared at '/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/sobel_filter_8bit.vhd:6' bound to instance 'sobel_filter_inst' of component 'sobel_filter_8bit' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:98]
INFO: [Synth 8-3491] module 'ram_dp' declared at '/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/ram_dp.vhd:5' bound to instance 'line_buffer_inst' of component 'ram_dp' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ram_dp' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/ram_dp.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram_dp' (0#1) [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/ram_dp.vhd:23]
INFO: [Synth 8-3491] module 'ram_dp' declared at '/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/ram_dp.vhd:5' bound to instance 'line_buffer_inst' of component 'ram_dp' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:107]
INFO: [Synth 8-3491] module 'ram_dp' declared at '/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/ram_dp.vhd:5' bound to instance 'line_buffer_inst' of component 'ram_dp' [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'acc' (0#1) [/home/madsr2d2/DTU/dds/dds_as2/02203_A2_code/task2/acc2.vhd:20]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1868.828 ; gain = 488.652 ; free physical = 15072 ; free virtual = 25256
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.641 ; gain = 506.465 ; free physical = 15073 ; free virtual = 25257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.645 ; gain = 514.469 ; free physical = 15073 ; free virtual = 25257
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'acc'
INFO: [Synth 8-3971] The signal "ram_dp:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
              load_buf_0 |                              001 |                              001
              load_buf_1 |                              010 |                              010
              load_buf_2 |                              011 |                              011
             write_sobel |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'acc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1919.566 ; gain = 539.391 ; free physical = 15031 ; free virtual = 25202
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   4 Input   31 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 2     
	               16 Bit    Registers := 3     
+---RAMs : 
	               4K Bit	(128 X 32 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 9     
	   5 Input   31 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 4     
	   5 Input   24 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14824 ; free virtual = 24997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|acc         | line_buffer_gen[0].line_buffer_inst/mem_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|acc         | line_buffer_gen[1].line_buffer_inst/mem_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|acc         | line_buffer_gen[2].line_buffer_inst/mem_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14823 ; free virtual = 24996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|acc         | line_buffer_gen[0].line_buffer_inst/mem_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|acc         | line_buffer_gen[1].line_buffer_inst/mem_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|acc         | line_buffer_gen[2].line_buffer_inst/mem_reg | 128 x 32(READ_FIRST)   | W |   | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance line_buffer_gen[0].line_buffer_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance line_buffer_gen[1].line_buffer_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance line_buffer_gen[2].line_buffer_inst/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14823 ; free virtual = 24996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   124|
|3     |LUT1     |     6|
|4     |LUT2     |   123|
|5     |LUT3     |   130|
|6     |LUT4     |   187|
|7     |LUT5     |   199|
|8     |LUT6     |   437|
|9     |RAMB18E1 |     3|
|10    |FDCE     |     4|
|11    |FDRE     |   204|
|12    |FDSE     |    32|
|13    |IBUF     |    35|
|14    |OBUF     |    51|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+--------------------+------+
|      |Instance                                  |Module              |Cells |
+------+------------------------------------------+--------------------+------+
|1     |top                                       |                    |  1536|
|2     |  \line_buffer_gen[0].line_buffer_inst    |ram_dp              |   336|
|3     |  \line_buffer_gen[1].line_buffer_inst    |ram_dp_0            |   274|
|4     |  \line_buffer_gen[2].line_buffer_inst    |ram_dp_1            |   115|
|5     |  \sobel_filter_gen[0].sobel_filter_inst  |sobel_filter_8bit   |    95|
|6     |  \sobel_filter_gen[1].sobel_filter_inst  |sobel_filter_8bit_2 |    65|
|7     |  \sobel_filter_gen[2].sobel_filter_inst  |sobel_filter_8bit_3 |    62|
|8     |  \sobel_filter_gen[3].sobel_filter_inst  |sobel_filter_8bit_4 |    60|
+------+------------------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.051 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.059 ; gain = 752.875 ; free physical = 14830 ; free virtual = 25004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.059 ; gain = 0.000 ; free physical = 15121 ; free virtual = 25294
INFO: [Netlist 29-17] Analyzing 127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.047 ; gain = 0.000 ; free physical = 15117 ; free virtual = 25290
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e5efc101
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2192.082 ; gain = 821.812 ; free physical = 15117 ; free virtual = 25290
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1807.315; main = 1483.921; forked = 380.725
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3149.398; main = 2192.051; forked = 1016.344
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2216.059 ; gain = 0.000 ; free physical = 15117 ; free virtual = 25290
INFO: [Common 17-1381] The checkpoint '/home/madsr2d2/DTU/dds/dds_as2/dds_as2.runs/synth_1/acc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file acc_utilization_synth.rpt -pb acc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 11:20:22 2024...
