{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "class State:\n",
    "    def __init__(self, instructions=None, data=None):\n",
    "        # Initialize registers R0 to R7 as 16-bit integers (default 0)\n",
    "        self.R0 = 0\n",
    "        self.R1 = 0\n",
    "        self.R2 = 0\n",
    "        self.R3 = 0\n",
    "        self.R4 = 0\n",
    "        self.R5 = 0\n",
    "        self.R6 = 0\n",
    "        self.R7 = 0\n",
    "        \n",
    "        # Initialize Instructions and Data as arrays of 16-bit numbers.\n",
    "        # They can be provided during object creation or default to empty lists.\n",
    "        self.instructions = instructions if instructions is not None else []\n",
    "        self.data = data if data is not None else []\n",
    "\n",
    "    def __repr__(self):\n",
    "        return (\n",
    "            f\"State(R0={self.R0}, R1={self.R1}, R2={self.R2}, R3={self.R3}, \"\n",
    "            f\"R4={self.R4}, R5={self.R5}, R6={self.R6}, R7={self.R7}, \"\n",
    "            f\"instructions={self.instructions}, data={self.data})\"\n",
    "        )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "def to_twos_complement(value: int, bits: int) -> str:\n",
    "    \"\"\"Converts an integer into a two's complement binary string of length 'bits'.\n",
    "       Raises a ValueError if the value is out of range.\n",
    "    \"\"\"\n",
    "    min_val = -(1 << (bits - 1))\n",
    "    max_val = (1 << (bits - 1)) - 1\n",
    "    if value < min_val or value > max_val:\n",
    "        raise ValueError(f\"Immediate value {value} out of range for {bits}-bit two's complement\")\n",
    "    if value < 0:\n",
    "        value = (1 << bits) + value\n",
    "    return format(value, f'0{bits}b')\n",
    "\n",
    "def decode_instruction(instr: str) -> str:\n",
    "    \"\"\"Decodes one assembly instruction (as a string) into its 16-bit binary encoding.\n",
    "       The ISA is defined as per the specification.\n",
    "    \"\"\"\n",
    "    # Convert the instruction to lowercase\n",
    "    instr = instr.lower()\n",
    "\n",
    "    # Remove extra whitespace and split into mnemonic and operand part.\n",
    "    parts = instr.strip().split()\n",
    "    if not parts:\n",
    "        raise ValueError(\"Empty instruction\")\n",
    "    mnemonic = parts[0].lower()\n",
    "    # Get the operands; they are comma‐separated.\n",
    "    args_str = \" \".join(parts[1:])\n",
    "    args = [arg.strip() for arg in args_str.split(\",\") if arg.strip() != \"\"]\n",
    "    \n",
    "    # Helper to check register range\n",
    "    def check_reg(reg: int):\n",
    "        if reg < 0 or reg > 7:\n",
    "            raise ValueError(\"Register out of range (must be 0-7)\")\n",
    "        return format(reg, '03b')\n",
    "    \n",
    "    # Group 1: ada, adc, adz, awc, aca, acc, acz, acw\n",
    "    if mnemonic in {\"ada\", \"adc\", \"adz\", \"awc\", \"aca\", \"acc\", \"acz\", \"acw\"}:\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(f\"{mnemonic} requires 3 operands (rc, ra, rb)\")\n",
    "        try:\n",
    "            # Note: The assembly order is: rc, ra, rb\n",
    "            rc = int(args[0])\n",
    "            ra = int(args[1])\n",
    "            rb = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid register operand; must be an integer 0-7\")\n",
    "        # Function codes for each mnemonic:\n",
    "        func_codes = {\n",
    "            \"ada\": \"000\",\n",
    "            \"adz\": \"001\",\n",
    "            \"adc\": \"010\",\n",
    "            \"awc\": \"011\",\n",
    "            \"aca\": \"100\",\n",
    "            \"acz\": \"101\",\n",
    "            \"acc\": \"110\",\n",
    "            \"acw\": \"111\",\n",
    "        }\n",
    "        func = func_codes[mnemonic]\n",
    "        # Machine code format: 0001 | RA | RB | RC | func\n",
    "        return \"0001\" + check_reg(ra) + check_reg(rb) + check_reg(rc) + func\n",
    "\n",
    "    # Group 2: adi rb, ra, imm6  -> 0000 | RA | RB | IMM6\n",
    "    elif mnemonic == \"adi\":\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(\"adi requires 3 operands (rb, ra, imm6)\")\n",
    "        try:\n",
    "            rb = int(args[0])\n",
    "            ra = int(args[1])\n",
    "            imm = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for adi\")\n",
    "        # Check registers\n",
    "        ra_bin = check_reg(ra)\n",
    "        rb_bin = check_reg(rb)\n",
    "        # Check immediate: imm6 is 6-bit two's complement (-32..31)\n",
    "        imm_bin = to_twos_complement(imm, 6)\n",
    "        return \"0000\" + ra_bin + rb_bin + imm_bin\n",
    "\n",
    "    # Group 3: nd instructions: ndu, ndc, ndz, ncu, ncc, ncz\n",
    "    elif mnemonic in {\"ndu\", \"ndc\", \"ndz\", \"ncu\", \"ncc\", \"ncz\"}:\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(f\"{mnemonic} requires 3 operands (rc, ra, rb)\")\n",
    "        try:\n",
    "            rc = int(args[0])\n",
    "            ra = int(args[1])\n",
    "            rb = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid register operand\")\n",
    "        nd_funcs = {\n",
    "            \"ndu\": \"000\",\n",
    "            \"ndz\": \"001\",\n",
    "            \"ndc\": \"010\",\n",
    "            \"ncu\": \"100\",\n",
    "            \"ncz\": \"101\",\n",
    "            \"ncc\": \"110\",\n",
    "        }\n",
    "        func = nd_funcs[mnemonic]\n",
    "        return \"0010\" + check_reg(ra) + check_reg(rb) + check_reg(rc) + func\n",
    "\n",
    "    # Group 4: lli ra, imm9 -> 0011 | RA | IMM9\n",
    "    elif mnemonic == \"lli\":\n",
    "        if len(args) != 2:\n",
    "            raise ValueError(\"lli requires 2 operands (ra, imm9)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            imm = int(args[1])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for lli\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        imm_bin = to_twos_complement(imm, 9)\n",
    "        return \"0011\" + ra_bin + imm_bin\n",
    "\n",
    "    # Group 5: lw ra, rb, imm6 -> 0100 | RA | RB | IMM6\n",
    "    elif mnemonic == \"lw\":\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(\"lw requires 3 operands (ra, rb, imm6)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            rb = int(args[1])\n",
    "            imm = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for lw\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        rb_bin = check_reg(rb)\n",
    "        imm_bin = to_twos_complement(imm, 6)\n",
    "        return \"0100\" + ra_bin + rb_bin + imm_bin\n",
    "\n",
    "    # Group 6: sw ra, rb, imm6 -> 0101 | RA | RB | IMM6\n",
    "    elif mnemonic == \"sw\":\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(\"sw requires 3 operands (ra, rb, imm6)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            rb = int(args[1])\n",
    "            imm = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for sw\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        rb_bin = check_reg(rb)\n",
    "        imm_bin = to_twos_complement(imm, 6)\n",
    "        return \"0101\" + ra_bin + rb_bin + imm_bin\n",
    "\n",
    "    # Group 7: lm ra, imm8 -> 0110 | RA | 0 | IMM8\n",
    "    elif mnemonic == \"lm\":\n",
    "        if len(args) != 2:\n",
    "            raise ValueError(\"lm requires 2 operands (ra, imm8)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid register for lm\")\n",
    "        imm8 = args[1]\n",
    "        if len(imm8) != 8 or any(ch not in \"01\" for ch in imm8):\n",
    "            raise ValueError(\"imm8 must be an 8-bit binary string\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        return \"0110\" + ra_bin + \"0\" + imm8\n",
    "\n",
    "    # Group 8: sm ra, imm8 -> 0111 | RA | 0 | IMM8\n",
    "    elif mnemonic == \"sm\":\n",
    "        if len(args) != 2:\n",
    "            raise ValueError(\"sm requires 2 operands (ra, imm8)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid register for sm\")\n",
    "        imm8 = args[1]\n",
    "        if len(imm8) != 8 or any(ch not in \"01\" for ch in imm8):\n",
    "            raise ValueError(\"imm8 must be an 8-bit binary string\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        return \"0111\" + ra_bin + \"0\" + imm8\n",
    "\n",
    "    # Group 9: beq ra, rb, imm6 -> 1000 | RA | RB | IMM6\n",
    "    elif mnemonic == \"beq\":\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(\"beq requires 3 operands (ra, rb, imm6)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            rb = int(args[1])\n",
    "            imm = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for beq\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        rb_bin = check_reg(rb)\n",
    "        imm_bin = to_twos_complement(imm, 6)\n",
    "        return \"1000\" + ra_bin + rb_bin + imm_bin\n",
    "\n",
    "    # Group 10: blt ra, rb, imm6 -> 1001 | RA | RB | IMM6\n",
    "    elif mnemonic == \"blt\":\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(\"blt requires 3 operands (ra, rb, imm6)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            rb = int(args[1])\n",
    "            imm = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for blt\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        rb_bin = check_reg(rb)\n",
    "        imm_bin = to_twos_complement(imm, 6)\n",
    "        return \"1001\" + ra_bin + rb_bin + imm_bin\n",
    "\n",
    "    # Group 11: ble ra, rb, imm6 -> 1010 | RA | RB | IMM6\n",
    "    elif mnemonic == \"ble\":\n",
    "        if len(args) != 3:\n",
    "            raise ValueError(\"ble requires 3 operands (ra, rb, imm6)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            rb = int(args[1])\n",
    "            imm = int(args[2])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for ble\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        rb_bin = check_reg(rb)\n",
    "        imm_bin = to_twos_complement(imm, 6)\n",
    "        return \"1010\" + ra_bin + rb_bin + imm_bin\n",
    "\n",
    "    # Group 12: jal ra, imm9 -> 1100 | RA | IMM9\n",
    "    elif mnemonic == \"jal\":\n",
    "        if len(args) != 2:\n",
    "            raise ValueError(\"jal requires 2 operands (ra, imm9)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            imm = int(args[1])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for jal\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        imm_bin = to_twos_complement(imm, 9)\n",
    "        return \"1100\" + ra_bin + imm_bin\n",
    "\n",
    "    # Group 13: jlr ra, rb -> 1101 | RA | RB | 000000\n",
    "    elif mnemonic == \"jlr\":\n",
    "        if len(args) != 2:\n",
    "            raise ValueError(\"jlr requires 2 operands (ra, rb)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            rb = int(args[1])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for jlr\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        rb_bin = check_reg(rb)\n",
    "        return \"1101\" + ra_bin + rb_bin + \"000000\"\n",
    "\n",
    "    # Group 14: jri ra, imm9 -> 1111 | RA | IMM9\n",
    "    elif mnemonic == \"jri\":\n",
    "        if len(args) != 2:\n",
    "            raise ValueError(\"jri requires 2 operands (ra, imm9)\")\n",
    "        try:\n",
    "            ra = int(args[0])\n",
    "            imm = int(args[1])\n",
    "        except Exception:\n",
    "            raise ValueError(\"Invalid operand for jri\")\n",
    "        ra_bin = check_reg(ra)\n",
    "        imm_bin = to_twos_complement(imm, 9)\n",
    "        return \"1111\" + ra_bin + imm_bin\n",
    "\n",
    "    else:\n",
    "        raise ValueError(f\"Unknown mnemonic '{mnemonic}'\")\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "def reg_to_bin(reg: str) -> str:\n",
    "    \"\"\"Convert a register like 'r3' to its 3‐bit binary representation.\"\"\"\n",
    "    reg = reg.lower().strip()\n",
    "    if not reg.startswith(\"r\") or not reg[1:].isdigit():\n",
    "        raise ValueError(f\"Invalid register: {reg}\")\n",
    "    num = int(reg[1:])\n",
    "    if not 0 <= num <= 7:\n",
    "        raise ValueError(f\"Register out of range: {reg}\")\n",
    "    return format(num, \"03b\")\n",
    "\n",
    "def imm_to_bin(value: int, bits: int) -> str:\n",
    "    \"\"\"\n",
    "    Convert an integer to a two's complement binary string with the given number of bits.\n",
    "    For example, imm_to_bin(-3, 6) returns the 6-bit two's complement representation of -3.\n",
    "    \"\"\"\n",
    "    min_val = -(1 << (bits - 1))\n",
    "    max_val = (1 << (bits - 1)) - 1\n",
    "    if value < min_val or value > max_val:\n",
    "        raise ValueError(f\"Immediate {value} out of range for {bits}-bit two's complement (range {min_val} to {max_val}).\")\n",
    "    if value < 0:\n",
    "        value = (1 << bits) + value\n",
    "    return format(value, f\"0{bits}b\")\n",
    "\n",
    "def decode_instruction(instr: str) -> str:\n",
    "    \"\"\"\n",
    "    Decode a single assembly instruction (as a string) into its 16-bit binary encoding.\n",
    "    \n",
    "    Supported instruction formats:\n",
    "    \n",
    "      Type1 (3-register):\n",
    "        Syntax:  mnemonic  rc, ra, rb\n",
    "        Binary:  [opcode:4][ra:3][rb:3][rc:3][func:3]\n",
    "        (Note: In assembly, the destination register is the first operand,\n",
    "         but in the encoding it is placed in the RC field.)\n",
    "         \n",
    "         Example: \"ada r3, r1, r2\" ->\n",
    "                  opcode \"0001\", ra=r1, rb=r2, rc=r3, func \"000\" ->\n",
    "                  \"0001\" + reg(r1) + reg(r2) + reg(r3) + \"000\"\n",
    "      \n",
    "      Type2 (register, register, imm6):\n",
    "        Syntax: For most: mnemonic  ra, rb, imm6\n",
    "                Special case \"adi\": mnemonic  rb, ra, imm6\n",
    "        Binary:  [opcode:4][RA:3][RB:3][imm6:6]\n",
    "        (For \"adi\", RA comes from the second operand and RB from the first.)\n",
    "      \n",
    "      Type3 (register, imm9):\n",
    "        Syntax:  mnemonic  ra, imm9\n",
    "        Binary:  [opcode:4][ra:3][imm9:9]\n",
    "      \n",
    "      Type4 (register, imm8):\n",
    "        Syntax:  mnemonic  ra, imm8\n",
    "        Binary:  [opcode:4][ra:3][\"0\":1][imm8:8]\n",
    "        (imm8 must be provided as an 8-character string of 0s and 1s.)\n",
    "      \n",
    "      Type5 (register, register):\n",
    "        Syntax:  mnemonic  ra, rb\n",
    "        Binary:  [opcode:4][ra:3][rb:3][\"000000\":6]\n",
    "    \n",
    "    The mnemonic and its fields are defined as follows:\n",
    "    \n",
    "      ada  rc, ra, rb   -> 0001_RA__RB__RC_000\n",
    "      adc  rc, ra, rb   -> 0001_RA__RB__RC_010\n",
    "      adz  rc, ra, rb   -> 0001_RA__RB__RC_001\n",
    "      awc  rc, ra, rb   -> 0001_RA__RB__RC_011\n",
    "      aca  rc, ra, rb   -> 0001_RA__RB__RC_100\n",
    "      acc  rc, ra, rb   -> 0001_RA__RB__RC_110\n",
    "      acz  rc, ra, rb   -> 0001_RA__RB__RC_101\n",
    "      acw  rc, ra, rb   -> 0001_RA__RB__RC_111\n",
    "      \n",
    "      ndu  rc, ra, rb   -> 0010_RA__RB__RC_000\n",
    "      ndc  rc, ra, rb   -> 0010_RA__RB__RC_010\n",
    "      ndz  rc, ra, rb   -> 0010_RA__RB__RC_001\n",
    "      ncu  rc, ra, rb   -> 0010_RA__RB__RC_100\n",
    "      ncc  rc, ra, rb   -> 0010_RA__RB__RC_110\n",
    "      ncz  rc, ra, rb   -> 0010_RA__RB__RC_101\n",
    "      \n",
    "      adi  rb, ra, imm6 -> 0000_RA__RB__IMM6_\n",
    "      lw   ra, rb, imm6 -> 0100_RA__RB__IMM6_\n",
    "      sw   ra, rb, imm6 -> 0101_RA__RB__IMM6_\n",
    "      beq  ra, rb, imm6 -> 1000_RA__RB__IMM6_\n",
    "      blt  ra, rb, imm6 -> 1001_RA__RB__IMM6_\n",
    "      ble  ra, rb, imm6 -> 1010_RA__RB__IMM6_\n",
    "      \n",
    "      lli  ra, imm9     -> 0011_RA__IMM9_\n",
    "      jal  ra, imm9     -> 1100_RA__IMM9_\n",
    "      jri  ra, imm9     -> 1111_RA__IMM9_\n",
    "      \n",
    "      lm   ra, imm8     -> 0110_RA_0_IMM8_\n",
    "      sm   ra, imm8     -> 0111_RA_0_IMM8_\n",
    "      \n",
    "      jlr  ra, rb       -> 1101_RA__RB_000000\n",
    "      \n",
    "    Immediate values for imm6 and imm9 are encoded in 2's complement.\n",
    "    (imm6: valid range -32 to 31; imm9: valid range -256 to 255)\n",
    "    For imm8 the string must be exactly 8 binary digits.\n",
    "    \n",
    "    Returns:\n",
    "        A 16-character string of 0s and 1s.\n",
    "    \"\"\"\n",
    "    instr = instr.lower()\n",
    "    instr = instr.strip()\n",
    "    if not instr:\n",
    "        raise ValueError(\"Empty instruction\")\n",
    "    \n",
    "    # Split into mnemonic and operand part.\n",
    "    parts = instr.split(None, 1)\n",
    "    mnemonic = parts[0].lower()\n",
    "    operands = []\n",
    "    if len(parts) > 1:\n",
    "        # Split operands on commas and remove extra spaces.\n",
    "        operands = [op.strip() for op in parts[1].split(',')]\n",
    "    \n",
    "    # Dictionary defining instruction types and fixed fields.\n",
    "    # For type1: tuple(\"type1\", opcode, function code)\n",
    "    # For type2: tuple(\"type2\", opcode)\n",
    "    # For type3: tuple(\"type3\", opcode)\n",
    "    # For type4: tuple(\"type4\", opcode)\n",
    "    # For type5: tuple(\"type5\", opcode)\n",
    "    instr_info = {\n",
    "        # Type1: Three-register instructions.\n",
    "        \"ada\": (\"type1\", \"0001\", \"000\"),\n",
    "        \"adc\": (\"type1\", \"0001\", \"010\"),\n",
    "        \"adz\": (\"type1\", \"0001\", \"001\"),\n",
    "        \"awc\": (\"type1\", \"0001\", \"011\"),\n",
    "        \"aca\": (\"type1\", \"0001\", \"100\"),\n",
    "        \"acc\": (\"type1\", \"0001\", \"110\"),\n",
    "        \"acz\": (\"type1\", \"0001\", \"101\"),\n",
    "        \"acw\": (\"type1\", \"0001\", \"111\"),\n",
    "        \"ndu\": (\"type1\", \"0010\", \"000\"),\n",
    "        \"ndc\": (\"type1\", \"0010\", \"010\"),\n",
    "        \"ndz\": (\"type1\", \"0010\", \"001\"),\n",
    "        \"ncu\": (\"type1\", \"0010\", \"100\"),\n",
    "        \"ncc\": (\"type1\", \"0010\", \"110\"),\n",
    "        \"ncz\": (\"type1\", \"0010\", \"101\"),\n",
    "        # Type2: Two-register + imm6 instructions.\n",
    "        \"adi\": (\"type2\", \"0000\"),\n",
    "        \"lw\":  (\"type2\", \"0100\"),\n",
    "        \"sw\":  (\"type2\", \"0101\"),\n",
    "        \"beq\": (\"type2\", \"1000\"),\n",
    "        \"blt\": (\"type2\", \"1001\"),\n",
    "        \"ble\": (\"type2\", \"1010\"),\n",
    "        # Type3: Register + imm9 instructions.\n",
    "        \"lli\": (\"type3\", \"0011\"),\n",
    "        \"jal\": (\"type3\", \"1100\"),\n",
    "        \"jri\": (\"type3\", \"1111\"),\n",
    "        # Type4: Register + imm8 instructions.\n",
    "        \"lm\":  (\"type4\", \"0110\"),\n",
    "        \"sm\":  (\"type4\", \"0111\"),\n",
    "        # Type5: Two-register with fixed constant.\n",
    "        \"jlr\": (\"type5\", \"1101\"),\n",
    "    }\n",
    "    \n",
    "    if mnemonic not in instr_info:\n",
    "        raise ValueError(f\"Unknown mnemonic: {mnemonic}\")\n",
    "    \n",
    "    inst_type = instr_info[mnemonic][0]\n",
    "    opcode = instr_info[mnemonic][1]\n",
    "    \n",
    "    if inst_type == \"type1\":\n",
    "        # Expected syntax: mnemonic rc, ra, rb\n",
    "        if len(operands) != 3:\n",
    "            raise ValueError(f\"{mnemonic} expects 3 operands (rc, ra, rb)\")\n",
    "        # Mapping: In assembly, the first operand is the destination (rc),\n",
    "        # while the encoding is: [opcode][RA][RB][RC][func]\n",
    "        ra = reg_to_bin(operands[1])\n",
    "        rb = reg_to_bin(operands[2])\n",
    "        rc = reg_to_bin(operands[0])\n",
    "        func = instr_info[mnemonic][2]\n",
    "        return opcode + ra + rb + rc + func\n",
    "\n",
    "    elif inst_type == \"type2\":\n",
    "        # Expected syntax: \n",
    "        #   For \"adi\": mnemonic rb, ra, imm6  (special operand order)\n",
    "        #   For others: mnemonic ra, rb, imm6\n",
    "        if len(operands) != 3:\n",
    "            raise ValueError(f\"{mnemonic} expects 3 operands\")\n",
    "        if mnemonic == \"adi\":\n",
    "            # For adi, RA comes from the second operand and RB from the first.\n",
    "            ra = reg_to_bin(operands[1])\n",
    "            rb = reg_to_bin(operands[0])\n",
    "        else:\n",
    "            ra = reg_to_bin(operands[0])\n",
    "            rb = reg_to_bin(operands[1])\n",
    "        try:\n",
    "            imm_val = int(operands[2], 0)  # Allow decimal (or hex if prefixed with 0x)\n",
    "        except ValueError:\n",
    "            raise ValueError(f\"Invalid immediate value: {operands[2]}\")\n",
    "        imm_bin = imm_to_bin(imm_val, 6)\n",
    "        return opcode + ra + rb + imm_bin\n",
    "\n",
    "    elif inst_type == \"type3\":\n",
    "        # Expected syntax: mnemonic ra, imm9\n",
    "        if len(operands) != 2:\n",
    "            raise ValueError(f\"{mnemonic} expects 2 operands\")\n",
    "        ra = reg_to_bin(operands[0])\n",
    "        try:\n",
    "            imm_val = int(operands[1], 0)\n",
    "        except ValueError:\n",
    "            raise ValueError(f\"Invalid immediate value: {operands[1]}\")\n",
    "        imm_bin = imm_to_bin(imm_val, 9)\n",
    "        return opcode + ra + imm_bin\n",
    "\n",
    "    elif inst_type == \"type4\":\n",
    "        # Expected syntax: mnemonic ra, imm8\n",
    "        if len(operands) != 2:\n",
    "            raise ValueError(f\"{mnemonic} expects 2 operands\")\n",
    "        ra = reg_to_bin(operands[0])\n",
    "        imm8_str = operands[1]\n",
    "        if len(imm8_str) != 8 or any(ch not in \"01\" for ch in imm8_str):\n",
    "            raise ValueError(\"imm8 must be an 8-bit binary string (e.g. '01101111')\")\n",
    "        # Format: [opcode][ra][0][imm8]\n",
    "        return opcode + ra + \"0\" + imm8_str\n",
    "\n",
    "    elif inst_type == \"type5\":\n",
    "        # Expected syntax: mnemonic ra, rb\n",
    "        if len(operands) != 2:\n",
    "            raise ValueError(f\"{mnemonic} expects 2 operands\")\n",
    "        ra = reg_to_bin(operands[0])\n",
    "        rb = reg_to_bin(operands[1])\n",
    "        # Fixed constant of 6 zeros at the end.\n",
    "        return opcode + ra + rb + \"000000\"\n",
    "\n",
    "    else:\n",
    "        raise ValueError(\"Unsupported instruction type\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "LLI R1, 10 -> 0011001000001010 -> 320A\n",
      "LLI R2, 20 -> 0011010000010100 -> 3414\n",
      "LLI R3, 30 -> 0011011000011110 -> 361E\n",
      "LLI R4, 40 -> 0011100000101000 -> 3828\n",
      "LLI R5, 50 -> 0011101000110010 -> 3A32\n",
      "LLI R6, 60 -> 0011110000111100 -> 3C3C\n",
      "LLI R7, 70 -> 0011111001000110 -> 3E46\n"
     ]
    }
   ],
   "source": [
    "# Some test cases:\n",
    "examples = [\n",
    "    \"ada r3, r1, r2\",      # ada rc, ra, rb: here rc=3, ra=1, rb=2 → 0001|001|010|011|000\n",
    "    \"adi r4, r2, -5\",     # adi rb, ra, imm6: rb=4, ra=2, imm6=-5\n",
    "    \"lli r7, 15\",        # lli ra, imm9: ra=7, imm9=15\n",
    "    \"lm r2, 11001100\",   # lm ra, imm8: ra=2, imm8=11001100\n",
    "    \"jlr r5, r0\"          # jlr ra, rb: ra=5, rb=0\n",
    "]\n",
    "\n",
    "prog1 = [\n",
    "    \"LW R4, R7, 2\",\n",
    "    \"LW R5, R7, 2\",\n",
    "    \"NDU R3, R4, R5\",\n",
    "    \"NCU R6, R4, R5\",\n",
    "    \"NDC R1, R4, R5\",\n",
    "    \"NCC R1, R4, R5\",\n",
    "    \"ADA R4, R4, R5\",\n",
    "    \"NDC R1, R4, R5\",\n",
    "    \"NCC R2, R4, R5\",\n",
    "    \"NDZ R4, R4, R5\",\n",
    "    \"NCZ R4, R4, R5\",\n",
    "    \"ADA R7, R7, R7\",\n",
    "    \"NDZ R4, R4, R5\",\n",
    "    \"ADA R7, R7, R7\",\n",
    "    \"NCZ R4, R4, R5\"\n",
    "]\n",
    "\n",
    "prog2 = [\n",
    "    \"LLI R1, 10\",\n",
    "    \"LLI R2, 20\",\n",
    "    \"LLI R3, 30\",\n",
    "    \"LLI R4, 40\",\n",
    "    \"LLI R5, 50\",\n",
    "    \"LLI R6, 60\",\n",
    "    \"LLI R7, 70\",\n",
    "\n",
    "    # \"LW R7, R3, 24\",\n",
    "\n",
    "    # \"LLI R1, 10\",\n",
    "    # \"LLI R2, 20\",\n",
    "    # \"LLI R3, 30\",\n",
    "    # \"LLI R4, 40\",\n",
    "    # \"LLI R5, 50\",\n",
    "    # \"LLI R6, 60\",\n",
    "    # \"LLI R7, 70\"\n",
    "]\n",
    "\n",
    "with open(\"Instr.hex\", \"w\") as file:\n",
    "    for ex in prog2:\n",
    "        try:\n",
    "            encoded = decode_instruction(ex)\n",
    "            hex_code = format(int(encoded, 2), \"04X\")\n",
    "            print(f\"{ex} -> {encoded} -> {hex_code}\")\n",
    "            # Write the higher byte and then the lower byte on separate lines\n",
    "            file.write(hex_code[:2] + \"\\n\")\n",
    "            file.write(hex_code[2:] + \"\\n\")\n",
    "        except ValueError as e:\n",
    "            file.write(f\"Error decoding '{ex}': {e}\\n\")\n",
    "\n",
    "# for ex in prog1:\n",
    "#     try:\n",
    "#         encoded = decode_instruction(ex)\n",
    "#         print(f\"{ex} -> {encoded}\")\n",
    "#     except ValueError as e:\n",
    "#         print(f\"Error decoding '{ex}': {e}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "def reg_to_bin(reg: str) -> str:\n",
    "    \"\"\"Convert a register like 'r3' to its 3‐bit binary representation.\"\"\"\n",
    "    reg = reg.lower().strip()\n",
    "    if not reg.startswith(\"r\") or not reg[1:].isdigit():\n",
    "        raise ValueError(f\"Invalid register: {reg}\")\n",
    "    num = int(reg[1:])\n",
    "    if not 0 <= num <= 7:\n",
    "        raise ValueError(f\"Register out of range: {reg}\")\n",
    "    return format(num, \"03b\")\n",
    "\n",
    "def imm_to_bin(value: int, bits: int) -> str:\n",
    "    \"\"\"\n",
    "    Convert an integer to a two's complement binary string with the given number of bits.\n",
    "    For example, imm_to_bin(-3, 6) returns the 6-bit two's complement representation of -3.\n",
    "    \"\"\"\n",
    "    min_val = -(1 << (bits - 1))\n",
    "    max_val = (1 << (bits - 1)) - 1\n",
    "    if value < min_val or value > max_val:\n",
    "        raise ValueError(f\"Immediate {value} out of range for {bits}-bit two's complement (range {min_val} to {max_val}).\")\n",
    "    if value < 0:\n",
    "        value = (1 << bits) + value\n",
    "    return format(value, f\"0{bits}b\")\n",
    "\n",
    "def decode_instruction(instr: str) -> str:\n",
    "    \"\"\"\n",
    "    Decode a single assembly instruction (as a string) into its 16-bit binary encoding.\n",
    "    (See the ISA specification for the complete mapping.)\n",
    "    \"\"\"\n",
    "    instr = instr.strip()\n",
    "    if not instr:\n",
    "        raise ValueError(\"Empty instruction\")\n",
    "    \n",
    "    parts = instr.split(None, 1)\n",
    "    mnemonic = parts[0].lower()\n",
    "    operands = []\n",
    "    if len(parts) > 1:\n",
    "        operands = [op.strip() for op in parts[1].split(',')]\n",
    "    \n",
    "    # Mapping: each mnemonic is assigned a type, an opcode, and for type1 instructions a function code.\n",
    "    instr_info = {\n",
    "        # Type1 arithmetic instructions\n",
    "        \"ada\": (\"type1\", \"0001\", \"000\"),\n",
    "        \"adc\": (\"type1\", \"0001\", \"010\"),\n",
    "        \"adz\": (\"type1\", \"0001\", \"001\"),\n",
    "        \"awc\": (\"type1\", \"0001\", \"011\"),\n",
    "        \"aca\": (\"type1\", \"0001\", \"100\"),\n",
    "        \"acc\": (\"type1\", \"0001\", \"110\"),\n",
    "        \"acz\": (\"type1\", \"0001\", \"101\"),\n",
    "        \"acw\": (\"type1\", \"0001\", \"111\"),\n",
    "        # Type1 NAND instructions (using same format as type1)\n",
    "        \"ndu\": (\"type1\", \"0010\", \"000\"),\n",
    "        \"ndc\": (\"type1\", \"0010\", \"010\"),\n",
    "        \"ndz\": (\"type1\", \"0010\", \"001\"),\n",
    "        \"ncu\": (\"type1\", \"0010\", \"100\"),\n",
    "        \"ncc\": (\"type1\", \"0010\", \"110\"),\n",
    "        \"ncz\": (\"type1\", \"0010\", \"101\"),\n",
    "        # Type2 instructions (register, register, imm6)\n",
    "        \"adi\": (\"type2\", \"0000\"),\n",
    "        \"lw\":  (\"type2\", \"0100\"),\n",
    "        \"sw\":  (\"type2\", \"0101\"),\n",
    "        \"beq\": (\"type2\", \"1000\"),\n",
    "        \"blt\": (\"type2\", \"1001\"),\n",
    "        \"ble\": (\"type2\", \"1010\"),\n",
    "        # Type3 instructions (register, imm9)\n",
    "        \"lli\": (\"type3\", \"0011\"),\n",
    "        \"jal\": (\"type3\", \"1100\"),\n",
    "        \"jri\": (\"type3\", \"1111\"),\n",
    "        # Type4 instructions (register, imm8)\n",
    "        \"lm\":  (\"type4\", \"0110\"),\n",
    "        \"sm\":  (\"type4\", \"0111\"),\n",
    "        # Type5 instruction (register, register)\n",
    "        \"jlr\": (\"type5\", \"1101\"),\n",
    "    }\n",
    "    \n",
    "    if mnemonic not in instr_info:\n",
    "        raise ValueError(f\"Unknown mnemonic: {mnemonic}\")\n",
    "    \n",
    "    inst_type = instr_info[mnemonic][0]\n",
    "    opcode = instr_info[mnemonic][1]\n",
    "    \n",
    "    if inst_type == \"type1\":\n",
    "        if len(operands) != 3:\n",
    "            raise ValueError(f\"{mnemonic} expects 3 operands (destination, src1, src2)\")\n",
    "        # In assembly the first operand is destination (rc)\n",
    "        ra = reg_to_bin(operands[1])\n",
    "        rb = reg_to_bin(operands[2])\n",
    "        rc = reg_to_bin(operands[0])\n",
    "        func = instr_info[mnemonic][2]\n",
    "        return opcode + ra + rb + rc + func\n",
    "\n",
    "    elif inst_type == \"type2\":\n",
    "        if len(operands) != 3:\n",
    "            raise ValueError(f\"{mnemonic} expects 3 operands\")\n",
    "        # For ADI the order is special.\n",
    "        if mnemonic == \"adi\":\n",
    "            ra = reg_to_bin(operands[1])\n",
    "            rb = reg_to_bin(operands[0])\n",
    "        else:\n",
    "            ra = reg_to_bin(operands[0])\n",
    "            rb = reg_to_bin(operands[1])\n",
    "        try:\n",
    "            imm_val = int(operands[2], 0)\n",
    "        except ValueError:\n",
    "            raise ValueError(f\"Invalid immediate value: {operands[2]}\")\n",
    "        imm_bin = imm_to_bin(imm_val, 6)\n",
    "        return opcode + ra + rb + imm_bin\n",
    "\n",
    "    elif inst_type == \"type3\":\n",
    "        if len(operands) != 2:\n",
    "            raise ValueError(f\"{mnemonic} expects 2 operands\")\n",
    "        ra = reg_to_bin(operands[0])\n",
    "        try:\n",
    "            imm_val = int(operands[1], 0)\n",
    "        except ValueError:\n",
    "            raise ValueError(f\"Invalid immediate value: {operands[1]}\")\n",
    "        imm_bin = imm_to_bin(imm_val, 9)\n",
    "        return opcode + ra + imm_bin\n",
    "\n",
    "    elif inst_type == \"type4\":\n",
    "        if len(operands) != 2:\n",
    "            raise ValueError(f\"{mnemonic} expects 2 operands\")\n",
    "        ra = reg_to_bin(operands[0])\n",
    "        imm8_str = operands[1]\n",
    "        if len(imm8_str) != 8 or any(ch not in \"01\" for ch in imm8_str):\n",
    "            raise ValueError(\"imm8 must be an 8-bit binary string (e.g. '01101111')\")\n",
    "        return opcode + ra + \"0\" + imm8_str\n",
    "\n",
    "    elif inst_type == \"type5\":\n",
    "        if len(operands) != 2:\n",
    "            raise ValueError(f\"{mnemonic} expects 2 operands\")\n",
    "        ra = reg_to_bin(operands[0])\n",
    "        rb = reg_to_bin(operands[1])\n",
    "        return opcode + ra + rb + \"000000\"\n",
    "    \n",
    "    else:\n",
    "        raise ValueError(\"Unsupported instruction type\")\n",
    "\n",
    "class State:\n",
    "    def __init__(self, asm_instructions):\n",
    "        # Initialize registers R0-R7 (16-bit, all 0; note R0 is the program counter)\n",
    "        self.registers = [0] * 8  \n",
    "        # Initialize flags: Carry (C) and Zero (Z)\n",
    "        self.C = 0\n",
    "        self.Z = 0\n",
    "        # Initialize data memory: an array of 8-bit values (here we use 256 bytes)\n",
    "        self.data = [0] * 256\n",
    "        # Create the instructions memory: each instruction is a 16-bit binary string.\n",
    "        self.instructions = [decode_instruction(instr) for instr in asm_instructions]\n",
    "\n",
    "    def display_state(self):\n",
    "        print(\"==== CPU STATE ====\")\n",
    "        print(\"Registers:\")\n",
    "        for i in range(8):\n",
    "            print(f\"  R{i}: 0x{self.registers[i]:04X} ({self.registers[i]})\")\n",
    "        print(f\"Flags: C = {self.C}, Z = {self.Z}\")\n",
    "        print(\"Data Memory (first 64 bytes):\")\n",
    "        for i in range(0, 64, 16):\n",
    "            chunk = self.data[i:i+16]\n",
    "            print(\"  \" + \" \".join(f\"{byte:02X}\" for byte in chunk))\n",
    "        print(f\"PC (R0): {self.registers[0]}\")\n",
    "        print(\"===================\\n\")\n",
    "\n",
    "    def execute(self):\n",
    "        # Execute the instruction at index (R0 // 2) since instructions are 16-bit words.\n",
    "        pc = self.registers[0]\n",
    "        idx = pc // 2\n",
    "        if idx < 0 or idx >= len(self.instructions):\n",
    "            raise IndexError(\"Program counter out of instruction memory bounds.\")\n",
    "        instr = self.instructions[idx]\n",
    "        opcode = instr[0:4]\n",
    "        # Save current PC for branch computations.\n",
    "        old_pc = self.registers[0]\n",
    "        # A flag to indicate that this is a branch/jump instruction; in that case, we do not auto-add 2.\n",
    "        branch_instr = False\n",
    "\n",
    "        # Helper: sign extend a binary string.\n",
    "        def sign_extend(bits_str):\n",
    "            val = int(bits_str, 2)\n",
    "            if bits_str[0] == \"1\":\n",
    "                val -= (1 << len(bits_str))\n",
    "            return val\n",
    "\n",
    "        # Helper: convert a 16-bit unsigned value to signed.\n",
    "        def to_signed(x):\n",
    "            return x if x < 0x8000 else x - 0x10000\n",
    "\n",
    "        # --- Decode and simulate based on opcode ---\n",
    "        if opcode == \"0001\":  \n",
    "            # Type1 arithmetic: ADA, ADC, ADZ, AWC, ACA, ACC, ACZ, ACW.\n",
    "            ra = int(instr[4:7], 2)\n",
    "            rb = int(instr[7:10], 2)\n",
    "            rc = int(instr[10:13], 2)\n",
    "            func = instr[13:16]\n",
    "            execute_op = True\n",
    "            result = None\n",
    "            if func == \"000\":  # ADA: always: R[rc] = R[ra] + R[rb]\n",
    "                result = self.registers[ra] + self.registers[rb]\n",
    "            elif func == \"010\":  # ADC: add if Carry set.\n",
    "                if self.C == 1:\n",
    "                    result = self.registers[ra] + self.registers[rb]\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            elif func == \"001\":  # ADZ: add if Zero set.\n",
    "                if self.Z == 1:\n",
    "                    result = self.registers[ra] + self.registers[rb]\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            elif func == \"011\":  # AWC: add with carry: R[rc] = R[ra] + R[rb] + C.\n",
    "                result = self.registers[ra] + self.registers[rb] + self.C\n",
    "            elif func == \"100\":  # ACA: add with complement: R[rc] = R[ra] + (~R[rb] & 0xFFFF)\n",
    "                result = self.registers[ra] + ((~self.registers[rb]) & 0xFFFF)\n",
    "            elif func == \"110\":  # ACC: add if carry set: R[rc] = R[ra] + (~R[rb] & 0xFFFF)\n",
    "                if self.C == 1:\n",
    "                    result = self.registers[ra] + ((~self.registers[rb]) & 0xFFFF)\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            elif func == \"101\":  # ACZ: add if zero set: R[rc] = R[ra] + (~R[rb] & 0xFFFF)\n",
    "                if self.Z == 1:\n",
    "                    result = self.registers[ra] + ((~self.registers[rb]) & 0xFFFF)\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            elif func == \"111\":  # ACW: add with carry: R[rc] = R[ra] + (~R[rb] & 0xFFFF) + C.\n",
    "                result = self.registers[ra] + ((~self.registers[rb]) & 0xFFFF) + self.C\n",
    "            else:\n",
    "                raise ValueError(\"Unknown function code in type1 instruction\")\n",
    "            if execute_op and result is not None:\n",
    "                self.C = 1 if result >= 0x10000 else 0\n",
    "                result &= 0xFFFF\n",
    "                self.registers[rc] = result\n",
    "                self.Z = 1 if result == 0 else 0\n",
    "            if rc != 0:\n",
    "                self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"0000\":\n",
    "            # ADI: Type2: Format: opcode, RA, RB, imm6. (Syntax: adi rb, ra, imm6)\n",
    "            ra = int(instr[4:7], 2)\n",
    "            rb = int(instr[7:10], 2)\n",
    "            imm6 = instr[10:16]\n",
    "            imm_val = sign_extend(imm6)\n",
    "            result = self.registers[ra] + imm_val\n",
    "            self.C = 1 if result >= 0x10000 else 0\n",
    "            result &= 0xFFFF\n",
    "            self.registers[rb] = result\n",
    "            self.Z = 1 if result == 0 else 0\n",
    "            if rb != 0:\n",
    "                self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"0010\":\n",
    "            # NAND instructions: Type1 (format same as arithmetic).\n",
    "            ra = int(instr[4:7], 2)\n",
    "            rb = int(instr[7:10], 2)\n",
    "            rc = int(instr[10:13], 2)\n",
    "            func = instr[13:16]\n",
    "            execute_op = True\n",
    "            result = None\n",
    "            if func == \"000\":  # NDU: always: R[rc] = ~(R[ra] & R[rb])\n",
    "                result = (~(self.registers[ra] & self.registers[rb])) & 0xFFFF\n",
    "            elif func == \"010\":  # NDC: if Carry set.\n",
    "                if self.C == 1:\n",
    "                    result = (~(self.registers[ra] & self.registers[rb])) & 0xFFFF\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            elif func == \"001\":  # NDZ: if Zero set.\n",
    "                if self.Z == 1:\n",
    "                    result = (~(self.registers[ra] & self.registers[rb])) & 0xFFFF\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            elif func == \"100\":  # NCU: always: R[rc] = ~(R[ra] & (~R[rb] & 0xFFFF))\n",
    "                result = (~(self.registers[ra] & ((~self.registers[rb]) & 0xFFFF))) & 0xFFFF\n",
    "            elif func == \"110\":  # NCC: if Carry set.\n",
    "                if self.C == 1:\n",
    "                    result = (~(self.registers[ra] & ((~self.registers[rb]) & 0xFFFF))) & 0xFFFF\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            elif func == \"101\":  # NCZ: if Zero set.\n",
    "                if self.Z == 1:\n",
    "                    result = (~(self.registers[ra] & ((~self.registers[rb]) & 0xFFFF))) & 0xFFFF\n",
    "                else:\n",
    "                    execute_op = False\n",
    "            else:\n",
    "                raise ValueError(\"Unknown function code in NAND instruction\")\n",
    "            if execute_op and result is not None:\n",
    "                self.registers[rc] = result\n",
    "                self.Z = 1 if result == 0 else 0\n",
    "            if rc != 0:\n",
    "                self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"0011\":\n",
    "            # LLI: Type3: Format: opcode, RA, imm9.\n",
    "            ra = int(instr[4:7], 2)\n",
    "            imm9 = instr[7:16]\n",
    "            # Place the 9-bit immediate in the lower 9 bits (upper 7 bits become 0).\n",
    "            imm_val = int(imm9, 2)\n",
    "            self.registers[ra] = imm_val & 0x1FF\n",
    "            if ra != 0:\n",
    "                self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"0100\":\n",
    "            # LW: Type2: Format: opcode, RA, RB, imm6.\n",
    "            ra = int(instr[4:7], 2)   # destination register\n",
    "            rb = int(instr[7:10], 2)  # base register for address\n",
    "            imm6 = instr[10:16]\n",
    "            imm_val = sign_extend(imm6)\n",
    "            addr = self.registers[rb] + imm_val\n",
    "            if addr < 0 or addr+1 >= len(self.data):\n",
    "                raise ValueError(\"Memory address out of range in LW\")\n",
    "            # Fetch two bytes and combine (big-endian assumed).\n",
    "            value = (self.data[addr] << 8) | self.data[addr+1]\n",
    "            self.registers[ra] = value\n",
    "            self.Z = 1 if value == 0 else 0\n",
    "            if ra != 0:\n",
    "                self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"0101\":\n",
    "            # SW: Type2: Format: opcode, RA, RB, imm6.\n",
    "            ra = int(instr[4:7], 2)   # source register (value to store)\n",
    "            rb = int(instr[7:10], 2)  # base register for address\n",
    "            imm6 = instr[10:16]\n",
    "            imm_val = sign_extend(imm6)\n",
    "            addr = self.registers[rb] + imm_val\n",
    "            if addr < 0 or addr+1 >= len(self.data):\n",
    "                raise ValueError(\"Memory address out of range in SW\")\n",
    "            value = self.registers[ra]\n",
    "            self.data[addr] = (value >> 8) & 0xFF\n",
    "            self.data[addr+1] = value & 0xFF\n",
    "            # For SW, always increment PC by 2.\n",
    "            self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"0110\":\n",
    "            # LM: Type4: Format: opcode, RA, '0', imm8.\n",
    "            ra = int(instr[4:7], 2)  # base register holding memory address\n",
    "            imm8 = instr[8:16]\n",
    "            bits = [int(b) for b in imm8]  # bit for each register R0-R7 (leftmost bit for R0)\n",
    "            addr = self.registers[ra]\n",
    "            # Load registers in reverse order: R7 down to R0.\n",
    "            for reg_num in range(7, -1, -1):\n",
    "                if bits[reg_num] == 1:\n",
    "                    if addr < 0 or addr+1 >= len(self.data):\n",
    "                        raise ValueError(\"Memory address out of range in LM\")\n",
    "                    value = (self.data[addr] << 8) | self.data[addr+1]\n",
    "                    self.registers[reg_num] = value\n",
    "                    addr += 2\n",
    "            if ra != 0:\n",
    "                self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"0111\":\n",
    "            # SM: Type4: Format: opcode, RA, '0', imm8.\n",
    "            ra = int(instr[4:7], 2)  # base register holding memory address\n",
    "            imm8 = instr[8:16]\n",
    "            bits = [int(b) for b in imm8]\n",
    "            addr = self.registers[ra]\n",
    "            # Store registers in reverse order: from R7 down to R0.\n",
    "            for reg_num in range(7, -1, -1):\n",
    "                if bits[reg_num] == 1:\n",
    "                    value = self.registers[reg_num]\n",
    "                    if addr < 0 or addr+1 >= len(self.data):\n",
    "                        raise ValueError(\"Memory address out of range in SM\")\n",
    "                    self.data[addr] = (value >> 8) & 0xFF\n",
    "                    self.data[addr+1] = value & 0xFF\n",
    "                    addr += 2\n",
    "            if ra != 0:\n",
    "                self.registers[0] += 2\n",
    "\n",
    "        elif opcode == \"1000\":\n",
    "            # BEQ: Type2: Format: opcode, RA, RB, imm6.\n",
    "            branch_instr = True\n",
    "            ra = int(instr[4:7], 2)\n",
    "            rb = int(instr[7:10], 2)\n",
    "            imm6 = instr[10:16]\n",
    "            imm_val = sign_extend(imm6)\n",
    "            if self.registers[ra] == self.registers[rb]:\n",
    "                self.registers[0] = old_pc + imm_val * 2\n",
    "            else:\n",
    "                self.registers[0] = old_pc + 2\n",
    "\n",
    "        elif opcode == \"1001\":\n",
    "            # BLT: Type2: Format: opcode, RA, RB, imm6.\n",
    "            branch_instr = True\n",
    "            ra = int(instr[4:7], 2)\n",
    "            rb = int(instr[7:10], 2)\n",
    "            imm6 = instr[10:16]\n",
    "            imm_val = sign_extend(imm6)\n",
    "            if to_signed(self.registers[ra]) < to_signed(self.registers[rb]):\n",
    "                self.registers[0] = old_pc + imm_val * 2\n",
    "            else:\n",
    "                self.registers[0] = old_pc + 2\n",
    "\n",
    "        elif opcode == \"1010\":\n",
    "            # BLE: Type2: Format: opcode, RA, RB, imm6.\n",
    "            branch_instr = True\n",
    "            ra = int(instr[4:7], 2)\n",
    "            rb = int(instr[7:10], 2)\n",
    "            imm6 = instr[10:16]\n",
    "            imm_val = sign_extend(imm6)\n",
    "            if to_signed(self.registers[ra]) <= to_signed(self.registers[rb]):\n",
    "                self.registers[0] = old_pc + imm_val * 2\n",
    "            else:\n",
    "                self.registers[0] = old_pc + 2\n",
    "\n",
    "        elif opcode == \"1100\":\n",
    "            # JAL: Type3: Format: opcode, RA, imm9.\n",
    "            branch_instr = True\n",
    "            ra = int(instr[4:7], 2)\n",
    "            imm9 = instr[7:16]\n",
    "            imm_val = sign_extend(imm9)\n",
    "            # Save PC+2 in the link register.\n",
    "            self.registers[ra] = old_pc + 2\n",
    "            self.registers[0] = old_pc + imm_val * 2\n",
    "\n",
    "        elif opcode == \"1101\":\n",
    "            # JLR: Type5: Format: opcode, RA, RB, fixed \"000000\".\n",
    "            branch_instr = True\n",
    "            ra = int(instr[4:7], 2)\n",
    "            rb = int(instr[7:10], 2)\n",
    "            self.registers[ra] = old_pc + 2\n",
    "            self.registers[0] = self.registers[rb]\n",
    "\n",
    "        elif opcode == \"1111\":\n",
    "            # JRI: Type3: Format: opcode, RA, imm9.\n",
    "            branch_instr = True\n",
    "            ra = int(instr[4:7], 2)\n",
    "            imm9 = instr[7:16]\n",
    "            imm_val = sign_extend(imm9)\n",
    "            self.registers[0] = self.registers[ra] + imm_val * 2\n",
    "\n",
    "        else:\n",
    "            raise ValueError(\"Unknown opcode encountered during execution.\")\n",
    "\n",
    "        # For non-branch instructions, the PC (R0) was already auto-incremented (if destination wasn't R0).\n",
    "        # For branch/jump instructions the PC is explicitly set.\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
