// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vysyx_22040632_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vysyx_22040632_top_ysyx_22040632_walloc_32bits.h"

VL_INLINE_OPT void Vysyx_22040632_top_ysyx_22040632_walloc_32bits___combo__TOP__ysyx_22040632_top__DOT__ysyx_22040632_mul_i__DOT__genblk7__BRA__0__KET____DOT__ysyx_22040632_walloc_32bits_i__1(Vysyx_22040632_top_ysyx_22040632_walloc_32bits* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_22040632_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vysyx_22040632_top_ysyx_22040632_walloc_32bits___combo__TOP__ysyx_22040632_top__DOT__ysyx_22040632_mul_i__DOT__genblk7__BRA__0__KET____DOT__ysyx_22040632_walloc_32bits_i__1\n"); );
    // Body
    vlSelf->__PVT__c = ((0x2fffffffU & vlSelf->__PVT__c) 
                        | (0x10000000U & ((((IData)(
                                                    (6U 
                                                     == 
                                                     (6U 
                                                      & (IData)(vlSelf->__Vcellinp__ysyx_22040632_csa28__in)))) 
                                            << 0x1cU) 
                                           | (0xf0000000U 
                                              & (((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa28__in) 
                                                  << 0x1bU) 
                                                 & ((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa28__in) 
                                                    << 0x1cU)))) 
                                          | (0xf0000000U 
                                             & (((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa28__in) 
                                                 << 0x1aU) 
                                                & ((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa28__in) 
                                                   << 0x1cU))))));
    vlSelf->__PVT__c = ((0x1fffffffU & vlSelf->__PVT__c) 
                        | (0x20000000U & ((((IData)(
                                                    (6U 
                                                     == 
                                                     (6U 
                                                      & (IData)(vlSelf->__Vcellinp__ysyx_22040632_csa29__in)))) 
                                            << 0x1dU) 
                                           | (0xe0000000U 
                                              & (((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa29__in) 
                                                  << 0x1cU) 
                                                 & ((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa29__in) 
                                                    << 0x1dU)))) 
                                          | (0xe0000000U 
                                             & (((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa29__in) 
                                                 << 0x1bU) 
                                                & ((IData)(vlSelf->__Vcellinp__ysyx_22040632_csa29__in) 
                                                   << 0x1dU))))));
}

VL_INLINE_OPT void Vysyx_22040632_top_ysyx_22040632_walloc_32bits___combo__TOP__ysyx_22040632_top__DOT__ysyx_22040632_mul_i__DOT__genblk7__BRA__0__KET____DOT__ysyx_22040632_walloc_32bits_i__385(Vysyx_22040632_top_ysyx_22040632_walloc_32bits* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vysyx_22040632_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vysyx_22040632_top_ysyx_22040632_walloc_32bits___combo__TOP__ysyx_22040632_top__DOT__ysyx_22040632_mul_i__DOT__genblk7__BRA__0__KET____DOT__ysyx_22040632_walloc_32bits_i__385\n"); );
    // Body
    vlSelf->__Vcellinp__ysyx_22040632_csa30__in = (
                                                   (4U 
                                                    & (VL_REDXOR_4(vlSelf->__Vcellinp__ysyx_22040632_csa29__in) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (vlSelf->__PVT__c 
                                                         >> 0x1cU)));
}
