
<!DOCTYPE html>
<html>
  <head>
    
<meta charset="utf-8" >

<title>Verilog没有葵花宝典——day9（按键防抖） | 1/2顶点</title>
<meta name="description" content="    有输入有输出，才是正确的学习方式    ">

<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.7.0/animate.min.css">

<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous">
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1557805695892">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">


  
    <link rel="stylesheet" href="https://unpkg.com/gitalk/dist/gitalk.css" />
  

  


<script src="https://cdn.jsdelivr.net/npm/vue/dist/vue.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>



  </head>
  <body>
    <div id="app" class="main">
      <div class="site-header-container">
  <div class="site-header">
    <div class="left">
      <a href="https://halftop.github.io">
        <img class="avatar" src="https://halftop.github.io/images/avatar.png?v=1557805695892" alt="" width="32px" height="32px">
      </a>
      <a href="https://halftop.github.io">
        <h1 class="site-title">1/2顶点</h1>
      </a>
    </div>
    <div class="right">
      <transition name="fade">
        <i class="icon" :class="{ 'icon-close-outline': menuVisible, 'icon-menu-outline': !menuVisible }" @click="menuVisible = !menuVisible"></i>
      </transition>
    </div>
  </div>
</div>

<transition name="fade">
  <div class="menu-container" style="display: none;" v-show="menuVisible">
    <div class="menu-list">
      
        
          <a href="/" class="menu purple-link">
            首页
          </a>
        
      
        
          <a href="/archives" class="menu purple-link">
            归档
          </a>
        
      
        
          <a href="/tags" class="menu purple-link">
            标签
          </a>
        
      
        
          <a href="/post/about" class="menu purple-link">
            关于
          </a>
        
      
    </div>
  </div>
</transition>


      <div class="content-container">
        <div class="post-detail">
          
            <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/07/5cd1814a74fa3.png')">
            </div>
          
          <h2 class="post-title">Verilog没有葵花宝典——day9（按键防抖）</h2>
          <div class="post-info post-detail-info">
            <span><i class="icon-calendar-outline"></i> 2019-05-07</span>
            
              <span>
                <i class="icon-pricetags-outline"></i>
                
                  <a href="https://halftop.github.io/tag/eBG9zXtcm">
                    Verilog没有葵花宝典
                    
                      ，
                    
                  </a>
                
                  <a href="https://halftop.github.io/tag/ADa051R6R">
                    Verilog HDL
                    
                      ，
                    
                  </a>
                
                  <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                    学习笔记
                    
                  </a>
                
              </span>
            
          </div>
          <div class="post-content">
            <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>用verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。</li>
<li>记录题目1中用到的工具，操作步骤，遇到的错误和提示信息。</li>
</ol>
</blockquote>
<!-- more --> 
<!-- TOC -->
<ul>
<li><a href="#%E9%A2%98%E7%9B%AE">题目</a></li>
<li><a href="#%E7%AC%AC%E4%B8%80%E9%A2%98">第一题</a>
<ul>
<li><a href="#%E6%80%9D%E8%B7%AF">思路</a></li>
<li><a href="#verilog%E6%8F%8F%E8%BF%B0">Verilog描述</a></li>
<li><a href="#testbench">testbench</a></li>
</ul>
</li>
<li><a href="#%E7%AC%AC%E4%BA%8C%E9%A2%98">第二题</a></li>
</ul>
<!-- /TOC -->
<h2 id="第一题">第一题</h2>
<p><strong>用verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。</strong></p>
<h3 id="思路">思路</h3>
<p>假设按键按下时是低电平，松开时是高电平。监测按键由按下到松开整个过程，并用<code>key_vld</code>信号来表示x消抖后的按键输出。进一步可以输出按下、松开的有效信号（边沿检测），甚至可以按键计时。使用状态机完成，伪状态转移图：</p>
<center>
 <img src="https://i.loli.net/2019/05/07/5cd17f85ef647.jpg" alt="按键去抖状态转移图" title="按键去抖状态转移图" width="600"> 
</center>
<p>仿真图：</p>
<center>
 <img src="https://i.loli.net/2019/05/07/5cd1814a74fa3.png" alt="按键消抖仿真图" title="按键消抖仿真图" width=""> 
</center>
<h3 id="verilog描述">Verilog描述</h3>
<pre><code class="language-verilog">module debounce
#(
	parameter DELAY_TIME = 18'h3ffff
)
(
	input				clk,
	input				rst_n,
	input				key_in,
	output	reg			key_vld
);

localparam	IDLE		= 4'b0001,
			PRESS_DELAY	= 4'b0010,
			WAIT_RELEASE= 4'b0100,
			RELEASE_DELA= 4'b1000;

reg [1:0] key_in_r;
wire key_press_edge;
wire key_release_edge;

always @(posedge clk or negedge rst_n) begin
	if (!rst_n) begin
		key_in_r &lt;= 2'b11;
	end else begin
		key_in_r &lt;= {key_in_r[0],key_in};
	end
end
assign key_press_edge = key_in_r[1] &amp; (~key_in_r[0]);
assign key_release_edge = (~key_in_r[1]) &amp; key_in_r[0];


reg	[17:0]	  cnt;
reg [3:0] cstate,nstate;
//FSM-1
always @(posedge clk or negedge rst_n) begin
	if (!rst_n) begin
		cstate &lt;= IDLE;
	end else begin
		cstate &lt;= nstate;
	end
end
//FSM-2
always @(*) begin
	case (cstate)
		IDLE	 : nstate = key_press_edge ? PRESS_DELAY : IDLE;
		PRESS_DELAY: begin
			if (cnt==DELAY_TIME &amp;&amp; key_in_r[0] == 0) begin
				nstate = WAIT_RELEASE;//按下完成
			end else if (cnt&lt;DELAY_TIME &amp;&amp; key_in_r[0] == 1) begin
				nstate = IDLE;//抖动
			end else begin
				nstate = PRESS_DELAY;//计数未完成
			end
		end
		WAIT_RELEASE: nstate = key_release_edge ? RELEASE_DELA : WAIT_RELEASE;
		RELEASE_DELA: begin
			if (cnt==DELAY_TIME &amp;&amp; key_in_r[0] == 1) begin
				nstate = IDLE;//松开完成
			end else if (cnt&lt;DELAY_TIME &amp;&amp; key_in_r[0] == 0) begin
				nstate = WAIT_RELEASE;//抖动
			end else begin
				nstate = RELEASE_DELA;//计数未完成
			end
		end
		default: nstate = IDLE;
	endcase
end
//FSM-3
always @(posedge clk or negedge rst_n) begin
	if (!rst_n) begin
		key_vld &lt;= 1'b1;
	end else begin
		case (nstate)
			IDLE,PRESS_DELAY:key_vld &lt;= 1'b1;
			WAIT_RELEASE,RELEASE_DELA: key_vld &lt;= 1'b0;
			default: key_vld &lt;= 1'b1;
		endcase
	end
end

always @(posedge clk or negedge rst_n) begin
    if(!rst_n)
		cnt &lt;= 18'd0;
    else if (cstate==PRESS_DELAY || cstate==RELEASE_DELA) begin
		if (cnt==DELAY_TIME) begin
			cnt &lt;= 18'd0;
		end else begin
			cnt &lt;= cnt + 1'b1;
		end
	end else begin
		cnt &lt;= 18'd0;
	end
end  
endmodule
</code></pre>
<h3 id="testbench">testbench</h3>
<pre><code class="language-verilog">module tb_debounce;
reg		clk		;
reg		rst_n	;
reg		key_in	;
wire	key_vld	;

initial begin
	clk = 1;
	forever #10 clk = ~clk;
  end

initial begin
	rst_n = 1'b0;
	#22 rst_n = 1'b1;
  end

initial begin
	key_in = 1'b1;
	repeat(15) begin
		@(posedge clk)
			key_in = {$random};
	end
	repeat(25) begin
		@(posedge clk)
			key_in = 1'b0;
	end
	repeat(25) begin
		@(posedge clk)
			key_in = 1'b1;
	end
	repeat(15) begin
		@(posedge clk)
			key_in = {$random};
	end
	$finish;
end

debounce
#(
	 'd10
)
debounce
(
	.clk		(clk	),
	.rst_n		(rst_n	),
	.key_in		(key_in	),
	.key_vld	(key_vld)	
);
endmodule
</code></pre>
<h2 id="第二题">第二题</h2>
<p>警告信息</p>
<p><code>Ignoring unknown option '-debug-all' passed to 'vcs' and continuing</code></p>
<p>原因是将<code>-debug_all</code>写出了<code>-debug-all</code>。</p>

          </div>
        </div>

        
          <div class="next-post">
            <a class="purple-link" href="https://halftop.github.io/post/verilog-day8">
              <h3 class="post-title">
                下一篇：Verilog没有葵花宝典——day8（计数器）
              </h3>
            </a>
          </div>
          
      </div>

      
        
          <div id="gitalk-container"></div>
        

        
      

      <div class="site-footer">
  <div class="slogan">    有输入有输出，才是正确的学习方式    </div>
  <div class="social-container">
    
      
    
      
    
      
    
      
    
      
    
  </div>
  <center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center>
</div>


    </div>
    <script type="application/javascript">

hljs.initHighlightingOnLoad()

var app = new Vue({
  el: '#app',
  data: {
    menuVisible: false,
  },
})

</script>


  
  
    <script src="https://unpkg.com/gitalk/dist/gitalk.min.js"></script>
    <script>

      var gitalk = new Gitalk({
        clientID: '42b8247150af6c920554',
        clientSecret: 'ea9863ece62308a1854e39455221fa1ace6f8cd6',
        repo: 'halftop.github.io',
        owner: 'halftop',
        admin: ['halftop'],
        id: location.pathname,      // Ensure uniqueness and length less than 50
        distractionFreeMode: false  // Facebook-like distraction free mode
      })

      gitalk.render('gitalk-container')

    </script>
  

  




  </body>
</html>
