v 4
file . "mips_pipelined.vhdl" "ec3fad6fa97e02fbf58d75e5e38abdc204ab2308" "20210902073719.858":
  entity mips_pipelined at 4( 177) + 0 on 305;
  architecture structure of mips_pipelined at 15( 385) + 0 on 306;
file . "datapath.vhdl" "5bf5f48d160c7cb43bee3c54d55424ffc5c73276" "20210902073719.545":
  entity datapath at 4( 177) + 0 on 301;
  architecture structure of datapath at 44( 1745) + 0 on 302;
file . "data_memory.vhdl" "1c341209ddc04443a6b1e1b29a7a54bf8396a82a" "20210902073719.352":
  entity data_memory at 4( 180) + 0 on 297;
  architecture behavior of data_memory at 19( 524) + 0 on 298;
file . "maindecoder.vhdl" "655103f0dca8736ee596e24a39e347830a0abea4" "20210902073719.260":
  entity maindecoder at 4( 177) + 0 on 293;
  architecture behavior of maindecoder at 21( 609) + 0 on 294;
file . "pipeline_register_W.vhdl" "29ccd5f4c835bcac554e27be0a7be788f2f89874" "20210902073719.125":
  entity pipeline_register_w at 4( 180) + 0 on 289;
  architecture behavior of pipeline_register_w at 24( 820) + 0 on 290;
file . "pipeline_register_E.vhdl" "d3be671d35615ab45ed73c7d4f633ab2de67d9c0" "20210902073719.031":
  entity pipeline_register_e at 1( 0) + 0 on 285;
  architecture structure of pipeline_register_e at 37( 1463) + 0 on 286;
file . "syncresff.vhdl" "f86852ba03ff8b21f35e26ac7bc745cc7dbdf112" "20210902073718.894":
  entity syncresff at 4( 177) + 0 on 281;
  architecture behavior of syncresff at 17( 463) + 0 on 282;
file . "signext.vhdl" "77ec0aa1831f14fa7571dae438fa93ae2718a54c" "20210902073718.768":
  entity signext at 4( 177) + 0 on 277;
  architecture behavior of signext at 15( 387) + 0 on 278;
file . "mux4.vhdl" "6b371186df6194e70582915ebab42bd57895a312" "20210902073718.634":
  entity mux4 at 4( 177) + 0 on 273;
  architecture behavior of mux4 at 19( 588) + 0 on 274;
file . "equal.vhdl" "0c1d4e70fb709ddedc5d055ae1470f7915f250a0" "20210902073718.503":
  entity equal at 1( 0) + 0 on 269;
  architecture behavior of equal at 14( 266) + 0 on 270;
file . "adder.vhdl" "e12b58d66ec8fd491895142637ab7ce916874633" "20210902073718.316":
  entity adder at 4( 177) + 0 on 265;
  architecture behavior of adder at 16( 425) + 0 on 266;
file . "alu.vhdl" "df9192234e88287c436aad22a6803868929ae337" "20210902073718.404":
  entity alu at 4( 177) + 0 on 267;
  architecture behavior of alu at 18( 519) + 0 on 268;
file . "mux2.vhdl" "4efacfd248b59dbd9486afe7b79ce7100d1927d1" "20210902073718.591":
  entity mux2 at 4( 177) + 0 on 271;
  architecture behavior of mux2 at 17( 454) + 0 on 272;
file . "regfile.vhdl" "01f993fdfac0d695f562296b7c1cbe83e4d6a389" "20210902073718.672":
  entity regfile at 4( 177) + 0 on 275;
  architecture behavior of regfile at 21( 637) + 0 on 276;
file . "sl2.vhdl" "0e09f942a5af1b5c9221afceb9bd4879e460e6c1" "20210902073718.854":
  entity sl2 at 4( 177) + 0 on 279;
  architecture behavior of sl2 at 14( 348) + 0 on 280;
file . "pipeline_register_D.vhdl" "6c021c522c38e8054584aea52a50e0bef0f69ee5" "20210902073718.940":
  entity pipeline_register_d at 4( 177) + 0 on 283;
  architecture behavior of pipeline_register_d at 20( 614) + 0 on 284;
file . "pipeline_register_M.vhdl" "32a2b52603debc095f7f66ceadbf3e73d89e4b8f" "20210902073719.083":
  entity pipeline_register_m at 1( 0) + 0 on 287;
  architecture structure of pipeline_register_m at 23( 699) + 0 on 288;
file . "aludecoder.vhdl" "50eafd1056d9285148c15ae85e3bbaaec93b2ca5" "20210902073719.219":
  entity aludecoder at 4( 177) + 0 on 291;
  architecture behavior of aludecoder at 15( 431) + 0 on 292;
file . "controller.vhdl" "a0686d2e8c283cb1069851ac237eb03bfd3b2975" "20210902073719.298":
  entity controller at 4( 177) + 0 on 295;
  architecture structure of controller at 22( 690) + 0 on 296;
file . "instr_mem.vhdl" "9cfaa0d53953391012c9abc43691dcef603e63e6" "20210902073719.449":
  entity instr_mem at 1( 0) + 0 on 299;
  architecture behavior of instr_mem at 11( 190) + 0 on 300;
file . "Hazard_Unit.vhdl" "a0cd30d525e822d9b69c70a0aa9880d7c053fd1a" "20210902073719.815":
  entity hazard_unit at 1( 0) + 0 on 303;
  architecture behavior of hazard_unit at 29( 917) + 0 on 304;
file . "mips_pipelined_tb.vhdl" "ee28ad98a763eaa5c293ba8117858c6cc4110168" "20210902073720.142":
  entity mips_pipelined_tb at 1( 0) + 0 on 307;
  architecture structure of mips_pipelined_tb at 7( 78) + 0 on 308;
