

================================================================
== Vitis HLS Report for 'rx_fifo_Pipeline_VITIS_LOOP_91_2'
================================================================
* Date:           Mon Dec 19 09:55:01 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.026 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        6|  50.000 ns|  60.000 ns|    5|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_91_2  |        3|        4|         2|          1|          1|  3 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 5 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln91_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln91"   --->   Operation 6 'read' 'select_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i_5"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc79"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i3 %i_5" [mac_logger.cpp:93]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.58ns)   --->   "%icmp_ln91 = icmp_eq  i3 %i, i3 %select_ln91_read" [mac_logger.cpp:91]   --->   Operation 10 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 4, i64 0"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%add_ln91 = add i3 %i, i3 1" [mac_logger.cpp:91]   --->   Operation 12 'add' 'add_ln91' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc79.split, void %for.end81.exitStub" [mac_logger.cpp:91]   --->   Operation 13 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i3 %i" [mac_logger.cpp:91]   --->   Operation 14 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_buf_addr = getelementptr i32 %tmp_buf, i64 0, i64 %zext_ln91" [mac_logger.cpp:93]   --->   Operation 15 'getelementptr' 'tmp_buf_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%tmp_buf_load = load i2 %tmp_buf_addr" [mac_logger.cpp:93]   --->   Operation 16 'load' 'tmp_buf_load' <Predicate = (!icmp_ln91)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %i" [mac_logger.cpp:93]   --->   Operation 17 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln91 = store i3 %add_ln91, i3 %i_5" [mac_logger.cpp:91]   --->   Operation 18 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_54" [mac_logger.cpp:92]   --->   Operation 19 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [mac_logger.cpp:91]   --->   Operation 20 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.67ns)   --->   "%tmp_buf_load = load i2 %tmp_buf_addr" [mac_logger.cpp:93]   --->   Operation 21 'load' 'tmp_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln93, i2 0" [mac_logger.cpp:93]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i4 %shl_ln" [mac_logger.cpp:93]   --->   Operation 23 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln93 = add i5 %zext_ln93_1, i5 12" [mac_logger.cpp:93]   --->   Operation 24 'add' 'add_ln93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln93, i32 2, i32 4" [mac_logger.cpp:93]   --->   Operation 25 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i3 %lshr_ln" [mac_logger.cpp:93]   --->   Operation 26 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_buf_addr_43 = getelementptr i32 %data_buf, i64 0, i64 %zext_ln93" [mac_logger.cpp:93]   --->   Operation 27 'getelementptr' 'data_buf_addr_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.23ns)   --->   "%store_ln93 = store i32 %tmp_buf_load, i9 %data_buf_addr_43" [mac_logger.cpp:93]   --->   Operation 28 'store' 'store_ln93' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.inc79" [mac_logger.cpp:91]   --->   Operation 29 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.1ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', mac_logger.cpp:93) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln91', mac_logger.cpp:91) [12]  (0.673 ns)
	'store' operation ('store_ln91', mac_logger.cpp:91) of variable 'add_ln91', mac_logger.cpp:91 on local variable 'i' [28]  (0.427 ns)

 <State 2>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln93', mac_logger.cpp:93) [23]  (0.789 ns)
	'getelementptr' operation ('data_buf_addr_43', mac_logger.cpp:93) [26]  (0 ns)
	'store' operation ('store_ln93', mac_logger.cpp:93) of variable 'tmp_buf_load', mac_logger.cpp:93 on array 'data_buf' [27]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
