# ğŸš€ Pipelined JPEG MPSoC Encoder

This repository contains the source code and tools for a **Multi-Processor System-on-Chip (MPSoC)** implementation of a **pipelined JPEG encoder** on Intel/Altera FPGA platforms. Developed as part of a lab project for the CO503 Advanced Embedded Systems course, this project explores various hardware and software design strategies for optimizing JPEG encoding throughput.

## ğŸ“Œ Project Overview

<!-- image -->
<img src="./misc/superscalar_pipeline.jpg" alt="JPEG Encoder Overview" width="600"/>

The encoder is implemented as a **6-stage pipeline**, each mapped to a separate CPU. Stages include:

1. **RGB to YCbCr conversion**
2. **Level shifting**
3. **DCT (Discrete Cosine Transform)**
4. **Quantization**
5. **Huffman encoding**
6. **Final JPEG output write**

The project evolved from a single pipelined system to an **optimized superscalar version**, which uses **parallel pipelines** for enhanced throughputâ€”achieving over **1.3Ã— performance** improvement.

## ğŸ“ Folder Structure

```
â”œâ”€â”€ software_simulated_pipeline/
â”‚   â””â”€â”€ Software simulation of pipelined JPEG encoder using file-based queues.
â”‚
â”œâ”€â”€ HARD_PREP/
â”‚   â””â”€â”€ Hardware-compatible version of software simulation using interfaces and OOP concepts.
â”‚
â”œâ”€â”€ HARDWARE/
â”‚   â””â”€â”€ FPGA implementation (single pipeline) using On-Chip Memory (Quartus II 13.1).
â”‚
â”œâ”€â”€ SUPERSCALAR_simulated_pipeline/
â”‚   â””â”€â”€ Simulated superscalar JPEG pipeline using multiple CPUs and file queues.
â”‚
â”œâ”€â”€ BASELINE_18/
â”‚   â””â”€â”€ Hardware implementation with SDRAM for code and On-Chip Memory for queues (Quartus Prime Lite 18.1).
â”‚
â”œâ”€â”€ MEM_MAP_GEN/
â”‚   â””â”€â”€ Python scripts for generating memory-mapped addresses using `sopcinfo` headers.
```

## ğŸ” Key Features

* **Fully pipelined JPEG encoder with simulation and hardware implementations**
* **Object-oriented interface design in C for queues and devices**
* **Shared memory and file queue-based inter-processor communication**
* **Custom automation scripts for BSP/ELF generation and upload**
* **Optimized Nios II BSP configurations for minimal ELF footprint**
* **Dynamic memory mapping using Python + Bash automation**

## ğŸ› ï¸ Technologies Used

* **Quartus II 13.1 / Quartus Prime Lite 18.1**
* **Nios II CPUs**
* **Bash + Python scripting**
* **C with hardware abstraction for embedded systems**

## ğŸ“Š Performance Summary

| Design Variant                   | Avg. Throughput Improvement |
| -------------------------------- | --------------------------- |
| Single Pipeline (On-Chip Memory) | 1.00Ã—                       |
| Single Pipeline (SDRAM)          | 0.07Ã—                       |
| Superscalar (Start & End stages in SDRAM)     | 0.94Ã—          |
| Superscalar (Only start stage in SDRAM)   | **1.31Ã—**          |

## ğŸ“ In-Detail Performace Comparison

JPEG compression accuracy was verified with various RAW images (e.g., `lenna.raw`, `peppers.raw`, `chameleon.raw`), with compression and throughput results summarized below:

<!-- image -->
![JPEG Compression Results](./misc/perf_table.png)

## ğŸ“š References

* *Creating Multiprocessor Nios II Systems â€“ ALTERA*
* *Nios II Software Developerâ€™s Handbook â€“ Intel*
* *Intel Embedded Design Handbook*
