(S (NP (CD Two) (NN multiplierless) (NNS algorithms)) (VP (VBP are) (VP (VBN proposed) (PP (IN for) (NP (NP (CD 4x4) (NN approximate-DCT)) (PP (IN for) (NP (NP (NN transform) (NN coding)) (PP (IN in) (NP (JJ digital) (NN video))))))))) (. .))
(S (NP (NP (JJ Computational) (NNS architectures)) (PP (IN for) (NP (JJ 1-D/2-D) (NNS realisations)))) (VP (VBP are) (VP (VBN implemented) (S (VP (VBG using) (NP (NNP Xilinx) (NNP FPGA) (NNS devices)))))) (. .))
(S (NP (NP (JJ CMOS) (NN synthesis)) (PP (IN at) (NP (DT the) (CD 45) (JJ nm) (JJ node)))) (VP (JJ indicate) (NP (NP (JJ real-time) (NN operation)) (PP (IN at) (NP (CD 1) (NNP GHz))) (VP (VBG yielding) (NP (NP (CD 4x4) (NN block) (NNS rates)) (PP (IN of) (NP (CD 125) (NNP MHz)))) (PP (IN at) (NP (NP (QP (JJR less) (IN than) (CD 120)) (NN mW)) (PP (IN of) (NP (JJ dynamic) (NN power) (NN consumption)))))))) (. .))
