
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v
# synth_design -part xc7z020clg484-3 -top my_fir_f1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top my_fir_f1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5546 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.539 ; gain = 26.895 ; free physical = 245589 ; free virtual = 314228
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'my_fir_f1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'my_fir_f1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 245609 ; free virtual = 314248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 72.660 ; free physical = 245606 ; free virtual = 314245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.656 ; free physical = 245606 ; free virtual = 314245
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 88.660 ; free physical = 245600 ; free virtual = 314240
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_fir_f1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'n_delay_reg1_reg[15:0]' into 'n_delay_reg1_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v:93]
INFO: [Synth 8-4471] merging register 'n_delay_reg2_reg[15:0]' into 'n_delay_reg2_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v:94]
INFO: [Synth 8-4471] merging register 'n_delay_reg3_reg[15:0]' into 'n_delay_reg3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v:95]
INFO: [Synth 8-4471] merging register 'n_delay_reg4_reg[15:0]' into 'n_delay_reg4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v:96]
INFO: [Synth 8-4471] merging register 'n_delay_reg5_reg[15:0]' into 'n_delay_reg5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v:97]
DSP Report: Generating DSP dout1, operation Mode is: A''*(B:0x1d).
DSP Report: register n_delay_reg5_reg is absorbed into DSP dout1.
DSP Report: register n_delay_reg6_reg is absorbed into DSP dout1.
DSP Report: operator dout1 is absorbed into DSP dout1.
DSP Report: Generating DSP dout0, operation Mode is: PCIN+A*(B:0x1d).
DSP Report: operator dout0 is absorbed into DSP dout0.
DSP Report: operator dout6 is absorbed into DSP dout0.
DSP Report: Generating DSP dout0, operation Mode is: PCIN+A''*(B:0x65).
DSP Report: register n_delay_reg4_reg is absorbed into DSP dout0.
DSP Report: register n_delay_reg5_reg is absorbed into DSP dout0.
DSP Report: operator dout0 is absorbed into DSP dout0.
DSP Report: operator dout2 is absorbed into DSP dout0.
DSP Report: Generating DSP dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register n_delay_reg3_reg is absorbed into DSP dout0.
DSP Report: register n_delay_reg4_reg is absorbed into DSP dout0.
DSP Report: operator dout0 is absorbed into DSP dout0.
DSP Report: operator dout3 is absorbed into DSP dout0.
DSP Report: Generating DSP dout0, operation Mode is: PCIN+A''*(B:0xeb).
DSP Report: register n_delay_reg2_reg is absorbed into DSP dout0.
DSP Report: register n_delay_reg3_reg is absorbed into DSP dout0.
DSP Report: operator dout0 is absorbed into DSP dout0.
DSP Report: operator dout4 is absorbed into DSP dout0.
DSP Report: Generating DSP dout0, operation Mode is: PCIN+A''*(B:0xf).
DSP Report: register n_delay_reg1_reg is absorbed into DSP dout0.
DSP Report: register n_delay_reg2_reg is absorbed into DSP dout0.
DSP Report: operator dout0 is absorbed into DSP dout0.
DSP Report: operator dout5 is absorbed into DSP dout0.
DSP Report: Generating DSP dout_reg, operation Mode is: PCIN+A2*(B:0x65).
DSP Report: register n_delay_reg1_reg is absorbed into DSP dout_reg.
DSP Report: register dout_reg is absorbed into DSP dout_reg.
DSP Report: operator dout0 is absorbed into DSP dout_reg.
DSP Report: operator dout6 is absorbed into DSP dout_reg.
WARNING: [Synth 8-3917] design my_fir_f1 has port dout[27] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1675.887 ; gain = 202.242 ; free physical = 245209 ; free virtual = 313850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|my_fir_f1   | A''*(B:0x1d)      | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A*(B:0x1d)   | 16     | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0x65) | 16     | 7      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xeb) | 16     | 8      | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A''*(B:0xf)  | 16     | 4      | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|my_fir_f1   | PCIN+A2*(B:0x65)  | 16     | 7      | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1675.891 ; gain = 202.246 ; free physical = 245201 ; free virtual = 313842
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.902 ; gain = 211.258 ; free physical = 245198 ; free virtual = 313839
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245320 ; free virtual = 313961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245320 ; free virtual = 313961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245318 ; free virtual = 313959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245318 ; free virtual = 313959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245318 ; free virtual = 313959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245318 ; free virtual = 313959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     7|
|2     |FDRE    |    65|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    72|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245318 ; free virtual = 313959
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.906 ; gain = 211.262 ; free physical = 245316 ; free virtual = 313957
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.910 ; gain = 211.262 ; free physical = 245315 ; free virtual = 313956
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1778.074 ; gain = 0.000 ; free physical = 245202 ; free virtual = 313843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1778.074 ; gain = 304.527 ; free physical = 245250 ; free virtual = 313891
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.699 ; gain = 509.625 ; free physical = 244089 ; free virtual = 312734
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2287.699 ; gain = 0.000 ; free physical = 244097 ; free virtual = 312742
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.711 ; gain = 0.000 ; free physical = 244097 ; free virtual = 312742
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.754 ; gain = 3.996 ; free physical = 244010 ; free virtual = 312652

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 101b05df2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2375.754 ; gain = 0.000 ; free physical = 244010 ; free virtual = 312652

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101b05df2

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2390.738 ; gain = 0.004 ; free physical = 243976 ; free virtual = 312618
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 101b05df2

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2390.738 ; gain = 0.004 ; free physical = 243974 ; free virtual = 312616
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150f10f98

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2390.738 ; gain = 0.004 ; free physical = 243968 ; free virtual = 312610
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 150f10f98

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2390.738 ; gain = 0.004 ; free physical = 243967 ; free virtual = 312609
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13af31758

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2390.738 ; gain = 0.004 ; free physical = 243971 ; free virtual = 312613
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13af31758

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2390.738 ; gain = 0.004 ; free physical = 243971 ; free virtual = 312613
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.738 ; gain = 0.000 ; free physical = 243971 ; free virtual = 312613
Ending Logic Optimization Task | Checksum: 13af31758

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2390.738 ; gain = 0.004 ; free physical = 243970 ; free virtual = 312612

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13af31758

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2390.738 ; gain = 0.000 ; free physical = 243964 ; free virtual = 312606

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13af31758

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.738 ; gain = 0.000 ; free physical = 243964 ; free virtual = 312606

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.738 ; gain = 0.000 ; free physical = 243963 ; free virtual = 312605
Ending Netlist Obfuscation Task | Checksum: 13af31758

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.738 ; gain = 0.000 ; free physical = 243963 ; free virtual = 312605
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2390.738 ; gain = 18.980 ; free physical = 243963 ; free virtual = 312605
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 13af31758
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module my_fir_f1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2457.738 ; gain = 2.988 ; free physical = 243942 ; free virtual = 312584
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2463.738 ; gain = 5.004 ; free physical = 243935 ; free virtual = 312577
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-25.131 |
PSMgr Creation: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2463.738 ; gain = 8.988 ; free physical = 243921 ; free virtual = 312563
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2575.789 ; gain = 112.051 ; free physical = 243919 ; free virtual = 312561
Power optimization passes: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2575.789 ; gain = 121.039 ; free physical = 243919 ; free virtual = 312561

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243922 ; free virtual = 312564


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design my_fir_f1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 65
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 13af31758

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243920 ; free virtual = 312562
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 13af31758
Power optimization: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2575.789 ; gain = 185.051 ; free physical = 243912 ; free virtual = 312553
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 14030512 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13af31758

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243935 ; free virtual = 312577
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 13af31758

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243935 ; free virtual = 312576
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 13af31758

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243934 ; free virtual = 312576
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 13af31758

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243933 ; free virtual = 312575
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13af31758

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243932 ; free virtual = 312574

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243932 ; free virtual = 312574
Ending Netlist Obfuscation Task | Checksum: 13af31758

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243932 ; free virtual = 312574
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243882 ; free virtual = 312524
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 40bc4b92

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243882 ; free virtual = 312524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243881 ; free virtual = 312524

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40bc4b92

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243875 ; free virtual = 312517

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c345e466

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243867 ; free virtual = 312510

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c345e466

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243867 ; free virtual = 312510
Phase 1 Placer Initialization | Checksum: c345e466

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243866 ; free virtual = 312509

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1257d3146

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243862 ; free virtual = 312504

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243844 ; free virtual = 312487

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1368a6345

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243844 ; free virtual = 312486
Phase 2 Global Placement | Checksum: 17618ce6d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243842 ; free virtual = 312485

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17618ce6d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243843 ; free virtual = 312486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f45a19d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312496

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a6bcad77

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243854 ; free virtual = 312497

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 183306e46

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243854 ; free virtual = 312497

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 158ce09dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312496

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b811bfe1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243840 ; free virtual = 312483

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b811bfe1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243840 ; free virtual = 312483

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18275ff4a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243839 ; free virtual = 312482

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1bc3ee6a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243843 ; free virtual = 312486
Phase 3 Detail Placement | Checksum: 1bc3ee6a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243843 ; free virtual = 312486

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ef5f6092

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ef5f6092

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243852 ; free virtual = 312494
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.524. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 142a289ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312495
Phase 4.1 Post Commit Optimization | Checksum: 142a289ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312495

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142a289ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312496

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 142a289ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312496

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312496
Phase 4.4 Final Placement Cleanup | Checksum: 142a289ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243853 ; free virtual = 312496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 142a289ac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243854 ; free virtual = 312497
Ending Placer Task | Checksum: 12e7332da

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243869 ; free virtual = 312511
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243869 ; free virtual = 312511
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243854 ; free virtual = 312496

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-25.131 |
Phase 1 Physical Synthesis Initialization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243842 ; free virtual = 312485
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.524 | TNS=-25.131 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243836 ; free virtual = 312479

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243827 ; free virtual = 312470

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243821 ; free virtual = 312464
Phase 4 Rewire | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243821 ; free virtual = 312464

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243818 ; free virtual = 312460

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243817 ; free virtual = 312460

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243827 ; free virtual = 312469

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243831 ; free virtual = 312474

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243835 ; free virtual = 312478

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243836 ; free virtual = 312479

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243836 ; free virtual = 312479

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243836 ; free virtual = 312479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243836 ; free virtual = 312479
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.524 | TNS=-25.131 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243837 ; free virtual = 312479
Ending Physical Synthesis Task | Checksum: 19ed3fe44

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243837 ; free virtual = 312479
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243837 ; free virtual = 312479
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243813 ; free virtual = 312456
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 243798 ; free virtual = 312442
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: edb6e748 ConstDB: 0 ShapeSum: 40bc4b92 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "new_data_rdy" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "new_data_rdy". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: bdb15e42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244136 ; free virtual = 312780
Post Restoration Checksum: NetGraph: 1b71c5b0 NumContArr: a23f9892 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bdb15e42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244129 ; free virtual = 312773

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bdb15e42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244093 ; free virtual = 312737

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bdb15e42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244093 ; free virtual = 312737
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1535de6b8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244081 ; free virtual = 312726
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.524 | TNS=-25.131| WHS=0.131  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f7e9a606

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244093 ; free virtual = 312737

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 141e17d7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.532 | TNS=-25.515| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: df8d5461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312705
Phase 4 Rip-up And Reroute | Checksum: df8d5461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244060 ; free virtual = 312705

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: df8d5461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244071 ; free virtual = 312715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.532 | TNS=-25.515| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: df8d5461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312714

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: df8d5461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312714
Phase 5 Delay and Skew Optimization | Checksum: df8d5461

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244070 ; free virtual = 312714

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1563453cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244069 ; free virtual = 312714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.532 | TNS=-25.515| WHS=0.170  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1563453cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244069 ; free virtual = 312713
Phase 6 Post Hold Fix | Checksum: 1563453cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244069 ; free virtual = 312713

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0107694 %
  Global Horizontal Routing Utilization  = 0.00786004 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 13.5135%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: df2d12b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244066 ; free virtual = 312710

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: df2d12b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312709

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: df2d12b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244064 ; free virtual = 312708

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.532 | TNS=-25.515| WHS=0.170  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: df2d12b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244063 ; free virtual = 312707
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312739

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312739
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244093 ; free virtual = 312738
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312740
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.789 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312740
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/my_fir_f1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2666.867 ; gain = 0.000 ; free physical = 244948 ; free virtual = 313592
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:39:59 2022...
