$date
	Mon Aug 22 12:26:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ reset $end
$scope module u0 $end
$var wire 1 # D $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1"
#9
1#
#10
0"
#15
1!
1"
#20
0"
#22
0#
#25
0!
1"
#30
0"
#34
1#
#35
1!
1"
#40
0"
#44
