
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101222                       # Number of seconds simulated
sim_ticks                                101221572111                       # Number of ticks simulated
final_tick                               628215469389                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 159501                       # Simulator instruction rate (inst/s)
host_op_rate                                   201119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4896546                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908692                       # Number of bytes of host memory used
host_seconds                                 20672.04                       # Real time elapsed on the host
sim_insts                                  3297200482                       # Number of instructions simulated
sim_ops                                    4157538418                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2434176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       536192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       985984                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3961600                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1463808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1463808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19017                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4189                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7703                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30950                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11436                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11436                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     24047996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5297211                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9740849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39137902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              51847                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14461423                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14461423                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14461423                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     24047996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5297211                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9740849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53599326                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               242737584                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21938932                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17773995                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011514                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8987537                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8283328                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464856                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91198                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185596849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121927535                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21938932                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10748184                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26709110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6158736                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4558073                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11613946                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220966099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.677981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.049875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194256989     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484784      1.12%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960120      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4591782      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          993711      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1552388      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1187499      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741996      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13196830      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220966099                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090381                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502302                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183522891                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6691800                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26603217                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87586                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4060599                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3781740                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42066                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149517698                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76211                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4060599                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184028561                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1722870                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3535662                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26155018                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1463383                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149379800                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        26991                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277906                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539740                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       205621                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210153414                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697019611                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697019611                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39457896                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37395                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20857                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4738404                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14512681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7215357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134129                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1601330                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148311800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37376                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139354195                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       143824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24704225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51322402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4308                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220966099                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630659                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301906                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160885352     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25753213     11.65%     84.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12491492      5.65%     90.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8332351      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7723307      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593444      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677763      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379497      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129680      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220966099                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400243     59.24%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136879     20.26%     79.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138509     20.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117040867     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113002      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13025424      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7158368      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139354195                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.574094                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             675631                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004848                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500493942                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173053872                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135780430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140029826                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351060                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3278744                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1036                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189631                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4060599                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1098979                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97719                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148349176                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10016                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14512681                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7215357                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20842                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137377                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234510                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136815522                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12576796                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2538671                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19733819                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19398139                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7157023                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563636                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135781089                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135780430                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80414626                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221928674                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559371                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362344                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25541307                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2014882                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216905500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370691                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165329117     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24273240     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603381      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019664      2.78%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4358285      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712538      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322547      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954547      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2332181      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216905500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2332181                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362924009                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300762092                       # The number of ROB writes
system.switch_cpus0.timesIdled                3005906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21771485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.427376                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.427376                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411968                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411968                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616274775                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189105816                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138101956                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               242737584                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21710279                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17817935                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2023319                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8875260                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8528302                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2160565                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94950                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194332868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             119185519                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21710279                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10688867                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25690720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5633303                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5972655                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11753613                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2014336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229588685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.636466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.998462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203897965     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1931041      0.84%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3470649      1.51%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2044676      0.89%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1678973      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1471140      0.64%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          827083      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2052251      0.89%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12214907      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229588685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089439                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491006                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192710487                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7607291                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25615671                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        63002                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3592228                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3565968                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     146063158                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3592228                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193014041                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         670274                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6043624                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25358509                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       910004                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146010223                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         97294                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       524514                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    205738772                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    677658531                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    677658531                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174561021                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31177703                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34733                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17390                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2614752                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13520195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7310943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        71180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1666368                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144878272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138051931                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60949                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17307321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35870889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229588685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.601301                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.288567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172103320     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22870453      9.96%     84.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11970703      5.21%     90.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8455473      3.68%     93.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8430984      3.67%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3006168      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2312024      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       269747      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       169813      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229588685                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50572     13.74%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163557     44.45%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       153864     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116475442     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1895824      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17343      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12370852      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7292470      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138051931                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.568729                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             367993                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    506121488                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162220569                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135705116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138419924                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       281614                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2177061                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97448                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3592228                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         468447                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55150                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144913006                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        83605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13520195                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7310943                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17390                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1163049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1059178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2222227                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136489709                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12280471                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1562221                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19572937                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19333722                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7292466                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.562293                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135705176                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135705116                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79408948                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216264552                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559061                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367184                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101495102                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125107557                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19805686                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34688                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2040495                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225996457                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.553582                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405134                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174922838     77.40%     77.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24909301     11.02%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9557927      4.23%     92.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5034307      2.23%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4270815      1.89%     96.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2032516      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       957481      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1501421      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2809851      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225996457                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101495102                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125107557                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18556626                       # Number of memory references committed
system.switch_cpus1.commit.loads             11343134                       # Number of loads committed
system.switch_cpus1.commit.membars              17344                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18151672                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112629241                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2587666                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2809851                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           368099849                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293418740                       # The number of ROB writes
system.switch_cpus1.timesIdled                2862371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13148899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101495102                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125107557                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101495102                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.391619                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.391619                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418127                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418127                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       613745192                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189572501                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      135316737                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34688                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               242737584                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19911186                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16279988                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1944194                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8117581                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7808653                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2037356                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87543                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191741410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             111866699                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19911186                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9846009                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23300547                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5400468                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4549959                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11751526                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1945888                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    223015834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       199715287     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1118973      0.50%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1701450      0.76%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2328277      1.04%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2398787      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2001312      0.90%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1130332      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1674572      0.75%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10946844      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    223015834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082028                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.460854                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189552768                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6756791                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23238268                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        44329                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3423676                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3285414                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     137073374                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3423676                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190088702                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1303381                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4102476                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22755828                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1341769                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     136987956                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          941                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        303643                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       536312                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          659                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    190357642                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    637553550                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    637553550                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    164384517                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        25973116                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37616                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21568                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3900546                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13015826                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7129660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       125967                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1546039                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         136800170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129704233                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25420                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     15672072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     37229122                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5508                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    223015834                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581592                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270746                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168171970     75.41%     75.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22353996     10.02%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11566685      5.19%     90.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8715214      3.91%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6774430      3.04%     97.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2722236      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1726751      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       874597      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       109955      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    223015834                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23052      9.92%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87668     37.74%     47.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       121586     52.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108672419     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2011851      1.55%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16047      0.01%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11928904      9.20%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7075012      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129704233                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534339                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             232306                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    482682026                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    152510178                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127743315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129936539                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       301630                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2167999                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       176564                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3423676                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1046466                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       123249                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    136837774                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62735                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13015826                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7129660                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21556                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         90711                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          332                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1129278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1111770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2241048                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127927653                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11247558                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1776580                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18320982                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18082380                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7073424                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527020                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127743492                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127743315                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         73545430                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        197044545                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526261                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.373243                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96272440                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118322774                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     18522126                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32096                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1975880                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    219592158                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388675                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171216912     77.97%     77.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23857575     10.86%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9064221      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4367771      1.99%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3622025      1.65%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2158463      0.98%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1838993      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       810513      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2655685      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    219592158                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96272440                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118322774                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17800920                       # Number of memory references committed
system.switch_cpus2.commit.loads             10847824                       # Number of loads committed
system.switch_cpus2.commit.membars              16048                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16970141                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106652063                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2414280                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2655685                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           353781373                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          277113701                       # The number of ROB writes
system.switch_cpus2.timesIdled                2990995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               19721750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96272440                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118322774                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96272440                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.521361                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.521361                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.396611                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.396611                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       576533476                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      177260362                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      127552401                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32096                       # number of misc regfile writes
system.l20.replacements                         19031                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          729294                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29271                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.915240                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          255.345659                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.087162                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3632.140425                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6344.426754                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024936                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000790                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.354701                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.619573                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54391                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54391                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           20006                       # number of Writeback hits
system.l20.Writeback_hits::total                20006                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54391                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54391                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54391                       # number of overall hits
system.l20.overall_hits::total                  54391                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19017                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19030                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19017                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19030                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19017                       # number of overall misses
system.l20.overall_misses::total                19030                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2767897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4487321495                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4490089392                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2767897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4487321495                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4490089392                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2767897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4487321495                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4490089392                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73408                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73421                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        20006                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            20006                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73408                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73421                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73408                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73421                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259059                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259190                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259059                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259190                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259059                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259190                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 235963.690119                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 235947.944929                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 235963.690119                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 235947.944929                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 235963.690119                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 235947.944929                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3521                       # number of writebacks
system.l20.writebacks::total                     3521                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19017                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19030                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19017                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19030                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19017                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19030                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3310020646                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3311984237                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3310020646                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3311984237                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3310020646                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3311984237                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259059                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259190                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259059                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259190                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259059                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259190                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174055.878740                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174040.159590                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174055.878740                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174040.159590                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174055.878740                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174040.159590                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4204                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          314758                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14444                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.791609                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          483.598341                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.463710                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1951.741154                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             1.054900                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7789.141894                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.047226                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001412                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.190600                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000103                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.760658                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29195                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29195                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9481                       # number of Writeback hits
system.l21.Writeback_hits::total                 9481                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29195                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29195                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29195                       # number of overall hits
system.l21.overall_hits::total                  29195                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4189                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4204                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4189                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4204                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4189                       # number of overall misses
system.l21.overall_misses::total                 4204                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3302058                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    976556664                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      979858722                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3302058                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    976556664                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       979858722                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3302058                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    976556664                       # number of overall miss cycles
system.l21.overall_miss_latency::total      979858722                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33384                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33399                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9481                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9481                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33384                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33399                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33384                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33399                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125479                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125872                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125479                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125872                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125479                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125872                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 220137.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 233124.054428                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 233077.716936                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 220137.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 233124.054428                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 233077.716936                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 220137.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 233124.054428                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 233077.716936                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2679                       # number of writebacks
system.l21.writebacks::total                     2679                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4189                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4204                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4189                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4204                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4189                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4204                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2373714                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    717235515                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    719609229                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2373714                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    717235515                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    719609229                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2373714                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    717235515                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    719609229                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125479                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125872                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125479                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125872                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125479                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125872                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 158247.600000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171218.790881                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 171172.509277                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 158247.600000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 171218.790881                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 171172.509277                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 158247.600000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 171218.790881                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 171172.509277                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7716                       # number of replacements
system.l22.tagsinuse                     12287.978439                       # Cycle average of tags in use
system.l22.total_refs                          591165                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20004                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.552340                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          941.327554                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.152998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3608.644064                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7728.853823                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076605                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000745                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.293672                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628976                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        42862                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  42862                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24928                       # number of Writeback hits
system.l22.Writeback_hits::total                24928                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        42862                       # number of demand (read+write) hits
system.l22.demand_hits::total                   42862                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        42862                       # number of overall hits
system.l22.overall_hits::total                  42862                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7698                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7711                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            5                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7703                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7716                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7703                       # number of overall misses
system.l22.overall_misses::total                 7716                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2687518                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1740404845                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1743092363                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      1057320                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      1057320                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2687518                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1741462165                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1744149683                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2687518                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1741462165                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1744149683                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        50560                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              50573                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24928                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24928                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        50565                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               50578                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        50565                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              50578                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.152255                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.152473                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.152339                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.152556                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.152339                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.152556                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 206732.153846                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 226085.326708                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 226052.699131                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       211464                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       211464                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 206732.153846                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 226075.836038                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 226043.245594                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 206732.153846                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 226075.836038                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 226043.245594                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5236                       # number of writebacks
system.l22.writebacks::total                     5236                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7698                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7711                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7703                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7716                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7703                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7716                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1884118                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1263849318                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1265733436                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       747830                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       747830                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1884118                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1264597148                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1266481266                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1884118                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1264597148                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1266481266                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.152255                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.152473                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.152339                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.152556                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.152339                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.152556                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 144932.153846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164178.918940                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 164146.470756                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       149566                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       149566                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 144932.153846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 164169.433727                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 164137.022551                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 144932.153846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 164169.433727                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 164137.022551                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996661                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011621555                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060329.032587                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996661                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11613931                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11613931                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11613931                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11613931                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11613931                       # number of overall hits
system.cpu0.icache.overall_hits::total       11613931                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3453261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3453261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11613946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11613946                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11613946                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11613946                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11613946                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11613946                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73408                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179482805                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73664                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2436.506367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.003807                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.996193                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902359                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097641                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9417605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9417605                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20607                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20607                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16410263                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16410263                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16410263                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16410263                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       181567                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       181567                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       181567                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        181567                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       181567                       # number of overall misses
system.cpu0.dcache.overall_misses::total       181567                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22705467084                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22705467084                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22705467084                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22705467084                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22705467084                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22705467084                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599172                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16591830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16591830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16591830                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16591830                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018915                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018915                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010943                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010943                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010943                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010943                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 125052.829446                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 125052.829446                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 125052.829446                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 125052.829446                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 125052.829446                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 125052.829446                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20006                       # number of writebacks
system.cpu0.dcache.writebacks::total            20006                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108159                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108159                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108159                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108159                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108159                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108159                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73408                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73408                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73408                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8215381323                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8215381323                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8215381323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8215381323                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8215381323                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8215381323                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004424                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004424                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004424                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004424                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 111913.978354                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111913.978354                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 111913.978354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111913.978354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 111913.978354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111913.978354                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996901                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013048071                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197501.238612                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996901                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11753596                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11753596                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11753596                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11753596                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11753596                       # number of overall hits
system.cpu1.icache.overall_hits::total       11753596                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3855088                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3855088                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3855088                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3855088                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3855088                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3855088                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11753613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11753613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11753613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11753613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11753613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11753613                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 226769.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 226769.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 226769.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 226769.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 226769.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 226769.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3444913                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3444913                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3444913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3444913                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3444913                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3444913                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 229660.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 229660.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 229660.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33384                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162809067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33640                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4839.746344                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.231339                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.768661                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903247                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096753                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9151653                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9151653                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7178805                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7178805                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17376                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17376                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17344                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16330458                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16330458                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16330458                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16330458                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85913                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85913                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85913                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85913                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85913                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85913                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8184417354                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8184417354                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8184417354                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8184417354                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8184417354                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8184417354                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9237566                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9237566                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7178805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7178805                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17344                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17344                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16416371                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16416371                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16416371                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16416371                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009300                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95264.015388                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95264.015388                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95264.015388                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95264.015388                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95264.015388                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95264.015388                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9481                       # number of writebacks
system.cpu1.dcache.writebacks::total             9481                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        52529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        52529                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        52529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        52529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        52529                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        52529                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33384                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33384                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33384                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2915263672                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2915263672                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2915263672                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2915263672                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2915263672                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2915263672                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87325.175893                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87325.175893                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87325.175893                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87325.175893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87325.175893                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87325.175893                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               492.996614                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009905240                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2048489.330629                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996614                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          480                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.769231                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11751506                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11751506                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11751506                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11751506                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11751506                       # number of overall hits
system.cpu2.icache.overall_hits::total       11751506                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4111756                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4111756                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4111756                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4111756                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4111756                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4111756                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11751526                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11751526                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11751526                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11751526                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11751526                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11751526                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 205587.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 205587.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 205587.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 205587.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 205587.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 205587.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2795831                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2795831                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2795831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2795831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2795831                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2795831                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 215063.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 215063.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 215063.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 215063.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 215063.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 215063.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 50565                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170968775                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 50821                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3364.136381                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.206448                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.793552                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.910963                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.089037                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8256168                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8256168                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6917020                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6917020                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16834                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16834                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16048                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16048                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15173188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15173188                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15173188                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15173188                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       143026                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       143026                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3004                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3004                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       146030                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        146030                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       146030                       # number of overall misses
system.cpu2.dcache.overall_misses::total       146030                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  15698949136                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15698949136                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    587616446                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    587616446                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16286565582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16286565582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16286565582                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16286565582                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8399194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8399194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6920024                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6920024                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16048                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16048                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15319218                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15319218                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15319218                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15319218                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017029                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017029                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000434                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009532                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009532                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009532                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009532                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109762.904199                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109762.904199                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 195611.333555                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 195611.333555                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111528.902157                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111528.902157                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111528.902157                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111528.902157                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1612236                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       134353                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24928                       # number of writebacks
system.cpu2.dcache.writebacks::total            24928                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        92466                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        92466                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2999                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2999                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        95465                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        95465                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        95465                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        95465                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        50560                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        50560                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        50565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        50565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        50565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        50565                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4617535212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4617535212                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1098820                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1098820                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4618634032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4618634032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4618634032                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4618634032                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003301                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003301                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91327.832516                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91327.832516                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       219764                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       219764                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91340.532621                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91340.532621                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91340.532621                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91340.532621                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
