# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../250328_total.srcs/sources_1/imports/code/TOP_UART_FIFO.v" \
"../../../../250328_total.srcs/sources_1/imports/code/TOP_UART_STOPWATCH.v" \
"../../../../250328_total.srcs/sources_1/imports/code/btn_debounce.v" \
"../../../../250328_total.srcs/sources_1/imports/code/fifo.v" \
"../../../../250328_total.srcs/sources_1/imports/code/fnd_controller.v" \
"../../../../250328_total.srcs/sources_1/imports/sources_1/imports/src_ip/fnd_controller.v" \
"../../../../250328_total.srcs/sources_1/new/fnd_controller_dist.v" \
"../../../../250328_total.srcs/sources_1/imports/new/main.v" \
"../../../../250328_total.srcs/sources_1/imports/sources_1/new/main.v" \
"../../../../250328_total.srcs/sources_1/imports/new/print_gen.v" \
"../../../../250328_total.srcs/sources_1/imports/code/stopwatch_cu.v" \
"../../../../250328_total.srcs/sources_1/imports/code/stopwatch_dp.v" \
"../../../../250328_total.srcs/sources_1/imports/new/top.v" \
"../../../../250328_total.srcs/sources_1/imports/sources_1/new/top_humid.v" \
"../../../../250328_total.srcs/sources_1/imports/code/top_stopwatch.v" \
"../../../../250328_total.srcs/sources_1/new/top_total.v" \
"../../../../250328_total.srcs/sources_1/imports/code/uart.v" \
"../../../../250328_total.srcs/sources_1/imports/code/uart2stopwatch.v" \
"../../../../250328_total.srcs/sources_1/imports/code/watch1_dp.v" \
"../../../../250328_total.srcs/sources_1/imports/code/watch_cu.v" \
"../../../../250328_total.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
