$date
	Sun Oct 23 06:11:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#846724
b10110 !
1"
#846726
b10110 &
b10110 %
1$
#846727
0"
#846730
b1011 &
b1011 %
#846734
b100010 &
b100010 %
#846738
b10001 &
b10001 %
#846742
b110100 &
b110100 %
#846746
b11010 &
b11010 %
#846750
b1101 &
b1101 %
#846754
b101000 &
b101000 %
#846758
b10100 &
b10100 %
#846762
b1010 &
b1010 %
#846766
b101 &
b101 %
#846770
b10000 &
b10000 %
#846774
b1000 &
b1000 %
#846778
b100 &
b100 %
#846782
b10 &
b10 %
#846786
b1 &
b1 %
1#
#846790
b0 &
0#
b0 %
0$
#1821653
b10100 !
1"
#1821654
b10100 &
b10100 %
1$
#1821655
0"
#1821658
b1010 &
b1010 %
#1821662
b101 &
b101 %
#1821666
b10000 &
b10000 %
#1821670
b1000 &
b1000 %
#1821674
b100 &
b100 %
#1821678
b10 &
b10 %
#1821682
b1 &
b1 %
1#
#1821686
b0 &
0#
b0 %
0$
#2800935
b11010 !
1"
#2800938
b11010 &
b11010 %
1$
#2800939
0"
#2800942
b1101 &
b1101 %
#2800946
b101000 &
b101000 %
#2800950
b10100 &
b10100 %
#2800954
b1010 &
b1010 %
#2800958
b101 &
b101 %
#2800962
b10000 &
b10000 %
#2800966
b1000 &
b1000 %
#2800970
b100 &
b100 %
#2800974
b10 &
b10 %
#2800978
b1 &
b1 %
1#
#2800982
b0 &
0#
b0 %
0$
#4500012
