{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 10:27:40 2021 " "Info: Processing started: Thu Nov 11 10:27:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Block1 -c Block1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Block1 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"Block1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74192:inst\|95  " "Info: Automatically promoted node 74192:inst\|95 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 168 744 808 208 "95" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74192:inst|95 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74192:inst\|25 register 74192:inst\|25 -14.569 ns " "Info: Slack time is -14.569 ns between source register \"74192:inst\|25\" and destination register \"74192:inst\|25\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-13.940 ns + Largest register register " "Info: + Largest register to register requirement is -13.940 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPD destination 4.533 ns   Shortest register " "Info:   Shortest clock path from clock \"CPD\" to destination register is 4.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPD 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CPD'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPD } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 224 72 240 240 "CPD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.202 ns) 2.728 ns 74192:inst\|74~0 2 COMB Unassigned 3 " "Info: 2: + IC(1.672 ns) + CELL(0.202 ns) = 2.728 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst\|74~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { CPD 74192:inst|74~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 312 440 504 352 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.589 ns) 3.504 ns 74192:inst\|102 3 COMB Unassigned 1 " "Info: 3: + IC(0.187 ns) + CELL(0.589 ns) = 3.504 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|102'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { 74192:inst|74~0 74192:inst|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 4.533 ns 74192:inst\|25 4 REG Unassigned 7 " "Info: 4: + IC(0.363 ns) + CELL(0.666 ns) = 4.533 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst|102 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 50.98 % ) " "Info: Total cell delay = 2.311 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 49.02 % ) " "Info: Total interconnect delay = 2.222 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 224 72 240 240 "CPD" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU destination 19.476 ns   Longest register " "Info:   Longest clock path from clock \"CPU\" to destination register is 19.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPU 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CPU'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 240 72 240 256 "CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.206 ns) 2.995 ns 74192:inst\|103 2 COMB Unassigned 1 " "Info: 2: + IC(1.935 ns) + CELL(0.206 ns) = 2.995 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|103'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { CPU 74192:inst|103 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 96 536 600 136 "103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 4.328 ns 74192:inst\|26 3 REG Unassigned 4 " "Info: 3: + IC(0.363 ns) + CELL(0.970 ns) = 4.328 ns; Loc. = Unassigned; Fanout = 4; REG Node = '74192:inst\|26'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst|103 74192:inst|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 5.209 ns 74192:inst\|74~0 4 COMB Unassigned 3 " "Info: 4: + IC(0.511 ns) + CELL(0.370 ns) = 5.209 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst\|74~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74192:inst|26 74192:inst|74~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 312 440 504 352 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 6.020 ns 74192:inst\|101 5 COMB Unassigned 1 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|101'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74192:inst|74~0 74192:inst|101 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 576 536 600 616 "101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.970 ns) 8.809 ns 74192:inst\|24 6 REG Unassigned 6 " "Info: 6: + IC(1.819 ns) + CELL(0.970 ns) = 8.809 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst\|24'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { 74192:inst|101 74192:inst|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.206 ns) 11.146 ns 74192:inst\|100~0 7 COMB Unassigned 1 " "Info: 7: + IC(2.131 ns) + CELL(0.206 ns) = 11.146 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|100~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { 74192:inst|24 74192:inst|100~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 11.843 ns 74192:inst\|100 8 COMB Unassigned 1 " "Info: 8: + IC(0.160 ns) + CELL(0.537 ns) = 11.843 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|100'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { 74192:inst|100~0 74192:inst|100 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.970 ns) 14.951 ns 74192:inst\|23 9 REG Unassigned 5 " "Info: 9: + IC(2.138 ns) + CELL(0.970 ns) = 14.951 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74192:inst\|23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { 74192:inst|100 74192:inst|23 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 808 792 856 888 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.202 ns) 17.636 ns 74192:inst\|72~0 10 COMB Unassigned 2 " "Info: 10: + IC(2.483 ns) + CELL(0.202 ns) = 17.636 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74192:inst\|72~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { 74192:inst|23 74192:inst|72~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 400 440 504 440 "72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 18.447 ns 74192:inst\|102 11 COMB Unassigned 1 " "Info: 11: + IC(0.605 ns) + CELL(0.206 ns) = 18.447 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|102'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74192:inst|72~0 74192:inst|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 19.476 ns 74192:inst\|25 12 REG Unassigned 7 " "Info: 12: + IC(0.363 ns) + CELL(0.666 ns) = 19.476 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst|102 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.527 ns ( 33.51 % ) " "Info: Total cell delay = 6.527 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.949 ns ( 66.49 % ) " "Info: Total interconnect delay = 12.949 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 240 72 240 256 "CPU" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPD source 4.533 ns   Shortest register " "Info:   Shortest clock path from clock \"CPD\" to source register is 4.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPD 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CPD'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPD } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 224 72 240 240 "CPD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.202 ns) 2.728 ns 74192:inst\|74~0 2 COMB Unassigned 3 " "Info: 2: + IC(1.672 ns) + CELL(0.202 ns) = 2.728 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst\|74~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { CPD 74192:inst|74~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 312 440 504 352 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.589 ns) 3.504 ns 74192:inst\|102 3 COMB Unassigned 1 " "Info: 3: + IC(0.187 ns) + CELL(0.589 ns) = 3.504 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|102'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { 74192:inst|74~0 74192:inst|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 4.533 ns 74192:inst\|25 4 REG Unassigned 7 " "Info: 4: + IC(0.363 ns) + CELL(0.666 ns) = 4.533 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst|102 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.311 ns ( 50.98 % ) " "Info: Total cell delay = 2.311 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 49.02 % ) " "Info: Total interconnect delay = 2.222 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 224 72 240 240 "CPD" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPU source 19.476 ns   Longest register " "Info:   Longest clock path from clock \"CPU\" to source register is 19.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CPU 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'CPU'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 240 72 240 256 "CPU" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.206 ns) 2.995 ns 74192:inst\|103 2 COMB Unassigned 1 " "Info: 2: + IC(1.935 ns) + CELL(0.206 ns) = 2.995 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|103'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.141 ns" { CPU 74192:inst|103 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 96 536 600 136 "103" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 4.328 ns 74192:inst\|26 3 REG Unassigned 4 " "Info: 3: + IC(0.363 ns) + CELL(0.970 ns) = 4.328 ns; Loc. = Unassigned; Fanout = 4; REG Node = '74192:inst\|26'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { 74192:inst|103 74192:inst|26 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 80 792 856 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 5.209 ns 74192:inst\|74~0 4 COMB Unassigned 3 " "Info: 4: + IC(0.511 ns) + CELL(0.370 ns) = 5.209 ns; Loc. = Unassigned; Fanout = 3; COMB Node = '74192:inst\|74~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74192:inst|26 74192:inst|74~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 312 440 504 352 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 6.020 ns 74192:inst\|101 5 COMB Unassigned 1 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|101'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74192:inst|74~0 74192:inst|101 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 576 536 600 616 "101" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.819 ns) + CELL(0.970 ns) 8.809 ns 74192:inst\|24 6 REG Unassigned 6 " "Info: 6: + IC(1.819 ns) + CELL(0.970 ns) = 8.809 ns; Loc. = Unassigned; Fanout = 6; REG Node = '74192:inst\|24'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { 74192:inst|101 74192:inst|24 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 560 792 856 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.131 ns) + CELL(0.206 ns) 11.146 ns 74192:inst\|100~0 7 COMB Unassigned 1 " "Info: 7: + IC(2.131 ns) + CELL(0.206 ns) = 11.146 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|100~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { 74192:inst|24 74192:inst|100~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 11.843 ns 74192:inst\|100 8 COMB Unassigned 1 " "Info: 8: + IC(0.160 ns) + CELL(0.537 ns) = 11.843 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|100'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { 74192:inst|100~0 74192:inst|100 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 824 536 600 864 "100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.970 ns) 14.951 ns 74192:inst\|23 9 REG Unassigned 5 " "Info: 9: + IC(2.138 ns) + CELL(0.970 ns) = 14.951 ns; Loc. = Unassigned; Fanout = 5; REG Node = '74192:inst\|23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { 74192:inst|100 74192:inst|23 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 808 792 856 888 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.202 ns) 17.636 ns 74192:inst\|72~0 10 COMB Unassigned 2 " "Info: 10: + IC(2.483 ns) + CELL(0.202 ns) = 17.636 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74192:inst\|72~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { 74192:inst|23 74192:inst|72~0 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 400 440 504 440 "72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 18.447 ns 74192:inst\|102 11 COMB Unassigned 1 " "Info: 11: + IC(0.605 ns) + CELL(0.206 ns) = 18.447 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|102'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 74192:inst|72~0 74192:inst|102 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 336 536 600 376 "102" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.666 ns) 19.476 ns 74192:inst\|25 12 REG Unassigned 7 " "Info: 12: + IC(0.363 ns) + CELL(0.666 ns) = 19.476 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { 74192:inst|102 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.527 ns ( 33.51 % ) " "Info: Total cell delay = 6.527 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.949 ns ( 66.49 % ) " "Info: Total interconnect delay = 12.949 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "C:/Users/16083/Desktop/6JingZhi/Block1.bdf" { { 240 72 240 256 "CPU" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.629 ns - Longest register register " "Info: - Longest register to register delay is 0.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74192:inst\|25 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.016 ns) + CELL(0.537 ns) 0.521 ns 74192:inst\|25~1 2 COMB Unassigned 1 " "Info: 2: + IC(-0.016 ns) + CELL(0.537 ns) = 0.521 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74192:inst\|25~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { 74192:inst|25 74192:inst|25~1 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.629 ns 74192:inst\|25 3 REG Unassigned 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.629 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74192:inst|25~1 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.645 ns  " "Info: Total cell delay = 0.645 ns " {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "-0.016 ns  " "Info: Total interconnect delay = -0.016 ns " {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { 74192:inst|25 74192:inst|25~1 74192:inst|25 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { 74192:inst|25 74192:inst|25~1 74192:inst|25 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.629 ns register register " "Info: Estimated most critical path is register to register delay of 0.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74192:inst\|25 1 REG LAB_X15_Y3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X15_Y3; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.016 ns) + CELL(0.537 ns) 0.521 ns 74192:inst\|25~1 2 COMB LAB_X15_Y3 1 " "Info: 2: + IC(-0.016 ns) + CELL(0.537 ns) = 0.521 ns; Loc. = LAB_X15_Y3; Fanout = 1; COMB Node = '74192:inst\|25~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { 74192:inst|25 74192:inst|25~1 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.629 ns 74192:inst\|25 3 REG LAB_X15_Y3 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.629 ns; Loc. = LAB_X15_Y3; Fanout = 7; REG Node = '74192:inst\|25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74192:inst|25~1 74192:inst|25 } "NODE_NAME" } } { "74192.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74192.bdf" { { 320 792 856 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.645 ns  " "Info: Total cell delay = 0.645 ns " {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "-0.016 ns  " "Info: Total interconnect delay = -0.016 ns " {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { 74192:inst|25 74192:inst|25~1 74192:inst|25 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 10:27:41 2021 " "Info: Processing ended: Thu Nov 11 10:27:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
