abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 4175220201
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit result/wal8_1_0_1078_44.7.blif
time = 6139951 us
--------------- round 2 ---------------
seed = 1978884050
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit result/wal8_2_0_1075_44.1.blif
time = 12149758 us
--------------- round 3 ---------------
seed = 3084885843
[175604] is replaced by [176023] with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit result/wal8_3_0_1073_44.1.blif
time = 18131505 us
--------------- round 4 ---------------
seed = 2871878338
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1071
delay = 43.1
#gates = 488
output circuit result/wal8_4_0_1071_43.1.blif
time = 24099127 us
--------------- round 5 ---------------
seed = 162121416
[175768] is replaced by [174261] with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit result/wal8_5_0_1069_43.1.blif
time = 30025003 us
--------------- round 6 ---------------
seed = 4239971785
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 486
output circuit result/wal8_6_0_1067_43.1.blif
time = 35927627 us
--------------- round 7 ---------------
seed = 3141386243
[175759] is replaced by [176137] with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 485
output circuit result/wal8_7_0_1065_43.1.blif
time = 41820252 us
--------------- round 8 ---------------
seed = 3821297173
[174864] is replaced by [175953] with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 484
output circuit result/wal8_8_0_1063_43.1.blif
time = 47662412 us
--------------- round 9 ---------------
seed = 2914078704
[174846] is replaced by [175969] with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 483
output circuit result/wal8_9_0_1061_43.1.blif
time = 53498435 us
--------------- round 10 ---------------
seed = 3595492575
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit result/wal8_10_0_1059_43.1.blif
time = 59304768 us
--------------- round 11 ---------------
seed = 2053361836
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit result/wal8_11_0_1057_43.1.blif
time = 65163296 us
--------------- round 12 ---------------
seed = 2465463914
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit result/wal8_12_0_1055_43.1.blif
time = 70983036 us
--------------- round 13 ---------------
seed = 2669951171
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit result/wal8_13_0_1053_43.1.blif
time = 76813220 us
--------------- round 14 ---------------
seed = 4183895684
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit result/wal8_14_0_1052_43.1.blif
time = 82613296 us
--------------- round 15 ---------------
seed = 1005435955
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit result/wal8_15_0_1051_43.1.blif
time = 88400471 us
--------------- round 16 ---------------
seed = 808512541
[174849] is replaced by [174333] with estimated error 9e-05
error = 9e-05
area = 1049
delay = 43.1
#gates = 478
output circuit result/wal8_16_9e-05_1049_43.1.blif
time = 94198588 us
--------------- round 17 ---------------
seed = 2199759954
[174799] is replaced by [174274] with estimated error 0.00125
error = 0.00125
area = 1047
delay = 43.1
#gates = 477
output circuit result/wal8_17_0.00125_1047_43.1.blif
time = 99961992 us
--------------- round 18 ---------------
seed = 3091781706
[174777] is replaced by one with estimated error 0.00339
error = 0.00339
area = 1045
delay = 43.1
#gates = 476
output circuit result/wal8_18_0.00339_1045_43.1.blif
time = 105700866 us
--------------- round 19 ---------------
seed = 410556548
[175076] is replaced by n413 with estimated error 0.0035
error = 0.0035
area = 1044
delay = 43.1
#gates = 475
output circuit result/wal8_19_0.0035_1044_43.1.blif
time = 111408598 us
--------------- round 20 ---------------
seed = 1194950833
exceed error bound
