{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770085654153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770085654153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 03 10:27:34 2026 " "Processing started: Tue Feb 03 10:27:34 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770085654153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770085654153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off sync_fifo -c sync_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770085654153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1770085654323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duzhe/onedrive/desktop/fpga/sync_fifo/rtl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/duzhe/onedrive/desktop/fpga/sync_fifo/rtl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../rtl/sync_fifo.v" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/rtl/sync_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_fifo " "Elaborating entity \"sync_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770085654386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"fifo:u_fifo\"" {  } { { "../rtl/sync_fifo.v" "u_fifo" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/rtl/sync_fifo.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:u_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/fifo.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:u_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:u_fifo\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/fifo.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:u_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:u_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654660 ""}  } { { "fifo.v" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/fifo.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770085654660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_mb31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_mb31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_mb31 " "Found entity 1: scfifo_mb31" {  } { { "db/scfifo_mb31.tdf" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/scfifo_mb31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_mb31 fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated " "Elaborating entity \"scfifo_mb31\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus_13_0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_th31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_th31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_th31 " "Found entity 1: a_dpfifo_th31" {  } { { "db/a_dpfifo_th31.tdf" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/a_dpfifo_th31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_th31 fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo " "Elaborating entity \"a_dpfifo_th31\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\"" {  } { { "db/scfifo_mb31.tdf" "dpfifo" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/scfifo_mb31.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|a_fefifo_u7e:fifo_state " "Elaborating entity \"a_fefifo_u7e\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_th31.tdf" "fifo_state" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/a_dpfifo_th31.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8s7 " "Found entity 1: cntr_8s7" {  } { { "db/cntr_8s7.tdf" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/cntr_8s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8s7 fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_8s7:count_usedw " "Elaborating entity \"cntr_8s7\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_8s7:count_usedw\"" {  } { { "db/a_fefifo_u7e.tdf" "count_usedw" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/a_fefifo_u7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ne11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ne11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ne11 " "Found entity 1: dpram_ne11" {  } { { "db/dpram_ne11.tdf" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/dpram_ne11.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ne11 fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|dpram_ne11:FIFOram " "Elaborating entity \"dpram_ne11\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|dpram_ne11:FIFOram\"" {  } { { "db/a_dpfifo_th31.tdf" "FIFOram" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/a_dpfifo_th31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i4k1 " "Found entity 1: altsyncram_i4k1" {  } { { "db/altsyncram_i4k1.tdf" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/altsyncram_i4k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085654977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085654977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i4k1 fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|dpram_ne11:FIFOram\|altsyncram_i4k1:altsyncram1 " "Elaborating entity \"altsyncram_i4k1\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|dpram_ne11:FIFOram\|altsyncram_i4k1:altsyncram1\"" {  } { { "db/dpram_ne11.tdf" "altsyncram1" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/dpram_ne11.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085654978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_srb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_srb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_srb " "Found entity 1: cntr_srb" {  } { { "db/cntr_srb.tdf" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/cntr_srb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770085655036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770085655036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_srb fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|cntr_srb:rd_ptr_count " "Elaborating entity \"cntr_srb\" for hierarchy \"fifo:u_fifo\|scfifo:scfifo_component\|scfifo_mb31:auto_generated\|a_dpfifo_th31:dpfifo\|cntr_srb:rd_ptr_count\"" {  } { { "db/a_dpfifo_th31.tdf" "rd_ptr_count" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/prj/db/a_dpfifo_th31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770085655037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770085655655 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770085655930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770085655930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sys_rst_n " "No output dependent on input pin \"i_sys_rst_n\"" {  } { { "../rtl/sync_fifo.v" "" { Text "C:/Users/duzhe/OneDrive/Desktop/FPGA/sync_fifo/rtl/sync_fifo.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770085656001 "|sync_fifo|i_sys_rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1770085656001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770085656003 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770085656003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770085656003 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1770085656003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770085656003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770085656035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 03 10:27:36 2026 " "Processing ended: Tue Feb 03 10:27:36 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770085656035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770085656035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770085656035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770085656035 ""}
