
# OpenHW Project Dashboard


## Projects


##OpenHW Dashboard
Last Update September 17 2020


## Status Key
PPL = Preliminary Project Launch  
&nbsp; &#8595;  
PL = Project Launch  
&nbsp; &#8595;  
PPA = Project Plan Approved  
&nbsp; &#8595;  
PC = Project Closed



## Active Projects (have passed PPL)

| Name     	  | Status 	| TG                          	| Technical Project Leader(s)                   | Project Manager 	| OpenHW repo(s)  | EF Project 		| ECLIPSE CQ   	|  PPL 		| PL 		|PPA 		| Project Proposal (or Readme File) 						|
|----------	  |--------	|-----------------------------	|----------------------------------------------	|--------------------	|--------------	  | -----------------  	|-------------- |------------ 	|-------------- |-------------- |---------------------------------------------------------------------- |
| CV32E40P 	  | PPA     	| Verification,  Cores 		| Mike Thompson,  Davide Schiavone, Arjan Bink 	| Mike Thompson (verif) | cv32e40p        | CORE-V Cores      	| 22444, 22415 	| grandfathered | grandfathered	| grandfathered	| (https://github.com/openhwgroup/cv32e40p/blob/master/README.md)		|
| CORE-V MCU FPGA | PPA         | HW    	                | Hugh Pollitt-Smith                            | 			| core-v-mcu      | CORE-V Cores      	| NONE 		| grandfathered | grandfathered	| grandfathered	| (https://github.com/openhwgroup/core-v-mcu/blob/master/README.md)  	|                
| CORE-V MCU IDE  | PPL       	| SW                            | Alexander Fedorov 				| Florian Zaruba     	| core-v-ide-cdt  | CORE-V Cores 	| NONE       	| 20.08.31 	| 29.09.28 (P) 	| TBD		| https://github.com/openhwgroup/core-v-docs/pull/177 			|



## Potential Projects (have not passed PPL)
| Name     	  | Status 	| TG                          	| Technical Project Leader(s)                   | Project Manager 	| OpenHW repo(s)  | EF Project 		| ECLIPSE CQ   	|  PPL 		| PL 		|PPA 		| Project Proposal (or Readme File) 						|
|----------	  |--------	|-----------------------------	|----------------------------------------------	|--------------------	|--------------	  | -----------------  	|-------------- |------------ 	|-------------- |-------------- |---------------------------------------------------------------------- |
| CORE-V GNU GCC TOOLS  |  NONE | SW                            | Jeremy Bennett 				| TBD     		| corev-gcc       | not under EF 	| n/a       	| 20.09.28 (P)	| TBD	 	| TBD 		| (https://github.com/openhwgroup/corev-gcc/blob/development/README) 	|
| CVA6  		|  NONE | Verification, Cores           | Jean-Roch Coloun 				| TBD     		| cva6       	  | CORE-V Cores 	| 22416       	| 20.09.28 (P)	| TBD 		| TBD		| (https://github.com/openhwgroup/cva6/blob/master/README.md)								 	|
| FORCE-RISCV  		|  NONE | Verification                  | Leo Wang 					| TBD     		| force-riscv     | CORE-V Cores 	| NONE       	| 20.09.28 (P)	| TBD 		| TBD		| (https://github.com/openhwgroup/core-v-docs/blob/master/TWG/MeetingPresentations/2020-09-07%20FORCE-RISCV%20ISG%20-%20status.pdf)								 	|
| CORE-V MCU SOC  	|  NONE | HW, Verification              | Tim Axe, Davide Schiavone, Hugh Pollitt-Smith | TBD     		| TBD       	  | CORE-V Cores 	| NONE       	| 20.09.28 (P)	| TBD 		| TBD		| TBD							 	|

