
Bluepill_CAN_loopback.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003798  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  080038a4  080038a4  000048a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b80  08003b80  00005070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003b80  08003b80  00005070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003b80  08003b80  00005070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b80  08003b80  00004b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b84  08003b84  00004b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08003b88  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000070  08003bf8  00005070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  08003bf8  00005290  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008d94  00000000  00000000  00005099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000190e  00000000  00000000  0000de2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0000f740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000682  00000000  00000000  0000ffd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ebe  00000000  00000000  0001065a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094a3  00000000  00000000  00028518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000866e3  00000000  00000000  000319bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b809e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a18  00000000  00000000  000b80e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000baafc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800388c 	.word	0x0800388c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800388c 	.word	0x0800388c

0800014c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, char *ptr, int len){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
	if(fd==1 || fd==2){
 8000158:	68fb      	ldr	r3, [r7, #12]
 800015a:	2b01      	cmp	r3, #1
 800015c:	d002      	beq.n	8000164 <_write+0x18>
 800015e:	68fb      	ldr	r3, [r7, #12]
 8000160:	2b02      	cmp	r3, #2
 8000162:	d10f      	bne.n	8000184 <_write+0x38>
		if(HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY)==HAL_OK) return len;
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	b29a      	uxth	r2, r3
 8000168:	f04f 33ff 	mov.w	r3, #4294967295
 800016c:	68b9      	ldr	r1, [r7, #8]
 800016e:	4808      	ldr	r0, [pc, #32]	@ (8000190 <_write+0x44>)
 8000170:	f002 fa22 	bl	80025b8 <HAL_UART_Transmit>
 8000174:	4603      	mov	r3, r0
 8000176:	2b00      	cmp	r3, #0
 8000178:	d101      	bne.n	800017e <_write+0x32>
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	e004      	b.n	8000188 <_write+0x3c>
		else return -1;
 800017e:	f04f 33ff 	mov.w	r3, #4294967295
 8000182:	e001      	b.n	8000188 <_write+0x3c>
	}

	return -1;
 8000184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000188:	4618      	mov	r0, r3
 800018a:	3710      	adds	r7, #16
 800018c:	46bd      	mov	sp, r7
 800018e:	bd80      	pop	{r7, pc}
 8000190:	200000b4 	.word	0x200000b4

08000194 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_TxMailbox0CompleteCallback\r\n");
 800019c:	4803      	ldr	r0, [pc, #12]	@ (80001ac <HAL_CAN_TxMailbox0CompleteCallback+0x18>)
 800019e:	f002 fd09 	bl	8002bb4 <puts>
}
 80001a2:	bf00      	nop
 80001a4:	3708      	adds	r7, #8
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bd80      	pop	{r7, pc}
 80001aa:	bf00      	nop
 80001ac:	080038a4 	.word	0x080038a4

080001b0 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_TxMailbox1CompleteCallback\r\n");
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <HAL_CAN_TxMailbox1CompleteCallback+0x18>)
 80001ba:	f002 fcfb 	bl	8002bb4 <puts>
}
 80001be:	bf00      	nop
 80001c0:	3708      	adds	r7, #8
 80001c2:	46bd      	mov	sp, r7
 80001c4:	bd80      	pop	{r7, pc}
 80001c6:	bf00      	nop
 80001c8:	080038c8 	.word	0x080038c8

080001cc <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_TxMailbox2CompleteCallback\r\n");
 80001d4:	4803      	ldr	r0, [pc, #12]	@ (80001e4 <HAL_CAN_TxMailbox2CompleteCallback+0x18>)
 80001d6:	f002 fced 	bl	8002bb4 <puts>
}
 80001da:	bf00      	nop
 80001dc:	3708      	adds	r7, #8
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	080038ec 	.word	0x080038ec

080001e8 <HAL_CAN_TxMailbox0AbortCallback>:

void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan) {
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_TxMailbox0AbortCallback\r\n");
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <HAL_CAN_TxMailbox0AbortCallback+0x18>)
 80001f2:	f002 fcdf 	bl	8002bb4 <puts>
}
 80001f6:	bf00      	nop
 80001f8:	3708      	adds	r7, #8
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd80      	pop	{r7, pc}
 80001fe:	bf00      	nop
 8000200:	08003910 	.word	0x08003910

08000204 <HAL_CAN_TxMailbox1AbortCallback>:

void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan) {
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_TxMailbox1AbortCallback\r\n");
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <HAL_CAN_TxMailbox1AbortCallback+0x18>)
 800020e:	f002 fcd1 	bl	8002bb4 <puts>
}
 8000212:	bf00      	nop
 8000214:	3708      	adds	r7, #8
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
 800021a:	bf00      	nop
 800021c:	08003934 	.word	0x08003934

08000220 <HAL_CAN_TxMailbox2AbortCallback>:

void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_TxMailbox2AbortCallback\r\n");
 8000228:	4803      	ldr	r0, [pc, #12]	@ (8000238 <HAL_CAN_TxMailbox2AbortCallback+0x18>)
 800022a:	f002 fcc3 	bl	8002bb4 <puts>
}
 800022e:	bf00      	nop
 8000230:	3708      	adds	r7, #8
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
 8000236:	bf00      	nop
 8000238:	08003958 	.word	0x08003958

0800023c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 800023c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800023e:	b091      	sub	sp, #68	@ 0x44
 8000240:	af0a      	add	r7, sp, #40	@ 0x28
 8000242:	6178      	str	r0, [r7, #20]
    printf("HAL_CAN_RxFifo0MsgPendingCallback\r\n");
 8000244:	482f      	ldr	r0, [pc, #188]	@ (8000304 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8000246:	f002 fcb5 	bl	8002bb4 <puts>
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 800024a:	4b2f      	ldr	r3, [pc, #188]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 800024c:	4a2f      	ldr	r2, [pc, #188]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 800024e:	2100      	movs	r1, #0
 8000250:	6978      	ldr	r0, [r7, #20]
 8000252:	f000 ff90 	bl	8001176 <HAL_CAN_GetRxMessage>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d149      	bne.n	80002f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>
    	if(RxHeader.StdId==CAN_ID_2)
 800025c:	4b2b      	ldr	r3, [pc, #172]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	f240 627d 	movw	r2, #1661	@ 0x67d
 8000264:	4293      	cmp	r3, r2
 8000266:	d13a      	bne.n	80002de <HAL_CAN_RxFifo0MsgPendingCallback+0xa2>
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 8000268:	4b29      	ldr	r3, [pc, #164]	@ (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	1c59      	adds	r1, r3, #1
 800026e:	4b27      	ldr	r3, [pc, #156]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8000270:	681a      	ldr	r2, [r3, #0]
 8000272:	4b26      	ldr	r3, [pc, #152]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8000274:	68d8      	ldr	r0, [r3, #12]
 8000276:	4b25      	ldr	r3, [pc, #148]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8000278:	691b      	ldr	r3, [r3, #16]
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 800027a:	4c23      	ldr	r4, [pc, #140]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 800027c:	79e4      	ldrb	r4, [r4, #7]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 800027e:	4625      	mov	r5, r4
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 8000280:	4c21      	ldr	r4, [pc, #132]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 8000282:	79a4      	ldrb	r4, [r4, #6]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 8000284:	4626      	mov	r6, r4
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 8000286:	4c20      	ldr	r4, [pc, #128]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 8000288:	7964      	ldrb	r4, [r4, #5]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 800028a:	613c      	str	r4, [r7, #16]
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 800028c:	4c1e      	ldr	r4, [pc, #120]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 800028e:	7924      	ldrb	r4, [r4, #4]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 8000290:	60fc      	str	r4, [r7, #12]
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 8000292:	4c1d      	ldr	r4, [pc, #116]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 8000294:	78e4      	ldrb	r4, [r4, #3]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 8000296:	60bc      	str	r4, [r7, #8]
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 8000298:	4c1b      	ldr	r4, [pc, #108]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 800029a:	78a4      	ldrb	r4, [r4, #2]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 800029c:	607c      	str	r4, [r7, #4]
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 800029e:	4c1a      	ldr	r4, [pc, #104]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 80002a0:	7864      	ldrb	r4, [r4, #1]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 80002a2:	603c      	str	r4, [r7, #0]
    				msg_count + 1, RxHeader.StdId, RxHeader.RTR, RxHeader.DLC, RxData[7], RxData[6], RxData[5], RxData[4], RxData[3], RxData[2], RxData[1], RxData[0]);
 80002a4:	4c18      	ldr	r4, [pc, #96]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 80002a6:	7824      	ldrb	r4, [r4, #0]
    		printf("Got message %lu - id=0x%04lx type=%lx len=0x%lx, data=0x%02x%02x%02x%02x%02x%02x%02x%02x (Time in s)\r\n",
 80002a8:	9408      	str	r4, [sp, #32]
 80002aa:	f8d7 c000 	ldr.w	ip, [r7]
 80002ae:	f8cd c01c 	str.w	ip, [sp, #28]
 80002b2:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80002b6:	f8cd c018 	str.w	ip, [sp, #24]
 80002ba:	f8d7 c008 	ldr.w	ip, [r7, #8]
 80002be:	f8cd c014 	str.w	ip, [sp, #20]
 80002c2:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 80002c6:	f8cd c010 	str.w	ip, [sp, #16]
 80002ca:	693c      	ldr	r4, [r7, #16]
 80002cc:	9403      	str	r4, [sp, #12]
 80002ce:	9602      	str	r6, [sp, #8]
 80002d0:	9501      	str	r5, [sp, #4]
 80002d2:	9300      	str	r3, [sp, #0]
 80002d4:	4603      	mov	r3, r0
 80002d6:	480f      	ldr	r0, [pc, #60]	@ (8000314 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>)
 80002d8:	f002 fc04 	bl	8002ae4 <iprintf>
 80002dc:	e008      	b.n	80002f0 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>
    	else
    		printf("Got message %lu - id=0x%04lx type=0 len=1 data=%s\r\n", msg_count + 1, RxHeader.StdId, (char *)RxData);
 80002de:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	1c59      	adds	r1, r3, #1
 80002e4:	4b09      	ldr	r3, [pc, #36]	@ (800030c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 80002e6:	681a      	ldr	r2, [r3, #0]
 80002e8:	4b07      	ldr	r3, [pc, #28]	@ (8000308 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 80002ea:	480b      	ldr	r0, [pc, #44]	@ (8000318 <HAL_CAN_RxFifo0MsgPendingCallback+0xdc>)
 80002ec:	f002 fbfa 	bl	8002ae4 <iprintf>
    }
    msg_count++;
 80002f0:	4b07      	ldr	r3, [pc, #28]	@ (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	3301      	adds	r3, #1
 80002f6:	4a06      	ldr	r2, [pc, #24]	@ (8000310 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 80002f8:	6013      	str	r3, [r2, #0]
}
 80002fa:	bf00      	nop
 80002fc:	371c      	adds	r7, #28
 80002fe:	46bd      	mov	sp, r7
 8000300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000302:	bf00      	nop
 8000304:	0800397c 	.word	0x0800397c
 8000308:	20000130 	.word	0x20000130
 800030c:	20000114 	.word	0x20000114
 8000310:	20000138 	.word	0x20000138
 8000314:	080039a0 	.word	0x080039a0
 8000318:	08003a08 	.word	0x08003a08

0800031c <HAL_CAN_RxFifo0FullCallback>:

void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan) {
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_RxFifo0FullCallback\r\n");
 8000324:	4803      	ldr	r0, [pc, #12]	@ (8000334 <HAL_CAN_RxFifo0FullCallback+0x18>)
 8000326:	f002 fc45 	bl	8002bb4 <puts>
}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	08003a3c 	.word	0x08003a3c

08000338 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_RxFifo1MsgPendingCallback\r\n");
 8000340:	4803      	ldr	r0, [pc, #12]	@ (8000350 <HAL_CAN_RxFifo1MsgPendingCallback+0x18>)
 8000342:	f002 fc37 	bl	8002bb4 <puts>
}
 8000346:	bf00      	nop
 8000348:	3708      	adds	r7, #8
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	08003a5c 	.word	0x08003a5c

08000354 <HAL_CAN_RxFifo1FullCallback>:

void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan) {
 8000354:	b580      	push	{r7, lr}
 8000356:	b082      	sub	sp, #8
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_RxFifo1FullCallback\r\n");
 800035c:	4803      	ldr	r0, [pc, #12]	@ (800036c <HAL_CAN_RxFifo1FullCallback+0x18>)
 800035e:	f002 fc29 	bl	8002bb4 <puts>
}
 8000362:	bf00      	nop
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	08003a80 	.word	0x08003a80

08000370 <HAL_CAN_SleepCallback>:

void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan) {
 8000370:	b580      	push	{r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_SleepCallback\r\n");
 8000378:	4803      	ldr	r0, [pc, #12]	@ (8000388 <HAL_CAN_SleepCallback+0x18>)
 800037a:	f002 fc1b 	bl	8002bb4 <puts>
}
 800037e:	bf00      	nop
 8000380:	3708      	adds	r7, #8
 8000382:	46bd      	mov	sp, r7
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	08003aa0 	.word	0x08003aa0

0800038c <HAL_CAN_WakeUpFromRxMsgCallback>:

void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan) {
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_WakeUpFromRxMsgCallback\r\n");
 8000394:	4803      	ldr	r0, [pc, #12]	@ (80003a4 <HAL_CAN_WakeUpFromRxMsgCallback+0x18>)
 8000396:	f002 fc0d 	bl	8002bb4 <puts>
}
 800039a:	bf00      	nop
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	08003ab8 	.word	0x08003ab8

080003a8 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
    printf("HAL_CAN_ErrorCallback\r\n");
 80003b0:	4803      	ldr	r0, [pc, #12]	@ (80003c0 <HAL_CAN_ErrorCallback+0x18>)
 80003b2:	f002 fbff 	bl	8002bb4 <puts>
}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	08003adc 	.word	0x08003adc

080003c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b092      	sub	sp, #72	@ 0x48
 80003c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ca:	f000 fb9b 	bl	8000b04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ce:	f000 f8b3 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003d2:	f000 f957 	bl	8000684 <MX_GPIO_Init>
  MX_CAN_Init();
 80003d6:	f000 f8f5 	bl	80005c4 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80003da:	f000 f929 	bl	8000630 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\n\n-------Start-------\r\n");
 80003de:	484c      	ldr	r0, [pc, #304]	@ (8000510 <main+0x14c>)
 80003e0:	f002 fbe8 	bl	8002bb4 <puts>

  CAN_FilterTypeDef filterConfig;

  filterConfig.FilterActivation=CAN_FILTER_ENABLE;
 80003e4:	2301      	movs	r3, #1
 80003e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  filterConfig.FilterMode=CAN_FILTERMODE_IDMASK;
 80003e8:	2300      	movs	r3, #0
 80003ea:	627b      	str	r3, [r7, #36]	@ 0x24
  filterConfig.FilterIdLow=CAN_RX_ID<<5;
 80003ec:	f64c 7380 	movw	r3, #53120	@ 0xcf80
 80003f0:	613b      	str	r3, [r7, #16]
  filterConfig.FilterMaskIdLow=CAN_RX_MASK<<5;
 80003f2:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80003f6:	61bb      	str	r3, [r7, #24]
  filterConfig.FilterBank=0;
 80003f8:	2300      	movs	r3, #0
 80003fa:	623b      	str	r3, [r7, #32]
  filterConfig.FilterScale=CAN_FILTERSCALE_16BIT;
 80003fc:	2300      	movs	r3, #0
 80003fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  filterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;
 8000400:	2300      	movs	r3, #0
 8000402:	61fb      	str	r3, [r7, #28]

  HAL_CAN_ConfigFilter(&hcan, &filterConfig);
 8000404:	f107 030c 	add.w	r3, r7, #12
 8000408:	4619      	mov	r1, r3
 800040a:	4842      	ldr	r0, [pc, #264]	@ (8000514 <main+0x150>)
 800040c:	f000 fcd7 	bl	8000dbe <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan);
 8000410:	4840      	ldr	r0, [pc, #256]	@ (8000514 <main+0x150>)
 8000412:	f000 fd9d 	bl	8000f50 <HAL_CAN_Start>

  HAL_CAN_ActivateNotification(
 8000416:	4940      	ldr	r1, [pc, #256]	@ (8000518 <main+0x154>)
 8000418:	483e      	ldr	r0, [pc, #248]	@ (8000514 <main+0x150>)
 800041a:	f000 ffcd 	bl	80013b8 <HAL_CAN_ActivateNotification>
		  CAN_IT_BUSOFF |
		  CAN_IT_LAST_ERROR_CODE |
		  CAN_IT_ERROR
		  );

  uint32_t now=0, nextBlink=500, nextPrint=1000, nextCANtx1=5000, nextCANtx2=10000;
 800041e:	2300      	movs	r3, #0
 8000420:	637b      	str	r3, [r7, #52]	@ 0x34
 8000422:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000426:	647b      	str	r3, [r7, #68]	@ 0x44
 8000428:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800042c:	643b      	str	r3, [r7, #64]	@ 0x40
 800042e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000432:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000434:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000438:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  now=uwTick;
 800043a:	4b38      	ldr	r3, [pc, #224]	@ (800051c <main+0x158>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	637b      	str	r3, [r7, #52]	@ 0x34

	  uint32_t clockTime=now/1000;
 8000440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000442:	4a37      	ldr	r2, [pc, #220]	@ (8000520 <main+0x15c>)
 8000444:	fba2 2303 	umull	r2, r3, r2, r3
 8000448:	099b      	lsrs	r3, r3, #6
 800044a:	60bb      	str	r3, [r7, #8]

	  if(now>=nextBlink){
 800044c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800044e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000450:	429a      	cmp	r2, r3
 8000452:	d308      	bcc.n	8000466 <main+0xa2>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000454:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000458:	4832      	ldr	r0, [pc, #200]	@ (8000524 <main+0x160>)
 800045a:	f001 fc33 	bl	8001cc4 <HAL_GPIO_TogglePin>
		  nextBlink+=500;
 800045e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000460:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000464:	647b      	str	r3, [r7, #68]	@ 0x44
	  }

	  if(now>=nextPrint){
 8000466:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800046a:	429a      	cmp	r2, r3
 800046c:	d30c      	bcc.n	8000488 <main+0xc4>
		  printf("Cur. time: %lu s\r\n", now/1000);
 800046e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000470:	4a2b      	ldr	r2, [pc, #172]	@ (8000520 <main+0x15c>)
 8000472:	fba2 2303 	umull	r2, r3, r2, r3
 8000476:	099b      	lsrs	r3, r3, #6
 8000478:	4619      	mov	r1, r3
 800047a:	482b      	ldr	r0, [pc, #172]	@ (8000528 <main+0x164>)
 800047c:	f002 fb32 	bl	8002ae4 <iprintf>
		  nextPrint+=1000;
 8000480:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000482:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000486:	643b      	str	r3, [r7, #64]	@ 0x40
	  }

	  if(now>=nextCANtx1){
 8000488:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800048a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800048c:	429a      	cmp	r2, r3
 800048e:	d31c      	bcc.n	80004ca <main+0x106>
		  TxHeader.DLC=sizeof(TxData2);
 8000490:	4b26      	ldr	r3, [pc, #152]	@ (800052c <main+0x168>)
 8000492:	2208      	movs	r2, #8
 8000494:	611a      	str	r2, [r3, #16]
		  TxHeader.RTR=CAN_RTR_DATA;
 8000496:	4b25      	ldr	r3, [pc, #148]	@ (800052c <main+0x168>)
 8000498:	2200      	movs	r2, #0
 800049a:	60da      	str	r2, [r3, #12]
		  TxHeader.IDE=CAN_ID_STD;
 800049c:	4b23      	ldr	r3, [pc, #140]	@ (800052c <main+0x168>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
		  TxHeader.StdId=CAN_ID_1;
 80004a2:	4b22      	ldr	r3, [pc, #136]	@ (800052c <main+0x168>)
 80004a4:	f240 627c 	movw	r2, #1660	@ 0x67c
 80004a8:	601a      	str	r2, [r3, #0]

		  uint32_t mailBoxNo1;
		  HAL_CAN_AddTxMessage(&hcan, &TxHeader, (uint8_t *) TxData2, &mailBoxNo1);
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	4a20      	ldr	r2, [pc, #128]	@ (8000530 <main+0x16c>)
 80004ae:	491f      	ldr	r1, [pc, #124]	@ (800052c <main+0x168>)
 80004b0:	4818      	ldr	r0, [pc, #96]	@ (8000514 <main+0x150>)
 80004b2:	f000 fd91 	bl	8000fd8 <HAL_CAN_AddTxMessage>

		  nextCANtx1+=5000;
 80004b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80004b8:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 80004bc:	3308      	adds	r3, #8
 80004be:	63fb      	str	r3, [r7, #60]	@ 0x3c
		  msg_count++;
 80004c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000534 <main+0x170>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	3301      	adds	r3, #1
 80004c6:	4a1b      	ldr	r2, [pc, #108]	@ (8000534 <main+0x170>)
 80004c8:	6013      	str	r3, [r2, #0]
	  }

	  if(now>=nextCANtx2){
 80004ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80004cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80004ce:	429a      	cmp	r2, r3
 80004d0:	d3b3      	bcc.n	800043a <main+0x76>
		  TxHeader.DLC=4;
 80004d2:	4b16      	ldr	r3, [pc, #88]	@ (800052c <main+0x168>)
 80004d4:	2204      	movs	r2, #4
 80004d6:	611a      	str	r2, [r3, #16]
		  TxHeader.RTR=CAN_RTR_DATA;
 80004d8:	4b14      	ldr	r3, [pc, #80]	@ (800052c <main+0x168>)
 80004da:	2200      	movs	r2, #0
 80004dc:	60da      	str	r2, [r3, #12]
		  TxHeader.IDE=CAN_ID_STD;
 80004de:	4b13      	ldr	r3, [pc, #76]	@ (800052c <main+0x168>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	609a      	str	r2, [r3, #8]
		  TxHeader.StdId=CAN_ID_2;
 80004e4:	4b11      	ldr	r3, [pc, #68]	@ (800052c <main+0x168>)
 80004e6:	f240 627d 	movw	r2, #1661	@ 0x67d
 80004ea:	601a      	str	r2, [r3, #0]

		  uint32_t mailBoxNo2;
		  HAL_CAN_AddTxMessage(&hcan, &TxHeader, (uint8_t *) &clockTime, &mailBoxNo2);
 80004ec:	463b      	mov	r3, r7
 80004ee:	f107 0208 	add.w	r2, r7, #8
 80004f2:	490e      	ldr	r1, [pc, #56]	@ (800052c <main+0x168>)
 80004f4:	4807      	ldr	r0, [pc, #28]	@ (8000514 <main+0x150>)
 80004f6:	f000 fd6f 	bl	8000fd8 <HAL_CAN_AddTxMessage>

		  nextCANtx2+=10000;
 80004fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80004fc:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8000500:	3310      	adds	r3, #16
 8000502:	63bb      	str	r3, [r7, #56]	@ 0x38
		  msg_count++;
 8000504:	4b0b      	ldr	r3, [pc, #44]	@ (8000534 <main+0x170>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	3301      	adds	r3, #1
 800050a:	4a0a      	ldr	r2, [pc, #40]	@ (8000534 <main+0x170>)
 800050c:	6013      	str	r3, [r2, #0]
  {
 800050e:	e794      	b.n	800043a <main+0x76>
 8000510:	08003af4 	.word	0x08003af4
 8000514:	2000008c 	.word	0x2000008c
 8000518:	00038f7f 	.word	0x00038f7f
 800051c:	20000140 	.word	0x20000140
 8000520:	10624dd3 	.word	0x10624dd3
 8000524:	40011000 	.word	0x40011000
 8000528:	08003b0c 	.word	0x08003b0c
 800052c:	200000fc 	.word	0x200000fc
 8000530:	20000000 	.word	0x20000000
 8000534:	20000138 	.word	0x20000138

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b090      	sub	sp, #64	@ 0x40
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	f107 0318 	add.w	r3, r7, #24
 8000542:	2228      	movs	r2, #40	@ 0x28
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f002 fc14 	bl	8002d74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054c:	1d3b      	adds	r3, r7, #4
 800054e:	2200      	movs	r2, #0
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	605a      	str	r2, [r3, #4]
 8000554:	609a      	str	r2, [r3, #8]
 8000556:	60da      	str	r2, [r3, #12]
 8000558:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800055a:	2301      	movs	r3, #1
 800055c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800055e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000562:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000564:	2300      	movs	r3, #0
 8000566:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000568:	2301      	movs	r3, #1
 800056a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800056c:	2302      	movs	r3, #2
 800056e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000570:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000574:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000576:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800057a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800057c:	f107 0318 	add.w	r3, r7, #24
 8000580:	4618      	mov	r0, r3
 8000582:	f001 fbb9 	bl	8001cf8 <HAL_RCC_OscConfig>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d001      	beq.n	8000590 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800058c:	f000 f8c6 	bl	800071c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000590:	230f      	movs	r3, #15
 8000592:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000594:	2302      	movs	r3, #2
 8000596:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000598:	2300      	movs	r3, #0
 800059a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800059c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005a2:	2300      	movs	r3, #0
 80005a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005a6:	1d3b      	adds	r3, r7, #4
 80005a8:	2102      	movs	r1, #2
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 fe26 	bl	80021fc <HAL_RCC_ClockConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <SystemClock_Config+0x82>
  {
    Error_Handler();
 80005b6:	f000 f8b1 	bl	800071c <Error_Handler>
  }
}
 80005ba:	bf00      	nop
 80005bc:	3740      	adds	r7, #64	@ 0x40
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
	...

080005c4 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80005c8:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <MX_CAN_Init+0x64>)
 80005ca:	4a18      	ldr	r2, [pc, #96]	@ (800062c <MX_CAN_Init+0x68>)
 80005cc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80005ce:	4b16      	ldr	r3, [pc, #88]	@ (8000628 <MX_CAN_Init+0x64>)
 80005d0:	2210      	movs	r2, #16
 80005d2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_LOOPBACK;
 80005d4:	4b14      	ldr	r3, [pc, #80]	@ (8000628 <MX_CAN_Init+0x64>)
 80005d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005da:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005dc:	4b12      	ldr	r3, [pc, #72]	@ (8000628 <MX_CAN_Init+0x64>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80005e2:	4b11      	ldr	r3, [pc, #68]	@ (8000628 <MX_CAN_Init+0x64>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000628 <MX_CAN_Init+0x64>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80005ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000628 <MX_CAN_Init+0x64>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000628 <MX_CAN_Init+0x64>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80005fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000628 <MX_CAN_Init+0x64>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000600:	4b09      	ldr	r3, [pc, #36]	@ (8000628 <MX_CAN_Init+0x64>)
 8000602:	2200      	movs	r2, #0
 8000604:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000606:	4b08      	ldr	r3, [pc, #32]	@ (8000628 <MX_CAN_Init+0x64>)
 8000608:	2200      	movs	r2, #0
 800060a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800060c:	4b06      	ldr	r3, [pc, #24]	@ (8000628 <MX_CAN_Init+0x64>)
 800060e:	2200      	movs	r2, #0
 8000610:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000612:	4805      	ldr	r0, [pc, #20]	@ (8000628 <MX_CAN_Init+0x64>)
 8000614:	f000 fad8 	bl	8000bc8 <HAL_CAN_Init>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 800061e:	f000 f87d 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	2000008c 	.word	0x2000008c
 800062c:	40006400 	.word	0x40006400

08000630 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000636:	4a12      	ldr	r2, [pc, #72]	@ (8000680 <MX_USART1_UART_Init+0x50>)
 8000638:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800063a:	4b10      	ldr	r3, [pc, #64]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 800063c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000640:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000642:	4b0e      	ldr	r3, [pc, #56]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000648:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800064e:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000654:	4b09      	ldr	r3, [pc, #36]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000656:	220c      	movs	r2, #12
 8000658:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 800065c:	2200      	movs	r2, #0
 800065e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000660:	4b06      	ldr	r3, [pc, #24]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000662:	2200      	movs	r2, #0
 8000664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000666:	4805      	ldr	r0, [pc, #20]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000668:	f001 ff56 	bl	8002518 <HAL_UART_Init>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000672:	f000 f853 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	200000b4 	.word	0x200000b4
 8000680:	40013800 	.word	0x40013800

08000684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b088      	sub	sp, #32
 8000688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000698:	4b1e      	ldr	r3, [pc, #120]	@ (8000714 <MX_GPIO_Init+0x90>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	4a1d      	ldr	r2, [pc, #116]	@ (8000714 <MX_GPIO_Init+0x90>)
 800069e:	f043 0310 	orr.w	r3, r3, #16
 80006a2:	6193      	str	r3, [r2, #24]
 80006a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <MX_GPIO_Init+0x90>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	f003 0310 	and.w	r3, r3, #16
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006b0:	4b18      	ldr	r3, [pc, #96]	@ (8000714 <MX_GPIO_Init+0x90>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	4a17      	ldr	r2, [pc, #92]	@ (8000714 <MX_GPIO_Init+0x90>)
 80006b6:	f043 0320 	orr.w	r3, r3, #32
 80006ba:	6193      	str	r3, [r2, #24]
 80006bc:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <MX_GPIO_Init+0x90>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	f003 0320 	and.w	r3, r3, #32
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <MX_GPIO_Init+0x90>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	4a11      	ldr	r2, [pc, #68]	@ (8000714 <MX_GPIO_Init+0x90>)
 80006ce:	f043 0304 	orr.w	r3, r3, #4
 80006d2:	6193      	str	r3, [r2, #24]
 80006d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <MX_GPIO_Init+0x90>)
 80006d6:	699b      	ldr	r3, [r3, #24]
 80006d8:	f003 0304 	and.w	r3, r3, #4
 80006dc:	607b      	str	r3, [r7, #4]
 80006de:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80006e0:	2200      	movs	r2, #0
 80006e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80006e6:	480c      	ldr	r0, [pc, #48]	@ (8000718 <MX_GPIO_Init+0x94>)
 80006e8:	f001 fad4 	bl	8001c94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80006ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fa:	2302      	movs	r3, #2
 80006fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006fe:	f107 0310 	add.w	r3, r7, #16
 8000702:	4619      	mov	r1, r3
 8000704:	4804      	ldr	r0, [pc, #16]	@ (8000718 <MX_GPIO_Init+0x94>)
 8000706:	f001 f941 	bl	800198c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800070a:	bf00      	nop
 800070c:	3720      	adds	r7, #32
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000
 8000718:	40011000 	.word	0x40011000

0800071c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000720:	b672      	cpsid	i
}
 8000722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <Error_Handler+0x8>

08000728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800072e:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <HAL_MspInit+0x5c>)
 8000730:	699b      	ldr	r3, [r3, #24]
 8000732:	4a14      	ldr	r2, [pc, #80]	@ (8000784 <HAL_MspInit+0x5c>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	6193      	str	r3, [r2, #24]
 800073a:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <HAL_MspInit+0x5c>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000746:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <HAL_MspInit+0x5c>)
 8000748:	69db      	ldr	r3, [r3, #28]
 800074a:	4a0e      	ldr	r2, [pc, #56]	@ (8000784 <HAL_MspInit+0x5c>)
 800074c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000750:	61d3      	str	r3, [r2, #28]
 8000752:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <HAL_MspInit+0x5c>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800075e:	4b0a      	ldr	r3, [pc, #40]	@ (8000788 <HAL_MspInit+0x60>)
 8000760:	685b      	ldr	r3, [r3, #4]
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	4a04      	ldr	r2, [pc, #16]	@ (8000788 <HAL_MspInit+0x60>)
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077a:	bf00      	nop
 800077c:	3714      	adds	r7, #20
 800077e:	46bd      	mov	sp, r7
 8000780:	bc80      	pop	{r7}
 8000782:	4770      	bx	lr
 8000784:	40021000 	.word	0x40021000
 8000788:	40010000 	.word	0x40010000

0800078c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b088      	sub	sp, #32
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000794:	f107 0310 	add.w	r3, r7, #16
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	4a2c      	ldr	r2, [pc, #176]	@ (8000858 <HAL_CAN_MspInit+0xcc>)
 80007a8:	4293      	cmp	r3, r2
 80007aa:	d151      	bne.n	8000850 <HAL_CAN_MspInit+0xc4>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80007ac:	4b2b      	ldr	r3, [pc, #172]	@ (800085c <HAL_CAN_MspInit+0xd0>)
 80007ae:	69db      	ldr	r3, [r3, #28]
 80007b0:	4a2a      	ldr	r2, [pc, #168]	@ (800085c <HAL_CAN_MspInit+0xd0>)
 80007b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007b6:	61d3      	str	r3, [r2, #28]
 80007b8:	4b28      	ldr	r3, [pc, #160]	@ (800085c <HAL_CAN_MspInit+0xd0>)
 80007ba:	69db      	ldr	r3, [r3, #28]
 80007bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007c0:	60fb      	str	r3, [r7, #12]
 80007c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c4:	4b25      	ldr	r3, [pc, #148]	@ (800085c <HAL_CAN_MspInit+0xd0>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	4a24      	ldr	r2, [pc, #144]	@ (800085c <HAL_CAN_MspInit+0xd0>)
 80007ca:	f043 0304 	orr.w	r3, r3, #4
 80007ce:	6193      	str	r3, [r2, #24]
 80007d0:	4b22      	ldr	r3, [pc, #136]	@ (800085c <HAL_CAN_MspInit+0xd0>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	f003 0304 	and.w	r3, r3, #4
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007dc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e2:	2300      	movs	r3, #0
 80007e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ea:	f107 0310 	add.w	r3, r7, #16
 80007ee:	4619      	mov	r1, r3
 80007f0:	481b      	ldr	r0, [pc, #108]	@ (8000860 <HAL_CAN_MspInit+0xd4>)
 80007f2:	f001 f8cb 	bl	800198c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007fc:	2302      	movs	r3, #2
 80007fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000800:	2303      	movs	r3, #3
 8000802:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000804:	f107 0310 	add.w	r3, r7, #16
 8000808:	4619      	mov	r1, r3
 800080a:	4815      	ldr	r0, [pc, #84]	@ (8000860 <HAL_CAN_MspInit+0xd4>)
 800080c:	f001 f8be 	bl	800198c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 8000810:	2200      	movs	r2, #0
 8000812:	2100      	movs	r1, #0
 8000814:	2013      	movs	r0, #19
 8000816:	f001 f882 	bl	800191e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 800081a:	2013      	movs	r0, #19
 800081c:	f001 f89b 	bl	8001956 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000820:	2200      	movs	r2, #0
 8000822:	2100      	movs	r1, #0
 8000824:	2014      	movs	r0, #20
 8000826:	f001 f87a 	bl	800191e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800082a:	2014      	movs	r0, #20
 800082c:	f001 f893 	bl	8001956 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000830:	2200      	movs	r2, #0
 8000832:	2100      	movs	r1, #0
 8000834:	2015      	movs	r0, #21
 8000836:	f001 f872 	bl	800191e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800083a:	2015      	movs	r0, #21
 800083c:	f001 f88b 	bl	8001956 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8000840:	2200      	movs	r2, #0
 8000842:	2100      	movs	r1, #0
 8000844:	2016      	movs	r0, #22
 8000846:	f001 f86a 	bl	800191e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800084a:	2016      	movs	r0, #22
 800084c:	f001 f883 	bl	8001956 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000850:	bf00      	nop
 8000852:	3720      	adds	r7, #32
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40006400 	.word	0x40006400
 800085c:	40021000 	.word	0x40021000
 8000860:	40010800 	.word	0x40010800

08000864 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	f107 0310 	add.w	r3, r7, #16
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a1c      	ldr	r2, [pc, #112]	@ (80008f0 <HAL_UART_MspInit+0x8c>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d131      	bne.n	80008e8 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <HAL_UART_MspInit+0x90>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	4a1a      	ldr	r2, [pc, #104]	@ (80008f4 <HAL_UART_MspInit+0x90>)
 800088a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800088e:	6193      	str	r3, [r2, #24]
 8000890:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <HAL_UART_MspInit+0x90>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000898:	60fb      	str	r3, [r7, #12]
 800089a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800089c:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <HAL_UART_MspInit+0x90>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	4a14      	ldr	r2, [pc, #80]	@ (80008f4 <HAL_UART_MspInit+0x90>)
 80008a2:	f043 0304 	orr.w	r3, r3, #4
 80008a6:	6193      	str	r3, [r2, #24]
 80008a8:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <HAL_UART_MspInit+0x90>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	f003 0304 	and.w	r3, r3, #4
 80008b0:	60bb      	str	r3, [r7, #8]
 80008b2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80008b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ba:	2302      	movs	r3, #2
 80008bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008be:	2303      	movs	r3, #3
 80008c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c2:	f107 0310 	add.w	r3, r7, #16
 80008c6:	4619      	mov	r1, r3
 80008c8:	480b      	ldr	r0, [pc, #44]	@ (80008f8 <HAL_UART_MspInit+0x94>)
 80008ca:	f001 f85f 	bl	800198c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008dc:	f107 0310 	add.w	r3, r7, #16
 80008e0:	4619      	mov	r1, r3
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <HAL_UART_MspInit+0x94>)
 80008e4:	f001 f852 	bl	800198c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80008e8:	bf00      	nop
 80008ea:	3720      	adds	r7, #32
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	40013800 	.word	0x40013800
 80008f4:	40021000 	.word	0x40021000
 80008f8:	40010800 	.word	0x40010800

080008fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <NMI_Handler+0x4>

08000904 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <HardFault_Handler+0x4>

0800090c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <MemManage_Handler+0x4>

08000914 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <BusFault_Handler+0x4>

0800091c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <UsageFault_Handler+0x4>

08000924 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr

08000930 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	bc80      	pop	{r7}
 800093a:	4770      	bx	lr

0800093c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094c:	f000 f920 	bl	8000b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000950:	bf00      	nop
 8000952:	bd80      	pop	{r7, pc}

08000954 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000958:	4802      	ldr	r0, [pc, #8]	@ (8000964 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 800095a:	f000 fd52 	bl	8001402 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	2000008c 	.word	0x2000008c

08000968 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800096c:	4802      	ldr	r0, [pc, #8]	@ (8000978 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800096e:	f000 fd48 	bl	8001402 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	2000008c 	.word	0x2000008c

0800097c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000980:	4802      	ldr	r0, [pc, #8]	@ (800098c <CAN1_RX1_IRQHandler+0x10>)
 8000982:	f000 fd3e 	bl	8001402 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	2000008c 	.word	0x2000008c

08000990 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000994:	4802      	ldr	r0, [pc, #8]	@ (80009a0 <CAN1_SCE_IRQHandler+0x10>)
 8000996:	f000 fd34 	bl	8001402 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800099a:	bf00      	nop
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	2000008c 	.word	0x2000008c

080009a4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	60f8      	str	r0, [r7, #12]
 80009ac:	60b9      	str	r1, [r7, #8]
 80009ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
 80009b4:	e00a      	b.n	80009cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009b6:	f3af 8000 	nop.w
 80009ba:	4601      	mov	r1, r0
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	1c5a      	adds	r2, r3, #1
 80009c0:	60ba      	str	r2, [r7, #8]
 80009c2:	b2ca      	uxtb	r2, r1
 80009c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	3301      	adds	r3, #1
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	697a      	ldr	r2, [r7, #20]
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	429a      	cmp	r2, r3
 80009d2:	dbf0      	blt.n	80009b6 <_read+0x12>
  }

  return len;
 80009d4:	687b      	ldr	r3, [r7, #4]
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <_close>:
  }
  return len;
}

int _close(int file)
{
 80009de:	b480      	push	{r7}
 80009e0:	b083      	sub	sp, #12
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr

080009f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a04:	605a      	str	r2, [r3, #4]
  return 0;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	370c      	adds	r7, #12
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bc80      	pop	{r7}
 8000a10:	4770      	bx	lr

08000a12 <_isatty>:

int _isatty(int file)
{
 8000a12:	b480      	push	{r7}
 8000a14:	b083      	sub	sp, #12
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a1a:	2301      	movs	r3, #1
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	370c      	adds	r7, #12
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bc80      	pop	{r7}
 8000a24:	4770      	bx	lr

08000a26 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b085      	sub	sp, #20
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	60f8      	str	r0, [r7, #12]
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a32:	2300      	movs	r3, #0
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bc80      	pop	{r7}
 8000a3c:	4770      	bx	lr
	...

08000a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a48:	4a14      	ldr	r2, [pc, #80]	@ (8000a9c <_sbrk+0x5c>)
 8000a4a:	4b15      	ldr	r3, [pc, #84]	@ (8000aa0 <_sbrk+0x60>)
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a54:	4b13      	ldr	r3, [pc, #76]	@ (8000aa4 <_sbrk+0x64>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d102      	bne.n	8000a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a5c:	4b11      	ldr	r3, [pc, #68]	@ (8000aa4 <_sbrk+0x64>)
 8000a5e:	4a12      	ldr	r2, [pc, #72]	@ (8000aa8 <_sbrk+0x68>)
 8000a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a62:	4b10      	ldr	r3, [pc, #64]	@ (8000aa4 <_sbrk+0x64>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4413      	add	r3, r2
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d207      	bcs.n	8000a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a70:	f002 f9ce 	bl	8002e10 <__errno>
 8000a74:	4603      	mov	r3, r0
 8000a76:	220c      	movs	r2, #12
 8000a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a7e:	e009      	b.n	8000a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a80:	4b08      	ldr	r3, [pc, #32]	@ (8000aa4 <_sbrk+0x64>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a86:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <_sbrk+0x64>)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	4a05      	ldr	r2, [pc, #20]	@ (8000aa4 <_sbrk+0x64>)
 8000a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a92:	68fb      	ldr	r3, [r7, #12]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3718      	adds	r7, #24
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	20005000 	.word	0x20005000
 8000aa0:	00000400 	.word	0x00000400
 8000aa4:	2000013c 	.word	0x2000013c
 8000aa8:	20000290 	.word	0x20000290

08000aac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bc80      	pop	{r7}
 8000ab6:	4770      	bx	lr

08000ab8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ab8:	f7ff fff8 	bl	8000aac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000abc:	480b      	ldr	r0, [pc, #44]	@ (8000aec <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000abe:	490c      	ldr	r1, [pc, #48]	@ (8000af0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ac0:	4a0c      	ldr	r2, [pc, #48]	@ (8000af4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac4:	e002      	b.n	8000acc <LoopCopyDataInit>

08000ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aca:	3304      	adds	r3, #4

08000acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ad0:	d3f9      	bcc.n	8000ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ad2:	4a09      	ldr	r2, [pc, #36]	@ (8000af8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ad4:	4c09      	ldr	r4, [pc, #36]	@ (8000afc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad8:	e001      	b.n	8000ade <LoopFillZerobss>

08000ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000adc:	3204      	adds	r2, #4

08000ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ae0:	d3fb      	bcc.n	8000ada <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ae2:	f002 f99b 	bl	8002e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ae6:	f7ff fc6d 	bl	80003c4 <main>
  bx lr
 8000aea:	4770      	bx	lr
  ldr r0, =_sdata
 8000aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000af4:	08003b88 	.word	0x08003b88
  ldr r2, =_sbss
 8000af8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000afc:	20000290 	.word	0x20000290

08000b00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b00:	e7fe      	b.n	8000b00 <ADC1_2_IRQHandler>
	...

08000b04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b08:	4b08      	ldr	r3, [pc, #32]	@ (8000b2c <HAL_Init+0x28>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	@ (8000b2c <HAL_Init+0x28>)
 8000b0e:	f043 0310 	orr.w	r3, r3, #16
 8000b12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b14:	2003      	movs	r0, #3
 8000b16:	f000 fef7 	bl	8001908 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b1a:	200f      	movs	r0, #15
 8000b1c:	f000 f808 	bl	8000b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b20:	f7ff fe02 	bl	8000728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40022000 	.word	0x40022000

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b38:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <HAL_InitTick+0x54>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <HAL_InitTick+0x58>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4619      	mov	r1, r3
 8000b42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 ff0f 	bl	8001972 <HAL_SYSTICK_Config>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e00e      	b.n	8000b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b0f      	cmp	r3, #15
 8000b62:	d80a      	bhi.n	8000b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b64:	2200      	movs	r2, #0
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	f000 fed7 	bl	800191e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b70:	4a06      	ldr	r2, [pc, #24]	@ (8000b8c <HAL_InitTick+0x5c>)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b76:	2300      	movs	r3, #0
 8000b78:	e000      	b.n	8000b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000008 	.word	0x20000008
 8000b88:	20000010 	.word	0x20000010
 8000b8c:	2000000c 	.word	0x2000000c

08000b90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b05      	ldr	r3, [pc, #20]	@ (8000bac <HAL_IncTick+0x1c>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b05      	ldr	r3, [pc, #20]	@ (8000bb0 <HAL_IncTick+0x20>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a03      	ldr	r2, [pc, #12]	@ (8000bb0 <HAL_IncTick+0x20>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr
 8000bac:	20000010 	.word	0x20000010
 8000bb0:	20000140 	.word	0x20000140

08000bb4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bb8:	4b02      	ldr	r3, [pc, #8]	@ (8000bc4 <HAL_GetTick+0x10>)
 8000bba:	681b      	ldr	r3, [r3, #0]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr
 8000bc4:	20000140 	.word	0x20000140

08000bc8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	e0ed      	b.n	8000db6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d102      	bne.n	8000bec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff fdd0 	bl	800078c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	681a      	ldr	r2, [r3, #0]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f042 0201 	orr.w	r2, r2, #1
 8000bfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000bfc:	f7ff ffda 	bl	8000bb4 <HAL_GetTick>
 8000c00:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c02:	e012      	b.n	8000c2a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c04:	f7ff ffd6 	bl	8000bb4 <HAL_GetTick>
 8000c08:	4602      	mov	r2, r0
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	2b0a      	cmp	r3, #10
 8000c10:	d90b      	bls.n	8000c2a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c16:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	2205      	movs	r2, #5
 8000c22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e0c5      	b.n	8000db6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f003 0301 	and.w	r3, r3, #1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d0e5      	beq.n	8000c04 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f022 0202 	bic.w	r2, r2, #2
 8000c46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c48:	f7ff ffb4 	bl	8000bb4 <HAL_GetTick>
 8000c4c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c4e:	e012      	b.n	8000c76 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c50:	f7ff ffb0 	bl	8000bb4 <HAL_GetTick>
 8000c54:	4602      	mov	r2, r0
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	2b0a      	cmp	r3, #10
 8000c5c:	d90b      	bls.n	8000c76 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c62:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2205      	movs	r2, #5
 8000c6e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e09f      	b.n	8000db6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	f003 0302 	and.w	r3, r3, #2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d1e5      	bne.n	8000c50 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	7e1b      	ldrb	r3, [r3, #24]
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d108      	bne.n	8000c9e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	e007      	b.n	8000cae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000cac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	7e5b      	ldrb	r3, [r3, #25]
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d108      	bne.n	8000cc8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	e007      	b.n	8000cd8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000cd6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	7e9b      	ldrb	r3, [r3, #26]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d108      	bne.n	8000cf2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f042 0220 	orr.w	r2, r2, #32
 8000cee:	601a      	str	r2, [r3, #0]
 8000cf0:	e007      	b.n	8000d02 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f022 0220 	bic.w	r2, r2, #32
 8000d00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	7edb      	ldrb	r3, [r3, #27]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d108      	bne.n	8000d1c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f022 0210 	bic.w	r2, r2, #16
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	e007      	b.n	8000d2c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f042 0210 	orr.w	r2, r2, #16
 8000d2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	7f1b      	ldrb	r3, [r3, #28]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d108      	bne.n	8000d46 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f042 0208 	orr.w	r2, r2, #8
 8000d42:	601a      	str	r2, [r3, #0]
 8000d44:	e007      	b.n	8000d56 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	681a      	ldr	r2, [r3, #0]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f022 0208 	bic.w	r2, r2, #8
 8000d54:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	7f5b      	ldrb	r3, [r3, #29]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d108      	bne.n	8000d70 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f042 0204 	orr.w	r2, r2, #4
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	e007      	b.n	8000d80 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f022 0204 	bic.w	r2, r2, #4
 8000d7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	689a      	ldr	r2, [r3, #8]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	431a      	orrs	r2, r3
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	691b      	ldr	r3, [r3, #16]
 8000d8e:	431a      	orrs	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	695b      	ldr	r3, [r3, #20]
 8000d94:	ea42 0103 	orr.w	r1, r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	1e5a      	subs	r2, r3, #1
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	430a      	orrs	r2, r1
 8000da4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	2200      	movs	r2, #0
 8000daa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2201      	movs	r2, #1
 8000db0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b087      	sub	sp, #28
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
 8000dc6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dd4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000dd6:	7cfb      	ldrb	r3, [r7, #19]
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d003      	beq.n	8000de4 <HAL_CAN_ConfigFilter+0x26>
 8000ddc:	7cfb      	ldrb	r3, [r7, #19]
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	f040 80aa 	bne.w	8000f38 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000dea:	f043 0201 	orr.w	r2, r3, #1
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	695b      	ldr	r3, [r3, #20]
 8000df8:	f003 031f 	and.w	r3, r3, #31
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	43db      	mvns	r3, r3
 8000e0e:	401a      	ands	r2, r3
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d123      	bne.n	8000e66 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	43db      	mvns	r3, r3
 8000e28:	401a      	ands	r2, r3
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e3c:	683a      	ldr	r2, [r7, #0]
 8000e3e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000e40:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	3248      	adds	r2, #72	@ 0x48
 8000e46:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e5c:	6979      	ldr	r1, [r7, #20]
 8000e5e:	3348      	adds	r3, #72	@ 0x48
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	440b      	add	r3, r1
 8000e64:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	69db      	ldr	r3, [r3, #28]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d122      	bne.n	8000eb4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	431a      	orrs	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e8a:	683a      	ldr	r2, [r7, #0]
 8000e8c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e8e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	3248      	adds	r2, #72	@ 0x48
 8000e94:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ea8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000eaa:	6979      	ldr	r1, [r7, #20]
 8000eac:	3348      	adds	r3, #72	@ 0x48
 8000eae:	00db      	lsls	r3, r3, #3
 8000eb0:	440b      	add	r3, r1
 8000eb2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	699b      	ldr	r3, [r3, #24]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d109      	bne.n	8000ed0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	401a      	ands	r2, r3
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000ece:	e007      	b.n	8000ee0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	431a      	orrs	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	691b      	ldr	r3, [r3, #16]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d109      	bne.n	8000efc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000efa:	e007      	b.n	8000f0c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	431a      	orrs	r2, r3
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	6a1b      	ldr	r3, [r3, #32]
 8000f10:	2b01      	cmp	r3, #1
 8000f12:	d107      	bne.n	8000f24 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	431a      	orrs	r2, r3
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000f2a:	f023 0201 	bic.w	r2, r3, #1
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000f34:	2300      	movs	r3, #0
 8000f36:	e006      	b.n	8000f46 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f3c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
  }
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	371c      	adds	r7, #28
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr

08000f50 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d12e      	bne.n	8000fc2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2202      	movs	r2, #2
 8000f68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f022 0201 	bic.w	r2, r2, #1
 8000f7a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000f7c:	f7ff fe1a 	bl	8000bb4 <HAL_GetTick>
 8000f80:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f82:	e012      	b.n	8000faa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f84:	f7ff fe16 	bl	8000bb4 <HAL_GetTick>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	1ad3      	subs	r3, r2, r3
 8000f8e:	2b0a      	cmp	r3, #10
 8000f90:	d90b      	bls.n	8000faa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f96:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2205      	movs	r2, #5
 8000fa2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e012      	b.n	8000fd0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	685b      	ldr	r3, [r3, #4]
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d1e5      	bne.n	8000f84 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2200      	movs	r2, #0
 8000fbc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e006      	b.n	8000fd0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
  }
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b089      	sub	sp, #36	@ 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
 8000fe4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fec:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ff6:	7ffb      	ldrb	r3, [r7, #31]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d003      	beq.n	8001004 <HAL_CAN_AddTxMessage+0x2c>
 8000ffc:	7ffb      	ldrb	r3, [r7, #31]
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	f040 80ad 	bne.w	800115e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10a      	bne.n	8001024 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001014:	2b00      	cmp	r3, #0
 8001016:	d105      	bne.n	8001024 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800101e:	2b00      	cmp	r3, #0
 8001020:	f000 8095 	beq.w	800114e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	0e1b      	lsrs	r3, r3, #24
 8001028:	f003 0303 	and.w	r3, r3, #3
 800102c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800102e:	2201      	movs	r2, #1
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	409a      	lsls	r2, r3
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d10d      	bne.n	800105c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800104a:	68f9      	ldr	r1, [r7, #12]
 800104c:	6809      	ldr	r1, [r1, #0]
 800104e:	431a      	orrs	r2, r3
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	3318      	adds	r3, #24
 8001054:	011b      	lsls	r3, r3, #4
 8001056:	440b      	add	r3, r1
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	e00f      	b.n	800107c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001066:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800106c:	68f9      	ldr	r1, [r7, #12]
 800106e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001070:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	3318      	adds	r3, #24
 8001076:	011b      	lsls	r3, r3, #4
 8001078:	440b      	add	r3, r1
 800107a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	6819      	ldr	r1, [r3, #0]
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	691a      	ldr	r2, [r3, #16]
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3318      	adds	r3, #24
 8001088:	011b      	lsls	r3, r3, #4
 800108a:	440b      	add	r3, r1
 800108c:	3304      	adds	r3, #4
 800108e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	7d1b      	ldrb	r3, [r3, #20]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d111      	bne.n	80010bc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	3318      	adds	r3, #24
 80010a0:	011b      	lsls	r3, r3, #4
 80010a2:	4413      	add	r3, r2
 80010a4:	3304      	adds	r3, #4
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	68fa      	ldr	r2, [r7, #12]
 80010aa:	6811      	ldr	r1, [r2, #0]
 80010ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	3318      	adds	r3, #24
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	440b      	add	r3, r1
 80010b8:	3304      	adds	r3, #4
 80010ba:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3307      	adds	r3, #7
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	061a      	lsls	r2, r3, #24
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3306      	adds	r3, #6
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	041b      	lsls	r3, r3, #16
 80010cc:	431a      	orrs	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	3305      	adds	r3, #5
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	021b      	lsls	r3, r3, #8
 80010d6:	4313      	orrs	r3, r2
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	3204      	adds	r2, #4
 80010dc:	7812      	ldrb	r2, [r2, #0]
 80010de:	4610      	mov	r0, r2
 80010e0:	68fa      	ldr	r2, [r7, #12]
 80010e2:	6811      	ldr	r1, [r2, #0]
 80010e4:	ea43 0200 	orr.w	r2, r3, r0
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	011b      	lsls	r3, r3, #4
 80010ec:	440b      	add	r3, r1
 80010ee:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80010f2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3303      	adds	r3, #3
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	061a      	lsls	r2, r3, #24
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3302      	adds	r3, #2
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	041b      	lsls	r3, r3, #16
 8001104:	431a      	orrs	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3301      	adds	r3, #1
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	4313      	orrs	r3, r2
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	7812      	ldrb	r2, [r2, #0]
 8001114:	4610      	mov	r0, r2
 8001116:	68fa      	ldr	r2, [r7, #12]
 8001118:	6811      	ldr	r1, [r2, #0]
 800111a:	ea43 0200 	orr.w	r2, r3, r0
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	011b      	lsls	r3, r3, #4
 8001122:	440b      	add	r3, r1
 8001124:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001128:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	3318      	adds	r3, #24
 8001132:	011b      	lsls	r3, r3, #4
 8001134:	4413      	add	r3, r2
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	68fa      	ldr	r2, [r7, #12]
 800113a:	6811      	ldr	r1, [r2, #0]
 800113c:	f043 0201 	orr.w	r2, r3, #1
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	3318      	adds	r3, #24
 8001144:	011b      	lsls	r3, r3, #4
 8001146:	440b      	add	r3, r1
 8001148:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800114a:	2300      	movs	r3, #0
 800114c:	e00e      	b.n	800116c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001152:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e006      	b.n	800116c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001162:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
  }
}
 800116c:	4618      	mov	r0, r3
 800116e:	3724      	adds	r7, #36	@ 0x24
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr

08001176 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001176:	b480      	push	{r7}
 8001178:	b087      	sub	sp, #28
 800117a:	af00      	add	r7, sp, #0
 800117c:	60f8      	str	r0, [r7, #12]
 800117e:	60b9      	str	r1, [r7, #8]
 8001180:	607a      	str	r2, [r7, #4]
 8001182:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f893 3020 	ldrb.w	r3, [r3, #32]
 800118a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800118c:	7dfb      	ldrb	r3, [r7, #23]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d003      	beq.n	800119a <HAL_CAN_GetRxMessage+0x24>
 8001192:	7dfb      	ldrb	r3, [r7, #23]
 8001194:	2b02      	cmp	r3, #2
 8001196:	f040 8103 	bne.w	80013a0 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d10e      	bne.n	80011be <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	f003 0303 	and.w	r3, r3, #3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d116      	bne.n	80011dc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011b2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e0f7      	b.n	80013ae <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	691b      	ldr	r3, [r3, #16]
 80011c4:	f003 0303 	and.w	r3, r3, #3
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d107      	bne.n	80011dc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e0e8      	b.n	80013ae <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	331b      	adds	r3, #27
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	4413      	add	r3, r2
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0204 	and.w	r2, r3, #4
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d10c      	bne.n	8001214 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	68bb      	ldr	r3, [r7, #8]
 8001200:	331b      	adds	r3, #27
 8001202:	011b      	lsls	r3, r3, #4
 8001204:	4413      	add	r3, r2
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	0d5b      	lsrs	r3, r3, #21
 800120a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	e00b      	b.n	800122c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	331b      	adds	r3, #27
 800121c:	011b      	lsls	r3, r3, #4
 800121e:	4413      	add	r3, r2
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	08db      	lsrs	r3, r3, #3
 8001224:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	331b      	adds	r3, #27
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	4413      	add	r3, r2
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0202 	and.w	r2, r3, #2
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	331b      	adds	r3, #27
 800124a:	011b      	lsls	r3, r3, #4
 800124c:	4413      	add	r3, r2
 800124e:	3304      	adds	r3, #4
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2208      	movs	r2, #8
 800125e:	611a      	str	r2, [r3, #16]
 8001260:	e00b      	b.n	800127a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	68bb      	ldr	r3, [r7, #8]
 8001268:	331b      	adds	r3, #27
 800126a:	011b      	lsls	r3, r3, #4
 800126c:	4413      	add	r3, r2
 800126e:	3304      	adds	r3, #4
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 020f 	and.w	r2, r3, #15
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	331b      	adds	r3, #27
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	4413      	add	r3, r2
 8001286:	3304      	adds	r3, #4
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	0a1b      	lsrs	r3, r3, #8
 800128c:	b2da      	uxtb	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	331b      	adds	r3, #27
 800129a:	011b      	lsls	r3, r3, #4
 800129c:	4413      	add	r3, r2
 800129e:	3304      	adds	r3, #4
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	0c1b      	lsrs	r3, r3, #16
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	011b      	lsls	r3, r3, #4
 80012b2:	4413      	add	r3, r2
 80012b4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	4413      	add	r3, r2
 80012ca:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	0a1a      	lsrs	r2, r3, #8
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	3301      	adds	r3, #1
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	011b      	lsls	r3, r3, #4
 80012e2:	4413      	add	r3, r2
 80012e4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	0c1a      	lsrs	r2, r3, #16
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	3302      	adds	r3, #2
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	011b      	lsls	r3, r3, #4
 80012fc:	4413      	add	r3, r2
 80012fe:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	0e1a      	lsrs	r2, r3, #24
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	3303      	adds	r3, #3
 800130a:	b2d2      	uxtb	r2, r2
 800130c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	4413      	add	r3, r2
 8001318:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	3304      	adds	r3, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	011b      	lsls	r3, r3, #4
 800132e:	4413      	add	r3, r2
 8001330:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	0a1a      	lsrs	r2, r3, #8
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	3305      	adds	r3, #5
 800133c:	b2d2      	uxtb	r2, r2
 800133e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	011b      	lsls	r3, r3, #4
 8001348:	4413      	add	r3, r2
 800134a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	0c1a      	lsrs	r2, r3, #16
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	3306      	adds	r3, #6
 8001356:	b2d2      	uxtb	r2, r2
 8001358:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	011b      	lsls	r3, r3, #4
 8001362:	4413      	add	r3, r2
 8001364:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	0e1a      	lsrs	r2, r3, #24
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	3307      	adds	r3, #7
 8001370:	b2d2      	uxtb	r2, r2
 8001372:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d108      	bne.n	800138c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68da      	ldr	r2, [r3, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f042 0220 	orr.w	r2, r2, #32
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	e007      	b.n	800139c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	691a      	ldr	r2, [r3, #16]
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f042 0220 	orr.w	r2, r2, #32
 800139a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800139c:	2300      	movs	r3, #0
 800139e:	e006      	b.n	80013ae <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013ac:	2301      	movs	r3, #1
  }
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	371c      	adds	r7, #28
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr

080013b8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013c8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d002      	beq.n	80013d6 <HAL_CAN_ActivateNotification+0x1e>
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d109      	bne.n	80013ea <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6959      	ldr	r1, [r3, #20]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	430a      	orrs	r2, r1
 80013e4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80013e6:	2300      	movs	r3, #0
 80013e8:	e006      	b.n	80013f8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
  }
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b08a      	sub	sp, #40	@ 0x28
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800140a:	2300      	movs	r3, #0
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	695b      	ldr	r3, [r3, #20]
 8001414:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	691b      	ldr	r3, [r3, #16]
 8001434:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800143e:	6a3b      	ldr	r3, [r7, #32]
 8001440:	f003 0301 	and.w	r3, r3, #1
 8001444:	2b00      	cmp	r3, #0
 8001446:	d07c      	beq.n	8001542 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	2b00      	cmp	r3, #0
 8001450:	d023      	beq.n	800149a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2201      	movs	r2, #1
 8001458:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f7fe fe95 	bl	8000194 <HAL_CAN_TxMailbox0CompleteCallback>
 800146a:	e016      	b.n	800149a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	f003 0304 	and.w	r3, r3, #4
 8001472:	2b00      	cmp	r3, #0
 8001474:	d004      	beq.n	8001480 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001478:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800147c:	627b      	str	r3, [r7, #36]	@ 0x24
 800147e:	e00c      	b.n	800149a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	2b00      	cmp	r3, #0
 8001488:	d004      	beq.n	8001494 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
 8001492:	e002      	b.n	800149a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7fe fea7 	bl	80001e8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d024      	beq.n	80014ee <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014ae:	69bb      	ldr	r3, [r7, #24]
 80014b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7fe fe79 	bl	80001b0 <HAL_CAN_TxMailbox1CompleteCallback>
 80014be:	e016      	b.n	80014ee <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d004      	beq.n	80014d4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80014ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80014d2:	e00c      	b.n	80014ee <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d004      	beq.n	80014e8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80014de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014e6:	e002      	b.n	80014ee <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7fe fe8b 	bl	8000204 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d024      	beq.n	8001542 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001500:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7fe fe5d 	bl	80001cc <HAL_CAN_TxMailbox2CompleteCallback>
 8001512:	e016      	b.n	8001542 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d004      	beq.n	8001528 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800151e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001520:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
 8001526:	e00c      	b.n	8001542 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d004      	beq.n	800153c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
 800153a:	e002      	b.n	8001542 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f7fe fe6f 	bl	8000220 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001542:	6a3b      	ldr	r3, [r7, #32]
 8001544:	f003 0308 	and.w	r3, r3, #8
 8001548:	2b00      	cmp	r3, #0
 800154a:	d00c      	beq.n	8001566 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	f003 0310 	and.w	r3, r3, #16
 8001552:	2b00      	cmp	r3, #0
 8001554:	d007      	beq.n	8001566 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001558:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2210      	movs	r2, #16
 8001564:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00b      	beq.n	8001588 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	f003 0308 	and.w	r3, r3, #8
 8001576:	2b00      	cmp	r3, #0
 8001578:	d006      	beq.n	8001588 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	2208      	movs	r2, #8
 8001580:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7fe feca 	bl	800031c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001588:	6a3b      	ldr	r3, [r7, #32]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d009      	beq.n	80015a6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7fe fe4b 	bl	800023c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80015a6:	6a3b      	ldr	r3, [r7, #32]
 80015a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d00c      	beq.n	80015ca <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	f003 0310 	and.w	r3, r3, #16
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d007      	beq.n	80015ca <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2210      	movs	r2, #16
 80015c8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80015ca:	6a3b      	ldr	r3, [r7, #32]
 80015cc:	f003 0320 	and.w	r3, r3, #32
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d00b      	beq.n	80015ec <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	f003 0308 	and.w	r3, r3, #8
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d006      	beq.n	80015ec <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	2208      	movs	r2, #8
 80015e4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7fe feb4 	bl	8000354 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80015ec:	6a3b      	ldr	r3, [r7, #32]
 80015ee:	f003 0310 	and.w	r3, r3, #16
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d009      	beq.n	800160a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d002      	beq.n	800160a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7fe fe97 	bl	8000338 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d00b      	beq.n	800162c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f003 0310 	and.w	r3, r3, #16
 800161a:	2b00      	cmp	r3, #0
 800161c:	d006      	beq.n	800162c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2210      	movs	r2, #16
 8001624:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f7fe fea2 	bl	8000370 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00b      	beq.n	800164e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d006      	beq.n	800164e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2208      	movs	r2, #8
 8001646:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7fe fe9f 	bl	800038c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d07b      	beq.n	8001750 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f003 0304 	and.w	r3, r3, #4
 800165e:	2b00      	cmp	r3, #0
 8001660:	d072      	beq.n	8001748 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001662:	6a3b      	ldr	r3, [r7, #32]
 8001664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001678:	f043 0301 	orr.w	r3, r3, #1
 800167c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800167e:	6a3b      	ldr	r3, [r7, #32]
 8001680:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001684:	2b00      	cmp	r3, #0
 8001686:	d008      	beq.n	800169a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800168e:	2b00      	cmp	r3, #0
 8001690:	d003      	beq.n	800169a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	f043 0302 	orr.w	r3, r3, #2
 8001698:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80016ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b0:	f043 0304 	orr.w	r3, r3, #4
 80016b4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016b6:	6a3b      	ldr	r3, [r7, #32]
 80016b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d043      	beq.n	8001748 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d03e      	beq.n	8001748 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80016d0:	2b60      	cmp	r3, #96	@ 0x60
 80016d2:	d02b      	beq.n	800172c <HAL_CAN_IRQHandler+0x32a>
 80016d4:	2b60      	cmp	r3, #96	@ 0x60
 80016d6:	d82e      	bhi.n	8001736 <HAL_CAN_IRQHandler+0x334>
 80016d8:	2b50      	cmp	r3, #80	@ 0x50
 80016da:	d022      	beq.n	8001722 <HAL_CAN_IRQHandler+0x320>
 80016dc:	2b50      	cmp	r3, #80	@ 0x50
 80016de:	d82a      	bhi.n	8001736 <HAL_CAN_IRQHandler+0x334>
 80016e0:	2b40      	cmp	r3, #64	@ 0x40
 80016e2:	d019      	beq.n	8001718 <HAL_CAN_IRQHandler+0x316>
 80016e4:	2b40      	cmp	r3, #64	@ 0x40
 80016e6:	d826      	bhi.n	8001736 <HAL_CAN_IRQHandler+0x334>
 80016e8:	2b30      	cmp	r3, #48	@ 0x30
 80016ea:	d010      	beq.n	800170e <HAL_CAN_IRQHandler+0x30c>
 80016ec:	2b30      	cmp	r3, #48	@ 0x30
 80016ee:	d822      	bhi.n	8001736 <HAL_CAN_IRQHandler+0x334>
 80016f0:	2b10      	cmp	r3, #16
 80016f2:	d002      	beq.n	80016fa <HAL_CAN_IRQHandler+0x2f8>
 80016f4:	2b20      	cmp	r3, #32
 80016f6:	d005      	beq.n	8001704 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80016f8:	e01d      	b.n	8001736 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80016fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fc:	f043 0308 	orr.w	r3, r3, #8
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001702:	e019      	b.n	8001738 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001706:	f043 0310 	orr.w	r3, r3, #16
 800170a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800170c:	e014      	b.n	8001738 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800170e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001710:	f043 0320 	orr.w	r3, r3, #32
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001716:	e00f      	b.n	8001738 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800171e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001720:	e00a      	b.n	8001738 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800172a:	e005      	b.n	8001738 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800172c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001734:	e000      	b.n	8001738 <HAL_CAN_IRQHandler+0x336>
            break;
 8001736:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	699a      	ldr	r2, [r3, #24]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001746:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2204      	movs	r2, #4
 800174e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001752:	2b00      	cmp	r3, #0
 8001754:	d008      	beq.n	8001768 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800175a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7fe fe20 	bl	80003a8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001768:	bf00      	nop
 800176a:	3728      	adds	r7, #40	@ 0x28
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001770:	b480      	push	{r7}
 8001772:	b085      	sub	sp, #20
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f003 0307 	and.w	r3, r3, #7
 800177e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001780:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800178c:	4013      	ands	r3, r2
 800178e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001798:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800179c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017a2:	4a04      	ldr	r2, [pc, #16]	@ (80017b4 <__NVIC_SetPriorityGrouping+0x44>)
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	60d3      	str	r3, [r2, #12]
}
 80017a8:	bf00      	nop
 80017aa:	3714      	adds	r7, #20
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bc80      	pop	{r7}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000ed00 	.word	0xe000ed00

080017b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017bc:	4b04      	ldr	r3, [pc, #16]	@ (80017d0 <__NVIC_GetPriorityGrouping+0x18>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	0a1b      	lsrs	r3, r3, #8
 80017c2:	f003 0307 	and.w	r3, r3, #7
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	e000ed00 	.word	0xe000ed00

080017d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	db0b      	blt.n	80017fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	f003 021f 	and.w	r2, r3, #31
 80017ec:	4906      	ldr	r1, [pc, #24]	@ (8001808 <__NVIC_EnableIRQ+0x34>)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	095b      	lsrs	r3, r3, #5
 80017f4:	2001      	movs	r0, #1
 80017f6:	fa00 f202 	lsl.w	r2, r0, r2
 80017fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr
 8001808:	e000e100 	.word	0xe000e100

0800180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	6039      	str	r1, [r7, #0]
 8001816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181c:	2b00      	cmp	r3, #0
 800181e:	db0a      	blt.n	8001836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	b2da      	uxtb	r2, r3
 8001824:	490c      	ldr	r1, [pc, #48]	@ (8001858 <__NVIC_SetPriority+0x4c>)
 8001826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182a:	0112      	lsls	r2, r2, #4
 800182c:	b2d2      	uxtb	r2, r2
 800182e:	440b      	add	r3, r1
 8001830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001834:	e00a      	b.n	800184c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	b2da      	uxtb	r2, r3
 800183a:	4908      	ldr	r1, [pc, #32]	@ (800185c <__NVIC_SetPriority+0x50>)
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	f003 030f 	and.w	r3, r3, #15
 8001842:	3b04      	subs	r3, #4
 8001844:	0112      	lsls	r2, r2, #4
 8001846:	b2d2      	uxtb	r2, r2
 8001848:	440b      	add	r3, r1
 800184a:	761a      	strb	r2, [r3, #24]
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	e000e100 	.word	0xe000e100
 800185c:	e000ed00 	.word	0xe000ed00

08001860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001860:	b480      	push	{r7}
 8001862:	b089      	sub	sp, #36	@ 0x24
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	f1c3 0307 	rsb	r3, r3, #7
 800187a:	2b04      	cmp	r3, #4
 800187c:	bf28      	it	cs
 800187e:	2304      	movcs	r3, #4
 8001880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3304      	adds	r3, #4
 8001886:	2b06      	cmp	r3, #6
 8001888:	d902      	bls.n	8001890 <NVIC_EncodePriority+0x30>
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	3b03      	subs	r3, #3
 800188e:	e000      	b.n	8001892 <NVIC_EncodePriority+0x32>
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001894:	f04f 32ff 	mov.w	r2, #4294967295
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43da      	mvns	r2, r3
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	401a      	ands	r2, r3
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a8:	f04f 31ff 	mov.w	r1, #4294967295
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	fa01 f303 	lsl.w	r3, r1, r3
 80018b2:	43d9      	mvns	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b8:	4313      	orrs	r3, r2
         );
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3724      	adds	r7, #36	@ 0x24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bc80      	pop	{r7}
 80018c2:	4770      	bx	lr

080018c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018d4:	d301      	bcc.n	80018da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018d6:	2301      	movs	r3, #1
 80018d8:	e00f      	b.n	80018fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018da:	4a0a      	ldr	r2, [pc, #40]	@ (8001904 <SysTick_Config+0x40>)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3b01      	subs	r3, #1
 80018e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018e2:	210f      	movs	r1, #15
 80018e4:	f04f 30ff 	mov.w	r0, #4294967295
 80018e8:	f7ff ff90 	bl	800180c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <SysTick_Config+0x40>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018f2:	4b04      	ldr	r3, [pc, #16]	@ (8001904 <SysTick_Config+0x40>)
 80018f4:	2207      	movs	r2, #7
 80018f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	e000e010 	.word	0xe000e010

08001908 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff ff2d 	bl	8001770 <__NVIC_SetPriorityGrouping>
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800191e:	b580      	push	{r7, lr}
 8001920:	b086      	sub	sp, #24
 8001922:	af00      	add	r7, sp, #0
 8001924:	4603      	mov	r3, r0
 8001926:	60b9      	str	r1, [r7, #8]
 8001928:	607a      	str	r2, [r7, #4]
 800192a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001930:	f7ff ff42 	bl	80017b8 <__NVIC_GetPriorityGrouping>
 8001934:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	68b9      	ldr	r1, [r7, #8]
 800193a:	6978      	ldr	r0, [r7, #20]
 800193c:	f7ff ff90 	bl	8001860 <NVIC_EncodePriority>
 8001940:	4602      	mov	r2, r0
 8001942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ff5f 	bl	800180c <__NVIC_SetPriority>
}
 800194e:	bf00      	nop
 8001950:	3718      	adds	r7, #24
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	4603      	mov	r3, r0
 800195e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff35 	bl	80017d4 <__NVIC_EnableIRQ>
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ffa2 	bl	80018c4 <SysTick_Config>
 8001980:	4603      	mov	r3, r0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800198c:	b480      	push	{r7}
 800198e:	b08b      	sub	sp, #44	@ 0x2c
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800199a:	2300      	movs	r3, #0
 800199c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800199e:	e169      	b.n	8001c74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019a0:	2201      	movs	r2, #1
 80019a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	4013      	ands	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	f040 8158 	bne.w	8001c6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	4a9a      	ldr	r2, [pc, #616]	@ (8001c2c <HAL_GPIO_Init+0x2a0>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d05e      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019c8:	4a98      	ldr	r2, [pc, #608]	@ (8001c2c <HAL_GPIO_Init+0x2a0>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d875      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019ce:	4a98      	ldr	r2, [pc, #608]	@ (8001c30 <HAL_GPIO_Init+0x2a4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d058      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019d4:	4a96      	ldr	r2, [pc, #600]	@ (8001c30 <HAL_GPIO_Init+0x2a4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d86f      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019da:	4a96      	ldr	r2, [pc, #600]	@ (8001c34 <HAL_GPIO_Init+0x2a8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d052      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019e0:	4a94      	ldr	r2, [pc, #592]	@ (8001c34 <HAL_GPIO_Init+0x2a8>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d869      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019e6:	4a94      	ldr	r2, [pc, #592]	@ (8001c38 <HAL_GPIO_Init+0x2ac>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d04c      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019ec:	4a92      	ldr	r2, [pc, #584]	@ (8001c38 <HAL_GPIO_Init+0x2ac>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d863      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019f2:	4a92      	ldr	r2, [pc, #584]	@ (8001c3c <HAL_GPIO_Init+0x2b0>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d046      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019f8:	4a90      	ldr	r2, [pc, #576]	@ (8001c3c <HAL_GPIO_Init+0x2b0>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d85d      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019fe:	2b12      	cmp	r3, #18
 8001a00:	d82a      	bhi.n	8001a58 <HAL_GPIO_Init+0xcc>
 8001a02:	2b12      	cmp	r3, #18
 8001a04:	d859      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 8001a06:	a201      	add	r2, pc, #4	@ (adr r2, 8001a0c <HAL_GPIO_Init+0x80>)
 8001a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a0c:	08001a87 	.word	0x08001a87
 8001a10:	08001a61 	.word	0x08001a61
 8001a14:	08001a73 	.word	0x08001a73
 8001a18:	08001ab5 	.word	0x08001ab5
 8001a1c:	08001abb 	.word	0x08001abb
 8001a20:	08001abb 	.word	0x08001abb
 8001a24:	08001abb 	.word	0x08001abb
 8001a28:	08001abb 	.word	0x08001abb
 8001a2c:	08001abb 	.word	0x08001abb
 8001a30:	08001abb 	.word	0x08001abb
 8001a34:	08001abb 	.word	0x08001abb
 8001a38:	08001abb 	.word	0x08001abb
 8001a3c:	08001abb 	.word	0x08001abb
 8001a40:	08001abb 	.word	0x08001abb
 8001a44:	08001abb 	.word	0x08001abb
 8001a48:	08001abb 	.word	0x08001abb
 8001a4c:	08001abb 	.word	0x08001abb
 8001a50:	08001a69 	.word	0x08001a69
 8001a54:	08001a7d 	.word	0x08001a7d
 8001a58:	4a79      	ldr	r2, [pc, #484]	@ (8001c40 <HAL_GPIO_Init+0x2b4>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d013      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a5e:	e02c      	b.n	8001aba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	623b      	str	r3, [r7, #32]
          break;
 8001a66:	e029      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	623b      	str	r3, [r7, #32]
          break;
 8001a70:	e024      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	3308      	adds	r3, #8
 8001a78:	623b      	str	r3, [r7, #32]
          break;
 8001a7a:	e01f      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	330c      	adds	r3, #12
 8001a82:	623b      	str	r3, [r7, #32]
          break;
 8001a84:	e01a      	b.n	8001abc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d102      	bne.n	8001a94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a8e:	2304      	movs	r3, #4
 8001a90:	623b      	str	r3, [r7, #32]
          break;
 8001a92:	e013      	b.n	8001abc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d105      	bne.n	8001aa8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	69fa      	ldr	r2, [r7, #28]
 8001aa4:	611a      	str	r2, [r3, #16]
          break;
 8001aa6:	e009      	b.n	8001abc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	615a      	str	r2, [r3, #20]
          break;
 8001ab2:	e003      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
          break;
 8001ab8:	e000      	b.n	8001abc <HAL_GPIO_Init+0x130>
          break;
 8001aba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2bff      	cmp	r3, #255	@ 0xff
 8001ac0:	d801      	bhi.n	8001ac6 <HAL_GPIO_Init+0x13a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	e001      	b.n	8001aca <HAL_GPIO_Init+0x13e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3304      	adds	r3, #4
 8001aca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	2bff      	cmp	r3, #255	@ 0xff
 8001ad0:	d802      	bhi.n	8001ad8 <HAL_GPIO_Init+0x14c>
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	e002      	b.n	8001ade <HAL_GPIO_Init+0x152>
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ada:	3b08      	subs	r3, #8
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	210f      	movs	r1, #15
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	401a      	ands	r2, r3
 8001af0:	6a39      	ldr	r1, [r7, #32]
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	fa01 f303 	lsl.w	r3, r1, r3
 8001af8:	431a      	orrs	r2, r3
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 80b1 	beq.w	8001c6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b0c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	4a4c      	ldr	r2, [pc, #304]	@ (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6193      	str	r3, [r2, #24]
 8001b18:	4b4a      	ldr	r3, [pc, #296]	@ (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b24:	4a48      	ldr	r2, [pc, #288]	@ (8001c48 <HAL_GPIO_Init+0x2bc>)
 8001b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	220f      	movs	r2, #15
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	4013      	ands	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a40      	ldr	r2, [pc, #256]	@ (8001c4c <HAL_GPIO_Init+0x2c0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d013      	beq.n	8001b78 <HAL_GPIO_Init+0x1ec>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a3f      	ldr	r2, [pc, #252]	@ (8001c50 <HAL_GPIO_Init+0x2c4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00d      	beq.n	8001b74 <HAL_GPIO_Init+0x1e8>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a3e      	ldr	r2, [pc, #248]	@ (8001c54 <HAL_GPIO_Init+0x2c8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d007      	beq.n	8001b70 <HAL_GPIO_Init+0x1e4>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a3d      	ldr	r2, [pc, #244]	@ (8001c58 <HAL_GPIO_Init+0x2cc>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d101      	bne.n	8001b6c <HAL_GPIO_Init+0x1e0>
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e006      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b6c:	2304      	movs	r3, #4
 8001b6e:	e004      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b70:	2302      	movs	r3, #2
 8001b72:	e002      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b7c:	f002 0203 	and.w	r2, r2, #3
 8001b80:	0092      	lsls	r2, r2, #2
 8001b82:	4093      	lsls	r3, r2
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b8a:	492f      	ldr	r1, [pc, #188]	@ (8001c48 <HAL_GPIO_Init+0x2bc>)
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8e:	089b      	lsrs	r3, r3, #2
 8001b90:	3302      	adds	r3, #2
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d006      	beq.n	8001bb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	492c      	ldr	r1, [pc, #176]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	608b      	str	r3, [r1, #8]
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	4928      	ldr	r1, [pc, #160]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d006      	beq.n	8001bda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bcc:	4b23      	ldr	r3, [pc, #140]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	4922      	ldr	r1, [pc, #136]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60cb      	str	r3, [r1, #12]
 8001bd8:	e006      	b.n	8001be8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bda:	4b20      	ldr	r3, [pc, #128]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	491e      	ldr	r1, [pc, #120]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001be4:	4013      	ands	r3, r2
 8001be6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d006      	beq.n	8001c02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bf4:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	4918      	ldr	r1, [pc, #96]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
 8001c00:	e006      	b.n	8001c10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c02:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	4914      	ldr	r1, [pc, #80]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d021      	beq.n	8001c60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	490e      	ldr	r1, [pc, #56]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
 8001c28:	e021      	b.n	8001c6e <HAL_GPIO_Init+0x2e2>
 8001c2a:	bf00      	nop
 8001c2c:	10320000 	.word	0x10320000
 8001c30:	10310000 	.word	0x10310000
 8001c34:	10220000 	.word	0x10220000
 8001c38:	10210000 	.word	0x10210000
 8001c3c:	10120000 	.word	0x10120000
 8001c40:	10110000 	.word	0x10110000
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40010000 	.word	0x40010000
 8001c4c:	40010800 	.word	0x40010800
 8001c50:	40010c00 	.word	0x40010c00
 8001c54:	40011000 	.word	0x40011000
 8001c58:	40011400 	.word	0x40011400
 8001c5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_GPIO_Init+0x304>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	43db      	mvns	r3, r3
 8001c68:	4909      	ldr	r1, [pc, #36]	@ (8001c90 <HAL_GPIO_Init+0x304>)
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c70:	3301      	adds	r3, #1
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f47f ae8e 	bne.w	80019a0 <HAL_GPIO_Init+0x14>
  }
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	372c      	adds	r7, #44	@ 0x2c
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr
 8001c90:	40010400 	.word	0x40010400

08001c94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	807b      	strh	r3, [r7, #2]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ca4:	787b      	ldrb	r3, [r7, #1]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001caa:	887a      	ldrh	r2, [r7, #2]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cb0:	e003      	b.n	8001cba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cb2:	887b      	ldrh	r3, [r7, #2]
 8001cb4:	041a      	lsls	r2, r3, #16
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	611a      	str	r2, [r3, #16]
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bc80      	pop	{r7}
 8001cc2:	4770      	bx	lr

08001cc4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b085      	sub	sp, #20
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	460b      	mov	r3, r1
 8001cce:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cd6:	887a      	ldrh	r2, [r7, #2]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	041a      	lsls	r2, r3, #16
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	43d9      	mvns	r1, r3
 8001ce2:	887b      	ldrh	r3, [r7, #2]
 8001ce4:	400b      	ands	r3, r1
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	611a      	str	r2, [r3, #16]
}
 8001cec:	bf00      	nop
 8001cee:	3714      	adds	r7, #20
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr
	...

08001cf8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e272      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 8087 	beq.w	8001e26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d18:	4b92      	ldr	r3, [pc, #584]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 030c 	and.w	r3, r3, #12
 8001d20:	2b04      	cmp	r3, #4
 8001d22:	d00c      	beq.n	8001d3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d24:	4b8f      	ldr	r3, [pc, #572]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 030c 	and.w	r3, r3, #12
 8001d2c:	2b08      	cmp	r3, #8
 8001d2e:	d112      	bne.n	8001d56 <HAL_RCC_OscConfig+0x5e>
 8001d30:	4b8c      	ldr	r3, [pc, #560]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d3c:	d10b      	bne.n	8001d56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d3e:	4b89      	ldr	r3, [pc, #548]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d06c      	beq.n	8001e24 <HAL_RCC_OscConfig+0x12c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d168      	bne.n	8001e24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e24c      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d5e:	d106      	bne.n	8001d6e <HAL_RCC_OscConfig+0x76>
 8001d60:	4b80      	ldr	r3, [pc, #512]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a7f      	ldr	r2, [pc, #508]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d6a:	6013      	str	r3, [r2, #0]
 8001d6c:	e02e      	b.n	8001dcc <HAL_RCC_OscConfig+0xd4>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10c      	bne.n	8001d90 <HAL_RCC_OscConfig+0x98>
 8001d76:	4b7b      	ldr	r3, [pc, #492]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a7a      	ldr	r2, [pc, #488]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	4b78      	ldr	r3, [pc, #480]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a77      	ldr	r2, [pc, #476]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	e01d      	b.n	8001dcc <HAL_RCC_OscConfig+0xd4>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d98:	d10c      	bne.n	8001db4 <HAL_RCC_OscConfig+0xbc>
 8001d9a:	4b72      	ldr	r3, [pc, #456]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a71      	ldr	r2, [pc, #452]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001da0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001da4:	6013      	str	r3, [r2, #0]
 8001da6:	4b6f      	ldr	r3, [pc, #444]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a6e      	ldr	r2, [pc, #440]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	e00b      	b.n	8001dcc <HAL_RCC_OscConfig+0xd4>
 8001db4:	4b6b      	ldr	r3, [pc, #428]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a6a      	ldr	r2, [pc, #424]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dbe:	6013      	str	r3, [r2, #0]
 8001dc0:	4b68      	ldr	r3, [pc, #416]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a67      	ldr	r2, [pc, #412]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001dc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d013      	beq.n	8001dfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd4:	f7fe feee 	bl	8000bb4 <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ddc:	f7fe feea 	bl	8000bb4 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b64      	cmp	r3, #100	@ 0x64
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e200      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dee:	4b5d      	ldr	r3, [pc, #372]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d0f0      	beq.n	8001ddc <HAL_RCC_OscConfig+0xe4>
 8001dfa:	e014      	b.n	8001e26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7fe feda 	bl	8000bb4 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e04:	f7fe fed6 	bl	8000bb4 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b64      	cmp	r3, #100	@ 0x64
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e1ec      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e16:	4b53      	ldr	r3, [pc, #332]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f0      	bne.n	8001e04 <HAL_RCC_OscConfig+0x10c>
 8001e22:	e000      	b.n	8001e26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d063      	beq.n	8001efa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e32:	4b4c      	ldr	r3, [pc, #304]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f003 030c 	and.w	r3, r3, #12
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00b      	beq.n	8001e56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e3e:	4b49      	ldr	r3, [pc, #292]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	2b08      	cmp	r3, #8
 8001e48:	d11c      	bne.n	8001e84 <HAL_RCC_OscConfig+0x18c>
 8001e4a:	4b46      	ldr	r3, [pc, #280]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d116      	bne.n	8001e84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e56:	4b43      	ldr	r3, [pc, #268]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d005      	beq.n	8001e6e <HAL_RCC_OscConfig+0x176>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d001      	beq.n	8001e6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e1c0      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6e:	4b3d      	ldr	r3, [pc, #244]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	695b      	ldr	r3, [r3, #20]
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	4939      	ldr	r1, [pc, #228]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e82:	e03a      	b.n	8001efa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	691b      	ldr	r3, [r3, #16]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d020      	beq.n	8001ece <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e8c:	4b36      	ldr	r3, [pc, #216]	@ (8001f68 <HAL_RCC_OscConfig+0x270>)
 8001e8e:	2201      	movs	r2, #1
 8001e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e92:	f7fe fe8f 	bl	8000bb4 <HAL_GetTick>
 8001e96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e9a:	f7fe fe8b 	bl	8000bb4 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e1a1      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eac:	4b2d      	ldr	r3, [pc, #180]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d0f0      	beq.n	8001e9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	695b      	ldr	r3, [r3, #20]
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	4927      	ldr	r1, [pc, #156]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	600b      	str	r3, [r1, #0]
 8001ecc:	e015      	b.n	8001efa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ece:	4b26      	ldr	r3, [pc, #152]	@ (8001f68 <HAL_RCC_OscConfig+0x270>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7fe fe6e 	bl	8000bb4 <HAL_GetTick>
 8001ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eda:	e008      	b.n	8001eee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001edc:	f7fe fe6a 	bl	8000bb4 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d901      	bls.n	8001eee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eea:	2303      	movs	r3, #3
 8001eec:	e180      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eee:	4b1d      	ldr	r3, [pc, #116]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0302 	and.w	r3, r3, #2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f0      	bne.n	8001edc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0308 	and.w	r3, r3, #8
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d03a      	beq.n	8001f7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d019      	beq.n	8001f42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f0e:	4b17      	ldr	r3, [pc, #92]	@ (8001f6c <HAL_RCC_OscConfig+0x274>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f14:	f7fe fe4e 	bl	8000bb4 <HAL_GetTick>
 8001f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f1c:	f7fe fe4a 	bl	8000bb4 <HAL_GetTick>
 8001f20:	4602      	mov	r2, r0
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	1ad3      	subs	r3, r2, r3
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d901      	bls.n	8001f2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e160      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f64 <HAL_RCC_OscConfig+0x26c>)
 8001f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f32:	f003 0302 	and.w	r3, r3, #2
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d0f0      	beq.n	8001f1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f000 face 	bl	80024dc <RCC_Delay>
 8001f40:	e01c      	b.n	8001f7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f42:	4b0a      	ldr	r3, [pc, #40]	@ (8001f6c <HAL_RCC_OscConfig+0x274>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f48:	f7fe fe34 	bl	8000bb4 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f4e:	e00f      	b.n	8001f70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f50:	f7fe fe30 	bl	8000bb4 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d908      	bls.n	8001f70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e146      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
 8001f62:	bf00      	nop
 8001f64:	40021000 	.word	0x40021000
 8001f68:	42420000 	.word	0x42420000
 8001f6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f70:	4b92      	ldr	r3, [pc, #584]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8001f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d1e9      	bne.n	8001f50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0304 	and.w	r3, r3, #4
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 80a6 	beq.w	80020d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f8e:	4b8b      	ldr	r3, [pc, #556]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d10d      	bne.n	8001fb6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f9a:	4b88      	ldr	r3, [pc, #544]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8001f9c:	69db      	ldr	r3, [r3, #28]
 8001f9e:	4a87      	ldr	r2, [pc, #540]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa4:	61d3      	str	r3, [r2, #28]
 8001fa6:	4b85      	ldr	r3, [pc, #532]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fae:	60bb      	str	r3, [r7, #8]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb6:	4b82      	ldr	r3, [pc, #520]	@ (80021c0 <HAL_RCC_OscConfig+0x4c8>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d118      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fc2:	4b7f      	ldr	r3, [pc, #508]	@ (80021c0 <HAL_RCC_OscConfig+0x4c8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a7e      	ldr	r2, [pc, #504]	@ (80021c0 <HAL_RCC_OscConfig+0x4c8>)
 8001fc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fce:	f7fe fdf1 	bl	8000bb4 <HAL_GetTick>
 8001fd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd6:	f7fe fded 	bl	8000bb4 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b64      	cmp	r3, #100	@ 0x64
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e103      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe8:	4b75      	ldr	r3, [pc, #468]	@ (80021c0 <HAL_RCC_OscConfig+0x4c8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0f0      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d106      	bne.n	800200a <HAL_RCC_OscConfig+0x312>
 8001ffc:	4b6f      	ldr	r3, [pc, #444]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8001ffe:	6a1b      	ldr	r3, [r3, #32]
 8002000:	4a6e      	ldr	r2, [pc, #440]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002002:	f043 0301 	orr.w	r3, r3, #1
 8002006:	6213      	str	r3, [r2, #32]
 8002008:	e02d      	b.n	8002066 <HAL_RCC_OscConfig+0x36e>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10c      	bne.n	800202c <HAL_RCC_OscConfig+0x334>
 8002012:	4b6a      	ldr	r3, [pc, #424]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	4a69      	ldr	r2, [pc, #420]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002018:	f023 0301 	bic.w	r3, r3, #1
 800201c:	6213      	str	r3, [r2, #32]
 800201e:	4b67      	ldr	r3, [pc, #412]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	4a66      	ldr	r2, [pc, #408]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002024:	f023 0304 	bic.w	r3, r3, #4
 8002028:	6213      	str	r3, [r2, #32]
 800202a:	e01c      	b.n	8002066 <HAL_RCC_OscConfig+0x36e>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	2b05      	cmp	r3, #5
 8002032:	d10c      	bne.n	800204e <HAL_RCC_OscConfig+0x356>
 8002034:	4b61      	ldr	r3, [pc, #388]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	4a60      	ldr	r2, [pc, #384]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 800203a:	f043 0304 	orr.w	r3, r3, #4
 800203e:	6213      	str	r3, [r2, #32]
 8002040:	4b5e      	ldr	r3, [pc, #376]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	4a5d      	ldr	r2, [pc, #372]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002046:	f043 0301 	orr.w	r3, r3, #1
 800204a:	6213      	str	r3, [r2, #32]
 800204c:	e00b      	b.n	8002066 <HAL_RCC_OscConfig+0x36e>
 800204e:	4b5b      	ldr	r3, [pc, #364]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	4a5a      	ldr	r2, [pc, #360]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002054:	f023 0301 	bic.w	r3, r3, #1
 8002058:	6213      	str	r3, [r2, #32]
 800205a:	4b58      	ldr	r3, [pc, #352]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	4a57      	ldr	r2, [pc, #348]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002060:	f023 0304 	bic.w	r3, r3, #4
 8002064:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	2b00      	cmp	r3, #0
 800206c:	d015      	beq.n	800209a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800206e:	f7fe fda1 	bl	8000bb4 <HAL_GetTick>
 8002072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002074:	e00a      	b.n	800208c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002076:	f7fe fd9d 	bl	8000bb4 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002084:	4293      	cmp	r3, r2
 8002086:	d901      	bls.n	800208c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002088:	2303      	movs	r3, #3
 800208a:	e0b1      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800208c:	4b4b      	ldr	r3, [pc, #300]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d0ee      	beq.n	8002076 <HAL_RCC_OscConfig+0x37e>
 8002098:	e014      	b.n	80020c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209a:	f7fe fd8b 	bl	8000bb4 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020a0:	e00a      	b.n	80020b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020a2:	f7fe fd87 	bl	8000bb4 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e09b      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b8:	4b40      	ldr	r3, [pc, #256]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1ee      	bne.n	80020a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d105      	bne.n	80020d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ca:	4b3c      	ldr	r3, [pc, #240]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	4a3b      	ldr	r2, [pc, #236]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 80020d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 8087 	beq.w	80021ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020e0:	4b36      	ldr	r3, [pc, #216]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 030c 	and.w	r3, r3, #12
 80020e8:	2b08      	cmp	r3, #8
 80020ea:	d061      	beq.n	80021b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	69db      	ldr	r3, [r3, #28]
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d146      	bne.n	8002182 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020f4:	4b33      	ldr	r3, [pc, #204]	@ (80021c4 <HAL_RCC_OscConfig+0x4cc>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020fa:	f7fe fd5b 	bl	8000bb4 <HAL_GetTick>
 80020fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002100:	e008      	b.n	8002114 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002102:	f7fe fd57 	bl	8000bb4 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	693b      	ldr	r3, [r7, #16]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	2b02      	cmp	r3, #2
 800210e:	d901      	bls.n	8002114 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e06d      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002114:	4b29      	ldr	r3, [pc, #164]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d1f0      	bne.n	8002102 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a1b      	ldr	r3, [r3, #32]
 8002124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002128:	d108      	bne.n	800213c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800212a:	4b24      	ldr	r3, [pc, #144]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	4921      	ldr	r1, [pc, #132]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002138:	4313      	orrs	r3, r2
 800213a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800213c:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a19      	ldr	r1, [r3, #32]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214c:	430b      	orrs	r3, r1
 800214e:	491b      	ldr	r1, [pc, #108]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002150:	4313      	orrs	r3, r2
 8002152:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002154:	4b1b      	ldr	r3, [pc, #108]	@ (80021c4 <HAL_RCC_OscConfig+0x4cc>)
 8002156:	2201      	movs	r2, #1
 8002158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215a:	f7fe fd2b 	bl	8000bb4 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002162:	f7fe fd27 	bl	8000bb4 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e03d      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002174:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x46a>
 8002180:	e035      	b.n	80021ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002182:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <HAL_RCC_OscConfig+0x4cc>)
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002188:	f7fe fd14 	bl	8000bb4 <HAL_GetTick>
 800218c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800218e:	e008      	b.n	80021a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002190:	f7fe fd10 	bl	8000bb4 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d901      	bls.n	80021a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e026      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021a2:	4b06      	ldr	r3, [pc, #24]	@ (80021bc <HAL_RCC_OscConfig+0x4c4>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d1f0      	bne.n	8002190 <HAL_RCC_OscConfig+0x498>
 80021ae:	e01e      	b.n	80021ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69db      	ldr	r3, [r3, #28]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d107      	bne.n	80021c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e019      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
 80021bc:	40021000 	.word	0x40021000
 80021c0:	40007000 	.word	0x40007000
 80021c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_RCC_OscConfig+0x500>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a1b      	ldr	r3, [r3, #32]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d106      	bne.n	80021ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d001      	beq.n	80021ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3718      	adds	r7, #24
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40021000 	.word	0x40021000

080021fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d101      	bne.n	8002210 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	e0d0      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002210:	4b6a      	ldr	r3, [pc, #424]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0307 	and.w	r3, r3, #7
 8002218:	683a      	ldr	r2, [r7, #0]
 800221a:	429a      	cmp	r2, r3
 800221c:	d910      	bls.n	8002240 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221e:	4b67      	ldr	r3, [pc, #412]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f023 0207 	bic.w	r2, r3, #7
 8002226:	4965      	ldr	r1, [pc, #404]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	4313      	orrs	r3, r2
 800222c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800222e:	4b63      	ldr	r3, [pc, #396]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	429a      	cmp	r2, r3
 800223a:	d001      	beq.n	8002240 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e0b8      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	2b00      	cmp	r3, #0
 800224a:	d020      	beq.n	800228e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0304 	and.w	r3, r3, #4
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002258:	4b59      	ldr	r3, [pc, #356]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	4a58      	ldr	r2, [pc, #352]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 800225e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002262:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0308 	and.w	r3, r3, #8
 800226c:	2b00      	cmp	r3, #0
 800226e:	d005      	beq.n	800227c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002270:	4b53      	ldr	r3, [pc, #332]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	4a52      	ldr	r2, [pc, #328]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002276:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800227a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800227c:	4b50      	ldr	r3, [pc, #320]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	494d      	ldr	r1, [pc, #308]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 800228a:	4313      	orrs	r3, r2
 800228c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	2b00      	cmp	r3, #0
 8002298:	d040      	beq.n	800231c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d107      	bne.n	80022b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a2:	4b47      	ldr	r3, [pc, #284]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d115      	bne.n	80022da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e07f      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d107      	bne.n	80022ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ba:	4b41      	ldr	r3, [pc, #260]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d109      	bne.n	80022da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e073      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ca:	4b3d      	ldr	r3, [pc, #244]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e06b      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022da:	4b39      	ldr	r3, [pc, #228]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f023 0203 	bic.w	r2, r3, #3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	4936      	ldr	r1, [pc, #216]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 80022e8:	4313      	orrs	r3, r2
 80022ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022ec:	f7fe fc62 	bl	8000bb4 <HAL_GetTick>
 80022f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022f2:	e00a      	b.n	800230a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f4:	f7fe fc5e 	bl	8000bb4 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002302:	4293      	cmp	r3, r2
 8002304:	d901      	bls.n	800230a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e053      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800230a:	4b2d      	ldr	r3, [pc, #180]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	f003 020c 	and.w	r2, r3, #12
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	429a      	cmp	r2, r3
 800231a:	d1eb      	bne.n	80022f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800231c:	4b27      	ldr	r3, [pc, #156]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0307 	and.w	r3, r3, #7
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	429a      	cmp	r2, r3
 8002328:	d210      	bcs.n	800234c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800232a:	4b24      	ldr	r3, [pc, #144]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f023 0207 	bic.w	r2, r3, #7
 8002332:	4922      	ldr	r1, [pc, #136]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	4313      	orrs	r3, r2
 8002338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800233a:	4b20      	ldr	r3, [pc, #128]	@ (80023bc <HAL_RCC_ClockConfig+0x1c0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	683a      	ldr	r2, [r7, #0]
 8002344:	429a      	cmp	r2, r3
 8002346:	d001      	beq.n	800234c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e032      	b.n	80023b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	d008      	beq.n	800236a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002358:	4b19      	ldr	r3, [pc, #100]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	4916      	ldr	r1, [pc, #88]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	4313      	orrs	r3, r2
 8002368:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	2b00      	cmp	r3, #0
 8002374:	d009      	beq.n	800238a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002376:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	691b      	ldr	r3, [r3, #16]
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	490e      	ldr	r1, [pc, #56]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002386:	4313      	orrs	r3, r2
 8002388:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800238a:	f000 f821 	bl	80023d0 <HAL_RCC_GetSysClockFreq>
 800238e:	4602      	mov	r2, r0
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	091b      	lsrs	r3, r3, #4
 8002396:	f003 030f 	and.w	r3, r3, #15
 800239a:	490a      	ldr	r1, [pc, #40]	@ (80023c4 <HAL_RCC_ClockConfig+0x1c8>)
 800239c:	5ccb      	ldrb	r3, [r1, r3]
 800239e:	fa22 f303 	lsr.w	r3, r2, r3
 80023a2:	4a09      	ldr	r2, [pc, #36]	@ (80023c8 <HAL_RCC_ClockConfig+0x1cc>)
 80023a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023a6:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <HAL_RCC_ClockConfig+0x1d0>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe fbc0 	bl	8000b30 <HAL_InitTick>

  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40022000 	.word	0x40022000
 80023c0:	40021000 	.word	0x40021000
 80023c4:	08003b20 	.word	0x08003b20
 80023c8:	20000008 	.word	0x20000008
 80023cc:	2000000c 	.word	0x2000000c

080023d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b087      	sub	sp, #28
 80023d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	2300      	movs	r3, #0
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	2300      	movs	r3, #0
 80023e0:	617b      	str	r3, [r7, #20]
 80023e2:	2300      	movs	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023ea:	4b1e      	ldr	r3, [pc, #120]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x94>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f003 030c 	and.w	r3, r3, #12
 80023f6:	2b04      	cmp	r3, #4
 80023f8:	d002      	beq.n	8002400 <HAL_RCC_GetSysClockFreq+0x30>
 80023fa:	2b08      	cmp	r3, #8
 80023fc:	d003      	beq.n	8002406 <HAL_RCC_GetSysClockFreq+0x36>
 80023fe:	e027      	b.n	8002450 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002400:	4b19      	ldr	r3, [pc, #100]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x98>)
 8002402:	613b      	str	r3, [r7, #16]
      break;
 8002404:	e027      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	0c9b      	lsrs	r3, r3, #18
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	4a17      	ldr	r2, [pc, #92]	@ (800246c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002410:	5cd3      	ldrb	r3, [r2, r3]
 8002412:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d010      	beq.n	8002440 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800241e:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x94>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	0c5b      	lsrs	r3, r3, #17
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	4a11      	ldr	r2, [pc, #68]	@ (8002470 <HAL_RCC_GetSysClockFreq+0xa0>)
 800242a:	5cd3      	ldrb	r3, [r2, r3]
 800242c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a0d      	ldr	r2, [pc, #52]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x98>)
 8002432:	fb03 f202 	mul.w	r2, r3, r2
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	fbb2 f3f3 	udiv	r3, r2, r3
 800243c:	617b      	str	r3, [r7, #20]
 800243e:	e004      	b.n	800244a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a0c      	ldr	r2, [pc, #48]	@ (8002474 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002444:	fb02 f303 	mul.w	r3, r2, r3
 8002448:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	613b      	str	r3, [r7, #16]
      break;
 800244e:	e002      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002450:	4b05      	ldr	r3, [pc, #20]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x98>)
 8002452:	613b      	str	r3, [r7, #16]
      break;
 8002454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002456:	693b      	ldr	r3, [r7, #16]
}
 8002458:	4618      	mov	r0, r3
 800245a:	371c      	adds	r7, #28
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	40021000 	.word	0x40021000
 8002468:	007a1200 	.word	0x007a1200
 800246c:	08003b38 	.word	0x08003b38
 8002470:	08003b48 	.word	0x08003b48
 8002474:	003d0900 	.word	0x003d0900

08002478 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800247c:	4b02      	ldr	r3, [pc, #8]	@ (8002488 <HAL_RCC_GetHCLKFreq+0x10>)
 800247e:	681b      	ldr	r3, [r3, #0]
}
 8002480:	4618      	mov	r0, r3
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	20000008 	.word	0x20000008

0800248c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002490:	f7ff fff2 	bl	8002478 <HAL_RCC_GetHCLKFreq>
 8002494:	4602      	mov	r2, r0
 8002496:	4b05      	ldr	r3, [pc, #20]	@ (80024ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	0a1b      	lsrs	r3, r3, #8
 800249c:	f003 0307 	and.w	r3, r3, #7
 80024a0:	4903      	ldr	r1, [pc, #12]	@ (80024b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80024a2:	5ccb      	ldrb	r3, [r1, r3]
 80024a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40021000 	.word	0x40021000
 80024b0:	08003b30 	.word	0x08003b30

080024b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024b8:	f7ff ffde 	bl	8002478 <HAL_RCC_GetHCLKFreq>
 80024bc:	4602      	mov	r2, r0
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	0adb      	lsrs	r3, r3, #11
 80024c4:	f003 0307 	and.w	r3, r3, #7
 80024c8:	4903      	ldr	r1, [pc, #12]	@ (80024d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024ca:	5ccb      	ldrb	r3, [r1, r3]
 80024cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	40021000 	.word	0x40021000
 80024d8:	08003b30 	.word	0x08003b30

080024dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002510 <RCC_Delay+0x34>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002514 <RCC_Delay+0x38>)
 80024ea:	fba2 2303 	umull	r2, r3, r2, r3
 80024ee:	0a5b      	lsrs	r3, r3, #9
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	fb02 f303 	mul.w	r3, r2, r3
 80024f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024f8:	bf00      	nop
  }
  while (Delay --);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1e5a      	subs	r2, r3, #1
 80024fe:	60fa      	str	r2, [r7, #12]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1f9      	bne.n	80024f8 <RCC_Delay+0x1c>
}
 8002504:	bf00      	nop
 8002506:	bf00      	nop
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	bc80      	pop	{r7}
 800250e:	4770      	bx	lr
 8002510:	20000008 	.word	0x20000008
 8002514:	10624dd3 	.word	0x10624dd3

08002518 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e042      	b.n	80025b0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d106      	bne.n	8002544 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7fe f990 	bl	8000864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2224      	movs	r2, #36	@ 0x24
 8002548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800255a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	f000 f971 	bl	8002844 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	691a      	ldr	r2, [r3, #16]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002570:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695a      	ldr	r2, [r3, #20]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002580:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002590:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2220      	movs	r2, #32
 80025a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ae:	2300      	movs	r3, #0
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3708      	adds	r7, #8
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b08a      	sub	sp, #40	@ 0x28
 80025bc:	af02      	add	r7, sp, #8
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	603b      	str	r3, [r7, #0]
 80025c4:	4613      	mov	r3, r2
 80025c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d175      	bne.n	80026c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <HAL_UART_Transmit+0x2c>
 80025de:	88fb      	ldrh	r3, [r7, #6]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e06e      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2221      	movs	r2, #33	@ 0x21
 80025f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025f6:	f7fe fadd 	bl	8000bb4 <HAL_GetTick>
 80025fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	88fa      	ldrh	r2, [r7, #6]
 8002600:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	88fa      	ldrh	r2, [r7, #6]
 8002606:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002610:	d108      	bne.n	8002624 <HAL_UART_Transmit+0x6c>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d104      	bne.n	8002624 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800261a:	2300      	movs	r3, #0
 800261c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	61bb      	str	r3, [r7, #24]
 8002622:	e003      	b.n	800262c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002628:	2300      	movs	r3, #0
 800262a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800262c:	e02e      	b.n	800268c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	2200      	movs	r2, #0
 8002636:	2180      	movs	r1, #128	@ 0x80
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f848 	bl	80026ce <UART_WaitOnFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e03a      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10b      	bne.n	800266e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002664:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	3302      	adds	r3, #2
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	e007      	b.n	800267e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	781a      	ldrb	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	3301      	adds	r3, #1
 800267c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002682:	b29b      	uxth	r3, r3
 8002684:	3b01      	subs	r3, #1
 8002686:	b29a      	uxth	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002690:	b29b      	uxth	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1cb      	bne.n	800262e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2200      	movs	r2, #0
 800269e:	2140      	movs	r1, #64	@ 0x40
 80026a0:	68f8      	ldr	r0, [r7, #12]
 80026a2:	f000 f814 	bl	80026ce <UART_WaitOnFlagUntilTimeout>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d005      	beq.n	80026b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2220      	movs	r2, #32
 80026b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e006      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026c0:	2300      	movs	r3, #0
 80026c2:	e000      	b.n	80026c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026c4:	2302      	movs	r3, #2
  }
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3720      	adds	r7, #32
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b086      	sub	sp, #24
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	603b      	str	r3, [r7, #0]
 80026da:	4613      	mov	r3, r2
 80026dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026de:	e03b      	b.n	8002758 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026e0:	6a3b      	ldr	r3, [r7, #32]
 80026e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e6:	d037      	beq.n	8002758 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026e8:	f7fe fa64 	bl	8000bb4 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	6a3a      	ldr	r2, [r7, #32]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d302      	bcc.n	80026fe <UART_WaitOnFlagUntilTimeout+0x30>
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e03a      	b.n	8002778 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b00      	cmp	r3, #0
 800270e:	d023      	beq.n	8002758 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	2b80      	cmp	r3, #128	@ 0x80
 8002714:	d020      	beq.n	8002758 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	2b40      	cmp	r3, #64	@ 0x40
 800271a:	d01d      	beq.n	8002758 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0308 	and.w	r3, r3, #8
 8002726:	2b08      	cmp	r3, #8
 8002728:	d116      	bne.n	8002758 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	617b      	str	r3, [r7, #20]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f000 f81d 	bl	8002780 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2208      	movs	r2, #8
 800274a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e00f      	b.n	8002778 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	4013      	ands	r3, r2
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	429a      	cmp	r2, r3
 8002766:	bf0c      	ite	eq
 8002768:	2301      	moveq	r3, #1
 800276a:	2300      	movne	r3, #0
 800276c:	b2db      	uxtb	r3, r3
 800276e:	461a      	mov	r2, r3
 8002770:	79fb      	ldrb	r3, [r7, #7]
 8002772:	429a      	cmp	r2, r3
 8002774:	d0b4      	beq.n	80026e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002780:	b480      	push	{r7}
 8002782:	b095      	sub	sp, #84	@ 0x54
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	330c      	adds	r3, #12
 800278e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002792:	e853 3f00 	ldrex	r3, [r3]
 8002796:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800279a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800279e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	330c      	adds	r3, #12
 80027a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80027a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80027aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80027ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80027b0:	e841 2300 	strex	r3, r2, [r1]
 80027b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80027b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1e5      	bne.n	8002788 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3314      	adds	r3, #20
 80027c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c4:	6a3b      	ldr	r3, [r7, #32]
 80027c6:	e853 3f00 	ldrex	r3, [r3]
 80027ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f023 0301 	bic.w	r3, r3, #1
 80027d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	3314      	adds	r3, #20
 80027da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80027dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027e4:	e841 2300 	strex	r3, r2, [r1]
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80027ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1e5      	bne.n	80027bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d119      	bne.n	800282c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	330c      	adds	r3, #12
 80027fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	e853 3f00 	ldrex	r3, [r3]
 8002806:	60bb      	str	r3, [r7, #8]
   return(result);
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	f023 0310 	bic.w	r3, r3, #16
 800280e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	330c      	adds	r3, #12
 8002816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002818:	61ba      	str	r2, [r7, #24]
 800281a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800281c:	6979      	ldr	r1, [r7, #20]
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	e841 2300 	strex	r3, r2, [r1]
 8002824:	613b      	str	r3, [r7, #16]
   return(result);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1e5      	bne.n	80027f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2220      	movs	r2, #32
 8002830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2200      	movs	r2, #0
 8002838:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800283a:	bf00      	nop
 800283c:	3754      	adds	r7, #84	@ 0x54
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	431a      	orrs	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	695b      	ldr	r3, [r3, #20]
 8002870:	4313      	orrs	r3, r2
 8002872:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800287e:	f023 030c 	bic.w	r3, r3, #12
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	68b9      	ldr	r1, [r7, #8]
 8002888:	430b      	orrs	r3, r1
 800288a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	699a      	ldr	r2, [r3, #24]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	430a      	orrs	r2, r1
 80028a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a2c      	ldr	r2, [pc, #176]	@ (8002958 <UART_SetConfig+0x114>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d103      	bne.n	80028b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80028ac:	f7ff fe02 	bl	80024b4 <HAL_RCC_GetPCLK2Freq>
 80028b0:	60f8      	str	r0, [r7, #12]
 80028b2:	e002      	b.n	80028ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80028b4:	f7ff fdea 	bl	800248c <HAL_RCC_GetPCLK1Freq>
 80028b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	4613      	mov	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	009a      	lsls	r2, r3, #2
 80028c4:	441a      	add	r2, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d0:	4a22      	ldr	r2, [pc, #136]	@ (800295c <UART_SetConfig+0x118>)
 80028d2:	fba2 2303 	umull	r2, r3, r2, r3
 80028d6:	095b      	lsrs	r3, r3, #5
 80028d8:	0119      	lsls	r1, r3, #4
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	4613      	mov	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	009a      	lsls	r2, r3, #2
 80028e4:	441a      	add	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80028f0:	4b1a      	ldr	r3, [pc, #104]	@ (800295c <UART_SetConfig+0x118>)
 80028f2:	fba3 0302 	umull	r0, r3, r3, r2
 80028f6:	095b      	lsrs	r3, r3, #5
 80028f8:	2064      	movs	r0, #100	@ 0x64
 80028fa:	fb00 f303 	mul.w	r3, r0, r3
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	011b      	lsls	r3, r3, #4
 8002902:	3332      	adds	r3, #50	@ 0x32
 8002904:	4a15      	ldr	r2, [pc, #84]	@ (800295c <UART_SetConfig+0x118>)
 8002906:	fba2 2303 	umull	r2, r3, r2, r3
 800290a:	095b      	lsrs	r3, r3, #5
 800290c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002910:	4419      	add	r1, r3
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	4613      	mov	r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	4413      	add	r3, r2
 800291a:	009a      	lsls	r2, r3, #2
 800291c:	441a      	add	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	009b      	lsls	r3, r3, #2
 8002924:	fbb2 f2f3 	udiv	r2, r2, r3
 8002928:	4b0c      	ldr	r3, [pc, #48]	@ (800295c <UART_SetConfig+0x118>)
 800292a:	fba3 0302 	umull	r0, r3, r3, r2
 800292e:	095b      	lsrs	r3, r3, #5
 8002930:	2064      	movs	r0, #100	@ 0x64
 8002932:	fb00 f303 	mul.w	r3, r0, r3
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	3332      	adds	r3, #50	@ 0x32
 800293c:	4a07      	ldr	r2, [pc, #28]	@ (800295c <UART_SetConfig+0x118>)
 800293e:	fba2 2303 	umull	r2, r3, r2, r3
 8002942:	095b      	lsrs	r3, r3, #5
 8002944:	f003 020f 	and.w	r2, r3, #15
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	440a      	add	r2, r1
 800294e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002950:	bf00      	nop
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40013800 	.word	0x40013800
 800295c:	51eb851f 	.word	0x51eb851f

08002960 <std>:
 8002960:	2300      	movs	r3, #0
 8002962:	b510      	push	{r4, lr}
 8002964:	4604      	mov	r4, r0
 8002966:	e9c0 3300 	strd	r3, r3, [r0]
 800296a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800296e:	6083      	str	r3, [r0, #8]
 8002970:	8181      	strh	r1, [r0, #12]
 8002972:	6643      	str	r3, [r0, #100]	@ 0x64
 8002974:	81c2      	strh	r2, [r0, #14]
 8002976:	6183      	str	r3, [r0, #24]
 8002978:	4619      	mov	r1, r3
 800297a:	2208      	movs	r2, #8
 800297c:	305c      	adds	r0, #92	@ 0x5c
 800297e:	f000 f9f9 	bl	8002d74 <memset>
 8002982:	4b0d      	ldr	r3, [pc, #52]	@ (80029b8 <std+0x58>)
 8002984:	6224      	str	r4, [r4, #32]
 8002986:	6263      	str	r3, [r4, #36]	@ 0x24
 8002988:	4b0c      	ldr	r3, [pc, #48]	@ (80029bc <std+0x5c>)
 800298a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <std+0x60>)
 800298e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002990:	4b0c      	ldr	r3, [pc, #48]	@ (80029c4 <std+0x64>)
 8002992:	6323      	str	r3, [r4, #48]	@ 0x30
 8002994:	4b0c      	ldr	r3, [pc, #48]	@ (80029c8 <std+0x68>)
 8002996:	429c      	cmp	r4, r3
 8002998:	d006      	beq.n	80029a8 <std+0x48>
 800299a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800299e:	4294      	cmp	r4, r2
 80029a0:	d002      	beq.n	80029a8 <std+0x48>
 80029a2:	33d0      	adds	r3, #208	@ 0xd0
 80029a4:	429c      	cmp	r4, r3
 80029a6:	d105      	bne.n	80029b4 <std+0x54>
 80029a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80029ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029b0:	f000 ba58 	b.w	8002e64 <__retarget_lock_init_recursive>
 80029b4:	bd10      	pop	{r4, pc}
 80029b6:	bf00      	nop
 80029b8:	08002bc5 	.word	0x08002bc5
 80029bc:	08002be7 	.word	0x08002be7
 80029c0:	08002c1f 	.word	0x08002c1f
 80029c4:	08002c43 	.word	0x08002c43
 80029c8:	20000144 	.word	0x20000144

080029cc <stdio_exit_handler>:
 80029cc:	4a02      	ldr	r2, [pc, #8]	@ (80029d8 <stdio_exit_handler+0xc>)
 80029ce:	4903      	ldr	r1, [pc, #12]	@ (80029dc <stdio_exit_handler+0x10>)
 80029d0:	4803      	ldr	r0, [pc, #12]	@ (80029e0 <stdio_exit_handler+0x14>)
 80029d2:	f000 b869 	b.w	8002aa8 <_fwalk_sglue>
 80029d6:	bf00      	nop
 80029d8:	20000014 	.word	0x20000014
 80029dc:	080036f9 	.word	0x080036f9
 80029e0:	20000024 	.word	0x20000024

080029e4 <cleanup_stdio>:
 80029e4:	6841      	ldr	r1, [r0, #4]
 80029e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002a18 <cleanup_stdio+0x34>)
 80029e8:	b510      	push	{r4, lr}
 80029ea:	4299      	cmp	r1, r3
 80029ec:	4604      	mov	r4, r0
 80029ee:	d001      	beq.n	80029f4 <cleanup_stdio+0x10>
 80029f0:	f000 fe82 	bl	80036f8 <_fflush_r>
 80029f4:	68a1      	ldr	r1, [r4, #8]
 80029f6:	4b09      	ldr	r3, [pc, #36]	@ (8002a1c <cleanup_stdio+0x38>)
 80029f8:	4299      	cmp	r1, r3
 80029fa:	d002      	beq.n	8002a02 <cleanup_stdio+0x1e>
 80029fc:	4620      	mov	r0, r4
 80029fe:	f000 fe7b 	bl	80036f8 <_fflush_r>
 8002a02:	68e1      	ldr	r1, [r4, #12]
 8002a04:	4b06      	ldr	r3, [pc, #24]	@ (8002a20 <cleanup_stdio+0x3c>)
 8002a06:	4299      	cmp	r1, r3
 8002a08:	d004      	beq.n	8002a14 <cleanup_stdio+0x30>
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a10:	f000 be72 	b.w	80036f8 <_fflush_r>
 8002a14:	bd10      	pop	{r4, pc}
 8002a16:	bf00      	nop
 8002a18:	20000144 	.word	0x20000144
 8002a1c:	200001ac 	.word	0x200001ac
 8002a20:	20000214 	.word	0x20000214

08002a24 <global_stdio_init.part.0>:
 8002a24:	b510      	push	{r4, lr}
 8002a26:	4b0b      	ldr	r3, [pc, #44]	@ (8002a54 <global_stdio_init.part.0+0x30>)
 8002a28:	4c0b      	ldr	r4, [pc, #44]	@ (8002a58 <global_stdio_init.part.0+0x34>)
 8002a2a:	4a0c      	ldr	r2, [pc, #48]	@ (8002a5c <global_stdio_init.part.0+0x38>)
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	2104      	movs	r1, #4
 8002a32:	2200      	movs	r2, #0
 8002a34:	f7ff ff94 	bl	8002960 <std>
 8002a38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	2109      	movs	r1, #9
 8002a40:	f7ff ff8e 	bl	8002960 <std>
 8002a44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002a48:	2202      	movs	r2, #2
 8002a4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a4e:	2112      	movs	r1, #18
 8002a50:	f7ff bf86 	b.w	8002960 <std>
 8002a54:	2000027c 	.word	0x2000027c
 8002a58:	20000144 	.word	0x20000144
 8002a5c:	080029cd 	.word	0x080029cd

08002a60 <__sfp_lock_acquire>:
 8002a60:	4801      	ldr	r0, [pc, #4]	@ (8002a68 <__sfp_lock_acquire+0x8>)
 8002a62:	f000 ba00 	b.w	8002e66 <__retarget_lock_acquire_recursive>
 8002a66:	bf00      	nop
 8002a68:	20000285 	.word	0x20000285

08002a6c <__sfp_lock_release>:
 8002a6c:	4801      	ldr	r0, [pc, #4]	@ (8002a74 <__sfp_lock_release+0x8>)
 8002a6e:	f000 b9fb 	b.w	8002e68 <__retarget_lock_release_recursive>
 8002a72:	bf00      	nop
 8002a74:	20000285 	.word	0x20000285

08002a78 <__sinit>:
 8002a78:	b510      	push	{r4, lr}
 8002a7a:	4604      	mov	r4, r0
 8002a7c:	f7ff fff0 	bl	8002a60 <__sfp_lock_acquire>
 8002a80:	6a23      	ldr	r3, [r4, #32]
 8002a82:	b11b      	cbz	r3, 8002a8c <__sinit+0x14>
 8002a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a88:	f7ff bff0 	b.w	8002a6c <__sfp_lock_release>
 8002a8c:	4b04      	ldr	r3, [pc, #16]	@ (8002aa0 <__sinit+0x28>)
 8002a8e:	6223      	str	r3, [r4, #32]
 8002a90:	4b04      	ldr	r3, [pc, #16]	@ (8002aa4 <__sinit+0x2c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1f5      	bne.n	8002a84 <__sinit+0xc>
 8002a98:	f7ff ffc4 	bl	8002a24 <global_stdio_init.part.0>
 8002a9c:	e7f2      	b.n	8002a84 <__sinit+0xc>
 8002a9e:	bf00      	nop
 8002aa0:	080029e5 	.word	0x080029e5
 8002aa4:	2000027c 	.word	0x2000027c

08002aa8 <_fwalk_sglue>:
 8002aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002aac:	4607      	mov	r7, r0
 8002aae:	4688      	mov	r8, r1
 8002ab0:	4614      	mov	r4, r2
 8002ab2:	2600      	movs	r6, #0
 8002ab4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ab8:	f1b9 0901 	subs.w	r9, r9, #1
 8002abc:	d505      	bpl.n	8002aca <_fwalk_sglue+0x22>
 8002abe:	6824      	ldr	r4, [r4, #0]
 8002ac0:	2c00      	cmp	r4, #0
 8002ac2:	d1f7      	bne.n	8002ab4 <_fwalk_sglue+0xc>
 8002ac4:	4630      	mov	r0, r6
 8002ac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002aca:	89ab      	ldrh	r3, [r5, #12]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d907      	bls.n	8002ae0 <_fwalk_sglue+0x38>
 8002ad0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	d003      	beq.n	8002ae0 <_fwalk_sglue+0x38>
 8002ad8:	4629      	mov	r1, r5
 8002ada:	4638      	mov	r0, r7
 8002adc:	47c0      	blx	r8
 8002ade:	4306      	orrs	r6, r0
 8002ae0:	3568      	adds	r5, #104	@ 0x68
 8002ae2:	e7e9      	b.n	8002ab8 <_fwalk_sglue+0x10>

08002ae4 <iprintf>:
 8002ae4:	b40f      	push	{r0, r1, r2, r3}
 8002ae6:	b507      	push	{r0, r1, r2, lr}
 8002ae8:	4906      	ldr	r1, [pc, #24]	@ (8002b04 <iprintf+0x20>)
 8002aea:	ab04      	add	r3, sp, #16
 8002aec:	6808      	ldr	r0, [r1, #0]
 8002aee:	f853 2b04 	ldr.w	r2, [r3], #4
 8002af2:	6881      	ldr	r1, [r0, #8]
 8002af4:	9301      	str	r3, [sp, #4]
 8002af6:	f000 fad7 	bl	80030a8 <_vfiprintf_r>
 8002afa:	b003      	add	sp, #12
 8002afc:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b00:	b004      	add	sp, #16
 8002b02:	4770      	bx	lr
 8002b04:	20000020 	.word	0x20000020

08002b08 <_puts_r>:
 8002b08:	6a03      	ldr	r3, [r0, #32]
 8002b0a:	b570      	push	{r4, r5, r6, lr}
 8002b0c:	4605      	mov	r5, r0
 8002b0e:	460e      	mov	r6, r1
 8002b10:	6884      	ldr	r4, [r0, #8]
 8002b12:	b90b      	cbnz	r3, 8002b18 <_puts_r+0x10>
 8002b14:	f7ff ffb0 	bl	8002a78 <__sinit>
 8002b18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002b1a:	07db      	lsls	r3, r3, #31
 8002b1c:	d405      	bmi.n	8002b2a <_puts_r+0x22>
 8002b1e:	89a3      	ldrh	r3, [r4, #12]
 8002b20:	0598      	lsls	r0, r3, #22
 8002b22:	d402      	bmi.n	8002b2a <_puts_r+0x22>
 8002b24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b26:	f000 f99e 	bl	8002e66 <__retarget_lock_acquire_recursive>
 8002b2a:	89a3      	ldrh	r3, [r4, #12]
 8002b2c:	0719      	lsls	r1, r3, #28
 8002b2e:	d502      	bpl.n	8002b36 <_puts_r+0x2e>
 8002b30:	6923      	ldr	r3, [r4, #16]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d135      	bne.n	8002ba2 <_puts_r+0x9a>
 8002b36:	4621      	mov	r1, r4
 8002b38:	4628      	mov	r0, r5
 8002b3a:	f000 f8c5 	bl	8002cc8 <__swsetup_r>
 8002b3e:	b380      	cbz	r0, 8002ba2 <_puts_r+0x9a>
 8002b40:	f04f 35ff 	mov.w	r5, #4294967295
 8002b44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002b46:	07da      	lsls	r2, r3, #31
 8002b48:	d405      	bmi.n	8002b56 <_puts_r+0x4e>
 8002b4a:	89a3      	ldrh	r3, [r4, #12]
 8002b4c:	059b      	lsls	r3, r3, #22
 8002b4e:	d402      	bmi.n	8002b56 <_puts_r+0x4e>
 8002b50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002b52:	f000 f989 	bl	8002e68 <__retarget_lock_release_recursive>
 8002b56:	4628      	mov	r0, r5
 8002b58:	bd70      	pop	{r4, r5, r6, pc}
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	da04      	bge.n	8002b68 <_puts_r+0x60>
 8002b5e:	69a2      	ldr	r2, [r4, #24]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	dc17      	bgt.n	8002b94 <_puts_r+0x8c>
 8002b64:	290a      	cmp	r1, #10
 8002b66:	d015      	beq.n	8002b94 <_puts_r+0x8c>
 8002b68:	6823      	ldr	r3, [r4, #0]
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	6022      	str	r2, [r4, #0]
 8002b6e:	7019      	strb	r1, [r3, #0]
 8002b70:	68a3      	ldr	r3, [r4, #8]
 8002b72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002b76:	3b01      	subs	r3, #1
 8002b78:	60a3      	str	r3, [r4, #8]
 8002b7a:	2900      	cmp	r1, #0
 8002b7c:	d1ed      	bne.n	8002b5a <_puts_r+0x52>
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	da11      	bge.n	8002ba6 <_puts_r+0x9e>
 8002b82:	4622      	mov	r2, r4
 8002b84:	210a      	movs	r1, #10
 8002b86:	4628      	mov	r0, r5
 8002b88:	f000 f85f 	bl	8002c4a <__swbuf_r>
 8002b8c:	3001      	adds	r0, #1
 8002b8e:	d0d7      	beq.n	8002b40 <_puts_r+0x38>
 8002b90:	250a      	movs	r5, #10
 8002b92:	e7d7      	b.n	8002b44 <_puts_r+0x3c>
 8002b94:	4622      	mov	r2, r4
 8002b96:	4628      	mov	r0, r5
 8002b98:	f000 f857 	bl	8002c4a <__swbuf_r>
 8002b9c:	3001      	adds	r0, #1
 8002b9e:	d1e7      	bne.n	8002b70 <_puts_r+0x68>
 8002ba0:	e7ce      	b.n	8002b40 <_puts_r+0x38>
 8002ba2:	3e01      	subs	r6, #1
 8002ba4:	e7e4      	b.n	8002b70 <_puts_r+0x68>
 8002ba6:	6823      	ldr	r3, [r4, #0]
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	6022      	str	r2, [r4, #0]
 8002bac:	220a      	movs	r2, #10
 8002bae:	701a      	strb	r2, [r3, #0]
 8002bb0:	e7ee      	b.n	8002b90 <_puts_r+0x88>
	...

08002bb4 <puts>:
 8002bb4:	4b02      	ldr	r3, [pc, #8]	@ (8002bc0 <puts+0xc>)
 8002bb6:	4601      	mov	r1, r0
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	f7ff bfa5 	b.w	8002b08 <_puts_r>
 8002bbe:	bf00      	nop
 8002bc0:	20000020 	.word	0x20000020

08002bc4 <__sread>:
 8002bc4:	b510      	push	{r4, lr}
 8002bc6:	460c      	mov	r4, r1
 8002bc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bcc:	f000 f8fc 	bl	8002dc8 <_read_r>
 8002bd0:	2800      	cmp	r0, #0
 8002bd2:	bfab      	itete	ge
 8002bd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002bd6:	89a3      	ldrhlt	r3, [r4, #12]
 8002bd8:	181b      	addge	r3, r3, r0
 8002bda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002bde:	bfac      	ite	ge
 8002be0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002be2:	81a3      	strhlt	r3, [r4, #12]
 8002be4:	bd10      	pop	{r4, pc}

08002be6 <__swrite>:
 8002be6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bea:	461f      	mov	r7, r3
 8002bec:	898b      	ldrh	r3, [r1, #12]
 8002bee:	4605      	mov	r5, r0
 8002bf0:	05db      	lsls	r3, r3, #23
 8002bf2:	460c      	mov	r4, r1
 8002bf4:	4616      	mov	r6, r2
 8002bf6:	d505      	bpl.n	8002c04 <__swrite+0x1e>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c00:	f000 f8d0 	bl	8002da4 <_lseek_r>
 8002c04:	89a3      	ldrh	r3, [r4, #12]
 8002c06:	4632      	mov	r2, r6
 8002c08:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c0c:	81a3      	strh	r3, [r4, #12]
 8002c0e:	4628      	mov	r0, r5
 8002c10:	463b      	mov	r3, r7
 8002c12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c1a:	f000 b8e7 	b.w	8002dec <_write_r>

08002c1e <__sseek>:
 8002c1e:	b510      	push	{r4, lr}
 8002c20:	460c      	mov	r4, r1
 8002c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c26:	f000 f8bd 	bl	8002da4 <_lseek_r>
 8002c2a:	1c43      	adds	r3, r0, #1
 8002c2c:	89a3      	ldrh	r3, [r4, #12]
 8002c2e:	bf15      	itete	ne
 8002c30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002c32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002c36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002c3a:	81a3      	strheq	r3, [r4, #12]
 8002c3c:	bf18      	it	ne
 8002c3e:	81a3      	strhne	r3, [r4, #12]
 8002c40:	bd10      	pop	{r4, pc}

08002c42 <__sclose>:
 8002c42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c46:	f000 b89d 	b.w	8002d84 <_close_r>

08002c4a <__swbuf_r>:
 8002c4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c4c:	460e      	mov	r6, r1
 8002c4e:	4614      	mov	r4, r2
 8002c50:	4605      	mov	r5, r0
 8002c52:	b118      	cbz	r0, 8002c5c <__swbuf_r+0x12>
 8002c54:	6a03      	ldr	r3, [r0, #32]
 8002c56:	b90b      	cbnz	r3, 8002c5c <__swbuf_r+0x12>
 8002c58:	f7ff ff0e 	bl	8002a78 <__sinit>
 8002c5c:	69a3      	ldr	r3, [r4, #24]
 8002c5e:	60a3      	str	r3, [r4, #8]
 8002c60:	89a3      	ldrh	r3, [r4, #12]
 8002c62:	071a      	lsls	r2, r3, #28
 8002c64:	d501      	bpl.n	8002c6a <__swbuf_r+0x20>
 8002c66:	6923      	ldr	r3, [r4, #16]
 8002c68:	b943      	cbnz	r3, 8002c7c <__swbuf_r+0x32>
 8002c6a:	4621      	mov	r1, r4
 8002c6c:	4628      	mov	r0, r5
 8002c6e:	f000 f82b 	bl	8002cc8 <__swsetup_r>
 8002c72:	b118      	cbz	r0, 8002c7c <__swbuf_r+0x32>
 8002c74:	f04f 37ff 	mov.w	r7, #4294967295
 8002c78:	4638      	mov	r0, r7
 8002c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	6922      	ldr	r2, [r4, #16]
 8002c80:	b2f6      	uxtb	r6, r6
 8002c82:	1a98      	subs	r0, r3, r2
 8002c84:	6963      	ldr	r3, [r4, #20]
 8002c86:	4637      	mov	r7, r6
 8002c88:	4283      	cmp	r3, r0
 8002c8a:	dc05      	bgt.n	8002c98 <__swbuf_r+0x4e>
 8002c8c:	4621      	mov	r1, r4
 8002c8e:	4628      	mov	r0, r5
 8002c90:	f000 fd32 	bl	80036f8 <_fflush_r>
 8002c94:	2800      	cmp	r0, #0
 8002c96:	d1ed      	bne.n	8002c74 <__swbuf_r+0x2a>
 8002c98:	68a3      	ldr	r3, [r4, #8]
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	60a3      	str	r3, [r4, #8]
 8002c9e:	6823      	ldr	r3, [r4, #0]
 8002ca0:	1c5a      	adds	r2, r3, #1
 8002ca2:	6022      	str	r2, [r4, #0]
 8002ca4:	701e      	strb	r6, [r3, #0]
 8002ca6:	6962      	ldr	r2, [r4, #20]
 8002ca8:	1c43      	adds	r3, r0, #1
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d004      	beq.n	8002cb8 <__swbuf_r+0x6e>
 8002cae:	89a3      	ldrh	r3, [r4, #12]
 8002cb0:	07db      	lsls	r3, r3, #31
 8002cb2:	d5e1      	bpl.n	8002c78 <__swbuf_r+0x2e>
 8002cb4:	2e0a      	cmp	r6, #10
 8002cb6:	d1df      	bne.n	8002c78 <__swbuf_r+0x2e>
 8002cb8:	4621      	mov	r1, r4
 8002cba:	4628      	mov	r0, r5
 8002cbc:	f000 fd1c 	bl	80036f8 <_fflush_r>
 8002cc0:	2800      	cmp	r0, #0
 8002cc2:	d0d9      	beq.n	8002c78 <__swbuf_r+0x2e>
 8002cc4:	e7d6      	b.n	8002c74 <__swbuf_r+0x2a>
	...

08002cc8 <__swsetup_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	4b29      	ldr	r3, [pc, #164]	@ (8002d70 <__swsetup_r+0xa8>)
 8002ccc:	4605      	mov	r5, r0
 8002cce:	6818      	ldr	r0, [r3, #0]
 8002cd0:	460c      	mov	r4, r1
 8002cd2:	b118      	cbz	r0, 8002cdc <__swsetup_r+0x14>
 8002cd4:	6a03      	ldr	r3, [r0, #32]
 8002cd6:	b90b      	cbnz	r3, 8002cdc <__swsetup_r+0x14>
 8002cd8:	f7ff fece 	bl	8002a78 <__sinit>
 8002cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ce0:	0719      	lsls	r1, r3, #28
 8002ce2:	d422      	bmi.n	8002d2a <__swsetup_r+0x62>
 8002ce4:	06da      	lsls	r2, r3, #27
 8002ce6:	d407      	bmi.n	8002cf8 <__swsetup_r+0x30>
 8002ce8:	2209      	movs	r2, #9
 8002cea:	602a      	str	r2, [r5, #0]
 8002cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cf4:	81a3      	strh	r3, [r4, #12]
 8002cf6:	e033      	b.n	8002d60 <__swsetup_r+0x98>
 8002cf8:	0758      	lsls	r0, r3, #29
 8002cfa:	d512      	bpl.n	8002d22 <__swsetup_r+0x5a>
 8002cfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002cfe:	b141      	cbz	r1, 8002d12 <__swsetup_r+0x4a>
 8002d00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d04:	4299      	cmp	r1, r3
 8002d06:	d002      	beq.n	8002d0e <__swsetup_r+0x46>
 8002d08:	4628      	mov	r0, r5
 8002d0a:	f000 f8af 	bl	8002e6c <_free_r>
 8002d0e:	2300      	movs	r3, #0
 8002d10:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d12:	89a3      	ldrh	r3, [r4, #12]
 8002d14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002d18:	81a3      	strh	r3, [r4, #12]
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	6063      	str	r3, [r4, #4]
 8002d1e:	6923      	ldr	r3, [r4, #16]
 8002d20:	6023      	str	r3, [r4, #0]
 8002d22:	89a3      	ldrh	r3, [r4, #12]
 8002d24:	f043 0308 	orr.w	r3, r3, #8
 8002d28:	81a3      	strh	r3, [r4, #12]
 8002d2a:	6923      	ldr	r3, [r4, #16]
 8002d2c:	b94b      	cbnz	r3, 8002d42 <__swsetup_r+0x7a>
 8002d2e:	89a3      	ldrh	r3, [r4, #12]
 8002d30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002d34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d38:	d003      	beq.n	8002d42 <__swsetup_r+0x7a>
 8002d3a:	4621      	mov	r1, r4
 8002d3c:	4628      	mov	r0, r5
 8002d3e:	f000 fd28 	bl	8003792 <__smakebuf_r>
 8002d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002d46:	f013 0201 	ands.w	r2, r3, #1
 8002d4a:	d00a      	beq.n	8002d62 <__swsetup_r+0x9a>
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	60a2      	str	r2, [r4, #8]
 8002d50:	6962      	ldr	r2, [r4, #20]
 8002d52:	4252      	negs	r2, r2
 8002d54:	61a2      	str	r2, [r4, #24]
 8002d56:	6922      	ldr	r2, [r4, #16]
 8002d58:	b942      	cbnz	r2, 8002d6c <__swsetup_r+0xa4>
 8002d5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002d5e:	d1c5      	bne.n	8002cec <__swsetup_r+0x24>
 8002d60:	bd38      	pop	{r3, r4, r5, pc}
 8002d62:	0799      	lsls	r1, r3, #30
 8002d64:	bf58      	it	pl
 8002d66:	6962      	ldrpl	r2, [r4, #20]
 8002d68:	60a2      	str	r2, [r4, #8]
 8002d6a:	e7f4      	b.n	8002d56 <__swsetup_r+0x8e>
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	e7f7      	b.n	8002d60 <__swsetup_r+0x98>
 8002d70:	20000020 	.word	0x20000020

08002d74 <memset>:
 8002d74:	4603      	mov	r3, r0
 8002d76:	4402      	add	r2, r0
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d100      	bne.n	8002d7e <memset+0xa>
 8002d7c:	4770      	bx	lr
 8002d7e:	f803 1b01 	strb.w	r1, [r3], #1
 8002d82:	e7f9      	b.n	8002d78 <memset+0x4>

08002d84 <_close_r>:
 8002d84:	b538      	push	{r3, r4, r5, lr}
 8002d86:	2300      	movs	r3, #0
 8002d88:	4d05      	ldr	r5, [pc, #20]	@ (8002da0 <_close_r+0x1c>)
 8002d8a:	4604      	mov	r4, r0
 8002d8c:	4608      	mov	r0, r1
 8002d8e:	602b      	str	r3, [r5, #0]
 8002d90:	f7fd fe25 	bl	80009de <_close>
 8002d94:	1c43      	adds	r3, r0, #1
 8002d96:	d102      	bne.n	8002d9e <_close_r+0x1a>
 8002d98:	682b      	ldr	r3, [r5, #0]
 8002d9a:	b103      	cbz	r3, 8002d9e <_close_r+0x1a>
 8002d9c:	6023      	str	r3, [r4, #0]
 8002d9e:	bd38      	pop	{r3, r4, r5, pc}
 8002da0:	20000280 	.word	0x20000280

08002da4 <_lseek_r>:
 8002da4:	b538      	push	{r3, r4, r5, lr}
 8002da6:	4604      	mov	r4, r0
 8002da8:	4608      	mov	r0, r1
 8002daa:	4611      	mov	r1, r2
 8002dac:	2200      	movs	r2, #0
 8002dae:	4d05      	ldr	r5, [pc, #20]	@ (8002dc4 <_lseek_r+0x20>)
 8002db0:	602a      	str	r2, [r5, #0]
 8002db2:	461a      	mov	r2, r3
 8002db4:	f7fd fe37 	bl	8000a26 <_lseek>
 8002db8:	1c43      	adds	r3, r0, #1
 8002dba:	d102      	bne.n	8002dc2 <_lseek_r+0x1e>
 8002dbc:	682b      	ldr	r3, [r5, #0]
 8002dbe:	b103      	cbz	r3, 8002dc2 <_lseek_r+0x1e>
 8002dc0:	6023      	str	r3, [r4, #0]
 8002dc2:	bd38      	pop	{r3, r4, r5, pc}
 8002dc4:	20000280 	.word	0x20000280

08002dc8 <_read_r>:
 8002dc8:	b538      	push	{r3, r4, r5, lr}
 8002dca:	4604      	mov	r4, r0
 8002dcc:	4608      	mov	r0, r1
 8002dce:	4611      	mov	r1, r2
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	4d05      	ldr	r5, [pc, #20]	@ (8002de8 <_read_r+0x20>)
 8002dd4:	602a      	str	r2, [r5, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f7fd fde4 	bl	80009a4 <_read>
 8002ddc:	1c43      	adds	r3, r0, #1
 8002dde:	d102      	bne.n	8002de6 <_read_r+0x1e>
 8002de0:	682b      	ldr	r3, [r5, #0]
 8002de2:	b103      	cbz	r3, 8002de6 <_read_r+0x1e>
 8002de4:	6023      	str	r3, [r4, #0]
 8002de6:	bd38      	pop	{r3, r4, r5, pc}
 8002de8:	20000280 	.word	0x20000280

08002dec <_write_r>:
 8002dec:	b538      	push	{r3, r4, r5, lr}
 8002dee:	4604      	mov	r4, r0
 8002df0:	4608      	mov	r0, r1
 8002df2:	4611      	mov	r1, r2
 8002df4:	2200      	movs	r2, #0
 8002df6:	4d05      	ldr	r5, [pc, #20]	@ (8002e0c <_write_r+0x20>)
 8002df8:	602a      	str	r2, [r5, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	f7fd f9a6 	bl	800014c <_write>
 8002e00:	1c43      	adds	r3, r0, #1
 8002e02:	d102      	bne.n	8002e0a <_write_r+0x1e>
 8002e04:	682b      	ldr	r3, [r5, #0]
 8002e06:	b103      	cbz	r3, 8002e0a <_write_r+0x1e>
 8002e08:	6023      	str	r3, [r4, #0]
 8002e0a:	bd38      	pop	{r3, r4, r5, pc}
 8002e0c:	20000280 	.word	0x20000280

08002e10 <__errno>:
 8002e10:	4b01      	ldr	r3, [pc, #4]	@ (8002e18 <__errno+0x8>)
 8002e12:	6818      	ldr	r0, [r3, #0]
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	20000020 	.word	0x20000020

08002e1c <__libc_init_array>:
 8002e1c:	b570      	push	{r4, r5, r6, lr}
 8002e1e:	2600      	movs	r6, #0
 8002e20:	4d0c      	ldr	r5, [pc, #48]	@ (8002e54 <__libc_init_array+0x38>)
 8002e22:	4c0d      	ldr	r4, [pc, #52]	@ (8002e58 <__libc_init_array+0x3c>)
 8002e24:	1b64      	subs	r4, r4, r5
 8002e26:	10a4      	asrs	r4, r4, #2
 8002e28:	42a6      	cmp	r6, r4
 8002e2a:	d109      	bne.n	8002e40 <__libc_init_array+0x24>
 8002e2c:	f000 fd2e 	bl	800388c <_init>
 8002e30:	2600      	movs	r6, #0
 8002e32:	4d0a      	ldr	r5, [pc, #40]	@ (8002e5c <__libc_init_array+0x40>)
 8002e34:	4c0a      	ldr	r4, [pc, #40]	@ (8002e60 <__libc_init_array+0x44>)
 8002e36:	1b64      	subs	r4, r4, r5
 8002e38:	10a4      	asrs	r4, r4, #2
 8002e3a:	42a6      	cmp	r6, r4
 8002e3c:	d105      	bne.n	8002e4a <__libc_init_array+0x2e>
 8002e3e:	bd70      	pop	{r4, r5, r6, pc}
 8002e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e44:	4798      	blx	r3
 8002e46:	3601      	adds	r6, #1
 8002e48:	e7ee      	b.n	8002e28 <__libc_init_array+0xc>
 8002e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e4e:	4798      	blx	r3
 8002e50:	3601      	adds	r6, #1
 8002e52:	e7f2      	b.n	8002e3a <__libc_init_array+0x1e>
 8002e54:	08003b80 	.word	0x08003b80
 8002e58:	08003b80 	.word	0x08003b80
 8002e5c:	08003b80 	.word	0x08003b80
 8002e60:	08003b84 	.word	0x08003b84

08002e64 <__retarget_lock_init_recursive>:
 8002e64:	4770      	bx	lr

08002e66 <__retarget_lock_acquire_recursive>:
 8002e66:	4770      	bx	lr

08002e68 <__retarget_lock_release_recursive>:
 8002e68:	4770      	bx	lr
	...

08002e6c <_free_r>:
 8002e6c:	b538      	push	{r3, r4, r5, lr}
 8002e6e:	4605      	mov	r5, r0
 8002e70:	2900      	cmp	r1, #0
 8002e72:	d040      	beq.n	8002ef6 <_free_r+0x8a>
 8002e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e78:	1f0c      	subs	r4, r1, #4
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	bfb8      	it	lt
 8002e7e:	18e4      	addlt	r4, r4, r3
 8002e80:	f000 f8de 	bl	8003040 <__malloc_lock>
 8002e84:	4a1c      	ldr	r2, [pc, #112]	@ (8002ef8 <_free_r+0x8c>)
 8002e86:	6813      	ldr	r3, [r2, #0]
 8002e88:	b933      	cbnz	r3, 8002e98 <_free_r+0x2c>
 8002e8a:	6063      	str	r3, [r4, #4]
 8002e8c:	6014      	str	r4, [r2, #0]
 8002e8e:	4628      	mov	r0, r5
 8002e90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e94:	f000 b8da 	b.w	800304c <__malloc_unlock>
 8002e98:	42a3      	cmp	r3, r4
 8002e9a:	d908      	bls.n	8002eae <_free_r+0x42>
 8002e9c:	6820      	ldr	r0, [r4, #0]
 8002e9e:	1821      	adds	r1, r4, r0
 8002ea0:	428b      	cmp	r3, r1
 8002ea2:	bf01      	itttt	eq
 8002ea4:	6819      	ldreq	r1, [r3, #0]
 8002ea6:	685b      	ldreq	r3, [r3, #4]
 8002ea8:	1809      	addeq	r1, r1, r0
 8002eaa:	6021      	streq	r1, [r4, #0]
 8002eac:	e7ed      	b.n	8002e8a <_free_r+0x1e>
 8002eae:	461a      	mov	r2, r3
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	b10b      	cbz	r3, 8002eb8 <_free_r+0x4c>
 8002eb4:	42a3      	cmp	r3, r4
 8002eb6:	d9fa      	bls.n	8002eae <_free_r+0x42>
 8002eb8:	6811      	ldr	r1, [r2, #0]
 8002eba:	1850      	adds	r0, r2, r1
 8002ebc:	42a0      	cmp	r0, r4
 8002ebe:	d10b      	bne.n	8002ed8 <_free_r+0x6c>
 8002ec0:	6820      	ldr	r0, [r4, #0]
 8002ec2:	4401      	add	r1, r0
 8002ec4:	1850      	adds	r0, r2, r1
 8002ec6:	4283      	cmp	r3, r0
 8002ec8:	6011      	str	r1, [r2, #0]
 8002eca:	d1e0      	bne.n	8002e8e <_free_r+0x22>
 8002ecc:	6818      	ldr	r0, [r3, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4408      	add	r0, r1
 8002ed2:	6010      	str	r0, [r2, #0]
 8002ed4:	6053      	str	r3, [r2, #4]
 8002ed6:	e7da      	b.n	8002e8e <_free_r+0x22>
 8002ed8:	d902      	bls.n	8002ee0 <_free_r+0x74>
 8002eda:	230c      	movs	r3, #12
 8002edc:	602b      	str	r3, [r5, #0]
 8002ede:	e7d6      	b.n	8002e8e <_free_r+0x22>
 8002ee0:	6820      	ldr	r0, [r4, #0]
 8002ee2:	1821      	adds	r1, r4, r0
 8002ee4:	428b      	cmp	r3, r1
 8002ee6:	bf01      	itttt	eq
 8002ee8:	6819      	ldreq	r1, [r3, #0]
 8002eea:	685b      	ldreq	r3, [r3, #4]
 8002eec:	1809      	addeq	r1, r1, r0
 8002eee:	6021      	streq	r1, [r4, #0]
 8002ef0:	6063      	str	r3, [r4, #4]
 8002ef2:	6054      	str	r4, [r2, #4]
 8002ef4:	e7cb      	b.n	8002e8e <_free_r+0x22>
 8002ef6:	bd38      	pop	{r3, r4, r5, pc}
 8002ef8:	2000028c 	.word	0x2000028c

08002efc <sbrk_aligned>:
 8002efc:	b570      	push	{r4, r5, r6, lr}
 8002efe:	4e0f      	ldr	r6, [pc, #60]	@ (8002f3c <sbrk_aligned+0x40>)
 8002f00:	460c      	mov	r4, r1
 8002f02:	6831      	ldr	r1, [r6, #0]
 8002f04:	4605      	mov	r5, r0
 8002f06:	b911      	cbnz	r1, 8002f0e <sbrk_aligned+0x12>
 8002f08:	f000 fca2 	bl	8003850 <_sbrk_r>
 8002f0c:	6030      	str	r0, [r6, #0]
 8002f0e:	4621      	mov	r1, r4
 8002f10:	4628      	mov	r0, r5
 8002f12:	f000 fc9d 	bl	8003850 <_sbrk_r>
 8002f16:	1c43      	adds	r3, r0, #1
 8002f18:	d103      	bne.n	8002f22 <sbrk_aligned+0x26>
 8002f1a:	f04f 34ff 	mov.w	r4, #4294967295
 8002f1e:	4620      	mov	r0, r4
 8002f20:	bd70      	pop	{r4, r5, r6, pc}
 8002f22:	1cc4      	adds	r4, r0, #3
 8002f24:	f024 0403 	bic.w	r4, r4, #3
 8002f28:	42a0      	cmp	r0, r4
 8002f2a:	d0f8      	beq.n	8002f1e <sbrk_aligned+0x22>
 8002f2c:	1a21      	subs	r1, r4, r0
 8002f2e:	4628      	mov	r0, r5
 8002f30:	f000 fc8e 	bl	8003850 <_sbrk_r>
 8002f34:	3001      	adds	r0, #1
 8002f36:	d1f2      	bne.n	8002f1e <sbrk_aligned+0x22>
 8002f38:	e7ef      	b.n	8002f1a <sbrk_aligned+0x1e>
 8002f3a:	bf00      	nop
 8002f3c:	20000288 	.word	0x20000288

08002f40 <_malloc_r>:
 8002f40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f44:	1ccd      	adds	r5, r1, #3
 8002f46:	f025 0503 	bic.w	r5, r5, #3
 8002f4a:	3508      	adds	r5, #8
 8002f4c:	2d0c      	cmp	r5, #12
 8002f4e:	bf38      	it	cc
 8002f50:	250c      	movcc	r5, #12
 8002f52:	2d00      	cmp	r5, #0
 8002f54:	4606      	mov	r6, r0
 8002f56:	db01      	blt.n	8002f5c <_malloc_r+0x1c>
 8002f58:	42a9      	cmp	r1, r5
 8002f5a:	d904      	bls.n	8002f66 <_malloc_r+0x26>
 8002f5c:	230c      	movs	r3, #12
 8002f5e:	6033      	str	r3, [r6, #0]
 8002f60:	2000      	movs	r0, #0
 8002f62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800303c <_malloc_r+0xfc>
 8002f6a:	f000 f869 	bl	8003040 <__malloc_lock>
 8002f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8002f72:	461c      	mov	r4, r3
 8002f74:	bb44      	cbnz	r4, 8002fc8 <_malloc_r+0x88>
 8002f76:	4629      	mov	r1, r5
 8002f78:	4630      	mov	r0, r6
 8002f7a:	f7ff ffbf 	bl	8002efc <sbrk_aligned>
 8002f7e:	1c43      	adds	r3, r0, #1
 8002f80:	4604      	mov	r4, r0
 8002f82:	d158      	bne.n	8003036 <_malloc_r+0xf6>
 8002f84:	f8d8 4000 	ldr.w	r4, [r8]
 8002f88:	4627      	mov	r7, r4
 8002f8a:	2f00      	cmp	r7, #0
 8002f8c:	d143      	bne.n	8003016 <_malloc_r+0xd6>
 8002f8e:	2c00      	cmp	r4, #0
 8002f90:	d04b      	beq.n	800302a <_malloc_r+0xea>
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	4639      	mov	r1, r7
 8002f96:	4630      	mov	r0, r6
 8002f98:	eb04 0903 	add.w	r9, r4, r3
 8002f9c:	f000 fc58 	bl	8003850 <_sbrk_r>
 8002fa0:	4581      	cmp	r9, r0
 8002fa2:	d142      	bne.n	800302a <_malloc_r+0xea>
 8002fa4:	6821      	ldr	r1, [r4, #0]
 8002fa6:	4630      	mov	r0, r6
 8002fa8:	1a6d      	subs	r5, r5, r1
 8002faa:	4629      	mov	r1, r5
 8002fac:	f7ff ffa6 	bl	8002efc <sbrk_aligned>
 8002fb0:	3001      	adds	r0, #1
 8002fb2:	d03a      	beq.n	800302a <_malloc_r+0xea>
 8002fb4:	6823      	ldr	r3, [r4, #0]
 8002fb6:	442b      	add	r3, r5
 8002fb8:	6023      	str	r3, [r4, #0]
 8002fba:	f8d8 3000 	ldr.w	r3, [r8]
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	bb62      	cbnz	r2, 800301c <_malloc_r+0xdc>
 8002fc2:	f8c8 7000 	str.w	r7, [r8]
 8002fc6:	e00f      	b.n	8002fe8 <_malloc_r+0xa8>
 8002fc8:	6822      	ldr	r2, [r4, #0]
 8002fca:	1b52      	subs	r2, r2, r5
 8002fcc:	d420      	bmi.n	8003010 <_malloc_r+0xd0>
 8002fce:	2a0b      	cmp	r2, #11
 8002fd0:	d917      	bls.n	8003002 <_malloc_r+0xc2>
 8002fd2:	1961      	adds	r1, r4, r5
 8002fd4:	42a3      	cmp	r3, r4
 8002fd6:	6025      	str	r5, [r4, #0]
 8002fd8:	bf18      	it	ne
 8002fda:	6059      	strne	r1, [r3, #4]
 8002fdc:	6863      	ldr	r3, [r4, #4]
 8002fde:	bf08      	it	eq
 8002fe0:	f8c8 1000 	streq.w	r1, [r8]
 8002fe4:	5162      	str	r2, [r4, r5]
 8002fe6:	604b      	str	r3, [r1, #4]
 8002fe8:	4630      	mov	r0, r6
 8002fea:	f000 f82f 	bl	800304c <__malloc_unlock>
 8002fee:	f104 000b 	add.w	r0, r4, #11
 8002ff2:	1d23      	adds	r3, r4, #4
 8002ff4:	f020 0007 	bic.w	r0, r0, #7
 8002ff8:	1ac2      	subs	r2, r0, r3
 8002ffa:	bf1c      	itt	ne
 8002ffc:	1a1b      	subne	r3, r3, r0
 8002ffe:	50a3      	strne	r3, [r4, r2]
 8003000:	e7af      	b.n	8002f62 <_malloc_r+0x22>
 8003002:	6862      	ldr	r2, [r4, #4]
 8003004:	42a3      	cmp	r3, r4
 8003006:	bf0c      	ite	eq
 8003008:	f8c8 2000 	streq.w	r2, [r8]
 800300c:	605a      	strne	r2, [r3, #4]
 800300e:	e7eb      	b.n	8002fe8 <_malloc_r+0xa8>
 8003010:	4623      	mov	r3, r4
 8003012:	6864      	ldr	r4, [r4, #4]
 8003014:	e7ae      	b.n	8002f74 <_malloc_r+0x34>
 8003016:	463c      	mov	r4, r7
 8003018:	687f      	ldr	r7, [r7, #4]
 800301a:	e7b6      	b.n	8002f8a <_malloc_r+0x4a>
 800301c:	461a      	mov	r2, r3
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	42a3      	cmp	r3, r4
 8003022:	d1fb      	bne.n	800301c <_malloc_r+0xdc>
 8003024:	2300      	movs	r3, #0
 8003026:	6053      	str	r3, [r2, #4]
 8003028:	e7de      	b.n	8002fe8 <_malloc_r+0xa8>
 800302a:	230c      	movs	r3, #12
 800302c:	4630      	mov	r0, r6
 800302e:	6033      	str	r3, [r6, #0]
 8003030:	f000 f80c 	bl	800304c <__malloc_unlock>
 8003034:	e794      	b.n	8002f60 <_malloc_r+0x20>
 8003036:	6005      	str	r5, [r0, #0]
 8003038:	e7d6      	b.n	8002fe8 <_malloc_r+0xa8>
 800303a:	bf00      	nop
 800303c:	2000028c 	.word	0x2000028c

08003040 <__malloc_lock>:
 8003040:	4801      	ldr	r0, [pc, #4]	@ (8003048 <__malloc_lock+0x8>)
 8003042:	f7ff bf10 	b.w	8002e66 <__retarget_lock_acquire_recursive>
 8003046:	bf00      	nop
 8003048:	20000284 	.word	0x20000284

0800304c <__malloc_unlock>:
 800304c:	4801      	ldr	r0, [pc, #4]	@ (8003054 <__malloc_unlock+0x8>)
 800304e:	f7ff bf0b 	b.w	8002e68 <__retarget_lock_release_recursive>
 8003052:	bf00      	nop
 8003054:	20000284 	.word	0x20000284

08003058 <__sfputc_r>:
 8003058:	6893      	ldr	r3, [r2, #8]
 800305a:	b410      	push	{r4}
 800305c:	3b01      	subs	r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	6093      	str	r3, [r2, #8]
 8003062:	da07      	bge.n	8003074 <__sfputc_r+0x1c>
 8003064:	6994      	ldr	r4, [r2, #24]
 8003066:	42a3      	cmp	r3, r4
 8003068:	db01      	blt.n	800306e <__sfputc_r+0x16>
 800306a:	290a      	cmp	r1, #10
 800306c:	d102      	bne.n	8003074 <__sfputc_r+0x1c>
 800306e:	bc10      	pop	{r4}
 8003070:	f7ff bdeb 	b.w	8002c4a <__swbuf_r>
 8003074:	6813      	ldr	r3, [r2, #0]
 8003076:	1c58      	adds	r0, r3, #1
 8003078:	6010      	str	r0, [r2, #0]
 800307a:	7019      	strb	r1, [r3, #0]
 800307c:	4608      	mov	r0, r1
 800307e:	bc10      	pop	{r4}
 8003080:	4770      	bx	lr

08003082 <__sfputs_r>:
 8003082:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003084:	4606      	mov	r6, r0
 8003086:	460f      	mov	r7, r1
 8003088:	4614      	mov	r4, r2
 800308a:	18d5      	adds	r5, r2, r3
 800308c:	42ac      	cmp	r4, r5
 800308e:	d101      	bne.n	8003094 <__sfputs_r+0x12>
 8003090:	2000      	movs	r0, #0
 8003092:	e007      	b.n	80030a4 <__sfputs_r+0x22>
 8003094:	463a      	mov	r2, r7
 8003096:	4630      	mov	r0, r6
 8003098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800309c:	f7ff ffdc 	bl	8003058 <__sfputc_r>
 80030a0:	1c43      	adds	r3, r0, #1
 80030a2:	d1f3      	bne.n	800308c <__sfputs_r+0xa>
 80030a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080030a8 <_vfiprintf_r>:
 80030a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030ac:	460d      	mov	r5, r1
 80030ae:	4614      	mov	r4, r2
 80030b0:	4698      	mov	r8, r3
 80030b2:	4606      	mov	r6, r0
 80030b4:	b09d      	sub	sp, #116	@ 0x74
 80030b6:	b118      	cbz	r0, 80030c0 <_vfiprintf_r+0x18>
 80030b8:	6a03      	ldr	r3, [r0, #32]
 80030ba:	b90b      	cbnz	r3, 80030c0 <_vfiprintf_r+0x18>
 80030bc:	f7ff fcdc 	bl	8002a78 <__sinit>
 80030c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80030c2:	07d9      	lsls	r1, r3, #31
 80030c4:	d405      	bmi.n	80030d2 <_vfiprintf_r+0x2a>
 80030c6:	89ab      	ldrh	r3, [r5, #12]
 80030c8:	059a      	lsls	r2, r3, #22
 80030ca:	d402      	bmi.n	80030d2 <_vfiprintf_r+0x2a>
 80030cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80030ce:	f7ff feca 	bl	8002e66 <__retarget_lock_acquire_recursive>
 80030d2:	89ab      	ldrh	r3, [r5, #12]
 80030d4:	071b      	lsls	r3, r3, #28
 80030d6:	d501      	bpl.n	80030dc <_vfiprintf_r+0x34>
 80030d8:	692b      	ldr	r3, [r5, #16]
 80030da:	b99b      	cbnz	r3, 8003104 <_vfiprintf_r+0x5c>
 80030dc:	4629      	mov	r1, r5
 80030de:	4630      	mov	r0, r6
 80030e0:	f7ff fdf2 	bl	8002cc8 <__swsetup_r>
 80030e4:	b170      	cbz	r0, 8003104 <_vfiprintf_r+0x5c>
 80030e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80030e8:	07dc      	lsls	r4, r3, #31
 80030ea:	d504      	bpl.n	80030f6 <_vfiprintf_r+0x4e>
 80030ec:	f04f 30ff 	mov.w	r0, #4294967295
 80030f0:	b01d      	add	sp, #116	@ 0x74
 80030f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030f6:	89ab      	ldrh	r3, [r5, #12]
 80030f8:	0598      	lsls	r0, r3, #22
 80030fa:	d4f7      	bmi.n	80030ec <_vfiprintf_r+0x44>
 80030fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80030fe:	f7ff feb3 	bl	8002e68 <__retarget_lock_release_recursive>
 8003102:	e7f3      	b.n	80030ec <_vfiprintf_r+0x44>
 8003104:	2300      	movs	r3, #0
 8003106:	9309      	str	r3, [sp, #36]	@ 0x24
 8003108:	2320      	movs	r3, #32
 800310a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800310e:	2330      	movs	r3, #48	@ 0x30
 8003110:	f04f 0901 	mov.w	r9, #1
 8003114:	f8cd 800c 	str.w	r8, [sp, #12]
 8003118:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80032c4 <_vfiprintf_r+0x21c>
 800311c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003120:	4623      	mov	r3, r4
 8003122:	469a      	mov	sl, r3
 8003124:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003128:	b10a      	cbz	r2, 800312e <_vfiprintf_r+0x86>
 800312a:	2a25      	cmp	r2, #37	@ 0x25
 800312c:	d1f9      	bne.n	8003122 <_vfiprintf_r+0x7a>
 800312e:	ebba 0b04 	subs.w	fp, sl, r4
 8003132:	d00b      	beq.n	800314c <_vfiprintf_r+0xa4>
 8003134:	465b      	mov	r3, fp
 8003136:	4622      	mov	r2, r4
 8003138:	4629      	mov	r1, r5
 800313a:	4630      	mov	r0, r6
 800313c:	f7ff ffa1 	bl	8003082 <__sfputs_r>
 8003140:	3001      	adds	r0, #1
 8003142:	f000 80a7 	beq.w	8003294 <_vfiprintf_r+0x1ec>
 8003146:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003148:	445a      	add	r2, fp
 800314a:	9209      	str	r2, [sp, #36]	@ 0x24
 800314c:	f89a 3000 	ldrb.w	r3, [sl]
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 809f 	beq.w	8003294 <_vfiprintf_r+0x1ec>
 8003156:	2300      	movs	r3, #0
 8003158:	f04f 32ff 	mov.w	r2, #4294967295
 800315c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003160:	f10a 0a01 	add.w	sl, sl, #1
 8003164:	9304      	str	r3, [sp, #16]
 8003166:	9307      	str	r3, [sp, #28]
 8003168:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800316c:	931a      	str	r3, [sp, #104]	@ 0x68
 800316e:	4654      	mov	r4, sl
 8003170:	2205      	movs	r2, #5
 8003172:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003176:	4853      	ldr	r0, [pc, #332]	@ (80032c4 <_vfiprintf_r+0x21c>)
 8003178:	f000 fb7a 	bl	8003870 <memchr>
 800317c:	9a04      	ldr	r2, [sp, #16]
 800317e:	b9d8      	cbnz	r0, 80031b8 <_vfiprintf_r+0x110>
 8003180:	06d1      	lsls	r1, r2, #27
 8003182:	bf44      	itt	mi
 8003184:	2320      	movmi	r3, #32
 8003186:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800318a:	0713      	lsls	r3, r2, #28
 800318c:	bf44      	itt	mi
 800318e:	232b      	movmi	r3, #43	@ 0x2b
 8003190:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003194:	f89a 3000 	ldrb.w	r3, [sl]
 8003198:	2b2a      	cmp	r3, #42	@ 0x2a
 800319a:	d015      	beq.n	80031c8 <_vfiprintf_r+0x120>
 800319c:	4654      	mov	r4, sl
 800319e:	2000      	movs	r0, #0
 80031a0:	f04f 0c0a 	mov.w	ip, #10
 80031a4:	9a07      	ldr	r2, [sp, #28]
 80031a6:	4621      	mov	r1, r4
 80031a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80031ac:	3b30      	subs	r3, #48	@ 0x30
 80031ae:	2b09      	cmp	r3, #9
 80031b0:	d94b      	bls.n	800324a <_vfiprintf_r+0x1a2>
 80031b2:	b1b0      	cbz	r0, 80031e2 <_vfiprintf_r+0x13a>
 80031b4:	9207      	str	r2, [sp, #28]
 80031b6:	e014      	b.n	80031e2 <_vfiprintf_r+0x13a>
 80031b8:	eba0 0308 	sub.w	r3, r0, r8
 80031bc:	fa09 f303 	lsl.w	r3, r9, r3
 80031c0:	4313      	orrs	r3, r2
 80031c2:	46a2      	mov	sl, r4
 80031c4:	9304      	str	r3, [sp, #16]
 80031c6:	e7d2      	b.n	800316e <_vfiprintf_r+0xc6>
 80031c8:	9b03      	ldr	r3, [sp, #12]
 80031ca:	1d19      	adds	r1, r3, #4
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	9103      	str	r1, [sp, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	bfbb      	ittet	lt
 80031d4:	425b      	neglt	r3, r3
 80031d6:	f042 0202 	orrlt.w	r2, r2, #2
 80031da:	9307      	strge	r3, [sp, #28]
 80031dc:	9307      	strlt	r3, [sp, #28]
 80031de:	bfb8      	it	lt
 80031e0:	9204      	strlt	r2, [sp, #16]
 80031e2:	7823      	ldrb	r3, [r4, #0]
 80031e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80031e6:	d10a      	bne.n	80031fe <_vfiprintf_r+0x156>
 80031e8:	7863      	ldrb	r3, [r4, #1]
 80031ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80031ec:	d132      	bne.n	8003254 <_vfiprintf_r+0x1ac>
 80031ee:	9b03      	ldr	r3, [sp, #12]
 80031f0:	3402      	adds	r4, #2
 80031f2:	1d1a      	adds	r2, r3, #4
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	9203      	str	r2, [sp, #12]
 80031f8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80031fc:	9305      	str	r3, [sp, #20]
 80031fe:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80032c8 <_vfiprintf_r+0x220>
 8003202:	2203      	movs	r2, #3
 8003204:	4650      	mov	r0, sl
 8003206:	7821      	ldrb	r1, [r4, #0]
 8003208:	f000 fb32 	bl	8003870 <memchr>
 800320c:	b138      	cbz	r0, 800321e <_vfiprintf_r+0x176>
 800320e:	2240      	movs	r2, #64	@ 0x40
 8003210:	9b04      	ldr	r3, [sp, #16]
 8003212:	eba0 000a 	sub.w	r0, r0, sl
 8003216:	4082      	lsls	r2, r0
 8003218:	4313      	orrs	r3, r2
 800321a:	3401      	adds	r4, #1
 800321c:	9304      	str	r3, [sp, #16]
 800321e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003222:	2206      	movs	r2, #6
 8003224:	4829      	ldr	r0, [pc, #164]	@ (80032cc <_vfiprintf_r+0x224>)
 8003226:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800322a:	f000 fb21 	bl	8003870 <memchr>
 800322e:	2800      	cmp	r0, #0
 8003230:	d03f      	beq.n	80032b2 <_vfiprintf_r+0x20a>
 8003232:	4b27      	ldr	r3, [pc, #156]	@ (80032d0 <_vfiprintf_r+0x228>)
 8003234:	bb1b      	cbnz	r3, 800327e <_vfiprintf_r+0x1d6>
 8003236:	9b03      	ldr	r3, [sp, #12]
 8003238:	3307      	adds	r3, #7
 800323a:	f023 0307 	bic.w	r3, r3, #7
 800323e:	3308      	adds	r3, #8
 8003240:	9303      	str	r3, [sp, #12]
 8003242:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003244:	443b      	add	r3, r7
 8003246:	9309      	str	r3, [sp, #36]	@ 0x24
 8003248:	e76a      	b.n	8003120 <_vfiprintf_r+0x78>
 800324a:	460c      	mov	r4, r1
 800324c:	2001      	movs	r0, #1
 800324e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003252:	e7a8      	b.n	80031a6 <_vfiprintf_r+0xfe>
 8003254:	2300      	movs	r3, #0
 8003256:	f04f 0c0a 	mov.w	ip, #10
 800325a:	4619      	mov	r1, r3
 800325c:	3401      	adds	r4, #1
 800325e:	9305      	str	r3, [sp, #20]
 8003260:	4620      	mov	r0, r4
 8003262:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003266:	3a30      	subs	r2, #48	@ 0x30
 8003268:	2a09      	cmp	r2, #9
 800326a:	d903      	bls.n	8003274 <_vfiprintf_r+0x1cc>
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0c6      	beq.n	80031fe <_vfiprintf_r+0x156>
 8003270:	9105      	str	r1, [sp, #20]
 8003272:	e7c4      	b.n	80031fe <_vfiprintf_r+0x156>
 8003274:	4604      	mov	r4, r0
 8003276:	2301      	movs	r3, #1
 8003278:	fb0c 2101 	mla	r1, ip, r1, r2
 800327c:	e7f0      	b.n	8003260 <_vfiprintf_r+0x1b8>
 800327e:	ab03      	add	r3, sp, #12
 8003280:	9300      	str	r3, [sp, #0]
 8003282:	462a      	mov	r2, r5
 8003284:	4630      	mov	r0, r6
 8003286:	4b13      	ldr	r3, [pc, #76]	@ (80032d4 <_vfiprintf_r+0x22c>)
 8003288:	a904      	add	r1, sp, #16
 800328a:	f3af 8000 	nop.w
 800328e:	4607      	mov	r7, r0
 8003290:	1c78      	adds	r0, r7, #1
 8003292:	d1d6      	bne.n	8003242 <_vfiprintf_r+0x19a>
 8003294:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003296:	07d9      	lsls	r1, r3, #31
 8003298:	d405      	bmi.n	80032a6 <_vfiprintf_r+0x1fe>
 800329a:	89ab      	ldrh	r3, [r5, #12]
 800329c:	059a      	lsls	r2, r3, #22
 800329e:	d402      	bmi.n	80032a6 <_vfiprintf_r+0x1fe>
 80032a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80032a2:	f7ff fde1 	bl	8002e68 <__retarget_lock_release_recursive>
 80032a6:	89ab      	ldrh	r3, [r5, #12]
 80032a8:	065b      	lsls	r3, r3, #25
 80032aa:	f53f af1f 	bmi.w	80030ec <_vfiprintf_r+0x44>
 80032ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80032b0:	e71e      	b.n	80030f0 <_vfiprintf_r+0x48>
 80032b2:	ab03      	add	r3, sp, #12
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	462a      	mov	r2, r5
 80032b8:	4630      	mov	r0, r6
 80032ba:	4b06      	ldr	r3, [pc, #24]	@ (80032d4 <_vfiprintf_r+0x22c>)
 80032bc:	a904      	add	r1, sp, #16
 80032be:	f000 f87d 	bl	80033bc <_printf_i>
 80032c2:	e7e4      	b.n	800328e <_vfiprintf_r+0x1e6>
 80032c4:	08003b4a 	.word	0x08003b4a
 80032c8:	08003b50 	.word	0x08003b50
 80032cc:	08003b54 	.word	0x08003b54
 80032d0:	00000000 	.word	0x00000000
 80032d4:	08003083 	.word	0x08003083

080032d8 <_printf_common>:
 80032d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032dc:	4616      	mov	r6, r2
 80032de:	4698      	mov	r8, r3
 80032e0:	688a      	ldr	r2, [r1, #8]
 80032e2:	690b      	ldr	r3, [r1, #16]
 80032e4:	4607      	mov	r7, r0
 80032e6:	4293      	cmp	r3, r2
 80032e8:	bfb8      	it	lt
 80032ea:	4613      	movlt	r3, r2
 80032ec:	6033      	str	r3, [r6, #0]
 80032ee:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80032f2:	460c      	mov	r4, r1
 80032f4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80032f8:	b10a      	cbz	r2, 80032fe <_printf_common+0x26>
 80032fa:	3301      	adds	r3, #1
 80032fc:	6033      	str	r3, [r6, #0]
 80032fe:	6823      	ldr	r3, [r4, #0]
 8003300:	0699      	lsls	r1, r3, #26
 8003302:	bf42      	ittt	mi
 8003304:	6833      	ldrmi	r3, [r6, #0]
 8003306:	3302      	addmi	r3, #2
 8003308:	6033      	strmi	r3, [r6, #0]
 800330a:	6825      	ldr	r5, [r4, #0]
 800330c:	f015 0506 	ands.w	r5, r5, #6
 8003310:	d106      	bne.n	8003320 <_printf_common+0x48>
 8003312:	f104 0a19 	add.w	sl, r4, #25
 8003316:	68e3      	ldr	r3, [r4, #12]
 8003318:	6832      	ldr	r2, [r6, #0]
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	42ab      	cmp	r3, r5
 800331e:	dc2b      	bgt.n	8003378 <_printf_common+0xa0>
 8003320:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003324:	6822      	ldr	r2, [r4, #0]
 8003326:	3b00      	subs	r3, #0
 8003328:	bf18      	it	ne
 800332a:	2301      	movne	r3, #1
 800332c:	0692      	lsls	r2, r2, #26
 800332e:	d430      	bmi.n	8003392 <_printf_common+0xba>
 8003330:	4641      	mov	r1, r8
 8003332:	4638      	mov	r0, r7
 8003334:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003338:	47c8      	blx	r9
 800333a:	3001      	adds	r0, #1
 800333c:	d023      	beq.n	8003386 <_printf_common+0xae>
 800333e:	6823      	ldr	r3, [r4, #0]
 8003340:	6922      	ldr	r2, [r4, #16]
 8003342:	f003 0306 	and.w	r3, r3, #6
 8003346:	2b04      	cmp	r3, #4
 8003348:	bf14      	ite	ne
 800334a:	2500      	movne	r5, #0
 800334c:	6833      	ldreq	r3, [r6, #0]
 800334e:	f04f 0600 	mov.w	r6, #0
 8003352:	bf08      	it	eq
 8003354:	68e5      	ldreq	r5, [r4, #12]
 8003356:	f104 041a 	add.w	r4, r4, #26
 800335a:	bf08      	it	eq
 800335c:	1aed      	subeq	r5, r5, r3
 800335e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003362:	bf08      	it	eq
 8003364:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003368:	4293      	cmp	r3, r2
 800336a:	bfc4      	itt	gt
 800336c:	1a9b      	subgt	r3, r3, r2
 800336e:	18ed      	addgt	r5, r5, r3
 8003370:	42b5      	cmp	r5, r6
 8003372:	d11a      	bne.n	80033aa <_printf_common+0xd2>
 8003374:	2000      	movs	r0, #0
 8003376:	e008      	b.n	800338a <_printf_common+0xb2>
 8003378:	2301      	movs	r3, #1
 800337a:	4652      	mov	r2, sl
 800337c:	4641      	mov	r1, r8
 800337e:	4638      	mov	r0, r7
 8003380:	47c8      	blx	r9
 8003382:	3001      	adds	r0, #1
 8003384:	d103      	bne.n	800338e <_printf_common+0xb6>
 8003386:	f04f 30ff 	mov.w	r0, #4294967295
 800338a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800338e:	3501      	adds	r5, #1
 8003390:	e7c1      	b.n	8003316 <_printf_common+0x3e>
 8003392:	2030      	movs	r0, #48	@ 0x30
 8003394:	18e1      	adds	r1, r4, r3
 8003396:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800339a:	1c5a      	adds	r2, r3, #1
 800339c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80033a0:	4422      	add	r2, r4
 80033a2:	3302      	adds	r3, #2
 80033a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80033a8:	e7c2      	b.n	8003330 <_printf_common+0x58>
 80033aa:	2301      	movs	r3, #1
 80033ac:	4622      	mov	r2, r4
 80033ae:	4641      	mov	r1, r8
 80033b0:	4638      	mov	r0, r7
 80033b2:	47c8      	blx	r9
 80033b4:	3001      	adds	r0, #1
 80033b6:	d0e6      	beq.n	8003386 <_printf_common+0xae>
 80033b8:	3601      	adds	r6, #1
 80033ba:	e7d9      	b.n	8003370 <_printf_common+0x98>

080033bc <_printf_i>:
 80033bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80033c0:	7e0f      	ldrb	r7, [r1, #24]
 80033c2:	4691      	mov	r9, r2
 80033c4:	2f78      	cmp	r7, #120	@ 0x78
 80033c6:	4680      	mov	r8, r0
 80033c8:	460c      	mov	r4, r1
 80033ca:	469a      	mov	sl, r3
 80033cc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80033ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80033d2:	d807      	bhi.n	80033e4 <_printf_i+0x28>
 80033d4:	2f62      	cmp	r7, #98	@ 0x62
 80033d6:	d80a      	bhi.n	80033ee <_printf_i+0x32>
 80033d8:	2f00      	cmp	r7, #0
 80033da:	f000 80d1 	beq.w	8003580 <_printf_i+0x1c4>
 80033de:	2f58      	cmp	r7, #88	@ 0x58
 80033e0:	f000 80b8 	beq.w	8003554 <_printf_i+0x198>
 80033e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80033e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80033ec:	e03a      	b.n	8003464 <_printf_i+0xa8>
 80033ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80033f2:	2b15      	cmp	r3, #21
 80033f4:	d8f6      	bhi.n	80033e4 <_printf_i+0x28>
 80033f6:	a101      	add	r1, pc, #4	@ (adr r1, 80033fc <_printf_i+0x40>)
 80033f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80033fc:	08003455 	.word	0x08003455
 8003400:	08003469 	.word	0x08003469
 8003404:	080033e5 	.word	0x080033e5
 8003408:	080033e5 	.word	0x080033e5
 800340c:	080033e5 	.word	0x080033e5
 8003410:	080033e5 	.word	0x080033e5
 8003414:	08003469 	.word	0x08003469
 8003418:	080033e5 	.word	0x080033e5
 800341c:	080033e5 	.word	0x080033e5
 8003420:	080033e5 	.word	0x080033e5
 8003424:	080033e5 	.word	0x080033e5
 8003428:	08003567 	.word	0x08003567
 800342c:	08003493 	.word	0x08003493
 8003430:	08003521 	.word	0x08003521
 8003434:	080033e5 	.word	0x080033e5
 8003438:	080033e5 	.word	0x080033e5
 800343c:	08003589 	.word	0x08003589
 8003440:	080033e5 	.word	0x080033e5
 8003444:	08003493 	.word	0x08003493
 8003448:	080033e5 	.word	0x080033e5
 800344c:	080033e5 	.word	0x080033e5
 8003450:	08003529 	.word	0x08003529
 8003454:	6833      	ldr	r3, [r6, #0]
 8003456:	1d1a      	adds	r2, r3, #4
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6032      	str	r2, [r6, #0]
 800345c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003460:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003464:	2301      	movs	r3, #1
 8003466:	e09c      	b.n	80035a2 <_printf_i+0x1e6>
 8003468:	6833      	ldr	r3, [r6, #0]
 800346a:	6820      	ldr	r0, [r4, #0]
 800346c:	1d19      	adds	r1, r3, #4
 800346e:	6031      	str	r1, [r6, #0]
 8003470:	0606      	lsls	r6, r0, #24
 8003472:	d501      	bpl.n	8003478 <_printf_i+0xbc>
 8003474:	681d      	ldr	r5, [r3, #0]
 8003476:	e003      	b.n	8003480 <_printf_i+0xc4>
 8003478:	0645      	lsls	r5, r0, #25
 800347a:	d5fb      	bpl.n	8003474 <_printf_i+0xb8>
 800347c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003480:	2d00      	cmp	r5, #0
 8003482:	da03      	bge.n	800348c <_printf_i+0xd0>
 8003484:	232d      	movs	r3, #45	@ 0x2d
 8003486:	426d      	negs	r5, r5
 8003488:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800348c:	230a      	movs	r3, #10
 800348e:	4858      	ldr	r0, [pc, #352]	@ (80035f0 <_printf_i+0x234>)
 8003490:	e011      	b.n	80034b6 <_printf_i+0xfa>
 8003492:	6821      	ldr	r1, [r4, #0]
 8003494:	6833      	ldr	r3, [r6, #0]
 8003496:	0608      	lsls	r0, r1, #24
 8003498:	f853 5b04 	ldr.w	r5, [r3], #4
 800349c:	d402      	bmi.n	80034a4 <_printf_i+0xe8>
 800349e:	0649      	lsls	r1, r1, #25
 80034a0:	bf48      	it	mi
 80034a2:	b2ad      	uxthmi	r5, r5
 80034a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80034a6:	6033      	str	r3, [r6, #0]
 80034a8:	bf14      	ite	ne
 80034aa:	230a      	movne	r3, #10
 80034ac:	2308      	moveq	r3, #8
 80034ae:	4850      	ldr	r0, [pc, #320]	@ (80035f0 <_printf_i+0x234>)
 80034b0:	2100      	movs	r1, #0
 80034b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80034b6:	6866      	ldr	r6, [r4, #4]
 80034b8:	2e00      	cmp	r6, #0
 80034ba:	60a6      	str	r6, [r4, #8]
 80034bc:	db05      	blt.n	80034ca <_printf_i+0x10e>
 80034be:	6821      	ldr	r1, [r4, #0]
 80034c0:	432e      	orrs	r6, r5
 80034c2:	f021 0104 	bic.w	r1, r1, #4
 80034c6:	6021      	str	r1, [r4, #0]
 80034c8:	d04b      	beq.n	8003562 <_printf_i+0x1a6>
 80034ca:	4616      	mov	r6, r2
 80034cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80034d0:	fb03 5711 	mls	r7, r3, r1, r5
 80034d4:	5dc7      	ldrb	r7, [r0, r7]
 80034d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80034da:	462f      	mov	r7, r5
 80034dc:	42bb      	cmp	r3, r7
 80034de:	460d      	mov	r5, r1
 80034e0:	d9f4      	bls.n	80034cc <_printf_i+0x110>
 80034e2:	2b08      	cmp	r3, #8
 80034e4:	d10b      	bne.n	80034fe <_printf_i+0x142>
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	07df      	lsls	r7, r3, #31
 80034ea:	d508      	bpl.n	80034fe <_printf_i+0x142>
 80034ec:	6923      	ldr	r3, [r4, #16]
 80034ee:	6861      	ldr	r1, [r4, #4]
 80034f0:	4299      	cmp	r1, r3
 80034f2:	bfde      	ittt	le
 80034f4:	2330      	movle	r3, #48	@ 0x30
 80034f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80034fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80034fe:	1b92      	subs	r2, r2, r6
 8003500:	6122      	str	r2, [r4, #16]
 8003502:	464b      	mov	r3, r9
 8003504:	4621      	mov	r1, r4
 8003506:	4640      	mov	r0, r8
 8003508:	f8cd a000 	str.w	sl, [sp]
 800350c:	aa03      	add	r2, sp, #12
 800350e:	f7ff fee3 	bl	80032d8 <_printf_common>
 8003512:	3001      	adds	r0, #1
 8003514:	d14a      	bne.n	80035ac <_printf_i+0x1f0>
 8003516:	f04f 30ff 	mov.w	r0, #4294967295
 800351a:	b004      	add	sp, #16
 800351c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003520:	6823      	ldr	r3, [r4, #0]
 8003522:	f043 0320 	orr.w	r3, r3, #32
 8003526:	6023      	str	r3, [r4, #0]
 8003528:	2778      	movs	r7, #120	@ 0x78
 800352a:	4832      	ldr	r0, [pc, #200]	@ (80035f4 <_printf_i+0x238>)
 800352c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	6831      	ldr	r1, [r6, #0]
 8003534:	061f      	lsls	r7, r3, #24
 8003536:	f851 5b04 	ldr.w	r5, [r1], #4
 800353a:	d402      	bmi.n	8003542 <_printf_i+0x186>
 800353c:	065f      	lsls	r7, r3, #25
 800353e:	bf48      	it	mi
 8003540:	b2ad      	uxthmi	r5, r5
 8003542:	6031      	str	r1, [r6, #0]
 8003544:	07d9      	lsls	r1, r3, #31
 8003546:	bf44      	itt	mi
 8003548:	f043 0320 	orrmi.w	r3, r3, #32
 800354c:	6023      	strmi	r3, [r4, #0]
 800354e:	b11d      	cbz	r5, 8003558 <_printf_i+0x19c>
 8003550:	2310      	movs	r3, #16
 8003552:	e7ad      	b.n	80034b0 <_printf_i+0xf4>
 8003554:	4826      	ldr	r0, [pc, #152]	@ (80035f0 <_printf_i+0x234>)
 8003556:	e7e9      	b.n	800352c <_printf_i+0x170>
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	f023 0320 	bic.w	r3, r3, #32
 800355e:	6023      	str	r3, [r4, #0]
 8003560:	e7f6      	b.n	8003550 <_printf_i+0x194>
 8003562:	4616      	mov	r6, r2
 8003564:	e7bd      	b.n	80034e2 <_printf_i+0x126>
 8003566:	6833      	ldr	r3, [r6, #0]
 8003568:	6825      	ldr	r5, [r4, #0]
 800356a:	1d18      	adds	r0, r3, #4
 800356c:	6961      	ldr	r1, [r4, #20]
 800356e:	6030      	str	r0, [r6, #0]
 8003570:	062e      	lsls	r6, r5, #24
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	d501      	bpl.n	800357a <_printf_i+0x1be>
 8003576:	6019      	str	r1, [r3, #0]
 8003578:	e002      	b.n	8003580 <_printf_i+0x1c4>
 800357a:	0668      	lsls	r0, r5, #25
 800357c:	d5fb      	bpl.n	8003576 <_printf_i+0x1ba>
 800357e:	8019      	strh	r1, [r3, #0]
 8003580:	2300      	movs	r3, #0
 8003582:	4616      	mov	r6, r2
 8003584:	6123      	str	r3, [r4, #16]
 8003586:	e7bc      	b.n	8003502 <_printf_i+0x146>
 8003588:	6833      	ldr	r3, [r6, #0]
 800358a:	2100      	movs	r1, #0
 800358c:	1d1a      	adds	r2, r3, #4
 800358e:	6032      	str	r2, [r6, #0]
 8003590:	681e      	ldr	r6, [r3, #0]
 8003592:	6862      	ldr	r2, [r4, #4]
 8003594:	4630      	mov	r0, r6
 8003596:	f000 f96b 	bl	8003870 <memchr>
 800359a:	b108      	cbz	r0, 80035a0 <_printf_i+0x1e4>
 800359c:	1b80      	subs	r0, r0, r6
 800359e:	6060      	str	r0, [r4, #4]
 80035a0:	6863      	ldr	r3, [r4, #4]
 80035a2:	6123      	str	r3, [r4, #16]
 80035a4:	2300      	movs	r3, #0
 80035a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035aa:	e7aa      	b.n	8003502 <_printf_i+0x146>
 80035ac:	4632      	mov	r2, r6
 80035ae:	4649      	mov	r1, r9
 80035b0:	4640      	mov	r0, r8
 80035b2:	6923      	ldr	r3, [r4, #16]
 80035b4:	47d0      	blx	sl
 80035b6:	3001      	adds	r0, #1
 80035b8:	d0ad      	beq.n	8003516 <_printf_i+0x15a>
 80035ba:	6823      	ldr	r3, [r4, #0]
 80035bc:	079b      	lsls	r3, r3, #30
 80035be:	d413      	bmi.n	80035e8 <_printf_i+0x22c>
 80035c0:	68e0      	ldr	r0, [r4, #12]
 80035c2:	9b03      	ldr	r3, [sp, #12]
 80035c4:	4298      	cmp	r0, r3
 80035c6:	bfb8      	it	lt
 80035c8:	4618      	movlt	r0, r3
 80035ca:	e7a6      	b.n	800351a <_printf_i+0x15e>
 80035cc:	2301      	movs	r3, #1
 80035ce:	4632      	mov	r2, r6
 80035d0:	4649      	mov	r1, r9
 80035d2:	4640      	mov	r0, r8
 80035d4:	47d0      	blx	sl
 80035d6:	3001      	adds	r0, #1
 80035d8:	d09d      	beq.n	8003516 <_printf_i+0x15a>
 80035da:	3501      	adds	r5, #1
 80035dc:	68e3      	ldr	r3, [r4, #12]
 80035de:	9903      	ldr	r1, [sp, #12]
 80035e0:	1a5b      	subs	r3, r3, r1
 80035e2:	42ab      	cmp	r3, r5
 80035e4:	dcf2      	bgt.n	80035cc <_printf_i+0x210>
 80035e6:	e7eb      	b.n	80035c0 <_printf_i+0x204>
 80035e8:	2500      	movs	r5, #0
 80035ea:	f104 0619 	add.w	r6, r4, #25
 80035ee:	e7f5      	b.n	80035dc <_printf_i+0x220>
 80035f0:	08003b5b 	.word	0x08003b5b
 80035f4:	08003b6c 	.word	0x08003b6c

080035f8 <__sflush_r>:
 80035f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035fe:	0716      	lsls	r6, r2, #28
 8003600:	4605      	mov	r5, r0
 8003602:	460c      	mov	r4, r1
 8003604:	d454      	bmi.n	80036b0 <__sflush_r+0xb8>
 8003606:	684b      	ldr	r3, [r1, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	dc02      	bgt.n	8003612 <__sflush_r+0x1a>
 800360c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800360e:	2b00      	cmp	r3, #0
 8003610:	dd48      	ble.n	80036a4 <__sflush_r+0xac>
 8003612:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003614:	2e00      	cmp	r6, #0
 8003616:	d045      	beq.n	80036a4 <__sflush_r+0xac>
 8003618:	2300      	movs	r3, #0
 800361a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800361e:	682f      	ldr	r7, [r5, #0]
 8003620:	6a21      	ldr	r1, [r4, #32]
 8003622:	602b      	str	r3, [r5, #0]
 8003624:	d030      	beq.n	8003688 <__sflush_r+0x90>
 8003626:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003628:	89a3      	ldrh	r3, [r4, #12]
 800362a:	0759      	lsls	r1, r3, #29
 800362c:	d505      	bpl.n	800363a <__sflush_r+0x42>
 800362e:	6863      	ldr	r3, [r4, #4]
 8003630:	1ad2      	subs	r2, r2, r3
 8003632:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003634:	b10b      	cbz	r3, 800363a <__sflush_r+0x42>
 8003636:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003638:	1ad2      	subs	r2, r2, r3
 800363a:	2300      	movs	r3, #0
 800363c:	4628      	mov	r0, r5
 800363e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003640:	6a21      	ldr	r1, [r4, #32]
 8003642:	47b0      	blx	r6
 8003644:	1c43      	adds	r3, r0, #1
 8003646:	89a3      	ldrh	r3, [r4, #12]
 8003648:	d106      	bne.n	8003658 <__sflush_r+0x60>
 800364a:	6829      	ldr	r1, [r5, #0]
 800364c:	291d      	cmp	r1, #29
 800364e:	d82b      	bhi.n	80036a8 <__sflush_r+0xb0>
 8003650:	4a28      	ldr	r2, [pc, #160]	@ (80036f4 <__sflush_r+0xfc>)
 8003652:	40ca      	lsrs	r2, r1
 8003654:	07d6      	lsls	r6, r2, #31
 8003656:	d527      	bpl.n	80036a8 <__sflush_r+0xb0>
 8003658:	2200      	movs	r2, #0
 800365a:	6062      	str	r2, [r4, #4]
 800365c:	6922      	ldr	r2, [r4, #16]
 800365e:	04d9      	lsls	r1, r3, #19
 8003660:	6022      	str	r2, [r4, #0]
 8003662:	d504      	bpl.n	800366e <__sflush_r+0x76>
 8003664:	1c42      	adds	r2, r0, #1
 8003666:	d101      	bne.n	800366c <__sflush_r+0x74>
 8003668:	682b      	ldr	r3, [r5, #0]
 800366a:	b903      	cbnz	r3, 800366e <__sflush_r+0x76>
 800366c:	6560      	str	r0, [r4, #84]	@ 0x54
 800366e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003670:	602f      	str	r7, [r5, #0]
 8003672:	b1b9      	cbz	r1, 80036a4 <__sflush_r+0xac>
 8003674:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003678:	4299      	cmp	r1, r3
 800367a:	d002      	beq.n	8003682 <__sflush_r+0x8a>
 800367c:	4628      	mov	r0, r5
 800367e:	f7ff fbf5 	bl	8002e6c <_free_r>
 8003682:	2300      	movs	r3, #0
 8003684:	6363      	str	r3, [r4, #52]	@ 0x34
 8003686:	e00d      	b.n	80036a4 <__sflush_r+0xac>
 8003688:	2301      	movs	r3, #1
 800368a:	4628      	mov	r0, r5
 800368c:	47b0      	blx	r6
 800368e:	4602      	mov	r2, r0
 8003690:	1c50      	adds	r0, r2, #1
 8003692:	d1c9      	bne.n	8003628 <__sflush_r+0x30>
 8003694:	682b      	ldr	r3, [r5, #0]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0c6      	beq.n	8003628 <__sflush_r+0x30>
 800369a:	2b1d      	cmp	r3, #29
 800369c:	d001      	beq.n	80036a2 <__sflush_r+0xaa>
 800369e:	2b16      	cmp	r3, #22
 80036a0:	d11d      	bne.n	80036de <__sflush_r+0xe6>
 80036a2:	602f      	str	r7, [r5, #0]
 80036a4:	2000      	movs	r0, #0
 80036a6:	e021      	b.n	80036ec <__sflush_r+0xf4>
 80036a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036ac:	b21b      	sxth	r3, r3
 80036ae:	e01a      	b.n	80036e6 <__sflush_r+0xee>
 80036b0:	690f      	ldr	r7, [r1, #16]
 80036b2:	2f00      	cmp	r7, #0
 80036b4:	d0f6      	beq.n	80036a4 <__sflush_r+0xac>
 80036b6:	0793      	lsls	r3, r2, #30
 80036b8:	bf18      	it	ne
 80036ba:	2300      	movne	r3, #0
 80036bc:	680e      	ldr	r6, [r1, #0]
 80036be:	bf08      	it	eq
 80036c0:	694b      	ldreq	r3, [r1, #20]
 80036c2:	1bf6      	subs	r6, r6, r7
 80036c4:	600f      	str	r7, [r1, #0]
 80036c6:	608b      	str	r3, [r1, #8]
 80036c8:	2e00      	cmp	r6, #0
 80036ca:	ddeb      	ble.n	80036a4 <__sflush_r+0xac>
 80036cc:	4633      	mov	r3, r6
 80036ce:	463a      	mov	r2, r7
 80036d0:	4628      	mov	r0, r5
 80036d2:	6a21      	ldr	r1, [r4, #32]
 80036d4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80036d8:	47e0      	blx	ip
 80036da:	2800      	cmp	r0, #0
 80036dc:	dc07      	bgt.n	80036ee <__sflush_r+0xf6>
 80036de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036e6:	f04f 30ff 	mov.w	r0, #4294967295
 80036ea:	81a3      	strh	r3, [r4, #12]
 80036ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036ee:	4407      	add	r7, r0
 80036f0:	1a36      	subs	r6, r6, r0
 80036f2:	e7e9      	b.n	80036c8 <__sflush_r+0xd0>
 80036f4:	20400001 	.word	0x20400001

080036f8 <_fflush_r>:
 80036f8:	b538      	push	{r3, r4, r5, lr}
 80036fa:	690b      	ldr	r3, [r1, #16]
 80036fc:	4605      	mov	r5, r0
 80036fe:	460c      	mov	r4, r1
 8003700:	b913      	cbnz	r3, 8003708 <_fflush_r+0x10>
 8003702:	2500      	movs	r5, #0
 8003704:	4628      	mov	r0, r5
 8003706:	bd38      	pop	{r3, r4, r5, pc}
 8003708:	b118      	cbz	r0, 8003712 <_fflush_r+0x1a>
 800370a:	6a03      	ldr	r3, [r0, #32]
 800370c:	b90b      	cbnz	r3, 8003712 <_fflush_r+0x1a>
 800370e:	f7ff f9b3 	bl	8002a78 <__sinit>
 8003712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d0f3      	beq.n	8003702 <_fflush_r+0xa>
 800371a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800371c:	07d0      	lsls	r0, r2, #31
 800371e:	d404      	bmi.n	800372a <_fflush_r+0x32>
 8003720:	0599      	lsls	r1, r3, #22
 8003722:	d402      	bmi.n	800372a <_fflush_r+0x32>
 8003724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003726:	f7ff fb9e 	bl	8002e66 <__retarget_lock_acquire_recursive>
 800372a:	4628      	mov	r0, r5
 800372c:	4621      	mov	r1, r4
 800372e:	f7ff ff63 	bl	80035f8 <__sflush_r>
 8003732:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003734:	4605      	mov	r5, r0
 8003736:	07da      	lsls	r2, r3, #31
 8003738:	d4e4      	bmi.n	8003704 <_fflush_r+0xc>
 800373a:	89a3      	ldrh	r3, [r4, #12]
 800373c:	059b      	lsls	r3, r3, #22
 800373e:	d4e1      	bmi.n	8003704 <_fflush_r+0xc>
 8003740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003742:	f7ff fb91 	bl	8002e68 <__retarget_lock_release_recursive>
 8003746:	e7dd      	b.n	8003704 <_fflush_r+0xc>

08003748 <__swhatbuf_r>:
 8003748:	b570      	push	{r4, r5, r6, lr}
 800374a:	460c      	mov	r4, r1
 800374c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003750:	4615      	mov	r5, r2
 8003752:	2900      	cmp	r1, #0
 8003754:	461e      	mov	r6, r3
 8003756:	b096      	sub	sp, #88	@ 0x58
 8003758:	da0c      	bge.n	8003774 <__swhatbuf_r+0x2c>
 800375a:	89a3      	ldrh	r3, [r4, #12]
 800375c:	2100      	movs	r1, #0
 800375e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003762:	bf14      	ite	ne
 8003764:	2340      	movne	r3, #64	@ 0x40
 8003766:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800376a:	2000      	movs	r0, #0
 800376c:	6031      	str	r1, [r6, #0]
 800376e:	602b      	str	r3, [r5, #0]
 8003770:	b016      	add	sp, #88	@ 0x58
 8003772:	bd70      	pop	{r4, r5, r6, pc}
 8003774:	466a      	mov	r2, sp
 8003776:	f000 f849 	bl	800380c <_fstat_r>
 800377a:	2800      	cmp	r0, #0
 800377c:	dbed      	blt.n	800375a <__swhatbuf_r+0x12>
 800377e:	9901      	ldr	r1, [sp, #4]
 8003780:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003784:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003788:	4259      	negs	r1, r3
 800378a:	4159      	adcs	r1, r3
 800378c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003790:	e7eb      	b.n	800376a <__swhatbuf_r+0x22>

08003792 <__smakebuf_r>:
 8003792:	898b      	ldrh	r3, [r1, #12]
 8003794:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003796:	079d      	lsls	r5, r3, #30
 8003798:	4606      	mov	r6, r0
 800379a:	460c      	mov	r4, r1
 800379c:	d507      	bpl.n	80037ae <__smakebuf_r+0x1c>
 800379e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80037a2:	6023      	str	r3, [r4, #0]
 80037a4:	6123      	str	r3, [r4, #16]
 80037a6:	2301      	movs	r3, #1
 80037a8:	6163      	str	r3, [r4, #20]
 80037aa:	b003      	add	sp, #12
 80037ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037ae:	466a      	mov	r2, sp
 80037b0:	ab01      	add	r3, sp, #4
 80037b2:	f7ff ffc9 	bl	8003748 <__swhatbuf_r>
 80037b6:	9f00      	ldr	r7, [sp, #0]
 80037b8:	4605      	mov	r5, r0
 80037ba:	4639      	mov	r1, r7
 80037bc:	4630      	mov	r0, r6
 80037be:	f7ff fbbf 	bl	8002f40 <_malloc_r>
 80037c2:	b948      	cbnz	r0, 80037d8 <__smakebuf_r+0x46>
 80037c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037c8:	059a      	lsls	r2, r3, #22
 80037ca:	d4ee      	bmi.n	80037aa <__smakebuf_r+0x18>
 80037cc:	f023 0303 	bic.w	r3, r3, #3
 80037d0:	f043 0302 	orr.w	r3, r3, #2
 80037d4:	81a3      	strh	r3, [r4, #12]
 80037d6:	e7e2      	b.n	800379e <__smakebuf_r+0xc>
 80037d8:	89a3      	ldrh	r3, [r4, #12]
 80037da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80037de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037e2:	81a3      	strh	r3, [r4, #12]
 80037e4:	9b01      	ldr	r3, [sp, #4]
 80037e6:	6020      	str	r0, [r4, #0]
 80037e8:	b15b      	cbz	r3, 8003802 <__smakebuf_r+0x70>
 80037ea:	4630      	mov	r0, r6
 80037ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037f0:	f000 f81e 	bl	8003830 <_isatty_r>
 80037f4:	b128      	cbz	r0, 8003802 <__smakebuf_r+0x70>
 80037f6:	89a3      	ldrh	r3, [r4, #12]
 80037f8:	f023 0303 	bic.w	r3, r3, #3
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	81a3      	strh	r3, [r4, #12]
 8003802:	89a3      	ldrh	r3, [r4, #12]
 8003804:	431d      	orrs	r5, r3
 8003806:	81a5      	strh	r5, [r4, #12]
 8003808:	e7cf      	b.n	80037aa <__smakebuf_r+0x18>
	...

0800380c <_fstat_r>:
 800380c:	b538      	push	{r3, r4, r5, lr}
 800380e:	2300      	movs	r3, #0
 8003810:	4d06      	ldr	r5, [pc, #24]	@ (800382c <_fstat_r+0x20>)
 8003812:	4604      	mov	r4, r0
 8003814:	4608      	mov	r0, r1
 8003816:	4611      	mov	r1, r2
 8003818:	602b      	str	r3, [r5, #0]
 800381a:	f7fd f8eb 	bl	80009f4 <_fstat>
 800381e:	1c43      	adds	r3, r0, #1
 8003820:	d102      	bne.n	8003828 <_fstat_r+0x1c>
 8003822:	682b      	ldr	r3, [r5, #0]
 8003824:	b103      	cbz	r3, 8003828 <_fstat_r+0x1c>
 8003826:	6023      	str	r3, [r4, #0]
 8003828:	bd38      	pop	{r3, r4, r5, pc}
 800382a:	bf00      	nop
 800382c:	20000280 	.word	0x20000280

08003830 <_isatty_r>:
 8003830:	b538      	push	{r3, r4, r5, lr}
 8003832:	2300      	movs	r3, #0
 8003834:	4d05      	ldr	r5, [pc, #20]	@ (800384c <_isatty_r+0x1c>)
 8003836:	4604      	mov	r4, r0
 8003838:	4608      	mov	r0, r1
 800383a:	602b      	str	r3, [r5, #0]
 800383c:	f7fd f8e9 	bl	8000a12 <_isatty>
 8003840:	1c43      	adds	r3, r0, #1
 8003842:	d102      	bne.n	800384a <_isatty_r+0x1a>
 8003844:	682b      	ldr	r3, [r5, #0]
 8003846:	b103      	cbz	r3, 800384a <_isatty_r+0x1a>
 8003848:	6023      	str	r3, [r4, #0]
 800384a:	bd38      	pop	{r3, r4, r5, pc}
 800384c:	20000280 	.word	0x20000280

08003850 <_sbrk_r>:
 8003850:	b538      	push	{r3, r4, r5, lr}
 8003852:	2300      	movs	r3, #0
 8003854:	4d05      	ldr	r5, [pc, #20]	@ (800386c <_sbrk_r+0x1c>)
 8003856:	4604      	mov	r4, r0
 8003858:	4608      	mov	r0, r1
 800385a:	602b      	str	r3, [r5, #0]
 800385c:	f7fd f8f0 	bl	8000a40 <_sbrk>
 8003860:	1c43      	adds	r3, r0, #1
 8003862:	d102      	bne.n	800386a <_sbrk_r+0x1a>
 8003864:	682b      	ldr	r3, [r5, #0]
 8003866:	b103      	cbz	r3, 800386a <_sbrk_r+0x1a>
 8003868:	6023      	str	r3, [r4, #0]
 800386a:	bd38      	pop	{r3, r4, r5, pc}
 800386c:	20000280 	.word	0x20000280

08003870 <memchr>:
 8003870:	4603      	mov	r3, r0
 8003872:	b510      	push	{r4, lr}
 8003874:	b2c9      	uxtb	r1, r1
 8003876:	4402      	add	r2, r0
 8003878:	4293      	cmp	r3, r2
 800387a:	4618      	mov	r0, r3
 800387c:	d101      	bne.n	8003882 <memchr+0x12>
 800387e:	2000      	movs	r0, #0
 8003880:	e003      	b.n	800388a <memchr+0x1a>
 8003882:	7804      	ldrb	r4, [r0, #0]
 8003884:	3301      	adds	r3, #1
 8003886:	428c      	cmp	r4, r1
 8003888:	d1f6      	bne.n	8003878 <memchr+0x8>
 800388a:	bd10      	pop	{r4, pc}

0800388c <_init>:
 800388c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800388e:	bf00      	nop
 8003890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003892:	bc08      	pop	{r3}
 8003894:	469e      	mov	lr, r3
 8003896:	4770      	bx	lr

08003898 <_fini>:
 8003898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389a:	bf00      	nop
 800389c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800389e:	bc08      	pop	{r3}
 80038a0:	469e      	mov	lr, r3
 80038a2:	4770      	bx	lr
