/*_____ I N C L U D E S ____________________________________________________*/
#include <stdio.h>
#include "r_cg_userdefine.h"

#include "misc_config.h"
#include "custom_func.h"
#include "simple_i2c_driver.h"

/*_____ D E C L A R A T I O N S ____________________________________________*/

struct flag_8bit flag_I2C_CTL;
#define FLAG_IIC10_TRIG_I2C_SEND                 		(flag_I2C_CTL.bit0)
#define FLAG_IIC10_TRIG_I2C_RCV                       	(flag_I2C_CTL.bit1)
#define FLAG_IIC11_TRIG_I2C_SEND                 		(flag_I2C_CTL.bit2)
#define FLAG_IIC11_TRIG_I2C_RCV                         (flag_I2C_CTL.bit3)
#define FLAG_I2C_REVERSE4                       	    (flag_I2C_CTL.bit4)
#define FLAG_I2C_REVERSE5                               (flag_I2C_CTL.bit5)
#define FLAG_I2C_REVERSE6                               (flag_I2C_CTL.bit6)
#define FLAG_I2C_REVERSE7                               (flag_I2C_CTL.bit7)

/*_____ D E F I N I T I O N S ______________________________________________*/

unsigned long u32IIC1xTimeOutCnt = 0;
unsigned long u32IIC10TimeOutCnt = 0;

/*_____ M A C R O S ________________________________________________________*/

/*_____ F U N C T I O N S __________________________________________________*/

#if defined (USE_IIC10)
// for driver level
MD_STATUS drv_IIC10_I2C_read(unsigned char adr, unsigned char * const rx_buf, unsigned short rx_num)
{
	MD_STATUS ret = MD_OK;

	R_IIC10_Master_Receive(adr, rx_buf, rx_num);

	// if (ret != MD_OK)
    // {
    //     printf("[drv_IIC10_I2C_read error]0x%02X\r\n" , ret);
	// 	return ret;
	// } 
    return ret;
}


MD_STATUS drv_IIC10_I2C_write(unsigned char adr, unsigned char * const tx_buf, unsigned short tx_num)
{
	MD_STATUS ret = MD_OK;

    R_IIC10_Master_Send(adr, tx_buf , tx_num);

	// if (ret != MD_OK)
    // {
    //     printf("[drv_IIC10_I2C_write error]0x%02X\r\n" , ret);
	// 	return ret;
	// } 
    return ret;
}

bool drv_Is_IIC10_bus_busy(void)
{
    // return IICBSY0;
    return 0;
}

void drv_IIC10_callback_error(unsigned char err)
{
    R_IIC10_StopCondition();
    #if defined (ENABLE_IIC10_CB_ERR_LOG)
    printf("IIC10 MD_STATUS:0x%02X\r\n",err);
    #endif
}

void drv_set_IIC10_receive_flag(bool flag)
{
    FLAG_IIC10_TRIG_I2C_RCV = flag;
}
bool drv_get_IIC10_receive_flag(void)
{
    return FLAG_IIC10_TRIG_I2C_RCV;
}

void drv_set_IIC10_send_flag(bool flag)
{
    FLAG_IIC10_TRIG_I2C_SEND = flag;
}
bool drv_get_IIC10_send_flag(void)
{
    return FLAG_IIC10_TRIG_I2C_SEND;
}

// for application

MD_STATUS IIC10_I2C_read(unsigned char device_addr,unsigned char reg_addr,unsigned char* rx_xfer_data,unsigned short rx_num)
{
	MD_STATUS ret = MD_OK;
    unsigned char tmp = 0;

    tmp = reg_addr;

    // u32IIC10TimeOutCnt = IIC1x_TIMEOUT_LIMIT;
    // while (drv_get_IIC10_send_flag() || drv_Is_IIC10_bus_busy())
    // {
    //     u32IIC10TimeOutCnt--;
    //     if(u32IIC10TimeOutCnt == 0)
    //     {
	// 		// R_IIC10_StopCondition();
    //         printf("%s bus busy(ready for xfer),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__ ,device_addr,reg_addr);
    //         return MD_BUSY1;
    //     }
    // } 	//Make sure bus is ready for xfer

	drv_set_IIC10_send_flag(1);
	ret = drv_IIC10_I2C_write(device_addr, &tmp, 1);
	if (ret != MD_OK)
    {
        #if defined (ENABLE_IIC10_RD_ERR_LOG)
        printf("[IIC10 read error1]0x%02X\r\n" , ret);
        #endif
		return ret;
	} 
    
    u32IIC10TimeOutCnt = IIC1x_TIMEOUT_LIMIT;
	while (drv_get_IIC10_send_flag() || drv_Is_IIC10_bus_busy())
    {
        u32IIC10TimeOutCnt--;
        if(u32IIC10TimeOutCnt == 0)
        {
			// R_IIC10_StopCondition();
            #if defined (ENABLE_IIC10_RD_ERR_LOG)
            printf("%s bus busy*(xfer is complete),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
            #endif
            return MD_BUSY2;
        }
    } 	//Wait until the xfer is complete

	drv_set_IIC10_receive_flag(1);
	ret = drv_IIC10_I2C_read(device_addr, rx_xfer_data, rx_num);

    u32IIC10TimeOutCnt = IIC1x_TIMEOUT_LIMIT;
	while (drv_get_IIC10_receive_flag() || drv_Is_IIC10_bus_busy())
    {
        u32IIC10TimeOutCnt--;
        if(u32IIC10TimeOutCnt == 0)
        {
			// R_IIC10_StopCondition();
            #if defined (ENABLE_IIC10_RD_ERR_LOG)
            printf("%s bus busy**(xfer is complete),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
            #endif
            return MD_BUSY2;
        }
    }  //Wait until the xfer is complete
	if (ret != MD_OK)
    {
        #if defined (ENABLE_IIC10_RD_ERR_LOG)
        printf("[IIC10 read error2]0x%02X\r\n" , ret);
        #endif
		return ret;
	} 

    // delay_ms(5);

    return ret;
}

MD_STATUS IIC10_I2C_write(unsigned char device_addr,unsigned char reg_addr,unsigned char* tx_xfer_data,unsigned short tx_num)
{
	MD_STATUS ret = MD_OK;
    unsigned char i = 0;
    unsigned char buffer[128] = {0};

    if (tx_num > 128)
    {
        printf("[IIC10_I2C_write]tx_num over range(%2d)\r\n",tx_num);

        return MD_ARGERROR;
    }

    buffer[0] = reg_addr;
    for ( i = 0 ; i < tx_num ; i++ )
    {
        buffer[i+1] = tx_xfer_data[i];
    }

    // u32IIC10TimeOutCnt = IIC1x_TIMEOUT_LIMIT;
    // while (drv_get_IIC10_send_flag() || drv_Is_IIC10_bus_busy())
    // {
    //     u32IIC10TimeOutCnt--;
    //     if(u32IIC10TimeOutCnt == 0)
    //     {
	// 		// R_IIC10_StopCondition();
    //         printf("%s bus busy(ready for xfer),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
    //         return MD_BUSY1;
    //     }
    // } 	//Make sure bus is ready for xfer

	drv_set_IIC10_send_flag(1);
	ret = drv_IIC10_I2C_write(device_addr, buffer , tx_num + 1);   // reg byte + data byte , at least 2 bytes
	if (ret != MD_OK)
    {
        #if defined (ENABLE_IIC10_WR_ERR_LOG)
        printf("[IIC10 write error1]0x%02X\r\n" , ret);
        #endif
		return ret;
	} 
    
    u32IIC10TimeOutCnt = IIC1x_TIMEOUT_LIMIT;
	while (drv_get_IIC10_send_flag() || drv_Is_IIC10_bus_busy())
    {
        u32IIC10TimeOutCnt--;
        if(u32IIC10TimeOutCnt == 0)
        {
			// R_IIC10_StopCondition();
            #if defined (ENABLE_IIC10_WR_ERR_LOG)
            printf("%s bus busy(xfer is complete),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
            #endif
            return MD_BUSY2;
        }
    } 	//Wait until the xfer is complete
   
    // delay_ms(5);

    return ret;
}
#endif

#if defined (USE_IIC11)
// for driver level
MD_STATUS drv_IIC11_I2C_read(unsigned char adr, unsigned char * const rx_buf, unsigned short rx_num)
{
	MD_STATUS ret = MD_OK;

	R_IIC11_Master_Receive(adr, rx_buf, rx_num);

	// if (ret != MD_OK)
    // {
    //     printf("[drv_IIC11_I2C_read error]0x%02X\r\n" , ret);
	// 	return ret;
	// } 
    return ret;
}


MD_STATUS drv_IIC11_I2C_write(unsigned char adr, unsigned char * const tx_buf, unsigned short tx_num)
{
	MD_STATUS ret = MD_OK;

    R_IIC11_Master_Send(adr, tx_buf , tx_num);

	// if (ret != MD_OK)
    // {
    //     printf("[drv_IIC11_I2C_write error]0x%02X\r\n" , ret);
	// 	return ret;
	// } 
    return ret;
}

bool drv_Is_IIC11_bus_busy(void)
{
    // return IICBSY0;
    return 0;
}

void drv_IIC11_callback_error(unsigned char err)
{
    R_IIC11_StopCondition();
    #if defined (ENABLE_IIC11_CB_ERR_LOG)
    printf("IIC11 MD_STATUS:0x%02X\r\n",err);
    #endif
}

void drv_set_IIC11_receive_flag(bool flag)
{
    FLAG_IIC11_TRIG_I2C_RCV = flag;
}
bool drv_get_IIC11_receive_flag(void)
{
    return FLAG_IIC11_TRIG_I2C_RCV;
}

void drv_set_IIC11_send_flag(bool flag)
{
    FLAG_IIC11_TRIG_I2C_SEND = flag;
}
bool drv_get_IIC11_send_flag(void)
{
    return FLAG_IIC11_TRIG_I2C_SEND;
}

// for application

MD_STATUS IIC11_I2C_read(unsigned char device_addr,unsigned char reg_addr,unsigned char* rx_xfer_data,unsigned short rx_num)
{
	MD_STATUS ret = MD_OK;
    unsigned char tmp = 0;

    tmp = reg_addr;

    // u32IIC1xTimeOutCnt = IIC1x_TIMEOUT_LIMIT;
    // while (drv_get_IIC11_send_flag() || drv_Is_IIC11_bus_busy())
    // {
    //     u32IIC1xTimeOutCnt--;
    //     if(u32IIC1xTimeOutCnt == 0)
    //     {
    //         printf("%s bus busy(ready for xfer),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__ ,device_addr,reg_addr);
    //         return MD_BUSY1;
    //     }
    // } 	//Make sure bus is ready for xfer

	drv_set_IIC11_send_flag(1);
	ret = drv_IIC11_I2C_write(device_addr, &tmp, 1);
	if (ret != MD_OK)
    {
        #if defined (ENABLE_IIC11_RD_ERR_LOG)
        printf("[IIC11 read error1]0x%02X\r\n" , ret);
        #endif
		return ret;
	} 

    u32IIC1xTimeOutCnt = IIC1x_TIMEOUT_LIMIT;
	while (drv_get_IIC11_send_flag() || drv_Is_IIC11_bus_busy())
    {
        u32IIC1xTimeOutCnt--;
        if(u32IIC1xTimeOutCnt == 0)
        {
            #if defined (ENABLE_IIC11_RD_ERR_LOG)
            printf("%s bus busy*(xfer is complete),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
            #endif
            return MD_BUSY2;
        }
    } 	//Wait until the xfer is complete

    // R_IIC11_StopCondition();
	drv_set_IIC11_receive_flag(1);
	ret = drv_IIC11_I2C_read(device_addr, rx_xfer_data, rx_num);
    
    u32IIC1xTimeOutCnt = IIC1x_TIMEOUT_LIMIT;
	while (drv_get_IIC11_receive_flag() || drv_Is_IIC11_bus_busy())
    {
        u32IIC1xTimeOutCnt--;
        if(u32IIC1xTimeOutCnt == 0)
        {
            #if defined (ENABLE_IIC11_RD_ERR_LOG)
            printf("%s bus busy**(xfer is complete),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
            #endif
            return MD_BUSY2;
        }
    } 	//Wait until the xfer is complete
	if (ret != MD_OK)
    {        
        #if defined (ENABLE_IIC11_RD_ERR_LOG)
        printf("[IIC11 read error2]0x%02X\r\n" , ret);
        #endif
		return ret;
	} 
    // R_IIC11_StopCondition();

    // delay_ms(5);

    return ret;
}

MD_STATUS IIC11_I2C_write(unsigned char device_addr,unsigned char reg_addr,unsigned char* tx_xfer_data,unsigned short tx_num)
{
	MD_STATUS ret = MD_OK;
    unsigned char i = 0;
    unsigned char buffer[128] = {0};

    if (tx_num > 128)
    {
        printf("[IIC11_I2C_write]tx_num over range(%2d)\r\n",tx_num);

        return MD_ARGERROR;
    }

    buffer[0] = reg_addr;
    for ( i = 0 ; i < tx_num ; i++ )
    {
        buffer[i+1] = tx_xfer_data[i];
    }

    // u32IIC1xTimeOutCnt = IIC1x_TIMEOUT_LIMIT;
    // while (drv_get_IIC11_send_flag() || drv_Is_IIC11_bus_busy())
    // {
    //     u32IIC1xTimeOutCnt--;
    //     if(u32IIC1xTimeOutCnt == 0)
    //     {
    //         printf("%s bus busy(ready for xfer),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
    //         return MD_BUSY1;
    //     }
    // } 	//Make sure bus is ready for xfer

	drv_set_IIC11_send_flag(1);
	ret = drv_IIC11_I2C_write(device_addr, buffer , tx_num + 1);   // reg byte + data byte , at least 2 bytes
	if (ret != MD_OK)
    {
        #if defined (ENABLE_IIC11_WR_ERR_LOG)
        printf("[IIC11 write error1]0x%02X\r\n" , ret);
        #endif
		return ret;
	} 
    
    u32IIC1xTimeOutCnt = IIC1x_TIMEOUT_LIMIT;
	while (drv_get_IIC11_send_flag() || drv_Is_IIC11_bus_busy())
    {
        u32IIC1xTimeOutCnt--;
        if(u32IIC1xTimeOutCnt == 0)
        {
            #if defined (ENABLE_IIC11_WR_ERR_LOG)
            printf("%s bus busy(xfer is complete),dev addr:0x%02X,reg addr:0x%02X\r\n",__func__,device_addr,reg_addr);
            #endif
            return MD_BUSY2;
        }
    } 	//Wait until the xfer is complete
    // R_IIC11_StopCondition();
   
    // delay_ms(5);

    return ret;
}
#endif



