{"_id": "516ed9f3e88f3d77defbd73a", "categories": {"audience": [{"fullname": "Science/Research", "fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "id": 367, "shortname": "scienceresearch"}], "database": [{"fullname": "MySQL", "fullpath": "Database Environment :: Network-based DBMS :: MySQL", "id": 524, "shortname": "db_net_mysql"}], "developmentstatus": [{"fullname": "2 - Pre-Alpha", "fullpath": "Development Status :: 2 - Pre-Alpha", "id": 8, "shortname": "prealpha"}], "environment": [{"fullname": "Project is a 3D engine", "fullpath": "User Interface :: Grouping and Descriptive Categories (UI) :: Project is a 3D engine", "id": 466, "shortname": "ui_meta_3d"}], "language": [{"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "Academic Free License (AFL)", "fullpath": "License :: OSI-Approved Open Source :: Academic Free License (AFL)", "id": 324, "shortname": "afl"}], "os": [{"fullname": "OS Independent (Written in an interpreted language)", "fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Independent (Written in an interpreted language)", "id": 235, "shortname": "independent"}], "topic": [{"fullname": "Hardware", "fullpath": "Topic :: System :: Hardware", "id": 146, "shortname": "hardware"}, {"fullname": "3D Rendering", "fullpath": "Topic :: Multimedia :: Graphics :: 3D Rendering", "id": 110, "shortname": "3drendering"}], "translation": [{"fullname": "English", "fullpath": "Translations :: English", "id": 275, "shortname": "english"}, {"fullname": "Spanish", "fullpath": "Translations :: Spanish", "id": 277, "shortname": "spanish"}]}, "creation_date": "2007-08-21", "developers": [{"name": "mjalvarado", "url": "http://sourceforge.net/u/mjalvarado/", "username": "mjalvarado"}, {"name": "Diego", "url": "http://sourceforge.net/u/diegovalverde/", "username": "diegovalverde"}, {"name": "kidambi sudhakar", "url": "http://sourceforge.net/u/sudhakar/", "username": "sudhakar"}], "external_homepage": "http://rtucr.sourceforge.net", "icon_url": null, "labels": [], "moved_to_url": "", "name": "RTUCR", "preferred_support_tool": "", "preferred_support_url": "", "private": false, "screenshots": [], "short_description": "A Verilog design for a simple ASIC that executes the Ray Tracing Algorithm.", "shortname": "rtucr", "socialnetworks": [], "status": "active", "summary": "", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 203903}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Code", "mount_point": "code", "name": "svn"}, {"label": "Cvs", "mount_point": "cvs", "name": "cvs"}, {"label": "Mailing Lists", "mount_point": "mailman", "name": "mailman"}, {"label": "Activity", "mount_point": "activity", "name": "activity"}], "url": "http://sourceforge.net/p/rtucr/", "video_url": ""}
