

================================================================
== Vivado HLS Report for 'digitRecognizer'
================================================================
* Date:           Mon Dec 17 16:48:51 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        layer_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.58|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   22|   22|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- ho_loop  |   20|   20|         2|          -|          -|    10|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_4 (4)  [1/1] 0.00ns
_ifconv1:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x i64]* %inputData) nounwind, !map !31

ST_1: StgValue_5 (5)  [1/1] 0.00ns
_ifconv1:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x i64]* %output_r) nounwind, !map !37

ST_1: StgValue_6 (6)  [1/1] 0.00ns
_ifconv1:2  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @digitRecognizer_str) nounwind

ST_1: StgValue_7 (7)  [1/1] 1.59ns  loc: layer_hls/src/digitRecognizer.cpp:22
_ifconv1:3  br label %.preheader


 <State 2>: 5.58ns
ST_2: o_1 (9)  [1/1] 0.00ns
.preheader:0  %o_1 = phi i4 [ %o, %_ifconv ], [ 0, %_ifconv1 ]

ST_2: exitcond1 (10)  [1/1] 3.10ns  loc: layer_hls/src/digitRecognizer.cpp:22
.preheader:1  %exitcond1 = icmp eq i4 %o_1, -6

ST_2: empty (11)  [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: o (12)  [1/1] 2.35ns  loc: layer_hls/src/digitRecognizer.cpp:22
.preheader:3  %o = add i4 %o_1, 1

ST_2: StgValue_12 (13)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:22
.preheader:4  br i1 %exitcond1, label %0, label %_ifconv

ST_2: tmp_cast (17)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:22
_ifconv:2  %tmp_cast = zext i4 %o_1 to i10

ST_2: tmp_1 (18)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:22
_ifconv:3  %tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %o_1, i5 0)

ST_2: p_shl_cast (19)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:4  %p_shl_cast = zext i9 %tmp_1 to i10

ST_2: tmp_2 (20)  [1/1] 2.32ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:5  %tmp_2 = add i10 %tmp_cast, %p_shl_cast

ST_2: tmp_2_cast (21)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:6  %tmp_2_cast = zext i10 %tmp_2 to i32

ST_2: hiddenToOutputWeight (22)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:7  %hiddenToOutputWeight = getelementptr [330 x i2]* @hiddenToOutputWeight, i32 0, i32 %tmp_2_cast

ST_2: sum (23)  [2/2] 3.25ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:8  %sum = load i2* %hiddenToOutputWeight, align 1

ST_2: StgValue_20 (29)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:38
:0  ret void


 <State 3>: 5.58ns
ST_3: StgValue_21 (15)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:22
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind

ST_3: tmp (16)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:1  %tmp = zext i4 %o_1 to i32

ST_3: sum (23)  [1/2] 3.25ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:8  %sum = load i2* %hiddenToOutputWeight, align 1

ST_3: sum_cast (24)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:24
_ifconv:9  %sum_cast = sext i2 %sum to i64

ST_3: output_addr (25)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:28
_ifconv:10  %output_addr = getelementptr [10 x i64]* %output_r, i32 0, i32 %tmp

ST_3: StgValue_26 (26)  [1/1] 2.32ns  loc: layer_hls/src/digitRecognizer.cpp:28
_ifconv:11  store i64 %sum_cast, i64* %output_addr, align 8

ST_3: StgValue_27 (27)  [1/1] 0.00ns  loc: layer_hls/src/digitRecognizer.cpp:22
_ifconv:12  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', layer_hls/src/digitRecognizer.cpp:22) [9]  (1.59 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', layer_hls/src/digitRecognizer.cpp:22) [9]  (0 ns)
	'add' operation ('tmp_2', layer_hls/src/digitRecognizer.cpp:24) [20]  (2.32 ns)
	'getelementptr' operation ('hiddenToOutputWeight', layer_hls/src/digitRecognizer.cpp:24) [22]  (0 ns)
	'load' operation ('sum', layer_hls/src/digitRecognizer.cpp:24) on array 'hiddenToOutputWeight' [23]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('sum', layer_hls/src/digitRecognizer.cpp:24) on array 'hiddenToOutputWeight' [23]  (3.25 ns)
	'store' operation (layer_hls/src/digitRecognizer.cpp:28) of variable 'sum_cast', layer_hls/src/digitRecognizer.cpp:24 on array 'output_r' [26]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
