$date
	Sun Oct 23 04:40:57 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#895189
b11 !
1"
#895190
b11 &
b11 %
1$
#895191
0"
#895194
b1010 &
b1010 %
#895198
b101 &
b101 %
#895202
b10000 &
b10000 %
#895206
b1000 &
b1000 %
#895210
b100 &
b100 %
#895214
b10 &
b10 %
#895218
b1 &
b1 %
1#
#895222
b0 &
0#
b0 %
0$
#1906562
b1100 &
b1100 %
1$
b1100 !
1"
#1906563
0"
#1906566
b110 &
b110 %
#1906570
b11 &
b11 %
#1906574
b1010 &
b1010 %
#1906578
b101 &
b101 %
#1906582
b10000 &
b10000 %
#1906586
b1000 &
b1000 %
#1906590
b100 &
b100 %
#1906594
b10 &
b10 %
#1906598
b1 &
1#
b1 %
#1906602
b0 &
b0 %
0#
0$
#2962235
b100 !
1"
#2962238
b100 &
b100 %
1$
#2962239
0"
#2962242
b10 &
b10 %
#2962246
b1 &
1#
b1 %
#2962250
b0 &
b0 %
0#
0$
#4500012
