# do src/simulation/run_lint.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/testbenches/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package definitions
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/activation_function.sv 
# -- Compiling package activation_function_sv_unit
# -- Importing package definitions
# -- Compiling module ActivationFunction
# 
# Top level modules:
# 	ActivationFunction
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/address_register.sv 
# -- Compiling module AdressRegister
# 
# Top level modules:
# 	AdressRegister
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/controller.sv 
# -- Compiling package controller_sv_unit
# -- Importing package definitions
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/mac_unit.sv 
# -- Compiling package mac_unit_sv_unit
# -- Importing package definitions
# -- Compiling module MacUnit
# 
# Top level modules:
# 	MacUnit
# End time: 00:17:24 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:24 on Mar 22,2022
# vlog -sv -work work src/serializer.sv 
# -- Compiling module Serializer
# 
# Top level modules:
# 	Serializer
# End time: 00:17:25 on Mar 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:17:25 on Mar 22,2022
# vlog -sv -work work src/neural_network.sv 
# -- Compiling package neural_network_sv_unit
# -- Importing package definitions
# -- Compiling module NeuralNetwork
# 
# Top level modules:
# 	NeuralNetwork
# End time: 00:17:25 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ns -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:17:25 on Mar 22,2022
# Loading sv_std.std
# Loading work.definitions
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.neural_network_sv_unit
# Loading work.NeuralNetwork
# Loading work.Memory
# Loading work.Adder
# Loading work.Serializer
# Loading work.activation_function_sv_unit
# Loading work.ActivationFunction
# Loading work.controller_sv_unit
# Loading work.Controller
# Loading work.mac_unit_sv_unit
# Loading work.MacUnit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst_mem'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/inst_mem File: src/neural_network.sv Line: 140
# ** Warning: (vsim-3722) src/neural_network.sv(140): [TFMPC] - Missing connection for port 'data_in'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (6) for port 'inst_write_addr'. The port definition is at: src/controller.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/nn/controller File: src/neural_network.sv Line: 150
# End time: 00:17:25 on Mar 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
