TimeQuest Timing Analyzer report for cpu_prj
Thu Nov 09 16:10:04 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Recovery: 'clk'
 16. Slow 1200mV 85C Model Removal: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Recovery: 'clk'
 32. Slow 1200mV 0C Model Removal: 'clk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'clk'
 45. Fast 1200mV 0C Model Hold: 'clk'
 46. Fast 1200mV 0C Model Recovery: 'clk'
 47. Fast 1200mV 0C Model Removal: 'clk'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Board Trace Model Assignments
 60. Input Transition Times
 61. Signal Integrity Metrics (Slow 1200mv 0c Model)
 62. Signal Integrity Metrics (Slow 1200mv 85c Model)
 63. Signal Integrity Metrics (Fast 1200mv 0c Model)
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; cpu_prj                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.3%      ;
;     Processors 5-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_prj.sdc   ; OK     ; Thu Nov 09 16:10:01 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 16.000 ; 62.5 MHz  ; 0.000 ; 8.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 33.27 MHz ; 33.27 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -14.061 ; -11778.601        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; 11.226 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clk   ; 3.608 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 7.657 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.061 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 30.339     ;
; -14.051 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 30.331     ;
; -14.016 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.235      ; 30.299     ;
; -14.001 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.235      ; 30.284     ;
; -13.923 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.249      ; 30.220     ;
; -13.919 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.249      ; 30.216     ;
; -13.787 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 30.083     ;
; -13.785 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.256      ; 30.089     ;
; -13.781 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 30.077     ;
; -13.777 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 30.075     ;
; -13.771 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 30.069     ;
; -13.749 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 30.045     ;
; -13.742 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 30.043     ;
; -13.736 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 30.037     ;
; -13.730 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 30.029     ;
; -13.727 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 30.028     ;
; -13.721 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 30.022     ;
; -13.720 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 30.021     ;
; -13.685 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.256      ; 29.989     ;
; -13.670 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.974     ;
; -13.661 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.964     ;
; -13.658 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 29.936     ;
; -13.657 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.232      ; 29.937     ;
; -13.657 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.960     ;
; -13.655 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.958     ;
; -13.651 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.954     ;
; -13.648 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.234      ; 29.930     ;
; -13.646 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.944     ;
; -13.638 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.236      ; 29.922     ;
; -13.632 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 29.897     ;
; -13.613 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.237      ; 29.898     ;
; -13.604 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 29.910     ;
; -13.603 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.239      ; 29.890     ;
; -13.601 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 29.900     ;
; -13.600 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 29.906     ;
; -13.591 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.892     ;
; -13.588 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.239      ; 29.875     ;
; -13.583 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 29.861     ;
; -13.581 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.233      ; 29.862     ;
; -13.577 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.873     ;
; -13.567 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.243      ; 29.858     ;
; -13.567 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.865     ;
; -13.556 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.256      ; 29.860     ;
; -13.541 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.845     ;
; -13.532 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.833     ;
; -13.523 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.262      ; 29.833     ;
; -13.517 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.818     ;
; -13.517 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.262      ; 29.827     ;
; -13.510 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.811     ;
; -13.506 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.807     ;
; -13.505 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.801     ;
; -13.495 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.793     ;
; -13.487 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.249      ; 29.784     ;
; -13.487 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.789     ;
; -13.481 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.783     ;
; -13.477 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 29.776     ;
; -13.475 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 29.781     ;
; -13.471 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 29.777     ;
; -13.466 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.265      ; 29.779     ;
; -13.460 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.761     ;
; -13.451 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.754     ;
; -13.447 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.743     ;
; -13.447 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.750     ;
; -13.445 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.746     ;
; -13.442 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.254      ; 29.744     ;
; -13.439 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 29.717     ;
; -13.437 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.250      ; 29.735     ;
; -13.431 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.242      ; 29.721     ;
; -13.430 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.257      ; 29.735     ;
; -13.427 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.249      ; 29.724     ;
; -13.427 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.729     ;
; -13.421 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.244      ; 29.713     ;
; -13.417 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.251      ; 29.716     ;
; -13.402 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.253      ; 29.703     ;
; -13.387 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.253      ; 29.688     ;
; -13.386 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.247      ; 29.681     ;
; -13.384 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.680     ;
; -13.384 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.688     ;
; -13.383 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.250      ; 29.681     ;
; -13.382 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.254      ; 29.684     ;
; -13.379 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.682     ;
; -13.378 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.674     ;
; -13.378 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.256      ; 29.682     ;
; -13.377 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.250      ; 29.675     ;
; -13.375 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.255      ; 29.678     ;
; -13.372 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.260      ; 29.680     ;
; -13.371 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.247      ; 29.666     ;
; -13.367 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.254      ; 29.669     ;
; -13.366 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.234      ; 29.648     ;
; -13.361 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.256      ; 29.665     ;
; -13.360 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.656     ;
; -13.360 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.257      ; 29.665     ;
; -13.358 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.235      ; 29.641     ;
; -13.357 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.256      ; 29.661     ;
; -13.356 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.236      ; 29.640     ;
; -13.352 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.235      ; 29.635     ;
; -13.351 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 29.642     ;
; -13.349 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.245      ; 29.642     ;
; -13.345 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 29.636     ;
; -13.339 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.247      ; 29.634     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; timer:u_timer|timer_ctrl[0]                                       ; timer:u_timer|timer_ctrl[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|cause[2]                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[1]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[3]                                ; uart_debug:u_uart_debug|bit_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|byte_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[0]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; uart:u_uart|uart_rx_state.RX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[1]                                         ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[2]                                         ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[3]                                         ; uart:u_uart|rx_bit_cnt[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.END                                     ; uart:u_uart|uart_rx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.IDLE                                    ; uart:u_uart|uart_rx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_ctrl[0]                                          ; uart:u_uart|uart_ctrl[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.BEGIN                                   ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.END                                     ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_ctrl[1]                                          ; uart:u_uart|uart_ctrl[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|tx_data_rd                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; timer:u_timer|timer_ctrl[2]                                       ; timer:u_timer|timer_ctrl[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart:u_uart|rx_bit_cnt[0]                                         ; uart:u_uart|rx_bit_cnt[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.489 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.782      ;
; 0.499 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]              ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]              ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[20]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[20]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0] ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[30]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[30]                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[0][0] ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[25]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[25]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[19]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[19]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[9]                       ; RISCV:u_RISCV|clint:u_clint|ins_addr[9]                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.796      ;
; 0.508 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[18]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[10]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[10]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.515 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.808      ;
; 0.517 ; rom:u_rom|_rom_rtl_1_bypass[33]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.811      ;
; 0.520 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; uart:u_uart|uart_rx_delay                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.813      ;
; 0.521 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.814      ;
; 0.526 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[12]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[12]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[11]                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[15]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[15]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[14]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[14]                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[3]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[16]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[16]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[23]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[23]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; uart:u_uart|uart_rx_data_buf_temp[6]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.821      ;
; 0.537 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.830      ;
; 0.551 ; rst_ctrl:u_rst_ctrl|rst_n                                         ; RISCV:u_RISCV|clint:u_clint|cause[0]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.844      ;
; 0.631 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[4]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.311      ;
; 0.635 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[3]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.315      ;
; 0.642 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[11]               ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.322      ;
; 0.643 ; uart_debug:u_uart_debug|wr_data_reg[2]                            ; uart_debug:u_uart_debug|mem_wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; uart_debug:u_uart_debug|wr_data_reg[5]                            ; uart_debug:u_uart_debug|mem_wr_data_o[5]                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[0]                            ; uart_debug:u_uart_debug|mem_wr_data_o[0]                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.936      ;
; 0.648 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[6]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.328      ;
; 0.652 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.945      ;
; 0.665 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[5]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[5]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.959      ;
; 0.666 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[24]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[24]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.960      ;
; 0.667 ; uart_debug:u_uart_debug|data_rd_flag                              ; uart_debug:u_uart_debug|rib_wr_req_o                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MSTATUS_MRET            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[21]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.961      ;
; 0.668 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[30]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[30]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.961      ;
; 0.668 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[4]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[4]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.961      ;
; 0.670 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[0]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[0]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.963      ;
; 0.683 ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.977      ;
; 0.687 ; uart_debug:u_uart_debug|wr_data_reg[7]                            ; uart_debug:u_uart_debug|mem_wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.980      ;
; 0.688 ; uart_debug:u_uart_debug|wr_data_reg[1]                            ; uart_debug:u_uart_debug|mem_wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.981      ;
; 0.689 ; uart_debug:u_uart_debug|wr_data_reg[4]                            ; uart_debug:u_uart_debug|mem_wr_data_o[4]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.982      ;
; 0.694 ; uart_debug:u_uart_debug|wr_data_reg[3]                            ; uart_debug:u_uart_debug|mem_wr_data_o[3]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.987      ;
; 0.699 ; rst_ctrl:u_rst_ctrl|rst_reg                                       ; rst_ctrl:u_rst_ctrl|rst_n                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.992      ;
; 0.702 ; uart:u_uart|uart_rx_data_buf_temp[0]                              ; uart:u_uart|uart_rx_data_buf[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.995      ;
; 0.703 ; RISCV:u_RISCV|clint:u_clint|cause[1]                              ; RISCV:u_RISCV|clint:u_clint|wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.083      ; 0.998      ;
; 0.703 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[9]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.426      ; 1.383      ;
; 0.704 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[10]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[10]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.998      ;
; 0.706 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf_temp[5]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf_temp[0]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; uart:u_uart|uart_rx_data_buf_temp[2]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; uart:u_uart|uart_rx_data_buf[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[6]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[6]                                                        ; clk          ; clk         ; 0.000        ; 0.083      ; 1.002      ;
; 0.708 ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; uart:u_uart|uart_rx_data_buf[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 1.001      ;
; 0.708 ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; uart:u_uart|uart_rx_data_buf_temp[1]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 1.001      ;
; 0.710 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[24]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[24]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.003      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                          ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.226 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[14]          ; clk          ; clk         ; 16.000       ; -0.113     ; 4.662      ;
; 11.226 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[8]           ; clk          ; clk         ; 16.000       ; -0.113     ; 4.662      ;
; 11.226 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[10]          ; clk          ; clk         ; 16.000       ; -0.113     ; 4.662      ;
; 11.227 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[29]     ; clk          ; clk         ; 16.000       ; -0.117     ; 4.657      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[29]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[29]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[12]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[12]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[20]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[20]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[18]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[18]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[18]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[18]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[27]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[27]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[27]                                        ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[14]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[14]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[17]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[17]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[21]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[21]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[24]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[24]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[13]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[13]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[22]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[22]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[28]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[28]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[28]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[28]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[16]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[16]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[16]                                      ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[16]                                        ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[25]                                      ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[2]                                            ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[2]                                            ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[30]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[30]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[26]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[26]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[26]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[26]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[0]                                            ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[0]                                            ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[31]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[31]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[31]                                        ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[25]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.660      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; clk          ; clk         ; 16.000       ; -0.100     ; 4.665      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[16]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[17]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[18]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[19]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[20]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[21]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[22]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[23]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[24]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[25]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[26]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[27]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[28]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[29]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[7]      ; clk          ; clk         ; 16.000       ; -0.101     ; 4.664      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[27]     ; clk          ; clk         ; 16.000       ; -0.103     ; 4.662      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[31] ; clk          ; clk         ; 16.000       ; -0.101     ; 4.664      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[30]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[31]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.672      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]          ; clk          ; clk         ; 16.000       ; -0.103     ; 4.662      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]          ; clk          ; clk         ; 16.000       ; -0.103     ; 4.662      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; clk          ; clk         ; 16.000       ; -0.103     ; 4.662      ;
; 11.236 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; clk          ; clk         ; 16.000       ; -0.103     ; 4.662      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[16]                             ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[8]                              ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[0]                              ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[0]                            ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[26]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[18]                             ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[10]                             ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[10]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[2]                              ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[2]                            ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[27]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[29]                             ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[21]                             ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[21]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[29]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[13]                             ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[5]                              ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[5]                            ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[12]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[20]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[20]                                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[20]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[18]                           ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
; 11.237 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[14]                                    ; clk          ; clk         ; 16.000       ; -0.105     ; 4.659      ;
+--------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                          ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.608 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[17] ; clk          ; clk         ; 0.000        ; 0.593      ; 4.413      ;
; 3.623 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.579      ; 4.414      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[12]                  ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[10]                  ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[9]                   ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[6]                   ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[4]                   ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[7]                   ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[0]                   ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[3]                   ; clk          ; clk         ; 0.000        ; 0.573      ; 4.413      ;
; 3.630 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[30]                  ; clk          ; clk         ; 0.000        ; 0.578      ; 4.420      ;
; 3.630 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[28]                  ; clk          ; clk         ; 0.000        ; 0.578      ; 4.420      ;
; 3.640 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[11]                  ; clk          ; clk         ; 0.000        ; 0.562      ; 4.414      ;
; 3.641 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.580      ; 4.433      ;
; 3.641 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[31]                  ; clk          ; clk         ; 0.000        ; 0.559      ; 4.412      ;
; 3.643 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[18] ; clk          ; clk         ; 0.000        ; 0.560      ; 4.415      ;
; 3.643 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; clk          ; clk         ; 0.000        ; 0.560      ; 4.415      ;
; 3.643 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[30] ; clk          ; clk         ; 0.000        ; 0.560      ; 4.415      ;
; 3.643 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.560      ; 4.415      ;
; 3.643 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[22] ; clk          ; clk         ; 0.000        ; 0.560      ; 4.415      ;
; 3.643 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]   ; clk          ; clk         ; 0.000        ; 0.564      ; 4.419      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[12] ; clk          ; clk         ; 0.000        ; 0.557      ; 4.415      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[13] ; clk          ; clk         ; 0.000        ; 0.557      ; 4.415      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[21] ; clk          ; clk         ; 0.000        ; 0.556      ; 4.414      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[23] ; clk          ; clk         ; 0.000        ; 0.556      ; 4.414      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.556      ; 4.414      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[25] ; clk          ; clk         ; 0.000        ; 0.556      ; 4.414      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[26] ; clk          ; clk         ; 0.000        ; 0.556      ; 4.414      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.556      ; 4.414      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[24] ; clk          ; clk         ; 0.000        ; 0.556      ; 4.414      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[14] ; clk          ; clk         ; 0.000        ; 0.557      ; 4.415      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.557      ; 4.415      ;
; 3.646 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[11] ; clk          ; clk         ; 0.000        ; 0.557      ; 4.415      ;
; 3.683 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; clk          ; clk         ; 0.000        ; 0.515      ; 4.410      ;
; 3.683 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.515      ; 4.410      ;
; 3.684 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.516      ; 4.412      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[18]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[22]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[24]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[25]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[26]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[27]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[28]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[29]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[30]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[4]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[7]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[5]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[3]                                ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[2]                                ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[2]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[1]                                ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[0]                                ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[0]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[3]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[1]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf[6]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[6]                                            ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.119 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[6]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.420      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[4]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[4]                                            ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[17]                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[9]  ; clk          ; clk         ; 0.000        ; 0.080      ; 4.412      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.411      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[5]  ; clk          ; clk         ; 0.000        ; 0.079      ; 4.411      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[2]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[2]                                            ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[25]                                           ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[3]                                            ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.120 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[3]                                     ; clk          ; clk         ; 0.000        ; 0.089      ; 4.421      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[2]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[3]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[4]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[5]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[6]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[7]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[8]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[9]                            ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[10]                           ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[11]                           ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[12]                           ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[13]                           ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; clk          ; clk         ; 0.000        ; 0.087      ; 4.420      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|rx_baud_cnt[0]                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 4.421      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|rx_baud_cnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 4.421      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|rx_baud_cnt[2]                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 4.421      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|rx_baud_cnt[3]                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 4.421      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|rx_baud_cnt[5]                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 4.421      ;
; 4.121 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|rx_baud_cnt[6]                                          ; clk          ; clk         ; 0.000        ; 0.088      ; 4.421      ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.657 ; 7.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.657 ; 7.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.725 ; -0.592 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.758  ; 2.009  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 1.086  ; 0.943  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.301 ; -1.531 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+---------------+------------+-------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+--------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.887 ; 10.254 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.216 ; 8.333  ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 9.887 ; 10.254 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.676 ; 8.815  ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 9.731 ; 9.912  ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.913 ; 7.993  ; Rise       ; clk             ;
+---------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.925 ; 8.039 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 7.925 ; 8.039 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 9.529 ; 9.884 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.366 ; 8.501 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 9.378 ; 9.554 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.634 ; 7.713 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 35.88 MHz ; 35.88 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -11.870 ; -9329.433        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; 11.596 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 3.229 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.665 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                    ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.870 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 28.113     ;
; -11.863 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 28.105     ;
; -11.827 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.205      ; 28.071     ;
; -11.822 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.220      ; 28.081     ;
; -11.819 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.219      ; 28.077     ;
; -11.815 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 28.061     ;
; -11.664 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.924     ;
; -11.661 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.921     ;
; -11.657 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.916     ;
; -11.654 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.913     ;
; -11.645 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.225      ; 27.909     ;
; -11.626 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 27.892     ;
; -11.623 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.226      ; 27.888     ;
; -11.623 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 27.889     ;
; -11.621 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.222      ; 27.882     ;
; -11.620 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.226      ; 27.885     ;
; -11.618 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.222      ; 27.879     ;
; -11.609 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.872     ;
; -11.606 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.869     ;
; -11.555 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.814     ;
; -11.548 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.807     ;
; -11.525 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 27.771     ;
; -11.492 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.201      ; 27.732     ;
; -11.491 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 27.733     ;
; -11.489 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.749     ;
; -11.488 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.203      ; 27.730     ;
; -11.482 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.741     ;
; -11.476 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.216      ; 27.731     ;
; -11.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.191      ; 27.688     ;
; -11.451 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 27.717     ;
; -11.449 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.232      ; 27.720     ;
; -11.448 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.226      ; 27.713     ;
; -11.446 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.232      ; 27.717     ;
; -11.446 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.222      ; 27.707     ;
; -11.434 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.697     ;
; -11.414 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 27.657     ;
; -11.366 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.626     ;
; -11.359 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.625     ;
; -11.359 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.618     ;
; -11.356 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.622     ;
; -11.352 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.618     ;
; -11.349 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.615     ;
; -11.336 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 27.600     ;
; -11.329 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 27.582     ;
; -11.329 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.592     ;
; -11.328 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 27.594     ;
; -11.326 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 27.579     ;
; -11.325 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.226      ; 27.590     ;
; -11.323 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.222      ; 27.584     ;
; -11.311 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.574     ;
; -11.304 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.208      ; 27.551     ;
; -11.298 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.231      ; 27.568     ;
; -11.297 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 27.543     ;
; -11.295 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.210      ; 27.544     ;
; -11.295 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 27.564     ;
; -11.293 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.226      ; 27.558     ;
; -11.292 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.210      ; 27.541     ;
; -11.287 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 27.541     ;
; -11.286 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 27.543     ;
; -11.283 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 27.540     ;
; -11.282 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.220      ; 27.541     ;
; -11.281 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 27.548     ;
; -11.280 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.223      ; 27.542     ;
; -11.280 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 27.533     ;
; -11.279 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.220      ; 27.538     ;
; -11.277 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.223      ; 27.539     ;
; -11.274 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.232      ; 27.545     ;
; -11.270 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.202      ; 27.511     ;
; -11.261 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.209      ; 27.509     ;
; -11.256 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 27.519     ;
; -11.253 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.223      ; 27.515     ;
; -11.252 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.208      ; 27.499     ;
; -11.249 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.221      ; 27.509     ;
; -11.249 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.211      ; 27.499     ;
; -11.249 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.208      ; 27.496     ;
; -11.246 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.220      ; 27.505     ;
; -11.244 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.216      ; 27.499     ;
; -11.242 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.225      ; 27.506     ;
; -11.232 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 27.489     ;
; -11.224 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 27.488     ;
; -11.218 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 27.474     ;
; -11.217 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.224      ; 27.480     ;
; -11.208 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.468     ;
; -11.205 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.465     ;
; -11.187 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 27.433     ;
; -11.186 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.231      ; 27.456     ;
; -11.185 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 27.442     ;
; -11.184 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.450     ;
; -11.183 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 27.452     ;
; -11.181 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.226      ; 27.446     ;
; -11.180 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 27.425     ;
; -11.178 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 27.434     ;
; -11.177 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 27.443     ;
; -11.169 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 27.436     ;
; -11.165 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.221      ; 27.425     ;
; -11.158 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.220      ; 27.417     ;
; -11.154 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]         ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 27.407     ;
; -11.151 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]         ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.232      ; 27.422     ;
; -11.147 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 27.410     ;
; -11.144 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.223      ; 27.406     ;
+---------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|cause[2]                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[1]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|bit_cnt[3]                                ; uart_debug:u_uart_debug|bit_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|byte_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[0]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; uart:u_uart|uart_rx_state.RX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[1]                                         ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[2]                                         ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[3]                                         ; uart:u_uart|rx_bit_cnt[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.END                                     ; uart:u_uart|uart_rx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.IDLE                                    ; uart:u_uart|uart_rx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.BEGIN                                   ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.END                                     ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_ctrl[1]                                          ; uart:u_uart|uart_ctrl[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|tx_data_rd                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer:u_timer|timer_ctrl[0]                                       ; timer:u_timer|timer_ctrl[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer:u_timer|timer_ctrl[2]                                       ; timer:u_timer|timer_ctrl[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_ctrl[0]                                          ; uart:u_uart|uart_ctrl[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart:u_uart|rx_bit_cnt[0]                                         ; uart:u_uart|rx_bit_cnt[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.721      ;
; 0.461 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.729      ;
; 0.468 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]              ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]              ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[30]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[30]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[20]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[20]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[0][0] ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0] ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[25]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[25]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[19]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[19]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[9]                       ; RISCV:u_RISCV|clint:u_clint|ins_addr[9]                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.740      ;
; 0.477 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[18]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[10]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[10]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.747      ;
; 0.486 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; uart:u_uart|uart_rx_delay                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.754      ;
; 0.488 ; rom:u_rom|_rom_rtl_1_bypass[33]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.756      ;
; 0.491 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[12]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[12]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[14]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[14]                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[3]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; uart:u_uart|uart_rx_data_buf_temp[6]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[11]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[15]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[15]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[23]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[23]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[16]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[16]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.761      ;
; 0.500 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.516 ; rst_ctrl:u_rst_ctrl|rst_n                                         ; RISCV:u_RISCV|clint:u_clint|cause[0]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.784      ;
; 0.595 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[4]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 1.202      ;
; 0.599 ; uart_debug:u_uart_debug|wr_data_reg[5]                            ; uart_debug:u_uart_debug|mem_wr_data_o[5]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; uart_debug:u_uart_debug|wr_data_reg[2]                            ; uart_debug:u_uart_debug|mem_wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; uart_debug:u_uart_debug|wr_data_reg[0]                            ; uart_debug:u_uart_debug|mem_wr_data_o[0]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[3]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 1.209      ;
; 0.607 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.875      ;
; 0.609 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[11]               ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 1.216      ;
; 0.610 ; uart_debug:u_uart_debug|wr_data_reg[1]                            ; uart_debug:u_uart_debug|mem_wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.878      ;
; 0.610 ; uart_debug:u_uart_debug|wr_data_reg[7]                            ; uart_debug:u_uart_debug|mem_wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.878      ;
; 0.611 ; uart_debug:u_uart_debug|wr_data_reg[4]                            ; uart_debug:u_uart_debug|mem_wr_data_o[4]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.879      ;
; 0.615 ; uart_debug:u_uart_debug|wr_data_reg[3]                            ; uart_debug:u_uart_debug|mem_wr_data_o[3]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.883      ;
; 0.619 ; uart_debug:u_uart_debug|data_rd_flag                              ; uart_debug:u_uart_debug|rib_wr_req_o                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[5]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[5]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.887      ;
; 0.619 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[6]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 1.226      ;
; 0.620 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MSTATUS_MRET            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[21]                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.889      ;
; 0.620 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[24]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[24]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.620 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[4]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[4]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.621 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[30]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[30]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[0]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[0]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.890      ;
; 0.625 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[10]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[10]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.893      ;
; 0.627 ; RISCV:u_RISCV|clint:u_clint|cause[1]                              ; RISCV:u_RISCV|clint:u_clint|wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.075      ; 0.897      ;
; 0.630 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[24]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[24]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.898      ;
; 0.632 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[6]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[6]                                                        ; clk          ; clk         ; 0.000        ; 0.074      ; 0.901      ;
; 0.634 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[15]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[15]                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.903      ;
; 0.635 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[30]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[30]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.903      ;
; 0.638 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.906      ;
; 0.646 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.RX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; rst_ctrl:u_rst_ctrl|rst_reg                                       ; rst_ctrl:u_rst_ctrl|rst_n                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.914      ;
; 0.648 ; uart:u_uart|uart_rx_data_buf_temp[0]                              ; uart:u_uart|uart_rx_data_buf[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.916      ;
; 0.651 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.919      ;
; 0.651 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[18]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[18]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.919      ;
; 0.651 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[26]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[26]                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.920      ;
; 0.652 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf_temp[0]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.920      ;
; 0.652 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.920      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                       ;
+--------+---------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.596 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[14]      ; clk          ; clk         ; 16.000       ; -0.103     ; 4.303      ;
; 11.596 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[8]       ; clk          ; clk         ; 16.000       ; -0.103     ; 4.303      ;
; 11.596 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[10]      ; clk          ; clk         ; 16.000       ; -0.103     ; 4.303      ;
; 11.596 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[29] ; clk          ; clk         ; 16.000       ; -0.107     ; 4.299      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[8]                                        ; clk          ; clk         ; 16.000       ; -0.089     ; 4.312      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[9]                                        ; clk          ; clk         ; 16.000       ; -0.089     ; 4.312      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[9]                                 ; clk          ; clk         ; 16.000       ; -0.089     ; 4.312      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[12]                                ; clk          ; clk         ; 16.000       ; -0.090     ; 4.311      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[12]                                       ; clk          ; clk         ; 16.000       ; -0.090     ; 4.311      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[8]                                 ; clk          ; clk         ; 16.000       ; -0.089     ; 4.312      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[10]                                ; clk          ; clk         ; 16.000       ; -0.089     ; 4.312      ;
; 11.601 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[10]                                       ; clk          ; clk         ; 16.000       ; -0.089     ; 4.312      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[16]                         ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[8]                          ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[0]                          ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[0]                        ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[26]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[18]                         ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[10]                         ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[10]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[2]                          ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[2]                        ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[2]                                   ; clk          ; clk         ; 16.000       ; -0.094     ; 4.306      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[4]                                     ; clk          ; clk         ; 16.000       ; -0.090     ; 4.310      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[7]                                        ; clk          ; clk         ; 16.000       ; -0.090     ; 4.310      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[27]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[8]               ; clk          ; clk         ; 16.000       ; -0.094     ; 4.306      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[29]                         ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[21]                         ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[21]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[29]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[29]                                       ; clk          ; clk         ; 16.000       ; -0.090     ; 4.310      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[29]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[29]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[13]                         ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[5]                          ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[5]                        ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[5]                                        ; clk          ; clk         ; 16.000       ; -0.088     ; 4.312      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[5]                                 ; clk          ; clk         ; 16.000       ; -0.088     ; 4.312      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[12]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[12]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[12]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[20]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[20]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[20]                                ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[20]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[20]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[18]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[18]                                       ; clk          ; clk         ; 16.000       ; -0.091     ; 4.309      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[18]                                ; clk          ; clk         ; 16.000       ; -0.091     ; 4.309      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[18]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[18]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[27]                                       ; clk          ; clk         ; 16.000       ; -0.088     ; 4.312      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[27]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[27]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[27]                                    ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[21]      ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[19]      ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[24]      ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[3]       ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[14]                                ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[14]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[14]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[14]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[17]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[17]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[17]                                  ; clk          ; clk         ; 16.000       ; -0.094     ; 4.306      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[17]                                    ; clk          ; clk         ; 16.000       ; -0.094     ; 4.306      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[17]      ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[20]      ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[21]                                ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[21]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[21]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[11]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[24]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[24]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[24]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[24]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[24]                                ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[13]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[13]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[13]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[13]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[22]                                       ; clk          ; clk         ; 16.000       ; -0.091     ; 4.309      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[22]                                ; clk          ; clk         ; 16.000       ; -0.091     ; 4.309      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[22]      ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[28]                                       ; clk          ; clk         ; 16.000       ; -0.091     ; 4.309      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[28]                                ; clk          ; clk         ; 16.000       ; -0.091     ; 4.309      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[28]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[28]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[16]                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[16]                                       ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[16]                                ; clk          ; clk         ; 16.000       ; -0.093     ; 4.307      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[16]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[16]                                       ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[16]                                  ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[16]                                    ; clk          ; clk         ; 16.000       ; -0.092     ; 4.308      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_o[15]      ; clk          ; clk         ; 16.000       ; -0.096     ; 4.304      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[7]                                   ; clk          ; clk         ; 16.000       ; -0.090     ; 4.310      ;
; 11.602 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[7]                                     ; clk          ; clk         ; 16.000       ; -0.090     ; 4.310      ;
+--------+---------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                           ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.229 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[17] ; clk          ; clk         ; 0.000        ; 0.555      ; 3.979      ;
; 3.234 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.548      ; 3.977      ;
; 3.245 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[30]                  ; clk          ; clk         ; 0.000        ; 0.540      ; 3.980      ;
; 3.245 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[28]                  ; clk          ; clk         ; 0.000        ; 0.540      ; 3.980      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[12]                  ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[10]                  ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[9]                   ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[6]                   ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[4]                   ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[7]                   ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[0]                   ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.246 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[3]                   ; clk          ; clk         ; 0.000        ; 0.534      ; 3.975      ;
; 3.252 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[11]                  ; clk          ; clk         ; 0.000        ; 0.529      ; 3.976      ;
; 3.252 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[31]                  ; clk          ; clk         ; 0.000        ; 0.527      ; 3.974      ;
; 3.253 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.544      ; 3.992      ;
; 3.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[18] ; clk          ; clk         ; 0.000        ; 0.525      ; 3.980      ;
; 3.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; clk          ; clk         ; 0.000        ; 0.525      ; 3.980      ;
; 3.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[30] ; clk          ; clk         ; 0.000        ; 0.525      ; 3.980      ;
; 3.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.525      ; 3.980      ;
; 3.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[22] ; clk          ; clk         ; 0.000        ; 0.525      ; 3.980      ;
; 3.260 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]   ; clk          ; clk         ; 0.000        ; 0.529      ; 3.984      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[12] ; clk          ; clk         ; 0.000        ; 0.518      ; 3.980      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[13] ; clk          ; clk         ; 0.000        ; 0.518      ; 3.980      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[21] ; clk          ; clk         ; 0.000        ; 0.517      ; 3.979      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[23] ; clk          ; clk         ; 0.000        ; 0.517      ; 3.979      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.517      ; 3.979      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[25] ; clk          ; clk         ; 0.000        ; 0.517      ; 3.979      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[26] ; clk          ; clk         ; 0.000        ; 0.517      ; 3.979      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.517      ; 3.979      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[24] ; clk          ; clk         ; 0.000        ; 0.517      ; 3.979      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[14] ; clk          ; clk         ; 0.000        ; 0.518      ; 3.980      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.518      ; 3.980      ;
; 3.267 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[11] ; clk          ; clk         ; 0.000        ; 0.518      ; 3.980      ;
; 3.297 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; clk          ; clk         ; 0.000        ; 0.483      ; 3.975      ;
; 3.297 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.484      ; 3.976      ;
; 3.297 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.483      ; 3.975      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[26]                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[18]                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[18]                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[29] ; clk          ; clk         ; 0.000        ; 0.066      ; 3.968      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; clk          ; clk         ; 0.000        ; 0.066      ; 3.968      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[23] ; clk          ; clk         ; 0.000        ; 0.066      ; 3.968      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; clk          ; clk         ; 0.000        ; 0.066      ; 3.968      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[19]                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[30]                                      ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[30]                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[26]                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.707 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[19]                                        ; clk          ; clk         ; 0.000        ; 0.077      ; 3.979      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[0]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[2]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[3]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[4]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[5]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[6]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[7]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[8]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[9]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[10]                                ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[11]                                ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[12]                                ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[2]                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.END                              ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.IDLE                             ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[1]                                 ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 3.980      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 3.980      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; clk          ; clk         ; 0.000        ; 0.077      ; 3.980      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|data_rd_flag                                ; clk          ; clk         ; 0.000        ; 0.077      ; 3.980      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|rib_wr_req_o                                ; clk          ; clk         ; 0.000        ; 0.077      ; 3.980      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[18]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[22]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[24]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[25]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[26]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[27]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[28]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[29]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[30]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                           ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[24]                             ; clk          ; clk         ; 0.000        ; 0.077      ; 3.980      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[0]                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[0]                                       ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[1]                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[3]                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_count[4]                                        ; clk          ; clk         ; 0.000        ; 0.078      ; 3.981      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[4]                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[4]                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[7]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[6]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
; 3.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_rx_data_buf_temp[5]                                ; clk          ; clk         ; 0.000        ; 0.081      ; 3.984      ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.665 ; 7.895        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_we_reg       ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.654 ; -0.475 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.515  ; 1.634  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 0.978  ; 0.796  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.107 ; -1.213 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.898 ; 9.563 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 7.399 ; 7.684 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.898 ; 9.563 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.832 ; 8.122 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.760 ; 9.190 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.134 ; 7.350 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.118 ; 7.393 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 7.118 ; 7.393 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.557 ; 9.197 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.533 ; 7.813 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 8.424 ; 8.838 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 6.864 ; 7.073 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 2.682 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clk   ; 13.705 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clk   ; 1.627 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.370 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.682 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.106      ; 13.433     ;
; 2.688 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 13.425     ;
; 2.701 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.107      ; 13.415     ;
; 2.749 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 13.381     ;
; 2.751 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 13.375     ;
; 2.755 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.373     ;
; 2.756 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 13.370     ;
; 2.768 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.363     ;
; 2.783 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 13.334     ;
; 2.790 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 13.330     ;
; 2.796 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 13.322     ;
; 2.800 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 13.326     ;
; 2.803 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 13.323     ;
; 2.806 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 13.324     ;
; 2.806 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.318     ;
; 2.809 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 13.312     ;
; 2.809 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.315     ;
; 2.810 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.124      ; 13.323     ;
; 2.812 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.316     ;
; 2.815 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.124      ; 13.318     ;
; 2.819 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.118      ; 13.308     ;
; 2.822 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.118      ; 13.305     ;
; 2.825 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.306     ;
; 2.850 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.123      ; 13.282     ;
; 2.859 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.116      ; 13.266     ;
; 2.859 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.272     ;
; 2.861 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.268     ;
; 2.864 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.267     ;
; 2.864 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.265     ;
; 2.866 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.263     ;
; 2.866 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.262     ;
; 2.867 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.124      ; 13.266     ;
; 2.868 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 13.250     ;
; 2.869 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.260     ;
; 2.870 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.118      ; 13.257     ;
; 2.872 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.124      ; 13.261     ;
; 2.872 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 13.254     ;
; 2.873 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.251     ;
; 2.874 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.107      ; 13.242     ;
; 2.875 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 13.250     ;
; 2.876 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.116      ; 13.249     ;
; 2.877 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.114      ; 13.246     ;
; 2.881 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.104      ; 13.232     ;
; 2.883 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.112      ; 13.238     ;
; 2.885 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.244     ;
; 2.886 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.242     ;
; 2.887 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 13.230     ;
; 2.887 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 13.232     ;
; 2.889 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 13.239     ;
; 2.891 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 13.231     ;
; 2.892 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 13.234     ;
; 2.893 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.097      ; 13.213     ;
; 2.896 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.115      ; 13.228     ;
; 2.901 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.227     ;
; 2.902 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 13.224     ;
; 2.903 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 13.211     ;
; 2.904 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.224     ;
; 2.905 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.224     ;
; 2.907 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.123      ; 13.225     ;
; 2.908 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.216     ;
; 2.913 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 13.201     ;
; 2.915 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[13] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 13.215     ;
; 2.918 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.102      ; 13.193     ;
; 2.918 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.123      ; 13.214     ;
; 2.920 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 13.201     ;
; 2.921 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 13.199     ;
; 2.921 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[13] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 13.207     ;
; 2.921 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.118      ; 13.206     ;
; 2.927 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 13.191     ;
; 2.927 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.204     ;
; 2.931 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 13.199     ;
; 2.932 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 13.199     ;
; 2.932 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.199     ;
; 2.934 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.123      ; 13.198     ;
; 2.934 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[13] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.197     ;
; 2.936 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 13.194     ;
; 2.937 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.192     ;
; 2.938 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 13.188     ;
; 2.940 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 13.181     ;
; 2.942 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.187     ;
; 2.943 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.117      ; 13.183     ;
; 2.946 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.178     ;
; 2.947 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.184     ;
; 2.948 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 13.180     ;
; 2.950 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.117      ; 13.176     ;
; 2.952 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[6]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.122      ; 13.179     ;
; 2.956 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.168     ;
; 2.960 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.112      ; 13.161     ;
; 2.962 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.112      ; 13.159     ;
; 2.963 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]          ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.166     ;
; 2.967 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 13.163     ;
; 2.967 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 13.163     ;
; 2.968 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[28]          ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 13.161     ;
; 2.969 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 13.151     ;
; 2.969 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[27]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 13.159     ;
; 2.969 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[29]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.118      ; 13.158     ;
; 2.971 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 13.158     ;
; 2.972 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[31]          ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 13.156     ;
; 2.975 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.123      ; 13.157     ;
; 2.976 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[13] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.124      ; 13.157     ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[1]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[3]                                ; uart_debug:u_uart_debug|bit_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[2]                               ; uart_debug:u_uart_debug|byte_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[0]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.BEGIN                                   ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.RX_BYTE                                 ; uart:u_uart|uart_rx_state.RX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[1]                                         ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[2]                                         ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[3]                                         ; uart:u_uart|rx_bit_cnt[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.END                                     ; uart:u_uart|uart_rx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.IDLE                                    ; uart:u_uart|uart_rx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:u_timer|timer_ctrl[0]                                       ; timer:u_timer|timer_ctrl[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                     ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|cause[2]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o      ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer:u_timer|timer_ctrl[2]                                       ; timer:u_timer|timer_ctrl[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_ctrl[0]                                          ; uart:u_uart|uart_ctrl[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.BEGIN                                   ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.END                                     ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_ctrl[1]                                          ; uart:u_uart|uart_ctrl[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|tx_data_rd                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.IDLE                                    ; uart:u_uart|uart_tx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o           ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                    ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]              ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; RISCV:u_RISCV|clint:u_clint|cause[2]                              ; RISCV:u_RISCV|clint:u_clint|wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:u_uart|rx_bit_cnt[0]                                         ; uart:u_uart|rx_bit_cnt[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]              ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]             ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_debug:u_uart_debug|uart_state.BEGIN                          ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[25]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[25]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[30]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[30]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[13]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[13]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[20]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[20]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0] ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[2][0]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[0][0] ; uart_debug:u_uart_debug|delay_buffer:u_delay_buffer2|buffer[1][0]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[19]                      ; RISCV:u_RISCV|clint:u_clint|ins_addr[19]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[9]                       ; RISCV:u_RISCV|clint:u_clint|ins_addr[9]                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; uart:u_uart|tx_data_rd                                            ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[18]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; uart_debug:u_uart_debug|uart_state.END                            ; uart_debug:u_uart_debug|uart_state.IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[10]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[10]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; uart_debug:u_uart_debug|bit_cnt[0]                                ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]              ; uart:u_uart|uart_rx_delay                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[12]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[12]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[11]   ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[11]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[15]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[15]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; rom:u_rom|_rom_rtl_1_bypass[33]                                   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[3]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; uart:u_uart|uart_rx_data_buf_temp[7]                              ; uart:u_uart|uart_rx_data_buf_temp[6]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[23]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[23]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[14]   ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[14]                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[16]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[16]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.210 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                      ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.216 ; uart_debug:u_uart_debug|byte_cnt[0]                               ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.337      ;
; 0.219 ; rst_ctrl:u_rst_ctrl|rst_n                                         ; RISCV:u_RISCV|clint:u_clint|cause[0]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.339      ;
; 0.249 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[4]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.199      ; 0.552      ;
; 0.253 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[3]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.199      ; 0.556      ;
; 0.254 ; uart_debug:u_uart_debug|wr_data_reg[2]                            ; uart_debug:u_uart_debug|mem_wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; uart_debug:u_uart_debug|wr_data_reg[5]                            ; uart_debug:u_uart_debug|mem_wr_data_o[5]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; uart_debug:u_uart_debug|wr_data_reg[0]                            ; uart_debug:u_uart_debug|mem_wr_data_o[0]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; uart_debug:u_uart_debug|wr_data_reg[1]                            ; uart_debug:u_uart_debug|mem_wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[6]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.199      ; 0.562      ;
; 0.260 ; uart_debug:u_uart_debug|wr_data_reg[7]                            ; uart_debug:u_uart_debug|mem_wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[11]               ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.199      ; 0.563      ;
; 0.261 ; uart_debug:u_uart_debug|wr_data_reg[4]                            ; uart_debug:u_uart_debug|mem_wr_data_o[4]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; uart_debug:u_uart_debug|wr_data_reg[3]                            ; uart_debug:u_uart_debug|mem_wr_data_o[3]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                         ; uart_debug:u_uart_debug|mem_wr_addr_o[31]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[5]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[5]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; uart_debug:u_uart_debug|data_rd_flag                              ; uart_debug:u_uart_debug|rib_wr_req_o                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[24]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[24]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_MSTATUS_MRET            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[21]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[30]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[30]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[4]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[4]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; RISCV:u_RISCV|clint:u_clint|cause[1]                              ; RISCV:u_RISCV|clint:u_clint|wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[6]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[6]                                                        ; clk          ; clk         ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[0]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[0]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[15]            ; RISCV:u_RISCV|clint:u_clint|int_addr_o[15]                                                      ; clk          ; clk         ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; uart_debug:u_uart_debug|byte_cnt[1]                               ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; rst_ctrl:u_rst_ctrl|rst_reg                                       ; rst_ctrl:u_rst_ctrl|rst_n                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; uart:u_uart|uart_rx_data_buf_temp[0]                              ; uart:u_uart|uart_rx_data_buf[0]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[10]          ; RISCV:u_RISCV|clint:u_clint|wr_data_o[10]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf_temp[0]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf[6]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; uart:u_uart|uart_rx_data_buf_temp[6]                              ; uart:u_uart|uart_rx_data_buf_temp[5]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; uart:u_uart|uart_rx_data_buf_temp[2]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; uart:u_uart|uart_rx_data_buf_temp[3]                              ; uart:u_uart|uart_rx_data_buf[3]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; uart:u_uart|uart_rx_data_buf_temp[1]                              ; uart:u_uart|uart_rx_data_buf[1]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; uart:u_uart|uart_rx_data_buf[2]                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; uart:u_uart|uart_rx_data_buf_temp[2]                              ; uart:u_uart|uart_rx_data_buf_temp[1]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; uart:u_uart|uart_tx_state.TX_BYTE                                 ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                       ;
+--------+---------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.705 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[14]      ; clk          ; clk         ; 16.000       ; -0.053     ; 2.229      ;
; 13.705 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[8]       ; clk          ; clk         ; 16.000       ; -0.053     ; 2.229      ;
; 13.705 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|imm_o[10]      ; clk          ; clk         ; 16.000       ; -0.053     ; 2.229      ;
; 13.706 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[29] ; clk          ; clk         ; 16.000       ; -0.057     ; 2.224      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[4]                                     ; clk          ; clk         ; 16.000       ; -0.043     ; 2.236      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[7]                                        ; clk          ; clk         ; 16.000       ; -0.043     ; 2.236      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[29]                                       ; clk          ; clk         ; 16.000       ; -0.043     ; 2.236      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[12]                                ; clk          ; clk         ; 16.000       ; -0.043     ; 2.236      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[12]                                       ; clk          ; clk         ; 16.000       ; -0.043     ; 2.236      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[20]                                       ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[20]                                ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[14]                                ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[21]                                ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[11]                                       ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[24]                                       ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[24]                                ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[16]                                       ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[16]                                ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[7]                                   ; clk          ; clk         ; 16.000       ; -0.043     ; 2.236      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[7]                                     ; clk          ; clk         ; 16.000       ; -0.043     ; 2.236      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[31]                                  ; clk          ; clk         ; 16.000       ; -0.044     ; 2.235      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[31]                                ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.708 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[19]                                       ; clk          ; clk         ; 16.000       ; -0.047     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[16]                         ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[8]                          ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[0]                          ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[0]                        ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[26]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[18]                         ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[10]                         ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[10]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[2]                          ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[2]                        ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[27]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[8]               ; clk          ; clk         ; 16.000       ; -0.047     ; 2.231      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[29]                         ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[21]                         ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[21]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[29]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[13]                         ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|wr_data_reg[5]                          ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[5]                        ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[8]                                        ; clk          ; clk         ; 16.000       ; -0.042     ; 2.236      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[9]                                        ; clk          ; clk         ; 16.000       ; -0.042     ; 2.236      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[9]                                 ; clk          ; clk         ; 16.000       ; -0.042     ; 2.236      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[12]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[12]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[12]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[20]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[20]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[20]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[18]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[27]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[27]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[27]                                    ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[14]                                       ; clk          ; clk         ; 16.000       ; -0.047     ; 2.231      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[8]                                 ; clk          ; clk         ; 16.000       ; -0.042     ; 2.236      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[21]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[21]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[24]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[24]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[24]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[13]                                       ; clk          ; clk         ; 16.000       ; -0.047     ; 2.231      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[13]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[13]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[13]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[16]                       ; clk          ; clk         ; 16.000       ; -0.046     ; 2.232      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[16]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[16]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[16]                                    ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[10]                                ; clk          ; clk         ; 16.000       ; -0.042     ; 2.236      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[10]                                       ; clk          ; clk         ; 16.000       ; -0.042     ; 2.236      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[31]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[31]                                       ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[31]                                    ; clk          ; clk         ; 16.000       ; -0.045     ; 2.233      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_data_o[19]                       ; clk          ; clk         ; 16.000       ; -0.042     ; 2.236      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[13]              ; clk          ; clk         ; 16.000       ; -0.047     ; 2.231      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_bit_cnt[0]                                       ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_bit_cnt[1]                                       ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_bit_cnt[2]                                       ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_bit_cnt[3]                                       ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_bit_cnt[4]                                       ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_state.BEGIN                                 ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_state.TX_BYTE                               ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_state.END                                   ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[1]                                        ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[1]                                 ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_data_rd                                          ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_state.IDLE                                  ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.709 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx                                             ; clk          ; clk         ; 16.000       ; -0.041     ; 2.237      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[2]                                   ; clk          ; clk         ; 16.000       ; -0.046     ; 2.231      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[29]                                       ; clk          ; clk         ; 16.000       ; -0.044     ; 2.233      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[29]                                       ; clk          ; clk         ; 16.000       ; -0.044     ; 2.233      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[2]                                     ; clk          ; clk         ; 16.000       ; -0.051     ; 2.226      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[5]                                        ; clk          ; clk         ; 16.000       ; -0.041     ; 2.236      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[5]                                 ; clk          ; clk         ; 16.000       ; -0.041     ; 2.236      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_ctrl[18]                                       ; clk          ; clk         ; 16.000       ; -0.044     ; 2.233      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|uart_tx_data_buf[18]                                ; clk          ; clk         ; 16.000       ; -0.044     ; 2.233      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_data[18]                                       ; clk          ; clk         ; 16.000       ; -0.044     ; 2.233      ;
; 13.710 ; rst_ctrl:u_rst_ctrl|rst_n ; gpio:u_gpio|gpio_ctrl[18]                                       ; clk          ; clk         ; 16.000       ; -0.044     ; 2.233      ;
+--------+---------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                           ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.627 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[17] ; clk          ; clk         ; 0.000        ; 0.237      ; 1.948      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[12]                  ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[10]                  ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[9]                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[6]                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[4]                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[7]                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[0]                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.628 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[3]                   ; clk          ; clk         ; 0.000        ; 0.238      ; 1.950      ;
; 1.629 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[30]                  ; clk          ; clk         ; 0.000        ; 0.241      ; 1.954      ;
; 1.629 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[28]                  ; clk          ; clk         ; 0.000        ; 0.241      ; 1.954      ;
; 1.634 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[11]                  ; clk          ; clk         ; 0.000        ; 0.232      ; 1.950      ;
; 1.634 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|mem_rd_addr[31]                  ; clk          ; clk         ; 0.000        ; 0.231      ; 1.949      ;
; 1.634 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.229      ; 1.947      ;
; 1.635 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[16] ; clk          ; clk         ; 0.000        ; 0.236      ; 1.955      ;
; 1.636 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[18] ; clk          ; clk         ; 0.000        ; 0.230      ; 1.950      ;
; 1.636 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[29] ; clk          ; clk         ; 0.000        ; 0.230      ; 1.950      ;
; 1.636 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[30] ; clk          ; clk         ; 0.000        ; 0.230      ; 1.950      ;
; 1.636 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[27] ; clk          ; clk         ; 0.000        ; 0.230      ; 1.950      ;
; 1.636 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[22] ; clk          ; clk         ; 0.000        ; 0.230      ; 1.950      ;
; 1.636 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|hold_flag_reg[1]   ; clk          ; clk         ; 0.000        ; 0.234      ; 1.954      ;
; 1.638 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[21] ; clk          ; clk         ; 0.000        ; 0.227      ; 1.949      ;
; 1.638 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[23] ; clk          ; clk         ; 0.000        ; 0.227      ; 1.949      ;
; 1.638 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[20] ; clk          ; clk         ; 0.000        ; 0.227      ; 1.949      ;
; 1.638 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[25] ; clk          ; clk         ; 0.000        ; 0.227      ; 1.949      ;
; 1.638 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[26] ; clk          ; clk         ; 0.000        ; 0.227      ; 1.949      ;
; 1.638 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[19] ; clk          ; clk         ; 0.000        ; 0.227      ; 1.949      ;
; 1.638 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[24] ; clk          ; clk         ; 0.000        ; 0.227      ; 1.949      ;
; 1.639 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[12] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.951      ;
; 1.639 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[13] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.951      ;
; 1.639 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[14] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.951      ;
; 1.639 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[15] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.951      ;
; 1.639 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[11] ; clk          ; clk         ; 0.000        ; 0.228      ; 1.951      ;
; 1.651 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[28] ; clk          ; clk         ; 0.000        ; 0.211      ; 1.946      ;
; 1.652 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_o[5]           ; clk          ; clk         ; 0.000        ; 0.209      ; 1.945      ;
; 1.652 ; rst_ctrl:u_rst_ctrl|rst_n ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[31] ; clk          ; clk         ; 0.000        ; 0.209      ; 1.945      ;
; 1.825 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[0]                                       ; clk          ; clk         ; 0.000        ; 0.045      ; 1.954      ;
; 1.825 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_evalue[11]                                      ; clk          ; clk         ; 0.000        ; 0.045      ; 1.954      ;
; 1.825 ; rst_ctrl:u_rst_ctrl|rst_n ; timer:u_timer|timer_ctrl[11]                                        ; clk          ; clk         ; 0.000        ; 0.045      ; 1.954      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[1]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[2]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[3]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[4]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[5]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[6]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[7]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[8]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[9]                                          ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[10]                                         ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[11]                                         ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart:u_uart|tx_baud_cnt[12]                                         ; clk          ; clk         ; 0.000        ; 0.049      ; 1.959      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[0]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[2]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[3]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[4]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[5]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[6]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[7]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[8]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[9]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[10]                                ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[11]                                ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[12]                                ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.BEGIN                            ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[0]                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[1]                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[2]                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|bit_cnt[3]                                  ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                        ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.END                              ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|uart_state.IDLE                             ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|baud_cnt[1]                                 ; clk          ; clk         ; 0.000        ; 0.045      ; 1.955      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[1]                                 ; clk          ; clk         ; 0.000        ; 0.044      ; 1.954      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[2]                                 ; clk          ; clk         ; 0.000        ; 0.044      ; 1.954      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|byte_cnt[0]                                 ; clk          ; clk         ; 0.000        ; 0.044      ; 1.954      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|data_rd_flag                                ; clk          ; clk         ; 0.000        ; 0.044      ; 1.954      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|rib_wr_req_o                                ; clk          ; clk         ; 0.000        ; 0.044      ; 1.954      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[2]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[3]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[4]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[5]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[6]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[7]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[8]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[9]                            ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[10]                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[11]                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[12]                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[13]                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[14]                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[15]                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[16]                           ; clk          ; clk         ; 0.000        ; 0.048      ; 1.958      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[17]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[18]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[19]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[20]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[21]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[22]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[23]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
; 1.826 ; rst_ctrl:u_rst_ctrl|rst_n ; uart_debug:u_uart_debug|mem_wr_addr_o[24]                           ; clk          ; clk         ; 0.000        ; 0.047      ; 1.957      ;
+-------+---------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a28~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a10~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a15~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a19~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a20~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_emc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a12~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a23~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_emc1:auto_generated|ram_block1a27~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.355 ; -0.010 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 0.830  ; 1.397  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 0.509  ; 0.155  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.632 ; -1.184 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 4.852 ; 4.597 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.998 ; 3.846 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.852 ; 4.597 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.274 ; 4.081 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 4.773 ; 4.527 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.839 ; 3.707 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.864 ; 3.717 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.864 ; 3.717 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.683 ; 4.438 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.129 ; 3.943 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 4.608 ; 4.372 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.711 ; 3.585 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.061    ; 0.186 ; 11.226   ; 1.627   ; 7.370               ;
;  clk             ; -14.061    ; 0.186 ; 11.226   ; 1.627   ; 7.370               ;
; Design-wide TNS  ; -11778.601 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -11778.601 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; -0.355 ; -0.010 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.758  ; 2.009  ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; uart_debug_pin ; clk        ; 1.086  ; 0.943  ; Rise       ; clk             ;
; uart_rx        ; clk        ; -0.632 ; -1.184 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+---------------+------------+-------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+--------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 9.887 ; 10.254 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.216 ; 8.333  ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 9.887 ; 10.254 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.676 ; 8.815  ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 9.731 ; 9.912  ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.913 ; 7.993  ; Rise       ; clk             ;
+---------------+------------+-------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.864 ; 3.717 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.864 ; 3.717 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.683 ; 4.438 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 4.129 ; 3.943 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 4.608 ; 4.372 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.711 ; 3.585 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_debug_pin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1132     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 1132     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Nov 09 16:10:00 2023
Info: Command: quartus_sta cpu_prj -c cpu_prj
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'cpu_prj.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.061
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.061    -11778.601 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 clk 
Info (332146): Worst-case recovery slack is 11.226
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.226         0.000 clk 
Info (332146): Worst-case removal slack is 3.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.608         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 7.657
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.657         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.870
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.870     -9329.433 clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 clk 
Info (332146): Worst-case recovery slack is 11.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.596         0.000 clk 
Info (332146): Worst-case removal slack is 3.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.229         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 7.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.665         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 2.682
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.682         0.000 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk 
Info (332146): Worst-case recovery slack is 13.705
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.705         0.000 clk 
Info (332146): Worst-case removal slack is 1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.627         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 7.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.370         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Thu Nov 09 16:10:04 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


