<Project ModBy="Inserter" SigType="0" Name="C:/Users/ethanhead/Desktop/gen3-cam-fw/mx03_histo_test/project/reveal.rvl" Date="2024-10-23">
    <IP Version="1_6_042617"/>
    <Design DesignEntry="Schematic/Verilog HDL" Synthesis="lse" DeviceFamily="MachXO3LF" DesignName="xo3_demo"/>
    <Core InsertDataset="0" Insert="1" Reveal_sig="581898841" Name="top_LA0" ID="0">
        <Setting>
            <Clock SampleClk="clk_hs" SampleEnable="0" EnableClk="" EnableClk_Pri="0"/>
            <TraceBuffer Implementation="0" BitTimeStamp="0" hasTimeStamp="0" IncTrigSig="0" BufferDepth="512"/>
            <Capture Mode="0" MinSamplesPerTrig="8"/>
            <Event CntEnable="0" MaxEventCnt="8"/>
            <TrigOut Polarity="0" MinPulseWidth="0" TrigOutNetType="1" EnableTrigOut="0" TrigOutNet="reveal_debug_top_LA0_net"/>
            <DistRAM Disable="0"/>
        </Setting>
        <Dataset Name="Base">
            <Trace>
                <Bus Name="histogram_module_i/histo_i/ram_dp_i/RdAddress">
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:0"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:1"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:2"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:3"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:4"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:5"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:6"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:7"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:8"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/ram_dp_i/RdAddress:9"/>
                </Bus>
                <Bus Name="histogram_module_i/histo_i/data_out_persistent">
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:0"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:1"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:2"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:3"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:4"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:5"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:6"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:7"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:8"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:9"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:10"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:11"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:12"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:13"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:14"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:15"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:16"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:17"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:18"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:19"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:20"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:21"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:22"/>
                    <Sig Type="SIG" Name="histogram_module_i/histo_i/data_out_persistent:23"/>
                </Bus>
            </Trace>
            <Trigger>
                <TU Serialbits="0" Type="0" ID="1" Sig="(BUS)histogram_module_i/bin[9:0],"/>
                <TE MaxSequence="1" MaxEvnCnt="1" ID="1" Resource="1"/>
            </Trigger>
        </Dataset>
    </Core>
</Project>
