$date
	Mon Aug 28 19:51:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec4to16_tb $end
$var wire 16 ! y [0:15] $end
$var reg 1 " en $end
$var reg 4 # w [3:0] $end
$scope module uut $end
$var wire 1 " en $end
$var wire 4 $ w [3:0] $end
$var wire 16 % y [0:15] $end
$var wire 4 & m [0:3] $end
$scope module st0 $end
$var wire 1 " en $end
$var wire 2 ' w [1:0] $end
$var reg 4 ( y [0:3] $end
$upscope $end
$scope module st1 $end
$var wire 1 ) en $end
$var wire 2 * w [1:0] $end
$var reg 4 + y [0:3] $end
$upscope $end
$scope module st2 $end
$var wire 1 , en $end
$var wire 2 - w [1:0] $end
$var reg 4 . y [0:3] $end
$upscope $end
$scope module st3 $end
$var wire 1 / en $end
$var wire 2 0 w [1:0] $end
$var reg 4 1 y [0:3] $end
$upscope $end
$scope module st4 $end
$var wire 1 2 en $end
$var wire 2 3 w [1:0] $end
$var reg 4 4 y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 4
b0 3
02
b0 1
b0 0
0/
b0 .
b0 -
0,
b1000 +
b0 *
1)
b1000 (
b0 '
b1000 &
b1000000000000000 %
b0 $
b0 #
1"
b1000000000000000 !
$end
#20
b10000000000000 !
b10000000000000 %
b10 +
b10 *
b10 -
b10 0
b10 3
b10 #
b10 $
#40
b1000 .
1,
0)
b100 &
b100 (
b100000000000 !
b100000000000 %
b0 +
b1 '
b0 *
b0 -
b0 0
b0 3
b100 #
b100 $
#60
b1000000000 !
b1000000000 %
b10 .
b10 *
b10 -
b10 0
b10 3
b110 #
b110 $
#80
b1000 1
1/
0,
b10 &
b10 (
b10000000 !
b10000000 %
b0 .
b10 '
b0 *
b0 -
b0 0
b0 3
b1000 #
b1000 $
#100
b100000 !
b100000 %
b10 1
b10 *
b10 -
b10 0
b10 3
b1010 #
b1010 $
#120
b1000 4
12
0/
b1 &
b1 (
b1000 !
b1000 %
b0 1
b11 '
b0 *
b0 -
b0 0
b0 3
b1100 #
b1100 $
#140
b10 !
b10 %
b10 4
b10 *
b10 -
b10 0
b10 3
b1110 #
b1110 $
#160
b0 !
b0 %
b0 4
02
b11 *
b11 -
b11 0
b11 3
b0 &
b0 (
b1111 #
b1111 $
0"
#180
