Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Jul 18 16:58:03 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  108         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.308        0.000                      0                  447        0.132        0.000                      0                  447        4.020        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.308        0.000                      0                  447        0.132        0.000                      0                  447        4.020        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_153
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_143
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_142
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_141
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_140
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_139
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_138
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_137
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_136
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y25          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     5.179 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/PCOUT[18]
                         net (fo=1, routed)           0.002     5.181    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_135
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[15]/Q
                         net (fo=1, routed)           0.167     0.718    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/Q[15]
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.630%)  route 0.168ns (54.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[1]/Q
                         net (fo=1, routed)           0.168     0.719    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/Q[1]
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.630%)  route 0.168ns (54.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[3]/Q
                         net (fo=1, routed)           0.168     0.719    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/Q[3]
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.627%)  route 0.168ns (54.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[2]/Q
                         net (fo=1, routed)           0.168     0.719    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/Q[2]
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/Q
                         net (fo=6, routed)           0.099     0.650    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in__0[0]
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.695 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.249%)  route 0.178ns (55.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X40Y58         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/Q
                         net (fo=5, routed)           0.178     0.729    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg
    SLICE_X42Y60         SRL16E                                       r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y60         SRL16E                                       r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X42Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.078%)  route 0.220ns (60.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[10]/Q
                         net (fo=1, routed)           0.220     0.771    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/Q[10]
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.043%)  route 0.220ns (60.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_ln20_reg_174_reg[12]/Q
                         net (fo=1, routed)           0.220     0.771    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/Q[12]
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.261%)  route 0.118ns (38.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/Q
                         net (fo=2, routed)           0.118     0.669    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/int_ap_ready
    SLICE_X45Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.714 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.714    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_34
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter3_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.691%)  route 0.239ns (59.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y57         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter3_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter3_reg_reg[0]__0/Q
                         net (fo=1, routed)           0.239     0.813    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg_0[0]
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.615    bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y24   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y26   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12  bd_0_i/hls_inst/inst/control_s_axi_U/int_B/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22  bd_0_i/hls_inst/inst/control_s_axi_U/int_C/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  bd_0_i/hls_inst/inst/control_s_axi_U/int_B/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y58  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y57  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y60  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter4_reg_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y57  bd_0_i/hls_inst/inst/zext_ln16_reg_145_pp0_iter2_reg_reg[3]_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=33, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.070    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=33, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.865    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.616ns  (logic 0.642ns (24.544%)  route 1.974ns (75.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X46Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read_reg/Q
                         net (fo=36, routed)          1.001     2.492    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_read
    SLICE_X45Y62         LUT4 (Prop_lut4_I1_O)        0.124     2.616 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0/O
                         net (fo=0)                   0.973     3.589    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.456ns  (logic 0.642ns (26.136%)  route 1.814ns (73.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=31, routed)          0.841     2.332    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg_n_0_[2]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.124     2.456 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     3.429    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.973     2.464    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=3, unset)            0.973     2.464    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.973     2.464    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=34, unset)           0.973     2.402    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.973     2.402    s_axi_control_rdata[0]
                                                                      r  s_axi_control_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.973     2.402    s_axi_control_rdata[10]
                                                                      r  s_axi_control_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.973     2.402    s_axi_control_rdata[11]
                                                                      r  s_axi_control_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.973     2.402    s_axi_control_rdata[12]
                                                                      r  s_axi_control_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=34, unset)           0.410     0.961    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[0]
                                                                      r  s_axi_control_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[10]
                                                                      r  s_axi_control_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[11]
                                                                      r  s_axi_control_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[12]
                                                                      r  s_axi_control_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[13]
                                                                      r  s_axi_control_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[14]
                                                                      r  s_axi_control_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[15]
                                                                      r  s_axi_control_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X49Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[16]
                                                                      r  s_axi_control_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X48Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[17]
                                                                      r  s_axi_control_rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.820ns  (logic 0.989ns (25.890%)  route 2.831ns (74.110%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wvalid (IN)
                         net (fo=30, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WVALID
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.154     1.127 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3/O
                         net (fo=1, routed)           0.308     1.435    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.327     1.762 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.735     2.496    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I0_O)        0.153     2.649 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           0.816     3.465    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start1
    SLICE_X41Y60         LUT3 (Prop_lut3_I1_O)        0.355     3.820 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     3.820    bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/C

Slack:                    inf
  Source:                 s_axi_control_araddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.392ns  (logic 0.496ns (14.621%)  route 2.896ns (85.379%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[6] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6/O
                         net (fo=1, routed)           0.890     1.987    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.111 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.323     2.435    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.559 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.710     3.268    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     3.392 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     3.392    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X44Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X44Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_ready_reg/C

Slack:                    inf
  Source:                 s_axi_control_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 0.961ns (28.786%)  route 2.377ns (71.214%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wvalid (IN)
                         net (fo=30, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WVALID
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.154     1.127 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3/O
                         net (fo=1, routed)           0.308     1.435    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.327     1.762 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.735     2.496    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I0_O)        0.153     2.649 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_2/O
                         net (fo=2, routed)           0.362     3.011    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start1
    SLICE_X41Y61         LUT5 (Prop_lut5_I2_O)        0.327     3.338 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000     3.338    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C

Slack:                    inf
  Source:                 s_axi_control_araddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 0.496ns (15.114%)  route 2.786ns (84.886%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_araddr[6] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6/O
                         net (fo=1, routed)           0.890     1.987    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.111 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.323     2.435    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.559 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.599     3.158    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I4_O)        0.124     3.282 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     3.282    bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y60         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_task_ap_done_reg/C

Slack:                    inf
  Source:                 s_axi_control_araddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.202ns  (logic 0.496ns (15.490%)  route 2.706ns (84.510%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[6] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6/O
                         net (fo=1, routed)           0.890     1.987    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.323     2.435    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.559 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.519     3.078    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.124     3.202 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.202    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_32
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[9]/C

Slack:                    inf
  Source:                 s_axi_control_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.729ns (22.852%)  route 2.461ns (77.148%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wvalid (IN)
                         net (fo=30, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WVALID
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.154     1.127 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3/O
                         net (fo=1, routed)           0.308     1.435    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.327     1.762 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.735     2.496    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124     2.620 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.446     3.066    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr7_out
    SLICE_X41Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.190 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.190    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[1]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X41Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[1]/C

Slack:                    inf
  Source:                 s_axi_control_wvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.170ns  (logic 0.729ns (22.996%)  route 2.441ns (77.004%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wvalid (IN)
                         net (fo=30, unset)           0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WVALID
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.154     1.127 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3/O
                         net (fo=1, routed)           0.308     1.435    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_3_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.327     1.762 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2/O
                         net (fo=5, routed)           0.735     2.496    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier[1]_i_2_n_0
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.124     2.620 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_2/O
                         net (fo=2, routed)           0.426     3.046    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr7_out
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.124     3.170 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     3.170    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.151ns  (logic 0.496ns (15.739%)  route 2.655ns (84.261%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[6] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6/O
                         net (fo=1, routed)           0.890     1.987    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.323     2.435    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.559 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.469     3.027    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[2]
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.124     3.151 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.151    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_33
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.147ns  (logic 0.496ns (15.759%)  route 2.651ns (84.241%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[6] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6/O
                         net (fo=1, routed)           0.890     1.987    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.323     2.435    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I2_O)        0.124     2.559 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=6, routed)           0.465     3.023    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[2]
    SLICE_X45Y61         LUT5 (Prop_lut5_I3_O)        0.124     3.147 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     3.147    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_34
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/C

Slack:                    inf
  Source:                 s_axi_control_araddr[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.112ns  (logic 0.496ns (15.937%)  route 2.616ns (84.063%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[6] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[6]
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6/O
                         net (fo=1, routed)           0.890     1.987    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_6_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=3, routed)           0.354     2.465    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     2.589 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.399     2.988    bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata_reg[1]
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.124     3.112 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     3.112    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_n_36
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y61         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_53
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_43
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_42
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_41
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_40
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_39
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_38
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_37
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_36
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1                      0.000     0.000 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product__0_n_35
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=154, unset)          0.973     0.973    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/ap_clk
    DSP48_X1Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK





