.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001011000000000
000000000000000000
000000000000000000
000100000000000000
100000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000001010000000000
000000001000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000100000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000010000000000010
000110110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000010000000000000
000011110000000000
000000000000100010
000000000000010000
000000000000100100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000010000000000010
000111010000000000
000000111000000000
000000000000000001
000000000000001110
000000000000010000
001000000000000100
000000000000000000
110000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000010
110100000000000000
010000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
110100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000001100
000001110000010000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000010100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000001111000111101001101100110000110000001000
000000010000000111000011110111000000110000110001000000
011000000000000111100011110001001110110000110000001000
000000000000001111000111101011010000110000110001000000
000000000000000000000011101001011100110000110000001000
000000000000000111000100001111010000110000110000000010
000000000000000000000011101001101010110000110000001000
000000000000001001000010011001010000110000110010000000
000000000000000101000011101111101010110000110000001000
000000000000000000000110011101100000110000110000000010
000000000000000000000010000001111100110000110000001000
000000001110000101000110011111100000110000110010000000
000000000000000000000111101001011010110000110000001000
000000000000000000000011111011100000110000110000000010
000000000000000001000010101001001100110000110010001000
000000000000000000100010101101110000110000110000000000

.logic_tile 1 1
000001000010000000000000001001101011100000000000000010
000000000000000000000000000011001110111000000000000000
000000000000001011100111100011101011100000010000000000
000000000000001011100100000101011101010100000000000001
000000000000001011100111101101001101101000000000000001
000010000000001111100111100011011111100000010000000000
000000000000000011100111000011111001100000010001000000
000000000000000111000100000101001010010100000000000000
000000000010000011100111001101001100101000000000000000
000000000000000000100011100011001010100000010000000001
000000000000000011100111000011101100100000000001000000
000000000000001111000000001101011010110000100000000000
000000000000000000000000001011101011111000000000000000
000000000000000000000000000011001010100000000000000010
000010000000000011100111100011111011101000000000000000
000001000000000000100100000101011001010000100000000010

.logic_tile 2 1
000001000000000000000000000000001100000100000000000000
000000000000000000000010010000001001000000000001000000
000000000000100000000000000000001000010000000000000000
000000000001000000000010010000011100000000000000100000
000000001010000000000000000000000001000000100010000000
000000000000000000000000001001001001000000000000000000
000001000000000000000000000001011100000100000000000000
000000100000000000000000000000110000000000000001000000
000000000000000001000000001000000000000000000000000001
000000100000000000000000001001001001000000100000000000
000000000000000000000000010000001000000000100010000000
000000000000000000000011010000011110000000000000000000
000000000000001000000000000000000001000000000000000000
000000000000001011000000001001001101000000100000100000
000000000000100000000000000001000000000001000000000000
000000000001000000000000000111100000000000000000100000

.logic_tile 3 1
000000000000000000000000010000011101010000000000000000
000000000000000000000010110000011110000000000000100000
000001000000000011100000000001001011101000010000000010
000010101110000000100000001011101101001000000000000000
000000000000001111100111100011101010000000000000000000
000000000000001111100100000000100000001000000001000000
000000001010000111100000001000011010000100000000000000
000000000000000000000000001011000000000000000001000000
000000000000000000000111000101011100000000000000000001
000000000000000000000100000000010000000001000000000100
000000000000000000000010000000011011010000000000000000
000000000000000000000000000000001101000000000001000000
000000100000000000000000000001111100101000010000000000
000000000000000000000000001001011011000000100000000100
000000000000000001000000000111100001000000000000000000
000000000000000000100000000000001101000001000001000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 9 1
000001000000000000000011100101011101110000010001000000
000010000000000000000100000011101001100000000000000000
011000000000000000000011110101100000000000000110000000
000000000000000000000111110000000000000001000000000001
110000000000000000000010000000000000000000000000000000
110010100000001111000011100000000000000000000000000000
000000000000000111000000000101101010000010000000000000
000000001100000111100011110000010000001001000000000000
000001001010000000000000001111011010101001000000000000
000010000000001111000000001001111100010000000000000001
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101101011100000000000000000
000000000000000000000010000011001001110000010010000000
010000000000000000000000001011011000100000000000000000
000000000000000000000000001001011001110100000000000001

.logic_tile 10 1
000000000000000000000010100101000000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000101000000000111000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000000001101000001100111000000000
000001000000001101000000000000000000110011000000000000
000000000000100000000000000000001000001100111000000000
000000000000010000000000000000001001110011000000000000
000000000000000000000110110000001000001100111000000000
000000100000000000000010100000001101110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001110110011000000000000
000000000001010101100000000011101000001100110000000000
000010100000100000000000000000000000110011000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010001000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
010000000000000000000011100000000001000000000100000000
110000000000000000000000001011001000000000100000000000
000000001010000101100110110101101100000000000100000000
000000000000000000000010100000010000001000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010111101001101000000100000000000
000000000000100000000000000011000001000000000100000000
000000000001000000000000000000101011000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000010000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000111011110000100000000000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000011100111000000000000000100000000
000000000000000101000000000000000000000001000000000000
010010100000000000000000011101001111101000000000000000
000101000001000000000010000101111001100000010010000000

.logic_tile 13 1
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000100
011010000000000111000000011001111101101000010000000000
000001001100000000000011110001101101000000010001000000
110000000000000000000000001000000000000000000110000000
010000000000000000000000000101000000000010000000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000010000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 1
000000000000001000000000000000000000000000000000000000
000000000001011111000010000000000000000000000000000000
011000001010100001000000001101111101000110100000000000
000000000001000000100000001011011000001111110000000000
110000000000000000000000000000001100000100000100000001
010000000000100000000000000000000000000000000000000000
000000000001010111100000000000000000000000000110000000
000000000001110000100000000111000000000010000000000000
000000000000001011100000010000000000000000000110000000
000000000000000011100011100001000000000010000000000000
000100000000000000000110010001000000000000000110000000
000100000000000000000010000000100000000001000000000000
000000000000000101000000000000000000000000100100000000
000000000000001001000000000000001110000000000000000000
010000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000110000000000000000111000000000000000110000001
000001000001000000000000000000000000000001000011000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001000000000010100000001100000100000100000100
000010100000000000000100000000010000000000000000000000
000000000000100000000000000011100000000000000100000000
000010000000010000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001001110001000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000001000000000000000001000000000000000000110000101
000000000000000000000000000001000000000010000011000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011010100000000000000000000000001110000100000100000000
000001000000000000000000000000000000000000000001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001111000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
000100100000100000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001110010000000000000000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000111000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000100000000000
000000000000001001000000001011001000000000000010000000
000000000000000000000000000001001100000000000000000000
000000000000000000000000000000010000001000000001000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000001011010000000000000000100000
000000000000000000000000000011011110000000000000000000
000000000000000000000000000000110000001000000001000000
000001000000000000000000000111000000000000000000000001
000000000000000000000010100000001101000000010000000000
000001000000000000000000000111101100000000000000000000
000010100000000000000000000000110000000001000000000001
000000000000001000000000000111000000000000000000000000
000000000000000111000010000000001101000001000000000100
000000001010000000000111000011000000000000000000000000
000010000000000000000100000000101111000000010010000000

.logic_tile 23 1
000000000000000000000111100001101100100000010000000001
000000000000000000000110111001001010101000000000000000
011000001100000001100000011001111100101000010000000000
000000000000000000000011110001111011000100000000000100
000000000100000111000000000101000001000000100000000001
000000000000000000000010110000101100000000000000000000
000000000000000000000111001111101001100000010000000000
000000000001010000000100000011111000100000100001000000
000001000000000111000000000101000001000000000010000000
000010000000000000000000000000101100000000010000000000
000000000000001111000000010000000000000000100100100000
000000000000001011000011000000001001000000000001000000
000000000000100000000111100111101011100000010000000001
000000000000000000000000001111111110100000100000000000
010000000000000001100010000101100000000000000000000000
000000000000000000000010000000101011000000010010000000

.logic_tile 24 1
000000000110100001000010000001101111100000010000000000
000000001010000001100010001001111010100000100000100000
000000000000000101100111101011011100100000010000000010
000000000000000000000100000001101100010100000000000000
000010000000000111100000001101101110100001010010000000
000000000000000000000000000101011010010000000000000000
000000000000000101100111101011011011100000000001000000
000000000000001001000010001111101011110100000000000000
000000000000000111100000001111001110101000010000000000
000010000000001001000010110101011000000000100001000000
000000000000000111000000010011011011100000000010000000
000000000000001001100011010001111000110000100000000000
000000000000000000000000000011101111100000010000000000
000000000000010001000010110011011010100000100001000000
000000000000000000000000001011011100100000010000000000
000000000000000000000010010001111001010100000000000010

.ipcon_tile 25 1
000000010000000111100011101011001010110000110000001000
000000110001001111000011111111100000110000110000100000
011000000000000111000011101001111010110000110000001000
000000000000000000000011111101110000110000110001000000
000000000000001111000111101111101010110000110010001000
000000000000000111000111100011110000110000110000000000
000000000000001000000111110001011100110000110000101000
000000000000000111000011111001110000110000110000000000
000001000000000011100011101011011010110000110000001000
000010000000011101100000000111000000110000110001000000
000000000000000000000000011101001110110000110010001000
000000000000101111000011100001110000110000110000000000
000001000000000000000111100001001110110000110000001000
000000000000000000000011100011010000110000110001000000
000000000000100111100111001001001010110000110000001000
000000000001000000000011111001000000110000110001000000

.ipcon_tile 0 2
000000000000000000000011100101001010110000110000001000
000000000000000111000110010001100000110000110000000010
011000000000001000000111111011011110110000110000001000
000000000000001101000111110011110000110000110010000000
000000000001001111000000011011111010110000110000001000
000000001000000111100011110001100000110000110001000000
000000000000001000000000001111001010110000110000001000
000000000000000111000010011111000000110000110000000010
000000000000000111000111100001001100110000110010001000
000000000000000000100011011001100000110000110000000000
000000000000000001000010001111111100110000110010001000
000000000000001011000011111101010000110000110000000000
000000000000000111100011101011011000110000110010001000
000000001000000000000111011001110000110000110000000000
000000000000000001000011100011101110110000110000001000
000000000000000000000110011111010000110000110000000001

.logic_tile 1 2
000000000101010000000000001000011110000000000000000000
000000000000000000000000000001000000000100000000000100
000000000000001000000000001000011000000000000000000000
000000000000001111000011100111000000000010000000000000
000000000000000000000000001000000001000000000000000000
000000000000000000000000000001001111000000100001000000
000000000000000000000000000001111000000000000000000000
000000000000000000000000000000010000001000000000000001
000000000000000111000000001000000001000000100000000000
000000000000010000000000000001001001000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000011000000000010000000000100
000010000000000000000000001000000001000000000000000000
000010100000000000000000001111001000000010000000000000
000000000000001000000010000001100000000001000000000000
000000000000001011000000000011000000000000000000000000

.logic_tile 2 2
000000000000100000000000000011001110000000000000000000
000000000001000000000000000000000000001000000001000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000001100000000010001000000
000001000000101000000000001000001100000000000000000000
000010000000011111000000000101000000000100000001000000
000001000000000011100000000000000000000000000000000000
000000000000000000100000000101001100000000100000000100
000001000110100111100000000000001100000000000010000000
000010100001000111000000000011000000000010000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000111001100000010000000000001
000000000000000000000000001011000000000000000010000000
000000000000001001000000000101000000000010000000000000
000100000000000000000000000000000000000000100000000100
000100100001000000000000000011001010000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000010000000101101000000010001000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000001100000100000000000000
000000000001000000000000000000011011000000000000000001

.logic_tile 4 2
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 5 2
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
011000001000001000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000100001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000001000000000000010000100000000
000000000000000000000000001101001000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000010100000000001100010100001011101000100000100000000
000011100001000000000010100000011101001001000000000000
011100000000000000000000000000011100001100110000000000
000000001100000000000000000000001110110011000000000000
010100000000000101100010001011100000000010000000000000
110000000000000000000100001011100000000000000000000000
000001000001010000000000000000000000000000000100000000
000000100000100000000000001111001001000000100000000000
000000000000000000000110000011101100000010000000000000
000000001101001001000000000101010000000000000000000000
000000000000000001100110110001000000000001000100000000
000000000000000111000010001111100000000000000000000000
000000001000001001000110010011111110010000000000000000
000000000000000001000010001111011010000000000000000000
010000000000000000000000010111001100101100000010000000
000000001110000000000010100111001111111100000000000000

.logic_tile 11 2
000000000000001111000010101001100000000010000000000000
000010000000000001000000000001000000000000000000000000
000000000000000101000000001011100000000010000000000001
000000001110000101000000000101100000000011000000000000
000000000000001000000010101101001000000000010010000011
000000000000000101000010100101111000000000000010000000
000100000000001001100000000101011001000000000000000000
000100000000000101000000001101101000000100000000000000
000000000000000000000110000001001101000110100010000000
000000000000000000000000000000011010000000000000000001
000000000000000000000000010000000001000000100000000000
000000000000000000000010000101001010000000000000000000
000001000000000000000000000011001010000000000000000000
000000000000000000000000000000100000001000000000000000
000001000000000000000000000001011010000000000010000000
000010000000000000000000001101001001001000000001000100

.logic_tile 12 2
000000000000110000000000010000000000000000000000000000
000010100000100000000011010000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000001000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000010000000000000000011110010000000000000000
000000000000100000000000000000011101000000000000000000
000010100000000000000111000111000000000000000100000000
000001000000000000000100000000000000000001000000000001
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000001000000000000000000000000000000000000
010000001111010000000111000000000000000000100100000100
000000100000100000000100000000001011000000000000000000

.logic_tile 13 2
000000000001000000000000010101011110000110000010100001
000000000000100000000011000000110000000001000010000100
011000001010001000000000000101101001000010000000000000
000000000000000011000000001111111011000000000010000000
010001000010000111100111111000000000000000000100000001
110010000100000000100011110111000000000010000000000000
000000100000000000000011101000000000000000000100000000
000001000000000001000111110101000000000010000000100000
000000000001111111100000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000010100000000101100000000011000001000011100000000000
000001000000000000000000000011001100000001000000000000
000001000100000000000111010000000000000000100100000100
000010000000000000000111100000001111000000000010000000
010000000000000001000000010001101010000000000000000000
000000000000000000100011000000000000001000000010000000

.logic_tile 14 2
000010100001011000000000000101100000000000001000000000
000000000000110011000000000000000000000000000000001000
000000000110000000000000010101000001000000001000000000
000000000000000000000011010000001100000000000000000000
000001000000100111100011100011101000001100111000000000
000010000010010000100000000000001011110011000010000000
000000100111010000000000000111101001001100111000000000
000000000000100001000000000000101100110011000010000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001110110011000000000000
000110100000000011100010100001001001001100111000000000
000101000000000000100100000000001101110011000000000000
000000000000000101100000000011101001001100111000000000
000000100000000000000000000000001001110011000010000000
000000000000000001000110100111101001001100111010000000
000000001101000000100000000000001100110011000000000000

.logic_tile 15 2
000000000100001101000010100001111110000010000000000000
000010100000000001100011100111001010000000000000000000
011100000000000011100011110011011000000001000100000000
000100000000001101100110001001110000001011000000000000
000000000000000001100010110000011001010000100100000000
000000000100001101000011111101011110000010100000000101
000000000000001111100010110101101000000010000000000000
000000000000000101100111000101111000000000000000000000
000010100000000001100110001011011111000001000000000000
000001000000001111100010010101011111000001010000000000
000000000110010000000000010001011000100000000000000000
000010100000000000000010101011001111000000000001000000
000000000000000101000000000101111010010010100000000000
000000000000000000000011110000011100000001000000000000
010000001110000111100111110000011100000000100110000000
000000001110000001000011101101011001000110100000000000

.logic_tile 16 2
000000000000000000000010011011100000000010000000000000
000000000000001111000111100011001001000011010000000000
011000000000001001100000001011011000000111000010000000
000000001010000111000010100011100000000010000000000000
000000000010001000000110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000011100000000000000000100100000000
000000000000100000000000000000001010000000000000000000
000000000000000011100000000000000000000000000110000000
000000000000000111100010001101000000000010000011000000
000000000000000111100111100001111011010111100000000000
000001000000001111000100001001111101000111010000000000
000100000000000000000000000011111110000110000000000000
000000000000000000000000000000011000000001010000000000
000000000110100000000000001011000000000001000000000000
000000100001000000000011110001001100000010100000000000

.logic_tile 17 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000010000000
010000000000000001000111100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101111000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000010010000000000000000001111000000000010000010
000000000000100000000111100000000000000000000000000000
000001001001000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010101001000000000000000101000000000000000110000000
000001000000000000000000000000000000000001000001000000
110000000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000001
000000000000000000000011110000001100000000000000000000
000000001111001000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000110000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000001000000000000000000110000000
000000000001000000000000000111000000000010000001000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010101100000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000111000111
000000000000000000100011110011000000000010000001100001
000010100000000000000000000000000000000000000111000001
000001001010000000000000001101000000000010000001100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000111
000000000000000000000000000000001110000000000001000100
000000000000000000000000000000000000000000000110100111
000000000000000001000000000101000000000010000001100010
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100010000000010000000
000000000000000000000000000000011010000000000000000000
000000000000100000000000000000000000000000000000000000
000110000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000010000001010000100000000000000
000010100000000000010010101011000000000000000000000001
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000101001000000111100101001110000100000000000000
000000000000101111000000000000110000000000000001000000
011000000000000000000000010001000000000000000000000000
000000000000000000000011100000001011000000010001000000
110001000000000000000111111011100000000000010100000000
010000001000000000000110001001101011000001110001100100
000000000000000000000000000000011100000000000000000000
000000000000000000000000001101000000000100000000000001
000001000000000000000000010101001000000100000010000000
000000100100000000000011010000110000000000000000000000
000000000001010000000010000011100000000000000000000000
000000000000000001000000000000001011000001000000000001
000000000000100000000000000000001010000000000010000000
000000000000000000000011110001010000000010000000000000
000000000000000000000000000000000000000000000000000100
000001000000000000000000001111001011000000100000000000

.logic_tile 24 2
000000000010000001000000010000011010000100000000000000
000000000000000000100010100000001001000000000000000000
000010100000000111100011101101001001100000010000000000
000000000010001001000100000001111100010000010001000000
000000001000000000000010000011101101101000000000000000
000000000000000000000000001001001000100000010001000000
000000000000010000000111100011101000000000000000000000
000000000000001111000000000000110000000001000000000000
000000000000100111000000000001101111110000010000000000
000000000001000000100000001001111110100000000000000100
000000000000000001100000010001011100000000000000000000
000000000000000000100011000000110000001000000000000000
000000000110000000000000001001011100101000000000000000
000000000010100000000010011101001001011000000001000000
000000000000000001100000001000001000000000000000000001
000000000000000000100000000101010000000100000000000000

.ipcon_tile 25 2
000000000000000000000011100011001110110000110010001000
000000000000000111000011011001110000110000110000000000
011000000000011000000111101101011100110000110010001000
000000000000000111000100001101100000110000110000000000
000000100000000000000011111101111110110000110000001000
000001001110000000000011101101010000110000110001000000
000000000000001111100110101001011110110000110010001000
000000000000001011100111101011000000110000110000000000
000010100000011011100011110001101010110000110010001000
000001001100101011100111001011110000110000110000000000
000000000000001011100011101111111000110000110010001000
000000000000001111000000000011100000110000110000000000
000000000100000111000000000011001110110000110010001000
000000001110000111100010110111000000110000110000000000
000000000000000111000111000011011010110000110000001000
000000000000000000000111111001000000110000110000100000

.ipcon_tile 0 3
000000000000000000000111100101011100110000110010001000
000000000000001001000110011001100000110000110000000000
000000000000000111100010000001001100110000110000001000
000000000000000000000100000011000000110000110000000010
000000000000000111000111100111101100110000110000001000
000000000000100000100111100101010000110000110000000010
000000000000000000000010001011111110110000110000001000
000000000000000000000111110001000000110000110000000010
000000000000001001000011110111101110110000110000001000
000000000000001111100011111101100000110000110000000010
000000000000000111100111010011101110110000110000001000
000000000000000001000011111001110000110000110000000001
000000000000000000000011001001111010110000110000001000
000000000000000001000100001111110000110000110000000010
000000000000000111100111011101101100110000110000001000
000000000000000001100011111011110000110000110000100000

.logic_tile 1 3
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000100000000000000000000000000011110000000000000100000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001001100000000001000000100000
000000000001000000000000000111100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000001000000000000000000000011001000100000000000000
000000000001000000000000000000011110000000000000100000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000001000000000000
000000000001001111000000000111100000000000000000100000

.logic_tile 2 3
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000101111010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000111000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000101001110010100100000000000
010000000000000111000000000000011110101001010000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000001110000100000100000010
000000000000000000000010000000010000000000000000000001
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000011100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000110000000011000000000100000000000
000000000000000000000000000000011011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011000000000000000000000000111100000000000000000000000
000000000000000111000000000000101110000001000000000100
000000000000000111000000010000011010000100000100000000
000000000000000000000010000000000000000000000000000000
000000001000110000000000000111100000000000000100000000
000000000000111111000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000111001111000000000110000001
000000100001010000000000001101011111001000000000000100
000000000000001001100110001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
010001000000000001000110011000000000000000000100000000
000000100000000000000010001011000000000010000000000000

.logic_tile 10 3
000000000000001000000000000111000000000000000100000000
000000000000000111000000000000000000000001000001000001
011000000000100000000000000000000000000000000100000000
000000000001010000000000000011000000000010000011000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000100000000000000001000000000000000100000000
000000000001010000000000000000000000000001000010000000

.logic_tile 11 3
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000010000000001000000100110000000
000000000000000000000011110000001110000000000000000000
010000000000100000000110100011100001000001010000000000
110000000110010000000100000111001111000010110010000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000011000000100000100000000
000000000000000000000000000000010000000000000010000000
000010100000000011000000000000011010000100000100000000
000010100000000000000000000000010000000000000000000010
010000001110101000000011100000000000000000000100000000
000000000001011011000000000001000000000010000000000100

.logic_tile 12 3
000001000010000000000010100111100000000000000100000000
000010100000000000000000000000100000000001000000000000
011000000000000101100111000101011101010000100000000000
000000000000000111000111101001011100000000010001000000
110010000100001111000111000011111000010111100000000000
010000000000000001000000001101101111000111010000000000
000000000000000001000111100111000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000100000000010000011001111010111100000000000
000010100001000001000110000101111001001011100000000000
000001001100000001100111010011011001010111100000000000
000010000000000000000111100101001101001011100000000000
000000000000100101100110001011100001000001110011000000
000000000000010000000011110101101011000000110011000000
010000000000000000000000001000000000000000000100000000
000000000001010000000011111001000000000010000000000000

.logic_tile 13 3
000001000000000000000111111001000000000010100010000000
000010000000000101000110001011101000000010010000000000
011011100000100001000000001001100001000001100100000000
000011100001001101100000001011001000000010100000000001
000000000110001000000010100101000001000011100000000000
000100100000101011000010100001001111000010000000000000
000000000110000101000000011001001100000010000000000000
000000000001000000000011110011010000001011000000000000
000000000000000000000000010001101010000100000110000000
000000000000010000000011101001010000001101000000000010
000000000000000101000110011001011110000111000000000000
000000000110000000000110101101000000000001000010000000
000000000000000000000110000001100000000000100100000000
000000000100000000000000001111001011000001110000000010
010000000000000101100010101101100001000001100110000000
000000000000000001000000000111001000000010100000100000

.logic_tile 14 3
000000100000000000000000010111001000001100111000000000
000000000000000000000011110000001010110011000010010000
000010100000000000000011100111001000001100111000000000
000000001100000000000100000000001111110011000000000001
000000100000000001000000000111001000001100111010000000
000000000000000000000000000000001001110011000000000000
000000100000000000000000000111001001001100111000000000
000000000110001111000000000000001010110011000010000000
000000100000001101100000000001101000001100111000000000
000000000000000101000000000000101110110011000010000000
000001000000100000000000000111101000001100111000000000
000000101001000000000000000000101110110011000000000000
000000000001001111000000010111001000001100111000000000
000000001110100011000011010000001100110011000000000000
000000000001010000000110100111001000001100111000000000
000000000001100000000000000000001100110011000000000000

.logic_tile 15 3
000010100000000101000110010000011100010100100100000000
000001000010000000100011100011011001000000100000100000
011000000000100000000110110001100001000001100100100000
000001001101000111000011101001001101000001010000000000
000000000111011000000111101001011111011100000100000000
000000000001010111000011101001001010111100000000000001
000000000000000001100111000111000001000011100000000000
000000000000000101000110010111101001000010000000000000
000000000110001000000000001011101010000010000000000000
000000000010001111000010011011001110000000000000000000
000000000000000101100010011101111111000000010000000000
000000000001010000000010101101111010100000010000000000
000000000000000001000011110101000000000001110000000000
000000000000011001100111101011101011000000110001000000
010000000000000001000010001000011110010100000110000000
000000000010001111000000001011001111000110000000000000

.logic_tile 16 3
000000000000001000000110001011001010010000100000000000
000000000000010001000000000001101010000000010000000000
011000000000000000000111001000001110010100000100100000
000000000000001101000100001001001001000110000001000000
000010101010000101000000001000011010010010100000000000
000001000000001111100010000011001100000010000000000000
000001000001001000000010100111001100010110000000000000
000010100000001111000010000000101011000001000000000000
000000000000000111100111011111001100011100000100000000
000000000000000111100010001101101000111100000000000001
000000000000001000000010001000001101010000100100000001
000000000000001111000011111001011011000010100001000000
000010100100000101000010000001111101010100000110000001
000010101110000000000110110000111111001001000000000000
010000000000000000000110000011011100000110000000000000
000000000000000000000000000000011010000001010000000000

.logic_tile 17 3
000000000000000000000000000011000000000000100100000000
000000100000101001000000000111101111000001110001000000
011000001100000011100000001101100001000011100000000000
000000000000000000100000000001001100000010000000000000
000000000010000000000000000101001100000100000100000000
000000000000001101000000000000011100001001010001000100
000000000000000111000000010011011100010111100000000000
000000000000010000100010001111111110000111010001000000
000000100000001000000010010000000000000000000000000000
000000000001001001000110100000000000000000000000000000
000000000000000111100000010001000001000001000110000000
000000000000000000000011010111001011000011100001000000
000000000010000001100010110001100001000011100000000000
000000000000000101000011001011001110000001000000000000
010010000000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000

.logic_tile 18 3
000000000000000111000111100000000000000000100110000000
000000000000000000000100000000001110000000000000000000
011000000000000000000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
110000000000001000000000001000000000000000000100000000
010000000000000111000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000010001000000000000000110000000
000000000000000000000011110000000000000001000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000100
000000000000000001000000000101000000000000000100000001
000000000000000000000000000000000000000001000001000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000001010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000011000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000110001000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
011000101100100000000000000011100000000000000110000000
000001000001000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000010001000000010000000000000000000000000000
000001000000100000000011000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000010000110000011000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000010

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000001100000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000001
000001000000000000000000001111001001000000100000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000001000000100000000000
000000000000100000000000001001001111000000000000000001
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000001010000000000000000011010010000000000000000
000000001110100000000000000000011101000000000000000001
000000000000000000000000000011011110000000000000000001
000000000110000000000000000000110000001000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000001011001111000000000000000000
000000000000000000000111000101101100000000000000000000
000000000000000000000111110000110000000001000000000010
000000000000000000000111010011000000000001000000000000
000000100000000000000110011011100000000000000000000010
000000000000000000000000000011011010000000000000000001
000000000000000000000000000000110000001000000000000000
000000001000000000000000000101100000000000000000000001
000000000000000000000000001011100000000001000000000000
000000000000000000000111100011000000000000000000000000
000000000000000000000100001011100000000010000000000001

.ipcon_tile 25 3
000000000000100111100000001101101010110000110000101000
000000001010000111000011110111110000110000110000000000
000000000000000000000111101011001000110000110000101000
000000000000000000000100000011010000110000110000000000
000001000001001111100011110111101010110000110000101000
000000000000100111000111100111000000110000110000000000
000000000000000111000000010001001100110000110000001000
000000000000000111000011010011010000110000110000100000
000010000000001111000110010001011010110000110000001000
000000000001010011100111001111000000110000110000100000
000000000000000001100111110101011010110000110000001000
000000000000000000100111111011000000110000110000100000
000000000101010111000110001111111000110000110000001000
000010100000000000100100001111110000110000110000100000
000000000000001001100111111011101010110000110010001000
000000000000000011100111111011110000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000001010110000110000001000
000000000000000000000010000000010000110000110000000001
000000000000000000000000000000001000110000110000001000
000000000000000000000000000000010000110000110010000000
000000000000000000000000000000001010110000110000001001
000000000000000000000010010000010000110000110000000000
000000000000000000000000000000001000110000110000001000
000000000000000000000000000000010000110000110000000010
000000010000000000000000000000001110110000110000001001
000000010000000000000000000000010000110000110000000000
000000010000000000000000000000011100110000110000001001
000000010000000000000010000000010000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000010000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000001100000010000000000000000000000000000
000001000000001001000011110000000000000000000000000000
011000000000000000000000000000000000000010000100000000
000000001110000000000000000001000000000000000000100000
010000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001000000000001011111010000000000000000
000000010000000000100000000000001101101000000010000000

.logic_tile 3 4
000000000000000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000001000000000000000000000000000000100000000
000000000000001011000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000001100000000000000100000000
000000010000100000000000000000000000000001000000000001
000000010000000000000000000000011010000100000100000000
000000010000000000000000000000000000000000000000000001
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000001110000100000100100000
000000000000000000000000000000010000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000000000110100000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000111000011100000000000000100000000
000000010000100000000100000000100000000001000000000000
000000010000000000000010000000000000000000100100000100
000000010000000000000100000000001101000000000000000000
000000011010000001000010100000000000000000000100000000
000000010000000000000111000111000000000010000000000000
000000010000001000000000000101011001000110100000000000
000000010000000011000000000101111110001111110000000001

.logic_tile 5 4
000000000000000000000000010000000000000000100100000000
000000000010000000000011010000001011000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111100000000000000100000000
000000110001010000000000000000000000000001000010000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
010010110000100001000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010010000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011010000000001000000000000011011001010111100000100000
000001000000001111000000001101101111000111010000000000
010000000000000000000000000000000001000000100100000001
010000000000000000000011100000001111000000000000000001
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010000000000000011000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000010000001
010000000000000000000011100000001100000100000100000000
110000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000011100000000111100000000000000100000000
000010110000000000000000000000000000000001000011000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000

.logic_tile 9 4
000000001010000101000010101101101000000000000000000001
000000000000000001000010100111111001000100000011100100
011101000000000000000010100001000000000000000100000000
000110100001000000000010100000000000000001000001000000
010000000000000000000010000001001001001000000000000001
110000000100000101000100001001011001000000000010100100
000101000000000000000010100001011111000000000010000000
000110000000000000000010101001101011001000000010100011
000000010000000000000000001111101010000000000010000000
000000010000000000000000001101100000001000000000000101
000001010000000000000000001000000000000010000000000000
000000110001000000000000001001001010000000000000000000
000000110000000000000000000000001001000010000000000000
000001010000000000000000001001011001000000000000000000
010000010000000001100000010001011000000000000000000100
000000010000000000000010001001111000000000010001000011

.logic_tile 10 4
000000000000000000000000010000000001000000100100000000
000000000000000000000011110000001110000000000010000001
011001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
010000000000000111000000000000000000000000100110000000
010000000000000000100000000000001010000000000000000000
000000000110010000000111110000000001000000100100000000
000000000000100000000111100000001011000000000010000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000010000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000011100000000101100000000000000101000001
000000010000000000000000000000100000000001000000000000

.logic_tile 11 4
000000000010000111100110110000000000000000000100000000
000000000000000000000011111001000000000010000000000000
011000000000000000000010101111101100010111100000000000
000000000000001101000000001111101001000111010000000000
010000000100000111100010001011011101001000000000000000
110001000000000000100000001011011010101000000000000000
000000100001001001000000000101000000000000000100000000
000000000000000001100010110000000000000001000000000001
000001010011001001100000001000000000000000000100000000
000000110001010001000000000001000000000010000000000000
000000011110000000000110111000011010000110100000000000
000000010000000000000011011001001000000100000000000000
000000010110010000000000001101100000000001000000000000
000000010000000000000000001111000000000000000000000000
010000010000000000000111000000000001000000100100000000
000000010000000000000110100000001011000000000000000000

.logic_tile 12 4
000000000101000111100000010011100000000000000100000000
000010100001000000000011100000000000000001000000000100
011000000000000000000011110111100000001100110000000000
000000000000001101000110100001100000110011000000000000
010001100000001001100000000111100000000010100000000000
010001001010000111000010100101101100000010010010000000
000000000000100000000010101001111001000000110000000000
000000000011010101000000001011011010000000100000000000
000011010110000111000010000000001100000100000100000100
000011110000000001000000000000010000000000000000000100
000000010000000001000011110011101100000110100000000000
000000010000100000000010010000101010001000000000000000
000000110011010101100111000101011000001001010000000000
000001010000010000000000000111111111000000000000000001
010000010000000011100010001101111110010111100000000000
000000010000000001100011110111101100001011100000000000

.logic_tile 13 4
000000000010101101000011100001000000000000000100000000
000000000001011111100010110000000000000001000010000000
011000000000000011000110011011111110010111100000000000
000000001001010000000010000111101101000111010000000000
110000000000001101000000010001011010000010000000000000
010000000000001011000010000101111111000000000000000000
000001000001010111100000000001101000100000000000100000
000000101000101111000010110111111011000000000000000000
000000010000000000000010111101011100000111000000000000
000000010000000000000111100101000000000001000000000000
000000111000100101000000001111011101010111100010000000
000001010000010001000010110001011001001011100000000000
000000010001010111000010000101111111000010000000000000
000000010000001111000100000001011100000000000000000000
010000011001001111100000010000000001000000100100000000
000001010000001111000011100000001011000000000000000000

.logic_tile 14 4
000001000000000000000000000101101001001100111000000000
000000100000000000000000000000001010110011000001010000
000000000110000011100000010101101000001100111000000000
000000000000000000100011010000001010110011000000000001
000000000000001000000011100001101000001100111000000000
000000000000000111000000000000001011110011000000100000
000001001100001011100000000111101001001100111000000000
000000100001001011100000000000001000110011000000000000
000000010010000000000000000001101001001100111000000001
000001010000010000000000000000001100110011000000000000
000000011101110000000000010011101001001100111000000000
000000010000010001000010010000101000110011000000000000
000000010000000000000000000001101001001100111000000000
000001010000000000000000000000001001110011000001000000
000000010000101111000000000101101001001100111000000000
000000111001011001100000000000001110110011000000000000

.logic_tile 15 4
000000000000010111000011111001011101000010000000000000
000000000000100000000111110001001010000000000010000000
011000000000001101000000011001001110001111110000000000
000000100010001011100011111111101101000110100000000000
000000000110000000000110101111011100000001000000000000
000000000100000000000010000111110000000110000000000000
000001000000011111100110001111101110010111100000000000
000000100000100111000010110001111001000111010000000000
000000110110000111100110100101011011010100000100000000
000001011100000000100011110000101011001001000001000000
000000110000000011100111111011111111000000000000000000
000001010000000000100010101101111110001001010000000000
000000010000000111000111110011001011010100100100000000
000001010000000000000111000000011001000000010001000100
010000010001000001100111011011001010000111000000000000
000000010000000001000011010111110000000001000000000000

.logic_tile 16 4
000000000000001000000111111000000000000000000100000000
000000000000001001000111110001000000000010000000000000
011000000000001001100000000101111101010111100000000000
000000000000000101000000001001101100001011100000000000
110000000000000000000000000000000000000000000100000000
110000000000001111000011100001000000000010000000000000
000000000000001011100011100101100000000000000100000000
000000000000000111100100000000000000000001000000000000
000001011011001111000000001000000000000000000000000000
000000010000010001100000001011001100000000100000000000
000000010000001111100000010000000000000000000100000000
000000010000000111000011011101000000000010000000000000
000010110000000000000010000011011011000110100000000000
000011111010000000000100001001001110001111110000000000
010000010000000101000000001011111110000110100000000000
000000011010000000100000000001101010001111110001000000

.logic_tile 17 4
000000000001001000000010000000011100000100000100000000
000000000000001001000011110000000000000000000000000000
011000000001011011100110000000011110000100000100000000
000000000000001111000000000000010000000000000000100000
110000000000000000000000001001101110010111100000000001
110000000000000000000000000001111000000111010000000000
000000001110101000000000001011000000000001010000100000
000000000000011011000000000101101111000001110000000000
000001010000000000000000000000011000000100000100000001
000000010000000000000010000000000000000000000000100000
000001011111000001000000000000000000000000000000000000
000000110000100000000000000000000000000000000000000000
000000010000000000000110010001000000000000000100000000
000000010000000000000011010000100000000001000001000000
010000010110000000000010000001000000000000000100000000
000000010000000000000100000000100000000001000001000000

.logic_tile 18 4
000000000000000000000000010000000000000000000100000000
000000000100000000000011111001000000000010000000000000
011000001110000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000011010000100000110000000
110001000000100000000000000000000000000000000001000000
000010000000001000000000000000000001000000100100000000
000001001111010011000000000000001001000000000001000000
000000110000000000000000001000000000000000000110000000
000000010000000000000000001111000000000010000000000001
000001010000000000000111000000000000000000000000000000
000000110000000000000100000000000000000000000000000000
000000010000000000000010100011100000000000000100000001
000000010010000000000100000000100000000001000001000000
010010011000000000000011100000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000001100110001111100001000000010100000000
000010000000010000000011111101101111000001110000000000
011000000000000000000110000101100001000001110100000000
000000000000000000000000001101101110000000100000000000
010000001010000000000000011001101010001000000100000000
010000000000001111000011111101100000001101000000000000
000001000000000001100010000101111010010000000100000000
000000100000000000000000000000011101100001010000000000
000000010000000011100011101111000000000000010100000000
000000110000000000000000001101001110000001110000000000
000000010000000011100000000000011010010000000100000000
000000010000000000000000000000011100000000000000000000
000000010000001011100000001011101000001101000100000000
000000010000000001100000001101010000001000000000000000
010000010001011011100111010111111010001001000100000000
000000010000100001100010000001010000001010000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000100000001011111000000000000000000000000000000000000
010000000010000000000011110101011011000100000100000000
110000000000010000000010100000101000001001001001000000
000000000001011000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000100000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011010000010000100000001
000000010000000000000000000000010000000000000000100000
010001010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000010000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000010000000011100000011010110000110000001000
000000000000100000000000000000000000110000110001000000
000000000000001000000000000000011000110000110000001000
000000000000001011000000000000000000110000110000100000
000000000000010000000011100000011010110000110000101000
000000000000100000000000000000000000110000110000000000
000000000000001000000000000000011000110000110000001000
000000000000001011000000000000000000110000110000100000
000000010001000000000000000000001000110000110000001000
000000010000100000000000000000010000110000110000000100
000000010000000000000000000000001010110000110000001000
000000010000000000000000000000010000110000110000100000
000010010000000000000000000000000000110000110010001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000010101110000000000110000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000000000000000010101000000000000001000000000
000000000000000000000010000000000000000000000000000000
110000000001000101000000000000001000001100111110000000
110000000000100000000000000000001101110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000110000000000000010110111101000001100111100000000
000001010000000000000110000000000000110011000000000001
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000001010000000000000111100000001001001100111100000000
000000010000000000000100000000001001110011000010000000
010000010000001000000000000101101000001100111100000000
000000010000000001000000000000100000110011000000000000

.logic_tile 3 5
000000000000000111100110111111111001011001000000000000
000000000000000000100011110011111101100000000000000001
011000000000001101100110110111001110100000000000000000
000000000000000101000011011001101011000000000000000000
010000000001000101000011110011011011010111100000000000
010000000000000111000010100101101110001011100000000000
000000000000001111100110110101001100101001010000000100
000000000000001011100010100001101010111001010000000000
000000010000000000000111011011101011000110100000000000
000000010010001111000110000111101001001111110000000000
000001010000001000000111001101111001100000000000000000
000010110000000011000010000001101011000000000000000000
000000010000100001100011100000000001000000100100000000
000000010000000000100100000000001010000000000000000000
010000010000000101000010011111101101011100000000000000
000000010000000001000110000111111000111100000000000010

.logic_tile 4 5
000000000000000111000000000001001101010000100000000000
000000000000000000000000001111011000000000010000000000
011000000000001000000110001111111010001111110000000000
000000000000000101000010100101111100000110100000000000
110000100000000011100111100001011011000110100000000000
010000000000000000100111100101011010001111110000000000
000000000000000101000011110111111101000000000000000000
000000000000000101100011110000011110100000000000000000
000000010000000111100110101111101110011100000000000000
000000010000000000000010000111011110111100000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000011110000001011000000000000000000
000000010000000111000110011111011001110110100000000000
000000010000000101100010001111011001111000100000000000
000000010000000011100010000101000000000000000100000000
000000011100000001100000000000100000000001000000000000

.logic_tile 5 5
000000000000000111000010010101001100001000000000000000
000000000000000101000111110101001000010100000000000100
011000000001000111000110010001111001010000110000000000
000000100000001111100011100001011110110000110000000000
010000000110000101100010000000000000000000000000000000
010000000010001101000000000000000000000000000000000000
000000001110000101000000000000001010000100000100000000
000000000000000000100000000000010000000000000000000000
000000010000000001100000000001101001010010100000000000
000000010000000000000000000111111010110011110000000000
000001010000100000000000001111101110101001010010000100
000010011111000000000010000001011010111001010000100000
000000010000000001000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000001001000000000011100000000000000100000000
000000010000000001100000000000100000000001000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000010000000000000000000000
000000011110000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000100000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000001000011010000000000100000000
000010010000000000000000001101000000000010000000000001
000000010000000000000110100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110101000000000000000011100000011010000000000100000000
010000000000000000000100001111001011000010000000000100
000001000000001000000000000000000000000000000000000000
000010000000001111010000000000000000000000000000000000
000010010000000000000000010000000000000000000000000000
000011010000000000000011100000000000000000000000000000
000000011000010000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000111101101100000000000100100000000
000000010000000000000000001001001111000000000000000001
000000010110001000000000001000000001000010000000000000
000000010000000111000000000111001010000000000011000000

.logic_tile 9 5
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000001011000101000110101101111100111100010010000000
000010100000100000000000000111111010111100000010000001
110001000000000000000000000000011000000100000100000010
010010100000000101000000000000010000000000000000000000
000000000000100000000010100000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000000010000100000000000000001111010000000000010000100
000010011001010000000010000000010000001000000000000100
000000010000000000000000001000001000000000000000000111
000000010000000000000010011101010000000100000010000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100111000000000000000000000000000000000000

.logic_tile 10 5
000000000000100111100010000111001001000011100000100000
000000000001010000100100001111011101000011110000000000
011000000000000000000011100111001110001001000000000000
000000000000000000000000001001100000001110000001000010
010001000000000001000010000000000000000000100100000000
110000100000010000100000000000001010000000000010000000
000000000101001000000000000000001100000000000010000001
000000000000101011000000000001010000000100000000000001
000000010000000000000000010000011000000100000100000000
000000010000000000000010010000010000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010001010000000011100000000000000000000000000000
000010110100000101000110000000011010000100000100000000
000001011010010101000000000000000000000000000010000000
010000011110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000111100110000101011100001001010100000000
000000100000011101100010101111111001010110100000000001
011000000000000001100111110001011010000110100010000000
000000000000000000100011000101011101001111110000000000
000001000000000111100110001011011110000100000110000000
000010100000000001000110110101010000001101000011000000
000000001101000101000010101001101111010111100000000000
000000000000000000000010111101101111000111010000000000
000000010011011001000010000000001101000100000110000000
000010010000000101000110001011001111000110100010000000
000000110000000000000111101011001010001001010100000100
000001010000000001000000001001011001010110100000000000
000000010100000101000011101011011000000001000100000000
000000010000000001000100000011000000000111000010000000
010001010000000000000110010000001010000110100000000000
000010110000000000000011010001001110000000100000000000

.logic_tile 12 5
000001001000001000000011101111001100000000010000000000
000000000000000111000000000011001000100000010000000000
011001000000100000000000000000000000000000000100000000
000000100000010111000000001001000000000010000010000000
110000000000010001000111000101011110000000000000000000
110010000000001111000100000000001101001000000010000000
000000000000000111000011110000001100000000100010000001
000000000000000000100011100000011101000000000010000000
000000010001000101000111110111001101101000010000000000
000000010000100000100011010101111010110100010000000000
000000010000000111000000001000000000000000000100000001
000000010000001111100000000011000000000010000000000000
000000011110000000000111111000000000000000000000000000
000010010010001001000111100001001101000010000010000011
000010010000000000000000000101011011111001010000000000
000000010000000001000000001111111011110000000000000000

.logic_tile 13 5
000000000000010001100011101001000001000011100000000000
000010000000100111000000001101101100000001000000000000
011000000000001000000010100101111111010000100100000000
000000000000000001000100000000011010000001010000000000
000010100101110111000000000001011001000010000000000000
000000100000100000100000000101011000000000000000000000
000000101010001001000111001101111101101000010000000000
000000000001010011000000001111111101111000100000000001
000010111010001101000000000011011101000000100100000000
000011011110000001000000000000001010001001010000000001
000000011010001001100111101000001110000110100000000000
000000010000100101000111110111001001000000100000000000
000000011110000101100110100000011111010100100100000000
000000010100000000000000000011011010000100000000000000
010000010000001000000110000001001110000110100000000000
000000010000101011000010100000011001000000010000000000

.logic_tile 14 5
000000100001001101100111000011101000001100111000000000
000001001100100011000100000000101000110011000000010000
000001000000001000000000000001101000001100111000000000
000000100000000101000000000000001010110011000000000000
000010100100001000000000000101101000001100111000000000
000011000000000011000000000000001000110011000000000000
000000000000011000000000010001001000001100111000000000
000001000000100111000010100000001000110011000000000000
000000010001010000000000000101101000001100111000000000
000001010000000000000000000000101000110011000000000000
000000010000000000000010100001001000001100111000000000
000000010000000000000100000000001001110011000000000000
000001010110100000000000000101001001001100111000000000
000000110010010000000000000000001110110011000001000000
000000010000000111100000011000001000001100110000000000
000000010000000000100011001111001010110011000000000000

.logic_tile 15 5
000000001000000111100111010011011011010100100110000001
000000000000000000100110010000111010000000010000000000
011000000000000111100111110000011000010010100000000000
000001000000000000100111111101011110000010000000000000
000000000000100000000010110011011010010111100000000000
000010101100011101000010100011011001000111010000000000
000000000000000111100111110000011010010010100000000000
000000000000000000000011001001011110000010000000000000
000000011010000111100110010101101011010000100100000001
000010110000001111100010000000101110000001010010100000
000000010001010000000000001000001110000000000010000100
000000010000000000000000000111010000000010000000000000
000010110000000000000111010001001110000000000000000000
000000010000000001000011101111010000001000000000000000
010000010001010111000000001101001101100000000000000000
000000010100000001000000001001111000000000000001000000

.logic_tile 16 5
000000000000001101100010101011011000101000000000000000
000000000001001011000100001011101011000100000000000000
011000000000000001100111111011001100001001010100100000
000000000100000000000111011111101001010110100000000000
000010100000000101000110000001000000000001100100000000
000001100101011111100000000101001000000010100001000000
000000000001101111000000010101011001101000010000000000
000000000001110111100010001111011110110100010000000000
001010010000001001000011111011111011000110100000000000
000001011110000001100110100011101111001111110010000000
000000010000001001000011111101101111010111100000000000
000000010001000011000010100011011001001011100000000000
000000011000000111100111100111001100000010000000000000
000000011110000001000010000111000000001011000000000000
010000010000000000000011110001000001000001000110000000
000000010000001111000111100101001011000011100000000001

.logic_tile 17 5
000000000000010000000011110000000000000000000100000000
000000001110100000000110101001000000000010000000000000
011010000000001000000110000000000000000000000100000001
000001000000000001000000000111000000000010000000000000
110001000100100000000111010011011101010100000000000000
010010000000010101000011100000101000001000000000000000
000000000000000111000110100101101110001101000010000000
000000000000000000100000001101010000001100000000000000
000000010110101000000011110000000001000000100100000000
000000110000010001000111010000001011000000000000000000
000000010000100001100000001111111110010111100000000000
000000011001000000000011110111101010001011100000000000
000000010110001000000010000001101001010111100000000000
000000010000000111000100000011111101000111010000000000
010000010000101111000011100000001010000100000100000000
000000110001000101100100000000010000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011001000000100111000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
110001000000000000000111100000000000000010000000000000
110000000000000000000100001101000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000011000000100000110000000
000000010000000000000000000000000000000000000000000000
000000011010100000000000000101100000000000000100000100
000000010000000000000000000000000000000001000000000000
000001010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000010000011010000000
000000010000000000000010100000000000000000
011010000000001000000000000000011000000000
000000000000001111000000000000000000000000
110010100000000000000111110000011010000000
010001000000000000000110100000000000000000
000000000000001000000000000000011000000000
000000000000001111000000000000000000000000
000000010000000000000000000000011010000000
000000010000000000000010011111000000000000
000000010000000101000000000000011000000000
000000010000000000000000001111000000000000
000000010000000000000010100000001010000000
000000010000000000000010101101010000000000
010000010010010000000000001000001000000000
010000010000000000000000000011010000000000

.logic_tile 20 5
000000000110100000000110000000000001000000001000000000
000000000001010000000011110000001010000000000000001000
011000000000001000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000000000
010010000000100111000000010101001000001100111100000000
010001000000010000100010000000100000110011000000000000
000000000000000001100111100000001000001100110100000000
000000000000000000000010000000001001110011000000000000
000000010000000000000011111000001110000100000000000000
000000010000000000000111111101010000000110000000100000
000000010000000000000000000111011010001100110100000000
000000010000001001000000000000000000110011000000000000
000000010000000111100000011000011010010100000000000100
000000010000000000000011000011011101000100000000000000
010010010000000000000000000101000000000011000000000000
000000010000100000000000001011000000000010000010000000

.logic_tile 21 5
000000000101010000000000000000000000000000000000000000
000010101110100000000000000000000000000000000000000000
011010000000001000000000000000011000000100000100000000
000010000000000111000011110000000000000000000000000000
110000001000000001100000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000101100000000101111000001001000000000000
000000000000000111000000000111010000001110000000000000
000000110000000000000000000000000000000000000000000000
000001110000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010110000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000001001000100000000000000000000000000000000
000001010000000000000000001000001011000010000000000000
000000011010000000000010000101001111010010100010000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010000000000111000000001000001100010000100000000000
000000000000000000000000000001011110010100100010000000
010000000000000000000110100000001110000010000100000000
110000000000000000000000000000010000000000000001100000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010110000000000000000010000000000000000000000000000
000001010010000000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000011100000000000000000000000000000
000000010000000000000010010000011111010100000010000000
000000010000000111000010001111011101010000100000000000
010000010000100000000000010000000000000000000000000000
000000010001000000000010100000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000010100000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001101110000110000000000
000000000000000000000000001001111110110101110000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100010010000000000000000000000000000
000000010000000000000000000000000001001100110000000000
000000010000000000000010010011001001110011000000000000
000000010000000000000111000000000001000010000100000000
000000010000000000000000000000001101000000000000000000
010000010000000000000000000000000001001100110000000000
000000010000000111000000000011001001110011000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000010000001000000000000000000000000110000110000001000
000001000100100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011110000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011001010001100110100000000
000000000000000000000000000000110000110011000010000110
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
011000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000010000000
110000000000000001100000010101001000001100111100000000
010000000000000000000010000000100000110011000010000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000010000000
000000000000101000000000010101101000001100111100000000
000000000000000001000011100000000000110011000000000000
000000000000000001100110010000001001001100111100000001
000000000000000000000010000000001100110011000010000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001101110011000000000000
010000000000000000010000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 3 6
000000000000000101000110110111111111010111000000000000
000000000010001101000010101011101110111111000001000000
011000000000001001100110111011011001001111110000000000
000000000000000101100010100001001010000110100000000001
010000000000001101100010111001101101100000000000000000
110000000000100101000011111001111000000000000000000000
000000000000001101000110100111111010100000000000000000
000000000000001111000011110001101111000000000000000000
000000100000000000000111001101101011010111100000000000
000000000000001111000010011011011011001011100000000000
000000000000000000000010011001001110100000000000000000
000000000000000000000010001011001010010110100000000000
000000000000000001000000010101100000000000000100000000
000000000000100000000010000000100000000001000000000000
010000000000100001100110000101001000100000000000000000
000000000001011111000011110101011001000000000000000000

.logic_tile 4 6
000000000100101001000011101111011000010010100000000000
000000000001000001100000000101011010110011110000000000
011010100000000001000111100111100000000000000100000000
000001000000000101100010110000000000000001000000000000
110000000000000111000110100001000000000000000100000000
110001000010000101100100000000000000000001000000000000
000000000000000111000000000001011001001000000000000000
000000000000000001000010100011011110101000000010000000
000000000000001111100000001101011001001001010000000000
000000000110000101000000001011001111000000000010000000
000001000000000000000000010011101111000000000001000000
000000100000000001000010000000001010001000000010000000
000000000000011001000110000001011110000110100000000000
000001000010000101000111110011111011001111110000000000
010000001110000111000010100001101011000000010000000000
000000000000001111100011111111011011100000010000100000

.logic_tile 5 6
000000000000001101000110001101100001000000000000100000
000000000000001111100000001001101000000001000011000001
011000000000000000000000000000000000000000000000000000
000000100000001111000011100000000000000000000000000000
110000000001010101100000001001011100001001010000000000
110000001000000001000000001101111000000000000000000000
000000001000000011100111111101101010001111110000000000
000000000000000001100011010101001010001001010000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000100100000000
000000001110100000000100000000001000000000000000000000
000000100000000000000011000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010100000100000000000000000000000000000

.logic_tile 7 6
000000000000000111100000000001001101110111110000000100
000000000000000001100000000001001010110110110000000000
011000001010000111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000011100000011000000100000100000000
110000000010000000000000000000000000000000000000100000
000000000000100111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000111011010000010000100000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000010100001100001000000000100000000
000000000000000000000100000000001100000000010000000000
011010100000000101000000000011111010000000000100000000
000000001100000000100000000000000000001000000000000000
110000000000000000000110001000011010000000000100000000
010000000000001001000000000011000000000100000000000000
000001000000010001100000000011111110000000000000000000
000010100001111101000000001011101100000001000000000000
000000000000001001100111000111001011000010000000000000
000000000000000001000111110011101111000000000000000000
000000000000000000000000000000000000001100110000000000
000000000000101111000011110011001110110011000000000000
000100101000001011100000010111100000000000010000000000
000000000000000111100010000111001011000000000000000001
010001000000001001100110000011100000000001000100000000
000000100001010001100000001001000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
011000000010000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000000000100111100000000111111100000000000011000000
010000000001010000000000000101110000001000000001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000111100001101100001111000000000011
000010100001010000000011101011010000001110000000000011
000000000000000000000010101101000001000000000010000000
000000000100000000000000001111001101000010000001100101
000000000000000000000000000000000000000000100110000110
000010000000000000000000000000001000000000000000000000
010000000101000000000000001101011000000100000010000000
000000000000100000000010101011000000000000000011000000

.logic_tile 10 6
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000100100110000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000001010000000000000000111100000000000000110000000
000010100001000000000000000000100000000001000000000000
000000000000000000000111000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000010000000000010000011000000000000000100000000
000000000000000000000100000000100000000001000010000000
010010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000001010000000000011101011111001000000000000000000
000000000000000000000100001111111101100000000000000000
011000000000000011100111100111111100000100000000000000
000000000000000000100100000000100000000000000011000010
110000000000000011000000001001011111011001110000000000
110000000000000000100000001111111110000110110000000000
000000000000100000000111110000000000000000100110000000
000000000001010000000110100000001101000000000010000010
000000000000001000000111001000000000000000100010000001
000000000000000111000100001111001010000000000010100001
000100000000000111100010101111111101101111110000000000
000100000000001101100110110011101011000110100000000000
000000000000000000000110100000000001000000000011000100
000000000000000000000100000011001111000010000010000110
010000101000100001100010001111111011000000000000000000
000000000001000000000011101011111000010000000000100000

.logic_tile 12 6
000001000000100111100010100111011000000110100000000000
000000000000000000100010010101001110001111110000000000
011000000010001101100011100101111100000100000010100000
000000000000000111100010100000110000000000000000000000
110000000000000101100111001001111111110000110010100000
110000100000000000000100000111111000110100110010000000
000000001100000001100011101001100000000011110000000000
000000000000010000000010110111001000000011010000000000
000011001100001001000110101000001100000010000000000000
000010000000000001100000000101001011010010100000000000
000000000000001000000000001011100000000000100100000000
000000000001000001000011110111001111000010110000000010
000010000010001111100110010011011011100000000000000000
000001101100001011100011000011111111000000000000000000
010000000001010111000110000001011000010111100000000000
000000000000100111000010011111111001000111010000000000

.logic_tile 13 6
000001000000101111000111001011111011001001010100000000
000000101100011001100011100011111101010110100000000001
011000000000101111000000011011011101011100000100000000
000000000001010001000010100001101111111100000000000100
000001001110010011100111100111101101010110000000000000
000010001100110001000100001001001111111111000000000000
000000000000001000000011111111011010110110110000000000
000000000000000111000111110011011100110001110000000000
000000000000110101000110110000001000000110100000000000
000010100000000000000010000101011000000100000000000000
000000000000001001100110100111001010101000010000000000
000001000000000011000010000001111111110100010000000000
000010001010101001000111101101001111110000100100000000
000001000000000111100110001001001100100000010001000000
010010000000001000000110000001100001000001100100000001
000001000000000111000110101011001010000010100000000000

.logic_tile 14 6
000000100000100000000111110101100000000000000100000000
000010100000010000000011010000000000000001000000000000
011001000001010000000010100011000000000000000110000000
000010100000001111000000000000100000000001000000000000
010000000110001111000010001001100001000010100000000000
110000001100001111000011101101101010000001100000000000
000000000000100011100111100000000001000000100100000000
000000100000001101100000000000001111000000000001000000
000000000000000000000010000101001001010111100000000000
000000000000010000000010000101011000000111010000000000
000000001111100000000111110101100000000010000000000000
000000000000110000000010101011001011000011010000000000
000011000000000000000000000000000000000000000100000000
000010100000000000000000001001000000000010000000000000
010000000000001000000000011011111011000000010000000000
000000000000000001000011001011111110100000010000000000

.logic_tile 15 6
000001000000011001100011111101111100000010000000000000
000000000000100101000111100101110000000111000000000000
011000000000001111000000001001011101010111100000000000
000000000000001011000000001011111110000111010000000000
110010100000001111000000001111101001000110100000000000
010011100000001011000000000111111000001111110000000000
000000000100000001000000000011000000000000000100000001
000000000000000000000010000000000000000001000000000000
000000000000000001000000010011100000000000000100000000
000000101100000111100011100000000000000001000010000001
000000000000000111100010010111000000000000000100000001
000000000000001111000011100000100000000001000000000000
000000000000000101000111101011001010000110100000000000
000010000000000000100000000011001010001111110000000000
000000001111001111000000000001001111111101000000000000
000000000000001111100010000001001000111110100001000000

.logic_tile 16 6
000000000000000000000011110000000000000000000000000000
000000000000000111000111010000000000000000000000000000
011000000100000011100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000000
010010100000100000000000010000000000000010100000000000
010001000000010000000010100011001000000010000000000000
000000000000000111100000001000001110010000100000000000
000000000000010000000000000011001011000000100000000000
000000001000000000000000000111011001010100000000000001
000010100000000001000000000000101110101000010010000000
000000000000000001100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000010100000010001000000000000000000000000000000000000
000001001110000000000010010000000000000000000000000000
010000000000000111100000000101100000000000000100000100
000000000000000000000000000000000000000001000000000000

.logic_tile 17 6
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000000110000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010010001010000000000010100000000000000000000000000000
110001000000001011000000000000000000000000000000000000
000000000001010000000000000000011000010100000000000000
000000000000000000000000001111011010010100100011000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000010000001
000000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000

.ramt_tile 19 6
000001000000001000000000010101001110000000
000010000000000111000011000000010000000001
011010000000001001100000000001001100000010
000000000000001111100000000000010000000000
110000000000000000000110010011001110000000
110010000000001111000110010000110000000001
000000100000001111100000000001001100000000
000001000000000011100000000000110000000001
000000000000001000000010010011101110000000
000000100001011011000010011101010000000001
000000000000000011100000010011101100001000
000000000000000000100011101101110000000000
000000000000100000000111111101101110000000
000000000000010000000110010001010000000001
011000000010000000000000001011001100000010
110000000000000000000000000001010000000000

.logic_tile 20 6
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
011001000000000000000111100000000001000000001000000000
000000100000000000000100000000001001000000000000000000
110000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000000000000
000001000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000110000000000000000000000000000000000000000
000000000000110000000010100000000000000000000000000000
000000000000000000000000000011111110001100110110000000
000000001000001001000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000100100000
000000000000000000000000000000000000000000000000100000

.logic_tile 22 6
000000000000000000000000011000000000000000000100100000
000000000000000000000011111111000000000010000000000000
011010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000001000000100100000001
010000000000100000000000000000001100000000000000100000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000001011000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 23 6
000000000000000000000110010011100000000000001000000000
000000001010000000000011010000100000000000000000001000
011000100000001101000010100000000000000000001000000000
000001000000000001000000000000001100000000000000000000
010010000000000000000010100000001001001100111000000000
010001000000000000000100000000001011110011000000000000
000000000000000001100010100101101000001100111000000000
000000000110001101000100000000000000110011000000000000
000010000000000101100000000111101000001100110000000000
000001000000000000000000000000100000110011000000000000
000100000000000000000110000101011110001001000100000000
000000000000000000000000001001110000000101000000000000
000000000000010000000000001101100001000001010100000000
000000001010100000000000000001001111000001100000000000
010000000010000000000010011000011111010000000100000000
000000000000000000000010000001011001010010100000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000010000100000000
000000000000000000000000000000001100000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000001110000000000000010101001000001100111110000000
000010000000000000000010000000000000110011000000010000
011000000000000000000000000000001000001100111100000000
000000001110000000000000000000001100110011000000000001
010000000000001000000111100000001000001100111100000000
110000000000000001000100000000001001110011000010000000
000000000000001000000000000111001000001100111100000000
000000000000000001000000000000100000110011000000000010
000000000001000001100000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000000000000110000111101000001100111100000001
000000000000000000000000000000100000110011000010000000
010000000000000000010110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 3 7
000000000000001001100110100111101010010111100000000000
000000000000000111000000000001001100000111010000000000
000000000000001101100110101001101111100000000000000000
000000000000000101000010111001001000000000000000000000
000000000000001101100010111101111101000110100000000000
000000000010000101000010101011101010001111110010000000
000000000000000001100111101101111111000110100000000000
000000000000000101100111111001011011001111110000000000
000000000000000001000000001011100000000000110010000100
000000000000001101000011111101101101000010110000100101
000000000000000011100110000011101111010000000000000000
000000000000000001000010110011011010110000000001000000
000000000000000111000110001101001000100000000000000000
000000000000000000100000000111111010000000000000000000
000110100000010111000010110101011001100000000000000000
000101000000101111100110000001111111000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
011010000000001101000011110111101001000110100000000000
000001000000000001000011010101111100001111110000000000
110000000000001000000000000001101010001000000000000000
010010101000001111000010010011110000000000000000000000
000010000000000101000111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000001001111101001011100000000000
000000000000000111000011111001001100010111100000000000
000000000000000001000110100101111011101110000000000000
000000000000001111000010000101101100101101010000000000
000000000000000000000000011011101111000001000000000000
000000000000000000000010000001111101000010100000000000
010000000000000000000110001000000000000000000100000000
000000000000000000000010001111000000000010000000000000

.logic_tile 5 7
000000000000001101100011111011111000010110110000000000
000001001000001011000011010101011110010001110000000000
011000000000000011000110000000000001000010000000100000
000000000000000000000000000011001000000000000000000001
000000000000001111100111101000011010010100000110000000
000001000010000111000010100011001000000100000000000000
000000001000000111100110101011000000000001000100000001
000000000000000111000100000101001011000010100000000000
000000000000001111000000001101101001101001010010000011
000000000000000001100000001111011011110110100000000110
000000000000000111100000001111101000001001010100000000
000000000000001111000000000101011000010110100000000000
000000100000001111100000000111101010000000000100000000
000001000000100111000000000000100000001000000000000000
010000000000000111000011100101001010000000000010000000
000000000000000000000110000000101110000000010000000011

.ramb_tile 6 7
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 7
000000000000000111000111100011001000100011010000000000
000000000000000000000000000011111111100010000001000000
011000001000001111000010101011000001000000010100000000
000000000000001111000000001101101101000000000000000001
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000001000111000011110101101010101001000000000000
000010000001000000100111100111111001111001100000000000
000010100000000000000110001001001001100000000000000000
000001000000000001000011100001011111000000000000100000
000000000110000000000010011101111111000000110100000000
000000001101000000000011101001001000100000110000000010
000100000000001000000010000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
010011100000000001000010000011100001000000100100000001
000001000001000000100000000101101000000000110000000000

.logic_tile 8 7
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000010000000010100101000000000000001000000000
000000100001110000000000000000101000000000000000000000
000000100000000101000011100011101000001100111000000000
000000000000000101000010100000001101110011000000000000
000000101000000000000000000011001001001100111000000000
000001000000000000000000000000101001110011000000000000
000000000001000101100000000101001000001100111000000000
000000000000000000000010010000101101110011000000000000
000000000000000101000000000011001000001100111000000000
000000000000000000100000000000101010110011000000000000
000000000000100000000000000011001000001100111000000001
000000100001000000000000000000001101110011000000000000
000000000000000101000000000111101000001100111000000000
000000000000000000000000000000001000110011000000000001

.logic_tile 9 7
000000000000000000000000000011011100000100000010000001
000000000000001001000000000000100000000000000011000001
011001000010010101100000000000000001000010000000000000
000010000000000000100011000000001111000000000000000000
110000000000000000000000001001100001000001110100000000
110000000000000000000000001001001010000000100000000010
000011001011010111100000010111111101010000000100100000
000011000000100111100010110000101000101001000000000000
000001000000000000000110100011101100000100000010000001
000010100000000000000010000000010000000000000010100101
000000000001010101100000000001000001000001010100000000
000000000110100111000000000111001000000001100001000000
000000100000000000000111000101100000000001000000000000
000001000000000111000000001011000000000000000011000100
000101000000010001000010011000011111010100000100000000
000100100001110000100011010001001011010000100001000000

.logic_tile 10 7
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011010100000101001100000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000111000000000000000000000000000000000111000010
000010001110100000000000000101000000000010000011000101
000000000000100000000011001111000001000000000010100001
000000000000000000000000000011001111000000100001100000
000000000000100000000000000000000000000000100110000100
000000000101000101000000000000001101000000000011000101
000001000000100000000110000000011000010000000010000000
000010100001000111000000000000001111000000000000000010
010000000001010000000110000000011000000100000110000001
000000000100000000000000000000000000000000000011000001

.logic_tile 11 7
000010000000000000000000001101001111101001010000000100
000001101000010000000010110001001110111001010000000000
011000001000000111100110100011111111000001000000100001
000000000010000111100011100111111001000000000001000110
010000000001001000000000000001111001000001000000000000
010000000010101011000010000011011111000000000000000000
000000001000000000000111010000000000000000000000000000
000000000000001111000110100000000000000000000000000000
000101000001010000000000010000001010000000000000000000
000010000000011111000010000111010000000100000000000000
000100000000000000000000001011111111000001000000000000
000000000000000000000010011101111001000000000011000110
000000000000001001100000000101100001000001010010000001
000000000010000111000000001011001011000001110000100010
010000000001010011100011100001100000000000000100000000
000000000000100000000100000000100000000001000000000000

.logic_tile 12 7
000000000000000011100000011011101010111100010000000000
000000001100000000000011101011011010111100000000100000
011000100000000101100011100111011011000001010100000000
000001000000000000000100000011011111000001110010000100
010000000000000011100111110111011101000000000010100000
110010100000000000000011111001001101100000000010000001
000000000000001000000011100011111011000001010110000000
000010100010100101000000001011011111000001110010000000
000000000000011001100110000001011000000001000000000101
000000001000000011000000000011010000000000000010000000
000000000000100111100000010000000000000000000000000000
000000000001000101000011100000000000000000000000000000
000000000000001101000110101101111000010000100000000000
000000101000010111000000000111001111000000100000000000
000000000010000101100000000001011101000000000000000001
000000000000001101000010100111111110010000000010100000

.logic_tile 13 7
000000000000010000000000010000000000000000000110000000
000010100001010000000011010101000000000010000000000000
011000001110001000000110100000011110000100000100000000
000001000001010001000000000000000000000000000000000000
010000001000001001000011110101000000000000000100000000
010000001110000011000010100000000000000001000000000000
000000000000010001000000001111111000010111100000000000
000000000010100000100000001001101011001011100000000000
000000100000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000001000000001100110100000000001000000100100000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000000000000000000000100000000
000000001110000000000000001101000000000010000000000000
010000000000000001000110000000000001000000100100000000
000000100000000000000000000000001100000000000000000000

.logic_tile 14 7
000000000000001101100111011001000000000001000000000000
000010100000000001000110101111000000000000000000000000
011001001000000111100000010001100000000000000110000000
000010000000100000100011100000100000000001000011000110
000000000000000000000000000001000000000000000100000000
000000000000000101000010100000100000000001000011000101
000000000000000101000111110000001110010100100100100000
000000000000000000000110101101011010000000100000000000
000000001010000000000000000000000001000000100111000101
000000000000000000000000000000001110000000000011100101
000100000000000001100000011001011101010111100000000000
000001000000000000010011100111111011000111010000000000
000000000000100000000010000011101111000000000000000000
000000000000000000000010000001011011001001010000000000
010000000000000101000111101101101110000101000100000000
000001001000001111100100000001010000000110000000100000

.logic_tile 15 7
000000000001000111000000000000000000000000000000000000
000000000001100000100011110000000000000000000000000000
011000000000000000000011100011100001000010000100000001
000000001000000000000000000000001100000000000000000000
010000001010000001100000000011101100000010000000000000
010000001111000000000000000101111111000000000000000000
000000000111000000000111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000100000010000000111100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000001000000001100111101101101010000111000000000000
000001000000000001000000001001100000000010000000000000
000010000000000001000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000011000111011111101111010000000000
000000000100000000000000000001011011111111100000100000

.logic_tile 16 7
000010000001000111100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
011000000000001000000010000001101101101001010000000000
000000000000000111000100000001011001111001010010000000
010011000000000000000000010111001010000000000000000000
010001001100000000000010100000110000000001000001000010
000000000001000011100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000100000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000100000000010100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000000000000000001
000010100011000000000000000111011001010000000000000001
000000000001010000000000000000000000000000000000000000
000000001110000111000000000000000000000000000000000000
000010001110000000000011100000000000000000000000000000
000011100000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000001110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010001010000000000000000000001110000100000100000000
010001000000000000000000000000010000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000111000000000011100000000000000000000000000000
011010100000000001000000000000000000000000100100100000
000000000000000000100000000000001111000000000000000001
010000001000000000000000010000001110000100000000000000
010000100000000000000010000111000000000110000000000000
000010100000000000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000100001110010000000000001101001000000010100000000010
000000000000000101100000011000000000000000000100000000
000000000000000001000011111101000000000010000010000000
010000001100100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000001111100000000001000000000000
000000000000000000000000001001100000000000000001000000
011000000000000000000000011111111001101110000000100000
000000000000000000000010011111011011101101010001000010
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
010000000001010011100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 23 7
000000000000000001100010010000000001000000001000000000
000000000000000000100011100000001011000000000000001000
011000000000000101000000000101000000000000001000000000
000000000000000000000010100000101000000000000000000000
010000000000000101100010000001001001001100111000000000
010000000000000000000110100000101111110011000000000000
000000000000000000000010100101001001001100111000000000
000000000000000111000000000000101000110011000000000000
000000000000000000000000010000001001001100110000000000
000000000000000000000010001101001001110011000000000000
000000000000000000000000000111001011010100100000000100
000000001010000000000000000000001010100001010010000000
000000000000000111100000001001011001000010000000000000
000000000000000000100000001111001011000000000000000000
010000100000000000000110000011001110010000000100000000
000001000000000000000000000000101011100001010000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000001000000000000111001000001100111110000000
000000000000000001000000000000000000110011000000000000
110000000000000000000000000000001000001100111110000000
110000000000000000000000000000001101110011000000000000
000000000000000001100000010000001000001100111110000000
000000001010000000000010000000001101110011000000000000
000000001100000000000110010000001001001100111110000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110000101101000001100111100000100
000000000000000000000000000000000000110011000000000000
000000000000001001100010000101101000001100111100000000
000000000000000001000000000000100000110011000000000000
010000000000000000000000001000001000001100110100000000
000000000000000000000000001011000000110011000000000000

.logic_tile 3 8
000000000000001000000110100101001000100000000000000000
000000000000000101000000000001111010000000000000000000
011000000000001001100110100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000001000000001101100110011011011010000111010000000000
000000000000001011000010100001001100101111010000000000
000100000000011101100111111101111111100000000000000000
000100000000101101000010101001001011000000000000000000
000000000100000001000010011011111111100000000010000000
000000000000001111100010000011101101010110000000000000
000000000000000000000010100011011111001001010100000000
000000000000000111000011100101111000010110100010000000
000000000000001000000000000000001110010000000000000000
000000000000000001000000000000001011000000000000000000
010000000000001111100110000111111010000001000000000000
000000000000001001000000001011010000000110000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
110000000000000000000000001001111100010111100000000000
110000000000000000000000000011101101001011100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000111100000001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000100001000000000000010000000000000000000100000001
000000000000001001000011000001000000000010000000000000
011000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010010100001010000000000011000000000000000000110000001
010001001000100000000011111101000000000010000000000001
000000000000000111100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000000001101011001000010000000000000
000000000000000000000000001001101010000000000010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000001000000000000011100000000000000100000000
000000000000001111000000000000001000000000010000000000
011000000000000000000110001111000000000001000100000000
000000000000000000000000000101000000000000000000000000
010000000010001001100111110000000000000000000000000000
110010100010000001000110010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000001000000000000000110100001101010000010000000000000
000010000000000000000000000000101010000000000000000010
000000000000000101100000000001000000000001000100000000
000000000000000000000000001101000000000000000000000010
000001001000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
000000000000000000000000000000001101000000010000000000

.logic_tile 8 8
000000101101000000000000000111001001001100111010000000
000000000000000000000000000000001111110011000000010000
000001001010000000000110100101001001001100111000000000
000010000000000000000000000000001010110011000000000000
000000000100001101100000000011001001001100111000000000
000000000000000101000000000000101111110011000000000000
000000000000000000000000000111101001001100111000000000
000000000001010111000000000000101001110011000000000000
000000000000000000000110110101101000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000001010000000110100111101000001100111000000000
000000000001100000000000000000101010110011000000000000
000000000000001000000000000011101001001100111000000000
000000000010000101000000000000101111110011000000100000
000000000001010000000010010111101001001100111000000000
000001000000100000000010100000101111110011000000100000

.logic_tile 9 8
000000000000000000000000000011100000000001000100100000
000000000000011101000000000011000000000000000000000000
011000001000000111000000001101101011011111110010000000
000000101100000000000000000001101110111111110000100000
110000000000101101000000001000000000000010000000000000
110000000101001011100000000101000000000000000000000000
000100001100001101000010100001000000000010000000000000
000100000000000111100100000000000000000000000000000000
000011001100000000000000000101101011100000000000000000
000000000001000001000000000001001010000000000000000000
000000000010000111000000000101000000000010000000000000
000010101110000000100000000000000000000000000000000000
000000100000000000000111100101100000000010000000000000
000000000000000000000100000000000000000000000000000000
010000001000001000000000000000000000000010000000000000
000000100000000001000000000000001010000000000000000000

.logic_tile 10 8
000010100110010101100000000001000000000000000100000000
000000000000000111000000000000000000000001000000000000
011000001010000000000000001011100001000000010100000000
000000000001010000000010110111101100000000000000000000
000000100000000111000000010111011110000000000100000000
000001000000000000100010000000111000100000000000000000
000011100000100000000111000001001111000000000100000000
000011000000000000000000000000001111100000000000000000
000000000000001001100000000001000000000000000000000000
000000000000000001000000000011000000000010000000000000
000010000000011011100000010001111010110100000101000000
000010000000101111100011100111111000010100000000000000
000000001111001111100000010111100001000000010100000000
000000001010001001100011010001101100000000000000000000
010000000000001001000000010101011110000010000000000000
000000000000000101000010101101001100000000000010000000

.logic_tile 11 8
000000000100000000000110100001101000000010000000000000
000000000001010000000011111111110000000000000010000000
011000000000001011100111001101011010000010000000000000
000000000000000001000000001101110000000000000000000000
000000000000000000000110001101111111111000110010000000
000000000000000000000000001011001110110000110000000000
000000000000000001100111110011111110000100000100000000
000000000000000001000010100011010000001100000000000000
000001000001000011100110000011101100000010000001100101
000010100000100000000100000000010000000000000001000000
000000000000001001100110010001011001000000000100000000
000000000000001101100110010000101000100000000000000000
000000001000000001100010100000011101000000100000100000
000001000000100000000010000000011000000000000001000110
010010000000000011100011100111011010010110100100000000
000001000001001111100100000000001111101000010000000010

.logic_tile 12 8
000000000001000101000110010001001101110100000100000000
000010000000000000100011100011111000010100000000000000
011000000000000101000000001011001001111111010110000000
000000000001011001100000000001111111111111110000000000
000000000000001000000111101101011101000010000000000000
000000000000000001000100000011001111000000000010000000
000000000000001000000000001101000000000000100000000000
000000000000001111000000001011101000000000110000000000
000000000110000000000010000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000001010011100110000000000000000000000000000000
000000000001101111100110000000000000000000000000000000
000000000000000000000000001101101110111100010000000000
000000001110101111000000001011001011111100000001000110
010000000000000000000111110000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 13 8
000001000000001000000000001000000000000000000100000000
000010000000001111000000001111000000000010000001000000
011001001000000111100000001111111000010100000000000000
000000101100000000000010110101011100100000000000000000
110000100000000000000010110011001100000000100100000000
010000000000000000000111110000101011101000010000000010
000000000110000000000000000111000000000001010110000000
000000000000001101000000001111101100000010010000000000
000000000000100111000010001011101100001001000000000000
000000100000010000100010111001001000000100000000000000
000000000000000011100000000000000001000000100100000001
000000000000000001000000000000001000000000000000000000
000001000000100000000111001101000001000010100010000000
000010000000010000000010101001101100000000010010000000
000000001000000011100010101111111000010000000000000000
000000000000000000000100000101011100101000000000000000

.logic_tile 14 8
000000000000000000000010001101101000001000000000000000
000000000000000000000000000111111100101000000001000000
011000000000000000000110110111101101010000000000000000
000000101010010000000010101001001011100000010001000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001000100000000000011101011001001001000100000000
000000000000010000000011011001111101001110000000100000
000010000100001000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000001000000100000000011100000000000000000000000000000
000000100000010000000100000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000111101110001111100000000000
000000000000000000000000000101001111001111110000000000
011010000000000000000111101000011010000000000000000000
000001000000000000000100001001000000000100000000000000
110000001010000001100000001011101100000000010000000000
010000000010000000000000000111111110000000000000000000
000000000000001011100000010000000001000000100100000000
000000001010001111000011100000001011000000000000000010
000001000100000000000111000000000001000000100100000000
000000000001010000000011110000001100000000000000100010
000000000000001000000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000110000011100111000101100000000000000100000000
000000001110000111000100000000000000000001000001000000
010010100000000111000000000111101111010000110000000000
000001101001001111000000001011001101110000110000000000

.logic_tile 16 8
000000000110000111000010101001011010001111000100000000
000000001110000111100010011011000000001011000000000000
011000000000100111100111000000000000000000000100000000
000000000001010000100100001111001100000010000000000000
000000001000001000000011010001100001000000000110000001
000000000010000101000010101011101111000001000001000100
000000000000100000000110101011111011111111010100000000
000000000001011111000011001111011000111111110000000000
000000000000001001100010010101011100101111110100000000
000000000000000111000110010011101110111111110000000000
000001100000000001100000011001001110000010000000000000
000010000000000111000011111101011101000000000000000000
000000000000001011100010111111001010100001010110000000
000000000000000011100110100111001011000010100000000000
010000000000000111100010000000001000000010000000000010
000000000000000000100010111001011100000000000010000000

.logic_tile 17 8
000001000000001000000010110000000000000000000000000000
000010000000001011000111100000000000000000000000000000
011000000000100011100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010001000000000000000011100001011110000000000000000000
110010000000000000000100000000110000001000000000000000
000000001010000000000000000001000001000000000010000000
000000000000000000000000000000101001000000010000000000
000000101110000000000000000000000000000000100110000100
000011000000000000000000000000001000000000000001000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001011000000000000000000000001000000100100000000
000000000000000000000011110000001000000000000010000110

.logic_tile 18 8
000000000000011000000011101000001110000100000000000000
000000001110001111000110001101010000000110000001000001
011001000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
010000000000000000000000000111001000000000100100000001
010000000000001111000000000000111000000000000000000000
000001000000000000000111100001011110000000000110000000
000000000000000000000100000000011111000001000000000000
000010000000000000000000000101001110000000000100000001
000000000000000000000000000001010000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010001001000000000000000100000000
000010000000000000000110011111001111000001000000000010

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001001010000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010010000000000000000111100000000001000000100100000010
110000000000000000000000000000001010000000000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000000001100000100000100000000
000000000000100000000000000000010000000000000000000100
000000000000100000000000000011111111010000100000000000
000000000000010000000000000000101001101000000010000000
010000000000010000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 21 8
000010000000000000000000010000000000000000000000000000
000001001010000000000011110000000000000000000000000000
011000000000100000000000000000011010010110000010000000
000100000001010000000000000000001011000000000000000000
010000000000000000000000010000000000000000100100000000
010000000000000000000011100000001100000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100001111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010101000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110000000110100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111100000000000000110000000
000000000000000000000100000000100000000001000010000000

.logic_tile 23 8
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
011001000000000000000000000000001010000010000100000000
000000000000000000000000000000000000000000000001000010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000010000100000000
000010000000000000000000000000010000000000000011000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 9
000000000001000000000110010001100000000000001000000000
000000000000000000000011100000100000000000000000001000
011000000000000000000110000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
010000000000000000000010010101001000001100111100000001
110001000011010000000010000000100000110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000011101111010100000000000000
000000000000000000000000000000011100101000010000000010
000000000000000101100010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000010000000000000001111000000000001000000000000
000000000000000000000010000111100000000011000001000000
010000000000000101000000001000001000001100110100000000
000000000000000000000000001001010000110011000000000011

.logic_tile 3 9
000000000000001000000110000001100000000000001000000000
000000000000001111000000000000000000000000000000001000
011001000000000001100111100001000000000000001000000000
000000000000010000000100000000000000000000000000000000
110010100000000000000000010101001000001100111100000000
110001000000000000000010000000100000110011000010000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000001001001000110011000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010001000000000101100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000101111001100000000000000000
000000000000000000000000000011111110000000000000000000
000000001000000000000000000000000000000000000100000000
000010100000000000000000000101000000000010000000100000
000000001110001000000000001000000000000000000100000000
000000000000001011000000001101000000000010000000000000

.logic_tile 5 9
000001000100000000000011101000011001010000000100000000
000010000000010000000100000101001001010010100000100000
011000000000001011100111010000000001000010000000000000
000000000000001011100111010000001001000000000000000010
010000000000000000000111101001111010001101000100000000
110000000110000000000000000011000000000100000000100000
000000000000001111000111101000001110010100000100000000
000000000000000011100000000001001100010000100001000000
000001000100000001000000000111111001010000000100000000
000011100000010000100000000000101000100001010000100000
000000000000000111000010001111100001000001010100000000
000000000000001001000000001011101000000001100000100000
000000100100000001000000001001111100001000000100000000
000000000000000000100000000111000000001110000001000000
000000000000000111000111000000011011000100000100000000
000000000000000000100111101001011000010100100001000000

.ramb_tile 6 9
000001000110000000000111000000011010000000
000000010000000000000000000000010000000000
011000000000000000000000000000011000000000
000000001110000000000011110000010000000000
110000001100100101100000000000011010000000
010000000001010000000000000000010000000000
000010100001010111100000000000011000000000
000001000100000000000011110000010000000000
000000000000000111100000010000011010000000
000010100000000000100011101111010000000000
000000000000010000000111100000011000000000
000001000000000000000100000011010000000000
000000000000000111100111100000001000000000
000000001100000000000100000111010000000000
010000000000000000000000001000001010000000
110000000000000000000000001011000000000000

.logic_tile 7 9
000000000010000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000111100000000011111110011011100000000001
000000000000000000000000000011111010100001010000000000
110000000000000111000000001000000000000000000100000000
010000000000001111000000000101000000000010000000000000
000001000000000011100000000111000000000000000100000000
000010000001010000100000000000100000000001000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100011110101000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000110000000000000000000000000000000
000000000000000000000111000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 9
000000000000000000000010010011101000001100110000000000
000000000000000111000011110000101110110011000000010000
011000000000101011100000010101101110111001110000000000
000000000001000111100011011011111011111101110001000000
110000000000100000000010110000000000000000100000000000
010000000001010000000110001001001011000000000000000000
000000000000001001000111100101111001000000000000000000
000000001100001011100100001001011010010001110000000000
000000001100000000000010010001111011000110100000000000
000000000000010000000011100001001110001111110000000100
000000000000010000000110011001111110010110110000000000
000000000000000000000010101111001001101111110000000000
000010100000000111000110100000001010000100000100000000
000001000000000000100000000000010000000000000000000000
010010100000000101000000000000011100000010000000000000
000001000000000000100011100000010000000000000000000000

.logic_tile 9 9
000000000000001000000000010011111100000000000100000000
000000001000000101000011001011100000000001000000000000
011000100000000000000000001101100001000000100100000000
000001000000000000000000000011101101000000000000000000
110010100110001000000000000000000000000000000000000000
110001000000000011000000000000000000000000000000000000
000001000100000011100011101001000000000000010000000000
000010000001000000000000000111101010000000000010000000
000000100000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001001000010001000011101000000100100000000
000000000000001001100000000011001101000000000000000000
000001001000100000000110100011111100000000000100000000
000000001100010000000100000001100000000001000000000010
000000000000001000000000001101100001000000000100000000
000010100000011011000000001011001100000010000000100000

.logic_tile 10 9
000000000000100000000110110011101111010000000010100000
000000000001000000000011110000001011100001010000000000
011000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000001000000011100011100000000001000000100100000000
010000000001001001000000000000001000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000000100000000110010000000000000000000000000000
000000000010100000000000010000000000000000000000000000
000000000101010000000010000000000000000000000000000000
000000001100000001000000000000000001000000100010000001
000000000000000000000000001111001011000000000010100010
000001000001000000000000000000011110010100000000000000
000010000000000001000010110101001101000100000000000000
010001000000010000000000000001101010111001110000000000
000000000000101011000000001001011010111101110010000000

.logic_tile 11 9
000000000000000000000000000000011011010000000100100000
000000000000000000000000000111001100010110000000000000
011000000000000101000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
110000100000000000000000001111111000001101000100100000
010000000000000000000000000011000000001000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000011000000000000010000000000000000000000000000
000010000000010000000010100000000000000000000000000000
000000000110001000000000001011111110001101000100000000
000000000000001011010000001111010000000100000000000100
000000000000100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000111000000000000000000000000000000
000000100000000001000111000000000000000000000000000000

.logic_tile 12 9
000000000000000111100111111101111111000010000000000000
000000000000000000000011110101101111000000000010000000
011000000000000000000000001001101101111111100000000000
000000000000001001000000001111001100111101000000000000
000001000000000000000010000000001001000000000010000001
000000000001000000000000000111011101010000000001000010
000000000110000111000000000111101011010100000100000000
000010100000001111100011100000011010001000000000000000
000000000001111001000000011001000000000000010100000000
000000001101110111100011000011001111000000000000000000
000000000001011101100000010000001010010100000100000000
000000000000101001000011000111011100000100000000000000
000000000000101001000010000000000000000000000000000000
000000000000010101100011100000000000000000000000000000
010000000000001011100010010001001100001001000010000000
000000000000000001100011111111110000000101000000000000

.logic_tile 13 9
000000000000000111100000001111101101001111010000000000
000000000000000000000011110011001111011111110000000000
011000000000000000000000000111001011111101110000000000
000000100000000000000000000001111100111100110010000000
010001000000000000000010100000000000000000000000000000
010000101101010000000100000000000000000000000000000000
000000000000000000000000011000011110010100000000000000
000000000000000000000011111011001111010000100000100000
000001000100100111100111110011011100000100000000000000
000010100001000000100011110000110000000000000000000000
000000001010001001000011100000001010000100000100000000
000000000000000101100000000000010000000000000000000000
000001001000000111000010000101100000000001000000000000
000010001101010000000110010111101101000000000000000000
010000000000001001000111100000000000000000000000000000
000000000000000011100000000000000000000000000000000000

.logic_tile 14 9
000000000000001000000000000000000000000000000000000000
000000001111000111000010110000000000000000000000000000
011000000110000111100000000001000000000000000100000000
000000000000000111100011110000000000000001000000000000
110001000000000101000010101111000001000001110000000000
110000101110001101100100000001001001000000100000000010
000000000000001000000000000001001011000000000000000000
000000000000000111000000000101101000010000000001100100
000000000000100000000000010000000000000000100100000000
000010000000010000000011010000001011000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010000000000001100010000101111110111110110010000000
000001100000000001000000001011011110101001110000000000
000000100000000000000110110000000000000000000000000000
000000000001000000000011000000000000000000000000000000

.logic_tile 15 9
000001000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011000000000000101100000011011111011100011110000000000
000000000000000000000011100001111111110111110000000000
000000000000000111100000000000000000000010000000000000
000000000000000000000000000000001010000000000001100000
000000000110001101000111100101100000000000100100000000
000000000000000111100000000001001101000000110000000000
000010000000000111000011100111001111010000000000000000
000001000001000000000111010111011001000000100000000000
000010100001010000000011111111111111111111110100000000
000000000110000001000111000111011101111110110010000000
000000000000000101000111000000001101000000000100000000
000000000000001101100110111011001100010000000000000000
010000001011001111100011110000001111000010000000100000
000000000000100001000010100000011010000000000000000010

.logic_tile 16 9
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000100000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000001010000011000000000000001110000100000110000000
110000000000000000000000000000000000000000000001000000
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000010000010000000
000000000000001101000000000000001100000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000001000000100100000000
000000000000000111000100000000001011000000000000000000
000001000000000000000000001000001010000100000000000000
000010000000000000000000001001000000000110000010000000

.logic_tile 17 9
000000000110000000000000001011001100010111100000000000
000000000000000000000000000111101101000111010000000000
011001000000001001100110101101111001111101010000000000
000000100000001111000000001001101000111110110010000000
110000000000100000000000010101000001000010100100000000
110000000110000000000011100000101000000001000000100000
000000000000000000000011100111111101000000000000000000
000000000000000000000000000000111100000001000000000010
000000000000100101100110001011011111000110100000000000
000000000000010101000110100011011110001111110000000000
000000000000001001000000010011111111000000000000000000
000000000000001001100011000000111100000000010000000000
000000000001001000000011100011001111010111100000000000
000000001000101001000100000011001110000111010000000000
010000000000000101100010001011111110000000000000000000
000000000000000000000010100011110000000010000000000000

.logic_tile 18 9
000001000000000000000111110001111111010111100000000000
000010000000000000000111110101001110001011100000000001
011000001010001101000010100000011010000100000100000000
000000000000000101100100000000000000000000000000000000
000000000000000001100000000101111101010111100000000000
000000000000000000000000000101011110001011100000000000
000010000001000101100110110011000000000000000000000010
000000000000001101000010101001100000000001000000000000
000000000000000001100010010000011010000100000000000100
000000000000000000000010000000011001000000000000000000
000000000000000000000111100101100000000000000110000000
000000001010000000000100000000100000000001000010000100
000010000000000000000000001011011001000110100000000000
000001000000000000000000001111011110001111110000000000
010000001110000001100010000001100000000000000000000110
000000000111011111000100000000001101000001000000000000

.ramb_tile 19 9
000000000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000001100110000000000
000000000000000000000000001111001110110011000000000000
010000000000000001100000000000011100000000000100000001
010000000000000000000000000101000000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000001000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
010010000000010000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000001000010000000000000
000000001101000000000011110000001101000000000000000001
011000000000000000000010101011101111011111110000000100
000000000000000000000100000101001001111111110001000100
010010000000000000000000000000000000000000000000000000
010000000101000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000011111001110100000000000000000
000010100001000000000010101011101101000000000000000000
000001000100001000000000000111100001000000100100100000
000000000000000101000011100000001111000001000010000000
000000000000001101100000000111100000000010000100000000
000010100000000111000011110000100000000000000010000000
010000001000000001100000010000000000000010000000000000
000000000100000000000010000000001110000000000000000001

.logic_tile 22 9
000000000000000000000111100000001100000010000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000101111110000000100100000000
000001000000000000000000000000111001000000000000000000
110000000001000000000000001011101000000100000100000000
010000000000100000000000001111010000000000000000000000
000000100000000000000010101000000000000010000000000000
000001100000010000000110111011000000000000000000000001
000000000000000001100000010001011010000000000100000000
000000000000000000000011100000111111000001000000000000
000000000000000001000111100000000000000010000000000000
000000000000000000100000000000001111000000000000000100
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000111001000000000000010000000000000
000000001000000001000100000111000000000000000000000000

.logic_tile 23 9
000000000001000000000000000000000000000000000100000000
000000000000100000000000000111000000000010000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000100000000000001011001110001001000100000001
000000000001000000000000001011001010000111010011000000

.logic_tile 24 9
000000000000000000000000000000000001000000100100000000
000000000000000000000000000011001011000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000001111110001000000100000000
000000000000000000000000001101010000001101000000000000
000000000000000000000000000001000000001100110000000000
000000000000000000000000000000101110110011000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000110000000001110001100110000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 10
000000000000000000000110111111100001000001110010000000
000000000000000000000010000011001110000011100000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000010000100000000
110000000000000000000000001001000000000000000000000000
000000000001010000000000000111111101111101100000000000
000000000000100000000000001001001110111100000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 3 10
000000000000101001100000001101100000000001000000000100
000000000001000001000000001101000000000011000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000010
110000000000000000000000001000000000000000100000000000
010010000000000000000000000101001000000010100000000000
000000000000001001100011100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000100000000000011001011101100010110000000000
000000001001000000000010001011001010010110110000000001
000000000000000101000000000000011101000000000010000000
000000000000000000100010110111011100000110100001000000
000100000000001000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000101100000000001000000000000000100000000
000000000000000000100000000000000000000001000000000000
011000000000001011100000000000001011010000000000000000
000000000000001011100000000000001111000000000010000000
000001000000001101100000000000011101000010000000000000
000000100000000011000000001011011100000000000010000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000000001000011011000000000110000000
000000000000000000000010001101011000000110100000000000
000000000000000000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000110000000000000000000000000000010000100000000
000001000000100000000000000101000000000000000000000000
010000000000000101000000010111111011110100000100000000
000000000000000000100010000101011000101000000000000000

.logic_tile 5 10
000000100000010000000010011001000000000001110000000000
000001000010101111000110110111101010000011110000000010
011000000000001000000110000000000000000000100100000000
000000000000000001000000000000001111000000000001000000
110000000000000101100000001000000000000000000100000000
110001000000000000000000000001000000000010000000000001
000000000001010000000000000011100000000000000100000000
000000000000100000000000000000000000000001000000100000
000000000000000001100000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000001000000100100000100
000000001100000001000000000000001001000000000010000000
000000000000000000000111110001000000000000100000000100
000000100010000000000010000000101001000001010000100000
010000000000000001100000000000000000000000000100000000
000000000000000000100000000011000000000010000000000000

.ramt_tile 6 10
000000000000001000000110000101001100000001
000000100000101001000100000000100000000000
011000000001011000000000010001001110000001
000000000000101111000011010000000000000000
110000000000000000000011110101101100000000
010000000000000000000010010000000000100000
000010100000011000000000010101001110000000
000001000000101001000010010000100000000001
000000001110000001100000010101101100100000
000000000000000000110011101111100000000000
000000000000000111100111111001101110000000
000000000000000000100011100011100000100000
000000000000000001100011101001001100000001
000000000000000000100000001011100000000000
010010100000000000000011101111101110000000
010001000001000000000100001011100000000000

.logic_tile 7 10
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
011000000000010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001111000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000011110000100000100000000
000001000000000000000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000111100000011001000010000000000000
000000001100010000000000000000001010000000000001000000

.logic_tile 8 10
000000000000000001100010110011111110000001000100000000
000000000000000000000010001101110000001001000000000001
011000001010000000000000000101111010100001010100000000
000000000000001111000000001111101001000010100000000000
000010000000000000000010110011000001001100110000000000
000001000000000000000111010000001111110011000000000000
000010000001011101000111000000011110000100000100000000
000001000000101111000100000000000000000000000000000000
000000000110000011100000010111011010000000000100000000
000000000000001111100011100000101101100000000001000000
000000001110010011100010000001101100000000000000000000
000000000000100000100000001101001000000001000010000000
000000000000000000000000000111111100000000000100000000
000001001010000000000010000000000000001000000010000000
010000000000000001000110011001000000000001000100000100
000000100000000111000011000111100000000000000000000000

.logic_tile 9 10
000000000000000000000111000111111010111000110000000000
000000000000000001000110110101111000110000110011000000
011010100001010101000000001001001110101001010000100001
000011000000101101100000000101001100111001010011000100
000000000000000011000011100000000000000000000110100001
000000000000101101000000001101000000000010000000100010
000000100000000001100000010001011011101001010010100110
000010101100000001100010101001001101111001010001000101
000000000000000101100000001000011011010000100000000000
000000000000000011100000001011001100000000100000000000
000010100010001000000111010000001100000000000100000000
000001000001001011000010010011001110000110100010000000
000000000000000011100000001011001010000001000100000000
000001000000001101000000000001000000001001000000000000
010000000000010000000000001001000000000000100101000000
000000000001110000000010010001101100000000110000000000

.logic_tile 10 10
000000000000001000000010001101001011100000000100000000
000000000000000001000110010001011100101001010000000000
011000000100101000000011100000000000000000000000000000
000000000100010101000011100000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000111100010110000000000000000000000000000
000000000000100000000000011000001101000000000100000000
000000000000010001000010100101001001010000000010000000
000000000000001000000000000001011110010000000010000000
000000000000001111000000000000111110100001010000100000
000000100000100001000000000001101001111000110000000110
000001000100010001000000000111111100110000110000000100
000000000000000001000000000101101110000010000010000000
000000001110000001000011110101111000000000000000000000
010000000000000000000000010000000000000000000000000000
000010100000010000000011110000000000000000000000000000

.logic_tile 11 10
000010101000000000000010010001011101011111110000000100
000000001010010000000111001001111001001111100000000000
000000000001110000000111110000000000000000000000000000
000000100000000000000111000000000000000000000000000000
000000000001010111000111110111111000001101000000000001
000000000000100000100011111101110000001000000000000000
000001000011001000000000001111101010100000000001000000
000010100000101111000000000101001011000000000000000000
000001000000000000000011010000000000000000000000000000
000000100000000000000111010000000000000000000000000000
000000000000000000000110100101001100010000100001000000
000000000000000000000000000000111101101000000000000000
000001001100000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000010000000000000100011010000000000000000000000000000

.logic_tile 12 10
000010001100000111000000010000011110001100110000000000
000000000000000000000011101011011011110011000000000000
011000000000100011000000001011100000000001110000100000
000000000000010000000011101101001011000000010000000000
010010100000000111100010110000000000000000000000000000
010011100000000000100111110000000000000000000000000000
000001000000000111000000010000000000001100110000000000
000010000001010111100011111011001111110011000000000000
000010100000000001000111011111011010111000000000000000
000011100000000000000011011001001111100000000000000000
001000000000001000000111001101111110000010000000000000
000000000001001011000111111011011000000000000000000000
000000101110001000000110001011011001000000000010000000
000000000000000001000011010111001101000010000000000000
010000000000000001100110100000001010000100000100000000
000000000000100000000011100000000000000000000011000000

.logic_tile 13 10
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
011000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000010001001000000000000000000000000000000000000
000000001010001011100000000011001100000000000000000000
000000100001000111100011100000010000000001000000000000
000000000000001000000000001101011110101001010010000000
000000000000000001000010000101001110111001010000000100
000000000110000000000010001000011111000000000100000100
000000100001010101000000001011001010010000000000000000
000000001010000011100000001001111011111000000000000000
000000001100000000000000000001011100010000000000100000
010000000000000111000111001111100001000000010100000000
000000100000000001100100001011101010000000000000000000

.logic_tile 14 10
000000000000000101000011100001100000000000000100100000
000000000000000000100000000000100000000001000000000010
011000000100000101000011101000000000000000000100000000
000000000001010000000000001011000000000010000000000010
000000001000001101000000000001000000000000000100000001
000000000000001011000000000000100000000001000000000000
000000000000100000000000000000000001000010000000100000
000000000000000101000000000101001111000000000010100000
000000000000000000000000010000011010000010000010000001
000000000000000000000010110000000000000000000000000000
000000000010000000000111101011001110101000000010000000
000000000000000000000100000111101000010000100000000000
000010000000100101000000000000000000000010000000000000
000000001001000000100000000000001010000000000000100010
000000001110100000000000001000000000000010000000000000
000000100001010001000010000001000000000000000000000010

.logic_tile 15 10
000000001000001101100011110000000001000010000000000001
000000000000000111000010100000001001000000000001000000
011010000001000000000011110101000000000010000000000010
000001000000000000000110010000100000000000000000000010
000000001011011111100111100001001011000000110000000000
000000000000100101000000001001001011100000110000000000
000000100101110111000011100000000000000000000000000000
000001000000010000100000000000000000000000000000000000
000010100000000000000000001000011110000000000100000000
000001000000000000000000000111001000010000000001000000
000000001101000000000000000011101011111110110000000000
000000000000000011000000001001001001111100100000000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000001111000000000101111111000000000100000000
000000000000000111000000000000001110100000000001000000

.logic_tile 16 10
000000001000000111100000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
011000000000001101100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000111000000011111011010101001010000000000
000000000000000000100010100101101010110110100010000000
000000001100001011100000010111000001000010000100000000
000000000000001011100010110000101110000001010000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000101000001000000010100000000
000000000000010000000000001111001000000000000000000010
000011101011010000000111100001001010000110000100000000
000011000000000000000010000000010000001000000000000000
010001000000000000000000001001100000000010000000100000
000010100000001111000000001101000000000000000000000000

.logic_tile 17 10
000000000000000001100111110000011011010000000110000000
000000000000000000100011110000001011000000000000000000
011001000000000001100000010000000000000000100000000000
000000100000000000100011101101001010000000000010000100
010000000000000001100110100001011010000000000100000000
010000000000000101100011000000100000001000000010000000
000001001110100001100111111000011110000100000000000010
000010000001010111100010101111010000000000000000000000
000000000000000000000110101011100000000001000010000000
000010100000000000000000000101100000000000000000000000
000001000001010000000111010011111000000000000000000010
000000000000100000000010000000110000000001000000000001
000000000000000000000010100001111010000110100000000000
000010001000000000000000001111011010001111110000000000
010001000000100000000110010101011010010111100000000000
000000100000010000000010111011101000001011100000000000

.logic_tile 18 10
000000000001010000000000010101101010101001110100000000
000000000000000000000010000111101010010101110000000000
011000000000001000000110000011011000000100000000000000
000000000000000001000010100000110000000000000000000100
110000000000000001000010101101111001100100010100000000
110000000000000001100100001011111010010100100000000000
000000000000001011110000011011011011101001110100000000
000000000100001111000011001101001111101010110000000000
000000000000000000000110001011011011100000010100000000
000000000000001101000011100101111110010001110000000000
000000000000000000000000001101101001110100010100000001
000000000000001101000010001101011010100000010000000000
000000000000000001000111101111111010101001110100000000
000000000100000000000000000101011011000000010000000000
010011001001001001000000011011111000100100010100000000
000010000000101011000010001101001010101000010000000000

.ramt_tile 19 10
000000001001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001110000000000000000000000000000
000000001000010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000

.logic_tile 20 10
000010101010000001100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011001000000010000000000000000000000000000000000000000
000010000001000111000000000000000000000000000000000000
110000000000000000000000000001011101010010100010000001
110000000000000000000000000000001000101001010010000100
000000100000000000000000000000000000000000100110000000
000010000000000000000000000000001001000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 21 10
000000000000100101000000011000000000000000000100000000
000000000001010000100011110111000000000010000001000000
011001000000001000000000000101001101000000100000000000
000000100100000111000000001101111101000000000000000000
010000000000000101000010110000001110000100000110000000
010000000000001101000111100000000000000000000000100000
000010000000001000000011100011100000000000000101100000
000000000000001011000110010000000000000001000000000000
000000000110000001100110110101101100111011110010000000
000000000000000000000110011011111010101011110000000000
000000000000101000000011111000000000000000000110000001
000100000001011101000110001111000000000010000000000100
000000000000001000000000001101101011000010000000000000
000000000000001011000000000001001011000000000000000000
010000001100000001000000000000011100000000000000000000
000000000001000000000010000011011000010000000000000000

.logic_tile 22 10
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000111100111100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000010011001001001100111000000000
000000000000000101000011110000101110110011000000000000
000000000000000000000010100111101000001100111010000000
000000000000000000000000000000001011110011000000000000
000000000000000101100010100011101000001100111000000000
000100000000000101000100000000001100110011000000000000
000000000001010011100000000111001001001100111010000000
000000100000000000100000000000001100110011000000000000
000000000000000111000000000011101001001100111000000000
000000000000000000100000000000001011110011000000000000
000000001110000011100000000111101000001100111000000000
000000000000000000100000000000001010110011000000000000

.logic_tile 23 10
000000000000000001100000000011111011101001000000000000
000000000000000000000000000101101101010000000000000000
011010000000001000000000000001100000000000000100000000
000000000000000011000000000000001000000001000001000000
010001000000000111100011100101011011011110100000000000
110010000000000101000100000101001011101110010000000000
000000000000000000000010100111011010101011010000000000
000000000000000001000000000011011111101111010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000011100000010000001110000010000010000000
000010101100000000000010000111010000000110000000100000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000101000000000001000000000000001000000000
000000000000000101100000000000000000000000000000001000
011000000000001000000000000000000000000000001000000000
000000000000000001000000000000001010000000000000000000
110000000000000000000110000101101000001100111000000000
010000000000000101000000000000000000110011000000000000
000000000000001001100000000101101000001100110000000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000000011101110000000000100000000
000000000000000000000010000000110000001000000000000000
000000100000000000000110000101000001000000000100000000
000101000000000000000100000000101101000000010000000000
000000000000000000000000010001011011000010000000100000
000000000000000000000010000001001010000000000000000000
010000000000000000000000000001111010010000000010100000
000000000000000000000000000101001000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000110010000000000000000001000000000
000000000000000000000010010000001011000000000000001000
011000000000000000000000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
110000000000000000000010100011101001001100111000000000
010000000000000000000000000000101100110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000010111101001001100110000000000
000000000000000000000011110000001101110011000000000000
000000000000001111000110111111000000000001110100000000
000000000000000011000010100011101001000000010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000010011000000000000001000000000
000000000000000000000010100000100000000000000000001000
011000000000001001100000000000000000000000001000000000
000000000000000101100000000000001011000000000000000000
010000000000000000000111100000001001001100111000000000
110000000000000000000010100000001011110011000000000000
000000000000011101100110010101101000001100111000000000
000000001010100001000010000000000000110011000000000000
000000000000000000000110000101101000001100110000000000
000000000000000000000100000000100000110011000000000000
000000001010000000000000000101111010000010000000000000
000000000000000000000000001101101101000000000000000000
000000000000100000000000010101111001000000100100000000
000000000001010000000010000000001000101000010000000000
010000000000000000000000000001000001000001010100000000
000000000000000000000000001111101000000001100000000000

.logic_tile 3 11
000000000000000000000111110000000000000000000000000000
000000001000000000000011100000000000000000000000000000
011000000000010101000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000011100101100001000001010000000000
000000000000000000000000001001101000000010110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000110100000000001000000100100000000
000000000000000000000100000000001101000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000110000000
000000001100000000000000001001000000000010000000000000

.logic_tile 5 11
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000010000000
011000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000100000000011100000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000100100000000
000001000000000000000010000000001101000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.ramb_tile 6 11
000001000000000000000000000000000000000000
000000100010010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000110000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000001100100000000010100000000001000000100100000000
000000000000010000000000000000001001000000000000000000
110000100010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000100000000000110101101011000010111110000000000
000000000000000000000000000101101010110110110000000000
011000000110000111000000000000011100000100000100000000
000000000000000000000000000000010000000000000001000000
110001000010000101100110110000000000000000000100000000
010000100001000000000011000011000000000010000000000100
000000100000000001000000000101011010011111010000000000
000001000000000000000000000111101011101111010000000000
000100000100101000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000001010000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000010100000

.logic_tile 9 11
000000000000000000000011100111111010111101100000000000
000000000000000000000100000011001011111110100000000000
011000000000110000000000010001100000000000000100000000
000001000000110000000010000000100000000001000001000010
110001000100001000000111001101101010010111100000000000
110010000000000111000100000111001011110111110000000000
000000000000000001000111010000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000110101001011010110110100000000000
000001000001000011000100000101111011111111010000000000
000000000000000000000000010101011011110111110000000000
000010100000100000000011011011111010110001110000000000
000001000000000000000011101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000111011001000000000000001100000010000000000000
000000000000101111000000000000000000000000000000100000

.logic_tile 10 11
000000000001000000000000000101100000000010000000000000
000000000000000000000000000000000000000000000000100000
011010100000001011100110000111111101110010110000000000
000000001100000111000000001111001011100001110000000000
000001000010100000000000001101101101101011010000000000
000010000000010001000000000111111111001011010000000000
000000000000101001000011100101101101101001010010000000
000000000000010001000011100101011000110110100010000100
000000000000100001100010000000011100000010000010000001
000000000000000000000111111111010000000000000000000010
000010001000000000000011111000011010000110000100000000
000000000000011111000111001001010000000100000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001001000010000011111001000001010000000000
000000001010000111100000000011101110000010000000000000

.logic_tile 11 11
000000100010000001100000010001111100101111000000000000
000010100000000000000010101111001010010110100000000000
011000001110001111100111001011001111110110100000000000
000000000001001001100100001001111100111100000000000000
010000000100000101000011111000011101000000100000000000
110000001010000000100010001111011011000010000000000000
000000000000000000000011101000011100000000100000000000
000000000000000000000011110111011000000000000000000100
000001000000001101100011001011011010001101000100000000
000000001010000001000111100011110000001000000010000000
000000000000000111000111010001011000000000000010000000
000000000000000001000010001101100000000001000000000000
000000000010000000000010000001111100000000000000000000
000000000001010000000000001011110000000011000000000000
000000000000101011100010000111101101010100000000000000
000000000000000101000000000011001101100000000000000001

.logic_tile 12 11
000001001001010011100111001000000000000010000000000000
000010000000100011100111111111000000000000000000000000
000000000000000000000000000001011110100000000000000000
000000000001010000000000001001101000110000010000000000
000000000000000011100000000000000000000010000000000000
000010000001001111100000001011000000000000000000000000
000000000000000000000111000000000000000010000000000000
000000000000001111000000000000001100000000000000000000
001010100110100011000000001101101000100000010000000000
000001000110000000100010111011011010010000010000000000
000100000000000000000000010000001110000010000000000000
000100000000000000000010100000010000000000000000000000
000010000010110101000010110000000000000010000000000000
000001000000000000100110100111000000000000000000000000
000010001100000101100010100001011010100000010000000000
000001000000000000000100001111011010010000010000000100

.logic_tile 13 11
000000000001000000000110110001000001000000001000000000
000010100000000000000010100000101011000000000000001000
000000000100000000000111010011101000001100111000000000
000000000010000000000110100000001111110011000000000000
000000000000001000000010010101001000001100111000000000
000000000000000101000111110000001111110011000000000000
000010000000011101100111100011001001001100111000000000
000001000001000111000100000000001001110011000000000010
000000000000000111000000000101001000001100111000000000
000000001000001111000000000000101001110011000000000000
000000000110000000000011100001101000001100111000000000
000000100000000111000000000000101100110011000000000000
000010000000000000000111010011101000001100111000000000
000001000000100000000011100000101011110011000000000000
000000000110000000000000000101101001001100111001000000
000000000000000000000000000000001010110011000000000000

.logic_tile 14 11
000000001110000000000010000111000000000000001000000000
000010100000000001000000000000101101000000000000000000
000000000100000111100000000001001000001100111000000000
000000000001000111000000000000001001110011000000000000
000000000000000000000111100001101000001100111001000000
000000100001000000000011100000001111110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000011100000001100110011000000000000
000100000000000111100000010011101001001100111000000000
000000100000010000100011100000101000110011000000000000
000000000111010000000011100101001000001100111010000000
000000000000100000000100000000101011110011000000000000
001000000000100111000011100111101001001100111010000000
000000000000010000100110000000001111110011000000000000
001000000000000111100111000111001001001100111000000000
000000100000000111000100000000001011110011000000000000

.logic_tile 15 11
000000001000000000000010001000011010001100110000000000
000000000000010000000010011001010000110011000000000000
011010100000100000000110110000011010010000000100000000
000001000000000000000010000000001101000000000000000100
000000001000000000000110100000000001000000000100000000
000010000000000000000011001001001010000000100000000001
000000000001001111100000010000011010000000000100000000
000000000010100111100011101001000000000100000010000000
000000001110000111000010000101111101101000000000000000
000000000001000000000100001101001101100100000000000000
000000001011010111100000010000011010000000000100000000
000000000000000000000011110011000000000100000000000001
000010000000001000000000000111000001000000000100000000
000001000000100001000000000000001010000000010000000001
010000000000000111100000001111111100100001010000000001
000000000000000000000000001001011011100000000000000000

.logic_tile 16 11
000010100000000000000000001011011010000011010010000000
000000000000000111000011101111001010000001110000000000
011000000000000000000111101011011011111110000000000000
000000000000000000000000001111101011011110000000000000
110010000000001111100000000001100000000001110110000000
110000000000000111100000001001101000000000010000000000
000000000000001011100011110001011100001000000100100100
000000000000000101100111010101100000001110000010000000
000000001000000011100000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000000001000000000111000101101001010000000100000000
000010001010100111000100000000111110100001010011000010
000000000000000000000110100011101110010000000100000001
000000000000000001000100000000101001101001000001000010
000001000000001000000011100000000000000000000000000000
000010100010001011000011100000000000000000000000000000

.logic_tile 17 11
000000000111010101100000000101000000000001010100000000
000000000000000000100010000111001010000010010000000000
011000000000000000000011101000001110000100000101000000
000000001100000111000100001001011000010100100010000010
010110100000001101100011100000000000000000000000000000
110000000010001101100000000000000000000000000000000000
000001001010100000000000000001101010010000000100100000
000000100000000000000010000000001100100001010000000000
000000000000001111000000000111011100001101000100000000
000000000000001111100011010101100000001000000000000000
000001000000000111100000000011000001000000010100000000
000000100000000000000000000001001111000001110010100000
000100000000000011100011100000001110010100000100000000
000000000000001011100111000101001101010000100000000010
000000000000000000000000010001001011000000100100100000
000000000000000000000011000000101011101000010010100000

.logic_tile 18 11
000000000000100101100000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
011000000000110000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
110000001010000101000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000101010000000000000001001011100101001110100000000
000001000000000000000000000011011101010101110000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100000000111111100001001000100000000
000001000000000000100010011111110000000101000000000001
000000000000000000000111110000000000000000000000000000
000000000100000000000011100000000000000000000000000000
010001000001000000000110000101011100010000000100000000
000000100000000000000000000000011000100001010000000001

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000010000000100000000000000000000000000000
000000000011000000000000000000000000000000

.logic_tile 20 11
000000000000001000000000001111011011010110100000000000
000000000000000011000000001011101110100001010000000100
011000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000011100000000000000100000000
110000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000011000000100000010000101
000000000000000000000000000001000000000110000010000000
000000000001000001000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000001100111000000000000001010000100000100000000
000000000000010000000000000000010000000000000001100000

.logic_tile 21 11
000000000000100000010000010000001110000000000100000000
000000000011010000000010010011000000000100000000000000
011000000000000000000010100011111010000010000000000000
000000000000000000000100001101100000000000000000000000
110100000000000000000000010000000000000000000000000000
010100000000000000000011110000000000000000000000000000
000000100000000001100111000001000000000001000100000000
000000000000000000000000000111100000000000000000000000
000000000000001111100000010000000000000000000000000000
000000000000000101100010010000000000000000000000000000
000000001110000000000000010111000000000001000100000000
000000000000010000000010000111000000000000000000000000
000000001010001101100110100111000000000000000100000000
000000000000001101000000000000001111000000010000000000
010000000000000000000000001000011010000100000000000100
000000000000000000000000001001011100000000000001100000

.logic_tile 22 11
000000000000001011100000010111001000001100111000000000
000000000000000101100011000000001000110011000000010000
000000000000000101100011100011001001001100111000000000
000000000000100000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101100110011000000100000
000000000000000000000000010011001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000000011000000000000001100110011000001000000
000000000000000101100010000011001001001100111000000000
000000000000010000000000000000001100110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000011000000000000001001110011000000000010
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000001101110011000001000000

.logic_tile 23 11
000000000000000000000000000000011011010000000100000000
000000000000000000000000000000001100000000000001000000
011000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000001000000001000000000100000000
000000000000001001000000000001001010000000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000011011010000000100000000
000000000000000000000000000000011111000000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000001100110000000000
000000000000000000000000000000101010110011000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001110000010000100100000
000000000000000000000000000000000000000000000000000100
010010100000000000000010100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000001010000000000010011011000110011110100000000
000000000000000000000011000101111001010011110001000000
011000000000010000000111110000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000000000000111100011100111100001000011000100000000
000010000000000111000000001101001001000011100001000000
000000000001010101000000000101111110000100000000000000
000000000000100000100000000000001010101000010000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000001010101000000001101001010011100000010000000
000000000000100000100000000011011101001000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010011100000000000000000000000000000000000
000001000000101101100000000000000000000000000000000000

.logic_tile 5 12
000000000001000000000110110000000000000000000000000000
000000000000000111000011100000000000000000000000000000
011000000000001000000111100000000000000000100100000000
000000000000001111000111110000001110000000000010000001
010000000110000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000010100000000011100000001011011001100011110000000000
000001000000000000100010111001111100010110100000000000
000000000001000000000000001001011011110000100000000000
000000000000000000000011100001111101010000000010000000
000000000000000111000000011001001110000100000010000000
000000001110000000100011001111010000000000000000000000
000000000001000000000110001111000001000000100000000000
000000000000100001000011100101101001000001000000000000
010000000000000000000000010000001010000100000100000001
000000000000000000000010000000010000000000000000000000

.ramt_tile 6 12
000000000000100000000000000000000000000000
000000100010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 7 12
000000000100001000000000000101101100000000000000000000
000000000000000111000000000001010000000001000010000000
011000000000001000000000000111001010001111000100000001
000000000000000111000000000111010000001110000000000000
000000000000000111100111101000000000000010000000000000
000000000001000000100000000011001010000000000000100000
000001000000001000000000000111111001000100100000000000
000010000000000001000000000000101110000000000000000000
000001000000000011100110001111101101110110100000000000
000000000000000000100000000001001101110000110000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 8 12
000001000000101000000010100101000001000000000100000000
000000000000001111000110000000101000000000010000000000
011000000000100000000000001111111010101000010000000000
000000000000010111000010111101111010010010100000000000
000000000000100000000000001001000000000001000100000000
000000000100000111000010110001100000000000000000000000
000010000000000111000111110001111000000000000100000000
000000000000000000000110000000010000001000000000000000
000010000010000111000000000111001100101011010000000000
000000000000000000000000000001101001001011010000000000
000000000000000000000111000101100000000010000000000000
000000001110000000000100000000000000000000000010000000
000001000000000001100000000111011101101011010000000000
000000000000000000100011110001111011001011010000000000
010000000000000000000111000000001110000010000000000000
000010100001000000000100000000000000000000000000000001

.logic_tile 9 12
000000000000011001000010010011001100000100000000000000
000000000000100001100111110000101111000001000000000000
011010100111010111100000010111001111100000110000000000
000001000000101001000010001111101010110000010000100000
010000000000000000000111110001001100001101000100100000
110000000000000000000111111001100000001000000010100000
000010000000011000000111000101100000000001110100100000
000001100000100101000100001101101000000000010000000000
000000000100000011100011101111011000111110000000000000
000000000000000111100100000001001100011110000000000000
000001000000001000000000000111111100000100000000000000
000010000000000001000000000000000000000000000010000000
000000000000001001000010011011001101110010110000000000
000010000000011011100011000001011111010010110000000000
000001100101011101100111100001011001000100000000000000
000010000000000101000000000000011110000000000000000000

.logic_tile 10 12
000000000000001111000110100011011101000000100100000100
000001000000001101100100000000111001101000010001000001
011000000110001000000000011101111100101000010000000000
000000000000001101000011010011011010000000100000000010
110001000000000000000000000011101101010000100100100100
110010000000000011000000000000101111101000000010000010
000001001010010111000000000000001110000100000000000000
000010000000000011100000001111000000000010000010000000
000000000000000011000111001101111101101000000000000000
000000001000000000000111110011001101011000000000000000
000000100000100111000011101001011100100001010000000000
000001000001011111100110010011011001010000000000000000
000000000001010101000011111000011110000100000100100000
000000001100100000000111010111011101010100100010000000
000000100000000011100111010011111001110000010000000000
000001000111000000000111010001101100010000000001000000

.logic_tile 11 12
000000000001010101000011100001000000000010000000000000
000000001101011101100110010000000000000000000010000000
011000000000000011000111101101111110101101010110000000
000000000000000000000010110011111110010100100000000000
110100000000000111100111101001101110110000010110000000
010100000000000000000011001101001010110001110011100101
000001000000000000000011101101101010111000000110000000
000010100000000001000000001001111110111110000000000010
000000100001111000000000000000000000000010000000000100
000000000000011111000011010000001000000000000000000000
000000000000000001000000010000011000000010000010000000
000000000000010000000011010000010000000000000000000000
000000000000000000000000001001001010100000000000000100
000000000010000001000000001011111100110000010000000000
000000000110000000000010001001011010101001010110000000
000000000000000000000000000101111110010101100001100001

.logic_tile 12 12
000000100000100000000111000001000000000000001000000000
000001101110000101000000000000101011000000000000001000
000000000000001101100000000001100000000000001000000000
000000000000000101000010100000001100000000000000000000
000010100000000000000010100111100000000000001000000000
000000001001010000000010100000001000000000000000000000
000010100110000101000000000011100001000000001000000000
000001100000001001000000000000001000000000000000000000
000010101000100001000000000101000001000000001000000000
000011100000010000100010010000101111000000000000000000
000001000000001011100000000001100001000000001000000000
000010000000000011000000000000101010000000000000000000
000000000000100000000000000111000000000000001000000000
000000001010010000000010110000101101000000000000000000
000000000000000000000111000101100001000000001000000000
000000000000000001000100000000001100000000000000000000

.logic_tile 13 12
000001001000011001000000000001001000001100111001000000
000010000000101111000000000000001000110011000000010000
000000000000000011100111100101101001001100111000000000
000000000000000000100010010000101100110011000001000000
000000001000001000000000000111001001001100111000000000
000010100100001011000000000000101110110011000001000000
000001000000100000000011100111001001001100111001000000
000010100000010000000000000000001000110011000000000000
000001000011010000000111000001101001001100111000000000
000010100000000000000000000000101111110011000001000000
000000000000100001000000010111001000001100111000000000
000000000000010000100011000000101010110011000010000000
000001000000000011100111000011001001001100111000000000
000010000101001111000111110000101101110011000010000000
000000000000000111000010000001101000001100111001000000
000000000000000000000000000000101110110011000000000000

.logic_tile 14 12
000000000000000000000000010011101001001100111001000000
000001000000010000000011010000101110110011000000010000
000000000000000000000011100101101001001100111000000000
000000100101010000000000000000101100110011000001000000
000000001001010000000000000111101001001100111001000000
000000100001010000000011100000001111110011000000000000
000000000000001111100010000111001000001100111000000000
000000000000001011000100000000101101110011000001000000
000000101010011000000111000001101000001100111000100000
000000001100001011000000000000101001110011000000000000
000000000000000011100010010011001000001100111000000000
000000000001000000100111000000001110110011000010000000
000011000000010000000011100101101001001100111000100000
000011000100111011000000000000001010110011000000000000
000000001100001111000111100011101000001100111000000000
000000000000000011100000000000101011110011000000000000

.logic_tile 15 12
000000000000100111000000001011101100101000010000000000
000000000000000000000010110111111111000100000000000000
011010001010000000000110110111011111111000000000000000
000001000000000000000011111101101001010000000000000000
000000001000000000000010101000000000000000000100000000
000000000000000000000111001001001110000000100000000001
000000100000100000000010100001111010000000000100000000
000001001011010000000110110000110000001000000000000000
000010100000000000000111000000011011010000000100000000
000010100110000000000100000000011001000000000000000000
000000001110000000000011100111101111101000010010000000
000000000000000000000100000001011111000000010000000000
000000000000100011000010000000000001000000000100000000
000000000000010000000100001101001001000000100000000000
010010000000100111100000000001101000000000000100000000
000000100001010000100010110000110000001000000000000000

.logic_tile 16 12
000010000000101101000011110111111010000010000010000101
000001000000010111000110000000110000000000000010000010
011000000000001111000111010011011011100000000010000000
000000001100001011000111111111101101110100000000000000
110011000001001101100111111001101001111110000000000000
110010000000110101000111101001011111011110000000000000
000001001100001111000110010101111000001000000000000000
000010000000001011100011000001101010000110000000000000
000000000000000111100011100011100000000000000100000100
000000001100010000000011110000000000000001000001100000
000010100000000111000111100001001011000000010000000001
000001001000000000000100000011101010000001010000000000
000000001001000000000111111011001010100000010000000000
000000000000100000000111100101111011010100000010000000
010000000001000000000111010001000001000000100000000100
000010100000000000000011110000001001000001000000000000

.logic_tile 17 12
000001001000000000000110101001001111110110110100000010
000010000000000000000011101101101001110110100000000000
011000000000000001000000010000011111010110000100000000
000000000000000111100011011111001100010110100010000000
000000001111000000000000011001111010111110000000000000
000010000000100000000010000001011001101101000000000000
000000000000001101000111010011001111110110100010000000
000000000000001011100111101011111011110000110000000000
000001000110000000000011010011011110000000100000000000
000010100000000000000011110000101101000001000010000000
000100000001010001100000001001011000100000110000000000
000000000000100000000000001111101011110000100000000000
000010100000101000000111101111011011110110110100000010
000001000001001111000010110101001001101001110000000000
000000000000000101100000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 18 12
000000000001001000000111110000011011010000000100000000
000000000000101111000110000001011011010110000000000011
011000001010001101000011110011011011000000100100000000
000000100000001111000111100000111111101000010000000001
110000001000000000000000001111100001000001010100000010
110000100000001101000000001001001011000001100000000000
000000000000010000000011010000000001000010000000000000
000000000000000001000011110101001001000010100000000001
000000000000100111100000001001100001000000010100000000
000001000000010000100011111101001111000001110000000001
000001000000100000000111100001100001000000110000000000
000010100110010000000000000011001101000000100000000000
000000000000000000000011101000011010000100000100000010
000010000000000000000000001101000000000000000000000000
010000000000001000000010110001011010010000000110000010
000000000100000001000110000000111001100001010000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000011000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001100000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 20 12
000000000000000001100000001001000000000001010100000010
000000000001010000000011110011001011000001100000000000
011000001111000001100110000101001001010100000100000000
000000000000100000000000000000111100100000010000000100
110000000000000000000011011000011010000100000100000000
110000000000000000000110001011011011010100100000000001
000000000000000000000000010000001010000000100110000000
000000000000000000000010000000011100000000000000000000
000000000000001011100000010001100000000000010100000000
000000000000000001100011111101001101000001110001000001
000000000000001111000000000101001111010000100100000000
000000000000000111000010010000101001101000000000000001
000000000000000111100010000111100000000001110100000000
000000000000000000000000001101101100000000010000000010
010000000000000000000000001101000000000001110100000001
000000000000101111000011100111101011000000100000000000

.logic_tile 21 12
000000000000000011100000000000000000000010000000000000
000000001110000111100000000101000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000000
000000000100000000000000000000000000000001000001100100
000000000000000000000000000101100000000010000000000000
000000000000100000000000000000101011000000000001100000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010001100000000000000000000001000000000000000100000000
000010100000000000000000000000000000000001000000000010

.logic_tile 22 12
000000000001011000000011100001001000001100110000100000
000000000000000101000100000000101000110011000000010000
000001000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011100111
000000000000000000000000000000000000000000000010100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000001100000000000001000000000
000000000000000000000011110000100000000000000000001000
011000000000000000000110100101000000000000001000000000
000000000000000000000100000000100000000000000000000000
010000000000000000000011110000001001001100111000000000
010000000000000000000010000000001110110011000000000000
000000000000001000000000001000001000001100110000000000
000000000000000001000000000101000000110011000000000000
000000000000000000000110000011011100000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000011100000000000000001000000000100000000
000000000000000000000000001101001100000010000000000000
000000000000000000000000000000011011000100000001000000
000000000000000000000000001101001110000000000010000000
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000001001100000000111111101010000000000000000
000000000000000001000000000000011110100001010000000000
000000000000001111000000000001000001000001010000000000
000000000000001101100000001101001010000010010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000001101000000000001001011000000100000000000
000000000000001101100000000000001010001001010000000000
000000000000000000000000000001011001000100000000000000
000000000000000000000000000000001010001001010000000000
000010100000000000000010000000011000000000100000000000
000001000000000000000100001101001110010100100000000000
000000000100001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 4 13
000000000010000111100010101101001000001101000000000000
000000000000000000100110001011110000001000000010000000
011000000000000000000010010000000000000000100100000000
000000000000000000000110000000001110000000000001000010
010010100010000000000110011001000001000000010000000000
010001000000101101000010001101001001000010110000000000
000000000000010000000010110011011110001101000000000000
000000000000100000000111100101010000000100000000000000
000010000000000000000000001001000001000000010000000000
000000000000010001000000001001001111000010110000000000
000000000000000111000000000101000001000001010000000000
000000000000000000000011101101101100000010010000000000
000010000000100011100000000001111011000110100000000000
000000100000000001100000000000111110000000010000000000
010000000000000001000110011111011110000110000000000000
000000000000000000100011001111000000001010000000000000

.logic_tile 5 13
000010100000001000000000001000011010010000100000000000
000000001100000101000011101011001011010100000010000000
011000000000000000000000011000011010000100000000000000
000000000000000000000011010011001010010100100010000001
010000000000000000000110101101000000000000100000000000
010000000000100011000000001101001100000001110010000000
000010000000000101100010100000000000000000000100000000
000001000000001101000100000111000000000010000010000000
000000000000001000000111000000000000000000100100000000
000000000000100001000111110000001101000000000000000010
000000000000010001100000011000011101010100100000000000
000000000000100000000011011111011010000000100000000000
000000000100000000000000001101011100001011000000000000
000000001110010001000000001001000000000010000000000001
000000100000000000000000000001000000000001110000000000
000000000000000000000010110101001101000000010010000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111000000000000000000000000000000
000000000100000000000000000000000000000000
000010000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000100000000000000000000000000000
000101000000100000000000000000000000000000
000100000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000100000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000001000110000000000000000000000000000000000000000000
000100000000000000000011110000000000000000000000000000
011000000000001000000111000000000001000000000100000000
000010000000011111000100000011001101000000100000000000
000000000100101000000000000011000000000000000100000000
000110000000001111000011110000001110000000010000000000
000001001010100000000000000011111100000100000000000000
000110100000010011000000000000011011101000010010000000
000000000000000001000000010011101100000000000100000000
000000000000000000000011000000000000001000000000000000
000000000000000101100110110001101101101011010000000000
000000000000001111000011100101011001110111110000000001
000000000010000101100000001111011010000110000000000000
000010000000011111000000000111001001000101000010000000
010000000000001111100000000000000001000000000100000000
000000000000000101000000000011001110000000100000000000

.logic_tile 8 13
000011001001000000000010110111000000000000001000000000
000010100000001001000010100000001011000000000000000000
000000000000001101000000000001001001001100111000000000
000000000000000011000000000000101000110011000000000000
000010100001010101100111000101001000001100111000000000
000000000001110101000110100000001110110011000000000000
000000000000001000000110100001001000001100111000000000
000000000001010101000000000000001011110011000000000000
000000001010000000000000010011101001001100111000000000
000000000001000000000011100000001011110011000000000000
000000000000000001000000000011001001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000101001000000000001001001001100111000000000
000000001110000111000000000000101000110011000000000000
000010000000000000000000000101001001001100111000000000
000000000000000000000010000000001111110011000000000000

.logic_tile 9 13
000000000001000001100111111111011011111110100100000000
000000000100100000000111110011101011101101010000000001
011010000000000001000010111001000000000000100000000000
000000000000001111100010000001101100000010000000000000
000001000000100111100000010011101100111110000000000000
000000001110010111000010000111011010011110000000000000
000001000000101001100011100011101000010000100000000000
000000000000010011000100001001111011100000000000000000
000000000110000111100011100001000001000000100000000000
000010100000000111000111110011001010000000000000000000
000000000000001011100000011111001110111110000000000000
000001000001000001100010100001011100101101000000000000
000001000000000001000011100111101011101001000000000000
000000000001000000000111111011101000010000000000000000
000100000000001111000000011001111111111110100100000001
000000001010000111100011101001101110111001010000000000

.logic_tile 10 13
000000000000000000000010111011011011000000010000000000
000000000001010000000011100011111010000000000000000000
011000000001000000000110010101011111110011000000000000
000000000001110111000111101101101111000000000000000000
000000101000000001100110010000000000000000100000000000
000001000000001111100111010011001010000010000000000010
000010000000101001100111011011001110001100000000000000
000001000000001111000110000011101001000000000000000000
000010100000001000000110011101001110110011000000000000
000001000001001011000011001001011001000000000000000000
000000000011001001000111100101111001100010000000000000
000000000000100001100110000111101110000100010000000000
000000000000000001100111100101111000000100000000000000
000000001010001001000111100000010000000001000000000000
000000000000000111100000011111011100000011000100000100
000000000111001001000010101011110000000111000000000000

.logic_tile 11 13
000000000000001111110011010111101000110100010100000000
000000000000000111000011101001111100110000110011000010
011100000000000111000010100101101001101001010110100000
000100000000010000100100000001011111101010010000000010
110001000000001000000110100001100000000010000010000000
010010100000001111000110110000100000000000000000000000
000000000000000011000000000111100000000010000000000000
000000000000000000000000000000000000000000000000000001
000000000110001000000111010101000000000010000010000000
000010101110000011000011010000100000000000000000000000
000000000000001000000000010111011101111000000010000000
000000000001010111000011010101101000010000000000000000
000000000000010000000111010111011111101001110111100000
000000001001000000000011001001111101101000010011100110
000000000000001011100000011001001010101000010000000000
000000000000000111100011110111011101000100000010000000

.logic_tile 12 13
000000000001010000000011100001000000000000001000000000
000001000000110000000000000000101110000000000000010000
000000000000001111000000000011100001000000001000000000
000000000000000101000000000000001011000000000000000000
000001000111010000000110100001100000000000001000000000
000100000001100000000000000000001100000000000000000000
000000000001001000000111010001100000000000001000000000
000000000000001011000111010000001111000000000000000000
000000001000100000000000000111100000000000001000000000
000010000000001001000000000000001011000000000000000000
000001000000001001000000000111100001000000001000000000
000000000000000111100000000000001100000000000000000000
000000000001011101000010000101100000000000001000000000
000010001000101001100010000000001111000000000000000000
000100000000010001000000000101100000000000001000000000
000000000010101111000000000000101110000000000000000000

.logic_tile 13 13
000010001010000011100000000001101001001100111000000000
000011100100100000000000000000001011110011000001010000
000000001010000111100111100111001001001100111001000000
000000000000000000100000000000101110110011000000000000
000010100000000000000011100101101000001100111000000000
000001100000000000000100000000001101110011000010000000
000000000000001001000010000101001000001100111000000000
000000000000001111100100000000101111110011000010000000
000000000100001001000111110001001000001100111000000000
000000000001000011100011000000001100110011000001000000
000000000000000000000000010011101000001100111010000000
000000000000000000000011000000101101110011000000000000
000011000100000000000111010001101001001100111010000000
000011000011000000000111010000101111110011000000000000
000000000000001000000011100101101000001100111001000000
000000000000000011000100000000001100110011000000000000

.logic_tile 14 13
000001000000000000000111110111101001001100111001000000
000010100100000111000011110000001100110011000000010000
000001000000000000000000010011001001001100111000000000
000010100000000000000011100000101101110011000010000000
000010100110100001000000000101101000001100111000000000
000001000000010000000000000000101000110011000000000010
000000000000000000000000010001101000001100111000100000
000000000000000000000011110000101001110011000000000000
000000000000000111000111010011101000001100111000000000
000000001101000000100111010000001001110011000001000000
000000000000000011100111010011101000001100111000000000
000000101110000001100111110000101100110011000010000000
000001000000000011100000010011001000001100111000000000
000000101110010000100011000000101010110011000000000000
000000000110101000000000000111001000001100111001000000
000000000001000011000000000000001111110011000000000000

.logic_tile 15 13
000010000000000000000010110001100001000000001000000000
000001001111010000000011010000001110000000000000000000
000000000000000111100010110011001001001100111000000000
000000000000000101100011100000001111110011000000000010
000010100000100000000000000001101001001100111000000000
000000101100010111000000000000101011110011000000000000
000010100000001111000010000011101001001100111000000000
000000000000001111000110100000101011110011000000000000
000001000100001000000000000011101001001100111000000000
000000000001010011000000000000001001110011000000000010
000000000000000001000000010001001001001100111000000000
000000000000000000000011010000101010110011000000000010
000000000010100000000000000101001001001100111000000000
000000000001010000000000000000001000110011000000000000
000000101110010001000000000101101000001100111000000000
000011100000000000000010010000001001110011000000000000

.logic_tile 16 13
000000001111000011000000001001011110101000010000000000
000000001110100000100000000111011101000000100010000000
011001001100000011000000001011101111101000000000000000
000010100000001111000000000101101011010000100000000000
110000001000001000000000001111001101100000000000000000
110010100001001111000011001011011110110000010000000000
000000000000000000000000010111111101100001010000000000
000001000000101111000011111101011000100000000010000000
000000001000000011100111100011100000000010000000000000
000000000000000000100111110000000000000000000001000000
000000000001010101000000010000011110000010000000000001
000000001010100001000011000000010000000000000000000100
000001000000000111100011111111001011101001000000000000
000010000000001111100011100001101101010000000000000000
000010001000100011100010010000011101000100000100000001
000001000000011001100011000011001110010100100000100001

.logic_tile 17 13
000011100000000101100000010111111100010000000100000000
000010001100100111000011100000001000100001010000000010
011000000000100000000000001001111100110110100000000000
000000000000011101000000000111001110111100000000000000
010010101010000001100011100111100001000000100000000001
010001000000000000000011100000001000000001000000000000
000100000000000000000000011011100000000000010100000001
000000000000001001000011100011101100000001110000000000
000010000000001011100000010011111100001101000100000000
000010101011011011100010000011010000000100000000100001
000100000000000011000010011011001010001100000000000000
000000001110001001100011011101101000000100000000000000
000010101110000000000000000011111010010100000100000000
000001000000000001000000000000001011100000010000000010
000010000000001011100000001111100000000001110100100000
000001000000000011000000000011001011000000010000000100

.logic_tile 18 13
000000000001000000000000011011011100100000000010000000
000000000000100111010010000001001010000000000000000000
011100001101010000000000011001011100101001010000000000
000000000000000011000010001011101101100001000010000000
110000001000000111100010000111101101101011010000000000
110000001010000000000000000001011100001011010000000000
000000000000010000000000010101000000000000000110000000
000010001000000000000011100000100000000001000000000001
000000000110000011100111110011111111101110000000000000
000000000000000000000111111011101110111001000010000000
000000001100001011100011101111111000101100000000000000
000010100000000011000100001011111110110100000000000010
000010000001011000000111001111101110100011110000000000
000000000000101011000100001111001000101001010000000000
010000000000001111100111000000000001000000100100000100
000000000000001011100000000000001011000000000000000010

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
001000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 20 13
000000101010001001000011101011111000000000100000000000
000001000000000111100110001001111000010000110000000000
011000000000101001100010111000001000010110100000000000
000000000001000001100111100001011000010000000001000010
000001000110001111100111100111001010001111000100000000
000010000001001011000000000011000000001011000001000000
000000000001010000000000010000001010000110000000000000
000000000000001111000011111011011111000010100000000000
000000000000101000000111101011100001000000010000000000
000000000000000111000111110011001001000001010000000000
000000000000100111100110101111101111111111010100000000
000000000001011001000100000101001111111111110000000100
000001000000101101000110101000001000010110000100000000
000010000000000001000010010001011101010110100001000000
000000001110000001000000001111001010001111000100000000
000000001010000000100011101101100000001101000000000100

.logic_tile 21 13
000000001100000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000100000000000000000000001001100110000000000
000000000011011101000011100101001111110011000000000000
010001000000011000000111001111011110110110100000000000
110010001100101111000000000101111101101001010000000000
000000100001000101000000000001111100010000000000000000
000011001000000000000000000000001001100000010000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000000000000000001100000010000000001000000000100100000
000000000000000000000011000111001001000010000001000000
010000100000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000010010101011100000100000100000000
110000000000000000000010000000100000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000011100011111110110111110000000000
000000000000000000000000001001001111110110110001000000
010000000000001000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000100000000
000000000000000000000010111011001001000000100000000000
011000000000001000000000000011111000001100110000000000
000000000000000001000000000000000000110011000000000000
010010100000000001100111100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011011011001010000000100000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 3 14
000001000000000001100000000000001111000000100000000000
000000000000010000000010001011011110010100100000000000
000000000001010000000000000011001010010110000000000000
000000000000001111000011100000101101100000000000000000
000000000000000001000000001000001100010000100000000000
000000000000000111000000000101001110010100000000000000
000100000000001001000000000111111001111100010000100000
000000000000001001100000000101111100111100000000000100
000000010000000101100010010000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000010011100000000101011000000000100000000000
000000010000100000000000000000001000101000010000000000
000001010000000101000000000101101100001101000000000000
000000010000000000000010001001000000001000000000000000
000000010000000101100010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000010001001000000000011011100000111000000000000
000000001010010001100000000011010000000010000000000000
000000000000000000000110001111111100001101000000000000
000000000000000000000000001001000000000100000000000000
000001000010000111000000011011100001000001010000000000
000000000000000000000011101011001110000001100000000000
000000000000001000000111000011111110001001000000000000
000000000000001011000100000111000000001010000000000000
000000010000000001000110101001000000000010100000000000
000000010000001001100000001101001100000001100000000000
000000010000001101100111010001011110010000000000000000
000000010000000001000010100000001101100001010000000000
000000010100000000000000001101000001000010010000000000
000000010000000101000000001011101110000001010000000000
000000010000000001000000001011001010000111000000000000
000000010000000000100000000101000000000001000000000000

.logic_tile 5 14
000000000000000000000111100000000001000000100100000001
000000000000000000000000000000001000000000000010000000
011000000000000000000000011000000000000010000010000000
000000000000000011000010100101000000000000000010000000
110010100000000000000110000101000000000000000110000000
010000000000000000000010000000100000000001000010000000
000000000000000001100000001000001100010110000000000000
000000000000000101000000001011001110000010000000000000
000010110010001000000111010000011101010000000000000000
000000010000001011000011101101001010010010100000000000
000000010000001111000011100111001101010110000000000000
000000010000000011000100000000101111000001000000000000
000010110000101000000011001111100000000010100000000000
000000010000000011000000000011001100000001100000000000
010000010000001000000000010001100000000001010000000000
000000010000001011000011001001101101000001100000100001

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010100000000000000000000000000000
000000010001000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000100000000000001000011110000000000100000000
000000000000000000000000001011000000000100000000000000
011000000000000000000000001011000000000001000100000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000011110010000000100000000
000010000000010000000000000000001101000000000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000000000111001101000000100000000000
000001010010001101100110110111101100000000000100000000
000000010001010101000010100000000000001000000000000000
000000011010001000000110110000011111010000000100000000
000000010001010101000010100000001110000000000000000000
000010011011010000000000000111111100000000000100000000
000001010000000000000000000000010000001000000000000000
010000010100000101100000000011100001000000000100000000
000000010000001001000000000000001110000000010000000000

.logic_tile 8 14
000001000010001101100000010001001001001100111000000000
000010000001000101000010100000001111110011000000010000
000000000000001101100110110111101001001100111000000000
000000000000001111000010100000001010110011000000000000
000000000100001000000110100101001000001100111000000000
000000100000011011000000000000001001110011000000000000
000000000000011000000000000101001001001100111000000000
000000000000000101000000000000101100110011000000000000
000000010110000111100000000001101001001100111000000000
000010011110010000100000000000101000110011000000000000
000000010000000111000011100111001001001100111000000000
000000010000000000100100000000001000110011000000000000
000000010110000101100000000011101000001100111000000000
000000010000000000000000000000101000110011000000000000
000000010001010111100111100001101000001100111000000000
000000010000000000000000000000101100110011000000000000

.logic_tile 9 14
000000000000000111000011100101111111110111110000000100
000000000000001111100010111011111011110001110000000000
011000000000001000000010100111000000000010000000000000
000000001010001011000100000000100000000000000010000000
000000000101010000000010101101011010111011110000000000
000010000000101001000010011101011111110110100000100000
000000000000000000000010000000000000000000100010000000
000000000000000000000010001111001000000010000001000000
000001011001010000000110111001101111000000000000000000
000000010001010000000011011011101110100001000000000000
000000010000001000000111010101000000000011000100000000
000000010000000001000011101001100000000010000000100000
000011010000000000000011101011101010100010000000000000
000000010000000001000011110001111000000100010001000000
000000010000001111000000011011101000000001000000000000
000000010000001111100010100111011101000000000000000000

.logic_tile 10 14
000000000001011011100010100111111010000000000000000000
000000000000011001000110100111011101010010100010000000
011000001011010001100111110111111101111110000000000000
000000000000000000000111101111001111101101000000000000
010000000000010111000011110011111001000000000000000000
110000001100000101000010001001001010100000000000000000
000000000000000101000110111000000000000000100010000000
000000000000000000100011111111001111000010000000000000
000000010000010111100110101101001101100000000000000001
000010110000000000100011111101011111000000000000000000
000000010000001101000000001101011100100010000000000000
000000010000000011000011101001011100000100010000000000
000010010111010001100000010001000000000000000101000000
000000011101000000000010100000000000000001000001000000
010000010001010111100110010001011000000000100000000000
000000010000000001100011101001011011100000000000000000

.logic_tile 11 14
000000000110000101000010011001011000110110110000000000
000000000001011111100011001101101001111010110000000001
011001000100000011100000000001100000000010000010000000
000100000000001101000000000000000000000000000000000000
110000000000000111100000011101001111101001010110100000
010010100000000000100011100011111111010101100000000000
000000001000000111100111101111001010000000000000000000
000000000000001111100110111101001000000000100000000000
000000010010010000000000011000000000000010000000000000
000000110100110000000011010101000000000000000000000001
000000010000000011000000001111101001111110000000000000
000000010000000001000000000001011111111111100000100000
000000010000000001000000000101100000000010000000000000
000000010000000000000010010000000000000000000000000001
000000110001010111100011101001011110101001010100000000
000001010001100000000010010011011111101010010010000100

.logic_tile 12 14
000000000101010000000011100101100001000000001000000000
000010001101110000000011100000001001000000000000010000
000000000001001000000000010011000000000000001000000000
000000000000100101000010100000101001000000000000000000
000011101000110000000000000011100001000000001000000000
000010001100110000000000000000101000000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000111000011010000001011000000000000000000
000010011011100000000010100111000001000000001000000000
000011110000111101000110100000101111000000000000000000
000000010000000000000010000111000000000000001000000000
000000010000000000000000000000101110000000000000000000
000000010110001000000010100111100000000000001000000000
000001010001011011000010010000101100000000000000000000
000000010000000101000010110001000000000000001000000000
000000010100000000000111000000101101000000000000000000

.logic_tile 13 14
000010000000000000000000000011101001001100111000000000
000010101110001001000000000000101100110011000000010000
000001001000000001000000000011101000001100111000000000
000000101100001001100000000000101111110011000000000000
000010100000100000000010000001101000001100111000000000
000001001100010000000100000000001011110011000000000000
000000000000100000000000010111001001001100111000000000
000000001100110000000011010000101011110011000000000001
000010010110010111100111000111101000001100111000000000
000000011101000000000100000000101000110011000000000000
000000010000000011100111000001101000001100111000000000
000000010000000001100011100000001100110011000000000100
000011110101000000000111100011001001001100111000000000
000011010100100000000011110000101110110011000000000000
000000011010000011100111010111101001001100111001000000
000000010000000000000111000000101100110011000000000000

.logic_tile 14 14
000000000001001000000010000001001000001100111000000000
000000001111100111000100000000101011110011000000010000
000000000000000000000111110001101000001100111000000000
000000000000000000000011110000101101110011000000000000
000011100010000111100111100011101001001100111000000000
000011000110100000100100000000001101110011000000000000
000000000110001000000000000101001001001100111000000000
000000000001011111000000000000001111110011000000000100
000010011011010001000111100011101001001100111000000000
000011110000100111000100000000101110110011000000000000
000000010000100011100111000111101000001100111000000000
000000010000010000000011100000101100110011000000000010
000010110010000000000000000101101000001100111000000000
000001010000010000000000000000001000110011000000000000
000000010000000011100010010011001001001100110000000000
000000010000000000100111110000001001110011000010000000

.logic_tile 15 14
000100001000000000000000010011001001001100111000000000
000000000010000000000011110000101111110011000000010000
000000000000010000000011000011001001001100111000000000
000010100010000000000000000000001111110011000000000000
000000000010000000000111100101101000001100111000100000
000010100000000000000100000000101101110011000000000000
000000101010100000000000000001001000001100111000000000
000001000000010000000010000000101110110011000000000000
000001010000001101100111100001101001001100111000000000
000010010010000111000111000000101100110011000000000000
000000010000001101100000010111101001001100111000000000
000000011000000101000011100000001100110011000000000000
000011010000001000000000010011001000001100111000000000
000010110000000101000010100000001011110011000000000000
000001010110100111000110110011101000001100111000000000
000000110001010000100010100000101111110011000000000000

.logic_tile 16 14
000000001011110101100110100011101000000000000100000000
000000000110110000000000000000110000001000000000000000
011000000000000011000110101000000001000000000100000000
000000001000000000000000001011001011000000100000000000
000000001010101000000011100011111000000000000100000000
000010100100010101000000000000110000001000000000000000
000000000000001101100000011011001011100001010010000000
000000000000000101000010101111011000100000000000000000
000000010110001000000000000101111100000000000100000000
000000010111010011000000000000010000001000000000000000
000000010000000000000010001000011010000000000100000000
000000010000000000000000001011000000000100000000000000
000000111000010000000000000001011100000000000100000000
000001011110100000000000000000010000001000000000000000
010000010000000000000000010000000001000000000100000000
000000110000000000000011100101001101000000100000000000

.logic_tile 17 14
000000000110001111100000001101011101110100010100100000
000000101000001111100000000011101001110000110001000000
011000001100101111100000001101111101000001010000000000
000000000001011011000011100101111011000001000000000000
110001000001000011100111101101000000000011100000000000
110000100100101111100011111111001110000010000010000000
000000001110001111100110010001011110000110000000000000
000000000000000111100011100001010000000101000010000000
000000110000100111000000000111001011101001010100000000
000001011100000000100000001101011100101010010001000000
000001010000001001000111111111111100101001010110000000
000000110000001011000110010001001011101010010000000000
000010110001000111100011101000011101000110100001000000
000000010100100111100100000101011111000000100000000000
000000010001100011100011100001101011101011010000000000
000000010001110000000011110011001111001011010000000000

.logic_tile 18 14
000000000000010001000000001001111110110110100000000000
000000000000101001100000000111001110110000110000000000
011000000010000111100111011001011110000010000000000000
000000000100100111100111101111010000001011000010000000
000000000001011000000011111101011001101001010000000000
000000000000100001000110000011001110100001000000000000
000000000000000001100011110000000000000000000000000000
000000000100000000000111010000000000000000000000000000
000010110000000001000000001000000001000010100100000000
000000010000000000100010001001001010000000100000000001
000000010000100000000000010101011010101001000000000000
000000010111000111000011111111111100010000000000000000
000000010000000011100000011001001011101011110100000000
000000010001010000000011101011011011110111110000000010
000010010000001111000011111001101101000110100010000010
000010110000000111000110111101011001000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000010011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 20 14
000000000000000001100010100000011110010000000000000000
000000000000000111000011101101001000010010100000000000
011001000000000000000000000000001110010000000000000000
000000101010000000000000001001001111010010100000000000
010000000000000000000011000000001010000100000100100001
010000000000000001000000000000000000000000000000000000
000000000000001001100000000000001110000000100000000000
000000000000001011000010110011001111010100100000000000
000000010001010111100111100000001100010100000000000000
000000010000100000100100000111011011010000100000000000
000000010000000000000000010111000000000001110000000000
000000010000001001000010001011001100000000100000000000
000000110000000001000000000001011011010000000000000000
000001010000000000100011110000001010100001010000000000
010001010001000000000000000011111101010000000000000000
000000110110001001000000000000101011100001010000000000

.logic_tile 21 14
000000000001000001000110101001000001000000010000000000
000000000000000000000010100111101000000001110000000000
011000000000101000000000001011111100100000000000000000
000000000101010101000000001101101000101001000000000000
010000000000000101000111000000000000000010000100000000
010000000000001101100110111011001011000000000001000000
000010000000000000000110011000001110000110100000000000
000000000000001101000010000101001010000100000001000000
000000010000000000000000010111101010001011000000000000
000000010000000000000010000101000000000010000000000000
000000010000001000000000011101000001000000010000000000
000000010100000001000010110111001111000001010001000000
000000010000000001000000000101111111000000100000000000
000000010000000000100000000000001011101000010000000000
010000010000101011100000000001111110001001000000000000
000000010001001011000011101101000000000101000000000000

.logic_tile 22 14
000000000000000000000000000000000000000010000000000000
000000000000000000000010100000001100000000000000000000
011000000000001000000000010001011101000100000000000000
000000000000000001000011100101101010000000000000000000
110000000000001000000000001101111100011111110010100000
010000000000001001000010110001111100111111110000000000
000000000000001000000000000001100000000010000000000000
000000000010001001000010010000000000000000000000000000
000000010000001000000000001000011111000000100100000000
000000010000000011000011111011011111000000000000000000
000010110000011000000110010111100001000011110010000000
000000010000000011000010101111101111000010110010100001
000000010000000001100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000010010111011000000000000000000000
000000010000000000000011000000011011100000000000000000

.logic_tile 23 14
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000101000000000000101111000000000000000000
000000000000000000000110100101001000001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000001110110011000000000000
000001010000001000000000000011101000001100111000000000
000010110000000101000000000000101111110011000000000000
000000010000000000000110110011101000001100111000000000
000000010000000000000010100000101110110011000000000000
000000010000000000000010010111001000001100111000000000
000000010000001001000110010000001011110011000000000000
000000010000000000000000000001001000001100111000000100
000000010000000000000000000000001110110011000000000000

.logic_tile 24 14
000000000000000000000110100001000000000001000100000000
000000000000000000000000001101100000000000000000000000
011000000001011101100110010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
110000000000001000000111100000000000000000000000000000
010000000000000001000100000000000000000000000000000000
000000000000000101000000000101111001000010000000000000
000000000000000000100000000101011001000000000001000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000011000000000000100000000
000000010000000000000000001101000000000100000000000000
010000010000000000000000000001101010000000000100000000
000000010000000000000000000000010000001000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000010111111111101100000000000000
000000000000000101000011111011011001000100000000000000
011010000000000000000011110000000000000000000100000000
000001000000000000000110001101000000000010000000100000
110000000000000000000000011001100000000011010000000000
110000000000000000000011000011101000000010000000100000
000000000001010000000000000001000000000000000100000000
000000000000100000000010100000100000000001000000100000
000000010000100101100000010111011101010000000000000000
000000010000000000000010000000011110101001000000100000
000000010000000000000010101001000001000001010000000000
000000010000001001000000001101001001000010010000000000
000000010000000000000111100101111001000000100000000000
000000010000100101000100000000111111101000010000000000
010000010000000001000110001000011110010000000000000000
000000010000000001000010011011001100010010100000000000

.logic_tile 4 15
000000000001101111100010110101001001010000000000100000
000000001010100101000011110000111011101001000000000000
011000000000000000000000000011101100001001000000000000
000000001010000111000010110111100000000101000000000000
000001000000001000000010111101100000000001010000000000
000000001000000001000110001011001100000001100000000000
000000000000000101000111000101101000010000000000000000
000000000000001101100111100000011010100001010010000000
000000110000000000000110100011101101101011110100000000
000000010000001001000000001101011000010011110010000000
000001010000000001100000010001100001000001010000000000
000010110000000111100010001101101011000001100000000010
000110010000001111100000001111100000000010000000000000
000000010000000101000010000111001110000011100000000000
000000010000000001000000000001011100111111110100000001
000000010000001001000000001111001000101001110000000000

.logic_tile 5 15
000000000000100000000011101011100000000011100000000000
000000000000000000000010010101001110000010000000000000
011000000000001001000000010000000000000000000100000001
000000000000001101100010111101000000000010000000000000
010000000000000000000011110111011111101111000000000000
010000000000010000000011011101011101101001010000000000
000000000000000111000000011011011000000000000000000000
000000000000001101000010001101110000000001000000000000
000000010010000000000000010101111101000000000000000000
000000011010000000000010000000011000000001000000000000
000000010000001001000110000111100000000000000110000000
000000011110000011100010010000100000000001000010000000
000001010000100111000000001001000001000000100000000000
000010110000000001000000000011101101000001000000000000
010000010000000000000010001000011101000000100000000000
000000010000000001000010010001001110000010000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000001010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000110000000000000000000000000000000000

.logic_tile 7 15
000000000010111000000000000000011100000000000100000000
000000000011111111000010011001010000000100000000000000
011000000000000000000000000001000000000001000100000000
000010000000000000000011110011100000000000000000000000
000001000000100000000000000000000001000000000100000000
000000000000000000000000001001001110000000100000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000101111000000010000000000
000000010000000101100111100011101101000001000010000000
000000010000000000000100000001011001100001010000000000
000000010110000011100110100001000001000000000100000000
000000010000000000000000000000101110000000010000000000
000000111011100000000000010000000000000000000000000000
000011010000110000000010100000000000000000000000000000
010000010000101101100000000000000000000000000000000000
000000010000010101000000000000000000000000000000000000

.logic_tile 8 15
000000000000111000000110100111001001001100111000000000
000010000110000101000000000000001001110011000000010000
000000001110000101100000010101001000001100111000000000
000000000010000000000011010000001010110011000000000000
000000000000100101100000010001001001001100111000000000
000010000100010001000010100000101011110011000000000000
000000001110000000000111100011001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000010101010111000110100001101000001100111000000000
000000010110010001100010000000001101110011000000000000
000000110000000000000010000011101000001100111000000000
000001010000000000000011100000101011110011000000000000
000010111011011101100000000011001000001100111000000000
000001010001010101000000000000001110110011000000000000
000000010000000000000000000001001001001100111000000000
000000110000000000000000000000001101110011000000000000

.logic_tile 9 15
000000000000101000000111100000000000000000000100000000
000000001110010101000010001001001000000000100000000000
011000001000000000000000010001000001000000000100000000
000000000000000000000011010000101011000000010000000000
000000001111100000000110101101000000000000000010000000
000000001010011111000000000111000000000011000000000000
000000100000000111000000010101001000000000000100000000
000000000000100111000010100000110000001000000000000000
000010110100100000000011100000000000000000000100000000
000001010000001101000100001001001100000000100000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100001000000000001011010000111000000000000
000000110000000000100000000111100000000001000000000100
010010110000000011100000000101111001110011000000000000
000001010110000000100000001011011101000000000000000000

.logic_tile 10 15
000001000000011000000010011101101000000010000000000000
000000000000100011000111111001110000001011000000000000
011001000100000111000011101000001000010000000000000100
000000101010001101000111100111011100010010100000000000
010001101010001001000011101101011000101011100000000010
110011000100100001000010010001011110101011010000000000
000000000111010111100111110000001010000100000000000000
000000000000000000100111110111000000000010000000000010
000000010100111111000000001101011110011110110000000010
000000110000001111000000001011111000101110110000000000
000000010000000011100010011111101101100010000000000000
000000010000000000000010000001001100001000100000000000
000101011011011001000000000000000001000000100100000000
000110010000000111000000000000001011000000000000000000
010000010000000001000000011001011010101001000010000001
000000011010000011000010111011101010111101000000100000

.logic_tile 11 15
000000100100001000000011110000000000000010000000000000
000000000000101111000011010001000000000000000000000001
011000000000000000000111101111111011110011000000000000
000000000000000000000000001001001111000000000000000000
010010100110000000000010101101011100001000000000000000
010001000000001001000111101111110000001101000001000000
000000000100000111100010001000000000000010000010000000
000000000000000000000111101001000000000000000000000000
000001110001000111000000001101001111101001010110000010
000001010000100111000000001011011011010101100010000000
000000010000100011100011010101001110100010000000000000
000010010000010000000111001001111100001000100000000000
000001011000000111000010110101111100100010000000000000
000000011011000000100011010011101110000100010000000000
000000010000000111100011101000000000000010000010000000
000000010000000101000111100111000000000000000000000000

.logic_tile 12 15
000001000001110000000011100101000001000000001000000000
000000101000110000000100000000001100000000000000010000
000000000000000011100000000001100000000000001000000000
000000000000000000100011100000101101000000000000000000
000010000011001111000000000011000001000000001000000000
000001000010111101000000000000001101000000000000000000
000000000000000111100011100101100000000000001000000000
000000000000000000000100000000101001000000000000000000
000010110001010101000010110011100000000000001000000000
000010111100100000000011010000001111000000000000000000
000000010000000101000000010101100001000000001000000000
000001010000000001000011000000001000000000000000000000
000000011101010000000010000111100000000000001000000000
000010110000100000000000000000101010000000000000000000
000000010000000000000000000011001000111100001000000000
000000010000000000000010000000100000111100000000000000

.logic_tile 13 15
000011101100010000000111101011001001101000100000000000
000011000000100000000110100111101101010100000000010000
011000001010000000000111100011000000000000000100000001
000000000000000101000000000000000000000001000010000010
110000001000000000000111110000000000000010000000100000
110000000000000000000110010111000000000000000000000000
000010000000001000000111100000000001000010000000100000
000011100000001001000010010000001110000000000000000000
000001010000100000000111100000001110000010000000000000
000000010000010001000000000000000000000000000000100000
000000010000000000010000011000000000000010000000000000
000000010000000000000011001101000000000000000000100000
000000011011110101000011100001001011110000010000100000
000010010000110101000100001001111011010000000000000000
010000010010001011100000001101011001100000000000100000
000000010000001011000000000101101001110000100000000000

.logic_tile 14 15
000010000100000101000000000101111110101001000001000000
000001000010100000000000001011111110010000000000000000
011010000110000000000000000101001100000000000100000000
000001000001000000000000000000000000001000000000000000
000000001001010101100000001000000000000000000100000000
000000000101110101000000000111001010000000100000000000
000000100000100000000000000111001010000000000100000000
000000000001010000000010100000100000001000000000000000
000010010000001001100000000011100000000001000100000000
000011111010000101110011110101100000000000000000000000
000000010000000000000110110111001100111000000000000000
000000010000100000000010100111011010010000000010000000
000011110000011011000110100001001100101001000000000001
000000011111011001100000001011001110010000000000000000
010000010000000101000000010011101010000000000100000000
000000010000000000000010010000100000001000000000000000

.logic_tile 15 15
000000000011011101100000010001001001001100111000000000
000010100001111011000011110000001000110011000000010000
000001000000101011100110110011001000001100111000000100
000000100001000011000011100000101010110011000000000000
000000000000000111000110100001101000001100111000000000
000000000000000001000000000000001001110011000010000000
000000000000001001000000000101001000001100111000000000
000010100001000101000011110000101100110011000000000000
000000010000000111000000000111101001001100111000000000
000000010000000000100010000000001001110011000010000000
000000011110000000010000000101001001001100111000000000
000000010000000000000000000000001011110011000010000000
000010010000000000000000000001101000001100111000000000
000011111110000000000000000000101000110011000000000000
000000010000000000000000000101101001001100111000000000
000000011000001111000000000000001010110011000000000000

.logic_tile 16 15
000000000110000000000000000000000000000010000001000000
000000100000000000000011101111000000000000000001000000
011000001100000001100111100000001101010010100000000010
000000000000000000000011111101011010000010000000000000
010011100010000001100011100011011111010000000000000000
110010000010000000000011110000001100101001000000000010
000001000000000000000000001101011100111100010000000000
000010101000001111000000001111001101010100100001000000
000010010100100111110111110000011000010000000100000000
000001010000010000000110110111001001010110000000000001
000000010010001000000000000011100001000001110000000000
000000010000001111000000001111001001000000100000000000
000010010000000111000010000111011011000110100000000000
000101010000000000100111100000101001001000000000000100
000100010000100000000000010011011100000000100000000000
000000010000001011000011110000101101101000010000000010

.logic_tile 17 15
000000000000010000000011100111000000000010100010000000
000000000001100000000011111111001101000010010010000000
011000000000000101000000011001101011101000010000000000
000000000000000000000010000001111111101001000000000000
000001000000000000000010000011000000000001000100000000
000010001110000000000100001001000000000000000010000010
000000000000100101000000000001001100000000000100000000
000000000001010000000011110000100000001000000001000000
000001010000001111000000010101101000010000100000000000
000000010001000111110011010000111110101000000000100000
000000011000000001000010010001011100000000000100000000
000000010010001111100011110000100000001000000001000000
000010011000001111100111111011111101111110000000000000
000000010000101111000111101011011010101101000000000000
010100010000000000000000010001000000000000000110000000
000000010000000000000011110000101111000000010000000000

.logic_tile 18 15
000000100000001101100011100001101011000001010000000000
000001000000000001000010001101001111000001000000000000
011001000000101001100010011001111111100011110000000000
000000100001001011000111100111001100101001010001000000
000000000000000111100110000001001001010110100100000000
000000001100001011000000000000011101101000010000100000
000000000001000101100000000101111001010010100000000000
000000000000100000100000000111011110000001000000000000
000000010001011001100111000001101110101111110100000000
000000011110100111100010000101111101001111110000000100
000000010000000011100000001011011001110110100000000000
000000010000000000100010001111001100111100000000000000
000000110000000000000000010111101100010111100100000000
000001010100001111000011100001111100101001110000000001
000000010000001111100010010111101000110111110100000000
000000010000000011000011010011111110101001010000000100

.ramb_tile 19 15
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001011010000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010011010000000000000000000000000000
000000011010000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000011100000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000010011111011010110000000000000
000000001100000101000011100000111110000001000000000000
011000000000100101000000001000000000000000000100000100
000000000000001111000000000101000000000010000000100000
010000000110010000000011110111011010010110000000000000
010010100000100000000110000000011110000001000000000000
000000000000001111100110000101100000000001010000000000
000000000000000111100010011101101100000010010000000000
000000010000000001000110001000011000010100000000000000
000000010000000111100000000001001000010000100000000000
000001010001000000000111100101100000000000000100000000
000000010000000000000100000000000000000001000001000100
000000110000000001000000001011000000000001110000000000
000001010000001001100000000001101000000000010000000000
010000010000100111100000001011001010000111000000000000
000000010001000000100000001101010000000010000000000000

.logic_tile 21 15
000000000000011101000110001011100000000001010000000000
000000001010100101100010111001101010000010010000000000
000010100000000000000010100001001010000000000000000000
000000000000000000000110110000101101100001010000000000
000001000000000111100011110000001011010000000000000000
000010000000000101100110101101011100010110000000000000
000000100000000001100110101001011010001101000000000000
000001000110001001000000000111010000001000000000000000
000000010000001011100111000001101000001101000000000000
000000010000000101000100000101110000001000000000000000
000000010000001000000010000101011001010000100000000000
000000010000000011000100000000011001101000000000000000
000000010000000000000000000101101011101011110000000000
000000011110000000000000000011001010000110000001000000
001000110000101000000000000000011010000100000000000000
000001010001000011000000000001001100010100100000100000

.logic_tile 22 15
000000000000000000000000010101111011001001100000000000
000000000000000000000010100111011111101001110000000000
011000000000010101100000001000000000000000000100000000
000000000000000000000000001111001101000000100000000000
110000000000000001100110110101000001000010000000000000
110000000000000000000011100101101011000000000000000000
000000000000001000000110011111100001000001110000000000
000000000000001011000010000001101011000000100000000000
000000010000000101100110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000011100111100000000001110000000000
000000010000000000100000001101001001000000100000000000
010000010000000000000111000000000001000000000100000000
000000010110001111000010000011001111000000100000000000

.logic_tile 23 15
000000000000000101000000000011101001001100111000000000
000000000000000000100000000000001001110011000000010000
000000000000000001000000000101101001001100111000000000
000000000000000000100010010000101000110011000000000000
000000001110000101100000000001101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101000110100101001001001100111000000000
000000000000000000100010110000001000110011000000000000
000000010000000000000000000001101001001100111000000000
000000010000000000000000000000001111110011000000000000
000000010000000101100000000111001001001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000000101100000000101101001001100111000000000
000000010000000000000000000000101001110011000000000000
000000010010000000000010100001101000001100111000000000
000000010000000000000100000000101000110011000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101101010000000000100000000
000000000000000000000000000000000000001000000001000000
110000000000001111100000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000001010010000000100000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000101000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000010111011111010100000000000000
000010100000000000000010000000011011100000010000000000
000000000000010101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000101001101010000000010000000
000000000000000101000000000000101010100001010000000000
000000000000010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000001101000000100000000000
000000000000000001000000000011011111010100100000000000
000000000000010000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 4 16
000000000000000011100110001000011100010100000000000000
000010000000000000100010000111011111010000100000000000
000000000000000011100000000111101111010100000000000000
000000000000000000000000000000001101100000010000000000
000000000000100011100010100011101000001100000000000000
000010000110000000100100000101010000000100000000000001
000000000000001000000000000011001010001100000010100001
000000000000000001000000000001110000001000000000000000
000000000000000001100000010111100000000011100000000000
000000000110000001000011010011001001000010000000000000
000000000000000001100110111000011100010000100000000000
000000000000000000100010000001011100010100000000000000
000000000010000101000010111111000000000001110000000000
000010001010000000000010100111101111000000010000000000
000000000000001001000000000111100001000000010000000000
000000000000000011000000001111001010000010110000000000

.logic_tile 5 16
000010100100000111000011100101001100101011110100000010
000000000000000000000100001101101111010011110000000000
011000000000000000000000010001101110000000000000000000
000000000000001111000010001011100000000010000000000000
000000000000001001000110111000001001000110100000000000
000000000010000011100011111101011000000100000000000000
000000000000000111100111000101111101101111000000000000
000000000000000101000100001111001100101001010000000000
000000000001000001100110001111101011110010110000000000
000001000001010001000011100011101010010010110000000000
000000000001010011100011100101001101101111010100000000
000000000000101111000100001101101010101111000010000000
000010100000000001000011100001011100000100100000000000
000000001010000000100111100000001101000000000000000000
000010100000000000000000000101000001000010000000000000
000001000000000000000011111001001101000011100000000000

.ramt_tile 6 16
000001000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000100000000000000111101110000000000100000000
000000001010010000000000000000010000001000000000000000
011000000000000000000000001011100000000001000100000000
000000000000000000000000000111000000000000000000000000
000000000100100000000000001111100000000011000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000101100110100111100001000000000100000000
000000000000000000000000000000001110000000010000000000
000001001100001000000000011011100000000001000100000000
000010000001000101000010100111100000000000000000000000
000000000000000000000000010011011110000000000100000000
000000000000000000000010100000100000001000000000000000
010000000000000101100110100000000001000000000100000000
000000000000000001000000000011001110000000100000000000

.logic_tile 8 16
000011000101110101100000010101101001001100111000000000
000001000000000000000010100000001101110011000000010000
000000000000001101100000010101101000001100111000000000
000000000000000101000010100000101101110011000000000000
000000001000011101100000000101001000001100111000000000
000000100100100101100000000000001101110011000000000000
000000001110011000000110100001101001001100111000000000
000000000000101001000000000000101100110011000000000000
000000000000000000000010010001001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000100000001000000000001101000001100111000000000
000000000000000000000010010000001110110011000000000000
000010001000100000000000000001101000001100111000000000
000000100000001111000000000000001010110011000000000000
000000000000000101100000000001001001001100111000000000
000000000000001001000000000000101110110011000000000000

.logic_tile 9 16
000001001000000000000000000101100001000000100000000000
000000000000000111000000000000001010000000000000000000
011000000000000000000110001001001110000111110000000000
000000000001000000000000001001011111101011110000000000
110000000000101000000000000000000000000000000101000000
010000001011011111000010010011000000000010000010000000
000000001100001111000010000111111010000000000000000000
000000100000001111000100000000111010100001010000000000
000000100010001000000111000000011100000010000000000000
000001000110101101000110000000010000000000000000000000
000001000000001000000111010000011100000100000100000000
000000100000101101000110110000010000000000000001100000
000000000010100000000011111101001101011111110000000000
000000000000001111000011000011111110011001110000100000
010000000000100001000011101000000000000000000000000000
000000001001000001000000000111001110000000100000000000

.logic_tile 10 16
000010000000000000000000000101100001000000001000000000
000001000000100000000000000000001101000000000000000000
000010100000001000000000000001101000001100111000000010
000001000000001111000000000000000000110011000000000000
000001000000100111000000000011001000001100111000000000
000000101101000000100000000000000000110011000000000001
000000000000001000000000000000001001001100111000000100
000001001100000101000000000000001100110011000000000000
000000000100010101000000010111001000001100111000000000
000000000101110000000011110000000000110011000000000000
000010000001000101000000000101001000001100111000000001
000000000000100000000011110000000000110011000000000000
000000000110000000000000000000001000001100111000000000
000000000000000101000000000000001101110011000000100000
000010000001000000000010000111101000001100111000000000
000000000000000000000100000000100000110011000001000000

.logic_tile 11 16
000000100001000111000010001000001110010000100000000000
000000000001100000100100001001001100000000100000000000
011000000000001101000000011000000001000000000000000000
000010100000000111100010000001001101000000100000000000
010000100000001011100110001011100000000001000000000000
100000001100100001000010010001100000000000000000000000
000000000000000000000110010101011010111111100110000010
000000100010000111000010000101111001111101010000100011
000100000001100000000011001111101100000001000000000000
000100000110011111000000001011111010010010100001000000
000000000110001111000010011000000000000000000010000111
000000000001010111000010100011001011000010000001100100
000000000001011000000000000001000000001100110000000000
000001000000101011000000001101000000110011000000000000
000000000000000000000000011011101011110000010000000000
000000000000000000000011101101011010010000000000000000

.logic_tile 12 16
000000000000001111000000000011101001001100111000000000
000001000001001001100011100000001011110011000000010000
011000000000000001000010100000001000111100001000000000
000000000000000000100000000000000000111100000000000000
110001000000000001100000000001100000000000110000000000
110000001100011001000011100101101100000011000000000000
000000000000001000000110001011111110101001010110000101
000000000000000111000000000101001011010101100001000000
000010101011011111000000011001001110111000000110000000
000011100001110001000010000111001001111101000000000010
000001000000000001000000000000000000000010000000000000
000010100000000111000000000000001010000000000000000010
000000000110010000000111000011011110000110100000000000
000000000000011001000000000001001101000000010000000000
000010000000001001000000000000000001000010000000000000
000001000000000011000000000000001000000000000000000010

.logic_tile 13 16
000000001000000000000000000000000001000010000000100000
000010101101000000000000000000001100000000000000000000
011000000000000000000000000111000000000010000000000000
000000000000000000000000000000100000000000000000000010
110000000001010000000111100000011110000100000100000000
000000001010100000000100000000010000000000000011000000
000000000001010000000000000000000000000010000000000000
000000000000101001000000000000001111000000000000100000
000010000000100001000111001011101100100000010000000000
000010101110010000000000001011101011100000100000000000
000000000000101001000010000000000001000010000000000000
000000000000010101000010000000001100000000000000000010
000001000110000000000110100000001100000100000111000000
000000000000000000000010000000010000000000000000000000
110001000000000000000000011000000000000010000000000000
100000100000000000000011010101000000000000000000000100

.logic_tile 14 16
000010000100100000000011110011111111111000000110000000
000001000000010001000111110001111111111110000000000110
011100000000100111000011101111111110111000100100100001
000100000000001001000000001011101111111100000000000000
110000000001010000000000000000011100000010000000100000
010000000000000000000000000000000000000000000000000001
000000001110000000000010001111111001111000000100000100
000001001010101111000000000111101101111110000001100000
000000000000000000000000011011111000110100010100000010
000010101101000000000011101111111001110000110001100000
000010100000000101000010001101111111101001110100000000
000011100000001111000000001011111010101000010001100000
000000000000000001000000001011111001101101010100000000
000000000000000000100011100011101111010100100001100100
000000000000000001000011101111101110111000100101000100
000000000000001001000110011011101001111100000000000000

.logic_tile 15 16
000000001010011000000000010101001001001100111010000000
000100000000100111000011110000001111110011000000010000
000001101110000111100000000001001000001100111000000000
000001000000000000100000000000001110110011000010000000
000000000000110001000111110011001000001100111000000000
000000000000011111000111100000001100110011000010000000
000000000000001000000000010001001000001100111000000000
000000000000001111000011110000101111110011000010000000
000000000000010001000000010101101000001100111001000000
000000000110101111000010010000101011110011000000000000
000001000000000000000000000011001001001100111000000000
000011000000000000000000000000101000110011000000000000
000000000000011000000000010101001000001100111001000000
000000000001100111000011000000101010110011000000000000
000000000110000001000011100111101001001100111001000000
000000000000000000000000000000001010110011000000000000

.logic_tile 16 16
000010100001010000000011100101000001000000001000000000
000001000001100000000000000000101010000000000000000000
000001001110000011100000010011101001001100111000000000
000000100000000111100011010000001110110011000001000000
000000100000010000000011010101101001001100111000000000
000001001000110000000011100000001001110011000000000001
000000001100001011100011100101101000001100111000000000
000000000000001111000100000000101001110011000000000100
000100001010000111100000000111001001001100111010000000
000000000001000011100000000000001000110011000000000000
000010000001000000000010000011001000001100111000000010
000000000000001001000000000000001100110011000000000000
000000000000000111000000000011101000001100111000000000
000001000000001001000000000000101011110011000000000001
000000000000001000000000000111001001001100111000000000
000010100000001111000000000000001000110011000001000000

.logic_tile 17 16
000000000110000000000000000111000000000000000100000000
000000000000000000000011000000101101000000010001000000
011000000000001111100000000000000000000000000100000000
000000000000101101100000001111001010000000100001000000
000000100110010000000000001111000000000001000110000000
000001000000000011000000000011100000000000000000000000
000000000000000000000111100000011011000010100000000000
000000000110000000000000001011011000000110000010000000
000100100000000000000111100111001110000000000110000000
000001000000000000000011110000100000001000000000000000
000000001010000000000000000011100000000001000100000000
000001000010001111000011111111100000000000000001000000
000000000000001000000000000111000000000001000100000000
000000000000001111000011101001100000000000000001000000
010000000000000000000000000000011000010000000100000000
000000000000000000000000000000001111000000000001000000

.logic_tile 18 16
000000100001001111100110011111101111100000110000000000
000001001100000001100010001001011000110000100000000000
011000000000001000000111110011100001000010100000000000
000000001010000001000011010001001111000010010010000000
000000000110101111100000001111011010101100000000000000
000000000000011111000000001001011111110100000000000000
000001001111010000000010010011000000000001010000000000
000000100000001111000010000011001010000000010000000000
000000000000001001000000000111101111100011110000000000
000001000000001111000000000101011110010110100000000000
000000000001001000000000000001011011010110100100000000
000000000100101011000000000000011001101000010000000000
000000000000000000000011111101101110101011010000000000
000010100000001101000111000111001111001011010000000000
000100000000001011100010010001011110010110100100000100
000000000000000111000011110000111001101000010000000000

.ramt_tile 19 16
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000010000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000100010100000000000000000000000000000
000001000000000000000000000000000000000000
000010000110000000000000000000000000000000

.logic_tile 20 16
000000000000000000000010101111000001000001110000000100
000000000000000101000010000011101110000000010000000010
011000001010000111000000011011111000001101000000000000
000000000000000101000011100011000000000100000000000000
010000000000000000000000001000000000000000000101000000
010000000000000000000000001111000000000010000000100000
000001001100000001000000001001001110001001000000000000
000000100000101101000010100101000000000101000000000000
000000000000000000000000001111101110001011000000000000
000000000000000000000000000011110000000001000001000000
000000000000000001100000010111011010000000100000000000
000100000000000001000010000000101001101000010000000000
000000000000000001000110001101100001000001010000000000
000000000000000000000010100111101100000001100000000000
010000001110001101100010001001111101100000010010000000
000000000110000001000010000001111110000010100000000000

.logic_tile 21 16
000000000000000000000000000000001011010000000010000000
000000000001010000000011110011001100010100000000000000
011000000000100011100010101011000001000001100000000000
000000001001001001000100001001101000000010100000000000
000000000000000111000110101000011010010100000000000000
000000000000000111000000000111011010010110000000000000
000000000001010000000000001001001010001001000000000000
000000000000000000000011101011100000000101000000000000
000000000000000000000000011000011100000110000110000000
000000001110000001000010000001000000000100000000000000
000000000001001101100111101101001110001000000000000000
000000000000100101000010110001110000001101000000000000
000000000000000000000110000011100001000000010000000000
000000000000000000000000000101101101000001110000000000
000000000000100001000000001101001000001000000000000000
000000000001001101000000000111010000001110000000000000

.logic_tile 22 16
000000000000000001100010100101011111000000100100100000
000000000000000000000000000000011011000000000000000000
011000000000001000000000000001111010000100000100000000
000000000000001001000011100101010000000000000000000000
110000000000001101100000011000001010000000000100100000
110000000000000111000010001101001100000010000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000001000000010001011000000000011010000000000
000001000000010101000100001001101010000001000000000000
000000000000001000000000001111111100101001000000000000
000000000000001111000000000101101001000001000000000000
000000000000000000000010000000001010000010000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010000000000000000010000000000000
000000000010000000000010000000001000000000000000000000

.logic_tile 23 16
000010000000100101100000001000001000001100110000000000
000000000000000000000011111001001111110011000000010000
011000000000001000000010110101100000000010000000000000
000000000000000011000010100000100000000000000000000000
010000000000000000000011101101100000000000000100000000
110000000000000000000010100001101001000010000000000000
000000000000000000000110000101111100100000000000100000
000000000000000000000010100001101111000000000000000000
000000000000000000000000001101000000000000000100000000
000000000000000000000000000001101001000010000000000000
000001000000001000000000000011100000000010000000000000
000010100010000001000000000000000000000000000000000000
000000000000000000000010010000001110000010000000000000
000000000110000000000010000000010000000000000000000000
000000000000000000000000001001101000000000000100000000
000000000000000000000000001001010000000001000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000111100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
011000000000000000000000010101101100100000000100000000
000000000000001101000010100111001000010110100000000010
000000000010000001000010101111011100101001000100000001
000000000000000000100100001111011000001001000000000000
000010000000000101000000000101011110111100010000000000
000000000000000000100000000001001110111100000000000000
000000000000000000000000000001001110101100000100000000
000000000000001101000010111011001011001100000000000010
000010000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001011101111101100000100000000
000000000110000111000000001001101000001100000000000001
010000000000000011100111001101000000000000010000000000
000000000000000000000100001011001110000000000000100000

.logic_tile 4 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111101000001001010100000000000000
000000000000000000000000000111011001010000100000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000011111011010000000000011100001
000000000000000000100011011101101101000100000010100000
000000000000010101100111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001110000010100000000000
000000000000001001000000000000001100100000010000000000

.logic_tile 5 17
000000001111000111100000011001011011101001000000000000
000010001010000001000011111011001001010100000000000000
000000000000001101100111111101100000000011100000000000
000000000000001111100011010111001110000010000000000000
000000000000000000000000001101011111110000000000000000
000000100100000011000011111001111101110000010010000000
000001000001011111000000001000011000000110000000000000
000010100000000001100000000111001111000010100000000000
000001100000001000000000000111000000000000000000000000
000001000000000001000000000000101000000001000000000000
000000000000000000000000010001001110001000000000000000
000000000000001001000011000101110000000000000000000000
000000000100000000000111000000000001000000100000000000
000000000000001111000010000001001010000000000000000000
000000000001010000000000011011101101000001000000000000
000000000000000111000010001001001000000010100010000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000100000000000000000000000000000000
000010001010000000000000000000000000000000
000010000010010000000000000000000000000000
000000000000100000000000000000000000000000
000010100100100000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000111000101001010111111100111100001
000000000000001101000000001111011100111101010010000100
011000000000111111000000010111011000010110110000000000
000000100000110001000010001011001110101011110000000000
010000100001011101100000001001011001000001000000000000
100001000100100001100010110101101111001001000000000000
000000000000001111000111101011101010010000100000000000
000000000000001111100110110001001100000000100000000000
000010000000000001100111010101101110000000000000000000
000000000000000001000110000000010000001000000000000000
000000000110000001100000011001001101111011110111000101
000000001110001111000011101111011100101011110000000000
000001100000001011100110011101111111101111010101000011
000001001110000111000011111001111101101111110011000010
000000000000010000000110010000011010000000000000000000
000000000000100000000011111011011111010000000000000000

.logic_tile 8 17
000101000010000001100011100000001000001100110000100000
000000000001011101100000000000000000110011000000010000
011000000000100011100010110111111001111000000000000000
000000000000010111000110101001101111101000000000000000
010000000000011001100010110101001000110110100000000000
100000000000000101000110001111011101111000100000000000
000000000000000001100000000001011101010110100110000011
000000000000000000000011110000001011100000000000000101
000000000001000000000000000111001011111111110110000011
000000000110100000000011101101111000010110110011000010
000000001100000000000000010011101010000001000000000000
000000000000001111000010000001001110000010100000000000
000001000011000000000110011001111001111111110101000100
000000000000100001000011110101101101101001110001100010
000000000000100000000110000011011000000100000000000000
000000000001010000000010100000110000000000000000000000

.logic_tile 9 17
000000000000001011000010100111001101000110100000000010
000000100000001111000000000011111100001111110000000000
011010100000000000000111110001111101011100000000000000
000000000000001101000111100011111010111100000000000000
000010000111100111000010010001011100000000100000000000
000000000000110101100011010111011000000000110000000000
000000000000001111000111101000011010010110000100000001
000000000000001111000010000011011001000110000000000000
000000000101011001000010000000001011010010100100000100
000010100100110011000100001101011110010110100000000000
000000001110100111000110010111100001000000010010000000
000000000001010001000010000011101010000000000000000000
000001000011000111100000010101111001010110000000000000
000110000001110000100010100111111000111111000000000000
000000000000000011100011111101011010100001010000000000
000000000000000000000111101111001010010000100000000000

.logic_tile 10 17
000010000000001000000000000000001000001100111000000000
000001000000000111000000000000001101110011000000010000
000000000000000101100111100011101000001100111000000000
000000001010000000100000000000100000110011000010000000
000000000001000000000000000000001000001100111000000000
000010100000000001000000000000001000110011000000000000
000100000000000000000000000111001000001100111000000000
000100000000100000000000000000100000110011000000000001
000000100000000000000000010000001001001100111000000100
000000101111000000000010100000001111110011000000000000
000000000000000000000000010000001000001100111000000010
000010001110000000000010100000001010110011000000000000
000000101100010000000110100001101000001100111000000000
000000000001100000000000000000100000110011000000000010
000000000111010000000011100000001001001100111000000000
000000101110100000000000000000001000110011000010000000

.logic_tile 11 17
000010100000010000000000000000000001000000100101000000
000000000000000000000010100000001001000000000000000010
011000001010000000000011100000000001000000100110000000
000000001100000000000010010000001011000000000000000010
110000000001000101000000010000000001000000100100000000
000000000000000000000011100000001100000000000010000000
000000000010000000000110100111000000000000000100000000
000000000001000000000110110000000000000001000011000000
000000101011111000000000001101011110001111110000000000
000001000000001011000000001101101010001011110001000000
000000000110001000000000000111000000000000000100000000
000000000100000101000000000000100000000001000000000001
000010000000100111100010100001100000000000000101100000
000011001001001011100000000000100000000001000000000000
110000000000001000000000000001001100010111110000000000
100000000000001111000000000111101011010011110001000000

.logic_tile 12 17
000000000000010000000000000011101010000110000000000000
000001000001001001000000000101010000001010000000000000
011000000000001000000010001101100000000011000100000000
000000000000001011000100001101100000000010000000000000
000000000110000001100011101011001111010111100000000000
000000000001011001000010010001011101001011100000000000
000000000110001011100011100111101110000110100000000000
000000000000001001000011110000001011000000010000000000
000010100000000011100111010111101100110100010000000000
000001001110010000000010101101111000110100100000000011
000000000000000111000000001101011001010110110000000000
000010101110000000000011111001101111010001110000000000
000000000000100111100000001101001010000110000000000000
000000000000010000100010010101010000001010000000000000
000010100000000001000000011011000001000011110100000000
000001000000000111100010000111101010000010110000000010

.logic_tile 13 17
000010100110000111000110001000001010000000000000000000
000001001110000000000000000001001110010000000000000000
011000001110000001000000010001100000000000000101000000
000000001111010011100011100000100000000001001000100000
110010001111011000000111011001011010101100000000000000
000011100000101111000011101011001100110100000000000000
000000000001011000000000000000000000000000000100000000
000000000000000001000000001101000000000010000010000000
000010100001110000000000000001011111110110100000000000
000001001100011111000000000011001100110000110000000000
000010100000000001000000010000001110000000000010000000
000001000000001001000011100101001001010000000000000000
000000000000101111100000000011100000000000000100000100
000000100000010111100000000000000000000001000001000000
110000000000000000000010000101011111010111100000000000
100000000000000001000000000111111000001011100000000010

.logic_tile 14 17
000000100000100001000000000111000001000000001000000000
000000000000010000000000000000101101000000000000000000
000000001110000000000000000011001000001100111000000000
000010000000000000000000000000101000110011000001100000
000000000011011000000011000101001000001100111000000001
000000100000101111000110010000001111110011000001000000
000000101111010111100011000101101000001100111001000001
000000000011100000100111110000101011110011000000000000
000100100001011111100000010101101001001100111000000000
000100000001001011000011110000101010110011000001000000
000010100000000000000000010011001000001100111000100000
000001000000000000000011110000001100110011000000000100
000000001010000000000111100111101001001100111000000000
000000000110001001000010010000101110110011000000000000
000010000000000101000000000101001000001100111000100000
000001000000000000100010000000101110110011000000100000

.logic_tile 15 17
000000000001000001000111100000001000001100110000000000
000010100001010001100011100000000000110011000000010100
011001000001000000000111100001011111010100000000000001
000000100000100000000100000000011110100000010000000000
010000001010001111100000011011101010101001110010000000
010000000101011111000011100111001000010000110001000000
000000000001011001000011100001011100111101000010000000
000000000000001011100100001001001011111111100001000000
000000000001000111000010001001011000010111100000000000
000000001100010000100111110011011110000111010000000000
000010000000000111100000000101001100101101010101000000
000001000010000001100000001111011100010100100000100010
000000000000100111000011111001011011010111100000000000
000000000000010000000011110011001010000111010000000010
000000001111010011100010000101101110000111000000000000
000000000000001001000000001011110000000010000000000010

.logic_tile 16 17
000000100000001011000010000001101001001100111000000000
000001001001000111100000000000001001110011000000010100
000010100000000111100111110101101000001100111000000000
000000100000000000000011010000101100110011000000000010
000000000000101000000011100111001000001100111001000000
000000000001001111000100000000001011110011000000000000
000000000000000111000011000101101001001100111000000000
000000000000000000000000000000001001110011000000000100
000000100110000011100111110001001000001100111010000000
000001000000000000000111000000101110110011000000000000
000000001110000000000000000111101000001100111000000000
000010100100000000000000000000101010110011000001000000
000000000000001111000000000011001000001100111000000000
000000000001000111000000000000101000110011000000000000
000001000000000000000010000011001000001100111000000100
000010100000000000000100000000101000110011000000000000

.logic_tile 17 17
000010100001000000000011100111001010101001110100000000
000110001100100000000100001101011111101000010000100010
011000000000100000000000001000001010000110100000000001
000010000011011001000000000101001111000000100001000000
110000001001001011100111110101001010101001110100100000
010000000001010011100011111101011110101000010001000000
000010100000101001100000001001111100001101000000100000
000001000000011111100000001011010000000100000000000000
000001001010000111100000000111101111000110100000000000
000010000000000011100011100000111010001000000001000000
000000100000000101100011101001100000000001110000000000
000001000000000000100111100011001100000000100000000010
000000000000001001000010010101001000111000000100000000
000010101110000111100111010011111011111110000010100000
000010001100000000000000011000011001010000000000000000
000001000000001111000011010111001010010010100000100000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000100000001000000000011110000000000000000000000000000
011000000000001000000000000000011000000100000100000000
000000000000000111000000000000000000000000001100000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000100100000001
000000000000000000000000000000001100000000001110000001
000000000001010001100000000000000000000000100000000000
000100000100100000000000000111001001000000000010000000
000010001101010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 20 17
000000000000000101000000010011011100000110000000000000
000000000000000000000011010000001110000001010000000000
000101000000000011100000000101111000010100000000000000
000010101010000000000011010001111110011000000010000000
000000000000000001000111111011000000000001010000000000
000000000110000000000110000101101010000010010000000000
000001000000001101000111100001111100101000000000000000
000000100000101011000000000111101011001001000000000001
000000000001010111100110100011001110000010100000000000
000000000000100111100000000000011111001001000000000000
000000000000101001000111010011000001000011100000000000
000000000001010101100111010011001101000010000000000000
000000000000011011100111111011000001000011100000000000
000000000000101011100111111011001111000001000000000000
001001001010000000000010001001001011000010100000000101
000000100010000000000100000001111010000001000000000000

.logic_tile 21 17
000000000000001011100000000011011001010000000000000000
000000000000000001000000000000001110101001000000000000
000000000110100111000000011101011011101011110000000000
000000000001010000100010100011001000100010110000000000
000001000000001011100010101101101100000001000000000000
000000000001000101100000000111100000001011000000000000
000001000000000101100010011111101010001101000000000000
000010101110000000000010001101010000000100000000000000
000000000000000001100110000000011001010000000000000000
000100000000000000000000000001001011010110000000100000
000000100000000111100000000001000000000001100010000000
000001000000000000100000001011001000000010100000000000
000000000001011000000000001101001110001001000000000000
000000000000100111000000001001000000001010000000000000
000000000000000111000000000000011010010000000000000000
000000000001010000000000000101001110010110000000000010

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000101
000000000000000000000000000000000000000000000001100000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000001000000000000000000000000000100100000000
000000000000001011000011100000001001000000000000000100
011000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000100
010000000000000000000110000000000000000000000110000000
110000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000101000000
000000000000000000000000000000100000000001000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000100000000000000000011111001100111111110000000000
000001000000000111000011000101101010000111010000000000
011000000000000000000010110000000000000000000101000000
000000000000000000000110100101000000000010000000000000
010000000000001101100000000000001100000100000100000000
010000000000001011000000000000010000000000000000000000
000000000000000011100010110101101111101011110000000000
000000000000000000100010111111001001101111010000000000
000000000000000001100011111011101111110111100000000000
000000000000000000000010001001111010110111010000000000
000000000000000000000110001101101100101111110000000000
000000000000010000000000001101011111101001110000000000
000010000000001101000000010000000001000000100010000100
000010000000001011100010110001001011000010100010000010
010000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000001

.logic_tile 4 18
000000000100000001100000001000001111000000000000000000
000000001010000000000000001011011000010000000000000000
000000000000001101000000001000011100000000000000000000
000000000000001101100000001101000000000010000000000000
000000100000000000000010000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000011001000100000000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000001101001111110000000000000000
000000000000000011000010000101111111110100000000000000
000000100000000001000010000000000001000000000000000000
000001000100000000000011100111001100000010000000000000
000000000000000000000000010101001111111000000000000000
000000000000000000000010000001111000010100000000000000

.logic_tile 5 18
000000000000000001100111011011000000000000000000000000
000000001010000111000010000111000000000010000000000000
011010000000000101000111111101101111110110110100100011
000001000000000111000010001001101100111110110011000000
010010100001011000000111101001111010111110100110100011
100000000000000111000000001001111001111101110000000010
000010000001000101100110010011001100101000000000000000
000001001100100000100011101111011001101100000000000000
000010000110001111100110010101011101000000000000000000
000000000110000001000011000000011101100000000000000000
000000000000000001100011110001101011100000000000000000
000000000000000000000110110001011110110000100000000000
000000100000010001100111000111001101000001000000000000
000000000000000001000010000001011010000010100000000000
000000000000001111100000001111001010000000000000000000
000000000000001011000000000001111110001001010000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000100000000000000000000000000000000000
000001101100000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000100000100000000000000000000000000000000
000100000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 18
000000100101100001100000001111101110100000000000000000
000001000000100101000000000101111100110000100000000000
011010000000000000000011100111111001010000100000000000
000001000000001111000010101101101001000000100000000000
010010100000100011000111100111111010100000000000000000
100000000000000000000111110001111100110000100000000000
000000000000000101000110001101011100110000010000000000
000000000000000000000011111111001110100000000001000000
000010000010010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110001001100000000101111001101001000000000000
000000000000001111000000000111101111010000000000000000
000001000000100000000000000111101111111000000000000000
000000001100000111000011101101101001010000000000000000
000000000000000111110111000111111011110110110100000000
000000001100000000100110100001011100111101110011100110

.logic_tile 8 18
000000000000001000000010110001001111001000000000000000
000010000000000111000111111101101101001001000000000000
011000000001100111100000000011001111000000000000000000
000000000111010101100010110000111010100000000000000000
010011100110000000000010100101001101000000100000000000
100001000000010011000000001001001010000000110000000000
000000000000001111000000001001111001100001010000000000
000000000000000111000010101011011000010000000000000000
000110000100101001100111001011101110101011110111000001
000000000000000111000011100011011000101111110000100011
000000000000101001100011111011111000100001010000000000
000000000001000001000010001011011010010000000000000000
000010000000000000000010111111101100100000010000000000
000000100001000111000010001001111100101000000000000000
000000000000001000000011101001111111111000000000000000
000000000000000111000010010111111011010000000000000000

.logic_tile 9 18
000100000001001101100111101111011111101000000000000000
000000000001001111100110110001111101100100000000000000
011001001010001111100000011101011110101001000000000000
000000000000000001100010000011011001101001010000000000
010000000010001101000110000001101010110011110100100001
100010000000100001000010101011011011110111110001000000
000000001010001001100110011011101101100000010000000000
000010100000000101000010001111111101010100000000000000
000001100001000111100000011101001110111111010110000001
000011100000100000100010001101001110101111010010000010
000000000000000111000010001011111000100000010000000000
000000001111010000100010111111111000010100000000000000
000000000111001001100011000101111001110111110100000100
000000000000101111000010011001101010111001110010000111
000010100000000000000111001001001110111111000000000000
000000000001000000000111100101011100101001000000000000

.logic_tile 10 18
000000000000001000000010010000001000001100111000000000
000000000110001101000111110000001000110011000000010001
000000000000000000000000000000001001001100111000000000
000000001000000111000000000000001010110011000010000000
000010001111000000000000000101001000001100111000000010
000000000100101001000000000000000000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000111000000000000001001110011000000000100
000011100001010000000000000111101000001100111000000001
000001001100000000000000000000000000110011000000000000
000001000000000000000000000000001000001100111000000000
000010000111010000000000000000001111110011000000000000
000000000010000000000000000000001000001100111000000001
000100100001010000000011110000001001110011000000000000
000000000000100000000000000001101000001100111000000000
000000000000010101000000000000000000110011000000000010

.logic_tile 11 18
000001000000001011100011100001011010000110000000000000
000000100000001001100000000111010000000101000000000000
000000000000000011100010101011101101111111010010000000
000000000000000000100100000001011101111111000000000000
000000000000000111000000001011101101000110100000000000
000000001110101101000000001101001100001111110010000000
000000000110000101100011101001001011001011100000000000
000000000000000000000111101001001100101011010000000000
000000000011011011100000001011101001010111100000000100
000000000010100001100010010011011010000111010000000000
000011000000000111100110000011111111000110100000000000
000011000001000001000010000111001111001111110000000000
000000000000001001000000010011101011111101110000000001
000000101001001001100011110011001101101101010000000000
000000001010000001000000010011001010001011100000000000
000000001100000000100011100101001111101011010000000000

.logic_tile 12 18
000000000000000011100010100000001011000110100000000000
000000001110000101100000000000011000000000000010000000
011000000000001101000000000111011110111000000000000000
000000000001000001000000001001011100111001010000000011
110001000001010000000111100000011100000100000100000000
000000001101110000000110100000000000000000000001000000
000000000000000101100000011001011111111000100000000000
000000000010000000000011011011011011110100100000000001
000011100000010101000000011001001000011110100000000000
000010001111100000000011001011011101011101000000000000
000101000000000111000010100000000001000000100101000000
000110100000000000100111110000001110000000000001000000
000010100100000001000000000000000000000000100101100000
000011100000000000000000000000001011000000000000000000
110000000000000000000010000000011011000110100000000000
100000000000000011000000000000001000000000000000000001

.logic_tile 13 18
000000101000000000000111100101111100101000000000000000
000010100001001111000111101011101111100100000000000000
011000000000001111000011111001101010101101010000000010
000010000000000111000011101001101011011100000001000100
010000001010000111000111110111111111111111100001000010
100000100000000101000111111001011000111110100001000000
000100000000000111100000011111101100010111100010000000
000100000001000111100010010101001001001011100000000000
000000000000010000000000000101011000000111010000000000
000000000000101111000011111101101001101011010010000000
000000000000000111000011110011111010110111110110100100
000000000000000000000110001111101110110110110000100010
000001001000001000000010001101101010000000100000000000
000010000000000001000011111111101000000000110000000000
000001000000000001000010001001101011110100010010000100
000010000111001111100011011011001001110100100000000000

.logic_tile 14 18
000000100010100000000000000011101001001100111010000000
000001000000011001000011110000001000110011000000010000
000010100000001011100000000111001000001100111001000000
000011000000001111100000000000001100110011000000000100
000000000111010111100000000111001000001100111000000000
000000000001110000100000000000101001110011000001000000
000001000000100000000111110101101001001100111010000000
000000000001000011000011010000101000110011000000000000
000010000110001001000000000101101000001100111000000000
000000000000001011100000000000101000110011000010000000
000000000000000011000111000101001001001100111000000100
000000000011000000000000000000001110110011000000000000
000001100110000111100000000101101000001100111000100000
000011001100000000000010000000001100110011000000000000
000000000000010111000000000111101001001100111000100000
000000000110101111100000000000001101110011000000000000

.logic_tile 15 18
000000000100000000000011111011101111010111100000000100
000001000000000000000010110011111001000111010000000000
011000000001011000000000011111001011000110100000000000
000000000000101111000010010111111101001111110000000100
110000000000010111100111110001001100010000000000000000
010000000110000000000011110000111110100001010000000010
000100000000100111100000001101011011000110100000000010
000010000000010101000000001011001110001111110000000000
000101001000001000000011011101011110101000010000000010
000100000000001011000011100001111001000000100000000000
000000000000101000000010010000000001000010100000000000
000000000000001011000110100111001010000010000000000101
000010000001011001000110100011111111000110100001000000
000000100001000111100010000011101101001111110000000000
010000000001011000000111000111100000000000000101000000
000000000000001011000110000000100000000001000000000000

.logic_tile 16 18
000000000000000000000000000111001001001100111000000000
000000000000000000000011000000101000110011000000010000
000010001000100000000011100111001001001100111000000100
000000000001010011000100000000001110110011000000000000
000011100000000111100111100001101001001100111000000000
000010000011000000100100000000101101110011000000000000
000100001010001000000000000111001001001100111000000000
000100000010000111000011110000101010110011000000000000
000000000000000111000011100011101000001100111010000000
000000000110100111100100000000101010110011000000000000
000000000010000000000010000011001000001100111000000000
000000000000000000000011100000001101110011000000000100
000000000101010001000110100101101000001100111000000000
000000001100100000100110010000101001110011000000000000
000000000000001000000000000101001000001100111010000000
000000000000000111000000000000101100110011000000000000

.logic_tile 17 18
000000000110000111000111111001101011010111100000000000
000000000000000000000110100011011011000111010010000000
011000000000000011100011101101011110001101000000100000
000000000000000000100000001111110000000100000000000000
110000001000000000000011110101011011000110100000000010
010000000000000000000011101001111011001111110000000000
000000000000000111000011100101111100101001110110100000
000000000000000000100111111001011111010100100000100000
000001000100001011100010111011011110101001110100000000
000010000000001101000011000101001111101000010000100000
000011101110001000000000010101111111101101010110000000
000011000000001011000011010001001110010100100000100000
000000000100000001000011000001111110000010100000000000
000000000000000000100110000000111100001001000010000000
000100000000010001000011100101101111101101010100100000
000100000000000111000110011011001110010100100000000010

.logic_tile 18 18
000000101100000000000011101001001110001001000000000000
000001000000000111000000001101100000000010000010000000
011000000000000000000111000001001101000110000000000010
000000001110000000000000001001001010000001000010000000
010000100001010000000111011001001010000010100000000010
110001000000000001000111100101101000000010000010000000
000001000001011001000011100001000000000000000000000000
000000100000000011100000000000001011000000010000000001
000000000111011001000010000001101100000110000010000100
000010100000001101000000000001111111000010000000000000
000000000000000000000000000001001110000010100001000000
000000000000000000000000001001001111000001000000000100
001000000001011001000010011111101000000000000001000010
000000000110101011000110111111010000000001000000000000
010000000000000000000010000000000000000000100101000010
000000001000010001000000000000001100000000000000000000

.ramt_tile 19 18
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000100000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 18
000000100000000001100000011000000000000000000100000000
000001000000000000000011111011000000000010000000000000
011000000000001111100000000101100000000000000100000000
000000000000000001000000000000000000000001000001000000
010000000000010000000000011001101010000110000000000010
010000000000100000000011010011011110000010000000000001
000000000001000001100000000000011000000100000100100000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000001001100101000000000010011000000000000000100000000
000010100001011011000010000000000000000001000000000000
000010101000001111000000000111000000000000000100000000
000000000000001101100000000000000000000001000000000000
010000000000010000000000000011111000000000000000000100
000000000000000000000000000000000000001000000000000000

.logic_tile 21 18
000000000001000000000000000101011100111111010000000000
000000000000000000000000000111111101101111000000000000
011000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000001100100000000010100000000000000000000000000000
000011000000100001000111100101100001000011100101000000
000010100001000000000100001111101110000010100000000000
000000000001000111100111000011001101000000100000000000
000000000000100000100010010000011111100000010000000000
000000000000000111100110000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000011011100000000111100000000000000100000000
000010100000000001000011110000100000000001000000100000
000000000000001000000110001000011010010010100000000000
000000000000000001000011100011001110000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010101000001010000010000100000000
000000000000000000000100001111000000000000000000000000
110000000001000001100000000111111001010000000000000000
010000000000100000000000000000111110101001010000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000101100000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000

.logic_tile 23 18
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
110000001000001101100000001011011100100000000000000000
110000000000000001000000000111001010000000000000000000
000000000000001000000000000000001010000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101100000000101001110001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000001100001000010000100000000
000000000100000000000000000000001010000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000101001000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
011000000001010101000000000101000000000010000100000000
000000000000000000100000001001000000000000000000000000
010000000000000111100000000000011000000010000100000000
010000000000000000100010110000001010000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000001000000000001100000000101000000000010000100000000
000000100000000000000000000000001011000000000000000000
000000000000000001100000010000011100000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
011000000000000000000000000000001110000100000100000010
000000000000000000000000000000010000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000010

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000011000111100000000000000101000000
000000000000000000000000000000100000000001000000000000

.logic_tile 4 19
000000000001000111000000011101101011010110100000000000
000000000000100101000011101101011010101001000000000000
011000000000000101000010100000001000000100000000000000
000000000000000101000110110000011000000000000000000000
010000100100001001100110001111011100111000000001000000
100001000000001111000010010001111101010100000000000000
000010000000001111100010110001001111010000100000000000
000001000000000111100010110101011001000000100000000000
000000000000000001000000010111101111100000010010000000
000000000000000000000011110101011101010000110000000000
000000000000001001100010011101001111111111110110000001
000000000000000011000011101111101100010110110000100010
000000000000000011100111101101001101101000010000000000
000001000000100000000010010011001110000000100000000000
000010100000001001100000011001101111000000000010000000
000001000000000111000010000001111011001001010000000000

.logic_tile 5 19
000100000000001000000110100001111011000001000000000000
000100000000000101000110000001101010000010100000000000
011000001000001000000111101001001110111111010110100000
000000000000001101000010111101101010011111100010100010
010001100100001111100000000111111110101000010000000000
100001000010100001000000000011101010000100000000000000
000001000000000001000000011101111110000001000000000000
000000100000000101000010001011011001000010100010000000
000000100000001011100000001111101110111111100110000001
000001000000001011000011111001011001111101010000100011
000000001010000101100010010011011101000000000000000000
000000001100000000100111010000111100100000000000000000
000000000100000001100000010001101100111000000000000000
000001000000000000000010000101101110100000000000000000
000000000001001000000110000011011001000000000000000000
000000000000100001000010010000101100100000000000000000

.ramb_tile 6 19
000000100000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000100101001010000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
000001000010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 19
000001000010001011000000011101000000000000010000000000
000010000110000111000010001101101000000000000000000000
011000001100101001000110111111111001100000010000000000
000000000001011111100110001111011001101000000000000000
010000000011010000000000001011111111100000010000000000
100000000100010000000010010101111110010000010000000000
000010000000000101100010001111011101111111100110000000
000010100001010000100100000011101000111101010001100010
000110100000101001100000001001011110101000010000000000
000001000000000001000000000111011111000000100000000000
000000000000101001100110000011011110010000100000000000
000000000001000001000011110001011111000000100000000000
000000000001000000000110011011011001111111110100000100
000000000110100000010011011011001001101001110001000110
000000000000000011100111011001011001101011110101000100
000000000000000000000110101011101000101111110010000110

.logic_tile 8 19
000010100010000001100000001101111001101000010000000000
000010000000000000000010111011101001000100000000000000
011000000001011001100111111011101101000000000000000000
000000000111010111000110000101011011001001010000000000
010000001000001000000011101011101100100000000000000000
100000000011010001000110011001101011111000000000000000
000010000000000001100010110001101101000011110000000000
000001000000001011000111111101001001000011100000000000
000000000001101011100111011011101010010110100000000000
000000000000100111000111100001011111111111010001000000
000000000000001101100110010101111110110111110101000001
000000000000000101000011000001001010111001110001100000
000000000110010111100010010111101100000010000010000000
000000000000000000100110000000011110000001010001100100
000010101010000111000000011101101000110111110100000001
000000000001000001000011101111111111110110110011000001

.logic_tile 9 19
000000100110011001000000010000000000000000100000000000
000001000000000001100011110011001011000000000000000000
011000000100000000000110001001001011100000010000000000
000000000000000000000000000011001101100000110010000000
110000000100000111000010101001101100010100000000000000
000000000000010000100100001111111110000100000000000000
000000000000000000000011100000000001000000100100000001
000000000000000000000110010000001011000000000010000000
000010000000010111000011010111101101000111110000000000
000000001010011111100111001011101011010111110000000000
000000000000000101000111100000000000000000000000000000
000000000010000000100000000111001000000000100000000000
000000001011010001000000000001001110000000000000000000
000000000000000101000011100000010000001000000000000000
110000000000000000000111110001000000000000010000000000
100000000000000000000110000011101000000000000000000000

.logic_tile 10 19
000000000000000011000110000000001000001100111000000000
000010100000100000100100000000001011110011000000010001
000000000000000000000111000000001000001100111000000001
000000000100000000000000000000001100110011000000000000
000010000000000000000010100000001000001100111000000000
000001000010000000000100000000001100110011000010000000
000000000000010000000000000000001000001100111010000000
000000000000000000000000000000001000110011000000000000
000000001010100101000111100111001000001100111000000000
000000000110010101000100000000100000110011000000000001
000000001010000000000010000000001000001100110000000000
000001000000000000000010011011000000110011000010000000
000000000001001101100111000011111001101011100000000000
000001000000100111100110101111111101010111100000000100
000000000000000000000011100111011110111111010000000110
000000000100000000000000000111011001111111000000000000

.logic_tile 11 19
000000000000101000000111110011111010010100000100000000
000000001010001111000110000000111001001001000010000000
011000000000000000000000000111111100000111010000000000
000000000000000000000010110111001101010111100000000000
110010001000010001100110000111001001001011100000000000
000001000110010000000100001111011110101011010000000000
000000000000000000000000000001011111010100100100000000
000000000000000000000010100000011101001000000000100000
000100100000110000000011100000011110000100000110100000
000101000001110000000100000000000000000000000000000000
000001000100001000000110100001100000000000000100000000
000010101100000101000100000000100000000001000001100010
000011000001010000000110100000011110000100000100000001
000010100000101001000000000000010000000000000000000011
110000001000000111000111001101001010000100000100000000
100010100001010111100010011011010000001110000010000000

.logic_tile 12 19
000010000010000101000010100001100000000000001000000000
000001001100000000000010010000101101000000000000000000
000000000000100000000011110011101000001100111010000000
000000000000000011000111000000101011110011000000000000
000010000100000000000010000011001000001100111000000000
000000001101000000000011110000001001110011000000000100
000001000000000000000111000111101001001100111000000000
000010000000000000000000000000101111110011000000000000
000000000000100111000011100001001001001100111000000000
000000000111010000100011010000101000110011000000000000
000000000000000001000000000001101001001100111000000000
000010100000000000000011100000101100110011000000000000
000000000000000000000000000011001000001100111000000000
000001001100000000000000000000101011110011000000000000
000000000000000000000110110101101000001100111000000000
000000000001010000000110010000101000110011000000000000

.logic_tile 13 19
000000100001011000000111001111111001010010100000000000
000011100000101101000000001001001000110011110000000000
011000000000001101000000010111101010010100100100000000
000000000000000111100010100000001100000000010000100001
110000001010000111100000001111101010101101010000000010
000010001100101111100000000011101000011111110000000100
000001000000000101100110100000001010000100000110100000
000000100000001101000010111001001110000110100000000000
000000001011010001100000011101111111010110110000000000
000010101011010000100010000101001000100010110001000000
000100001010000000000000001101111001011110100000000000
000100001110001111000011111101101110011101000000000000
000011101011001000000000001000000000000000000100000000
000010000110100001000000001011000000000010000001000101
110000000001010001100000000011000000000000000101100000
100000000000000111000011100000100000000001001000100000

.logic_tile 14 19
000000000100001011100010000011001001001100111000000000
000010001110001111000100000000101010110011000000010000
000000000110100011000000000101001000001100111000000000
000000000000001111100011000000101011110011000001000000
000001000001001000000111100101001001001100111000000000
000010000010100111000111000000001101110011000001000000
000000100000000111000111100001101000001100111000000000
000000000000000000100000000000101001110011000001000000
000010101000000000000110100111101000001100111010000000
000001000111000000000000000000001000110011000000000000
000011000001010000000000000001101001001100111001100000
000011100000100000000010000000001000110011000000000000
000010100000000000000000000111101001001100111000100000
000001001010000000000000000000101110110011000000000000
000000100000001111000000000101101000001100111000100000
000000000001001111100011110000101000110011000000000000

.logic_tile 15 19
000000000001000001100011101001001011000001000000000000
000010001001001101000100000101101111001001000000000000
011000000001011000000110010101011011000000000000000000
000000000000100001000010001111001100001001010000000000
010001000001011101000110010101011010101000010000000000
100000000011000101100010000111011011000000100000000000
000000000000001111100000010101001100110111110110000000
000000000000000001000011100111111011111001110001000010
000010100000000000000010110101111000111111100100100100
000001000110000000000111010001011101111101010000000110
000001000000000101000000001111011001101000010000000000
000010100000100000100000000011011011001000000000000000
000100100000011011100000011001011110111111110100100100
000001000000000001100011100111011101011110100000000010
000000001000000001100111011001101110100000000000000000
000000000000000000000010001101001101111000000000000000

.logic_tile 16 19
000110000000001000000000000111101001001100111000000000
000100000010101111000000000000001110110011000000010000
011000000000100011000011100101101000001100111000000000
000000000010010000000010110000001011110011000000000000
010001000001010000000000010101101000001100111000000000
000010100000100101000011100000001110110011000000000001
000010000000001111000000000001101001001100111000000000
000000000110001011000000000000101000110011000000000000
000000000000001000000000000001101001001100111000000100
000000000000000111000000000000101100110011000000000000
000010101000001000000000001001001000001100110010000000
000001100000001011000000001111000000110011000000000000
000000000010010011000011110000000000000000000100100000
000000000110000000000011001111000000000010000000000000
000100000000000001000010010011011110010111100010000000
000000100000000111000111100101011111001011100000000000

.logic_tile 17 19
000000000001010000000000001001101100000111000001000000
000100101000101111000011101101010000000010000000000001
011000000010100101100011100001000001000000010000000100
000000000000010000100100000111001000000010110000000000
010010100001001111000011100111011110010000000000000000
010001000100100111000000000000111000101001000010000000
000010000000000000000011110001001101010100000000000000
000001000001000000000111000000011110100000010000000001
000110100110000000000110101000011010000000100000000010
000001000000000000000111111111011110010100100000000000
000000000000000000000011111111101010000111000000000001
000000001000000000000111011001100000000010000000000001
000000100000000001000111001111100000000011100000000000
000001001110001111100010011101001011000010000000000000
000000100000100000000011000011101111101001110100100001
000000000001011011000010100101111101101000010000000000

.logic_tile 18 19
000000000000000000000111100111101111110110100100100000
000000001110001111000010111001101000111001110001000000
011000000001000111000111101011111100000110100000000000
000000000000101111100000001101101101000010100000000000
110000000110000111100011101000011100000110000100000000
100000000100000000000100001111001010010110000001000001
000000001010111001000011100001011011111110110110000000
000000000000010001100111111001001010111001110000000100
000010100000010001100010001111100000000000000011000001
000000000110001001000100000001100000000010000000000100
000000000000000001000000001101011011111110110110100001
000000000000001001000010111001101010111001110000000000
000000100100000000000000001000011001000010100100000000
000001001010001001000000000101001011010010100011000000
010000000110000000000011101101101100101111010110000000
100000000000000000000110000101001100111111100001000001

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000110001011101001111011110101000000
000000000000000101000011101111111000110011110001000001
011000000000001001000000000111001010000000000000000001
000001000000001101100010100000010000001000000000000000
110000000000000000000010101111001100000110100010000000
100010000000000000000010011101111110000000000000000001
000000000000000101000011111011101001000010100000000000
000000000000000000000010011101111000000011010000000000
000000000000000000000110110000000000000000000000000000
000001000000000000000110100001001110000000100000000100
000000001010000000000111001001101100101011110110000000
000000000000000000000011111011011011111011110000000110
000010100001000011100000010000000001000000000000000000
000001000000000000000011100111001010000000100000100000
010001000000100000000010100001101110000000000000000001
100000100001000000000000000000100000001000000000000000

.logic_tile 21 19
000001000000001000000111000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
011000100000100000000000011101111110000110100000100000
000001000000000111000011100011111010000001010000000000
010000000000000000000000001101011101000010100000000000
000000000000000001000000000111001011000011010000000000
000011000000100000000010000001100000000000000110000000
000011000001010111000110100000100000000001000000000000
000000000000000000000000000000011010010010100000000000
000000000000000101000010000011001111000000000001000000
000000000000100001000111100001001101000110000000000000
000000001011000000000100001001011101000010000000000001
000000000000000000000010000101111110000011000000000000
000000001110000000000000001111110000000010000001000000
000010100000000001000011101001111010010110100000000000
000000001010000000100010000011011010000001000001000000

.logic_tile 22 19
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
000001000001000101000000000000000000000000000000000000
000000100000100000100000000000000000000000000000000000
000000000000000101110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010101000011110010110100100000000
000000000000000000000000000101011011010000000000000110
010000000000000000000000010111000000000011100010100001
100000000000000000000011000011101011000011110011100011

.logic_tile 23 19
000000000000000000000110010001100000000010000000000000
000000000000000000000010010000100000000000000000000000
011000000001001111000110001001011000100000000000000000
000000000000000001000000001001101001000000000000000000
110000100000000000000000000000001000000010000000000000
010001000000000000000011100000010000000000000000000000
000000000000000000000110101011100000000010000100000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000011111000000010000100000000
000000000000000000000011110000100000000000000000000000
000010100000000000000110110000011010010100100010000000
000000000000000000000010100000011011000000000001100001
000000000000000000000000000000000001000010000000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000001000000001000010000100000000
000000000000000101000000000111001000000000000000000000

.logic_tile 24 19
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001100000000000000001000
000000000000000000000000010111100000000000001000000000
000000000000000101000010100000001101000000000000000000
000000000000001000000000000101101001001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000100000000010100001101001001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000001000000110000101001001001100111000000000
000000001100001001000100000000001110110011000000000000
000000000000000011100000000101101001001100111000000000
000000001000000000000000000000101100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000011100000000001101001001100111000000000
000000000000000000000000000000101100110011000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010101000011010000010000010000100
000000000000000000000110111101010000000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000010001001100000000111011011110111110110000000
000000000000000001100011101111001000111001110000000011
011000000000001001100111101101100000000000000000000000
000000000000000001000000001001000000000001000000000000
010000000000011111000110011111011001110000000000000000
100000000110000111000011111101101101110000010000000000
000000000000001111000010000001000000000001000000000000
000000000000001011100111111101100000000000000000000000
000000000000000000000000010101011010101000010000000000
000000000000000000000010000101011000000000100000000000
000000000000000001000010001000000000000000100000000000
000000000000001001100010011001001000000000000000000000
000000000000001000000110100011111101010110100000000000
000000001010100001000010011101011100111111100000000000
000000000000000000000011101011011111010110100000000000
000000000000000000000000000011111101010010100000000000

.logic_tile 5 20
000000000001010111000000001101000000000000010000000000
000000000000001001100000000111101101000000000000000000
011010100000010101100011111111111101110000000000000000
000001000000101101100011111101111100110100000001000000
110010000000001111100111110001000000000000000100000001
000000001000000001100110000000000000000001000000000000
000000000000001101000000011101101010000000000000000000
000000000000000111000011101011001110000110100000000000
000000000000001000000000011111011011110110100000000000
000000000000001011000010111001101111110100010010000000
000000000000000001100111010000000001000000000000000000
000000000000000000000111011111001010000010000000000000
000000000000000000000000001111001010000001000000000000
000000000000011001000010010001001000000010100000000000
110000000001000011100111001011001011100001010000000000
100000001010100000100000001001011000100000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000110001111111010100001010000000000
000000000000000000000000000001111010010000000000000000
011000000000000011000111110011111011101001000000000000
000000000000000111100110001001101100010110100000000000
010000000000010111100011101001111011101000010000000000
100000001010100111000110110001011111000000100000000000
000000000000000111000000011011101010001001010000000000
000000000000001101000010010011011111101001010000000000
000000000000101001100000010001101011010110000000000000
000000000000010001000010000101111001111111000000000000
000000001010001111000000001000000000000000000000000000
000000000110000001000011001101001010000000100000000000
000000001000001000000111100011001110111111110111000100
000000000100000111000010000011001111010110110010000010
000000000000000000000110010111101101111111000110000000
000000000000000000000010001101111010111111010011000100

.logic_tile 8 20
000000000000001111000000001111101011101001000000000000
000000000000000001100011100111101001100000000000000000
011010000000000101000010100001001110001000000000000000
000001000000000111100010100001110000000000000000000000
010000000010001001100000011111011101111111000000000000
100000000100001111000011111111001010101001000000000000
000001001010011101000000010011001011000000100000000000
000010000000010001000010000101101000000000110000000000
000000100000000000000110011101101010001001010000000000
000001001110000000000011100001111001101001010000000000
000000100000000011100010010001011110111111110100000101
000011000001000000000011011011001111101101010010100010
000101000001001111100010000111011001001011100000000000
000000100001100011000110111011111101101011010000000000
000000000000000001100110001001101111100001010000000000
000000000000000000000110000101001101010110100000000000

.logic_tile 9 20
000010100010001000000110001001101001110000010000000000
000010100000000111000010111011111001100000000000000000
011000000110001011100110100101101100000011110000000000
000000001010000001100111101011111110000011010000000000
010010100000101001100110000011101111000000010000000000
100010000000000001000000001001011010010000100010000000
000100000000000111000111011101011000110011110100100000
000000000000000000100110000111101010111011110010000010
000000001000000111000011110011111010000001000000000000
000000000000000101000011100101111110000010100000000000
000100000010000111100111110111101101101001010000000000
000100000000000011000110010011001000101110000010000000
000000100000000111000011010011000001000000010000000000
000001000000000111100011000001101111000000000000000000
000000000000000111000010001011101111111011110010000000
000000000000000001000010010001011111101011110000000000

.logic_tile 10 20
000000000000000000000000000000000001000000100100000001
000010000000001001000000000000001010000000000000000000
011001100000010000000111011001001100010111100000000001
000001000000101111000110000011011010001011100000000000
110001000000100111000110010111111001001111110000000000
000000100001011001100110000101111100000110100000000000
000000000000000101000000000111000000000000000110000000
000001000110000001100000000000000000000001000001000000
000000001000000000000011001111101100101011110001000001
000000000001000000000011000111011011111011110000000000
000000000001000011100000000111011000001000000000000000
000011000000101111100000001111100000001101000000000100
000000001000000111000110100101111101010111100000000000
000010100000000000000011101111001110000111010000000000
110001100000000011100000000000011000000110100011000000
100011000000000111000011100000011011000000000000000000

.logic_tile 11 20
000100100000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000001000010
011000001010010000000011111000000000000000000101000000
000000000100100000000011110111000000000010000000000010
110000000000001000000000001000000000000000000100000000
000000000000001101000000001101000000000010000001000000
000000000000001000000010001000011101010100100100000000
000000000001010001000000000101001111000000100000000000
000100000001000000000011111111011101010110110000000000
000100100001000000000010101001001110010001110000000000
000000001001001001000010000011111110010000100110000001
000000000000101101000110010000011111000001010010000000
000000000000001000000110010011001011101001110001000000
000000000000000101000011011111101101100000110000000000
110000100000000001000110011011011111010110000000000000
100011100001011001100010000011101001111111000000000000

.logic_tile 12 20
000000001100010111100011100101101000001100111000000000
000000000000000001000000000000101011110011000000010000
000000000000000111100010010001101001001100111000000000
000000100000000000000111110000101010110011000000000000
000000000110100000000010000001101000001100111000000000
000000000001000000000111100000101101110011000000000000
000000000000000000000111110111101001001100111000000000
000000000000000001000010100000101000110011000000100000
000000001011000000000000000101001000001100111000000000
000010100110001111000010000000101000110011000000000000
000000000000000000000000000111001000001100111010000000
000001000001000000000000000000001000110011000000000000
000000000000010011100000000111101000001100111000000000
000000001010100000100000000000001100110011000000100000
000100000000001000000111100101101000001100111000000000
000101000000001111000100000000101001110011000000000000

.logic_tile 13 20
000010100000100000000111000111100000000000001000000000
000010101100010011000100000000100000000000000000001000
000000000000000000000111000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000101000000010000101001000001100111000000000
000000100000011111000000000000000000110011000000000001
000000100000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000100
000010000101000000000000000000001000001100111000000000
000001100001110000000010100000001011110011000000000000
000000000001000000000000000011101000001100111000000000
000000000000100000000011100000100000110011000000000000
000001000110000000000000000001001000001100111000000000
000010100000000000000000000000100000110011000000000000
000000000001000000000000010001001000001100111000000000
000010101110000000000011000000000000110011000001000000

.logic_tile 14 20
000000000000000111000011010011101001001100111000000000
000000001110000001000111110000001000110011000001010000
000010101001011000000000010101001001001100111001000100
000000000000001101000010010000001101110011000000000000
000000001010001101000111100001001000001100111000000000
000000000001011101100100000000101100110011000001000000
000000001110011000000000010011001001001100111000000000
000000000000001001000011110000101010110011000000000000
000000000001100000000000000101101000001100111000100000
000000001000011001000011110000101011110011000001000000
000000000001000111100011100001101000001100111000000000
000000100000000000100100000000101010110011000000000000
000010001001010000000000000111101000001100111000000000
000001000000100000000000000000101000110011000001000000
000000000000010000000000000001001000001100110000100000
000000000000000000000011110001100000110011000000000000

.logic_tile 15 20
000000000000001001100110101001011000000100000000000000
000000000001011111100000001101101111001100000000000000
000010000000101001100110001101001101001111110000000000
000000100000011011000010101101001001001011110000000000
000000100000001111000110000101011101010111100000000000
000000001110101001000111010001011000001011100000000100
000001000000001011100111111000000000000000000000000000
000010101100001011100111110011001011000000100000000000
000000000000110111100110000101111101000110100000000010
000000001001110111000000001101011001001111110000000000
000010101100000101000010001101001100001111110000000000
000000000000000000100000000111001101001011110000000000
000000000001000000000011101001011101010111100010000000
000001000000000000000100000101011000001011100000000000
000000000001100000000000000000000001000000000000000000
000000000001011001000000000011001100000000100000000000

.logic_tile 16 20
000000000000000001100000010111001101110000000110000100
000000001101010000000011101001001000110110100000000000
011001000001101111000011101011101101010110110000000000
000000000001110111000010101001011011100010110000000000
110000000000000000000000000111001111100001010110000000
100010100010000000000000001111101000100010110000100010
000001000000001001000011111101111111101001000010000001
000010100000000001100010010011101011111110000000000000
000000000000000001000011100111111101010110100000000000
000000000100001011100011101111111010000010000000000000
000010000000000011100010000000000001000010100010000000
000000000000001001100000000001001110000010000000000000
000010100010000000000011000101101101111110110101000000
000000001110001111000111010011011000111110100000100000
010001000001011001000011011111111000101001000100000000
100010000110000011100010100001111110011101000000100000

.logic_tile 17 20
000010100000001111000111100111111111000010100000000000
000001101110000111100111010000011110001001000000100000
011000001010001011100011101101001110101111010100000000
000000000000001001100100000101011011111111100001100000
110000101010000111100000010001111111000110100001000000
100001000000000001000010110000001010001000000001000000
000000000001011001000111010011101111111110110110000000
000000001110101001000110001001011010110110110001000000
000000000001010000000010010101111101010110100000000000
000000100000100000000010110001101011000010000000000000
000000000000001011100000001111011000111110110100000010
000000000100000001000000001001101000111101010001100000
000000001001010000000011100101001100010000000011000000
000000000000100000000110010000011001100000010011000100
010000000000100001000010010111101100000000100000000000
100000001001000111000110100000111111100000010000000000

.logic_tile 18 20
000001100000001000000011101000000000000000000100000001
000010000000000001010110001111000000000010000000000000
011001000000000111100110001011011101000100000000000000
000010000100100000000000001001001111010100100000000001
000010101010000000000010000111001001000110100000000000
000000000110001011000100001101011110001111110000000000
000000000000001000000110110011011101010000000001000000
000000000000000001000011101111011010010010100000000000
000000100000100000000010100101000000000000000100000000
000001000001011111000000000000000000000001000000000001
000001000000000111100000010001001101000001010000000000
000010100000000101100011011011001111000010010000100000
000000100000000000000000001101111000110011110100000000
000001000000100001000010011101101001010011110000000000
000000100001100001000111111000000000000000000100000001
000000001011110000100011010011000000000010000000000000

.ramt_tile 19 20
000000000000100000000000000000000000000000
000001001011000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000

.logic_tile 20 20
000000000000011000000000000011100001000001110000000000
000000000000101011000010000001101010000000100000000000
011001000000001000000000010111011010111101010000000000
000010100100001111000010001111001010110110110000000000
110010000110001111000111101111001010001110000100100101
100001000000000001100111101011010000000110000000000000
000000000000000001100111000011011110110011110000000000
000000000000000000100000000101101101010010100001000000
000000000001000111000111010101011101111111010100100000
000000001110100000100111010101101100111111000000000100
000000000000001011100111111001001110101011110100000000
000010100110000101100111000011111011110111110000000110
000000000000001001000110101111101100010110100000000000
000000000000000101100011101101101011000001000000000000
010000000000000111000000001001111000101011110100000000
100000001110000000000011110011011011110111110010100000

.logic_tile 21 20
000010100000000000000000000101111110000011000000000000
000001000000000001000000000001100000000001000000000000
011000001010000000000000001101011010000110100001000000
000000000000000000000000000011001110000110000000000000
010000100000100111100000001111011100000110000000000000
000001000000000000100000000011101010001011000010000000
000000000000100001000000001111011011000110000000000000
000000000001000011100010000011001010000111000000000000
000000000000000000000000000111011101000110100000000000
000000000000000000000000000101101111001001000000000000
000000000111101001000000000111100000000000000100100000
000000000001111101100000000000000000000001000000000001
000000100000001111000000001000000000000000000100000000
000001001110001011100010000111000000000010000010000100
000001000000000001000010000000011110000100000100000000
000000101000010101000100000000000000000000000000000100

.logic_tile 22 20
000010000000000000000000010101001100001001000000000000
000001000000000000000011100101010000000100000000000000
011000000010000000000000000000000000000000100100000000
000001000010000000000000000000001110000000000001000000
010000001000000101000010100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000001000000000000000000000101000000000001010000000000
000000100000000000000000001011101010000000010000000000
000010100010000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001001000000000000000000001001111000010000000000000
000000100000000000000000000000111111000001010000000000
000000000101000000000110000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000010010000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000001100000000010000100000000
000000000000000000000000000000001101000000000000000000
011001001100000111000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
110000000000101000000000000001101100000010000100000000
110000000000010001000000000000010000000000000000000000
000000001110000000000000000011111100100000000000000000
000000000000000000000000001111101010000000000000000000
000000000001010000000110110000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000001000000001000000000010000000000000000000000000000
000010100000000101000010100000000000000000000000000000
000000000000000000000011110101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000001000000100000000000000000000000000010000000000000
000000100001000000000000000000001111000000000000000000

.logic_tile 24 20
000000000000001001100000000011101001001100111000000000
000000000000000001000000000000001100110011000000010000
011000000000001000000110110101101001001100111000000000
000000000000000001000010100000101110110011000000000000
110000000000001000000000000111101001001100111000000000
010000000000001111000000000000001001110011000000000000
000000000000000000000110000011101001001100110000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001001010000010000100000000
000000000000000000000011100000000000000000000000000000
000000000000000001100000001000000000000010000000000000
000000000000001111000000001111000000000000000000000000
000000000000000000000000000101000000000010000100000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000010001100000000010000000000000
000000000000001111000010000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000001000000000101000000
000000000000000000000011100011001110000000100000000000
011000000000000001100000001000001010000010000010100001
000000000000000000000000000001010000000000000001000010
010000000000000000000110000001111011000010000000000000
010000000000000000000000001101011011000000000000000010
000000000000000101000110011101111111000001000100000000
000000000000000000100010000011011111000000000000000000
000000000000000000000000000000000001000000000100000000
000000000000001001000000001111001010000000100000000000
000000000000000111000000011011111111000000000100000000
000000000000000000000011011111111110000000010000000000
000000000000000000000010001011111111000000010100000000
000000000000000000000100000101011111000000000000000000
110000000000000011100010011011111111001000000100000000
100000000000000001100110110111111111000000000000000000

.logic_tile 4 21
000000000000001001100010100101001001100000010000000000
000000001000000101000111100101011111010000110010000000
011000000000000000000000000000000001000000000000000000
000000000000000000000000000111001100000010000000000000
010000000000000101000000000101011100000000000000000000
010000000100000101000000000000000000000001000000000000
000000000000000001100000011001011010000010000000000000
000010000000000000000010001101000000000000000000000010
000000000000011000000000001011101110100000000100000000
000000000010001011000000000111111100000000000000000010
000000000000000111000011101111101100000100000100000100
000000000000000000000000001011001111000000000000000000
000000000000000001000011100000000000000000000100000000
000000000000000001000010011111001100000000100000000100
110000000000000001000010100111011110110000000000000000
100000000000000000100000001001011000111000000000000000

.logic_tile 5 21
000000000100000001000000010001011100000110000000000000
000000000110101101100010100011011000000001000000000000
011000000000010001100110100111011100101001010010000000
000000000000100000000011111111101101001000000000000000
010000000000101000000110010000001101000000100000000000
100000001110001111000010110000001010000000000000000000
000010100000000001000010101111111110001111110000000000
000001000000000000000000000001101011001001010000000000
000110000001000001000010101001111101010110100000000000
000100000000101101100100001001101110010110000000000000
000000000001000111000111000101101010000110100100000001
000000000110100001100100000000111110101001010010100010
000000000000001101000111010101001100100000010010000000
000000000000000001100010001001011111010000110000000000
000010000000010011100010001111101111000011110000000000
000000000000000000000010010011001111000011100000000010

.ramb_tile 6 21
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100010000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000001000000111100111001010001111000000100000
000010100000000111000011000011111101001011000000000000
011000000001000101000111000011101100010110100000000000
000000000000100000000100000101101111100001010000000000
010001000001010001100010010001001100000000000010000001
110000000000001111000011110000100000000001000011000010
000000000000100101100000000101101100001000000000000000
000000000001000000100000000111000000000000000000000000
000000000001101111000110010001101100000000100000000000
000000000000101011100011111001111010000000110000000000
000000000000000000000000011011011110000010110000000000
000000000000000000000011001111001111000011110000100000
000011000000000000000000000000011000010100100000000000
000000000000011111000011110000001000000000000001000000
110000000000000111100000001000000000000000000100000100
100000000000000000000010000001000000000010000001000001

.logic_tile 8 21
000001000011000000000011111011111100101001010000000000
000000001010000000000010100001101010000110100000000010
000000000000001000000000011011001001011110100000000000
000000000001000001000010001111011010101110000000000000
000010100000100011100110010001001101111000000000000000
000001000000000111100111101111111111010100000000000000
000100000000001000000000010111100000000000000000000000
000000000100010111000010110101000000000001000000000000
000010100000011000000011110101101010001001010000000000
000000000010001101000110000111111010010110100000000000
000000000000000111100111110011001011010110100000000000
000000001010000000100010010111101101010010100000000000
000010100000111001100110001101000000000000000000000000
000000000100100011000000001011000000000010000000000000
000000000000000011100111100001101010110000010000000000
000000000000000000100111111001111101100000010000000001

.logic_tile 9 21
000000000100000111000000000000011010000110100000000000
000000000000100000010011110000001011000000000010000000
011011100000000111100111111011101001101001110001000000
000010000001000000100011101001111110000000110000000000
010000000101010000000110001111111100010111100000000000
000000000000000000000000000101101101001011100000000000
000010000000000001000000001111001110010111100000000000
000000000000000001000000000001011000001011100000000000
000000000000100000000110111000001101010100000000000000
000000000000010000000011010011011111010000100000100000
000011000000101111100000000001100000000000000110000000
000011000001010011100010100000100000000001000010000000
000100000001010011000011101000001111000100000000000000
000100000000100000100110100111011100010100100000000010
000001000000000011100011110001100000000000000101000000
000000000000000011100111110000100000000001000000000000

.logic_tile 10 21
000000000001110111000111000111011101010100000100000100
000010100000000000100000000000001101001001000000000100
011000000000001111000110001111111000010110110000000000
000000000000000111100010010001101111010001110000000000
110000000000000000000110000011001010010111100000000010
000000000000000111000000001011101100000111010000000000
000000001110000001100011110000011011010100000100000000
000000001010001111000111110111001001000110000000000000
000010100000101000000110011101101000100111010000000000
000000000000000011000010110111011111101011010000000001
000000001100000001100111011001101011111000110000000100
000000000000001111100010001101111101101000010010000000
000010000000000000000111001001001111011110100000000000
000001000000000101000110100011011000101110000000000000
110010100001000111000111000101111001001111110000000000
100000000000100000100111111111101111000110100000000000

.logic_tile 11 21
000001100010011001100000000101111010001111110000000000
000111100001000111100010111001101110000110100000000000
011000100100001000000110000011011010000100000100000000
000001000000001111000111110101010000001110000000000110
110000001000100000000000000001011100000111010000000000
000001000001001101000000001001001000010111100000000000
000000000000001000000010010111100000000001000100000001
000000000000001001000011100101001111000011010000000000
000000000000001001000000001101001100000100000100000000
000000000000000001000000001111000000001101001000100000
000000001110000111100111010000011101010000100100000000
000000000000000000000110000101011101000010100001000100
001000000000001111000000010001111101000111010000000000
000000101001010101100010001001101000010111100000000000
110000000000000111000110001001101000011110100000000000
100000000000000000100000000011111110101110000000000000

.logic_tile 12 21
000010000000000101100111110001001000001100111000000000
000001000000101111100011110000001010110011000000010000
000000000000000000000000000101001000001100111000000000
000000000001000000000000000000101101110011000000000000
000000000000001011100110100101001000001100111000000001
000010001000010111100100000000001111110011000000000000
000001000010001011000000000101101001001100111000000000
000000100000000111000000000000001010110011000000000000
000000001011000000000010000011101000001100111000000100
000001000000100000000000000000101000110011000000000000
000010100000000011100010000001001000001100111000000000
000011000000010000100011010000101111110011000000000000
000000000110000001000010000001001001001100111000000000
000010100000000000000111110000101101110011000000000000
000000000010010000000000000111001001001100111010000000
000010100000100000000000000000001100110011000000000000

.logic_tile 13 21
000010000000000000000000000001101000001100111000000000
000000100000010000000000000000000000110011000001010000
000000000001010011100000000111101000001100111000000000
000000000001010000000000000000000000110011000001000000
000000001110000000000011100111101000001100111000000000
000000000000000000000100000000100000110011000001000000
000001000000100001000000000000001000001100111000000000
000000100000000000000000000000001100110011000001000000
000000000110010001000000000011101000001100111000000000
000000000000100000000000000000000000110011000001000000
000000000000010111100111100000001001001100111000000000
000010000110100000000100000000001101110011000001000000
000000000010000000000000000000001000001100111000000000
000001000000000000000000000000001011110011000001000000
000000000000100011000000010101101000001100111010000000
000010001000010000000011010000000000110011000000000000

.logic_tile 14 21
000000000000001111000011100001011001111000110000000000
000001000000101111000110011001101100010100100001100000
011000000000001101000111111111011011111110110100000001
000000000000001101100011011011001011111110100000000010
110000001010001111000111100001001011101001110010000000
100000000000001111100111101001001100010000110000100000
000000000110001111000111001001111001110100010110000100
000000000000001011100111111101011111010100100001000000
000000001011010000000000010111111000101001010010000000
000000000000000000000011001001011010011101000000000000
000000100000001011100111110101101010000100000010100000
000101000000000011000011110000110000000000000000100000
000000000100000101100000001011111010111111100000000000
000000000000000000000000000111001000111101010010000001
010000100001001111100000011011101100000110100000000000
100001000000000011000011010001111011001111110000000000

.logic_tile 15 21
000001000000100111100010001101100001000010100000000000
000000000100010000000111111111101110000001100001000000
011000000001001111000011100111001011010110100000000000
000000000000101111100000001001011000000010000000000000
110000000000000111000111100011100000000000000100000001
000000000100000001000000000000100000000001000001000010
000000000000001000000000011101011001010110000010000000
000000000000000101000011001001001110111111000000000000
000000000001000011100000000111001110111001110000000000
000010000000000000100000001001011111111101110010000001
000000000111001000000110010000000000000000100100000100
000000001100101101000011100000001000000000000000000010
000010000000001111000110110000011010000100000100000100
000011101110001111000111110000000000000000000000100000
110000000000001101100011100011111100110000010000000000
100000000010000011100000000101011100111001010001000010

.logic_tile 16 21
000000000001010111000010101111011100000110100000000000
000000000000000001100100001101111000001111110000000000
011010000000000011100000010000000001000000100100000010
000001000000000000100011010000001100000000000000000000
000000000000001001000111100000001001000010100100100000
000000000000000001100100001011011100010010100000000000
000000000100000101100010000111000000000010100000000000
000000001100000000100110000000101010000001000000000100
000001000101001000000010001011001111000000010010000000
000000100000100111000110010101101111000010110000000000
000001000001010111100111000011001110010000000010000000
000010000000001001000000000001001101010110000000000000
000000000000001001100111110101111111010000000000000000
000000101100000111000011001101101001110000000010000000
000100000000000001000111111101011111111111100000000000
000000001010001111100110110001001111111101010000000010

.logic_tile 17 21
000010101001100000000010001001011101001000000000000100
000000100000001101000011111101111110001110000000000000
011000000000001111000111100001011110000001110000000000
000000000000001111000111111001101010000000010001000000
110000001000001000000010110101100000000010000000000000
010010100010000111000111100111101111000011100001000000
000000000001100111100111100111111010000100000000000100
000010000000001001100010000111001101010100100000000000
000000000000000001000111001001001100010100000000000000
000000000000000000100111100111101000100000010000100000
000000000000000000000111100111101011010000100000000000
000000101100000000000100001001011000010100000000000001
000000001010011011100011101111111001101101010100000000
000000000000100101100000001001111000101000010000100010
000100100001010111100000000000001111010000000000000010
000000000000100000100010001101011010010110000000000000

.logic_tile 18 21
000000000000000111100000001000000000000000000110000000
000000000000000000100011111101000000000010000000000000
011000000000001000000000001111011110001101000000000001
000000000110000111000011111111101010000100000000000000
000000000000000000000000000000001100000100000100000000
000000000100011111000000000000000000000000000010000000
000011000000000000000011101011101001110110110100000000
000001000000010000000010011011011011110110100000000010
000000000000000111000000001111001010000001010000000010
000000000000000000000000001011101111000010010000000001
000010100000001001100011100001100000000000000100000010
000010101001010111000110100000000000000001000000000000
000000000001000000000111010001000000000000000100000001
000100000000100000000010000000000000000001000000000000
000111100000000101100000011001101111010000000000000000
000000001110000101000010000111111100010010100000000001

.ramb_tile 19 21
000000000000000000000010000011011100100000
000000010000000000000000000000000000000000
011000000000000000000000000111011110010000
000000000000000000000000000000100000000000
110000001010000001000000000111011100100000
010000000000100000100000000111000000000000
000000001011000001000000001111111110000000
000000101101010001000000000101100000000000
000000101110001011000111100011011100000000
000001000000101111000110000011100000000000
000000000010000101000010001011111110000000
000000001010101111100110001011000000000000
000010100000000001000011100111111100000000
000000001100101111100100000101100000000000
010000000000000101000111000011111110000000
110000000001000000100111011001100000000000

.logic_tile 20 21
000000000000001101000000011101111111000111000000000000
000000000000001111000011111101011111000011000000000000
011001000000100101100110100001001101111111110100000000
000000000001010000100010011011111000111001010000100001
110000000000001001000111110101101111000001010000000000
100000001010000001000011111101101001000001100000100000
000000000010101001000111111111011000001001000000100000
000010100001001111100110101001011110001010000000000000
000000000000000111100110111011001110001101000000000000
000000000100000000000011101001011010001000000000100000
000000000000100101000000010000011100000010000010000000
000000000001010000100011010000011000000000000000000000
000010000000000101000000001111011101010100000000000000
000000000000011111000010111001001010010000100000100000
010000001111000011000011100001011110111110110100000000
100000000000000000100011010101001011111001110011000000

.logic_tile 21 21
000000000000100001000011100000000000000000000100000000
000000000100000001000110000011000000000010000001000000
011000000000001000000000000000000001000000100110100000
000000000000001011000010110000001110000000000000000000
010000100001010001000000000101111011000110000000000000
000011000000000000000011110101011000000010000000000000
000000000000000000000000010001001001000111000000000000
000000000100001001000011001011011100000011000000000000
000000000000000000000111101000000000000000000100000100
000000000000000001000000001001000000000010000000000000
000001000101010001000000000000000000000000100100100001
000010100000000000100000000000001001000000000000000000
000000000001010000000000000101000000000000000100100100
000000000000000000000000000000100000000001000000000000
000001000000000000000000000000000000000000000100000001
000100100000000011000000000001000000000010000000000000

.logic_tile 22 21
000000000000100000000011100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011001000000000000000110001000000000000000000100000000
000000100000000000000000001001000000000010000000000000
000000000001000001100110010111001000010000100000000000
000000000000100000000010100000111011000001010000000000
000001000000000000000000000000001100000100000100000000
000000000000100000000000000000010000000000000000000000
000010100000011000000000010000011110010000000000000000
000000001010001011000010001001011100010000100000000000
000001000000000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000111111100000100000000100100
000000000000000000000010011001110000000000000000100010
000001001100000000000000000000001010010100100000000000
000000100000000000000010001101001111000100000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000010010001011101000000000100000000
000000000000000000000110001101111010000100000000000000
011000000000000001100000010111101000000010000010000000
000000000000000000000010000111111101000000000000000000
110000000000100000000011101001011010000000000100000000
010000000001010000000100000101101011010000000000000000
000000000000001001000000001101011010001000000100000000
000000000000001011100000000011101001000000000000000000
000000000000000000000110001000011000000010000010000001
000000000000000000000010011001000000000000000010000010
000000000000000101100011100101101011100000000100000000
000000000000000000000100001001011010000000000000000000
000000000000001000000000000011101001100000000100000000
000000000000000001000000001101011010000000000000000000
110000000000000000000110000101011011000000000100000000
100000000000000000000000001001101100000000010000000000

.logic_tile 3 22
000000000000000111000110000001101011010100100100000000
000000000000000000100110100000101011101001010000100010
011000000000001000000010100101101010000100000000000001
000000000000000101000111100000010000001001000010000110
000000000100001101100011100001011010000000010000000000
000000001010000101000000001001101010000000000000000000
000000000000000111100110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000011000000000000000000000
000000000000000000000000000001010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011001000100000000000000
000000000000000000000010111111001001000000000000000000

.logic_tile 4 22
000011000000000000000000000101011101100000000000000000
000001000000000000000000001011001010110000000000000000
011000000000000001100110011111111000101001010000000000
000000000000001111100011011001111101001000000000000000
110000000000000000000000011111101110000100000000000000
100000000000010111000011110011010000000000000000000000
000000000000000001100000010011100001000010000000000001
000000000000001111100011111111001110000000000011000010
000000000000000000000110010101101011000000000100000000
000000000110001101000010000000011101100000000000000000
000000000110001011100000011000001101000000000001000010
000000000000001001100011000001001111010100100000100011
000000100000000000000111000000000001000000000100000000
000000000000000000000010111111001000000000100000000000
000000000001011000000110110000000001000000100000000000
000000000000000001000010001111001011000000000000000000

.logic_tile 5 22
000000000000100011100110101101111110000000000000000000
000000001110000000000000000011000000000001000000000000
011000000000000000000000000000011010000000000000000000
000000000000000111000000000101000000000010000000000000
000000000000001111100010001000000000000000000000000000
000010000000000011000000000011001010000000100000000101
000000000000001111100110010111011000000011000100100000
000000000000001111000010000001000000000001000000000010
000000000010010001100000010101101001100000010001000000
000000000000000000000011011011111011100000110000000000
000000000000000000000000000101011010110000000000000000
000000000000000001000000001001111100111000000001000000
000000000000000001000000001000000001000000100000000000
000010001011010000100000000101001110000000000000000000
110000000000000001000000000011101010000100000000000000
100000000000000001000000000000000000000000000011100111

.ramt_tile 6 22
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011010000000000000000000000000000
000000000001100000000000000000000000000000
000001000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000001000010000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 22
000000000001010000000110000000000001000000000000000000
000000000110000000000010010111001110000010000000000001
011000001110010000000011100101000000000000000100000001
000000001100100000000000001001000000000010000011100011
010000000000011001100000001111101010101001010000000000
010000000000000011000010000011111111001000000000000000
000000000000001001100000001000000000000000000110000001
000000000000000111000010111101000000000010000010100111
000000000001010111100110100101011000000000000000000000
000000001010000000000100000000010000000001000000000000
000000001100001000000000001000000001000000100000000000
000000000000000001000000001001001010000000000000000000
000001000000000101100111100011001110000000000000000000
000000000000000000000110000000010000001000000001000000
110000000000100101000000011101101110101001010000000000
100000000100000000000011101111011101000000100000000000

.logic_tile 8 22
000010100000001000000110101101001111010110100000000000
000001000000000111000000000011111110010010100000100000
011000000001000101100110100101000001000000100000000100
000000000000000000100011110000001111000001010001000000
110000000000011001000110010011101010000000000000000010
110000000000101101000010100000101000001000010000000000
000010001110000000000000011001011111010000110000000000
000000000000001101000011100101011110110000010000000000
000010000000000000000000011101101000000110000000000000
000001000000000000000010101011110000000001000000000000
000000000000000101000111111111111101001111000000000000
000000000000001101000011010001001001001011000000000010
000011100011000000000111100011100000000011000001000100
000011100000100000000110011011001011000011010010000000
000010100001001001000110010000011000000100000110000100
000000000000000001100011100000010000000000000000000010

.logic_tile 9 22
000000000000110111000011100001001011100001010010000000
000000000000100000000010011111011000110001110010000000
011000000000000101000000010111000000000000010000000000
000000000100001101100011110001101010000001110000000010
010000000101010011100110010101000000000011100000000000
010000001111111101100010000111001010000010000000000000
000000100000000000000000000111011110000111000000000000
000000000000000000000000000111010000000001000000000000
000000101000000111100000011000000000000000000100000000
000000000000001001000011110011000000000010000000100000
000001000000000111000000001101001100101111110000000000
000000100000001011000000000001101100001001010000000000
000000000010101101000110110001011101010110100000000010
000010000000000011100010101011101001101001000000000000
010000000000000000000010000001101010101001010000000000
000000000000000000000000000001011111100010110010000001

.logic_tile 10 22
000000000000001101000000000101001110001001010000000000
000010100000000001000011111011011010001111110000000000
011000000000000101000110100011001001010100000000000000
000010100000000000100000000101111011000000100000000000
110001000001011111100000000001011000010100100100000000
000000000110100101100000000000011100001000000000000000
000000000000001000000000010001001100000101000100000000
000000001010100001000011110101000000000110000001000000
000010000000001001100110110011011010010110100000000000
000000000000000101000010100101011110000110100000000000
000000000000000000000000001011001000000110000100000000
000000000100000000000000000101010000001101000010000010
000101000000100111000000000111100000000000000100000000
000010000101000000100010000000100000000001000000000010
110000000000000000000000001011000000000001000100000000
100000000000000000000010000001001101000011100000000000

.logic_tile 11 22
000010101100001000000000010111000000000001010000000101
000001000000000111000011111111101101000000100010000000
011000000000001000000000011011011000000100000100100000
000000001110100111000011000101010000001101000000000000
110010100000001001100110010011100000000010000000000001
000001000000011111100110001011100000000000000010000010
000000000000001001100000010011111010010110110000000000
000000000100000001100010010101001011010001110000000000
000000000000001111100000000101001100000111010000000000
000000100000000001000011100101101000101011010000000000
000000000001010000000111100001001111001111110000000000
000000000000101111000100001101101011000110100000000000
000000101010000111100111101111101010011110100000000000
000001000000010000000011110001011011011101000000000000
110010100000000001100000000011011111010000100100000000
100001000000001111000010010000001111000001010000100001

.logic_tile 12 22
000100100000001000000000010101101001001100111000000000
000100000000001111000010100000001111110011000010010000
000010100101001000000000000001001000001100111000000000
000000001100001101000000000000001110110011000000000000
000000000010101001000000010111101001001100111000000000
000000000000000111000011100000001000110011000000000000
000000000000001000000111000101101001001100111000000000
000000000000001111000100000000101111110011000000000000
000000000000000000000110100101001000001100111000000000
000001000000000000000000000000101010110011000000000000
000001000000101011100010100111001000001100111000000000
000010000000001111000000000000101010110011000000000000
000011100001010011100111000011101000001100110000000000
000001000000100001000100000000101110110011000000000000
000000000000000000000010001011101000010110000000000000
000000000001001101000111110011011101111111000000000000

.logic_tile 13 22
000000001011001000000000000111001000001100111000000000
000001000000001001000000000000100000110011000001010000
000000001010001000000000000001001000001100111000000000
000000000100001001000000000000000000110011000000000000
000010000000000000000000000000001000001100111000000000
000000001000000000000000000000001110110011000001000000
000001000000000000000111100001101000001100111000000000
000010100000000000000000000000000000110011000000000000
000010100110100011100000000000001000001100111000000000
000011100011000000000000000000001111110011000001000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010100000100000110011000001000000
000010000111000011100111100011001000001100111000000000
000001000001110000100011100000000000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000100000000000000000000100000110011000000000000

.logic_tile 14 22
000000000111110001100000011101101010010110110000000000
000000000100110101000011011011111110100010110000000000
011000000000000111100110001111001010001011100000000000
000000000000010000100000000001001011101011010000000000
110001100000000101100111010101100000000010000000000000
000011001110000111000111111001000000000011000010000001
000000001010001000000110111000011111010100100100000000
000000000000000001000010101001001111000000100000000000
000011100000000000000010100011101011001011100000000000
000011000000000000000000001101001111010111100000000000
000001000001010111000000000001011110000101000100000000
000000100001010000100011100001000000001001000010000000
000000000000000111100110000011011110010000000000000000
000000000000001111100000000000101111101001010001000010
110000000000000111100111110111011010001011100000000000
100001000000000001000110001101011110101011010000000000

.logic_tile 15 22
000000001000100001100000010011101111101111010110100000
000000000000000111000010001111001101111111100000000010
011000000000100000000011111101111010000110100000000000
000000000000001011000011110111011011001001000000000000
110000000000100111000000010101111111010110110000000000
100001001010000000000011110101111001010001110000000000
000001000000001111100111001011011110110000000100000000
000010000000001111000011110101101110111001010000100010
000000000000000111000011110001001110111111110100000000
000010101010001101000111001111001100110110100000100010
000000001010000111100000010001011110000110000000000000
000001000110000000100010000000110000000001000010000000
000000000000000000000010000111101101010110100000000000
000100001100001001000000001011011010000010000000000000
010000000000001011100110010001011001000011110000000000
100000001000000011000111010011001001000011100000100000

.logic_tile 16 22
000000000000000000000011101001001110111111110100000001
000000000000000000000010011001101010111001010000100100
011000001000101000000000010111001011111111010100000100
000000000000001011000010000111111100111111000000000011
110010100000001111100011111000011110000000000010000100
100001000000001111100011110001010000000100000010000100
000000000000010111100011100011111111000001000000000000
000000100000000001100010000101011110001001000000000000
000010000000000000000111101101101100000001000000000000
000000000000001111000100001101110000001001000000000000
000001001100101001100011111011101100010110100000000000
000010100001010001000111110101101011000001000000000000
000000000101000000000010001101011010000010100000000000
000000001110100111000100000111101100000011010000000000
010010001110001011100010000001011011101001110100000000
100001000001000101000111110111101101000000110010000010

.logic_tile 17 22
000000000000101001100111010000000000000000100100000010
000000000001001111000111110000001111000000000000000000
011010000000100000000000011101000001000000010000000000
000000100000010000000011010111101100000001010000000000
000000000001010000000010110111011101000010100000000000
000000000000000000000110100001001001000001000000000001
000011101001100000000000001000000000000000000100000000
000011100001110000000000001011000000000010000000000100
000000000000000000000111000111001011001001000000000000
000000001110100000000000001001111111101001000000000000
000000000000000101000110000000001011010100000000000000
000000000000000000000100001001011100010000000000000000
000010100000000101100110000011011111000110000000000000
000000001100000001000111110000111110001000000000000000
000001000000000001100110010000001110000110000000000000
000010000000001001000010101011001000000100000000000000

.logic_tile 18 22
000000000000000011100000000001100000000000000100000000
000000000001010111000000000000100000000001000011000010
011001000000001101000111101001001110000010100010000010
000010000000000111100100000001001100000001000000000000
000000000000000000000000000001101011000110000010000000
000100001110000111000000000011001000000010000010000000
000000000000000011100000001111100000000000110000000000
000000000000000000000000000001001101000000100010000000
000000000010000001000010101101011001000010100010000100
000000001110000001000111100101001101000001000000000000
000110101100000000000000000000000001000010000000000001
000000000001000000000010000000001111000000000000000001
000010101011011011100000000001101110000110100000000001
000001000000101101100000001011001000000000000000000010
000000100000000011000000000000000000000000000100000000
000010100000010000000011110001000000000010000010000001

.ramt_tile 19 22
000000000000010000000000000111011000100000
000000000001100000000011010000100000000000
011011000000000101100111110001111010000000
000010001000001111000111110000000000000100
110000000110000000000110110001111000000000
110001000000100000000111111001100000000000
000010100110000101100111001001111010000001
000000000000000111000111100101100000000000
000001000000000000000111001111011000000000
000000000000000000000100001101000000000000
000000001010000000000000001101011010000000
000000000001010000000000001101100000000000
000000000000001111000111101101011000000000
000000000000001011000111111111100000000000
110000000000100011100111000111011010000000
110001001000010000100000001011000000000000

.logic_tile 20 22
000000000000000001000000011001100001000010100000000000
000000000000000000100010011011001010000000010000000000
011000000100000111000110100011001000001101000000000000
000101000000001101000011110001010000001000000000000000
010001001000000001100000001001101101010000000010000000
000000100000000000000011100011111001100001010000100000
000010000000000011100111100001100000000000000100100000
000010100001001111000000000000000000000001000000100000
000000000000001001100010100101001100111001110000000000
000010100000001011000000000111101001111101010000000000
000001001110000011100000001011101110000100000000000000
000000100000101001100011111111011101010100100000000010
000000000000001001000111000011100000000000000100100000
000000001110000001000100000000000000000001000010000000
000000000000110000000000010101101011000000010000000000
000000100001010000000011100111101010101001010000000010

.logic_tile 21 22
000000000001000000000000000000011010000100000100000100
000000000000001101000000000000010000000000000000000000
011011000110010011100000010000011000000100000100000000
000010000000100000100011100000010000000000000010000000
000000000000011000000111000001101111000110000010000000
000000000000000001000000001101001101000001000000000000
000000000100000000000111010011111011000110000000000000
000000000000000001000010000111111010000010000000000000
000000000000000000000111000000000001000000100100000100
000000000000000000000000000000001111000000000000100000
000001000000000000000011100000000001000000100100000100
000000001000000000000011110000001101000000000000100000
000000100000000111100000000101001100000101000000000000
000001000000000001100000000111010000001001000000100000
000000001110000000000111000001000000000000000100000000
000000000001000000000100000000000000000001000000000100

.logic_tile 22 22
000010000000010000000010100101100000000000000100000000
000001000000100000000110100000100000000001000000000001
011000000100000000000010101000000000000000000100000000
000000000100000000000000001001000000000010000000000010
010000000001010000000000000000001000000100000110000000
000000000000000000000000000000010000000000000000000000
000000100001010001100010000000000001000000100110000000
000000000000000000000010110000001110000000000001000000
000000000001011000000000000011111111000110100000000000
000000000000001111000000000011011010001111110000000000
000000000000100001000010100000011010000100000100000000
000000001101000000100100000000010000000000000000000000
000000000000000000000000000011100000000000000100100000
000000000000000000000000000000100000000001000000000010
000001000000100000000000000000001000000100000100000100
000000101010001101000010010000010000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000001000000000000111011000000010100110000000
000000000000000101000000000000001101001001010000000100
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000111000000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000111000000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111000001000000000100000000
000000000000000101000000000000001101000000010000000100
000000000000000000000000000011000000000000010100000000
000000000000000000000000000001001110000000000000000000

.logic_tile 3 23
000000000000000101000000000001011010000000000100000000
000000000000001101100000000000010000001000000000000000
011000000000000111000000011111101101000000100110000000
000000000000000000000010000001111010000000000000000000
110000000000000000000110001000000001000010000011100001
110000000000000000000010011101001001000000000010100101
000000000000001101000110101011011111000000100000000000
000000000000000111000011110001111011000000000000000000
000000100000000000000000011111011001000000000100000000
000000000000000000000010110101101111000010000000000000
000000000000000000000000000000001010010000000101000000
000000000000000000000000000000011011000000000010000010
000000000001000000000111111000000000000000000100000000
000000000000000000000110110101001000000000100000000000
110000000001010000000010011011011111000000000100000000
100000000000000000000011110001111111000000100000000000

.logic_tile 4 23
000000000000000011100000000001111011111011110100100100
000000000000000000100010100101001000111111110000100100
011000000000001101100010011001111011000000000000000000
000000000000000101000111100111001101000010000000000000
000000000001001101100010111001101101101111010000000000
000000000000100101000010100111101011101011010000000001
000000000000001101100110000000000000000000000000000000
000000000000001011000110100001001011000010000000000000
000000000001100011100010000000001110000000000000000000
000000000000100000100000000111011001010000000000000000
000001000000000000000011100000011111000100000000000100
000000000000001111000100000101011011000000000000000000
000000000000000001100000010000001011000000100000000000
000000001010000000000010010000011001000000000000000000
110000000000101111100110011101011010111000000000000000
010000000001011011000110001111111101010100000000000000

.logic_tile 5 23
000000000000100101000110100000001101000100000000000000
000001000011010111100011110000011100000000000000000000
011010000000001111100010111101001100010110100000100000
000001100000000111000010000001111010010110000000000000
010000000101000111000110000101000000000010000110100001
010000000000001111100010010001100000000000000000000001
000000000000000011100110101101101110100001010000000000
000000000000000111100010001001011001010000100000000000
000000000100001011000111011001011011111000110000000000
000000000000000001000011001011001000110000110000100000
000000000000000000000000000011011001000011110010000000
000000000000001111000010000101111011000011010000000000
000000001110000000000110000011011000101000000000000000
000001000000000000000100000011011111011100000000000000
010000000000001000000000000101011011000010110000000000
010000000000000011000000000101011110000011110000100000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000010000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000100000010101000000000111101100000100000000000000
000000000100100000000000000000010000000000000000100000
011000001000000000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000010110101000010100101001100010001110100000000
000000001111010000100010110101111110010110110000000001
000011100000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000000000110111011100000000001000110000101
000000000000000000000011001001000000000000000010100001
000000000000000101100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000011100000000001000000000010000000000101
000000001110000000000000001101000000000000000000100000
000000000000000000000000001001101101000000000000000000
000000000000001001000010011101011111000100000000000000

.logic_tile 8 23
000011100010000101000010010001101001010110100000000001
000010100000000000000110101111111000010110000000000000
011001001100011000000110100000011010000000100111000000
000010100000000101000000000011001111010000100011000011
110001001110000101000000000001001110000100000000000000
010010100110010111100000000000010000001001000000000000
000000000000000111000000010101100000000001000000000000
000000000000001101100010101111001010000000000000000000
000001001110000001100000010101100001000000000011000000
000000100000000000000010000000101110000001000011100010
000000000000000000000010001011101010000000000000000000
000000000000001001000000001011000000000100000000000001
000000001101110000000111110101100000000000000010000010
000000000000010000000011111001000000000010000011000000
110000000000000101100111100000011111010100100001000010
100001000000001101000100000000011110000000000000100000

.logic_tile 9 23
000000101010000101000111110111011110101011110100000000
000101000000010000100110011101101101110111110000000000
011000000000000101000110000111101011100001010000000000
000001000000000000000000001101001010010000000000000000
000000001000010101100011110001000001000000000011100000
000000000000000000000110000000001111000000010001000000
000000000000001001000111100101011011000110000000000000
000000000000001011000100000000001111000001010000000000
000010101000000000000000011001000001000010000010000000
000001000000000000000011011111001011000011010010100000
000000000000000111000000000000011110000100000010000001
000000000101011011100000000000011000000000000010000011
000000000000000000000000010001111000000110000000000001
000000000100000000000011000000100000000001000000000100
000000000000000011100010101011101000010111100000000000
000000000000000111000110000011011001001011100000000000

.logic_tile 10 23
000010000110000011100110111111001101000110100000000000
000001100000010000000010101011111001001111110000000100
011010100000001001000010111011111110111110110000000000
000001000000000101100011001011011010111101010000000001
000000000110000101100111101000011010010000100001100000
000000000000001111000100000111001010010100100000000001
000010000000001101100000001101001110010100000110000001
000001000001000101000011101111111000101000010010000000
000000001000001000000111110001111010001000000000000000
000000001111010011000011101001110000001101000000000010
000000000000000000000110010001101001111100010000000000
000010100000000001000011111001011001101000010000000101
000010100000100000000110000001101110010000000000000000
000000000001001111000010000000001100000000000000000000
110000000000100101100010010101101101001111110000000000
100000000001010000000110001001011001000110100000000000

.logic_tile 11 23
000000000000000000000000011000001100000000100100000000
000000000000000101000010101101001000000110100010000000
011000000000000101000000000001011111010000100100000000
000001000010000000100010100000001110000001010000000000
110001001001100001100000000101100000000001000110000000
000010000000100101000000000001101111000011010000000000
000000000000000000000011100001011000010000100100000000
000000000000000111000111110000011111000001010000000100
000010100001110101100000011000001110010000000001000000
000001000000100000000010101111001010010110100000000010
000000000000001111100000000011101000000100000100000000
000000000000000101100000000101010000001110000000000001
000000001011101111100110100011111010010111100000000000
000000100000010111100010110101001110000111010000000001
110000001010101101100010000011000001000000100100000100
100000000001000001000000000101101000000010110000000000

.logic_tile 12 23
000001001000000000000000001111100000000001100100000000
000010000000100000000010101101101100000001010000000001
011000100001000000000110001011001010010110110000000000
000000000000000101010010101011111111100010110000000000
110010100010100101000010101111101111011110100000000000
000001000000010000000000001111011010101110000000000000
000010000000000101000010100001111111000111010000000000
000001000000000000000000001111111100010111100000000000
000000000110001000000110110111001111001011100000000000
000000000001001001000010100101101111101011010000000000
000000000000000101100111101001001110010010100000000000
000000000010101001000000001011101111110011110000000000
000001001111001101100000011000011000000000100100000000
000010000001010101000010010011011100000110101011000001
110000000000001000000111110001111110010110110000000000
100000000000000101000011001011011111010001110000000000

.logic_tile 13 23
000001100111111000000011000001001000001100111000000000
000011001100111001000100000000100000110011000000010000
011001000000000000000111100000001001001100111000000000
000000100000000000000100000000001010110011000000000000
110000001000001000000000000000001001001100111000000000
000100001110100111000000000000001110110011000000000000
000000100001011000000111000000001001001100111000000000
000110100000101101000100000000001110110011000000000000
000000000000010000000000000000001001001100111000000000
000000000001100000000000000000001011110011000000000000
000001000000001000000000000111101000001100110000000000
000010000100101111000000000000100000110011000000000000
000000000110000000000000010111011000000101000100000000
000001000110001101000010100001010000001001000000000000
110000000000000101100110000011100000000001010010000000
100000000000000011000000001111001010000010110000000000

.logic_tile 14 23
000000000001010001100010100111100000000000000110000000
000000001010101001000000000000100000000001000000000000
011000000001000000000000000011111111100000010000000000
000000000000001101000000001101001010010000010000000000
010000001001110111100111001101011111110000010000000000
000000001100110000000010000111101011100000000000000000
000001000001101111100011010101011000111011110000000000
000010000000010111100110000111101000110011110010000000
000000000000000111100111101011001000010111100000000000
000100001100001111000000001111011111001011100010000000
000010000000000111100000001011011011101001000010000000
000000000000000011000010000011001011111101000001000000
000000000000001000000111001000001100000110100000000000
000010100000100111000000001011011010000000100000000000
000010001001000111000011100001000000000000000110000000
000000000000100011100110010000000000000001000000100000

.logic_tile 15 23
000000000000000000000010001000000000000000000100000000
000110100000000000000110010101000000000010000000000000
011000000000001111100000010011011100110000010000000000
000000001111011011100010101101001100010000000000000000
110001000001011000000011110011001101010010100000000010
110010001111111011000111111101101001110011110000000000
000000000000001011000011010111101101101000010000000000
000000001010000001100011011101001110000000010000000000
000000100000101111000011100001001101001011100000000000
000100001110011111100000001001101111101011010000000000
000000000000000111100000000101101111111111010000000010
000000000000000111000000000101101000111111000010000000
000010100000100001100010010111011010000110000000000000
000001100110010000000011010000100000000001000010000010
010000000000000111100011101101000001000001010010000000
010000000000000111000000001101101100000001100000000000

.logic_tile 16 23
000010001001110111100111101001101010101101010000000010
000001000000101101000010100001111110111110110000000000
011000000000001111000110000001101011000001110000000000
000000000000001111100011111001101000000000010000100000
000001000000000001000111010000011100000110000100000100
000000000000000000100010011101011000010110000000100000
000000000000000111100010110000011110000100000100000000
000010101010000000000110010000000000000000000000000001
000001000000000000000111001000000000000000000110000010
000000001100000000000000001101000000000010000000100000
000000000000000101000111111101101001001001000000000000
000000001010100000100111011001011011101001000000000100
000000100001010111100000001001001101110110110100000000
000000001110100000100000001011011010111001010001100000
000000000000000001100010001000011110000000100000000000
000000000000000000100000000011011011010100100000000000

.logic_tile 17 23
000010000010001111100110100011101101101101010000000000
000001001100000111000000001111011111101110100000000010
011000000000000111100111110101011111100001010000000000
000000000000000000100111111011101100111011110010000001
000000001001100111100111101001011000001101000000000001
000000000000110001000000001001111010001000000000000000
000001000000000001100011110000011011010010100000000000
000010000000000000000011111111011101000000000001000010
000010000000010000000010101001011010000000100000000010
000101000000100000000110000011011000010100100000000000
000000001000000101100011110011100000000000000100000000
000000000000001001000010000000100000000001000000000000
000000000011000000000010111011011110100001010000000000
000000000010000000000010010101111101110111110000000000
000000000000000011000010000001101011000001110000000000
000000000001010000100010000101101000000000100001000000

.logic_tile 18 23
000010001100000000000011101101101100000100000000000000
000010000001011111000100001101011011010100100000000010
000100000000101000000000001101001111010100000000000000
000000001000011111000000000101101101100000010000100000
000000000000000000000011101001011111001000000000000000
000001001101000000000100000111101000001110000001000000
000000000000001000000111100111101011001001000000100000
000000000000001111000100000111111010000101000000000000
000000000000000000000110100001011011000001110000000000
000000000000000101000011110001101100000000100000100000
000000000011001011100011010011001111000000000000000001
000001000000000101100010100000111100100000000011100001
000000000001000101000011100101111110010000100000000000
000001000000001001000110011101011100010100000000000100
000000001110000101100010101101011100010100000000000000
000000000000000001000010010101111111100000010000100000

.ramb_tile 19 23
000001000111010111000000010001111010100000
000000110000100000100011110000110000000000
011010100000000000000111100111011110000000
000000001110000011000000000000000000000000
011000000000000111100000000111111010000000
010000000001000000100000001011010000010000
000000100000000000000000011101011110000000
000000000000000000000011011111000000000000
000010101010000101000000000011111010000000
000001000000100101000010100011110000000000
000000000001000101000010000111011110000000
000000100000100101000100000011100000000000
000000100000010011100111001001011010000000
000011001010100000100100000011010000000000
010000000000000001100010001111111110000000
010000000000000001100110100011100000000000

.logic_tile 20 23
000000000100001000000110000101001000111101110000000000
000000000110001111000100000111111000111000110000000000
000000000000001111100110110000011000000010000000100000
000000000000001111000011010101010000000000000000000000
000010100001001101100000011001000001000001010000000000
000000000000100001000010000011101111000001100000000100
000000000110100011100000001001100000000010000000000000
000000000000000101100000000101100000000000000010000000
000000000001010001000110101000011001010000100000000000
000000001110000000000000000101001110000010100000000001
000000000010101011100000001000011010010100100000000001
000000000001000111100010010011001100000000100000100000
000000000000000111100110100011011111000000010000000000
000000000000000000100000000101111101000010110000000100
000001001110000111000010001111011001010000100010000000
000010000001000000000010101111101001101000000000000000

.logic_tile 21 23
000000000000000000000000001001100001000001000000000000
000000000000000000000000001001101100000011010000000010
011000000000000101000010111111101011100010000000000000
000010000000001111100011010011111110000100010000000000
000000000000010001100010000001111011111111100000000000
000000001100000000000100000101011010111111110010000000
000001000000000001100111110000000001000000100110100000
000000001010000000000010000000001101000000000011000000
000000000000011101000000001111000000000000100000000000
000000000000001111100000001001101110000010110000000000
000010100010000101000010101111100000000011000000000000
000000100000000001100100001111000000000000000000000000
000000001010001101100000000011000000000000000000000000
000000000000001011000011100011000000000011000000000000
010001000000000101100011100101111000000100000000000000
010000100001011101100010110000111110001001010000000000

.logic_tile 22 23
000000100000000000000010101101000001000001100000000000
000001000000000000000110110001101110000010100010000000
011000000000001000000111100000000001000000100100100000
000000001000000001000100000000001010000000000000000000
000000000000000000000000001000011100010000100000000000
000000001110001101000010000111001001000010100000000010
000000001110001000000110100011011110000101000000000000
000000000000000101000000000101100000000110000000000000
000000000000001000000000010000000000000000100100000000
000000000000000001000010010000001100000000000000100000
000010100000000011100000000000011010000100000110000000
000001000000000000000000000000010000000000000000100010
000000000000000000000110000001000001000001100000000000
000000000000000000000100001111101110000001010000000000
000000000000100001000000000000000001000000100100000000
000000000001010000000000000000001001000000000010000010

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000101000011110000011110000000100000100000
000000000000000111100111011011001010000000000000000000
011000000000011000000000001000000001000000000000000000
000000000000000001000000001101001101000000100000000010
010000000001000101100000000000000000000000000000000000
010001000000001101100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000100000001000000000010010111001011000010000000000000
000100000000000000000011100000101010000000000000000000
000000000000000000000010000001011000101001010000000000
000000000110000000000010010001001101010100100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110110100000001000000000000101011101000000000100000000
100101001010000111000000001001011110010000000000000000

.logic_tile 4 24
000000000000000111000111110101101100000000000000000000
000000001000000000100010010000010000000001000000000000
011000000110000101000110001001000000000000100000000000
000000000000000101100000000001101011000010100000000000
110000000100000111100010100111101100010010100000000000
110000000000000000100110110101001100000001010000000000
000000000000001101100011101001101010100000000000000001
000000000000001111000000001011011000000000000000000000
000010000000000101000110010011111001000001010000000000
000000000000001101100010001011011010001001010010000000
000000000000000001000111000000011010010100100000000000
000000000000000000100000000000011111000000000000000001
000000000000001001010010000000001110000100000101000000
000000001000100001000110100000010000000000000000000010
110000000000001000000000000111001000000110100000000000
100000001100000011000000000111011001000001010000000000

.logic_tile 5 24
000000000010000101100000000011111111000010000000000000
000000000000001101000011111101001000000000000000000000
011000000001001000000111101011101000011111000110000001
000000001110100001000000000101011110111111000011000100
000100000001001101000110000101001010010111100010000000
000100000000011111100010100011101111111011110000000000
000000000000000000000110000111101110010001110000000000
000000000000001111000011100011101000101001010000000000
000000000001000001000000000000011001000000100000000000
000000001000001101000010010001011110010000100000000000
000010000000001001000010000111011111010000000010000000
000001000110000111000000000000011101000000000000000000
000000100000001001000010000000000001000000100000000010
000000000000010001000100001011001110000010100000000000
000010100110000011100010100101101011010100000100000001
000001000000000001100100000000101011101001000010000000

.ramt_tile 6 24
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000110001000010110001111001010000100000000000000
000000000001010001000100001001010000001001000000000000
011000000000000111100000011111001011001000000000000000
000000000000001101100011011101011000000000000000000000
110100000000100000000011100000011110000000100000000000
110000000001010000000010101011011110000000000000000000
000001101010000011100000010011011100000010000000000000
000010000000000000000011100000010000000000000000000000
000000000000000101100110001111111101001111000100000001
000000000000000101000011110111001000001110001011000000
000000000000000001100000000001001100011100000000000000
000010000100000000000010100011011101010100000000000000
000010101010001111000111100000000001000000100010000001
000000000110000101100011110011001111000000000000000000
010001000000001111100010110001101110111011110010000000
110010001110001111100011101111001001111111110000000000

.logic_tile 8 24
000001000000000101000010101001011000001000000100000000
000010100000000000100010100111010000000000000000000000
011000101001101000000111001000000001000000000000000000
000000000001110101000010111111001100000010000001000001
000000001000000101100111111101101111101001010010100000
000010100000000000000011010011011000010100100000000000
000000000000000000000000000101000000000000000110000000
000000000000000011000000000000100000000001000010000110
000000000001000000000000000000000000000000000100000000
000000001010100000000000000101000000000010000000000000
000010000000001101000000000001111101000001110000000000
000000001100000101100000001101001010000011110000000000
000000001100001000000000000111100000000001000000000000
000000000001011111000011111001000000000011000001000000
110000000111111101000000010111111000101111010110000100
100000000001111001000010011001011110111111100000000000

.logic_tile 9 24
000010000000010000000000000001101101000110100000000000
000000000000100000000000000000101100001000000000000000
011000000000000101000111101011001111111111010101000000
000000100100100000100000000001011101111111000000000000
010010100000110101100111011000011110000000000010000000
110001000000011111100010001011000000000100000000000000
000010000000000101100011011000000000000010000000100000
000001100000000000000010001101001111000000000011000000
000000000100000001100000011000011110000010000000000000
000000000000001101100011101011000000000000000010100000
000000001010001011100110010011111011000000000000000000
000000000000000111100010100111111110000001000000000000
000000000000001001100110011111001010010111100010000000
000000000000000111000110110101011010000111010001000000
110000000000011000000000001011001110010110100000000000
100000001100100101000000000011101010000010000000000000

.logic_tile 10 24
000001000010000111000110010011101010000100000000000000
000000100000010000000010110000010000000000000000000000
011000000001011001100000010000011100010010100000000001
000000001110000011000010000000011000000000000000000000
110000000000001000000110010111001011100001010010000001
110000000000010101000110101101101100110001110000000000
000000000000001101100000000101101101010110000000000000
000000000000000001000000000111011110000000000000000000
000000000000000000000000010001101111111110110100000000
000000000000000011000011101001001010111110100010000000
000000100000001111100111101001001101101011010000000000
000001000000001001100011111111111010110111110000000000
000000000001001000000010010001011011010110100100000000
000000000000000001000010011001101001010110110010000000
010000000000001001100000011111101100110110110000000000
010000001000001111100010001011001010100010110000000000

.logic_tile 11 24
000000001010000001000010100011100000000000010000000010
000000000000000000000111111101101100000010110000000000
011001000000000011000000001111001010000111000000000000
000010001000000000000011110001000000000001000001000000
000000001100000111100010111111000000000011000100000100
000000000001011111100010111111100000000001000000100000
000000000000000000000010110111001101000000000000000000
000000000000000000000011110000111111001000000000000010
000000000010100111100000010101001010000111000000000000
000000001111000001100011000111010000000010000001000000
000010100000000000000010000111111010001001000010000000
000010100000000000000100001001010000001110000000000010
000000000000000111100110000001000000000010100000000100
000000000001000000100110001001001110000010010000000000
000000000000000011100111001000011000010010100000000000
000000000000000000100010011101011100000010000000000001

.logic_tile 12 24
000001000000011011100000001111111010001001000000100100
000010101010000111000000000111010000001101000000000010
011000101000101111000011010001111101000001110000000000
000001000000011011000011100111101010101001010010000000
110001000000000111100000001011011000101001000000000000
100000101111010101100000001011111101010000000000000000
000000000001001111100111010001011000010000000100000000
000000001100000011100110010000001000101001010000000011
000001000001010111000011100011111000101000000000000000
000010000000100011000111101011111110100000010000000000
000000001000001111000111000011001011101011110001000000
000000000000000111000110010101001000111011110010000000
000000000000001111100000011011101111111110110000000100
000000001010000111000010001111011010111101010000000100
010000000000001001000110001000011010000110000000000000
100000000000000001100000001101011100000010000000000000

.logic_tile 13 24
000000001010110000000000000000000001000000001000000000
000000000000100000000000000000001101000000000000001000
000001000000000000000000000011000001000000001000000000
000010001010000000000000000000001101000000000000000000
000000000001000000000000000011001000001100111000000000
000000001000000000000000000000001100110011000000000001
000000000000000000000000000011001000001100111000000010
000010100000100000000011100000001101110011000000000000
000010000000000001000010000111101000001100111000000000
000000100000000001000100000000101100110011000000000000
000000000000010000000011100011001001001100111000000000
000000000000000000000010010000001110110011000000000100
000010000110100000000000010111001000001100111000000000
000001000000010000000010100000101100110011000000100000
000000000000111000000000000011001001001100111000000001
000000000010011011000010100000001011110011000000000000

.logic_tile 14 24
000000000000000001000011101001001100101100000000000000
000000100001000111100100000001101010111100000001000000
011000000000000011000000000001011100000000000000000000
000000000000001001100010010101011100000010000000100000
110000000110101111100011101000000000000010000000000000
110000000001011111000000001111000000000000000000000000
000001000110001011100111010011101101111101010100000000
000000100000000111000111110111011011110110100001000000
000001000000100111000000001001011101000110100000000000
000010100000010111000011111101011001001111110000000000
000001000010001111000111001011001110001110000000000000
000000100000000101100110010111000000001001000010000100
000010100000001011100010000001111010000100000001000000
000000000110001111100100001101001100101000000000000000
010001000001000000000010111101011101111111010000000000
110010100001100001000011110011101111111001010000000001

.logic_tile 15 24
000000000001111000000110101011111001000010100000000010
000000001101010011000000000001111001000010000000000100
011000000000000000000111000001000001000000000000000000
000010100001011101000110110000001110000001000000000000
000010100000110000000111100001001010000000000001000100
000010100001010101000111100000101111001000010000000000
000100000000000111000000000000001110010100100100000000
000000000000001101000010110101011001000100000000000000
000000000000000001100000000011001010000100000000000000
000000000000000000000000001111000000000010000000000000
000100000000000001000111011111001011000010100000000100
000110100000000000000011101101011010000010000000000000
000000000000000001000110001101111101000010100000000100
000000000110000000000000001011001001000001000001000000
010000100110001000000000000101111001000110100000000100
000001100000001011000000001101001011000000000000000001

.logic_tile 16 24
000001000000000000000110000111011101000001000000000000
000000100000000000000000001101011111001001000000000000
011000000110010000000110101000000000000000000100000000
000000001010000101000000000101000000000010000000000100
000001000001011111000111110111111111000110000000000000
000010000001010101100010100011011010000001000000000101
000000100010001001000011100011111101100000000011000000
000001000000000011000000001101101111010110100011000000
000000000000000011100000001111011111000110000000000100
000000000000001111100010000011111011000010000010000000
000000000110000001000111111111001100111110110000000000
000000000000001101000110111001011100010110110000000001
000001000000001111000000000011111111000110100000000000
000010100000000111000010000101011100000000000000000001
110000000001100111000011100000011000010100000000000000
110000001001011101000110111001001010000110000000000100

.logic_tile 17 24
000010100000000000010010000001111111111001110000000000
000000001100000000000000001101001001100010110001000000
011001000000000001100000000101111101100000000000000000
000010100000001011100011110011001111000000000010000000
010000100000001001000110100000011010000100000100000000
000000100000000111000000000000000000000000000010000000
000000001000100101000000000011001011110101010000000000
000000000000011101000010110101011000111001010000000101
000010100001011111000110100101101101000010000000000000
000000000000101011100000000011111001000000000000000000
000000001000101000000000010001101110010000110000000000
000100001010010001000010111111011001100000010001000000
000001100000000000000011110001111111111101010000000000
000010000000000000000010101101011101101110000000000000
000000000000010000000000011101001011111001110000000000
000010100000100001000010100001101011010001110000000001

.logic_tile 18 24
000010001010000011100011100001101000001001000000000000
000000000000000111000000001111010000000010000010000000
011000001010000101000000010000011001010000000000000000
000000000000000000000010100000011111000000000000000100
000000001001000000000000001000011100000010100000000000
000000001110100000000000001101011000000000100000000000
000000000001000101000111100000001100000100000100000000
000010100000100000000100000000000000000000000000000000
000000000000101001100110001111000001000000100001000100
000000000001011001100100001011001111000010110000000000
000010100000000000000110000001101101000000010010000000
000001000000000000000011110011101111000000000000000000
000000001010001000000110000000000001000000100100000000
000000000000001101000100000000001001000000000000000000
000000000000000000000011110101100000000000110000000000
000000100001010000000110010001001101000000010000000000

.ramt_tile 19 24
000000000000100011010011100011101000000000
000001000000010000100000000000010000000000
011000001010001000000000000101101010000000
000000000000100111000000000000110000000000
110000000000000111100011101001001000000010
110000100000000111100000001011010000000000
000000000100010111100111000111101010000001
000001000000000000100111111011110000000000
000001001011010000000011100111001000000001
000010000110100111000000000011110000000000
000010000110000111100000001011101010000000
000010101110000011000010000111010000000001
000010000001100000000111110101001000000001
000000000000010000000011010101010000000000
010000000100001000000010001101101010000000
010010100010001011000000001101010000000000

.logic_tile 20 24
000010100000001000000110000011000000000001010000000000
000001000000001001000010110001101001000001100000100000
011000000100001101000000001000001000000000100000100000
000000000000101001000000000101011100010100100000000000
000000100000010000000000000001000000000000000000100000
000001000000101011000010110000101001000001000000000000
000000001010000000000110010000000000000000100100000000
000000000000000101000111100000001001000000000000000000
000000100000010101100110101000011000010000000000000100
000000000000100000000010011111001001010110000000000000
000000000111000000000000000001101110000100000000000100
000001000100000000000010010000011011101000010000000000
000010000000000000000010100000011111010100000000000000
000001000000000000000000001001001011010000100000100000
110000001000101111100110100011011101101001010000000000
110001000001010101000000000101111011010010100001000101

.logic_tile 21 24
000010100001001000000110100011001001000010000000000000
000100000000000001000000000111111100000000000000000000
011001001100000000000000010000001010000100000100000000
000000100000000000000010100000000000000000000001000000
000010000000001101100010110000001000010010100000000000
000001000000000101000110001111011101000100000000000000
000000000000001000000000000000000000000000100100000000
000001000001010101000000000000001010000000000001000000
000000000000000000000110001000000000000000000100000000
000000000000000000000010111001000000000010000001000000
000001001011101000000110000111100000000000110000000000
000010000000000001000000000101101011000000000000000000
000000000000000001100010000000011100000000100000000100
000000000000000000000000001101011000000000000010100010
000000001110000000000111100000000001000000100100100000
000001000000000000000100000000001010000000000000000000

.logic_tile 22 24
000000000000010000000010100000000000000000100100000000
000000000000001101000110100000001011000000000001000110
011000000000000000000000000001001010000010000000000000
000000000000000000000000000000000000000000000001000000
000010000000000101000010100000000000000000100110000000
000000000000000011100000000000001001000000000001000000
000000000000000000000010100000000001000000100111100000
000000000000000000000110100000001011000000000000000000
000000000000010000000000000001011010000000000000000000
000000000000000000000000001001111011000001000000000000
000000001110000000000000000001011010000010000000000000
000000000000000000000000000000011110000000000000100010
000000000001010000000000000000001010000100000110000000
000000000000000111000000000000000000000000000000000011
000001000000000000000000011000000000000000000100000000
000000000000000000000011111111000000000010000010000000

.logic_tile 23 24
000010000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000101000000010001100001000000100100000000
000000000000000101000010000000101001000000000000000010
011000000000000000000110011000000001000000000000000000
000001000000000000000010111111001110000010000000000000
110000000001000011000000000111001101000100000000000000
100000000000001111000000000101001011000000000000000000
000000000000000000000011111111001000101001010000000000
000000000000000000000011100011111010101000010000000000
000000000000000001100000000001111100000100000100000000
000000000000000000000000000000110000000000000001000011
000000000000000111000010000111101011000010000000000000
000000000000000000100011010101001110000000000000000000
000000000000001000000111000000000000000000000110000000
000000000000000001000100000101001000000000100000000000
000000000000001111000010011011111110001110000000000000
000000000000000001100110101101111000001111000000000000

.logic_tile 4 25
000000000001000111000110110000011101000010100100100001
000000000000001101000010000101001000010010100011100101
011000000000001111000011101001001000100000000000000000
000000000000000001100100001001011111111000000000000000
000000000000000011100010111001001011101000010110100001
000000000000000101000010000111011000110100010010000010
000000000000001101100110011111111101000100000000000000
000000000000001011000010100111101011000000000000000000
000000000000100000000000000111111101000000000000000000
000000000000010000000011110000111010100000000000000000
000000000000001001000010000111101101101000010110000000
000000000000000101000100000101011101111000100000000000
000000000000000000000111010101100000000000000000000000
000000000010000000000011100000001011000001000000000000
000000000000000101100110011111011010110000110100000001
000000000000001101000110000001111001111000110010000011

.logic_tile 5 25
000001000000000101000011111000001100000000100000000000
000000100000000000000011010111011001000000000000000000
011000000000001000000010110111101100101000000000000000
000000000000000111000111111101011101010000000000000000
110000000000001011100011110001100000000001000000000000
110000000010000001100111011101100000000000000000000000
000000000000000101000011100101101100111001010100000000
000000001001000000100110111011001000110000100010000000
000000000000101001000110001101101000000010000000000000
000000000001000111000011101101111010000000000000000000
000000000000000001000000001000011100000100000000000000
000000000000000000000010010011011100000110000000000000
000000000000000000000011001111101011111001110101000001
000000000000000000000010000001101001110100110001100000
110000000000000001000111010111100000000010000010000000
100000000000000000000010001111101000000000000000000010

.ramb_tile 6 25
000001000001000000000000000000000000000000
000010001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000010000000000000000000000000000
000000100000100000000000000000000000000000
000110000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000001000000110000101011011100001010000000000
000000000010001111000000000111101110010000000000000000
011000000000001111100111100001011001000000000010000000
000000100000000111100000001111001000000001000000100000
110000000001000001100111100001111100101001010000000000
010000000000000000100110110101111011111001010000000000
000100000000000111100111000011100000000000000100000000
000000000000000001000100000000100000000001000000000000
000011000000000000000000010001100001000010000000000001
000011100000000111000010000000101111000001010001100000
000000000000000001000110100011011101000000100000000000
000000000000010000000011111001011100000000000000000000
000010000000001111100000001001101110000000000000000000
000001000001010011100010000001011000000000100001000000
110000000000000101100011110101111011110000000000000000
100000000000000000000011010111101111010000000001000000

.logic_tile 8 25
000000000000100000000110000001111001000000000000100001
000000000001000000000100000000011111001000000000000011
011000000100000011100111100111100001000001010000000000
000000000000000000100100000101101000000000010000000000
110011001010000001100011100000011110000000000100000000
100010000000000101000000001111000000000100000000000000
000000000001000000000011100000001111000010000000000000
000000000000000000000000001001001100000110000001000000
000010100000000111100000001011001111111001110100000100
000001000000000000000000001011011011111001010001100010
000000000100000111100000000011101011000100000100000000
000000000000000111000010011111111111000000000001000000
000001000000000011100011100000000001000000000000000000
000000101110000000100111100101001100000010000010000000
000000000000011000000010001000001010000000000000000000
000000000000100101000010010001000000000010000000000010

.logic_tile 9 25
000000000000000001100010001001011100101000000000000000
000000000000101111000000001101011110110100000000000000
011000000000000011100110101000000000000000000100000000
000000001110001111000111111101000000000010000000000000
010000000001000000000111000111101100000000000000000000
000000000000100000000100000000100000000001000000000000
000000100000010000000111100001000000000000000100000000
000001001110100000000010010000000000000001000000000000
000000000001000101100000001001011001000010000000000000
000000001001000000100000000001111001000000000001000000
000000000000000000000111010111000001000000000000000000
000000000000100000000111100000001101000000010000000000
000000000000100001100010000001111110101001000000000000
000000000101000000100000001111001011010000000010000000
000000100001011000000000010000011100010000000000000000
000001000001011011000010010000011001000000000000000000

.logic_tile 10 25
000010100000001000000111010101100001000010100000000000
000001000000000101000010100000001011000001000001000000
011000000110001000000000001101011110101001110100000010
000000000000010111000000001111111010110110110011000000
010001000000101111000110110001011101010110110000000000
010000100001000011100010001011111000100010110000000000
000001000000001101100010110001001110000100000100000000
000010000000000001000010000000011110101001010010000001
000010100000000000000000001011101111000110100000000000
000000001000000000000011100111111101001111110000000000
000000000000000001100010000101011011111000100101000001
000001000111000001000010000111001100101000010000000000
000000000000000000000110001101101111100001010100000101
000000000000000001000011110101101100010001110000000000
000010000000000001000011101000000000000010100001000000
000000100001000011100010110111001011000010000000000000

.logic_tile 11 25
000100000001001000000010001001001110111110110000000000
000100001000000011000110000011111010111101010010000000
000000000000000111000000011001001101101111010000000000
000010100000000111000011100111001111111111100010000000
000000000001000111000000001011011001100000000000000000
000000000000100000000000001011101001110000100000000000
000000000000000000000111000011101001100000000000000000
000000000000000000000111101011111000111000000000000000
000000001010000111100111101101111101000110100000000000
000000101110001001000000001111101011001111110000000000
000100000000101011000111101001011100001000000000000000
000100000000010001100010001101110000001110000000000100
000000000000100111100010011111011100000110100000000000
000000000001000011100010001101011111001111110000000000
000000001000001000000111110111011000000010100000000000
000000000000100111000010000000001100001001000000000100

.logic_tile 12 25
000010000000010000000011000101011100101000010000000000
000000000010100000000100001111111011000000100000000000
011000000000000111100000001000000000000010000000000000
000000000000000000100000000001000000000000000000000000
000000001010010000000010100011100000000000000100000000
000001000001010000000110000000000000000001000000000010
000000000000000101000111001101001100100000000000000100
000000000000000000000100001111111011111000000000000000
000001000001011101000010010011101101100000010000000000
000010000010100001100111001111111111010100000000000000
000110100001000111000111001011011110101000000000000100
000101000000000000100000001011111101100000010000000000
000000001000100000000011101000000000000000000110000000
000000000000010000000100000101000000000010000000000000
000010000000000000000010010101101100000010110000000000
000001000001010000000011111001101100000011110010000000

.logic_tile 13 25
000000001100000000000000000101001001001100111000000000
000001000000000000000000000000001101110011000000010000
000001000010000000000000000101001000001100111010000000
000010000001000000000000000000001010110011000000000000
000000100100101101100111100011001000001100111000000000
000000000001000111000000000000001011110011000000000000
000001001100100000000000000111001000001100111000000000
000010000000010000000000000000101010110011000000000000
000000000000000101000000000011101000001100111000000000
000000000001000000000000000000101011110011000000000000
000001001000000101100110100101001000001100111000000000
000010000000000000000010100000101110110011000000000000
000000000000111101100110100101001000001100111000000000
000000000000010101000000000000001110110011000010000000
000001001000000000000000000101001001001100111000000000
000010000000000000000000000000101100110011000000000000

.logic_tile 14 25
000000101011000000000110100001111010000000000100000000
000001000000100000000000000000000000001000000000000000
011000001010011101100000000000000000000010000000000000
000010000000100101000000000000001100000000000000000000
110000101001001001100110011101011100000010000000000000
110001000000000001100010010101011011000000000000000000
000000000001011001100110101000000000000000000100000000
000000000000000001000000000101001001000000100000000000
000000000000000101100000000101000000000001000000000100
000000000000000000000000000101100000000000000000000000
000000001000001000000110001000011010000000000100000000
000000000001011001000000000101010000000100000000000000
000001001010000000000111100000011011010000000100000000
000010001110000000000100000000001100000000000000000000
010001001100000000000000000000011001010000000100000000
000010000001010000000000000000001010000000000000000000

.logic_tile 15 25
000000000000100001100110010101101010000000000100000000
000000001110010001000110010000001101000001000010000000
011000001110000000000010100000011101000000100100000000
000000000000000000000100000101001010000000000000000000
110011000000101000000010111011001000000101000000000000
110010001000010111000110100101110000001001000000000101
000000001000001101000000000001001000000001000010000000
000000000001010101000000001001010000001011000001100000
000001000000001000000111010001001011100000000000000000
000010100000000001000011110011011110000000000000000000
000000000000001000000110001011001010100000000000000001
000001000001010111000000001011011000000000000000000000
000010100000000111000111100111011001100000000000000000
000001000000100000100010111101111111000000000000000000
000001000110000101000110000000001111000000100100000000
000000100000000000100000000101001010000000000000000000

.logic_tile 16 25
000000000000000111000110110001001011000010000001000000
000000000000000000100010101001111011000000000000000000
011000000000110000000111110111001100010000100000000000
000000100000100000000110001111011000101000000000100001
000010101000000000000010111101100000000001100000000000
000000000000100000000010001111001011000001010000000000
000000000000001000000010100000001011000100000010000000
000000000000000001000010100011011011000110100000100001
000011001110101111100000000000001010000100000110000010
000011000100011111100011000000010000000000000000000000
000000000000100000000110000011001111000000100010000000
000001000000010000000000001111001001101000010001000000
000010101000000011100000000011100000000000000100100100
000000000001000000100010000000100000000001000000100000
000010000000000000000110011101011000000100000000000000
000001100000100000000110011111110000001101000000000000

.logic_tile 17 25
000000000000100001100111010101001101010000100000000001
000000001000010000000011100111101110101000000000000001
011000000000100000000010100101100000000000000100100000
000000100000010000000000000000000000000001000000000000
000001001010101000000111010111001000010000000011000000
000010101011000111000111100111011001101001000000000000
000001000000000011000110100111001000010000000000000000
000000100000000000100000000101011000010010100000100100
000010100000000001100110001011001110000100000000000000
000000000000000000100100000011110000001101000000000000
000000000000001000000000001101001110000001010000000001
000000100000001001000000001111101011000010010001100000
000000000000000101000000000001100000000000000100000000
000000000000000001000010000000100000000001000000000000
000000000110001001000111001111111010000000000001000000
000000100000000001000110000111110000000010000000000000

.logic_tile 18 25
000000001000100101000010011001011110010100000000000001
000000000000010000100111011101001101010000100000000001
000000000000000101000111100101101110001101000000000010
000000000110001111000100000101101000000100000000000001
000000000000000000000000001001011001010000000000000111
000000000000001001000000000011011101010010100000000000
000001000000001000000111101101111000001000000010000000
000010001011000001000100000011101000001110000000000000
000000001111001000000110010011101100000010000000000000
000010100000101001000110110011110000000000000010000000
000001000000001101000110001000000001000000000010000000
000110000000000101000110000001001010000000100000000000
000000000000100101000000001001001001010000000000000000
000000100001000000000000000111011011010110000000000101
000000100001010101100000001001011010001001000000000001
000000000000000101000010101111111000001010000000000010

.ramb_tile 19 25
000000001110010101100000000001011010100000
000000010010101001100000000000010000000000
011000000001011000000000010001111000000000
000000000000000111000011000000010000100000
110000000000000000000000000011111010100000
010000000000000000000000000001010000000000
000000001010000000000000010111111000000000
000001000110100000000011000011110000000000
000000000000000101000010001011011010000000
000100000000000101000011110111110000000000
000010001000000111000010101111011000000000
000001000011011111100010001011110000000000
000010100001010000000011100111111010000000
000101000000100000000110100011110000000000
110000001011000101000011100011111000000000
010000100100000000000011001111110000000000

.logic_tile 20 25
000010100000000111000110100001011111000000100000000000
000001000000000000000000001111011001010100100010100000
011000100000001011000000011101111100001001000000000001
000000100000000111000010101011111000000101000000000100
000000100000000000000111100111111010000000000010000001
000000000000001011000000000000000000001000000000000001
000000100000100000000110100000011110000100000100100000
000000000010010111000000000000000000000000000000000000
000000000000001000000000001001001111000100000000000110
000000000010000111000000000011011101010100100000000000
000000000000001000000010010001111100000000100000000000
000000000000000101000011000001011001101000010001000000
000010101000100000000110000000000000000000000110000001
000000001110010000000010111101000000000010000000000000
000000000000000111000111010111101101100000000000000000
000000000000001001000111000101101000000000000000000000

.logic_tile 21 25
000000000000000000000000000000001100000100000100100000
000000000000000000000000000000000000000000000011100100
011000000100000011100111001000001101010000100000100000
000000100000000000000000001111011000000010100000000000
000000000000000000000000011111011010000100000000000100
000000000000000000000010000111010000001110000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010000011000000000010000010000000
000000000000000101100000011000000000000000000100000000
000100000000000000000011111011000000000010000000000010
000000000000000001100000001111100001000000100000000000
000000100000000001100010001111101001000010110000100000
000000000000000000000000000000001010000100000100000000
000001000000000001000000000000010000000000000000000010
000000001110000111000010010000011100000100000010000000
000010000000000000000011010000001100000000000000000000

.logic_tile 22 25
000000000001010101000000001001000000000001000100000000
000000000000000000100010110001000000000000000010000000
011001000000000001100011110000001001010100100000000000
000010100000000101000110001101011000010110100000000000
010010101010100111000000010001000001000000000110100000
000001000001010000000010000000001001000000010000100111
000001000000000000000000001011001110000001000000000000
000010000001001111000010110111000000000000000000000001
000010001011011011100000000000011000000000100000000000
000001000000101011000000000000011010000000000000000000
000000000000000000000000000111001011100000000110000000
000000000000000000000000000011101001000000000001100011
000000000000000001000110000000011110010000000000000000
000000000000000000100000000011001110000000000000000000
000000000000001000000000001000000001000000000100100000
000001000000000011000000000101001011000000100000000011

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111100000000000100100000
000000000000000000000000000000110000001000000000000100

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000111101111000000000100000000
000000000000000000000000000001011010000000100000000000
110000100000000001100000001011000000000001110000100000
100000000000000000000000001111101010000011110000000000
000000000000000000000000001111101100000000000110000000
000000000000001111000000000011011100000000100000000000
000000010000000011100110000011111111000000000100000000
000000010000000000100010011011011110000001000010000000
000000010000000011100110100000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000011000000000000100000000000000000000000000000000
000000010000000011000110011000000001000000000100000000
000000010000000000100011000011001101000000100000000000

.logic_tile 4 26
000000000000000001000000000111001100111001110100000001
000000000010100000000010010101001110110111110010000000
011000000000000000000110100111111101000000000000000000
000000000000000000000000000000111001101000010000000000
010000000000001101000000000000000000000000000000000000
100000001000001111000010100000000000000000000000000000
000000000000000000000010111101100000000011000010000000
000000000000000000000011011101101010000010000010000000
000000010000000101100000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000000000000010000000000000000100000000000
000000010000000000000010011101001100000000000000000000
000000010000101001100000000000000000000000000000000000
000000010001010001000000000000000000000000000000000000
000000010000000000000110100011001000010000000000000000
000000010000000000000000000000111000000000000000000100

.logic_tile 5 26
000000001100001000000011000011100000000010000010000000
000000000000000001000000000011000000000000000000000100
011000000000000111100010100001011011000000000010000000
000000000000001111100010010000011101000001000000000000
110000000000000111100110110011011001001111110000000000
100000000000000000100010001101101000001001010000000000
000000000000000011100010000000000001000000100000000000
000000000000000000100010001111001001000000000000000000
000000010000101011100110001101001111000110100000000000
000001010011011001100000001101111001000110000000000100
000010110000000111000110000000011010000100000000000000
000001010000000000100100000000001001000000000000000000
000000011110000011100000010101101100000001000100000000
000000010000000000000010010101101110000000000000000000
000000010000000000000000000001000000000000000010000001
000000010000000000000000000000001101000000010010000011

.ramt_tile 6 26
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000010100000000000000000010000000000000000000000000000
000001000000000101000010000000000000000000000000000000
011000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000011100000010100111100011
100000000000001011000100001001011101000110100000100001
000000000110100011100000000111001100000000100010000000
000000000000000000000000000000101110000000000010100001
000010011110011001000000010000001101010110000010000000
000001010000100111000011111101001101010110100000000000
000000010000000001000110010111101000000010000010000011
000000010000000000000011100000010000000000000000000101
000000011100001000000111000011111111000000110010000000
000000010001001111000000000011011010000000010000000000
000000011010000111100000001001011100000110100000000000
000000010000000000000010001001011010000010100000000000

.logic_tile 8 26
000000000000001000000000011101011100000010000000000000
000000000000001101000010000011101000000000000010000100
011000100000001001100111000101001100000001000000000000
000001000001000011000110111011110000000000000001000000
000001000000000000000111001000000001000000000010000001
000010000000000000000010100111001000000000100010000111
000000000110001111100000001000001111000110000100000001
000000000000000011100000001001011000000100000000000000
000000111110000000000110000111111111010000100000000000
000000110100100000000010101001011001000000100000000010
000000010000001101100000000011001010010000000000000000
000000010001010101000000000000111110000000000000000000
000000010000001000000110001111011011000111110000000001
000000011001000011000010100111101010011111110000000000
110000010000000101100000000001111110000000000000000001
100000010110000011000010000000000000000001000010000011

.logic_tile 9 26
000000001000001001100111110000011001000000000000000100
000000000001001011100110001101011110000000100000000000
011000000000001000000010111001011110000110100000000000
000000000000001111000111111011001111001111110000000000
110000000000000001100111010101011001010111100000000000
100000000000001111000010100111111001000111010000000000
000000000000000011100010100001001010001000000000000000
000000000000001101100000000011101101101000000010000000
000000010000010111000011111101011101000000000100000000
000000010000100000000111101101001000000010000000000000
000000010000001111100010001101111000000000000101000000
000010110000000001100000000011101010000000010000000000
000000010000100111100000011001001001000001010000000000
000000011000010000100011000101011100000001110000000000
000000010000000001000000001011011000010111100000000000
000000011000000000100000000101111011000111010000000000

.logic_tile 10 26
000000000110000001100000011111011001101001000110000000
000000000000000000000011110111001101011101000000000101
011000000000000111110010001111001010010111100000000000
000000000000000000100110111101101100000111010000000000
110010100000100001000010000111011101101001000100000001
010001000001000000100110001001101101011101000000100001
000000000000001000000110110101101111001001010000000000
000010100000000011000011110001101111000000000000000010
000001010000000011100111111001111110000001000000000000
000000010000100000000010011111100000000110000000000100
000000010000000001100000001000011000010000000000000000
000000010001011101100011111001011011000000000000100000
000100010000001001000010010000001011000000000000000000
000100110001000001000110001101011100000100000000100000
000000010000000001100110010001101011010111100000000000
000000011010001111100011101011101010000111010000000000

.logic_tile 11 26
000000000000000000000110011101111000101000000000000000
000000000001010000000011100001111010010000100000000000
011000001000001000000011110000001000000100000110000000
000000000001011011000011100000010000000000001000100000
110000000001011111100111110001101011010000000000000000
110000000001110001100111000000111100000000000000000001
000000000001000000000000010111011101010111100000000000
000000000000101111000010111011001111000111010000000000
000000011000100001100111110101111011011111100000000000
000000010001010000000010111101011000101111100000000010
000000010000001000000000010011011100000001000000000000
000000010001010011000011111001111010000110000000000010
000000010000000011100111000000000001001100110000000000
000000110111010000000100000000001001110011000000000000
110000010000000000000000010001011001101000000000000000
100001010000000000000010000011101011011000000000000000

.logic_tile 12 26
000000000000001000000111110011011010111110110100000000
000000000000001111000011101111111001010110100001000000
011110001010000111100011111000000000000010000000000000
000101000001001001100111101001000000000000000000000000
000010101101011000000000011111111111000110100000000000
000010100000000011000010111001101010001111110000000000
000000000000000001000110111101100000000011110100000000
000000001000000101100011011011101011000001110000000000
000001010000100000000111110000001000000100000110000000
000010010001000000000110000000010000000000000000000011
000000010000000111000110011001111101001111000010000000
000000010001011001000011010001001010001011000000000000
000000010000000000000111101011101010010111100001000000
000000010000000000000000001011001000000111010000000000
000000011010001011100000011011011110000001000000000000
000010110000000111000011110011100000001001000000000000

.logic_tile 13 26
000000001010001101100000000011001000001100111000000000
000100000000000111000000000000101000110011000010010000
011001000000000000000000000111001000001100111000000000
000010000000001111000010110000101000110011000010000000
110000000000000000000000010011001001001100111010000000
110001000000000000000011000000101000110011000000000000
000000000000001000000010000001101000001100110000000000
000000000000001001000000001011100000110011000010000000
000000010000000000000011000011111010000000000100000001
000000010000000000000111010000000000001000000000000000
000000011010100001000000001011000000000001000100000000
000000010000010000000000000101100000000000000000000010
000000011010000000000011000101101010000000000100000000
000000010000000000000100000000010000001000000000100000
010000010110000000000000000101100001000000000100000100
000000010000000000000000000000101010000000010000000000

.logic_tile 14 26
000010001010100000000110000001011110001000000000000000
000001001100010000000010101001100000000000000010000000
011000000000000000000000000001100000000001000100000000
000000000000000101000010101111000000000000000000000000
110000000000000001100000001101111010000010000000000000
110000000001010000000000000101011010000000000000000000
000000001000001101100110111101111001000010000000000000
000010100110000101000010100101011100000000000000000000
000000010000100001100000001011011011000010000000000000
000001010001010000000000001011011011000000000000000000
000000010000000101000000011001111011000010000000000000
000000010000000000100010001111111100000000000000000000
000000011010001111000111011000001110000000000100000000
000000010001001001000110010001000000000100000000000000
010010010000001000000000010111011000000000000100000000
000001010000000001000010000000000000001000000000100000

.logic_tile 15 26
000000000000110000000111110000001100000010000000000000
000000001011110000000010000000010000000000000001000000
011001001010000000000000000101001100001001010000000000
000010000000100000000000001101101001000000000000000010
110000000001010111000011000111111110000000000110000000
110010101000100000100010110101010000000001000000000000
000001001010001000000110101000001010000000000100000000
000010000010000001000000000111001110000010000000000000
000000010000001000000110001111100000000000000100000000
000000010000001011000011110011001010000001000000000000
000000010000001001100000000101001101000000100100000000
000010110010001111000000000000011110000000000001000000
000000110000000000000011100000011010000010000010000000
000001010001001111000000000000000000000000000000000000
000000010110001000000000001001011011000000010000000000
000001010000101001000011110101111100000000000000000010

.logic_tile 16 26
000000000000000111000010100000000001000000100100100000
000000000000000000000010100000001011000000000000000010
011010000100100000000000000111000000000000000100100000
000001100110011111000000000000100000000001000000000000
010000001010000000000010000000000000000000100100100100
000000100000000000000000000000001111000000000000000000
000010100000000000000010100001000000000000000100000100
000000000001000000000000000000100000000001000001000000
000000010111000000000000011000000000000010100000000000
000000010000100000000011100001001101000010000010000000
000000010000000001000111010111011011000000000100000000
000000010000000000000111001001011101100000000001000000
000001010000000101100110001001011100111110100000000000
000010010000000000000100001011001011110110110000000000
000010011100100000000000000000001110000100000110000000
000000010000000000000000000000010000000000000000000001

.logic_tile 17 26
000100000000000000000000000000000000000000000100000000
000000000000001111000000001111000000000010000000000010
011010000000000000000000010011011000000000000000000000
000000000000000101000011010000000000000001000000000000
000000000110100001100000000101101111111100010000000000
000000000001001111000000000001001110111110110000000000
000000000000101001100000000001100000000000000100000000
000000000000011111100000000000000000000001000010000110
000000010000001001000110001000000000000000000100000000
000000011000001001000100001001000000000010000000100000
000000110000000000000110000000011110000000100000000000
000001010000000000000100001111011010010100100000000000
000000010000001000000010000011000000000000000100000000
000001011100001111000011110000000000000001000000000010
000001010000000001100111001101101010000000000010000000
000010010111000000000000001011001101001000000000000000

.logic_tile 18 26
000010001001010000000000010000011100000100000100000001
000001000000100001000011100000010000000000000000000000
011000000000001111100000011101100001000000000010000000
000000000000001011100010000001101011000001000001000000
000000101110000001100000000000000001000000100100000000
000000000000100000000011110000001110000000000000000010
000000000100000101100111100001011001000000000001000000
000000000000000000000111100000111111100001010000000000
000001010001000001000000000101011100010000100010000000
000000110001000000000000000101101000101000000000000000
000000011000000001100011100000011000000100000100000000
000000010000000000000110010000000000000000000000000010
000000011010000000000000011011001111111111000000000000
000000010000100000000010110101011111010110000000000000
000000010000000011100010010000011100000100000100000000
000000010000100000000011000000010000000000000010000000

.ramt_tile 19 26
000000000000000000000011100011111100000000
000000000000000111000000000000010000010000
011001000110001111100000000101011110000000
000000000000000111100011110000010000000000
110000000000000011100111101101011100000000
110000000000000000000111011011110000000000
000000000110100000000000000101011110000000
000000000000010000000000001001110000010000
000001010000000000000111000111011100000000
000010010110000000000000000001110000000000
000000010010100111000111001001111110000000
000000010000001111100110010111110000000000
000001010000000111000111111001111100000000
000010010000000000000111000011010000000000
010000010110000000000111000111011110000000
010010010100000111000100001011010000100000

.logic_tile 20 26
000000000001010000000000011101011000000000010000000000
000000000000100000000010011101011001010110110000000000
011100000001001000000010101111100000000001010000000000
000100000000001111000000000111101011000001110000000000
010000000000000001100010100101011000000000010000000000
000000001110001001100110111101011110010110110000000000
000000000000110001100010101000011001000110000000000000
000000000000010000100100000111001111000100000000100000
000000010000001000000000000000011000000100000101100001
000000010000000101000000000000010000000000000000000000
000001010000000000000000010111101011001000000000000000
000000010110000000000011010101001001101101010000000000
000010110110100001000000001111111111101011100000000000
000001011000010000000000001011011000010100010000000000
000000010000111101100110110011011011001000000000000000
000000011000110101000010100101001001101101010000000000

.logic_tile 21 26
000000000000000101100110100000011000000100000100000000
000000000000000000000000000000010000000000000000000000
011001000000100101100110100101101110000010000000000000
000000000000010000000000000101011011000000000010000000
000010000000001000000000010001000000000000000100000000
000001000000000001000010000000000000000001000000000000
000000000000000001100000000000000000000000100100000000
000000001000000000000000000000001001000000000000000000
000000010000000000000000010011100000000000000000000000
000000010000000000000010011011100000000010000000000000
000000010000100000000110001000000000000000000100000000
000000010001010000000100000001000000000010000000000000
000000010000000000000110000000000000000010000000000000
000000011110000000000000001011001111000000000000000000
000000011011000000000000000000001100000000100000000000
000000110001110000000000000000011011000000000000000000

.logic_tile 22 26
000000000000000111000000000111100001000000000100000000
000000000000001001000000000000001101000000010001100000
011000000000101111000000001001100000000001000000000000
000000000001011011000000000101000000000000000000000000
010000000000000111000011100111100000000001000110000100
000000001100000000000000000111000000000000000001100011
000000000000000000000111000000011100000100000110000000
000000000000000101000100000000000000000000000000000000
000000010000000000000010000000011000000000000000000000
000000010000000000000100000001001010000010000000000000
000000010100000000000000010101111100010000000110000000
000000010000001101000010001011111000000000000001000110
000000010000000001100000001101100000000000000000000000
000000010000000000000000000001000000000001000000000000
000000010000001000000000000101000000000000000100000000
000000010000000001000000000000100000000001000010000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000011000000000000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001100000100000100000000
000000010000000000000000000000010000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000001100010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001100000001011111111101001110101000000
000000010000000011100000001001001000000000110000000000
000001010000000000000011101001111101100001010100000001
000000110000000000000000001001101011100010110010000010
110000010000000001100000000000000000000000000000000000
100000010000000000100000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000100000000000000000000111100000000000001000000000
000000000010000000000000000000000000000000000000001000
011000000000000000000110000011100001000000001000000000
000000000000000101000000000000001001000000000000000000
110001000000000000000000000011001001001100111000000000
110000100000100000000000000000101100110011000000000000
000000000000000000000110000111001001001100111000000000
000000000000000011000000000000001010110011000000000000
000100110000000111100110110000001001001100110000000000
000100010000000000000010101011001100110011000000000000
000000010000000001000000001000011000000100000010000000
000000010000001011100000000011000000000000000000000000
000001010000000101100111000111111001000000100000000000
000000110000000000000000000000011111000000000011100000
000000010000001000000110101000011010000110100100000000
000000010000000101000010001111011100000000100000000000

.logic_tile 8 27
000000000000000000000110100111100000001100110000000000
000001000000000000000000000011000000110011000000000000
011000000000000000000000000111101010000010100100000000
000000100000000000000000000000011001100000010000000000
000000000000001001100011111101100001000010010100000000
000000000010000001000110101111001110000001010000000000
000001000000001000000111110101111110010010100100000000
000010000000000101000011110000101011100000000000000000
000000110000000000000110011101101010001110000100000000
000000010000001001000010000111100000000100000000000000
000000010110000000000010000000001110000100000110000110
000000010000000011000000000000010000000000000010000000
000000010000000000000111001011101111010111100000000000
000010110000000101000100000111101100000111010000000000
000000010000001011100010000011001010000010000000000000
000000010000000001000000001011100000000000000000000000

.logic_tile 9 27
000100001110100000000000010011001011110011110000000000
000100000001011101000010001001111011010010100000000000
011000000000000000000110100000011000000100000100000010
000000000000001111000110110000000000000000001000000000
010000000000000000000010000000000001000000100100000000
110000000000100000000110110000001110000000001000000000
000000000000000001000110000001011000000010000000000000
000000000000000000000000000111011101000000000000000000
000001011000100000000110000000000000000000000100000000
000010010001011111000100000011000000000010001000000000
000000010000001000000000000000000001000000100100000000
000000010010000011000000000000001001000000001000000001
000000010000011000000000001000000000000000000110000000
000000010001011111000000000101000000000010001000000000
110000010000000111000000000011100000000000000100000000
100000010000000000100000000000000000000001001000000000

.logic_tile 10 27
000000000000001101000110101011011100000000100000000000
000000000000000101100000001111111000000000000000000000
011000000000000001100111111000000000000000000000000000
000000000000000000000010000101001001000000100000000000
010001000000001101100010100111000000000001000100000000
110010100000100011000100001011100000000000000010000000
000000000000001101100111011101011011010111100000000000
000000000000000001000111111101011001001011100000000000
000000011010100000000010110001001011000010000000000000
000001010000010000000110001011001001000000000000000000
000000010000000000000110000101100001000000000100000000
000000010000000000000010010000001000000000010000000010
000001011010000000000000011000000001000000000100000000
000000110000000000000010101001001101000000100000000000
110000010000000000000110101000011010000000000000000000
100000010000000000000000000001000000000010000010000000

.logic_tile 11 27
000000000000001001100011110000000001000000100100000000
000000000000000001000010000000001111000000001000000000
011000000111010000000010111011001111010111100000000000
000010100000110000000111111011001010001011100000000000
110001000000100101000110110000001100000100000100000000
010000101001000000000010100000000000000000001000000000
000000000000101111100000000001011110111111000000000000
000000000000011011100000001101101001101001000000000000
000000010000001001000110001001001110000000010001000000
000000010000001011100011101011001011100000010000000000
000000010100000000000011100001100000000000000100000000
000000010001000000000110010000100000000001001000000110
000000010000001001000000001011001110100000000000000000
000000111111010111000010100101111010101000000000000000
110000010000000001100111101001000000000000000000000000
100000010000010000000000001001000000000010000000000010

.logic_tile 12 27
000000000000101001100111100001001010000001000000000000
000000000001010011000000000111010000001001000010000000
011001001000100011100000011001011110010111100000000000
000010000000010000100011110111011101001011100000000000
010001000000001111000011110101111101000000000000100000
110010100001010101100010100000101101000000010000000000
000000001000001000000010010101101101010111100000000000
000010000000000001000011110111111101000111010000000000
000000010000001000000111110001101010010111100000000000
000010110000001011000111110111001100001011100000000000
000000010000010001100010100101000000000000000100000000
000000010000100000000111100000000000000001001000000100
000000010000000111000110001101101000000000010000000001
000000010000000001000000000111011111100000010000000000
110000010000100111100010001000011000000000000000000000
100000011100011111100000000111011011000100000000000010

.logic_tile 13 27
000000001000000000000000000111011110000000000000000000
000001000000000000000010110000111001001001010000000000
011000000000000101100110000011001101010111100000000000
000000000000000000000100000101101011001011100000000000
010000000000000000000110000101101010000001000000000000
110110100000000111000000000111000000001001000000000000
000000001000111011100110010000011011010110100000000000
000000000010111011000011000111001001010110000000000000
000010010000000000000000011111111000000001000000000000
000001010001000111000011111101100000000110000000000000
000000010000000000000110100000011110000000100100000000
000001010000000000000100000000001110000000000000100000
000010111010000111000000010000011110000010000000000000
000001010000100001000010000000000000000000000000000000
010000010001000001100011110111100001000000100000000000
000000010000001001000011000101101101000000110000000000

.logic_tile 14 27
000000000000001011100000011001011110010111100000000000
000000000000001111100010111011001101001011100000000000
011000000001011111100010100011100000000000000100000001
000000000000000101100011100000000000000001000000000110
000000000000001101100111001011111001111111110100000100
000000001110000101000100000111001010111001010000000000
000000000001111111000111110001001111111110110110000000
000000000000110001100111100101011000111101010000000000
000001010000000000000010100000011010000000000000000000
000010010000000000000011110101011011000110100000000000
000000010000000101100010111000011011010000100000000000
000010110000000001000111111011011010000000100000000000
000000010000000000000110100001100001001100110000000000
000000111100000000000000000000101001110011000000000100
000000010001011001100000001001101000111110110100000000
000000010001111011000000000001011101110110110000100000

.logic_tile 15 27
000001000001001011100000000000011100000100000100000000
000010000000000101100010010000000000000000000000100000
011010100001000011100110000001011110000100000000000000
000000000001100000110011100111101111001100000000000000
010000000000000001000000001001111110010111100000000000
000000000001000000000000001101011111000111010000000000
000010101000001000000010001011101111110000010000000000
000001001110000001000011101001101101110000110000000000
000011110000001000000000000101100000000001000000000000
000010010000001111000000000011101010000000000000000000
000000010000000001000111001111011101101001010000000000
000000010101000011000110101011011010010100100000000000
000000010000001101000011100000000001000010100000000000
000000010000000111000110100001001100000010000010000000
000010110110000111100000000001101100000000000000000000
000001010100000000000010000001100000001000000000000000

.logic_tile 16 27
000010100000000101000010110001001111111110100100000001
000001000000000000100111011101001111111001010000000000
011000000110001111100000001000001011000010100100000100
000000000110000001000010101111001100010010100000000000
000000000000000101100011000101100000000000000100000000
000000000000000001000000000000100000000001000010000010
000000001010000111100000010000000000000000000100100000
000000000000000000000010101011000000000010000000000000
000000010000001001000111001011011110111101010000000000
000000010000000111000100000101001001110110110000000000
000010110001011011000110101001101100001001000000000000
000001010001111111000100001011100000000001000000000000
000000010000001000000010001001101010111001110000000000
000001010001011011000100000011001111111101010000000000
000001011010000000000110010000011000000010000000000000
000110010001010111000011100000001001000000000000000000

.logic_tile 17 27
000000000000000001110110101101111100001001000000000000
000000000000000101100010010011101010001010000001000100
011000000000101000000000001101011110010000100000100000
000010100000010111000000000011011101010100000001000000
000000000000001001100000000101101100001101000000000000
000000000000000111100010101001001010000100000010100000
000010100010001000000000000000000001000000100100000000
000001000111001111000010100000001110000000000010000010
000000010000000111000111101001001010010100000000100000
000000010000000000100000000111001000010000100001000000
000000110000000111100110100111000000000010000000000000
000000011110000001000100000000101011000000000000000000
000000010000000001000010100011101000010000100000000000
000001010000000000000100000101011110101000000000000010
000000010000001111100011101101011001000100000000000000
000000110000001001000000001011001100010100100001000011

.logic_tile 18 27
000001000000000111100000000001011100001101000000000000
000010100001010101000010111011001010000100000001000100
000001000000000000000010100001001011000001110001000000
000110000000010000000000000001001101000000010001000000
000000000110000101000000000001001100010100000000000000
000000000001010000000010100101001001100000010000100000
000001000000000000000000000111001011000000010010000000
000000000000001101000000000001101110000001110001000000
000000010000100101000000000001011000010000100010000000
000000010001010000000010010101011110101000000000000000
000000010000100101000110110011101011000000010010000000
000000010000000000000010100001101111000001110001000000
000000011101000101100110101001001010001000000000000000
000000010000000000000000001111011010001110000011000000
000100010010000101100010100101011111010100000000100000
000000010000001111000010010001001010010000100000000100

.ramb_tile 19 27
000000001010001001100111010001101110100000
000000010001011001100011110000010000000000
011000001100000111100110000111001100000000
000000000000010011000100000000110000000000
011000000000010111100110010111101110100000
010000000000100000100110011101010000000000
000000000010000001100000000101001100000000
000000000000000000100000000001010000000000
000010010000100000000000011111101110000000
000001010000010000000011000101110000000000
000000010000000000000000011111101100000000
000001010000000000000011111001010000000000
000000010000000000000111010001001110000000
000000010010000000000011000001110000000000
010000010000100011100000000011101100000000
010000010001010001000010011101110000000000

.logic_tile 20 27
000000000000000000000000000000011010000000100010100001
000000000010000101000010100011011101000000000000000000
011000000000001001100000001111011011000010000000000000
000000000000000101000000000011111010000000000000000010
000000000000000000000011110111011000000100000000000000
000000000000000000000010001101100000001110000000000000
000000000000001000000111100000001000000100000100000000
000010000000000111000011100000010000000000000000000001
000000110000001000000111111011101101010000100000000000
000000010000000011000110111011111000010100000011000000
000000010000000111000011110000000000000000000100000010
000000110000000000100010101101000000000010000000000000
000000010000000000000111001000000000000000000000000000
000000010000000000000011101111001101000000100001000000
000000010000000000000111000001000000000000000110000000
000010110000000000000100000000000000000001000000000000

.logic_tile 21 27
000000000000000000000000010011101110100010000000000000
000000000000000000000010100111001100000100010000000000
011000000000000101000010111111100000000001000000000000
000000000000000101100011011111000000000011000000000010
000000000000001000000111111001100000000001010000000001
000000000000000001000111010101001011000000010000000000
000000000000000001100110010101111100111110110000000000
000000000000000000100011000101111101111111110000000010
000000010000001001000010010001111011000000100000000000
000000010000000111100010010000011001001001010000000000
000000010000001001100110010001011001010001100000000000
000000010000000111100110011111101001101110010000000010
000000010000001111000000000000001010000100000100000000
000000010000001001000011110000010000000000000011000101
110000010000000011000111101011011110100010000000000000
010000010000000000000011101011111100000100010000000000

.logic_tile 22 27
000000001111010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000001000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
110000010000000000000000001001100000000001000110000000
100000010000000000000000001011100000000000000000100100

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000010101000000110000110000001000
000000000000000000000011111101000000110000110000000000
000000000000000011000000001101100000110000110000001000
000000000000000000100000001101100000110000110000000000
000000010000000000000011101011000000110000110000001000
000000010000000111000000001101100000110000110000000000
000000010000000111100010010001000000110000110000001000
000000010000001011000011100000100000110000110000000000
000000000000000000000110101001100000110000110000001000
000000000000001001000100000011000000110000110000000100
000000000000001000000000001111100000110000110000001000
000000000000001101000000001111000000110000110000000100
000000000000000000000000000101100000110000110000001000
000000000000000000000011110011000000110000110000000100
000000000000000101100000000101100000110000110000001000
000000000000000000100011111111000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000011000000110000000000000
000000000000000000000000000111000000000010000000100000

.logic_tile 8 28
000001000000000000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000001000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000001100000000000000100000000
000001000000000000000000000000100000000001000010000000
000101100000001000000000000000000000000000000000000000
000110100000000101000000000000000000000000000000000000
000000000000000000000000000001001010000000000000000000
000000000000000000000000000000101110000000010000100000

.logic_tile 9 28
000000001110100101000000010000001100010000000100000000
000001000001000011000011000000001100000000000000000000
011000000001011101000111000000000001000000100000000100
000000000000100001100010100001001000000000000000000000
110000001000001101000000000000000001000000000100000001
110000000000000111100000001011001011000000100000000000
000000000000000011100010100101000000000000000000000000
000000000000000111100011110000001110000001000000000010
000000000000001101000000010111001111000110100000000000
000010100000000001100010000001101010001111110000000000
000000000000000000000000010111111001001000000000000000
000000000000000000000010000101101001101000000010000000
000000000000000000000110111000000001000000000110000000
000000000000001101000011011001001101000000100000000000
110000000000000000000110001101001001010111100000000000
100000000000000000000000000101011011000111010000000000

.logic_tile 10 28
000000000000000001100000001011111010000010000000000000
000000100000000101000010110101101001000000000000000000
011000000000000000000111110000011100000000000100000001
000000000000000111000010100001000000000100000000000010
110001000000101101000010111101011101101000000000000000
110010100000000001000111111011101001001000000000000000
000000000000000101000000001011011000001101000010000001
000000000000001101000010101001000000001100000000100000
000001000000001001000110100011001110100000000000000000
000000100000000111100000000001111011000000000001000000
000000000000001001100110111111111100111111000000000000
000010100000001001000010011101101000101001000000000000
000000000000000000000110011111001010100000000010000000
000000000000001101000010000111001010000000000000000000
110000000000000101000010100001100000000001000010000001
100000000000000000000000000011000000000011000001100000

.logic_tile 11 28
000001000000000000000000001011011100000010000000000000
000000000000000101000000001011011101000000000000000000
011000000000000000000000000111000000000001000100000000
000000000000000000000010110011100000000000000010000000
010001000000100000000110100101100000000000000100000000
110010101100010000000000000000001101000000010010000000
000000000000001000000000000001111111000000100000000000
000000000000001111000010101111101011100000010000000000
000001001000000001100000010000001100000100000000000000
000010000110000000000010000000001111000000000000100000
000000000000000011100010110011101111000000000000000000
000010100000000000000110000000101100000000010000000100
000000000000010101100110111000000000000000000100000000
000000000000100000000011011011001110000000100010000000
110000000000000101000110000001011110000000000100000000
100000000000000000000000000000010000001000000000000000

.logic_tile 12 28
000000000000001000000011101101000000000000000000000100
000000100001010111000011111011101000000000010000000000
011000000000001101000000000000000000000000000100000000
000000000000000111000000001111000000000010001000000000
010000000000000000000010110101101011110011110000000000
010000000001011101000110100111111101010010100000000000
000000000000000001000011110000000000000000100110000000
000000000000000000000010100000001110000000001000000000
000010000000000111100000011001011111010000000001000000
000001100001000001100010100011111011110000000000000000
000000000000001111000000011101001100111111000000000000
000001000000000111100010100001111010010110000001000000
000000000000101001100000001011011100010111100000000000
000000101100010111000011110101001100001011100000000000
110000000000000000000000010001100000000000000100000000
100000000000000000000010000000000000000001001000100010

.logic_tile 13 28
000000000000001111100011101011011101010111100000000000
000000000001010001000000000001111010000111010000000000
011000000000000000000000010101111001010000000000000100
000000100000000111000011110000111100000000000000000000
010100000110000101100111100000001110000100000100100000
110100000000000000000111110000000000000000001000000000
000010000000011011100011100101011110000100000000000000
000001000000000111000000001001000000001100000000000000
000000000110001000000011100101101010010000100000000000
000001000000000111000000000000011000000000010000000000
000000000001000101000011101011011010000001000000000000
000001000111100000100100000111000000001001000000000000
000000001000100000000000000001000000000000000100000000
000000000001010111000000000000000000000001001001000000
110000000000001001100000000000000001000000100100000000
100000000000100111000010010000001111000000001000000000

.logic_tile 14 28
000000000001000111100000000111100000000001000000000000
000000000000000000100010011011001001000001010000000000
011000000000000111000000010001100001000001000000000000
000000000001000000000011110101101101000010100000000000
000001000000101001100110100000011110000000000000000000
000010000001011111000011110101011001000110100000000000
000000000000000001100111110101011100111110110100100000
000000000000000000000010101101111000111110100000000000
000001000000000001000000011000001111010100000000000000
000010000000000000000011011101011100000100000000000000
000000000000001000000111110001101110000001000000000000
000001000001010011000010100011100000000110000000000000
000000000000000111100000001101100000000001000010000000
000000000000000000100010110101101001000010100000000000
000000001010001000000111010001111111010100000000000000
000000000000000001000111110000111000001000000000000000

.logic_tile 15 28
000010000000001000000000010111011111010000000000000000
000001000000000001000011110000001001000000000000000000
011000001000000001100000010111101101101011110100100000
000000000000000000000011100011111101100011110000100000
000000000000001000000000011101001111111110110100000000
000000100000000101000010100011111010111110100000000010
000000000000000111100000001001011110111000000000000000
000000000000000000000011101111111100111100000000000000
000000000000001101100000010011011011100011110110000000
000000001010100101000011100011011111110011110000000000
000000000000000101100110111001011110111000000000000000
000001000000011111000010101111011100111100000000000000
000100000001010000000000001011011101101001010000000000
000100000001110011000010101111001101010100100000000000
000000000110001001000111010111111101111110110100000000
000000000000001111100010100101001000111001110000000100

.logic_tile 16 28
000000000000001000000110000001011100000010000000000000
000000000000000111000000000000110000000000000000000000
000000000100000111000111110101111100100000110000000000
000000000000000000000111010011001001010000100000100100
000001001110000000000000001011011001101100000000000000
000000100001000000000000000101001100101000000000000000
000000000001000101000000000111000001000010000000000000
000000000000100000000010100000101111000000000010000000
000010100110100101100000001111100001000000100000000000
000001000000010000000000001001001101000001010000000000
000000000000001000000110101001001110000000000000000000
000000000000000001000110011001010000001000000000000000
000000000000000000000011100111111010000000000000000000
000000000000000000000100000000110000000001000000000000
000000000000011000000000000000000001000010000000000000
000000000000001101000011011001001011000000000000000000

.logic_tile 17 28
000000000000000101100011001001011100110000010000000000
000000000000001001000010101001001000110000110000000000
011000000000000111100011110111111000000100000000000000
000000000000001111100110100000000000000000000000000000
000000000000000101000000010001111110101011110100000010
000000000000000000000011110011101010110111110000000000
000001000000000101000000000001011111101111010100100100
000010000000010000000011100001011011101111000000000000
000000000110001000000000000001001111101001010000000000
000000000000000001000000000001001001010100100000000000
000001000000001101100000001011101000101111010100000000
000010001000010001000000001001011011111111010000100000
000000000000101000000000000001001001101011110100000000
000000000001000101000000000001011010010011110001100000
000001100000000101100110111000011111000000000000000000
000000000000001101100011100001001111000000100000000000

.logic_tile 18 28
000000000000000000000011101001011010000001000000000000
000000001000000000000111110111100000000000000000000000
011001000000000000000000010001100000000000000100000000
000000000000010000000010110000100000000001000000000001
000000000000100111000000000000001110000100000100000100
000000100011000000000000000000010000000000000000000000
000000000000001000000000001011000000000000000000000000
000000000000001011000000000011001001000000100000000000
000000000000101000000000000000001110000100000100000000
000000100000011101000011000000000000000000000000000010
000000000110000111000000001011000000000000000000000000
000000000000000000100000000011101001000000100000000000
000000000000000000000000000001011100000000000000000000
000000000000000001000010000000101010001000000000000000
000000000000000111000000000001000001000010000000000000
000000000000000000100011110000101111000000000000000000

.ramt_tile 19 28
000000000000001000000111000111111000000000
000000000000001111000011100000110000001000
011000000010000000000111000001011010000000
000000000000000011000111110000110000000000
110000000000000000000111101011011000001000
110000000000000000000100001011010000000000
000000000000000111100111000111011010000000
000000000000000111100111101011010000010000
000001000000000111100011100111011000000100
000010000000000000100000001101110000000000
000010000100100000000000001001111010000000
000000000000000000000010000101010000000000
000000000000010001000111111101111000000000
000000000000100000000011011001110000100000
010000000010000000000000010001011010000000
110000000000000000000011101001010000000000

.logic_tile 20 28
000010100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
011000000000000000000111000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000100
000000000000000000000011100000010000000000000001000000
000000000000101000000000000000000000000000000000000000
000100000000011101000000000000000000000000000000000000
000000000000000000000000001011011001111001110010000000
000000000000000000000000001001011011111010110000000000
000000000001010000000011100101000000000001000010000000
000000000000100000000100001111001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000001000000000000000000000110000110000001000
000000000000001101000000000000000000110000110000000000
001000000000000000000000000000000000110000110000001000
001000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000001000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000001000000100000000000000000011100000100000100000000
000010100001000000000000000000010000000000001000000000
011000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000001000000001
110000000000100001000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000100000000000000000000001000000000
000000000000100000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000001000000000101100111000011011100000010000000000000
000000100000100101000010101001001101000000000000000000
011000000000000000000000010000000000000000000100000000
000000000000000000000011110011001010000000100000000000
010000000000101101000110010000000001000000000110000000
110000000001010101000111111011001010000000100000000000
000000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000001100000010111000001000000000000000010
000010100000000000000010000000101010000001000000000000
000000000000000001100000000011100001000000000110000000
000000000000000000000011000000101100000000010000000000
000000001100000000000000010001011010000011000000000000
000000000000000000000010000001001010000001000000000000
110000000000000000000000000101111000010111100000000000
100000000000000000000000001001011011001011100010000000

.logic_tile 10 29
000000001010000000000011100101101101000010000000000000
000000000000000000000100001011001110000000000000000000
011000000000001000000010110111000001000000100000000000
000000000000000001000110100000101101000000000001000000
010000000000000000000010110111001010000000000100000000
110000000000000000000011110000110000001000000000000001
000000000000001111100111000111011000100000000000000000
000000000000001001000000000111011001000000000000000000
000001000000000001100000010001100001000000000100000100
000000100001010000000010100000101000000000010000000000
000000000000000111000110000000011001000100000000000000
000000000000000000100000000000001001000000000000100000
000001001010101101100110111011111001010111100010000000
000010100001000001000010000101011011001011100000000000
110000000000000001100000000000001111010000000100000000
100000000000000000000000000000011101000000000010000000

.logic_tile 11 29
000001000000000000000000011000000000000000100000000100
000000100000000101000010100001001101000000000000000000
011000000000001101000110001011101101000010000000000000
000000000000000001100100000001001010000000000000000000
110000000000100111100000010001100000000000100000000000
110000000001010000100011110000101001000000000000000010
000000000000000000000110100000000001000000100100000000
000000000000001101000100000000001100000000001010000000
000000000001011000000000010101000000000000000100000000
000000000000100001000010100000100000000001001010000000
000010100000001001000000000001001111100000000000000000
000000000000000101000000001111001111000000000000000000
000000001100000101100010000000000000000000000110000000
000000000000000000000110100101000000000010001000000000
110000000000000000000000010000011010000100000100000100
100000000000000000000010100000010000000000001000100000

.logic_tile 12 29
000000000110000000000110010000001010010000000100000001
000000000001000000000010010000001001000000000000000010
011100000000000000000000010101101100000010000000000000
000000000000000000000010101001111010000000000000000000
110001000000001000000000010000011010000000000100000000
110010000001010001000011001011000000000100000010000000
000000000000001001100110000000000000000000000100000001
000000000000000101000010111001001011000000100000100000
000000000000100000000010110101100001000000100010000000
000000000001000000000110000000101011000000000000000000
000000000000000000000000000101111000000000000110000000
000000000000000000000000000000010000001000000000000000
000001000000000101100111100011011111000010000000000000
000010001111010000000000000111111010000000000000000000
110000000000000000000000010000011011010000000100000000
100000000000000000000010100000011011000000000000000000

.logic_tile 13 29
000000000110000000000000000001101010000000000100000000
000000100000001101000000000000100000001000000000100000
011000000000001001100010110000001010000000000110000000
000000000001000001000010001011000000000100000000000000
110000001000101001100000001111011110000110100000000000
010000000001000001000000001101001111001111110000000000
000000000000000000000110100001011001000010000000000000
000000000000000101000011110011001000000000000001000000
000010100000100101100110111111100000000000000000000000
000001100000010000000011101001100000000010000000000010
000000000010000000000000000000000001000000000000000000
000000000000000000000011110101001001000010000000000010
000010100000000000000010001111100000000001000110000000
000001001110000111000100001001100000000000000000000000
110000000000001000000000011000011101000000000001000000
100000000000000011000010100101011011000110100000000000

.logic_tile 14 29
000010000000000101100010001111011000010111100000000000
000001000001010001000011110111001001000111010000000000
011000000000000011100010100000001110000000000000000000
000000000000001001000000000001010000000010000000000010
010010101010000111100111010101111110000001000000000000
110001000000000000100011000001000000000110000000000000
000000000110000111100000000001100000000000000110000000
000000000000001111000000000000000000000001001000000000
000000000001011000000111101011101110000100000000000000
000000000001100001000000000101010000001100000000000000
000000001010000111100000000111001100010000000000000000
000000000000000000100000001101001101110000000000000010
000000001000001001000110010000001000000100000100000000
000010100000001111000010000000010000000000001000000000
110000000000000111000000000101011011010000100000000000
100000000000001111100000000000001001000000010010000000

.logic_tile 15 29
000000001010000111000111101111011010000000000000000000
000010100000001111000100001011100000000100000000000000
011000000000001111100000010001001111010100000000000000
000000000000000101100010010000011000001000000000000000
000001000000001001100000001101001010111000000000000000
000010000000000001100011101001011010111100000000000000
000000000000001000000000011000011101010000000000000000
000000000000101111000010101011011010000000000000000000
000000000000001000000110010111011010000001000000000000
000000000000000111000011110111010000000110000010000000
000000000000000111100111010111111000101011110110000000
000000000000000000100011100001101001111011110000000000
000000000000000001100110110001111100010111100000000000
000001000000001111000111000011001101001011100000000000
000000000000000000000110100001101010101001010000000000
000000000000000000000000001101101101010100100000000000

.logic_tile 16 29
000000000000000101000110011011011001101111010100000000
000000001100000000000011100011101010111111010000100000
011000000001011011100000000111111001010000100000000000
000000000000000111100010100000001011000000010000000000
000010100000000001100111100001011101101001010000000000
000001000001010000000000001001011001010100100000000000
000000000000000011000000011101001110000000000000000000
000000000000001001000010100101100000001000000000000000
000001000001010011100110100111100000000000100000000000
000010000000100000000000001111101010000000110000000000
000000000000001001100110100111001010000000000000000000
000000000000000111000000000011010000001000000000000000
000000001010000111100111100001001001101001010000000000
000000000001010000000100001001011001010100100000000000
000000000000000101100000011001011000101001010000000000
000000000000000000100011110011111000101000010000000000

.logic_tile 17 29
000000000000000011100111101111011011111110110100000100
000000000000000000100100001111011100111110100000000000
011000000000001111000111110111111101101111010110000000
000000000000000001000110010101001000111111010000000000
000000000110001000000110000001011011111110110100000000
000000000000001011000100000011001000110110110000000010
000000000000000000000010111111011011101001010000000000
000000000000001111000010001001011111010100100000000000
000000000000000000000000001001111110101001010000000000
000000000000000001000000001001111110101000010000000000
000000000000000000000000001111001111101001010000000000
000000000000000111000010001001101111010100100000000000
000010100001011001100110100111111000111000000000000000
000001000000100111100000000111111011111100000000000000
000000000000001001100111011011100000000000000000000000
000000000000001111000010010111101001000000100000000000

.logic_tile 18 29
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000111100011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101001111000000000000000000
000000000000000000000000000000011100001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100001000000000000000100000000
000000100000000000000000000000100000000001000001000001
010000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000001000000000000000000000110000110000001000
000000000000001111000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000010000000000110000110000001000
000000000000000000000011000000000000110000110000000000
000000010000000000000000000011000000110000110000001000
000000010000000000000000000000100000110000110000000000
000000000000001000000000000101000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000001000000000000001000000110000110000001000
000000000000000011000000000000100000110000110000000000
000000000000000000000000010101100000110000110000001000
000000000000000000000010110000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000111100000000000000100000100
000000000000000000000000000000000000000001000000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000010000011100000100000100000000
000000000000000000000011110000010000000000001010000000
000000000000000000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001001000000000

.logic_tile 11 30
000000000000000000000000000011101110000000000100000000
000000000000000000000000000000100000001000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000000100000000
000000000000000101000000001011001010000000100010000000
000000001100000000000110000101101100000100000000000000
000000000000000000000000000000010000000000000000000010
000000000100000000000110100000000001000000000000000010
000000000000000000000000000111001101000010000000000000
000000000000001000000011100000000000000000000000000000
000000001000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000110001000000000011000001101010100000000000000
000000000000000101000011110001001011000100000010000000
011000000000001001100011101101011001000110000000000000
000000000000000011000010011101011000000010000000000000
010000001100001111000000000101011100000010000000000000
010001000000001001100000001011001000000000000000000000
000000001010000111000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000001000001001000010100000000000000000000000000000
000000000000000101100000000001001100000000000000000000
000000000000000000000000000000000000001000000000000000
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000010000000000001000000000
110000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001001000000000

.logic_tile 13 30
000000000000000000000000010000001110000100000000000000
000000000000000000000010000000011101000000000000000010
011000000000000001100000001011100000000000000000000000
000000000000000000000000000001000000000010000001000000
110000000000000000000000000000001110000000000100000000
110000000000000000000000001011010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000111000000011101010000000100000000
000000000000000101000000000000001000000000000010000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
110000000000000011100000001111101001010111100000000000
100000000000000000000000001011011011000111010000000000

.logic_tile 14 30
000000000000000000000000000101001101010100000000000000
000000000000000000000000000000101100001000000000000000
011000000000000000000000000101111010000001000000000000
000000000000000000000000000111100000001001000000000000
110000001010000000000000010111100000000000000100000000
010000000000000111000010000000000000000001001000000000
000000000000000111100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000001100000010000001010000100000100000000
000010100000000000000011110000000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 15 30
000000000000001000000111001011000000000001000000000000
000000000001010101000110101101001010000010100001000000
011000000000001000000010110001101000111110110100000100
000000000000000101000011101111111001111101010000000000
000000000000000111100111001011011110000100000000000000
000000000000000000100111110001000000001100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000111000010010000000000000000000000000000
000000000000000111100010010111100001000000100000000000
000000000000000000100111101011101100000000110000000000
000000000000000111100000011111001011101111010100000000
000000000000000011000010101001111100111111100001000000
000000000000000000000010010101111010111110110100000000
000000001100000000000010000001011011111101010000000100
000000000000001000000000010000011100010100000000000000
000000000000000001000011001101011101000100000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000010000011111001010111100000000000
000000000000000000000000001111011111000111010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001000000000000000
000000000000000000
010000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000011110000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000000000000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000011110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000001111000000010
000100000000000000
000000000000000000
000000000000000001
000001110000100110
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000001110000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 clk12_$glb_clk
.sym 5 sys_rst_$glb_sr
.sym 6 $abc$35911$n3047_$glb_ce
.sym 7 $abc$35911$n229_$glb_sr
.sym 8 $abc$35911$n3109_$glb_ce
.sym 9 clk12_$glb_clk
.sym 10 $abc$35911$n3068_$glb_ce
.sym 11 $abc$35911$n232_$glb_sr
.sym 12 $abc$35911$n3049_$glb_ce
.sym 13 spram_datain01[9]
.sym 14 spram_datain01[10]
.sym 15 spram_datain01[15]
.sym 16 spram_datain01[14]
.sym 17 spram_datain01[11]
.sym 18 spram_datain01[8]
.sym 19 spram_datain01[13]
.sym 20 spram_datain11[3]
.sym 21 spram_datain01[4]
.sym 24 spram_datain01[3]
.sym 25 spram_datain01[6]
.sym 27 spram_datain11[7]
.sym 28 spram_datain11[4]
.sym 30 spram_datain01[0]
.sym 31 spram_datain01[7]
.sym 32 spram_datain11[1]
.sym 33 spram_datain01[5]
.sym 35 spram_datain11[6]
.sym 36 spram_datain01[2]
.sym 39 spram_datain11[5]
.sym 40 spram_datain01[1]
.sym 42 spram_datain11[0]
.sym 43 spram_datain01[12]
.sym 44 spram_datain11[2]
.sym 45 spram_datain11[0]
.sym 46 spram_datain01[8]
.sym 47 spram_datain01[0]
.sym 48 spram_datain11[1]
.sym 49 spram_datain01[9]
.sym 50 spram_datain01[1]
.sym 51 spram_datain11[2]
.sym 52 spram_datain01[10]
.sym 53 spram_datain01[2]
.sym 54 spram_datain11[3]
.sym 55 spram_datain01[11]
.sym 56 spram_datain01[3]
.sym 57 spram_datain11[4]
.sym 58 spram_datain01[12]
.sym 59 spram_datain01[4]
.sym 60 spram_datain11[5]
.sym 61 spram_datain01[13]
.sym 62 spram_datain01[5]
.sym 63 spram_datain11[6]
.sym 64 spram_datain01[14]
.sym 65 spram_datain01[6]
.sym 66 spram_datain11[7]
.sym 67 spram_datain01[15]
.sym 68 spram_datain01[7]
.sym 101 $abc$35911$n3417
.sym 102 $abc$35911$n2990_1
.sym 103 $abc$35911$n2975
.sym 104 $abc$35911$n3422
.sym 105 $abc$35911$n3431_1
.sym 106 $abc$35911$n2964
.sym 107 $abc$35911$n2995
.sym 108 $abc$35911$n3427_1
.sym 116 spram_datain11[0]
.sym 117 spram_datain01[0]
.sym 118 spram_datain11[12]
.sym 119 spram_datain11[5]
.sym 120 spram_datain01[5]
.sym 121 spram_datain01[2]
.sym 122 spram_datain01[12]
.sym 123 spram_datain11[2]
.sym 131 spram_dataout01[0]
.sym 132 spram_dataout01[1]
.sym 133 spram_dataout01[2]
.sym 134 spram_dataout01[3]
.sym 135 spram_dataout01[4]
.sym 136 spram_dataout01[5]
.sym 137 spram_dataout01[6]
.sym 138 spram_dataout01[7]
.sym 142 $abc$35911$n2964
.sym 146 $abc$35911$n3422
.sym 179 array_muxed0[1]
.sym 181 array_muxed0[7]
.sym 204 spram_maskwren11[2]
.sym 205 spram_dataout01[5]
.sym 206 spram_datain01[14]
.sym 208 spram_datain01[8]
.sym 209 spram_datain01[13]
.sym 212 array_muxed0[14]
.sym 215 spram_datain01[15]
.sym 222 spram_datain11[5]
.sym 223 spram_datain11[1]
.sym 226 spram_datain01[3]
.sym 227 spram_dataout01[7]
.sym 229 spram_dataout01[0]
.sym 231 spram_dataout01[1]
.sym 232 spram_datain01[1]
.sym 237 spram_datain01[11]
.sym 246 slave_sel_r[2]
.sym 247 spram_dataout01[3]
.sym 248 spram_datain11[3]
.sym 249 spram_datain01[9]
.sym 255 spram_dataout01[8]
.sym 256 spram_dataout01[6]
.sym 258 spram_dataout11[5]
.sym 261 spram_dataout01[11]
.sym 264 spram_dataout11[8]
.sym 268 array_muxed0[9]
.sym 270 array_muxed0[2]
.sym 271 spram_dataout11[1]
.sym 272 spram_datain01[6]
.sym 273 spram_dataout11[2]
.sym 275 spram_datain11[7]
.sym 276 spram_dataout11[3]
.sym 277 array_muxed0[5]
.sym 278 spram_dataout11[4]
.sym 279 spram_datain01[7]
.sym 280 array_muxed1[21]
.sym 281 array_muxed0[13]
.sym 282 spram_dataout11[6]
.sym 283 spram_datain11[6]
.sym 284 spram_datain01[2]
.sym 286 array_muxed0[6]
.sym 288 spram_dataout11[11]
.sym 289 array_muxed0[13]
.sym 290 array_muxed0[12]
.sym 291 spram_datain11[0]
.sym 294 spram_dataout01[2]
.sym 298 spram_dataout01[4]
.sym 307 spram_datain01[4]
.sym 308 spram_datain01[10]
.sym 315 spram_datain11[4]
.sym 321 array_muxed0[8]
.sym 331 spram_dataout11[7]
.sym 336 array_muxed0[10]
.sym 353 spram_maskwren11[2]
.sym 359 clk12_$glb_clk
.sym 364 array_muxed0[8]
.sym 366 array_muxed0[12]
.sym 367 array_muxed0[4]
.sym 368 array_muxed0[10]
.sym 370 array_muxed0[0]
.sym 371 spram_datain11[14]
.sym 372 spram_datain11[8]
.sym 373 spram_datain11[11]
.sym 374 array_muxed0[0]
.sym 376 spram_datain11[10]
.sym 378 array_muxed0[13]
.sym 381 spram_datain11[12]
.sym 382 array_muxed0[1]
.sym 383 array_muxed0[6]
.sym 384 array_muxed0[7]
.sym 385 array_muxed0[9]
.sym 386 spram_datain11[13]
.sym 387 array_muxed0[2]
.sym 389 array_muxed0[3]
.sym 390 array_muxed0[1]
.sym 391 spram_datain11[15]
.sym 393 array_muxed0[5]
.sym 394 array_muxed0[11]
.sym 395 spram_datain11[9]
.sym 396 array_muxed0[8]
.sym 397 array_muxed0[0]
.sym 398 spram_datain11[8]
.sym 399 array_muxed0[9]
.sym 400 array_muxed0[1]
.sym 401 spram_datain11[9]
.sym 402 array_muxed0[10]
.sym 403 array_muxed0[2]
.sym 404 spram_datain11[10]
.sym 405 array_muxed0[11]
.sym 406 array_muxed0[3]
.sym 407 spram_datain11[11]
.sym 408 array_muxed0[12]
.sym 409 array_muxed0[4]
.sym 410 spram_datain11[12]
.sym 411 array_muxed0[13]
.sym 412 array_muxed0[5]
.sym 413 spram_datain11[13]
.sym 414 array_muxed0[0]
.sym 415 array_muxed0[6]
.sym 416 spram_datain11[14]
.sym 417 array_muxed0[1]
.sym 418 array_muxed0[7]
.sym 419 spram_datain11[15]
.sym 453 spram_datain01[6]
.sym 454 spram_datain11[7]
.sym 456 spram_datain01[7]
.sym 458 spram_datain11[6]
.sym 466 spram_dataout01[8]
.sym 467 spram_dataout01[9]
.sym 468 spram_dataout01[10]
.sym 469 spram_dataout01[11]
.sym 470 spram_dataout01[12]
.sym 471 spram_dataout01[13]
.sym 472 spram_dataout01[14]
.sym 473 spram_dataout01[15]
.sym 494 array_muxed0[10]
.sym 514 spram_datain01[4]
.sym 515 spram_datain11[11]
.sym 516 spram_datain11[4]
.sym 518 spram_datain11[10]
.sym 524 array_muxed0[0]
.sym 526 spram_dataout01[9]
.sym 529 array_muxed0[0]
.sym 530 spram_datain11[14]
.sym 531 spram_dataout01[12]
.sym 532 spram_datain11[12]
.sym 533 spram_dataout01[13]
.sym 534 spram_datain11[15]
.sym 535 spram_dataout01[14]
.sym 537 array_muxed0[4]
.sym 538 spram_datain11[13]
.sym 539 spram_datain11[9]
.sym 541 array_muxed0[3]
.sym 543 array_muxed0[6]
.sym 544 spram_dataout01[10]
.sym 548 spram_datain01[10]
.sym 560 spram_datain11[8]
.sym 561 array_muxed0[14]
.sym 562 array_muxed1[16]
.sym 563 spram_dataout11[14]
.sym 564 $PACKER_VCC_NET
.sym 565 spram_dataout11[15]
.sym 567 array_muxed1[18]
.sym 568 $PACKER_VCC_NET
.sym 570 spram_maskwren01[0]
.sym 571 spram_dataout11[10]
.sym 572 array_muxed0[11]
.sym 573 spram_dataout01[15]
.sym 581 array_muxed0[4]
.sym 591 array_muxed0[11]
.sym 593 spram_maskwren01[0]
.sym 594 spram_maskwren11[0]
.sym 596 spram_maskwren01[2]
.sym 598 $PACKER_VCC_NET
.sym 600 spram_maskwren01[2]
.sym 601 array_muxed0[10]
.sym 602 spram_maskwren11[0]
.sym 605 array_muxed0[8]
.sym 606 $PACKER_VCC_NET
.sym 607 array_muxed0[3]
.sym 608 spram_maskwren01[0]
.sym 609 array_muxed0[9]
.sym 610 array_muxed0[4]
.sym 611 array_muxed0[13]
.sym 612 array_muxed0[2]
.sym 613 spram_wren0
.sym 614 spram_maskwren11[2]
.sym 615 array_muxed0[6]
.sym 618 array_muxed0[7]
.sym 619 array_muxed0[12]
.sym 620 array_muxed0[5]
.sym 621 spram_wren0
.sym 622 spram_maskwren11[2]
.sym 623 spram_maskwren01[0]
.sym 624 array_muxed0[10]
.sym 625 array_muxed0[2]
.sym 626 spram_maskwren01[0]
.sym 627 array_muxed0[11]
.sym 628 array_muxed0[3]
.sym 629 spram_maskwren01[2]
.sym 630 array_muxed0[12]
.sym 631 array_muxed0[4]
.sym 632 spram_maskwren01[2]
.sym 633 array_muxed0[13]
.sym 634 array_muxed0[5]
.sym 635 spram_maskwren11[0]
.sym 636 spram_wren0
.sym 637 array_muxed0[6]
.sym 638 spram_maskwren11[0]
.sym 639 spram_wren0
.sym 640 array_muxed0[7]
.sym 641 spram_maskwren11[2]
.sym 642 $PACKER_VCC_NET
.sym 643 array_muxed0[8]
.sym 644 spram_maskwren11[2]
.sym 645 $PACKER_VCC_NET
.sym 646 array_muxed0[9]
.sym 693 spram_dataout11[0]
.sym 694 spram_dataout11[1]
.sym 695 spram_dataout11[2]
.sym 696 spram_dataout11[3]
.sym 697 spram_dataout11[4]
.sym 698 spram_dataout11[5]
.sym 699 spram_dataout11[6]
.sym 700 spram_dataout11[7]
.sym 742 spram_maskwren01[2]
.sym 746 spram_maskwren01[2]
.sym 748 array_muxed1[22]
.sym 749 spram_dataout11[0]
.sym 750 array_muxed0[14]
.sym 752 spram_maskwren11[0]
.sym 772 array_muxed0[2]
.sym 776 array_muxed0[3]
.sym 778 array_muxed0[9]
.sym 781 array_muxed0[5]
.sym 782 spram_wren0
.sym 784 array_muxed0[8]
.sym 785 array_muxed0[8]
.sym 789 spram_dataout11[12]
.sym 791 spram_dataout11[13]
.sym 792 $PACKER_GND_NET
.sym 796 spram_dataout11[5]
.sym 797 spram_dataout11[8]
.sym 820 $PACKER_GND_NET
.sym 828 $PACKER_GND_NET
.sym 840 $PACKER_VCC_NET
.sym 844 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 920 spram_dataout11[8]
.sym 921 spram_dataout11[9]
.sym 922 spram_dataout11[10]
.sym 923 spram_dataout11[11]
.sym 924 spram_dataout11[12]
.sym 925 spram_dataout11[13]
.sym 926 spram_dataout11[14]
.sym 927 spram_dataout11[15]
.sym 951 basesoc_dat_w[2]
.sym 980 spram_dataout11[9]
.sym 1009 $abc$35911$n2735
.sym 1133 basesoc_ctrl_bus_errors[0]
.sym 1189 $abc$35911$n2739
.sym 1358 $PACKER_GND_NET
.sym 1386 $abc$35911$n2739
.sym 1399 $abc$35911$n2739
.sym 1428 array_muxed0[4]
.sym 1434 basesoc_ctrl_bus_errors[0]
.sym 1438 $PACKER_VCC_NET
.sym 1566 sys_rst
.sym 1624 $abc$35911$n2739
.sym 1637 $abc$35911$n5489
.sym 1651 $abc$35911$n2870
.sym 1759 basesoc_uart_rx_fifo_consume[1]
.sym 1801 basesoc_ctrl_bus_errors[28]
.sym 1968 basesoc_uart_rx_fifo_level0[0]
.sym 1969 $abc$35911$n6090
.sym 1972 $abc$35911$n6091
.sym 2029 basesoc_uart_rx_fifo_consume[1]
.sym 2030 basesoc_uart_rx_fifo_do_read
.sym 2033 $abc$35911$n2739
.sym 2035 $abc$35911$n2895
.sym 2041 $abc$35911$n2890
.sym 2055 basesoc_uart_rx_fifo_consume[1]
.sym 2192 $abc$35911$n6093
.sym 2193 $abc$35911$n6096
.sym 2194 $abc$35911$n6099
.sym 2195 basesoc_uart_rx_fifo_level0[3]
.sym 2283 basesoc_uart_rx_fifo_wrport_we
.sym 2291 $PACKER_VCC_NET
.sym 2407 array_muxed0[1]
.sym 2469 $abc$35911$n2870
.sym 2500 $PACKER_VCC_NET
.sym 2501 basesoc_uart_rx_fifo_wrport_we
.sym 2606 $PACKER_VCC_NET
.sym 2614 array_muxed0[7]
.sym 2823 $abc$35911$n3230
.sym 2826 $PACKER_VCC_NET
.sym 2840 basesoc_uart_phy_tx_bitcount[0]
.sym 2908 $PACKER_VCC_NET
.sym 3067 basesoc_dat_w[1]
.sym 3342 $abc$35911$n3003
.sym 3664 led_dat_re
.sym 3674 csrbankarray_csrbank2_dat0_w[0]
.sym 3694 $abc$35911$n4487
.sym 3699 csrbankarray_csrbank2_dat0_w[0]
.sym 3769 led_dat_re
.sym 3883 csrbankarray_csrbank2_addr0_w[0]
.sym 3884 csrbankarray_csrbank2_dat0_w[3]
.sym 3902 csrbankarray_csrbank2_ctrl0_w[1]
.sym 3907 csrbankarray_csrbank2_dat0_w[3]
.sym 3908 csrbankarray_csrbank2_addr0_w[0]
.sym 3935 csrbankarray_csrbank2_dat0_re
.sym 4111 csrbankarray_csrbank2_ctrl0_w[2]
.sym 4128 $abc$35911$n4017_1
.sym 4134 csrbankarray_csrbank2_ctrl0_w[2]
.sym 4204 csrbankarray_csrbank2_addr0_w[2]
.sym 4357 $abc$35911$n4276
.sym 4581 picorv32.instr_bne
.sym 4625 csrbankarray_csrbank2_ctrl0_w[0]
.sym 4655 led_dat_re
.sym 4670 csrbankarray_csrbank2_ctrl0_w[0]
.sym 4829 $abc$35911$n2884_1
.sym 4874 picorv32.is_alu_reg_imm
.sym 5022 $abc$35911$n2889
.sym 5042 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 5083 $abc$35911$n3050
.sym 5091 csrbankarray_csrbank2_addr0_w[2]
.sym 5246 picorv32.mem_rdata_q[13]
.sym 5416 picorv32.is_alu_reg_reg
.sym 5420 csrbankarray_csrbank2_dat0_w[6]
.sym 5427 picorv32.is_lb_lh_lw_lbu_lhu
.sym 5458 picorv32.is_lb_lh_lw_lbu_lhu
.sym 5496 picorv32.is_slli_srli_srai
.sym 5497 csrbankarray_csrbank2_dat0_w[6]
.sym 5507 led_dat_re
.sym 5517 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5520 csrbankarray_csrbank2_dat0_w[6]
.sym 5624 picorv32.instr_retirq
.sym 5723 led_rgba_pwm[0]
.sym 5725 led_rgba_pwm[1]
.sym 5727 led_rgba_pwm[2]
.sym 5946 csrbankarray_csrbank2_addr0_w[2]
.sym 5968 csrbankarray_csrbank2_dat0_w[1]
.sym 5971 csrbankarray_csrbank2_dat0_w[2]
.sym 5974 csrbankarray_csrbank2_ctrl0_w[0]
.sym 5977 csrbankarray_csrbank2_dat0_w[6]
.sym 5978 csrbankarray_csrbank2_dat0_w[4]
.sym 5979 csrbankarray_csrbank2_dat0_w[5]
.sym 5980 csrbankarray_csrbank2_dat0_w[7]
.sym 5981 led_dat_re
.sym 5982 csrbankarray_csrbank2_addr0_w[2]
.sym 5985 csrbankarray_csrbank2_dat0_w[0]
.sym 5986 csrbankarray_csrbank2_addr0_w[0]
.sym 5992 csrbankarray_csrbank2_addr0_w[3]
.sym 5995 csrbankarray_csrbank2_dat0_w[3]
.sym 5996 csrbankarray_csrbank2_addr0_w[1]
.sym 5998 csrbankarray_csrbank2_dat0_w[6]
.sym 5999 csrbankarray_csrbank2_ctrl0_w[0]
.sym 6001 csrbankarray_csrbank2_dat0_w[7]
.sym 6002 led_dat_re
.sym 6004 led_dat_re
.sym 6005 csrbankarray_csrbank2_dat0_w[0]
.sym 6008 csrbankarray_csrbank2_dat0_w[1]
.sym 6010 csrbankarray_csrbank2_addr0_w[0]
.sym 6011 csrbankarray_csrbank2_dat0_w[2]
.sym 6013 csrbankarray_csrbank2_addr0_w[1]
.sym 6014 csrbankarray_csrbank2_dat0_w[3]
.sym 6016 csrbankarray_csrbank2_addr0_w[2]
.sym 6017 csrbankarray_csrbank2_dat0_w[4]
.sym 6019 csrbankarray_csrbank2_addr0_w[3]
.sym 6020 csrbankarray_csrbank2_dat0_w[5]
.sym 6072 led_rgba_pwm[0]
.sym 6073 led_rgba_pwm[1]
.sym 6074 led_rgba_pwm[2]
.sym 6091 csrbankarray_csrbank2_dat0_w[4]
.sym 6092 csrbankarray_csrbank2_dat0_w[2]
.sym 6121 csrbankarray_csrbank2_dat0_w[5]
.sym 6122 csrbankarray_csrbank2_dat0_w[7]
.sym 6126 csrbankarray_csrbank2_dat0_w[1]
.sym 6135 csrbankarray_csrbank2_addr0_w[3]
.sym 6140 csrbankarray_csrbank2_addr0_w[1]
.sym 6188 clk12
.sym 6193 clk12
.sym 6305 clk12
.sym 6422 led_rgba_pwm[1]
.sym 6428 led_rgba_pwm[0]
.sym 6432 led_rgba_pwm[2]
.sym 6438 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6456 csrbankarray_csrbank2_ctrl0_w[2]
.sym 6459 led_rgba_pwm[0]
.sym 6462 led_rgba_pwm[1]
.sym 6465 led_rgba_pwm[2]
.sym 6673 spram_datain01[9]
.sym 6674 spram_datain11[9]
.sym 6675 spram_maskwren01[0]
.sym 6676 spram_datain01[13]
.sym 6677 spram_maskwren11[0]
.sym 6678 spram_datain01[15]
.sym 6679 spram_datain11[13]
.sym 6680 spram_datain11[15]
.sym 6689 $abc$35911$n3417
.sym 6719 spram_dataout01[8]
.sym 6720 spram_dataout01[6]
.sym 6722 spram_dataout01[5]
.sym 6723 slave_sel_r[2]
.sym 6724 spram_dataout01[4]
.sym 6725 spram_dataout01[11]
.sym 6726 spram_dataout01[3]
.sym 6727 spram_dataout11[8]
.sym 6728 spram_dataout01[2]
.sym 6730 spram_dataout11[5]
.sym 6732 spram_dataout11[4]
.sym 6733 spram_dataout11[11]
.sym 6734 spram_dataout11[1]
.sym 6735 array_muxed0[14]
.sym 6736 spram_dataout11[2]
.sym 6738 spram_dataout11[3]
.sym 6744 spram_dataout11[6]
.sym 6746 spram_dataout01[1]
.sym 6748 array_muxed0[14]
.sym 6749 spram_dataout01[6]
.sym 6750 spram_dataout11[6]
.sym 6751 slave_sel_r[2]
.sym 6754 slave_sel_r[2]
.sym 6755 array_muxed0[14]
.sym 6756 spram_dataout11[3]
.sym 6757 spram_dataout01[3]
.sym 6760 array_muxed0[14]
.sym 6761 slave_sel_r[2]
.sym 6762 spram_dataout01[1]
.sym 6763 spram_dataout11[1]
.sym 6766 slave_sel_r[2]
.sym 6767 array_muxed0[14]
.sym 6768 spram_dataout11[8]
.sym 6769 spram_dataout01[8]
.sym 6772 array_muxed0[14]
.sym 6773 slave_sel_r[2]
.sym 6774 spram_dataout01[4]
.sym 6775 spram_dataout11[4]
.sym 6778 spram_dataout01[11]
.sym 6779 array_muxed0[14]
.sym 6780 slave_sel_r[2]
.sym 6781 spram_dataout11[11]
.sym 6784 array_muxed0[14]
.sym 6785 spram_dataout11[2]
.sym 6786 spram_dataout01[2]
.sym 6787 slave_sel_r[2]
.sym 6790 slave_sel_r[2]
.sym 6791 array_muxed0[14]
.sym 6792 spram_dataout01[5]
.sym 6793 spram_dataout11[5]
.sym 6825 spram_datain11[8]
.sym 6826 spram_datain11[4]
.sym 6827 spram_datain11[10]
.sym 6828 spram_datain11[1]
.sym 6829 spram_datain01[4]
.sym 6830 spram_datain01[8]
.sym 6831 spram_datain01[10]
.sym 6832 spram_datain01[1]
.sym 6837 spram_dataout11[14]
.sym 6838 spram_dataout11[10]
.sym 6842 spram_dataout01[15]
.sym 6846 spram_dataout11[15]
.sym 6848 spram_maskwren01[0]
.sym 6853 spram_datain11[13]
.sym 6854 $abc$35911$n2995
.sym 6855 spram_datain11[15]
.sym 6856 $abc$35911$n3427_1
.sym 6859 spram_datain11[9]
.sym 6863 $abc$35911$n2975
.sym 6866 array_muxed1[26]
.sym 6875 array_muxed1[31]
.sym 6877 array_muxed1[28]
.sym 6878 $abc$35911$n2990_1
.sym 6880 array_muxed0[10]
.sym 6881 array_muxed1[29]
.sym 6885 $abc$35911$n3431_1
.sym 6906 array_muxed0[14]
.sym 6908 array_muxed1[21]
.sym 6919 array_muxed1[18]
.sym 6930 array_muxed1[16]
.sym 6933 array_muxed1[28]
.sym 6935 array_muxed0[14]
.sym 6938 array_muxed1[16]
.sym 6941 array_muxed1[16]
.sym 6944 array_muxed0[14]
.sym 6947 array_muxed0[14]
.sym 6949 array_muxed1[28]
.sym 6954 array_muxed0[14]
.sym 6956 array_muxed1[21]
.sym 6959 array_muxed0[14]
.sym 6961 array_muxed1[21]
.sym 6965 array_muxed1[18]
.sym 6966 array_muxed0[14]
.sym 6971 array_muxed1[28]
.sym 6973 array_muxed0[14]
.sym 6977 array_muxed1[18]
.sym 6978 array_muxed0[14]
.sym 7021 spram_dataout11[12]
.sym 7024 array_muxed1[27]
.sym 7027 array_muxed1[17]
.sym 7030 spram_dataout11[13]
.sym 7031 spram_dataout01[10]
.sym 7033 array_muxed1[19]
.sym 7034 spram_datain11[1]
.sym 7035 spram_datain11[5]
.sym 7036 array_muxed1[20]
.sym 7038 basesoc_ctrl_bus_errors[1]
.sym 7039 array_muxed1[23]
.sym 7042 spram_datain01[1]
.sym 7055 array_muxed1[23]
.sym 7067 array_muxed1[22]
.sym 7077 array_muxed0[14]
.sym 7094 array_muxed1[22]
.sym 7097 array_muxed0[14]
.sym 7100 array_muxed0[14]
.sym 7101 array_muxed1[23]
.sym 7114 array_muxed0[14]
.sym 7115 array_muxed1[23]
.sym 7124 array_muxed0[14]
.sym 7125 array_muxed1[22]
.sym 7156 basesoc_ctrl_bus_errors[1]
.sym 7162 $abc$35911$n2735
.sym 7163 $PACKER_VCC_NET
.sym 7166 $PACKER_VCC_NET
.sym 7170 spram_wren0
.sym 7174 array_muxed0[3]
.sym 7175 array_muxed1[21]
.sym 7176 array_muxed0[9]
.sym 7177 array_muxed0[5]
.sym 7178 array_muxed0[2]
.sym 7185 basesoc_ctrl_bus_errors[0]
.sym 7304 basesoc_ctrl_bus_errors[2]
.sym 7305 basesoc_ctrl_bus_errors[3]
.sym 7306 basesoc_ctrl_bus_errors[4]
.sym 7307 basesoc_ctrl_bus_errors[5]
.sym 7308 basesoc_ctrl_bus_errors[6]
.sym 7309 basesoc_ctrl_bus_errors[7]
.sym 7317 basesoc_ctrl_reset_reset_r
.sym 7319 $abc$35911$n2735
.sym 7320 array_muxed0[12]
.sym 7321 array_muxed0[6]
.sym 7322 array_muxed0[13]
.sym 7323 $abc$35911$n2735
.sym 7324 array_muxed0[13]
.sym 7332 $abc$35911$n2990_1
.sym 7335 array_muxed1[31]
.sym 7449 basesoc_ctrl_bus_errors[8]
.sym 7450 basesoc_ctrl_bus_errors[9]
.sym 7451 basesoc_ctrl_bus_errors[10]
.sym 7452 basesoc_ctrl_bus_errors[11]
.sym 7453 basesoc_ctrl_bus_errors[12]
.sym 7454 basesoc_ctrl_bus_errors[13]
.sym 7455 basesoc_ctrl_bus_errors[14]
.sym 7456 basesoc_ctrl_bus_errors[15]
.sym 7461 basesoc_we
.sym 7462 basesoc_ctrl_bus_errors[6]
.sym 7466 basesoc_ctrl_bus_errors[0]
.sym 7467 array_muxed1[18]
.sym 7469 array_muxed0[11]
.sym 7471 array_muxed1[16]
.sym 7472 basesoc_ctrl_bus_errors[2]
.sym 7473 basesoc_dat_w[1]
.sym 7479 $abc$35911$n3431_1
.sym 7501 basesoc_ctrl_bus_errors[0]
.sym 7508 $PACKER_VCC_NET
.sym 7517 $abc$35911$n2739
.sym 7542 $PACKER_VCC_NET
.sym 7544 basesoc_ctrl_bus_errors[0]
.sym 7569 $abc$35911$n2739
.sym 7570 clk12_$glb_clk
.sym 7571 sys_rst_$glb_sr
.sym 7596 basesoc_ctrl_bus_errors[16]
.sym 7597 basesoc_ctrl_bus_errors[17]
.sym 7598 basesoc_ctrl_bus_errors[18]
.sym 7599 basesoc_ctrl_bus_errors[19]
.sym 7600 basesoc_ctrl_bus_errors[20]
.sym 7601 basesoc_ctrl_bus_errors[21]
.sym 7602 basesoc_ctrl_bus_errors[22]
.sym 7603 basesoc_ctrl_bus_errors[23]
.sym 7608 $abc$35911$n3201
.sym 7612 $PACKER_GND_NET
.sym 7614 basesoc_adr[3]
.sym 7616 basesoc_ctrl_bus_errors[0]
.sym 7618 $abc$35911$n5482_1
.sym 7622 array_muxed1[23]
.sym 7623 array_muxed1[20]
.sym 7625 array_muxed1[19]
.sym 7628 basesoc_ctrl_bus_errors[14]
.sym 7743 basesoc_ctrl_bus_errors[24]
.sym 7744 basesoc_ctrl_bus_errors[25]
.sym 7745 basesoc_ctrl_bus_errors[26]
.sym 7746 basesoc_ctrl_bus_errors[27]
.sym 7747 basesoc_ctrl_bus_errors[28]
.sym 7748 basesoc_ctrl_bus_errors[29]
.sym 7749 basesoc_ctrl_bus_errors[30]
.sym 7750 basesoc_ctrl_bus_errors[31]
.sym 7755 $abc$35911$n2739
.sym 7756 basesoc_ctrl_bus_errors[22]
.sym 7759 sys_rst
.sym 7761 $abc$35911$n3199
.sym 7762 basesoc_ctrl_bus_errors[16]
.sym 7763 $abc$35911$n2739
.sym 7776 $PACKER_VCC_NET
.sym 7892 basesoc_uart_rx_fifo_produce[2]
.sym 7893 basesoc_uart_rx_fifo_produce[3]
.sym 7894 $abc$35911$n2895
.sym 7896 $abc$35911$n2890
.sym 7897 basesoc_uart_rx_fifo_produce[0]
.sym 7898 $abc$35911$n2874_1
.sym 7902 $abc$35911$n5485
.sym 7905 basesoc_ctrl_bus_errors[27]
.sym 7911 basesoc_ctrl_bus_errors[25]
.sym 7913 basesoc_ctrl_bus_errors[26]
.sym 7914 basesoc_dat_w[3]
.sym 7918 $abc$35911$n2870
.sym 7920 basesoc_ctrl_bus_errors[29]
.sym 7949 $abc$35911$n2895
.sym 7961 basesoc_uart_rx_fifo_consume[1]
.sym 8003 basesoc_uart_rx_fifo_consume[1]
.sym 8010 $abc$35911$n2895
.sym 8011 clk12_$glb_clk
.sym 8012 sys_rst_$glb_sr
.sym 8037 $abc$35911$n2870
.sym 8039 basesoc_uart_rx_fifo_level0[1]
.sym 8040 $abc$35911$n2884
.sym 8048 $abc$35911$n3417
.sym 8060 $PACKER_VCC_NET
.sym 8066 basesoc_dat_w[1]
.sym 8080 $abc$35911$n2870
.sym 8081 basesoc_uart_rx_fifo_level0[0]
.sym 8082 $abc$35911$n6090
.sym 8088 basesoc_uart_rx_fifo_wrport_we
.sym 8103 $PACKER_VCC_NET
.sym 8109 $abc$35911$n6091
.sym 8129 basesoc_uart_rx_fifo_wrport_we
.sym 8130 $abc$35911$n6090
.sym 8132 $abc$35911$n6091
.sym 8136 basesoc_uart_rx_fifo_level0[0]
.sym 8137 $PACKER_VCC_NET
.sym 8155 basesoc_uart_rx_fifo_level0[0]
.sym 8156 $PACKER_VCC_NET
.sym 8157 $abc$35911$n2870
.sym 8158 clk12_$glb_clk
.sym 8159 sys_rst_$glb_sr
.sym 8186 $abc$35911$n6094
.sym 8187 $abc$35911$n6097
.sym 8188 $abc$35911$n6100
.sym 8189 $abc$35911$n3264
.sym 8190 basesoc_uart_rx_fifo_level0[4]
.sym 8191 basesoc_uart_rx_fifo_level0[2]
.sym 8200 basesoc_uart_rx_fifo_wrport_we
.sym 8203 $abc$35911$n2870
.sym 8207 $PACKER_VCC_NET
.sym 8212 $PACKER_VCC_NET
.sym 8227 basesoc_uart_rx_fifo_level0[1]
.sym 8228 $abc$35911$n6096
.sym 8236 basesoc_uart_rx_fifo_level0[0]
.sym 8243 $abc$35911$n2870
.sym 8245 $PACKER_VCC_NET
.sym 8246 basesoc_uart_rx_fifo_wrport_we
.sym 8247 basesoc_uart_rx_fifo_level0[4]
.sym 8248 basesoc_uart_rx_fifo_level0[2]
.sym 8252 $abc$35911$n6097
.sym 8253 $PACKER_VCC_NET
.sym 8254 basesoc_uart_rx_fifo_level0[3]
.sym 8257 $nextpnr_ICESTORM_LC_4$O
.sym 8260 basesoc_uart_rx_fifo_level0[0]
.sym 8263 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 8265 basesoc_uart_rx_fifo_level0[1]
.sym 8266 $PACKER_VCC_NET
.sym 8269 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 8271 basesoc_uart_rx_fifo_level0[2]
.sym 8272 $PACKER_VCC_NET
.sym 8273 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 8275 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 8277 basesoc_uart_rx_fifo_level0[3]
.sym 8278 $PACKER_VCC_NET
.sym 8279 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 8283 $PACKER_VCC_NET
.sym 8284 basesoc_uart_rx_fifo_level0[4]
.sym 8285 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 8288 basesoc_uart_rx_fifo_wrport_we
.sym 8289 $abc$35911$n6097
.sym 8290 $abc$35911$n6096
.sym 8304 $abc$35911$n2870
.sym 8305 clk12_$glb_clk
.sym 8306 sys_rst_$glb_sr
.sym 8342 $PACKER_VCC_NET
.sym 8359 basesoc_dat_w[2]
.sym 8362 basesoc_uart_phy_tx_bitcount[1]
.sym 8364 $PACKER_VCC_NET
.sym 8480 $abc$35911$n6198
.sym 8481 $abc$35911$n6200
.sym 8482 basesoc_uart_phy_tx_bitcount[3]
.sym 8483 basesoc_uart_phy_tx_bitcount[2]
.sym 8484 $abc$35911$n3230
.sym 8491 picorv32.alu_out_q[12]
.sym 8502 basesoc_dat_w[5]
.sym 8506 $abc$35911$n2769
.sym 8507 basesoc_dat_w[3]
.sym 8633 basesoc_picorv323[3]
.sym 8638 $abc$35911$n3230
.sym 8643 $PACKER_VCC_NET
.sym 8650 $PACKER_VCC_NET
.sym 8654 basesoc_dat_w[1]
.sym 8930 $PACKER_VCC_NET
.sym 8950 $abc$35911$n3003
.sym 8952 basesoc_dat_w[2]
.sym 8953 $PACKER_VCC_NET
.sym 9072 csrbankarray_csrbank2_dat0_w[0]
.sym 9078 $abc$35911$n4456_1
.sym 9096 basesoc_dat_w[3]
.sym 9213 csrbankarray_csrbank2_addr0_w[3]
.sym 9214 csrbankarray_csrbank2_addr0_w[1]
.sym 9215 csrbankarray_csrbank2_addr0_w[2]
.sym 9219 csrbankarray_csrbank2_addr0_w[0]
.sym 9221 picorv32.reg_pc[11]
.sym 9230 picorv32.instr_bgeu
.sym 9239 basesoc_ctrl_reset_reset_r
.sym 9242 basesoc_dat_w[1]
.sym 9246 csrbankarray_csrbank2_addr0_w[3]
.sym 9248 csrbankarray_csrbank2_addr0_w[1]
.sym 9270 csrbankarray_csrbank2_dat0_re
.sym 9289 csrbankarray_csrbank2_dat0_re
.sym 9334 clk12_$glb_clk
.sym 9335 sys_rst_$glb_sr
.sym 9361 csrbankarray_csrbank2_dat0_w[2]
.sym 9367 csrbankarray_csrbank2_dat0_w[1]
.sym 9378 $abc$35911$n3003
.sym 9383 csrbankarray_csrbank2_addr0_w[2]
.sym 9390 $abc$35911$n4452_1
.sym 9516 $abc$35911$n4272
.sym 9520 basesoc_picorv327[2]
.sym 9524 $abc$35911$n3010
.sym 9528 basesoc_picorv327[20]
.sym 9541 $PACKER_VCC_NET
.sym 9678 picorv32.is_alu_reg_imm
.sym 9801 picorv32.instr_slti
.sym 9802 $abc$35911$n2893
.sym 9803 picorv32.instr_sltiu
.sym 9804 picorv32.instr_sltu
.sym 9805 $abc$35911$n2884_1
.sym 9806 picorv32.instr_andi
.sym 9807 picorv32.instr_and
.sym 9808 picorv32.instr_slt
.sym 9809 $abc$35911$n3417
.sym 9815 $abc$35911$n4452_1
.sym 9835 csrbankarray_csrbank2_addr0_w[3]
.sym 9836 csrbankarray_csrbank2_addr0_w[1]
.sym 9954 picorv32.instr_sh
.sym 9955 picorv32.instr_slli
.sym 9965 $abc$35911$n3886
.sym 9969 $abc$35911$n2893
.sym 9977 picorv32.instr_sh
.sym 9981 $abc$35911$n3475_1
.sym 10103 $PACKER_VCC_NET
.sym 10107 picorv32.cpu_state[2]
.sym 10256 picorv32.mem_rdata_q[14]
.sym 10407 picorv32.instr_lh
.sym 10408 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 10413 csrbankarray_csrbank2_addr0_w[1]
.sym 10416 csrbankarray_csrbank2_addr0_w[3]
.sym 10544 picorv32.mem_wordsize[1]
.sym 10691 $PACKER_VCC_NET
.sym 11229 spram_datain11[14]
.sym 11230 $abc$35911$n2999
.sym 11231 spram_maskwren11[2]
.sym 11232 spram_datain01[3]
.sym 11233 spram_maskwren01[2]
.sym 11234 spram_datain11[3]
.sym 11235 $abc$35911$n3437_1
.sym 11236 spram_datain01[14]
.sym 11273 array_muxed0[14]
.sym 11277 array_muxed2[2]
.sym 11288 array_muxed1[25]
.sym 11293 array_muxed1[29]
.sym 11295 array_muxed1[31]
.sym 11306 array_muxed0[14]
.sym 11307 array_muxed1[25]
.sym 11312 array_muxed1[25]
.sym 11313 array_muxed0[14]
.sym 11316 array_muxed0[14]
.sym 11318 array_muxed2[2]
.sym 11323 array_muxed0[14]
.sym 11325 array_muxed1[29]
.sym 11328 array_muxed2[2]
.sym 11330 array_muxed0[14]
.sym 11336 array_muxed1[31]
.sym 11337 array_muxed0[14]
.sym 11340 array_muxed0[14]
.sym 11342 array_muxed1[29]
.sym 11346 array_muxed1[31]
.sym 11347 array_muxed0[14]
.sym 11359 spram_datain11[11]
.sym 11364 spram_datain01[11]
.sym 11366 slave_sel_r[2]
.sym 11369 array_muxed1[19]
.sym 11375 spram_dataout01[0]
.sym 11376 array_muxed2[3]
.sym 11377 spram_dataout01[7]
.sym 11386 spram_dataout11[7]
.sym 11389 spram_datain11[14]
.sym 11398 spram_maskwren01[2]
.sym 11399 spram_maskwren11[0]
.sym 11402 $abc$35911$n3437_1
.sym 11405 array_muxed2[2]
.sym 11408 array_muxed0[14]
.sym 11410 spram_dataout11[0]
.sym 11428 array_muxed1[25]
.sym 11442 array_muxed1[17]
.sym 11447 array_muxed1[26]
.sym 11450 array_muxed1[20]
.sym 11451 array_muxed0[14]
.sym 11458 array_muxed1[24]
.sym 11468 array_muxed0[14]
.sym 11470 array_muxed1[24]
.sym 11474 array_muxed1[20]
.sym 11475 array_muxed0[14]
.sym 11479 array_muxed1[26]
.sym 11482 array_muxed0[14]
.sym 11485 array_muxed1[17]
.sym 11487 array_muxed0[14]
.sym 11491 array_muxed1[20]
.sym 11494 array_muxed0[14]
.sym 11497 array_muxed1[24]
.sym 11499 array_muxed0[14]
.sym 11503 array_muxed1[26]
.sym 11504 array_muxed0[14]
.sym 11509 array_muxed0[14]
.sym 11511 array_muxed1[17]
.sym 11519 basesoc_ctrl_storage[11]
.sym 11525 basesoc_dat_w[5]
.sym 11526 basesoc_dat_w[5]
.sym 11531 array_muxed0[6]
.sym 11532 $abc$35911$n3427_1
.sym 11533 spram_dataout01[12]
.sym 11535 spram_dataout01[13]
.sym 11536 $abc$35911$n2995
.sym 11537 spram_dataout01[14]
.sym 11538 $abc$35911$n2975
.sym 11539 array_muxed0[3]
.sym 11540 basesoc_dat_w[3]
.sym 11544 array_muxed1[24]
.sym 11546 $abc$35911$n2725
.sym 11547 spram_datain01[8]
.sym 11640 basesoc_ctrl_storage[29]
.sym 11642 basesoc_ctrl_storage[24]
.sym 11644 basesoc_ctrl_storage[27]
.sym 11645 basesoc_ctrl_storage[26]
.sym 11653 array_muxed1[28]
.sym 11660 array_muxed1[26]
.sym 11663 $abc$35911$n3201
.sym 11665 basesoc_ctrl_storage[11]
.sym 11667 $abc$35911$n3195
.sym 11670 sys_rst
.sym 11673 sys_rst
.sym 11680 sys_rst
.sym 11681 basesoc_ctrl_bus_errors[1]
.sym 11682 $abc$35911$n2735
.sym 11703 basesoc_ctrl_bus_errors[0]
.sym 11709 $abc$35911$n2739
.sym 11719 basesoc_ctrl_bus_errors[1]
.sym 11756 sys_rst
.sym 11757 basesoc_ctrl_bus_errors[0]
.sym 11758 $abc$35911$n2739
.sym 11759 $abc$35911$n2735
.sym 11760 clk12_$glb_clk
.sym 11761 sys_rst_$glb_sr
.sym 11762 $abc$35911$n5488_1
.sym 11763 $abc$35911$n3211
.sym 11764 $abc$35911$n4931
.sym 11765 $abc$35911$n2721
.sym 11766 $abc$35911$n4919
.sym 11767 $abc$35911$n3210
.sym 11768 basesoc_ctrl_storage[7]
.sym 11769 $abc$35911$n4930
.sym 11774 array_muxed0[10]
.sym 11776 array_muxed1[29]
.sym 11783 basesoc_dat_w[1]
.sym 11791 basesoc_adr[2]
.sym 11792 basesoc_ctrl_bus_errors[19]
.sym 11795 $abc$35911$n2739
.sym 11796 basesoc_ctrl_bus_errors[21]
.sym 11806 basesoc_ctrl_bus_errors[3]
.sym 11809 basesoc_ctrl_bus_errors[6]
.sym 11812 basesoc_ctrl_bus_errors[1]
.sym 11816 basesoc_ctrl_bus_errors[5]
.sym 11818 basesoc_ctrl_bus_errors[7]
.sym 11821 basesoc_ctrl_bus_errors[2]
.sym 11822 basesoc_ctrl_bus_errors[0]
.sym 11830 $abc$35911$n2739
.sym 11831 basesoc_ctrl_bus_errors[4]
.sym 11835 $nextpnr_ICESTORM_LC_0$O
.sym 11837 basesoc_ctrl_bus_errors[0]
.sym 11841 $auto$alumacc.cc:474:replace_alu$5963.C[2]
.sym 11843 basesoc_ctrl_bus_errors[1]
.sym 11847 $auto$alumacc.cc:474:replace_alu$5963.C[3]
.sym 11850 basesoc_ctrl_bus_errors[2]
.sym 11851 $auto$alumacc.cc:474:replace_alu$5963.C[2]
.sym 11853 $auto$alumacc.cc:474:replace_alu$5963.C[4]
.sym 11856 basesoc_ctrl_bus_errors[3]
.sym 11857 $auto$alumacc.cc:474:replace_alu$5963.C[3]
.sym 11859 $auto$alumacc.cc:474:replace_alu$5963.C[5]
.sym 11861 basesoc_ctrl_bus_errors[4]
.sym 11863 $auto$alumacc.cc:474:replace_alu$5963.C[4]
.sym 11865 $auto$alumacc.cc:474:replace_alu$5963.C[6]
.sym 11867 basesoc_ctrl_bus_errors[5]
.sym 11869 $auto$alumacc.cc:474:replace_alu$5963.C[5]
.sym 11871 $auto$alumacc.cc:474:replace_alu$5963.C[7]
.sym 11874 basesoc_ctrl_bus_errors[6]
.sym 11875 $auto$alumacc.cc:474:replace_alu$5963.C[6]
.sym 11877 $auto$alumacc.cc:474:replace_alu$5963.C[8]
.sym 11879 basesoc_ctrl_bus_errors[7]
.sym 11881 $auto$alumacc.cc:474:replace_alu$5963.C[7]
.sym 11882 $abc$35911$n2739
.sym 11883 clk12_$glb_clk
.sym 11884 sys_rst_$glb_sr
.sym 11885 $abc$35911$n5482_1
.sym 11886 $abc$35911$n4926_1
.sym 11887 $abc$35911$n3212
.sym 11888 $abc$35911$n3209
.sym 11889 $abc$35911$n4945
.sym 11890 $abc$35911$n5481
.sym 11891 basesoc_ctrl_storage[15]
.sym 11892 $abc$35911$n3213
.sym 11898 basesoc_ctrl_bus_errors[1]
.sym 11903 $abc$35911$n2876
.sym 11905 basesoc_ctrl_bus_errors[3]
.sym 11906 $abc$35911$n2719
.sym 11907 basesoc_dat_w[7]
.sym 11908 basesoc_ctrl_bus_errors[14]
.sym 11911 basesoc_ctrl_bus_errors[13]
.sym 11914 basesoc_ctrl_bus_errors[4]
.sym 11918 $abc$35911$n2876
.sym 11921 $auto$alumacc.cc:474:replace_alu$5963.C[8]
.sym 11929 basesoc_ctrl_bus_errors[11]
.sym 11935 basesoc_ctrl_bus_errors[9]
.sym 11936 basesoc_ctrl_bus_errors[10]
.sym 11938 basesoc_ctrl_bus_errors[12]
.sym 11942 basesoc_ctrl_bus_errors[8]
.sym 11944 $abc$35911$n2739
.sym 11947 basesoc_ctrl_bus_errors[13]
.sym 11948 basesoc_ctrl_bus_errors[14]
.sym 11949 basesoc_ctrl_bus_errors[15]
.sym 11958 $auto$alumacc.cc:474:replace_alu$5963.C[9]
.sym 11961 basesoc_ctrl_bus_errors[8]
.sym 11962 $auto$alumacc.cc:474:replace_alu$5963.C[8]
.sym 11964 $auto$alumacc.cc:474:replace_alu$5963.C[10]
.sym 11966 basesoc_ctrl_bus_errors[9]
.sym 11968 $auto$alumacc.cc:474:replace_alu$5963.C[9]
.sym 11970 $auto$alumacc.cc:474:replace_alu$5963.C[11]
.sym 11972 basesoc_ctrl_bus_errors[10]
.sym 11974 $auto$alumacc.cc:474:replace_alu$5963.C[10]
.sym 11976 $auto$alumacc.cc:474:replace_alu$5963.C[12]
.sym 11979 basesoc_ctrl_bus_errors[11]
.sym 11980 $auto$alumacc.cc:474:replace_alu$5963.C[11]
.sym 11982 $auto$alumacc.cc:474:replace_alu$5963.C[13]
.sym 11984 basesoc_ctrl_bus_errors[12]
.sym 11986 $auto$alumacc.cc:474:replace_alu$5963.C[12]
.sym 11988 $auto$alumacc.cc:474:replace_alu$5963.C[14]
.sym 11991 basesoc_ctrl_bus_errors[13]
.sym 11992 $auto$alumacc.cc:474:replace_alu$5963.C[13]
.sym 11994 $auto$alumacc.cc:474:replace_alu$5963.C[15]
.sym 11997 basesoc_ctrl_bus_errors[14]
.sym 11998 $auto$alumacc.cc:474:replace_alu$5963.C[14]
.sym 12000 $auto$alumacc.cc:474:replace_alu$5963.C[16]
.sym 12003 basesoc_ctrl_bus_errors[15]
.sym 12004 $auto$alumacc.cc:474:replace_alu$5963.C[15]
.sym 12005 $abc$35911$n2739
.sym 12006 clk12_$glb_clk
.sym 12007 sys_rst_$glb_sr
.sym 12008 $abc$35911$n5480_1
.sym 12009 $abc$35911$n3214
.sym 12010 $abc$35911$n4939
.sym 12011 $abc$35911$n4946
.sym 12012 $abc$35911$n2739
.sym 12013 $abc$35911$n5489
.sym 12014 $abc$35911$n3215
.sym 12015 $abc$35911$n3205
.sym 12022 basesoc_ctrl_bus_errors[13]
.sym 12024 basesoc_ctrl_bus_errors[9]
.sym 12026 basesoc_ctrl_bus_errors[10]
.sym 12027 basesoc_dat_w[5]
.sym 12028 basesoc_ctrl_bus_errors[11]
.sym 12029 $abc$35911$n3195
.sym 12030 $PACKER_VCC_NET
.sym 12031 $abc$35911$n3284
.sym 12033 $abc$35911$n2739
.sym 12034 $abc$35911$n2890
.sym 12036 basesoc_ctrl_bus_errors[22]
.sym 12039 $abc$35911$n2739
.sym 12040 $abc$35911$n2895
.sym 12042 basesoc_ctrl_bus_errors[17]
.sym 12044 $auto$alumacc.cc:474:replace_alu$5963.C[16]
.sym 12051 basesoc_ctrl_bus_errors[18]
.sym 12057 basesoc_ctrl_bus_errors[16]
.sym 12060 $abc$35911$n2739
.sym 12061 basesoc_ctrl_bus_errors[20]
.sym 12066 basesoc_ctrl_bus_errors[17]
.sym 12070 basesoc_ctrl_bus_errors[21]
.sym 12076 basesoc_ctrl_bus_errors[19]
.sym 12079 basesoc_ctrl_bus_errors[22]
.sym 12080 basesoc_ctrl_bus_errors[23]
.sym 12081 $auto$alumacc.cc:474:replace_alu$5963.C[17]
.sym 12083 basesoc_ctrl_bus_errors[16]
.sym 12085 $auto$alumacc.cc:474:replace_alu$5963.C[16]
.sym 12087 $auto$alumacc.cc:474:replace_alu$5963.C[18]
.sym 12090 basesoc_ctrl_bus_errors[17]
.sym 12091 $auto$alumacc.cc:474:replace_alu$5963.C[17]
.sym 12093 $auto$alumacc.cc:474:replace_alu$5963.C[19]
.sym 12096 basesoc_ctrl_bus_errors[18]
.sym 12097 $auto$alumacc.cc:474:replace_alu$5963.C[18]
.sym 12099 $auto$alumacc.cc:474:replace_alu$5963.C[20]
.sym 12101 basesoc_ctrl_bus_errors[19]
.sym 12103 $auto$alumacc.cc:474:replace_alu$5963.C[19]
.sym 12105 $auto$alumacc.cc:474:replace_alu$5963.C[21]
.sym 12107 basesoc_ctrl_bus_errors[20]
.sym 12109 $auto$alumacc.cc:474:replace_alu$5963.C[20]
.sym 12111 $auto$alumacc.cc:474:replace_alu$5963.C[22]
.sym 12114 basesoc_ctrl_bus_errors[21]
.sym 12115 $auto$alumacc.cc:474:replace_alu$5963.C[21]
.sym 12117 $auto$alumacc.cc:474:replace_alu$5963.C[23]
.sym 12119 basesoc_ctrl_bus_errors[22]
.sym 12121 $auto$alumacc.cc:474:replace_alu$5963.C[22]
.sym 12123 $auto$alumacc.cc:474:replace_alu$5963.C[24]
.sym 12125 basesoc_ctrl_bus_errors[23]
.sym 12127 $auto$alumacc.cc:474:replace_alu$5963.C[23]
.sym 12128 $abc$35911$n2739
.sym 12129 clk12_$glb_clk
.sym 12130 sys_rst_$glb_sr
.sym 12131 $abc$35911$n3208
.sym 12133 $abc$35911$n5486_1
.sym 12134 $abc$35911$n3207_1
.sym 12135 $abc$35911$n5485
.sym 12136 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 12137 $abc$35911$n3206
.sym 12138 $abc$35911$n4925
.sym 12139 $abc$35911$n3193
.sym 12140 basesoc_picorv328[26]
.sym 12143 basesoc_ctrl_bus_errors[29]
.sym 12144 $abc$35911$n2990_1
.sym 12145 $abc$35911$n2837_1
.sym 12147 $abc$35911$n2719
.sym 12148 array_muxed1[31]
.sym 12149 basesoc_ctrl_bus_errors[18]
.sym 12152 basesoc_dat_w[3]
.sym 12153 basesoc_adr[3]
.sym 12158 basesoc_uart_rx_fifo_produce[0]
.sym 12159 $abc$35911$n2739
.sym 12161 sys_rst
.sym 12164 basesoc_uart_rx_fifo_produce[2]
.sym 12167 $auto$alumacc.cc:474:replace_alu$5963.C[24]
.sym 12176 basesoc_ctrl_bus_errors[28]
.sym 12185 basesoc_ctrl_bus_errors[29]
.sym 12186 basesoc_ctrl_bus_errors[30]
.sym 12190 basesoc_ctrl_bus_errors[26]
.sym 12191 basesoc_ctrl_bus_errors[27]
.sym 12195 basesoc_ctrl_bus_errors[31]
.sym 12196 basesoc_ctrl_bus_errors[24]
.sym 12197 basesoc_ctrl_bus_errors[25]
.sym 12199 $abc$35911$n2739
.sym 12204 $auto$alumacc.cc:474:replace_alu$5963.C[25]
.sym 12206 basesoc_ctrl_bus_errors[24]
.sym 12208 $auto$alumacc.cc:474:replace_alu$5963.C[24]
.sym 12210 $auto$alumacc.cc:474:replace_alu$5963.C[26]
.sym 12212 basesoc_ctrl_bus_errors[25]
.sym 12214 $auto$alumacc.cc:474:replace_alu$5963.C[25]
.sym 12216 $auto$alumacc.cc:474:replace_alu$5963.C[27]
.sym 12219 basesoc_ctrl_bus_errors[26]
.sym 12220 $auto$alumacc.cc:474:replace_alu$5963.C[26]
.sym 12222 $auto$alumacc.cc:474:replace_alu$5963.C[28]
.sym 12225 basesoc_ctrl_bus_errors[27]
.sym 12226 $auto$alumacc.cc:474:replace_alu$5963.C[27]
.sym 12228 $auto$alumacc.cc:474:replace_alu$5963.C[29]
.sym 12231 basesoc_ctrl_bus_errors[28]
.sym 12232 $auto$alumacc.cc:474:replace_alu$5963.C[28]
.sym 12234 $auto$alumacc.cc:474:replace_alu$5963.C[30]
.sym 12236 basesoc_ctrl_bus_errors[29]
.sym 12238 $auto$alumacc.cc:474:replace_alu$5963.C[29]
.sym 12240 $auto$alumacc.cc:474:replace_alu$5963.C[31]
.sym 12242 basesoc_ctrl_bus_errors[30]
.sym 12244 $auto$alumacc.cc:474:replace_alu$5963.C[30]
.sym 12247 basesoc_ctrl_bus_errors[31]
.sym 12250 $auto$alumacc.cc:474:replace_alu$5963.C[31]
.sym 12251 $abc$35911$n2739
.sym 12252 clk12_$glb_clk
.sym 12253 sys_rst_$glb_sr
.sym 12256 basesoc_uart_rx_fifo_consume[2]
.sym 12257 basesoc_uart_rx_fifo_consume[3]
.sym 12259 basesoc_uart_rx_fifo_consume[0]
.sym 12270 $abc$35911$n3290
.sym 12275 $abc$35911$n3431_1
.sym 12278 sys_rst
.sym 12286 $abc$35911$n3199
.sym 12288 basesoc_adr[2]
.sym 12297 $PACKER_VCC_NET
.sym 12298 basesoc_uart_rx_fifo_produce[3]
.sym 12302 basesoc_uart_rx_fifo_produce[0]
.sym 12305 basesoc_uart_rx_fifo_produce[2]
.sym 12306 $abc$35911$n2890
.sym 12315 basesoc_uart_rx_fifo_do_read
.sym 12316 basesoc_uart_rx_fifo_consume[0]
.sym 12318 basesoc_uart_rx_fifo_produce[1]
.sym 12321 sys_rst
.sym 12324 basesoc_uart_rx_fifo_wrport_we
.sym 12327 $nextpnr_ICESTORM_LC_14$O
.sym 12329 basesoc_uart_rx_fifo_produce[0]
.sym 12333 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 12336 basesoc_uart_rx_fifo_produce[1]
.sym 12339 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 12341 basesoc_uart_rx_fifo_produce[2]
.sym 12343 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 12348 basesoc_uart_rx_fifo_produce[3]
.sym 12349 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 12353 basesoc_uart_rx_fifo_consume[0]
.sym 12354 basesoc_uart_rx_fifo_do_read
.sym 12355 sys_rst
.sym 12364 basesoc_uart_rx_fifo_wrport_we
.sym 12365 sys_rst
.sym 12370 basesoc_uart_rx_fifo_produce[0]
.sym 12373 $PACKER_VCC_NET
.sym 12374 $abc$35911$n2890
.sym 12375 clk12_$glb_clk
.sym 12376 sys_rst_$glb_sr
.sym 12377 $abc$35911$n2875
.sym 12378 basesoc_uart_rx_fifo_readable
.sym 12379 $abc$35911$n2867
.sym 12381 basesoc_uart_rx_fifo_do_read
.sym 12382 basesoc_uart_rx_fifo_wrport_we
.sym 12391 $PACKER_VCC_NET
.sym 12392 array_muxed1[19]
.sym 12394 array_muxed1[23]
.sym 12396 basesoc_uart_rx_fifo_consume[1]
.sym 12397 basesoc_uart_rx_fifo_produce[3]
.sym 12400 array_muxed1[20]
.sym 12403 csrbankarray_csrbank2_dat0_w[7]
.sym 12404 basesoc_uart_rx_fifo_produce[1]
.sym 12405 $abc$35911$n3369
.sym 12407 csrbankarray_csrbank2_dat0_w[5]
.sym 12412 basesoc_uart_rx_fifo_produce[0]
.sym 12420 basesoc_uart_rx_fifo_level0[1]
.sym 12421 basesoc_uart_rx_fifo_level0[0]
.sym 12438 sys_rst
.sym 12445 $abc$35911$n2884
.sym 12446 basesoc_uart_rx_fifo_do_read
.sym 12447 basesoc_uart_rx_fifo_wrport_we
.sym 12451 sys_rst
.sym 12452 basesoc_uart_rx_fifo_do_read
.sym 12453 basesoc_uart_rx_fifo_wrport_we
.sym 12463 basesoc_uart_rx_fifo_level0[1]
.sym 12469 basesoc_uart_rx_fifo_level0[0]
.sym 12470 basesoc_uart_rx_fifo_wrport_we
.sym 12471 basesoc_uart_rx_fifo_do_read
.sym 12472 sys_rst
.sym 12497 $abc$35911$n2884
.sym 12498 clk12_$glb_clk
.sym 12499 sys_rst_$glb_sr
.sym 12503 $abc$35911$n2891
.sym 12504 basesoc_ctrl_storage[1]
.sym 12505 basesoc_ctrl_storage[2]
.sym 12512 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 12515 basesoc_dat_w[2]
.sym 12543 $abc$35911$n6093
.sym 12545 $abc$35911$n6099
.sym 12546 basesoc_uart_rx_fifo_wrport_we
.sym 12551 basesoc_uart_rx_fifo_level0[1]
.sym 12552 $abc$35911$n2870
.sym 12553 $abc$35911$n6100
.sym 12554 basesoc_uart_rx_fifo_level0[3]
.sym 12555 basesoc_uart_rx_fifo_level0[4]
.sym 12556 basesoc_uart_rx_fifo_level0[2]
.sym 12560 basesoc_uart_rx_fifo_level0[0]
.sym 12567 $abc$35911$n6094
.sym 12573 $nextpnr_ICESTORM_LC_12$O
.sym 12575 basesoc_uart_rx_fifo_level0[0]
.sym 12579 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 12582 basesoc_uart_rx_fifo_level0[1]
.sym 12585 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 12588 basesoc_uart_rx_fifo_level0[2]
.sym 12589 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 12591 $auto$alumacc.cc:474:replace_alu$6020.C[4]
.sym 12593 basesoc_uart_rx_fifo_level0[3]
.sym 12595 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 12599 basesoc_uart_rx_fifo_level0[4]
.sym 12601 $auto$alumacc.cc:474:replace_alu$6020.C[4]
.sym 12604 basesoc_uart_rx_fifo_level0[1]
.sym 12605 basesoc_uart_rx_fifo_level0[2]
.sym 12606 basesoc_uart_rx_fifo_level0[0]
.sym 12607 basesoc_uart_rx_fifo_level0[3]
.sym 12611 $abc$35911$n6100
.sym 12612 $abc$35911$n6099
.sym 12613 basesoc_uart_rx_fifo_wrport_we
.sym 12616 $abc$35911$n6094
.sym 12617 $abc$35911$n6093
.sym 12618 basesoc_uart_rx_fifo_wrport_we
.sym 12620 $abc$35911$n2870
.sym 12621 clk12_$glb_clk
.sym 12622 sys_rst_$glb_sr
.sym 12624 basesoc_uart_rx_fifo_produce[1]
.sym 12638 $abc$35911$n2870
.sym 12640 basesoc_dat_w[1]
.sym 12642 $abc$35911$n2769
.sym 12643 basesoc_uart_phy_source_payload_data[4]
.sym 12654 $abc$35911$n3007
.sym 12658 basesoc_uart_rx_fifo_produce[1]
.sym 12746 $abc$35911$n4569
.sym 12747 $abc$35911$n4638
.sym 12749 $abc$35911$n4568_1
.sym 12750 $abc$35911$n4637
.sym 12751 $abc$35911$n4565_1
.sym 12758 $PACKER_VCC_NET
.sym 12762 $abc$35911$n4564_1
.sym 12768 picorv32.alu_out_q[20]
.sym 12773 basesoc_dat_w[7]
.sym 12774 $abc$35911$n3199
.sym 12779 $abc$35911$n4566
.sym 12780 sys_rst
.sym 12789 $abc$35911$n2763
.sym 12794 basesoc_uart_phy_tx_bitcount[0]
.sym 12797 $abc$35911$n6198
.sym 12798 basesoc_uart_phy_tx_bitcount[1]
.sym 12799 basesoc_uart_phy_tx_bitcount[3]
.sym 12806 $abc$35911$n6200
.sym 12808 $abc$35911$n2769
.sym 12816 basesoc_uart_phy_tx_bitcount[2]
.sym 12819 $nextpnr_ICESTORM_LC_1$O
.sym 12821 basesoc_uart_phy_tx_bitcount[0]
.sym 12825 $auto$alumacc.cc:474:replace_alu$5969.C[2]
.sym 12827 basesoc_uart_phy_tx_bitcount[1]
.sym 12831 $auto$alumacc.cc:474:replace_alu$5969.C[3]
.sym 12834 basesoc_uart_phy_tx_bitcount[2]
.sym 12835 $auto$alumacc.cc:474:replace_alu$5969.C[2]
.sym 12838 basesoc_uart_phy_tx_bitcount[3]
.sym 12841 $auto$alumacc.cc:474:replace_alu$5969.C[3]
.sym 12845 $abc$35911$n6200
.sym 12847 $abc$35911$n2769
.sym 12850 $abc$35911$n6198
.sym 12852 $abc$35911$n2769
.sym 12856 basesoc_uart_phy_tx_bitcount[1]
.sym 12858 basesoc_uart_phy_tx_bitcount[2]
.sym 12859 basesoc_uart_phy_tx_bitcount[3]
.sym 12866 $abc$35911$n2763
.sym 12867 clk12_$glb_clk
.sym 12868 sys_rst_$glb_sr
.sym 12869 $abc$35911$n4480_1
.sym 12870 $abc$35911$n4570_1
.sym 12871 $abc$35911$n4567_1
.sym 12872 $abc$35911$n3007
.sym 12874 $abc$35911$n4639
.sym 12875 $abc$35911$n4473
.sym 12883 csrbankarray_csrbank0_leds_out0_w[0]
.sym 12885 $abc$35911$n2763
.sym 12894 $abc$35911$n2884_1
.sym 12897 $abc$35911$n3369
.sym 12899 csrbankarray_csrbank2_dat0_w[7]
.sym 12901 $abc$35911$n4611
.sym 12903 csrbankarray_csrbank2_dat0_w[5]
.sym 12992 $abc$35911$n4609_1
.sym 12993 csrbankarray_csrbank2_dat0_w[7]
.sym 12994 $abc$35911$n4611
.sym 12995 csrbankarray_csrbank2_dat0_w[5]
.sym 12996 $abc$35911$n4566
.sym 12997 $abc$35911$n4472_1
.sym 12998 $abc$35911$n4610_1
.sym 12999 $abc$35911$n4465
.sym 13005 basesoc_uart_phy_tx_bitcount[1]
.sym 13018 $abc$35911$n3007
.sym 13023 basesoc_dat_w[3]
.sym 13027 $abc$35911$n4452_1
.sym 13117 $abc$35911$n4457
.sym 13119 $abc$35911$n4456_1
.sym 13121 $abc$35911$n4458_1
.sym 13124 $abc$35911$n4728
.sym 13136 basesoc_dat_w[5]
.sym 13138 basesoc_picorv327[12]
.sym 13140 $abc$35911$n2884_1
.sym 13141 csrbankarray_csrbank2_dat0_re
.sym 13142 $abc$35911$n3007
.sym 13147 $abc$35911$n2884_1
.sym 13148 basesoc_dat_w[1]
.sym 13239 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 13240 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 13241 $abc$35911$n3005
.sym 13242 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 13244 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 13245 csrbankarray_csrbank2_dat0_re
.sym 13246 csrbankarray_csrbank2_dat0_w[4]
.sym 13248 csrbankarray_csrbank2_dat0_w[2]
.sym 13249 csrbankarray_csrbank2_dat0_w[4]
.sym 13250 $PACKER_VCC_NET
.sym 13255 basesoc_ctrl_reset_reset_r
.sym 13258 $PACKER_VCC_NET
.sym 13263 basesoc_adr[0]
.sym 13266 sys_rst
.sym 13271 picorv32.is_slti_blt_slt
.sym 13290 $abc$35911$n3003
.sym 13301 basesoc_ctrl_reset_reset_r
.sym 13348 basesoc_ctrl_reset_reset_r
.sym 13358 $abc$35911$n3003
.sym 13359 clk12_$glb_clk
.sym 13360 sys_rst_$glb_sr
.sym 13361 $abc$35911$n4887_1
.sym 13362 csrbankarray_csrbank2_ctrl0_w[1]
.sym 13363 csrbankarray_csrbank2_ctrl0_w[3]
.sym 13364 $abc$35911$n4889_1
.sym 13365 $abc$35911$n4885_1
.sym 13366 $abc$35911$n4891_1
.sym 13367 $abc$35911$n3003
.sym 13368 csrbankarray_csrbank2_ctrl0_w[0]
.sym 13373 $abc$35911$n4452_1
.sym 13379 $abc$35911$n3202
.sym 13388 csrbankarray_csrbank2_dat0_w[1]
.sym 13389 $abc$35911$n3369
.sym 13390 $abc$35911$n2884_1
.sym 13391 csrbankarray_csrbank2_dat0_w[7]
.sym 13392 basesoc_dat_w[2]
.sym 13394 basesoc_ctrl_reset_reset_r
.sym 13395 csrbankarray_csrbank2_dat0_w[5]
.sym 13402 basesoc_dat_w[2]
.sym 13404 basesoc_dat_w[3]
.sym 13413 $abc$35911$n3005
.sym 13418 basesoc_dat_w[1]
.sym 13421 basesoc_ctrl_reset_reset_r
.sym 13437 basesoc_dat_w[3]
.sym 13444 basesoc_dat_w[1]
.sym 13447 basesoc_dat_w[2]
.sym 13472 basesoc_ctrl_reset_reset_r
.sym 13481 $abc$35911$n3005
.sym 13482 clk12_$glb_clk
.sym 13483 sys_rst_$glb_sr
.sym 13491 csrbankarray_csrbank2_ctrl0_w[2]
.sym 13492 picorv32.reg_pc[18]
.sym 13496 basesoc_picorv327[14]
.sym 13497 $abc$35911$n3003
.sym 13510 $abc$35911$n3007
.sym 13511 $abc$35911$n4452_1
.sym 13515 basesoc_dat_w[3]
.sym 13516 $abc$35911$n3003
.sym 13518 $abc$35911$n4454_1
.sym 13527 $abc$35911$n3003
.sym 13534 basesoc_dat_w[1]
.sym 13552 basesoc_dat_w[2]
.sym 13567 basesoc_dat_w[2]
.sym 13603 basesoc_dat_w[1]
.sym 13604 $abc$35911$n3003
.sym 13605 clk12_$glb_clk
.sym 13606 sys_rst_$glb_sr
.sym 13610 $abc$35911$n4454_1
.sym 13616 picorv32.reg_pc[29]
.sym 13619 $abc$35911$n3892_1
.sym 13622 $abc$35911$n3392_1
.sym 13623 basesoc_picorv327[18]
.sym 13627 $abc$35911$n4027
.sym 13636 $abc$35911$n2889
.sym 13637 $abc$35911$n3050
.sym 13639 $abc$35911$n2884_1
.sym 13730 picorv32.instr_bne
.sym 13731 $abc$35911$n4452_1
.sym 13732 $abc$35911$n2892_1
.sym 13733 picorv32.instr_xor
.sym 13734 picorv32.instr_srl
.sym 13735 picorv32.instr_xori
.sym 13736 picorv32.instr_or
.sym 13737 picorv32.instr_ori
.sym 13745 $abc$35911$n4454_1
.sym 13756 $abc$35911$n3130
.sym 13758 picorv32.is_slti_blt_slt
.sym 13759 $abc$35911$n2889
.sym 13761 $abc$35911$n3049
.sym 13764 picorv32.is_alu_reg_reg
.sym 13853 picorv32.is_slti_blt_slt
.sym 13854 $abc$35911$n3050
.sym 13855 $abc$35911$n2890_1
.sym 13858 $abc$35911$n3486
.sym 13860 $abc$35911$n2883
.sym 13862 $abc$35911$n4276
.sym 13874 $abc$35911$n4452_1
.sym 13877 $abc$35911$n2884_1
.sym 13878 $abc$35911$n3494
.sym 13879 picorv32.mem_rdata_q[14]
.sym 13880 csrbankarray_csrbank2_dat0_w[1]
.sym 13881 picorv32.mem_rdata_q[12]
.sym 13883 csrbankarray_csrbank2_dat0_w[7]
.sym 13885 $abc$35911$n2889
.sym 13886 picorv32.mem_rdata_q[14]
.sym 13887 csrbankarray_csrbank2_dat0_w[5]
.sym 13888 $abc$35911$n3050
.sym 13896 picorv32.instr_sltiu
.sym 13897 picorv32.mem_rdata_q[14]
.sym 13899 picorv32.instr_andi
.sym 13900 picorv32.instr_and
.sym 13905 picorv32.mem_rdata_q[13]
.sym 13906 picorv32.is_alu_reg_imm
.sym 13907 picorv32.mem_rdata_q[12]
.sym 13912 $abc$35911$n3050
.sym 13913 picorv32.instr_sltu
.sym 13915 $abc$35911$n3486
.sym 13917 picorv32.is_alu_reg_imm
.sym 13918 picorv32.instr_slti
.sym 13925 picorv32.instr_slt
.sym 13927 picorv32.mem_rdata_q[13]
.sym 13928 picorv32.mem_rdata_q[14]
.sym 13929 picorv32.mem_rdata_q[12]
.sym 13930 picorv32.is_alu_reg_imm
.sym 13933 picorv32.instr_slti
.sym 13934 picorv32.instr_slt
.sym 13935 picorv32.instr_sltu
.sym 13936 picorv32.instr_sltiu
.sym 13939 picorv32.mem_rdata_q[12]
.sym 13940 picorv32.mem_rdata_q[14]
.sym 13941 picorv32.mem_rdata_q[13]
.sym 13942 picorv32.is_alu_reg_imm
.sym 13945 $abc$35911$n3486
.sym 13946 picorv32.mem_rdata_q[13]
.sym 13947 picorv32.mem_rdata_q[14]
.sym 13948 picorv32.mem_rdata_q[12]
.sym 13951 picorv32.instr_and
.sym 13954 picorv32.instr_andi
.sym 13957 picorv32.mem_rdata_q[14]
.sym 13958 picorv32.mem_rdata_q[12]
.sym 13959 picorv32.is_alu_reg_imm
.sym 13960 picorv32.mem_rdata_q[13]
.sym 13963 picorv32.mem_rdata_q[13]
.sym 13964 $abc$35911$n3486
.sym 13965 picorv32.mem_rdata_q[12]
.sym 13966 picorv32.mem_rdata_q[14]
.sym 13969 picorv32.mem_rdata_q[14]
.sym 13970 picorv32.mem_rdata_q[13]
.sym 13971 $abc$35911$n3486
.sym 13972 picorv32.mem_rdata_q[12]
.sym 13973 $abc$35911$n3050
.sym 13974 clk12_$glb_clk
.sym 13975 $abc$35911$n232_$glb_sr
.sym 13976 picorv32.instr_sra
.sym 13977 picorv32.instr_addi
.sym 13978 $abc$35911$n2889
.sym 13979 $abc$35911$n3496
.sym 13980 picorv32.instr_add
.sym 13981 picorv32.instr_sub
.sym 13982 picorv32.instr_sll
.sym 13983 picorv32.instr_blt
.sym 13988 $abc$35911$n232
.sym 13991 $abc$35911$n3010
.sym 13993 picorv32.mem_rdata_q[13]
.sym 13995 $PACKER_VCC_NET
.sym 13997 $abc$35911$n3947_1
.sym 13998 $abc$35911$n2884_1
.sym 14004 picorv32.is_lui_auipc_jal
.sym 14018 picorv32.is_alu_reg_imm
.sym 14033 $abc$35911$n3475_1
.sym 14039 picorv32.is_sb_sh_sw
.sym 14041 $abc$35911$n3494
.sym 14087 $abc$35911$n3494
.sym 14088 picorv32.is_sb_sh_sw
.sym 14092 picorv32.is_alu_reg_imm
.sym 14093 $abc$35911$n3475_1
.sym 14094 $abc$35911$n3494
.sym 14096 $abc$35911$n3049_$glb_ce
.sym 14097 clk12_$glb_clk
.sym 14099 $abc$35911$n3494
.sym 14100 $abc$35911$n3471
.sym 14103 $abc$35911$n3645
.sym 14104 $abc$35911$n3644
.sym 14106 picorv32.instr_bltu
.sym 14108 picorv32.instr_sub
.sym 14112 picorv32.is_alu_reg_imm
.sym 14117 $abc$35911$n3049
.sym 14120 picorv32.instr_addi
.sym 14122 $abc$35911$n2889
.sym 14123 $abc$35911$n2889
.sym 14125 picorv32.is_sb_sh_sw
.sym 14128 $abc$35911$n713
.sym 14134 picorv32.is_sb_sh_sw
.sym 14222 picorv32.is_sll_srl_sra
.sym 14223 $abc$35911$n3003_1
.sym 14224 $abc$35911$n3002_1
.sym 14225 $abc$35911$n3001
.sym 14226 picorv32.is_slli_srli_srai
.sym 14227 $abc$35911$n3008
.sym 14228 picorv32.instr_lh
.sym 14229 $abc$35911$n3470
.sym 14230 picorv32.mem_do_rdata
.sym 14235 $abc$35911$n3016_1
.sym 14244 picorv32.mem_do_prefetch
.sym 14256 $abc$35911$n3130
.sym 14346 picorv32.instr_lw
.sym 14347 $abc$35911$n713
.sym 14348 picorv32.instr_lbu
.sym 14349 picorv32.instr_lb
.sym 14352 picorv32.instr_lhu
.sym 14359 picorv32.instr_sh
.sym 14361 picorv32.cpu_state[6]
.sym 14362 $abc$35911$n3475_1
.sym 14367 picorv32.cpu_state[4]
.sym 14368 picorv32.irq_pending[1]
.sym 14372 csrbankarray_csrbank2_dat0_w[1]
.sym 14375 csrbankarray_csrbank2_dat0_w[5]
.sym 14376 picorv32.mem_rdata_q[14]
.sym 14377 picorv32.mem_rdata_q[14]
.sym 14379 picorv32.mem_rdata_q[14]
.sym 14380 csrbankarray_csrbank2_dat0_w[7]
.sym 14483 picorv32.instr_lbu
.sym 14493 picorv32.is_lb_lh_lw_lbu_lhu
.sym 15074 $abc$35911$n2721
.sym 15078 $abc$35911$n2999
.sym 15079 $abc$35911$n2875
.sym 15104 slave_sel_r[2]
.sym 15107 spram_dataout11[7]
.sym 15110 array_muxed2[3]
.sym 15111 spram_dataout01[0]
.sym 15113 spram_dataout01[7]
.sym 15115 array_muxed1[19]
.sym 15121 spram_dataout11[0]
.sym 15125 array_muxed0[14]
.sym 15131 array_muxed1[30]
.sym 15137 array_muxed1[30]
.sym 15138 array_muxed0[14]
.sym 15141 spram_dataout11[0]
.sym 15142 slave_sel_r[2]
.sym 15143 array_muxed0[14]
.sym 15144 spram_dataout01[0]
.sym 15148 array_muxed0[14]
.sym 15150 array_muxed2[3]
.sym 15153 array_muxed0[14]
.sym 15156 array_muxed1[19]
.sym 15160 array_muxed2[3]
.sym 15162 array_muxed0[14]
.sym 15167 array_muxed0[14]
.sym 15168 array_muxed1[19]
.sym 15171 slave_sel_r[2]
.sym 15172 spram_dataout11[7]
.sym 15173 spram_dataout01[7]
.sym 15174 array_muxed0[14]
.sym 15178 array_muxed1[30]
.sym 15179 array_muxed0[14]
.sym 15206 array_muxed1[25]
.sym 15209 basesoc_dat_w[3]
.sym 15210 array_muxed0[14]
.sym 15219 array_muxed0[14]
.sym 15230 spram_maskwren01[2]
.sym 15243 $abc$35911$n106
.sym 15252 array_muxed1[30]
.sym 15275 array_muxed0[14]
.sym 15283 array_muxed1[27]
.sym 15311 array_muxed0[14]
.sym 15312 array_muxed1[27]
.sym 15342 array_muxed0[14]
.sym 15343 array_muxed1[27]
.sym 15353 basesoc_ctrl_storage[16]
.sym 15355 basesoc_dat_w[2]
.sym 15358 basesoc_dat_w[2]
.sym 15362 array_muxed0[0]
.sym 15373 $abc$35911$n2723
.sym 15379 basesoc_ctrl_storage[17]
.sym 15382 spram_datain01[11]
.sym 15406 $abc$35911$n2721
.sym 15413 basesoc_dat_w[3]
.sym 15440 basesoc_dat_w[3]
.sym 15467 $abc$35911$n2721
.sym 15468 clk12_$glb_clk
.sym 15469 sys_rst_$glb_sr
.sym 15470 $abc$35911$n106
.sym 15474 $abc$35911$n110
.sym 15475 $abc$35911$n108
.sym 15476 $abc$35911$n104
.sym 15477 $abc$35911$n4898_1
.sym 15484 $abc$35911$n3437_1
.sym 15485 array_muxed1[22]
.sym 15488 array_muxed0[14]
.sym 15490 array_muxed2[2]
.sym 15494 basesoc_dat_w[5]
.sym 15496 basesoc_adr[3]
.sym 15497 $abc$35911$n4930
.sym 15499 $abc$35911$n3198
.sym 15500 $abc$35911$n9
.sym 15502 basesoc_adr[3]
.sym 15504 $abc$35911$n9
.sym 15505 $abc$35911$n3284
.sym 15512 basesoc_dat_w[5]
.sym 15513 $abc$35911$n2725
.sym 15515 basesoc_dat_w[3]
.sym 15523 basesoc_dat_w[2]
.sym 15530 basesoc_ctrl_reset_reset_r
.sym 15550 basesoc_dat_w[5]
.sym 15562 basesoc_ctrl_reset_reset_r
.sym 15575 basesoc_dat_w[3]
.sym 15583 basesoc_dat_w[2]
.sym 15590 $abc$35911$n2725
.sym 15591 clk12_$glb_clk
.sym 15592 sys_rst_$glb_sr
.sym 15593 $abc$35911$n4917_1
.sym 15594 $abc$35911$n4938_1
.sym 15595 $abc$35911$n4906_1
.sym 15596 $abc$35911$n4918
.sym 15597 $abc$35911$n4905_1
.sym 15598 $abc$35911$n120
.sym 15599 $abc$35911$n4907_1
.sym 15600 $abc$35911$n118
.sym 15615 $abc$35911$n2876
.sym 15619 $abc$35911$n4904_1
.sym 15620 basesoc_adr[2]
.sym 15622 $abc$35911$n3196
.sym 15623 $abc$35911$n108
.sym 15624 basesoc_ctrl_storage[27]
.sym 15625 $abc$35911$n5488_1
.sym 15626 basesoc_ctrl_storage[26]
.sym 15635 $abc$35911$n2876
.sym 15636 $abc$35911$n2719
.sym 15637 basesoc_ctrl_bus_errors[3]
.sym 15638 basesoc_ctrl_bus_errors[4]
.sym 15639 basesoc_ctrl_bus_errors[5]
.sym 15640 basesoc_ctrl_storage[11]
.sym 15641 basesoc_ctrl_bus_errors[7]
.sym 15642 $abc$35911$n3195
.sym 15643 basesoc_ctrl_storage[29]
.sym 15644 basesoc_ctrl_bus_errors[2]
.sym 15645 sys_rst
.sym 15646 $abc$35911$n3201
.sym 15647 basesoc_dat_w[7]
.sym 15648 basesoc_ctrl_bus_errors[6]
.sym 15649 basesoc_ctrl_bus_errors[7]
.sym 15650 basesoc_we
.sym 15652 $abc$35911$n4931
.sym 15653 basesoc_ctrl_bus_errors[21]
.sym 15654 basesoc_adr[2]
.sym 15656 basesoc_adr[3]
.sym 15657 basesoc_ctrl_bus_errors[19]
.sym 15659 basesoc_ctrl_bus_errors[1]
.sym 15661 basesoc_ctrl_bus_errors[0]
.sym 15662 basesoc_adr[3]
.sym 15663 $abc$35911$n3287
.sym 15664 basesoc_ctrl_storage[7]
.sym 15665 $abc$35911$n2874_1
.sym 15667 basesoc_adr[2]
.sym 15668 basesoc_ctrl_storage[7]
.sym 15669 basesoc_adr[3]
.sym 15670 basesoc_ctrl_bus_errors[7]
.sym 15673 basesoc_ctrl_bus_errors[3]
.sym 15674 basesoc_ctrl_bus_errors[0]
.sym 15675 basesoc_ctrl_bus_errors[2]
.sym 15676 basesoc_ctrl_bus_errors[1]
.sym 15679 basesoc_ctrl_storage[29]
.sym 15680 basesoc_ctrl_bus_errors[21]
.sym 15681 $abc$35911$n3287
.sym 15682 $abc$35911$n3201
.sym 15685 $abc$35911$n2876
.sym 15686 sys_rst
.sym 15687 $abc$35911$n3195
.sym 15688 basesoc_we
.sym 15691 $abc$35911$n3287
.sym 15692 basesoc_ctrl_bus_errors[19]
.sym 15693 basesoc_ctrl_storage[11]
.sym 15694 $abc$35911$n3195
.sym 15697 basesoc_ctrl_bus_errors[5]
.sym 15698 basesoc_ctrl_bus_errors[7]
.sym 15699 basesoc_ctrl_bus_errors[6]
.sym 15700 basesoc_ctrl_bus_errors[4]
.sym 15705 basesoc_dat_w[7]
.sym 15709 basesoc_adr[3]
.sym 15710 $abc$35911$n2874_1
.sym 15711 basesoc_ctrl_bus_errors[5]
.sym 15712 $abc$35911$n4931
.sym 15713 $abc$35911$n2719
.sym 15714 clk12_$glb_clk
.sym 15715 sys_rst_$glb_sr
.sym 15716 $abc$35911$n4914_1
.sym 15717 basesoc_ctrl_storage[13]
.sym 15718 basesoc_ctrl_storage[8]
.sym 15719 $abc$35911$n4910
.sym 15720 $abc$35911$n4916
.sym 15721 $abc$35911$n3287
.sym 15722 $abc$35911$n4920_1
.sym 15723 $abc$35911$n4904_1
.sym 15728 array_muxed1[24]
.sym 15731 basesoc_ctrl_bus_errors[17]
.sym 15732 $abc$35911$n2725
.sym 15736 $abc$35911$n11
.sym 15740 $abc$35911$n2875_1
.sym 15741 $abc$35911$n2874_1
.sym 15742 $abc$35911$n106
.sym 15750 $abc$35911$n4926_1
.sym 15751 $abc$35911$n2874_1
.sym 15757 $abc$35911$n5480_1
.sym 15758 $abc$35911$n3211
.sym 15759 basesoc_ctrl_bus_errors[10]
.sym 15760 basesoc_ctrl_bus_errors[11]
.sym 15761 basesoc_ctrl_bus_errors[12]
.sym 15762 $abc$35911$n120
.sym 15763 basesoc_ctrl_bus_errors[14]
.sym 15764 basesoc_ctrl_bus_errors[15]
.sym 15765 basesoc_ctrl_bus_errors[8]
.sym 15766 basesoc_ctrl_bus_errors[9]
.sym 15767 $abc$35911$n3195
.sym 15768 $abc$35911$n2721
.sym 15769 $abc$35911$n3284
.sym 15770 $abc$35911$n3210
.sym 15771 basesoc_dat_w[7]
.sym 15772 basesoc_ctrl_bus_errors[15]
.sym 15773 $abc$35911$n3201
.sym 15775 $abc$35911$n2874_1
.sym 15776 basesoc_ctrl_bus_errors[13]
.sym 15779 basesoc_ctrl_storage[15]
.sym 15780 basesoc_adr[2]
.sym 15782 $abc$35911$n3196
.sym 15783 $abc$35911$n3212
.sym 15785 basesoc_adr[3]
.sym 15786 $abc$35911$n5481
.sym 15787 basesoc_ctrl_bus_errors[0]
.sym 15788 $abc$35911$n3213
.sym 15790 $abc$35911$n2874_1
.sym 15791 basesoc_ctrl_bus_errors[0]
.sym 15792 $abc$35911$n5481
.sym 15793 basesoc_adr[3]
.sym 15796 $abc$35911$n120
.sym 15797 $abc$35911$n3201
.sym 15798 $abc$35911$n3284
.sym 15799 basesoc_ctrl_bus_errors[12]
.sym 15802 basesoc_ctrl_bus_errors[14]
.sym 15803 basesoc_ctrl_bus_errors[15]
.sym 15804 basesoc_ctrl_bus_errors[12]
.sym 15805 basesoc_ctrl_bus_errors[13]
.sym 15808 $abc$35911$n3211
.sym 15809 $abc$35911$n3213
.sym 15810 $abc$35911$n3212
.sym 15811 $abc$35911$n3210
.sym 15814 basesoc_ctrl_storage[15]
.sym 15815 $abc$35911$n3284
.sym 15816 basesoc_ctrl_bus_errors[15]
.sym 15817 $abc$35911$n3195
.sym 15820 basesoc_adr[2]
.sym 15821 $abc$35911$n5480_1
.sym 15822 basesoc_ctrl_bus_errors[8]
.sym 15823 $abc$35911$n3196
.sym 15827 basesoc_dat_w[7]
.sym 15832 basesoc_ctrl_bus_errors[8]
.sym 15833 basesoc_ctrl_bus_errors[9]
.sym 15834 basesoc_ctrl_bus_errors[11]
.sym 15835 basesoc_ctrl_bus_errors[10]
.sym 15836 $abc$35911$n2721
.sym 15837 clk12_$glb_clk
.sym 15838 sys_rst_$glb_sr
.sym 15840 $abc$35911$n4902_1
.sym 15841 $abc$35911$n4912
.sym 15843 $abc$35911$n4913
.sym 15844 $abc$35911$n5484_1
.sym 15845 $abc$35911$n4911_1
.sym 15846 basesoc_ctrl_storage[0]
.sym 15847 $abc$35911$n3284
.sym 15848 $abc$35911$n3287
.sym 15852 sys_rst
.sym 15854 sys_rst
.sym 15855 $abc$35911$n3198
.sym 15858 $abc$35911$n3195
.sym 15859 basesoc_dat_w[7]
.sym 15861 $abc$35911$n3201
.sym 15874 $abc$35911$n2723
.sym 15880 $abc$35911$n3202
.sym 15881 $abc$35911$n3214
.sym 15883 basesoc_ctrl_bus_errors[19]
.sym 15884 basesoc_ctrl_bus_errors[20]
.sym 15885 basesoc_ctrl_bus_errors[21]
.sym 15886 $abc$35911$n3206
.sym 15887 basesoc_ctrl_bus_errors[23]
.sym 15888 basesoc_ctrl_bus_errors[16]
.sym 15889 basesoc_ctrl_bus_errors[17]
.sym 15890 basesoc_ctrl_bus_errors[18]
.sym 15891 $abc$35911$n3209
.sym 15892 $abc$35911$n4945
.sym 15893 $abc$35911$n3287
.sym 15894 $abc$35911$n3290
.sym 15895 $abc$35911$n2837_1
.sym 15896 basesoc_ctrl_bus_errors[24]
.sym 15897 $abc$35911$n5488_1
.sym 15898 sys_rst
.sym 15900 $abc$35911$n2875_1
.sym 15901 basesoc_ctrl_bus_errors[22]
.sym 15902 basesoc_ctrl_bus_errors[30]
.sym 15903 $abc$35911$n3205
.sym 15905 basesoc_ctrl_bus_errors[22]
.sym 15907 $abc$35911$n4946
.sym 15908 $abc$35911$n3199
.sym 15909 basesoc_ctrl_bus_errors[16]
.sym 15910 $abc$35911$n3215
.sym 15911 basesoc_ctrl_bus_errors[31]
.sym 15913 $abc$35911$n3202
.sym 15914 $abc$35911$n3199
.sym 15915 basesoc_ctrl_bus_errors[24]
.sym 15916 basesoc_ctrl_bus_errors[16]
.sym 15919 basesoc_ctrl_bus_errors[23]
.sym 15920 basesoc_ctrl_bus_errors[20]
.sym 15921 basesoc_ctrl_bus_errors[21]
.sym 15922 basesoc_ctrl_bus_errors[22]
.sym 15925 basesoc_ctrl_bus_errors[30]
.sym 15926 $abc$35911$n3290
.sym 15927 $abc$35911$n3287
.sym 15928 basesoc_ctrl_bus_errors[22]
.sym 15931 basesoc_ctrl_bus_errors[23]
.sym 15932 $abc$35911$n3287
.sym 15933 $abc$35911$n3290
.sym 15934 basesoc_ctrl_bus_errors[31]
.sym 15937 $abc$35911$n2837_1
.sym 15938 $abc$35911$n3205
.sym 15939 sys_rst
.sym 15943 $abc$35911$n5488_1
.sym 15944 $abc$35911$n2875_1
.sym 15945 $abc$35911$n4945
.sym 15946 $abc$35911$n4946
.sym 15949 basesoc_ctrl_bus_errors[16]
.sym 15950 basesoc_ctrl_bus_errors[18]
.sym 15951 basesoc_ctrl_bus_errors[17]
.sym 15952 basesoc_ctrl_bus_errors[19]
.sym 15955 $abc$35911$n3214
.sym 15956 $abc$35911$n3209
.sym 15957 $abc$35911$n3215
.sym 15958 $abc$35911$n3206
.sym 15964 $abc$35911$n4908_1
.sym 15967 $abc$35911$n96
.sym 15971 basesoc_adr[1]
.sym 15972 basesoc_adr[1]
.sym 15974 $abc$35911$n2719
.sym 15975 basesoc_dat_w[6]
.sym 15977 basesoc_adr[2]
.sym 15979 $abc$35911$n3199
.sym 15980 $abc$35911$n4939
.sym 15981 $abc$35911$n3193
.sym 15982 $abc$35911$n3290
.sym 15983 sys_rst
.sym 15984 $abc$35911$n3202
.sym 15985 $abc$35911$n100
.sym 15986 $abc$35911$n112
.sym 15987 $abc$35911$n4910
.sym 15988 basesoc_uart_rx_fifo_readable
.sym 15991 $abc$35911$n2739
.sym 15993 array_muxed0[4]
.sym 15994 basesoc_adr[3]
.sym 15996 $abc$35911$n9
.sym 16003 basesoc_ctrl_bus_errors[24]
.sym 16006 basesoc_ctrl_bus_errors[27]
.sym 16007 basesoc_ctrl_bus_errors[4]
.sym 16008 $abc$35911$n5484_1
.sym 16010 basesoc_ctrl_bus_errors[31]
.sym 16011 $abc$35911$n2876
.sym 16012 basesoc_ctrl_bus_errors[25]
.sym 16013 basesoc_ctrl_bus_errors[26]
.sym 16014 $abc$35911$n3207_1
.sym 16015 $abc$35911$n2874_1
.sym 16016 basesoc_ctrl_bus_errors[29]
.sym 16017 basesoc_ctrl_bus_errors[30]
.sym 16018 $abc$35911$n3290
.sym 16019 $abc$35911$n5485
.sym 16020 basesoc_adr[3]
.sym 16021 $abc$35911$n5486_1
.sym 16022 $abc$35911$n4926_1
.sym 16023 $abc$35911$n3199
.sym 16025 basesoc_adr[2]
.sym 16026 $abc$35911$n114
.sym 16027 $abc$35911$n3208
.sym 16031 basesoc_ctrl_bus_errors[20]
.sym 16032 basesoc_ctrl_bus_errors[28]
.sym 16034 $abc$35911$n4925
.sym 16036 basesoc_ctrl_bus_errors[24]
.sym 16037 basesoc_ctrl_bus_errors[26]
.sym 16038 basesoc_ctrl_bus_errors[25]
.sym 16039 basesoc_ctrl_bus_errors[27]
.sym 16048 basesoc_ctrl_bus_errors[4]
.sym 16049 basesoc_adr[3]
.sym 16050 $abc$35911$n5485
.sym 16051 $abc$35911$n2874_1
.sym 16054 basesoc_ctrl_bus_errors[31]
.sym 16055 basesoc_ctrl_bus_errors[29]
.sym 16056 basesoc_ctrl_bus_errors[30]
.sym 16057 basesoc_ctrl_bus_errors[28]
.sym 16060 $abc$35911$n3199
.sym 16061 $abc$35911$n114
.sym 16062 basesoc_adr[2]
.sym 16063 basesoc_ctrl_bus_errors[20]
.sym 16066 $abc$35911$n2876
.sym 16067 $abc$35911$n5486_1
.sym 16068 $abc$35911$n5484_1
.sym 16069 $abc$35911$n4925
.sym 16074 $abc$35911$n3207_1
.sym 16075 $abc$35911$n3208
.sym 16078 $abc$35911$n4926_1
.sym 16079 basesoc_ctrl_bus_errors[28]
.sym 16081 $abc$35911$n3290
.sym 16083 clk12_$glb_clk
.sym 16084 sys_rst_$glb_sr
.sym 16090 $abc$35911$n3252
.sym 16091 $abc$35911$n112
.sym 16092 $abc$35911$n114
.sym 16093 $abc$35911$n2875_1
.sym 16096 $abc$35911$n2875_1
.sym 16099 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 16102 csrbankarray_csrbank2_dat0_w[7]
.sym 16104 $abc$35911$n3369
.sym 16106 csrbankarray_csrbank2_dat0_w[5]
.sym 16109 $abc$35911$n4908_1
.sym 16110 $abc$35911$n3193
.sym 16111 $abc$35911$n4904_1
.sym 16117 basesoc_ctrl_storage[1]
.sym 16126 basesoc_uart_rx_fifo_consume[1]
.sym 16129 basesoc_uart_rx_fifo_consume[3]
.sym 16131 basesoc_uart_rx_fifo_consume[0]
.sym 16133 $PACKER_VCC_NET
.sym 16136 basesoc_uart_rx_fifo_consume[2]
.sym 16153 $abc$35911$n2875
.sym 16158 $nextpnr_ICESTORM_LC_13$O
.sym 16160 basesoc_uart_rx_fifo_consume[0]
.sym 16164 $auto$alumacc.cc:474:replace_alu$6023.C[2]
.sym 16166 basesoc_uart_rx_fifo_consume[1]
.sym 16170 $auto$alumacc.cc:474:replace_alu$6023.C[3]
.sym 16172 basesoc_uart_rx_fifo_consume[2]
.sym 16174 $auto$alumacc.cc:474:replace_alu$6023.C[2]
.sym 16179 basesoc_uart_rx_fifo_consume[3]
.sym 16180 $auto$alumacc.cc:474:replace_alu$6023.C[3]
.sym 16189 $PACKER_VCC_NET
.sym 16191 basesoc_uart_rx_fifo_consume[0]
.sym 16205 $abc$35911$n2875
.sym 16206 clk12_$glb_clk
.sym 16207 sys_rst_$glb_sr
.sym 16208 basesoc_uart_phy_source_valid
.sym 16209 $abc$35911$n2829
.sym 16210 $abc$35911$n5274
.sym 16212 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 16214 basesoc_uart_rx_old_trigger
.sym 16215 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 16222 basesoc_uart_rx_fifo_consume[0]
.sym 16225 basesoc_adr[2]
.sym 16226 basesoc_uart_rx_fifo_consume[2]
.sym 16227 basesoc_picorv323[4]
.sym 16228 basesoc_uart_rx_fifo_consume[3]
.sym 16232 $abc$35911$n2875_1
.sym 16235 $abc$35911$n4667
.sym 16238 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 16249 $abc$35911$n2875
.sym 16250 basesoc_uart_rx_fifo_readable
.sym 16261 basesoc_uart_rx_fifo_do_read
.sym 16262 $abc$35911$n3252
.sym 16264 sys_rst
.sym 16267 $abc$35911$n2867
.sym 16270 $abc$35911$n3264
.sym 16271 basesoc_uart_rx_fifo_level0[4]
.sym 16273 basesoc_uart_phy_source_valid
.sym 16282 sys_rst
.sym 16283 basesoc_uart_rx_fifo_do_read
.sym 16290 basesoc_uart_rx_fifo_do_read
.sym 16294 $abc$35911$n3252
.sym 16296 $abc$35911$n2875
.sym 16306 basesoc_uart_rx_fifo_level0[4]
.sym 16307 basesoc_uart_rx_fifo_readable
.sym 16308 $abc$35911$n3252
.sym 16309 $abc$35911$n3264
.sym 16312 basesoc_uart_phy_source_valid
.sym 16314 $abc$35911$n3264
.sym 16315 basesoc_uart_rx_fifo_level0[4]
.sym 16328 $abc$35911$n2867
.sym 16329 clk12_$glb_clk
.sym 16330 sys_rst_$glb_sr
.sym 16338 basesoc_uart_phy_source_payload_data[4]
.sym 16340 $abc$35911$n2999
.sym 16343 basesoc_uart_phy_rx_reg[7]
.sym 16345 basesoc_uart_phy_rx_reg[5]
.sym 16346 $abc$35911$n2810
.sym 16347 basesoc_uart_rx_fifo_produce[0]
.sym 16348 basesoc_uart_rx_fifo_produce[1]
.sym 16350 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 16352 sys_rst
.sym 16353 basesoc_uart_rx_fifo_produce[2]
.sym 16357 $PACKER_VCC_NET
.sym 16359 basesoc_picorv323[3]
.sym 16360 basesoc_uart_rx_fifo_do_read
.sym 16362 $abc$35911$n4487
.sym 16363 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 16374 $abc$35911$n2719
.sym 16375 sys_rst
.sym 16377 basesoc_uart_rx_fifo_wrport_we
.sym 16378 basesoc_dat_w[1]
.sym 16387 basesoc_uart_rx_fifo_produce[0]
.sym 16395 basesoc_dat_w[2]
.sym 16423 sys_rst
.sym 16424 basesoc_uart_rx_fifo_produce[0]
.sym 16425 basesoc_uart_rx_fifo_wrport_we
.sym 16429 basesoc_dat_w[1]
.sym 16437 basesoc_dat_w[2]
.sym 16451 $abc$35911$n2719
.sym 16452 clk12_$glb_clk
.sym 16453 sys_rst_$glb_sr
.sym 16454 picorv32.alu_out_q[20]
.sym 16456 picorv32.alu_out_q[12]
.sym 16457 $abc$35911$n4624_1
.sym 16459 $abc$35911$n4564_1
.sym 16463 $abc$35911$n4454_1
.sym 16464 $abc$35911$n4454_1
.sym 16467 sys_rst
.sym 16468 $abc$35911$n2719
.sym 16469 sys_rst
.sym 16470 basesoc_dat_w[7]
.sym 16478 $abc$35911$n4519
.sym 16506 $abc$35911$n2891
.sym 16520 basesoc_uart_rx_fifo_produce[1]
.sym 16537 basesoc_uart_rx_fifo_produce[1]
.sym 16574 $abc$35911$n2891
.sym 16575 clk12_$glb_clk
.sym 16576 sys_rst_$glb_sr
.sym 16577 $abc$35911$n4589_1
.sym 16578 csrbankarray_csrbank0_leds_out0_w[0]
.sym 16579 $abc$35911$n4535
.sym 16580 $abc$35911$n4536
.sym 16581 $abc$35911$n4477
.sym 16582 $abc$35911$n4534_1
.sym 16583 $abc$35911$n4478_1
.sym 16584 $abc$35911$n4479
.sym 16587 picorv32.mem_rdata_q[12]
.sym 16593 $abc$35911$n4686
.sym 16594 $abc$35911$n4640
.sym 16596 $abc$35911$n2884_1
.sym 16601 basesoc_picorv327[18]
.sym 16602 $abc$35911$n4530
.sym 16604 basesoc_picorv327[16]
.sym 16606 basesoc_picorv327[19]
.sym 16607 basesoc_picorv323[2]
.sym 16608 basesoc_picorv327[23]
.sym 16609 basesoc_picorv327[22]
.sym 16612 basesoc_we
.sym 16618 $abc$35911$n4569
.sym 16619 $abc$35911$n4638
.sym 16622 basesoc_picorv323[3]
.sym 16623 basesoc_picorv323[4]
.sym 16627 $abc$35911$n4570_1
.sym 16628 $abc$35911$n4567_1
.sym 16630 basesoc_picorv323[3]
.sym 16631 $abc$35911$n4639
.sym 16641 basesoc_picorv323[2]
.sym 16642 $abc$35911$n4566
.sym 16646 $abc$35911$n4477
.sym 16647 $abc$35911$n4481
.sym 16652 $abc$35911$n4477
.sym 16653 $abc$35911$n4481
.sym 16654 basesoc_picorv323[2]
.sym 16657 $abc$35911$n4567_1
.sym 16658 $abc$35911$n4569
.sym 16659 basesoc_picorv323[3]
.sym 16670 $abc$35911$n4569
.sym 16671 basesoc_picorv323[3]
.sym 16672 $abc$35911$n4570_1
.sym 16676 $abc$35911$n4638
.sym 16677 $abc$35911$n4639
.sym 16678 basesoc_picorv323[4]
.sym 16681 $abc$35911$n4567_1
.sym 16683 $abc$35911$n4566
.sym 16684 basesoc_picorv323[3]
.sym 16700 $abc$35911$n4482_1
.sym 16701 $abc$35911$n4474_1
.sym 16702 $abc$35911$n4484_1
.sym 16703 $abc$35911$n4532
.sym 16704 $abc$35911$n4475
.sym 16705 $abc$35911$n4481
.sym 16706 $abc$35911$n4539
.sym 16707 $abc$35911$n4476_1
.sym 16712 basesoc_dat_w[3]
.sym 16714 $abc$35911$n4452_1
.sym 16716 $abc$35911$n1
.sym 16717 basesoc_picorv327[21]
.sym 16718 basesoc_picorv323[1]
.sym 16719 basesoc_picorv323[4]
.sym 16727 basesoc_picorv323[2]
.sym 16728 basesoc_picorv323[2]
.sym 16729 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 16730 basesoc_picorv327[25]
.sym 16731 $abc$35911$n4667
.sym 16732 basesoc_picorv323[4]
.sym 16733 basesoc_picorv323[2]
.sym 16734 basesoc_picorv323[2]
.sym 16735 $abc$35911$n4454_1
.sym 16742 $abc$35911$n4570_1
.sym 16743 basesoc_picorv323[2]
.sym 16745 basesoc_picorv323[3]
.sym 16747 sys_rst
.sym 16749 $abc$35911$n3199
.sym 16750 $abc$35911$n4519
.sym 16753 $abc$35911$n4477
.sym 16754 basesoc_picorv323[2]
.sym 16758 $abc$35911$n4474_1
.sym 16759 $abc$35911$n4484_1
.sym 16760 basesoc_picorv323[2]
.sym 16762 $abc$35911$n3369
.sym 16766 $abc$35911$n4469
.sym 16767 basesoc_picorv323[2]
.sym 16770 $abc$35911$n4481
.sym 16772 basesoc_we
.sym 16774 $abc$35911$n4484_1
.sym 16776 $abc$35911$n4481
.sym 16777 basesoc_picorv323[2]
.sym 16781 $abc$35911$n4484_1
.sym 16782 basesoc_picorv323[2]
.sym 16783 $abc$35911$n4519
.sym 16786 basesoc_picorv323[2]
.sym 16788 $abc$35911$n4469
.sym 16789 $abc$35911$n4474_1
.sym 16792 $abc$35911$n3199
.sym 16793 basesoc_we
.sym 16794 $abc$35911$n3369
.sym 16795 sys_rst
.sym 16805 $abc$35911$n4519
.sym 16806 $abc$35911$n4570_1
.sym 16807 basesoc_picorv323[3]
.sym 16810 basesoc_picorv323[2]
.sym 16811 $abc$35911$n4477
.sym 16813 $abc$35911$n4474_1
.sym 16823 $abc$35911$n4530
.sym 16824 $abc$35911$n4469
.sym 16825 $abc$35911$n4531
.sym 16826 $abc$35911$n4526
.sym 16827 picorv32.alu_out_q[28]
.sym 16828 $abc$35911$n4588_1
.sym 16829 $abc$35911$n4470_1
.sym 16830 picorv32.alu_out_q[8]
.sym 16834 basesoc_dat_w[2]
.sym 16835 $abc$35911$n2884_1
.sym 16837 $abc$35911$n2751
.sym 16839 $abc$35911$n2884_1
.sym 16841 basesoc_picorv323[3]
.sym 16844 basesoc_picorv327[27]
.sym 16845 basesoc_dat_w[1]
.sym 16846 $abc$35911$n2884_1
.sym 16849 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 16851 basesoc_picorv323[3]
.sym 16854 $abc$35911$n4487
.sym 16855 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 16856 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 16857 $abc$35911$n4452_1
.sym 16864 $abc$35911$n4480_1
.sym 16866 basesoc_dat_w[5]
.sym 16870 $abc$35911$n4610_1
.sym 16871 basesoc_picorv323[3]
.sym 16874 basesoc_dat_w[7]
.sym 16878 $abc$35911$n4473
.sym 16881 $abc$35911$n4469
.sym 16882 $abc$35911$n4611
.sym 16884 $abc$35911$n4519
.sym 16887 $abc$35911$n4466_1
.sym 16888 $abc$35911$n4462_1
.sym 16891 $abc$35911$n3003
.sym 16892 basesoc_picorv323[4]
.sym 16893 basesoc_picorv323[2]
.sym 16894 $abc$35911$n4487
.sym 16895 $abc$35911$n4465
.sym 16897 $abc$35911$n4611
.sym 16898 basesoc_picorv323[4]
.sym 16899 $abc$35911$n4610_1
.sym 16900 $abc$35911$n4487
.sym 16903 basesoc_dat_w[7]
.sym 16909 $abc$35911$n4519
.sym 16910 basesoc_picorv323[3]
.sym 16911 $abc$35911$n4480_1
.sym 16916 basesoc_dat_w[5]
.sym 16922 $abc$35911$n4462_1
.sym 16923 basesoc_picorv323[2]
.sym 16924 $abc$35911$n4466_1
.sym 16927 $abc$35911$n4473
.sym 16928 $abc$35911$n4480_1
.sym 16929 basesoc_picorv323[3]
.sym 16934 $abc$35911$n4473
.sym 16935 $abc$35911$n4465
.sym 16936 basesoc_picorv323[3]
.sym 16939 $abc$35911$n4466_1
.sym 16941 $abc$35911$n4469
.sym 16942 basesoc_picorv323[2]
.sym 16943 $abc$35911$n3003
.sym 16944 clk12_$glb_clk
.sym 16945 sys_rst_$glb_sr
.sym 16946 $abc$35911$n4462_1
.sym 16947 $abc$35911$n4528
.sym 16948 $abc$35911$n4666
.sym 16949 $abc$35911$n4667
.sym 16950 $abc$35911$n4468_1
.sym 16951 $abc$35911$n4527
.sym 16952 $abc$35911$n4529
.sym 16953 $abc$35911$n4466_1
.sym 16954 $abc$35911$n4718
.sym 16958 basesoc_adr[0]
.sym 16961 sys_rst
.sym 16962 basesoc_uart_phy_storage[24]
.sym 16967 basesoc_picorv323[3]
.sym 16968 picorv32.is_slti_blt_slt
.sym 16970 $abc$35911$n4519
.sym 16972 $abc$35911$n2884_1
.sym 16975 basesoc_picorv327[10]
.sym 16978 $abc$35911$n4452_1
.sym 16979 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 16980 $abc$35911$n4487
.sym 16981 $abc$35911$n4519
.sym 16997 $abc$35911$n4457
.sym 17000 $abc$35911$n4472_1
.sym 17002 $abc$35911$n4465
.sym 17003 $abc$35911$n4462_1
.sym 17004 basesoc_picorv323[4]
.sym 17006 basesoc_picorv323[2]
.sym 17011 basesoc_picorv323[3]
.sym 17017 $abc$35911$n4458_1
.sym 17018 $abc$35911$n4459
.sym 17033 basesoc_picorv323[3]
.sym 17034 $abc$35911$n4465
.sym 17035 $abc$35911$n4458_1
.sym 17045 $abc$35911$n4457
.sym 17046 $abc$35911$n4472_1
.sym 17047 basesoc_picorv323[4]
.sym 17056 $abc$35911$n4462_1
.sym 17058 $abc$35911$n4459
.sym 17059 basesoc_picorv323[2]
.sym 17070 $abc$35911$n4461
.sym 17072 $abc$35911$n4487
.sym 17076 $abc$35911$n4459
.sym 17077 basesoc_uart_phy_storage[26]
.sym 17084 $abc$35911$n4667
.sym 17086 $abc$35911$n4611
.sym 17087 $abc$35911$n2884_1
.sym 17089 basesoc_picorv328[26]
.sym 17090 basesoc_picorv327[4]
.sym 17091 basesoc_ctrl_reset_reset_r
.sym 17093 basesoc_we
.sym 17094 $abc$35911$n3003
.sym 17095 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17096 picorv32.instr_sub
.sym 17101 basesoc_picorv327[22]
.sym 17103 basesoc_picorv327[16]
.sym 17104 basesoc_picorv327[18]
.sym 17110 $abc$35911$n4887_1
.sym 17111 $abc$35911$n3202
.sym 17114 $abc$35911$n4885_1
.sym 17116 csrbankarray_csrbank2_dat0_w[0]
.sym 17119 basesoc_we
.sym 17121 $abc$35911$n4889_1
.sym 17123 $abc$35911$n4891_1
.sym 17126 csrbankarray_csrbank2_addr0_w[3]
.sym 17128 csrbankarray_csrbank2_addr0_w[2]
.sym 17133 $abc$35911$n2875_1
.sym 17134 $abc$35911$n3369
.sym 17139 sys_rst
.sym 17141 csrbankarray_csrbank2_dat0_w[1]
.sym 17149 $abc$35911$n3369
.sym 17150 $abc$35911$n4891_1
.sym 17151 $abc$35911$n3202
.sym 17152 csrbankarray_csrbank2_addr0_w[3]
.sym 17155 csrbankarray_csrbank2_dat0_w[1]
.sym 17156 $abc$35911$n3369
.sym 17157 $abc$35911$n4887_1
.sym 17158 $abc$35911$n2875_1
.sym 17161 $abc$35911$n3202
.sym 17162 basesoc_we
.sym 17163 $abc$35911$n3369
.sym 17164 sys_rst
.sym 17167 csrbankarray_csrbank2_addr0_w[2]
.sym 17168 $abc$35911$n3202
.sym 17169 $abc$35911$n4889_1
.sym 17170 $abc$35911$n3369
.sym 17179 csrbankarray_csrbank2_dat0_w[0]
.sym 17180 $abc$35911$n2875_1
.sym 17181 $abc$35911$n4885_1
.sym 17182 $abc$35911$n3369
.sym 17185 $abc$35911$n2875_1
.sym 17186 basesoc_we
.sym 17187 $abc$35911$n3369
.sym 17190 clk12_$glb_clk
.sym 17191 sys_rst_$glb_sr
.sym 17192 $abc$35911$n4011_1
.sym 17193 $abc$35911$n4003
.sym 17196 $abc$35911$n4018
.sym 17197 $abc$35911$n4030
.sym 17198 $abc$35911$n4031
.sym 17199 $abc$35911$n4002_1
.sym 17200 basesoc_picorv327[3]
.sym 17201 $abc$35911$n4258
.sym 17204 basesoc_picorv327[3]
.sym 17207 $abc$35911$n4487
.sym 17208 basesoc_picorv327[1]
.sym 17210 $abc$35911$n4454_1
.sym 17213 basesoc_picorv327[0]
.sym 17220 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17221 $abc$35911$n2889
.sym 17222 $abc$35911$n4454_1
.sym 17225 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 17226 basesoc_picorv327[25]
.sym 17227 picorv32.instr_beq
.sym 17233 sys_rst
.sym 17235 $abc$35911$n3007
.sym 17239 csrbankarray_csrbank2_addr0_w[0]
.sym 17240 csrbankarray_csrbank2_ctrl0_w[2]
.sym 17241 basesoc_dat_w[1]
.sym 17242 csrbankarray_csrbank2_addr0_w[1]
.sym 17246 basesoc_adr[0]
.sym 17247 csrbankarray_csrbank2_dat0_w[3]
.sym 17248 csrbankarray_csrbank2_dat0_re
.sym 17250 csrbankarray_csrbank2_ctrl0_w[1]
.sym 17251 csrbankarray_csrbank2_ctrl0_w[3]
.sym 17252 basesoc_dat_w[3]
.sym 17256 csrbankarray_csrbank2_ctrl0_w[0]
.sym 17257 basesoc_ctrl_reset_reset_r
.sym 17258 csrbankarray_csrbank2_dat0_w[2]
.sym 17259 basesoc_adr[1]
.sym 17266 basesoc_adr[0]
.sym 17267 basesoc_adr[1]
.sym 17268 csrbankarray_csrbank2_addr0_w[1]
.sym 17269 csrbankarray_csrbank2_ctrl0_w[1]
.sym 17272 basesoc_dat_w[1]
.sym 17281 basesoc_dat_w[3]
.sym 17284 basesoc_adr[1]
.sym 17285 basesoc_adr[0]
.sym 17286 csrbankarray_csrbank2_ctrl0_w[2]
.sym 17287 csrbankarray_csrbank2_dat0_w[2]
.sym 17290 csrbankarray_csrbank2_addr0_w[0]
.sym 17291 csrbankarray_csrbank2_ctrl0_w[0]
.sym 17292 basesoc_adr[0]
.sym 17293 basesoc_adr[1]
.sym 17296 csrbankarray_csrbank2_dat0_w[3]
.sym 17297 basesoc_adr[0]
.sym 17298 basesoc_adr[1]
.sym 17299 csrbankarray_csrbank2_ctrl0_w[3]
.sym 17302 sys_rst
.sym 17304 csrbankarray_csrbank2_dat0_re
.sym 17308 basesoc_ctrl_reset_reset_r
.sym 17312 $abc$35911$n3007
.sym 17313 clk12_$glb_clk
.sym 17314 sys_rst_$glb_sr
.sym 17315 $abc$35911$n4001
.sym 17316 $abc$35911$n3893
.sym 17317 $abc$35911$n4017_1
.sym 17318 $abc$35911$n4007
.sym 17319 $abc$35911$n3892_1
.sym 17320 basesoc_picorv327[18]
.sym 17321 $abc$35911$n4006
.sym 17322 $abc$35911$n4027
.sym 17324 $abc$35911$n4266
.sym 17329 basesoc_picorv327[11]
.sym 17336 picorv32.cpu_state[2]
.sym 17338 $abc$35911$n2889
.sym 17339 $abc$35911$n3887_1
.sym 17341 $abc$35911$n4452_1
.sym 17343 $abc$35911$n2892_1
.sym 17344 picorv32.cpu_state[5]
.sym 17345 $abc$35911$n3899
.sym 17348 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17350 csrbankarray_csrbank2_ctrl0_w[0]
.sym 17383 $abc$35911$n3007
.sym 17387 basesoc_dat_w[2]
.sym 17432 basesoc_dat_w[2]
.sym 17435 $abc$35911$n3007
.sym 17436 clk12_$glb_clk
.sym 17437 sys_rst_$glb_sr
.sym 17438 basesoc_picorv327[24]
.sym 17439 $abc$35911$n4044_1
.sym 17440 $abc$35911$n4009
.sym 17441 $abc$35911$n4029_1
.sym 17442 $abc$35911$n4047_1
.sym 17443 $abc$35911$n4010
.sym 17444 $abc$35911$n4028
.sym 17445 $abc$35911$n4008_1
.sym 17446 picorv32.reg_pc[22]
.sym 17447 $abc$35911$n4274
.sym 17450 basesoc_picorv327[12]
.sym 17451 picorv32.cpuregs_rs1[17]
.sym 17454 picorv32.cpu_state[2]
.sym 17455 $abc$35911$n3130
.sym 17457 $abc$35911$n4269
.sym 17460 picorv32.cpu_state[2]
.sym 17461 $abc$35911$n2889
.sym 17462 picorv32.is_slti_blt_slt
.sym 17463 $abc$35911$n2884_1
.sym 17464 $abc$35911$n3050
.sym 17468 $abc$35911$n3050
.sym 17469 $abc$35911$n4452_1
.sym 17470 picorv32.is_alu_reg_imm
.sym 17473 $abc$35911$n4519
.sym 17493 picorv32.instr_or
.sym 17494 picorv32.instr_ori
.sym 17530 picorv32.instr_or
.sym 17533 picorv32.instr_ori
.sym 17561 $abc$35911$n4043
.sym 17562 $abc$35911$n3969_1
.sym 17563 $abc$35911$n4058
.sym 17564 $abc$35911$n2891_1
.sym 17565 picorv32.instr_bgeu
.sym 17566 picorv32.instr_beq
.sym 17567 picorv32.instr_bge
.sym 17568 $abc$35911$n3968
.sym 17570 $abc$35911$n4282
.sym 17575 $abc$35911$n4077_1
.sym 17577 $abc$35911$n2889
.sym 17580 basesoc_picorv327[24]
.sym 17582 picorv32.reg_pc[21]
.sym 17586 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17587 basesoc_picorv327[23]
.sym 17589 $abc$35911$n3011
.sym 17590 picorv32.instr_bge
.sym 17592 $abc$35911$n3050
.sym 17593 basesoc_picorv327[23]
.sym 17594 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17595 picorv32.instr_sub
.sym 17596 picorv32.cpuregs_rs1[18]
.sym 17604 $abc$35911$n3050
.sym 17607 picorv32.instr_xori
.sym 17613 picorv32.instr_xor
.sym 17615 $abc$35911$n3486
.sym 17616 picorv32.instr_or
.sym 17617 picorv32.instr_ori
.sym 17618 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17623 picorv32.mem_rdata_q[14]
.sym 17624 picorv32.mem_rdata_q[14]
.sym 17629 $abc$35911$n3474_1
.sym 17630 picorv32.is_alu_reg_imm
.sym 17631 $abc$35911$n3494
.sym 17632 picorv32.mem_rdata_q[12]
.sym 17633 picorv32.mem_rdata_q[13]
.sym 17635 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17637 $abc$35911$n3494
.sym 17641 picorv32.instr_xori
.sym 17644 picorv32.instr_xor
.sym 17647 picorv32.instr_xor
.sym 17648 picorv32.instr_xori
.sym 17649 picorv32.instr_ori
.sym 17650 picorv32.instr_or
.sym 17653 picorv32.mem_rdata_q[14]
.sym 17654 $abc$35911$n3486
.sym 17655 picorv32.mem_rdata_q[12]
.sym 17656 picorv32.mem_rdata_q[13]
.sym 17659 $abc$35911$n3474_1
.sym 17661 $abc$35911$n3486
.sym 17665 picorv32.mem_rdata_q[12]
.sym 17666 picorv32.mem_rdata_q[14]
.sym 17667 picorv32.is_alu_reg_imm
.sym 17668 picorv32.mem_rdata_q[13]
.sym 17671 $abc$35911$n3486
.sym 17672 picorv32.mem_rdata_q[14]
.sym 17673 picorv32.mem_rdata_q[13]
.sym 17674 picorv32.mem_rdata_q[12]
.sym 17677 picorv32.is_alu_reg_imm
.sym 17678 picorv32.mem_rdata_q[14]
.sym 17679 picorv32.mem_rdata_q[12]
.sym 17680 picorv32.mem_rdata_q[13]
.sym 17681 $abc$35911$n3050
.sym 17682 clk12_$glb_clk
.sym 17683 $abc$35911$n232_$glb_sr
.sym 17684 $abc$35911$n4100_1
.sym 17685 $abc$35911$n4036
.sym 17686 $abc$35911$n2888
.sym 17687 $abc$35911$n3886
.sym 17688 picorv32.instr_srli
.sym 17689 $abc$35911$n4519
.sym 17690 picorv32.instr_srai
.sym 17691 $abc$35911$n4037
.sym 17702 $abc$35911$n4057
.sym 17703 picorv32.is_lui_auipc_jal
.sym 17708 $abc$35911$n2895_1
.sym 17710 $abc$35911$n3471
.sym 17712 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17714 picorv32.instr_beq
.sym 17715 $abc$35911$n3474_1
.sym 17717 $abc$35911$n2889
.sym 17718 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17719 picorv32.mem_rdata_q[13]
.sym 17726 $abc$35911$n3475_1
.sym 17727 $abc$35911$n2892_1
.sym 17728 $abc$35911$n2891_1
.sym 17729 $abc$35911$n2884_1
.sym 17731 picorv32.is_alu_reg_reg
.sym 17732 picorv32.instr_blt
.sym 17733 picorv32.instr_slti
.sym 17734 $abc$35911$n2893
.sym 17736 $abc$35911$n3049
.sym 17737 $abc$35911$n713
.sym 17738 $abc$35911$n232
.sym 17740 picorv32.instr_slt
.sym 17755 picorv32.instr_sh
.sym 17759 picorv32.instr_blt
.sym 17760 picorv32.instr_slt
.sym 17761 picorv32.instr_slti
.sym 17765 $abc$35911$n232
.sym 17767 $abc$35911$n3049
.sym 17770 $abc$35911$n2892_1
.sym 17771 $abc$35911$n2891_1
.sym 17772 $abc$35911$n2893
.sym 17773 $abc$35911$n713
.sym 17788 $abc$35911$n3475_1
.sym 17791 picorv32.is_alu_reg_reg
.sym 17800 picorv32.instr_sh
.sym 17802 picorv32.instr_blt
.sym 17803 $abc$35911$n2884_1
.sym 17805 clk12_$glb_clk
.sym 17807 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17808 $abc$35911$n2886
.sym 17809 $abc$35911$n3009
.sym 17810 $abc$35911$n4051
.sym 17811 $abc$35911$n2885
.sym 17812 $abc$35911$n2882
.sym 17813 $abc$35911$n3962
.sym 17814 $abc$35911$n3961
.sym 17816 $abc$35911$n4519
.sym 17820 $abc$35911$n3475_1
.sym 17822 basesoc_picorv327[21]
.sym 17823 $abc$35911$n3050
.sym 17825 $abc$35911$n713
.sym 17828 $abc$35911$n3475_1
.sym 17831 picorv32.is_sll_srl_sra
.sym 17832 picorv32.cpu_state[4]
.sym 17834 $abc$35911$n3472
.sym 17836 picorv32.cpu_state[5]
.sym 17839 picorv32.is_slli_srli_srai
.sym 17840 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17842 $abc$35911$n3070
.sym 17848 $abc$35911$n3494
.sym 17849 $abc$35911$n3471
.sym 17853 picorv32.mem_rdata_q[14]
.sym 17854 picorv32.instr_sll
.sym 17858 $abc$35911$n3472
.sym 17859 $abc$35911$n3496
.sym 17860 picorv32.is_alu_reg_imm
.sym 17861 $abc$35911$n3486
.sym 17862 picorv32.is_alu_reg_reg
.sym 17863 picorv32.instr_slli
.sym 17866 picorv32.mem_rdata_q[12]
.sym 17874 picorv32.mem_rdata_q[12]
.sym 17875 $abc$35911$n3050
.sym 17878 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17879 picorv32.mem_rdata_q[13]
.sym 17882 $abc$35911$n3471
.sym 17884 picorv32.is_alu_reg_reg
.sym 17887 picorv32.mem_rdata_q[14]
.sym 17888 picorv32.mem_rdata_q[13]
.sym 17889 picorv32.is_alu_reg_imm
.sym 17890 picorv32.mem_rdata_q[12]
.sym 17893 picorv32.instr_slli
.sym 17895 picorv32.instr_sll
.sym 17899 picorv32.mem_rdata_q[14]
.sym 17900 picorv32.mem_rdata_q[12]
.sym 17901 picorv32.is_alu_reg_reg
.sym 17902 picorv32.mem_rdata_q[13]
.sym 17905 $abc$35911$n3486
.sym 17906 picorv32.mem_rdata_q[12]
.sym 17907 picorv32.mem_rdata_q[13]
.sym 17908 picorv32.mem_rdata_q[14]
.sym 17913 $abc$35911$n3472
.sym 17914 $abc$35911$n3496
.sym 17917 $abc$35911$n3486
.sym 17919 $abc$35911$n3494
.sym 17923 picorv32.mem_rdata_q[14]
.sym 17924 picorv32.mem_rdata_q[12]
.sym 17925 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17926 picorv32.mem_rdata_q[13]
.sym 17927 $abc$35911$n3050
.sym 17928 clk12_$glb_clk
.sym 17929 $abc$35911$n232_$glb_sr
.sym 17930 $abc$35911$n3439
.sym 17931 $abc$35911$n3056
.sym 17932 $abc$35911$n3643
.sym 17933 $abc$35911$n2881
.sym 17934 $abc$35911$n3642
.sym 17935 $abc$35911$n3074
.sym 17936 picorv32.mem_do_rdata
.sym 17937 $abc$35911$n3646
.sym 17938 $abc$35911$n3683
.sym 17939 picorv32.latched_stalu
.sym 17943 $abc$35911$n3049
.sym 17944 picorv32.instr_sub
.sym 17946 $abc$35911$n3953_1
.sym 17947 basesoc_picorv327[10]
.sym 17948 $abc$35911$n2889
.sym 17950 picorv32.is_alu_reg_reg
.sym 17954 $abc$35911$n2887_1
.sym 17955 $abc$35911$n2889
.sym 17957 picorv32.is_alu_reg_imm
.sym 17958 picorv32.cpu_state[4]
.sym 17959 picorv32.is_sb_sh_sw
.sym 17960 $abc$35911$n2882
.sym 17964 $abc$35911$n3050
.sym 17971 picorv32.is_lui_auipc_jal
.sym 17972 $abc$35911$n3003_1
.sym 17973 $abc$35911$n3050
.sym 17974 picorv32.mem_rdata_q[14]
.sym 17975 $abc$35911$n3645
.sym 17979 picorv32.is_sll_srl_sra
.sym 17980 picorv32.mem_rdata_q[12]
.sym 17984 picorv32.mem_do_prefetch
.sym 17985 $abc$35911$n3474_1
.sym 17989 picorv32.mem_rdata_q[14]
.sym 17990 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 17993 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 17994 $abc$35911$n3472
.sym 17997 picorv32.is_sb_sh_sw
.sym 17999 picorv32.mem_rdata_q[13]
.sym 18004 picorv32.mem_rdata_q[14]
.sym 18006 picorv32.mem_rdata_q[12]
.sym 18007 picorv32.mem_rdata_q[13]
.sym 18010 $abc$35911$n3474_1
.sym 18012 $abc$35911$n3472
.sym 18029 picorv32.is_sb_sh_sw
.sym 18030 picorv32.mem_do_prefetch
.sym 18031 picorv32.is_sll_srl_sra
.sym 18034 $abc$35911$n3003_1
.sym 18035 picorv32.is_lui_auipc_jal
.sym 18036 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18037 $abc$35911$n3645
.sym 18046 picorv32.mem_rdata_q[14]
.sym 18047 picorv32.mem_rdata_q[12]
.sym 18048 picorv32.mem_rdata_q[13]
.sym 18049 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 18050 $abc$35911$n3050
.sym 18051 clk12_$glb_clk
.sym 18052 $abc$35911$n232_$glb_sr
.sym 18053 picorv32.cpu_state[4]
.sym 18054 $abc$35911$n3875_1
.sym 18055 picorv32.cpu_state[5]
.sym 18056 $abc$35911$n2896
.sym 18057 $abc$35911$n3007_1
.sym 18058 picorv32.cpu_state[6]
.sym 18059 $abc$35911$n3004
.sym 18060 picorv32.cpu_state[3]
.sym 18062 picorv32.mem_rdata_q[12]
.sym 18063 picorv32.mem_rdata_q[12]
.sym 18065 picorv32.mem_rdata_q[12]
.sym 18067 picorv32.cpu_state[0]
.sym 18069 $abc$35911$n3176
.sym 18070 picorv32.mem_rdata_q[14]
.sym 18071 picorv32.mem_do_rinst
.sym 18073 $abc$35911$n4909
.sym 18076 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18079 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 18080 $abc$35911$n3011
.sym 18081 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 18083 picorv32.cpuregs_rs1[18]
.sym 18086 picorv32.cpu_state[4]
.sym 18094 $abc$35911$n3494
.sym 18095 $abc$35911$n3471
.sym 18096 $abc$35911$n3002_1
.sym 18100 picorv32.is_alu_reg_reg
.sym 18101 $abc$35911$n3470
.sym 18102 picorv32.is_lui_auipc_jal
.sym 18103 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18108 $abc$35911$n3475_1
.sym 18109 picorv32.is_sb_sh_sw
.sym 18111 $abc$35911$n3003_1
.sym 18115 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18116 picorv32.mem_rdata_q[12]
.sym 18117 picorv32.is_alu_reg_imm
.sym 18118 picorv32.is_sll_srl_sra
.sym 18121 $abc$35911$n3130
.sym 18122 picorv32.is_slli_srli_srai
.sym 18123 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18124 $abc$35911$n3004
.sym 18125 picorv32.mem_rdata_q[13]
.sym 18128 $abc$35911$n3470
.sym 18129 picorv32.is_alu_reg_reg
.sym 18133 $abc$35911$n3004
.sym 18135 picorv32.is_slli_srli_srai
.sym 18139 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18140 picorv32.is_sll_srl_sra
.sym 18141 picorv32.is_sb_sh_sw
.sym 18142 $abc$35911$n3003_1
.sym 18145 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18146 $abc$35911$n3130
.sym 18147 picorv32.is_lui_auipc_jal
.sym 18148 $abc$35911$n3002_1
.sym 18152 $abc$35911$n3470
.sym 18154 picorv32.is_alu_reg_imm
.sym 18157 picorv32.is_lui_auipc_jal
.sym 18158 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 18159 picorv32.is_slli_srli_srai
.sym 18160 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18163 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18165 $abc$35911$n3494
.sym 18169 $abc$35911$n3475_1
.sym 18170 picorv32.mem_rdata_q[12]
.sym 18171 $abc$35911$n3471
.sym 18172 picorv32.mem_rdata_q[13]
.sym 18173 $abc$35911$n3049_$glb_ce
.sym 18174 clk12_$glb_clk
.sym 18176 picorv32.mem_wordsize[0]
.sym 18177 $abc$35911$n3876_1
.sym 18179 $abc$35911$n3106
.sym 18181 $abc$35911$n4346
.sym 18183 $abc$35911$n3474_1
.sym 18184 picorv32.irq_pending[1]
.sym 18188 picorv32.is_lui_auipc_jal
.sym 18193 picorv32.cpu_state[3]
.sym 18196 $abc$35911$n3394
.sym 18198 picorv32.irq_state[0]
.sym 18199 picorv32.cpu_state[5]
.sym 18205 picorv32.is_slli_srli_srai
.sym 18207 $abc$35911$n3474_1
.sym 18211 picorv32.mem_rdata_q[13]
.sym 18218 picorv32.mem_rdata_q[13]
.sym 18226 picorv32.instr_lw
.sym 18229 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18234 picorv32.mem_rdata_q[14]
.sym 18235 picorv32.mem_rdata_q[13]
.sym 18236 picorv32.instr_lbu
.sym 18238 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18240 $abc$35911$n3474_1
.sym 18244 picorv32.mem_rdata_q[14]
.sym 18246 picorv32.mem_rdata_q[12]
.sym 18247 picorv32.mem_rdata_q[14]
.sym 18248 picorv32.instr_lhu
.sym 18256 picorv32.mem_rdata_q[13]
.sym 18257 picorv32.mem_rdata_q[12]
.sym 18258 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18259 picorv32.mem_rdata_q[14]
.sym 18262 picorv32.instr_lhu
.sym 18263 picorv32.instr_lbu
.sym 18264 picorv32.instr_lw
.sym 18268 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18269 picorv32.mem_rdata_q[12]
.sym 18270 picorv32.mem_rdata_q[14]
.sym 18271 picorv32.mem_rdata_q[13]
.sym 18274 picorv32.mem_rdata_q[13]
.sym 18275 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18276 picorv32.mem_rdata_q[12]
.sym 18277 picorv32.mem_rdata_q[14]
.sym 18292 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18294 $abc$35911$n3474_1
.sym 18296 $abc$35911$n3049_$glb_ce
.sym 18297 clk12_$glb_clk
.sym 18306 picorv32.is_lbu_lhu_lw
.sym 18313 picorv32.is_sb_sh_sw
.sym 18314 $abc$35911$n3106
.sym 18317 picorv32.is_lb_lh_lw_lbu_lhu
.sym 18318 picorv32.cpu_state[2]
.sym 18319 $abc$35911$n3392_1
.sym 18321 picorv32.instr_lb
.sym 18565 picorv32.mem_rdata_q[14]
.sym 18908 $abc$35911$n5
.sym 19035 slave_sel_r[2]
.sym 19042 basesoc_ctrl_storage[17]
.sym 19073 basesoc_ctrl_reset_reset_r
.sym 19085 $abc$35911$n2725
.sym 19191 basesoc_dat_w[5]
.sym 19194 spram_dataout01[9]
.sym 19199 array_muxed0[4]
.sym 19201 array_muxed0[14]
.sym 19207 $abc$35911$n11
.sym 19213 $abc$35911$n2725
.sym 19239 basesoc_ctrl_reset_reset_r
.sym 19246 $abc$35911$n2723
.sym 19290 basesoc_ctrl_reset_reset_r
.sym 19298 $abc$35911$n2723
.sym 19299 clk12_$glb_clk
.sym 19300 sys_rst_$glb_sr
.sym 19301 basesoc_ctrl_storage[30]
.sym 19306 basesoc_ctrl_storage[31]
.sym 19317 array_muxed0[8]
.sym 19321 array_muxed0[8]
.sym 19326 $abc$35911$n3201
.sym 19329 array_muxed1[17]
.sym 19330 basesoc_adr[3]
.sym 19333 basesoc_adr[3]
.sym 19334 array_muxed1[27]
.sym 19336 $abc$35911$n3195
.sym 19348 basesoc_ctrl_storage[16]
.sym 19350 $abc$35911$n3201
.sym 19353 basesoc_ctrl_storage[24]
.sym 19361 $abc$35911$n9
.sym 19365 $abc$35911$n7
.sym 19367 $abc$35911$n11
.sym 19368 $abc$35911$n5
.sym 19369 $abc$35911$n2721
.sym 19370 $abc$35911$n3198
.sym 19378 $abc$35911$n5
.sym 19400 $abc$35911$n7
.sym 19407 $abc$35911$n9
.sym 19411 $abc$35911$n11
.sym 19417 $abc$35911$n3201
.sym 19418 basesoc_ctrl_storage[24]
.sym 19419 $abc$35911$n3198
.sym 19420 basesoc_ctrl_storage[16]
.sym 19421 $abc$35911$n2721
.sym 19422 clk12_$glb_clk
.sym 19424 $abc$35911$n4935_1
.sym 19425 $abc$35911$n4936
.sym 19427 basesoc_ctrl_storage[19]
.sym 19428 $abc$35911$n4937
.sym 19429 $abc$35911$n2725
.sym 19431 basesoc_ctrl_storage[22]
.sym 19438 spram_dataout11[9]
.sym 19446 array_muxed1[30]
.sym 19448 $abc$35911$n3199
.sym 19449 $abc$35911$n116
.sym 19450 $abc$35911$n3202
.sym 19451 $abc$35911$n7
.sym 19453 basesoc_adr[2]
.sym 19456 array_muxed0[2]
.sym 19457 $abc$35911$n4935_1
.sym 19458 basesoc_adr[2]
.sym 19459 $abc$35911$n4898_1
.sym 19466 $abc$35911$n3198
.sym 19469 $abc$35911$n4919
.sym 19471 $abc$35911$n104
.sym 19472 $abc$35911$n118
.sym 19474 basesoc_ctrl_storage[17]
.sym 19475 $abc$35911$n9
.sym 19476 $abc$35911$n11
.sym 19477 $abc$35911$n110
.sym 19478 $abc$35911$n3287
.sym 19479 basesoc_ctrl_bus_errors[17]
.sym 19480 $abc$35911$n3284
.sym 19482 basesoc_ctrl_bus_errors[14]
.sym 19483 $abc$35911$n2725
.sym 19484 basesoc_ctrl_storage[19]
.sym 19487 basesoc_ctrl_bus_errors[3]
.sym 19489 $abc$35911$n3201
.sym 19490 basesoc_ctrl_bus_errors[1]
.sym 19491 $abc$35911$n4906_1
.sym 19492 $abc$35911$n4918
.sym 19493 basesoc_adr[3]
.sym 19494 $abc$35911$n2874_1
.sym 19496 $abc$35911$n3195
.sym 19498 $abc$35911$n4918
.sym 19499 $abc$35911$n3198
.sym 19500 $abc$35911$n4919
.sym 19501 basesoc_ctrl_storage[19]
.sym 19504 $abc$35911$n110
.sym 19505 $abc$35911$n3195
.sym 19506 basesoc_ctrl_bus_errors[14]
.sym 19507 $abc$35911$n3284
.sym 19510 basesoc_ctrl_storage[17]
.sym 19511 $abc$35911$n3198
.sym 19512 $abc$35911$n3287
.sym 19513 basesoc_ctrl_bus_errors[17]
.sym 19517 $abc$35911$n2874_1
.sym 19518 basesoc_adr[3]
.sym 19519 basesoc_ctrl_bus_errors[3]
.sym 19522 $abc$35911$n2874_1
.sym 19523 basesoc_adr[3]
.sym 19524 basesoc_ctrl_bus_errors[1]
.sym 19525 $abc$35911$n4906_1
.sym 19530 $abc$35911$n9
.sym 19534 $abc$35911$n3195
.sym 19535 $abc$35911$n3201
.sym 19536 $abc$35911$n104
.sym 19537 $abc$35911$n118
.sym 19541 $abc$35911$n11
.sym 19544 $abc$35911$n2725
.sym 19545 clk12_$glb_clk
.sym 19547 $abc$35911$n3201
.sym 19549 $abc$35911$n4929_1
.sym 19550 $abc$35911$n4932_1
.sym 19552 $abc$35911$n98
.sym 19561 $abc$35911$n2723
.sym 19564 $abc$35911$n2874_1
.sym 19567 $abc$35911$n2911
.sym 19568 $abc$35911$n2723
.sym 19572 $abc$35911$n3195
.sym 19573 basesoc_ctrl_bus_errors[26]
.sym 19574 $abc$35911$n2749
.sym 19575 basesoc_ctrl_bus_errors[27]
.sym 19576 array_muxed0[12]
.sym 19577 $abc$35911$n2725
.sym 19578 basesoc_we
.sym 19579 $abc$35911$n2876
.sym 19581 basesoc_ctrl_reset_reset_r
.sym 19582 basesoc_ctrl_reset_reset_r
.sym 19588 $abc$35911$n4914_1
.sym 19589 basesoc_ctrl_reset_reset_r
.sym 19591 basesoc_ctrl_storage[27]
.sym 19592 $abc$35911$n4905_1
.sym 19593 basesoc_ctrl_bus_errors[27]
.sym 19594 $abc$35911$n4911_1
.sym 19595 $abc$35911$n3198
.sym 19596 $abc$35911$n4917_1
.sym 19597 $abc$35911$n112
.sym 19599 $abc$35911$n3284
.sym 19600 basesoc_adr[3]
.sym 19601 basesoc_ctrl_storage[26]
.sym 19602 $abc$35911$n4907_1
.sym 19604 $abc$35911$n3201
.sym 19605 $abc$35911$n3284
.sym 19608 $abc$35911$n3199
.sym 19610 $abc$35911$n4920_1
.sym 19612 $abc$35911$n3201
.sym 19613 basesoc_adr[2]
.sym 19614 basesoc_ctrl_bus_errors[9]
.sym 19615 $abc$35911$n2721
.sym 19616 basesoc_ctrl_bus_errors[10]
.sym 19617 basesoc_dat_w[5]
.sym 19618 basesoc_ctrl_bus_errors[11]
.sym 19619 $abc$35911$n3290
.sym 19621 basesoc_ctrl_storage[26]
.sym 19622 $abc$35911$n3201
.sym 19623 $abc$35911$n112
.sym 19624 $abc$35911$n3198
.sym 19628 basesoc_dat_w[5]
.sym 19634 basesoc_ctrl_reset_reset_r
.sym 19639 $abc$35911$n3284
.sym 19640 $abc$35911$n4914_1
.sym 19641 basesoc_ctrl_bus_errors[10]
.sym 19642 $abc$35911$n4911_1
.sym 19645 $abc$35911$n4920_1
.sym 19646 $abc$35911$n4917_1
.sym 19647 $abc$35911$n3290
.sym 19648 basesoc_ctrl_bus_errors[27]
.sym 19652 $abc$35911$n3199
.sym 19653 basesoc_adr[3]
.sym 19654 basesoc_adr[2]
.sym 19657 $abc$35911$n3201
.sym 19658 basesoc_ctrl_storage[27]
.sym 19659 $abc$35911$n3284
.sym 19660 basesoc_ctrl_bus_errors[11]
.sym 19663 basesoc_ctrl_bus_errors[9]
.sym 19664 $abc$35911$n4905_1
.sym 19665 $abc$35911$n4907_1
.sym 19666 $abc$35911$n3284
.sym 19667 $abc$35911$n2721
.sym 19668 clk12_$glb_clk
.sym 19669 sys_rst_$glb_sr
.sym 19670 $abc$35911$n4933
.sym 19671 $abc$35911$n7
.sym 19672 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 19673 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 19674 $abc$35911$n2719
.sym 19675 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 19676 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 19677 $abc$35911$n3290
.sym 19683 $abc$35911$n112
.sym 19684 $abc$35911$n3287
.sym 19685 $abc$35911$n3198
.sym 19686 $abc$35911$n4930
.sym 19687 basesoc_adr[3]
.sym 19689 $abc$35911$n3284
.sym 19690 $abc$35911$n4910
.sym 19692 $abc$35911$n4916
.sym 19693 basesoc_adr[3]
.sym 19695 $abc$35911$n2719
.sym 19697 basesoc_ctrl_bus_errors[2]
.sym 19699 basesoc_picorv323[1]
.sym 19700 basesoc_dat_w[1]
.sym 19701 $abc$35911$n2719
.sym 19702 $abc$35911$n3248
.sym 19703 array_muxed1[16]
.sym 19705 array_muxed1[18]
.sym 19713 basesoc_ctrl_storage[8]
.sym 19715 $abc$35911$n4913
.sym 19716 $abc$35911$n3287
.sym 19717 $abc$35911$n106
.sym 19718 $abc$35911$n2874_1
.sym 19719 $abc$35911$n3193
.sym 19721 basesoc_ctrl_bus_errors[2]
.sym 19724 $abc$35911$n96
.sym 19726 $abc$35911$n108
.sym 19727 basesoc_adr[3]
.sym 19729 $abc$35911$n2719
.sym 19731 basesoc_ctrl_bus_errors[18]
.sym 19732 $abc$35911$n3195
.sym 19733 basesoc_ctrl_bus_errors[26]
.sym 19734 $abc$35911$n3290
.sym 19737 $abc$35911$n4912
.sym 19741 basesoc_ctrl_reset_reset_r
.sym 19742 basesoc_ctrl_storage[0]
.sym 19750 $abc$35911$n3193
.sym 19751 basesoc_ctrl_storage[0]
.sym 19752 $abc$35911$n3195
.sym 19753 basesoc_ctrl_storage[8]
.sym 19756 basesoc_adr[3]
.sym 19757 $abc$35911$n2874_1
.sym 19759 basesoc_ctrl_bus_errors[2]
.sym 19768 $abc$35911$n106
.sym 19769 $abc$35911$n3287
.sym 19770 basesoc_ctrl_bus_errors[18]
.sym 19771 $abc$35911$n3195
.sym 19774 $abc$35911$n3193
.sym 19775 $abc$35911$n108
.sym 19776 $abc$35911$n3195
.sym 19777 $abc$35911$n96
.sym 19780 $abc$35911$n4913
.sym 19781 $abc$35911$n3290
.sym 19782 basesoc_ctrl_bus_errors[26]
.sym 19783 $abc$35911$n4912
.sym 19786 basesoc_ctrl_reset_reset_r
.sym 19790 $abc$35911$n2719
.sym 19791 clk12_$glb_clk
.sym 19792 sys_rst_$glb_sr
.sym 19793 basesoc_uart_phy_storage[5]
.sym 19795 basesoc_uart_phy_storage[0]
.sym 19797 $abc$35911$n5263_1
.sym 19805 $abc$35911$n3193
.sym 19809 basesoc_adr[2]
.sym 19810 $abc$35911$n5489
.sym 19811 $abc$35911$n3196
.sym 19816 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 19817 basesoc_picorv328[16]
.sym 19818 $abc$35911$n3529
.sym 19819 basesoc_picorv328[27]
.sym 19820 basesoc_uart_rx_fifo_wrport_we
.sym 19821 array_muxed1[27]
.sym 19823 $abc$35911$n2876
.sym 19825 array_muxed1[17]
.sym 19826 $abc$35911$n5482_1
.sym 19828 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 19841 $abc$35911$n3290
.sym 19852 basesoc_ctrl_bus_errors[25]
.sym 19853 $abc$35911$n9
.sym 19854 basesoc_ctrl_storage[1]
.sym 19855 $abc$35911$n3193
.sym 19861 $abc$35911$n2719
.sym 19879 basesoc_ctrl_storage[1]
.sym 19880 $abc$35911$n3290
.sym 19881 basesoc_ctrl_bus_errors[25]
.sym 19882 $abc$35911$n3193
.sym 19897 $abc$35911$n9
.sym 19913 $abc$35911$n2719
.sym 19914 clk12_$glb_clk
.sym 19916 array_muxed1[27]
.sym 19917 $abc$35911$n6771
.sym 19918 array_muxed1[17]
.sym 19919 array_muxed1[23]
.sym 19920 array_muxed1[16]
.sym 19921 array_muxed1[18]
.sym 19922 array_muxed1[20]
.sym 19923 array_muxed1[19]
.sym 19928 $abc$35911$n2874_1
.sym 19929 $abc$35911$n2875_1
.sym 19935 $abc$35911$n2874_1
.sym 19937 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 19938 $abc$35911$n5264
.sym 19939 basesoc_uart_phy_storage[0]
.sym 19940 $abc$35911$n2792
.sym 19947 array_muxed0[2]
.sym 19950 basesoc_uart_phy_rx_reg[0]
.sym 19959 $abc$35911$n2723
.sym 19963 basesoc_adr[2]
.sym 19966 $abc$35911$n5
.sym 19971 $abc$35911$n9
.sym 19972 basesoc_dat_w[1]
.sym 19974 $abc$35911$n3248
.sym 19985 $abc$35911$n2875_1
.sym 20020 $abc$35911$n3248
.sym 20021 basesoc_dat_w[1]
.sym 20022 $abc$35911$n2875_1
.sym 20023 basesoc_adr[2]
.sym 20026 $abc$35911$n5
.sym 20032 $abc$35911$n9
.sym 20036 $abc$35911$n2723
.sym 20037 clk12_$glb_clk
.sym 20039 $abc$35911$n2830
.sym 20040 basesoc_uart_phy_rx_reg[5]
.sym 20041 basesoc_uart_phy_rx_reg[6]
.sym 20042 basesoc_uart_phy_rx_reg[0]
.sym 20043 basesoc_uart_phy_rx_reg[7]
.sym 20044 basesoc_uart_phy_rx_reg[3]
.sym 20045 $abc$35911$n2792
.sym 20046 basesoc_uart_phy_rx_reg[4]
.sym 20048 $abc$35911$n5
.sym 20053 basesoc_uart_rx_fifo_do_read
.sym 20055 basesoc_picorv323[3]
.sym 20056 $PACKER_VCC_NET
.sym 20062 basesoc_uart_rx_fifo_consume[1]
.sym 20066 basesoc_picorv323[2]
.sym 20070 $abc$35911$n2753
.sym 20072 basesoc_picorv328[20]
.sym 20073 basesoc_picorv323[0]
.sym 20081 $abc$35911$n5742
.sym 20084 $abc$35911$n4908_1
.sym 20085 $abc$35911$n3193
.sym 20088 $abc$35911$n4910
.sym 20089 basesoc_uart_rx_fifo_readable
.sym 20094 $abc$35911$n4904_1
.sym 20095 $abc$35911$n2876
.sym 20098 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 20100 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 20103 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 20109 basesoc_ctrl_storage[2]
.sym 20110 basesoc_uart_rx_old_trigger
.sym 20114 $abc$35911$n5742
.sym 20121 basesoc_uart_rx_old_trigger
.sym 20122 basesoc_uart_rx_fifo_readable
.sym 20125 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 20127 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 20128 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 20137 $abc$35911$n2876
.sym 20139 $abc$35911$n4908_1
.sym 20140 $abc$35911$n4904_1
.sym 20149 basesoc_uart_rx_fifo_readable
.sym 20155 $abc$35911$n4910
.sym 20156 basesoc_ctrl_storage[2]
.sym 20157 $abc$35911$n3193
.sym 20158 $abc$35911$n2876
.sym 20160 clk12_$glb_clk
.sym 20161 sys_rst_$glb_sr
.sym 20162 basesoc_uart_phy_storage[17]
.sym 20166 basesoc_uart_phy_storage[19]
.sym 20171 $abc$35911$n5742
.sym 20175 array_muxed0[4]
.sym 20176 basesoc_uart_rx_fifo_wrport_we
.sym 20177 $abc$35911$n9
.sym 20178 $abc$35911$n2829
.sym 20179 basesoc_uart_rx_fifo_readable
.sym 20180 $abc$35911$n5274
.sym 20183 basesoc_uart_phy_source_payload_data[0]
.sym 20185 basesoc_adr[3]
.sym 20186 $abc$35911$n3230
.sym 20187 $abc$35911$n4452_1
.sym 20188 csrbankarray_csrbank0_leds_out0_w[0]
.sym 20190 $abc$35911$n4689_1
.sym 20192 basesoc_uart_phy_rx_reg[3]
.sym 20194 $abc$35911$n2792
.sym 20195 basesoc_picorv323[1]
.sym 20197 $PACKER_VCC_NET
.sym 20205 $abc$35911$n2792
.sym 20210 basesoc_uart_phy_rx_reg[4]
.sym 20278 basesoc_uart_phy_rx_reg[4]
.sym 20282 $abc$35911$n2792
.sym 20283 clk12_$glb_clk
.sym 20284 sys_rst_$glb_sr
.sym 20286 basesoc_uart_phy_storage[11]
.sym 20288 $abc$35911$n4688_1
.sym 20289 $abc$35911$n4623
.sym 20290 $abc$35911$n4686
.sym 20291 $abc$35911$n4687
.sym 20292 basesoc_uart_phy_storage[14]
.sym 20293 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20296 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20298 basesoc_picorv323[2]
.sym 20299 basesoc_we
.sym 20304 basesoc_uart_phy_storage[17]
.sym 20311 $abc$35911$n4519
.sym 20313 basesoc_ctrl_reset_reset_r
.sym 20315 $abc$35911$n2751
.sym 20316 $abc$35911$n4487
.sym 20317 $abc$35911$n3529
.sym 20328 $abc$35911$n4667
.sym 20332 $abc$35911$n4640
.sym 20333 $abc$35911$n4686
.sym 20334 basesoc_picorv323[3]
.sym 20335 basesoc_picorv323[4]
.sym 20337 $abc$35911$n4487
.sym 20339 $abc$35911$n4534_1
.sym 20345 $abc$35911$n4568_1
.sym 20347 $abc$35911$n4565_1
.sym 20354 $abc$35911$n4637
.sym 20355 $abc$35911$n4530
.sym 20359 basesoc_picorv323[4]
.sym 20360 $abc$35911$n4568_1
.sym 20361 $abc$35911$n4667
.sym 20362 $abc$35911$n4686
.sym 20371 $abc$35911$n4487
.sym 20372 $abc$35911$n4637
.sym 20373 $abc$35911$n4640
.sym 20378 $abc$35911$n4534_1
.sym 20379 basesoc_picorv323[3]
.sym 20380 $abc$35911$n4530
.sym 20389 $abc$35911$n4565_1
.sym 20390 basesoc_picorv323[4]
.sym 20391 $abc$35911$n4568_1
.sym 20392 $abc$35911$n4487
.sym 20406 clk12_$glb_clk
.sym 20408 $abc$35911$n4591_1
.sym 20409 $abc$35911$n4533_1
.sym 20410 $abc$35911$n4590
.sym 20411 $abc$35911$n130
.sym 20412 $abc$35911$n126
.sym 20413 $abc$35911$n4537_1
.sym 20414 $abc$35911$n4625_1
.sym 20415 $abc$35911$n4587
.sym 20416 $abc$35911$n4821
.sym 20422 $abc$35911$n4454_1
.sym 20423 basesoc_picorv323[2]
.sym 20424 basesoc_picorv323[2]
.sym 20425 $abc$35911$n4454_1
.sym 20431 basesoc_picorv323[4]
.sym 20434 $abc$35911$n4592_1
.sym 20435 $abc$35911$n2929
.sym 20438 basesoc_picorv327[20]
.sym 20442 $abc$35911$n4588_1
.sym 20443 basesoc_dat_w[5]
.sym 20450 basesoc_picorv323[1]
.sym 20451 $abc$35911$n2929
.sym 20452 $abc$35911$n4532
.sym 20455 $abc$35911$n4478_1
.sym 20456 basesoc_picorv327[20]
.sym 20457 $abc$35911$n4482_1
.sym 20459 $abc$35911$n4535
.sym 20460 $abc$35911$n4536
.sym 20463 basesoc_picorv327[21]
.sym 20464 $abc$35911$n4476_1
.sym 20465 basesoc_picorv323[1]
.sym 20470 basesoc_picorv323[2]
.sym 20471 basesoc_picorv323[2]
.sym 20473 basesoc_ctrl_reset_reset_r
.sym 20474 basesoc_picorv327[22]
.sym 20478 basesoc_picorv323[0]
.sym 20479 basesoc_picorv327[23]
.sym 20480 $abc$35911$n4479
.sym 20482 basesoc_picorv323[2]
.sym 20483 $abc$35911$n4535
.sym 20485 $abc$35911$n4532
.sym 20490 basesoc_ctrl_reset_reset_r
.sym 20494 $abc$35911$n4476_1
.sym 20495 basesoc_picorv323[1]
.sym 20496 $abc$35911$n4478_1
.sym 20500 $abc$35911$n4482_1
.sym 20501 basesoc_picorv323[1]
.sym 20503 $abc$35911$n4479
.sym 20506 $abc$35911$n4478_1
.sym 20507 basesoc_picorv323[1]
.sym 20508 $abc$35911$n4479
.sym 20512 $abc$35911$n4535
.sym 20513 $abc$35911$n4536
.sym 20514 basesoc_picorv323[2]
.sym 20519 basesoc_picorv327[20]
.sym 20520 basesoc_picorv323[0]
.sym 20521 basesoc_picorv327[21]
.sym 20524 basesoc_picorv327[23]
.sym 20525 basesoc_picorv327[22]
.sym 20527 basesoc_picorv323[0]
.sym 20528 $abc$35911$n2929
.sym 20529 clk12_$glb_clk
.sym 20530 sys_rst_$glb_sr
.sym 20531 basesoc_uart_phy_storage[9]
.sym 20532 basesoc_uart_phy_storage[8]
.sym 20533 basesoc_uart_phy_storage[15]
.sym 20534 $abc$35911$n4483
.sym 20535 $abc$35911$n4538_1
.sym 20536 $abc$35911$n4485
.sym 20537 $abc$35911$n4486_1
.sym 20538 $abc$35911$n4592_1
.sym 20543 $abc$35911$n4589_1
.sym 20544 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20546 $abc$35911$n4452_1
.sym 20548 $abc$35911$n4587
.sym 20549 $abc$35911$n4452_1
.sym 20550 basesoc_picorv323[3]
.sym 20553 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 20554 $PACKER_VCC_NET
.sym 20556 basesoc_picorv327[26]
.sym 20557 basesoc_picorv323[2]
.sym 20560 basesoc_picorv327[30]
.sym 20561 $abc$35911$n4612_1
.sym 20562 basesoc_picorv327[28]
.sym 20563 basesoc_picorv327[24]
.sym 20564 basesoc_picorv323[0]
.sym 20566 basesoc_picorv327[17]
.sym 20572 $abc$35911$n4482_1
.sym 20573 basesoc_picorv327[17]
.sym 20579 $abc$35911$n4476_1
.sym 20581 basesoc_picorv327[19]
.sym 20582 $abc$35911$n4519
.sym 20584 basesoc_picorv327[18]
.sym 20587 basesoc_picorv327[16]
.sym 20588 basesoc_picorv323[0]
.sym 20589 basesoc_picorv327[24]
.sym 20591 $abc$35911$n4483
.sym 20592 $abc$35911$n4475
.sym 20593 $abc$35911$n4485
.sym 20594 $abc$35911$n4486_1
.sym 20595 basesoc_picorv327[25]
.sym 20596 $abc$35911$n4471
.sym 20601 basesoc_picorv323[1]
.sym 20605 basesoc_picorv323[0]
.sym 20606 basesoc_picorv327[24]
.sym 20608 basesoc_picorv327[25]
.sym 20611 $abc$35911$n4476_1
.sym 20612 basesoc_picorv323[1]
.sym 20614 $abc$35911$n4475
.sym 20617 $abc$35911$n4486_1
.sym 20618 $abc$35911$n4485
.sym 20619 basesoc_picorv323[1]
.sym 20623 $abc$35911$n4471
.sym 20624 $abc$35911$n4475
.sym 20626 basesoc_picorv323[1]
.sym 20629 basesoc_picorv327[16]
.sym 20630 basesoc_picorv327[17]
.sym 20631 basesoc_picorv323[0]
.sym 20636 $abc$35911$n4482_1
.sym 20637 $abc$35911$n4483
.sym 20638 basesoc_picorv323[1]
.sym 20641 $abc$35911$n4486_1
.sym 20642 $abc$35911$n4519
.sym 20643 basesoc_picorv323[1]
.sym 20647 basesoc_picorv327[18]
.sym 20648 basesoc_picorv323[0]
.sym 20650 basesoc_picorv327[19]
.sym 20654 $abc$35911$n4471
.sym 20655 basesoc_uart_phy_storage[29]
.sym 20656 $abc$35911$n4727
.sym 20657 $abc$35911$n4725
.sym 20658 $abc$35911$n4715_1
.sym 20659 basesoc_uart_phy_storage[24]
.sym 20660 $abc$35911$n4726
.sym 20661 $abc$35911$n4716
.sym 20667 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 20668 $abc$35911$n4519
.sym 20670 $abc$35911$n4452_1
.sym 20671 $abc$35911$n2884_1
.sym 20672 $abc$35911$n4487
.sym 20675 basesoc_uart_phy_storage[8]
.sym 20677 basesoc_uart_phy_storage[15]
.sym 20678 basesoc_picorv327[31]
.sym 20680 $abc$35911$n232
.sym 20681 basesoc_picorv327[8]
.sym 20683 $abc$35911$n4452_1
.sym 20684 picorv32.alu_out_q[8]
.sym 20685 basesoc_picorv327[18]
.sym 20686 $PACKER_VCC_NET
.sym 20687 basesoc_picorv323[1]
.sym 20689 $abc$35911$n4667
.sym 20695 $abc$35911$n4609_1
.sym 20696 $abc$35911$n3158
.sym 20697 basesoc_picorv323[3]
.sym 20698 $abc$35911$n4532
.sym 20699 basesoc_picorv323[4]
.sym 20701 $abc$35911$n4529
.sym 20703 $abc$35911$n4530
.sym 20705 $abc$35911$n4531
.sym 20706 $abc$35911$n4667
.sym 20707 $abc$35911$n4468_1
.sym 20708 $abc$35911$n4527
.sym 20709 basesoc_picorv323[2]
.sym 20710 basesoc_picorv323[2]
.sym 20711 basesoc_picorv323[1]
.sym 20714 $abc$35911$n4725
.sym 20715 $abc$35911$n4452_1
.sym 20716 $abc$35911$n4639
.sym 20717 $abc$35911$n4470_1
.sym 20719 $abc$35911$n4471
.sym 20720 basesoc_picorv327[12]
.sym 20721 $abc$35911$n4612_1
.sym 20723 basesoc_picorv327[13]
.sym 20724 basesoc_picorv323[0]
.sym 20729 $abc$35911$n4531
.sym 20730 basesoc_picorv323[2]
.sym 20731 $abc$35911$n4532
.sym 20734 $abc$35911$n4471
.sym 20735 $abc$35911$n4470_1
.sym 20737 basesoc_picorv323[1]
.sym 20740 $abc$35911$n4470_1
.sym 20741 $abc$35911$n4468_1
.sym 20742 basesoc_picorv323[1]
.sym 20747 $abc$35911$n4527
.sym 20748 $abc$35911$n4530
.sym 20749 basesoc_picorv323[3]
.sym 20752 $abc$35911$n4667
.sym 20753 $abc$35911$n4639
.sym 20754 basesoc_picorv323[4]
.sym 20755 $abc$35911$n4725
.sym 20758 $abc$35911$n4531
.sym 20759 $abc$35911$n4529
.sym 20760 basesoc_picorv323[2]
.sym 20764 basesoc_picorv323[0]
.sym 20765 basesoc_picorv327[13]
.sym 20766 basesoc_picorv327[12]
.sym 20770 $abc$35911$n4612_1
.sym 20771 $abc$35911$n4609_1
.sym 20772 $abc$35911$n3158
.sym 20773 $abc$35911$n4452_1
.sym 20775 clk12_$glb_clk
.sym 20777 picorv32.alu_out_q[24]
.sym 20778 $abc$35911$n4705_1
.sym 20779 $abc$35911$n4467
.sym 20780 $abc$35911$n4707_1
.sym 20781 $abc$35911$n4717
.sym 20782 picorv32.alu_out_q[26]
.sym 20783 $abc$35911$n4706_1
.sym 20784 $abc$35911$n4463
.sym 20786 $abc$35911$n4519
.sym 20787 $abc$35911$n4519
.sym 20790 basesoc_picorv327[23]
.sym 20793 picorv32.instr_sub
.sym 20794 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20795 basesoc_picorv327[19]
.sym 20797 $abc$35911$n4526
.sym 20799 picorv32.alu_out_q[28]
.sym 20800 $abc$35911$n3158
.sym 20801 $abc$35911$n3529
.sym 20803 $abc$35911$n3886
.sym 20804 basesoc_picorv327[11]
.sym 20805 basesoc_picorv327[24]
.sym 20806 basesoc_picorv327[15]
.sym 20807 $abc$35911$n4519
.sym 20808 picorv32.is_compare
.sym 20809 basesoc_picorv327[13]
.sym 20811 $abc$35911$n4519
.sym 20812 $abc$35911$n4487
.sym 20819 basesoc_picorv323[4]
.sym 20820 basesoc_picorv327[11]
.sym 20821 $abc$35911$n4667
.sym 20823 basesoc_picorv323[2]
.sym 20827 basesoc_picorv323[4]
.sym 20829 $abc$35911$n4487
.sym 20830 $abc$35911$n4468_1
.sym 20834 basesoc_picorv323[0]
.sym 20835 $abc$35911$n4528
.sym 20836 $abc$35911$n4519
.sym 20839 $abc$35911$n4472_1
.sym 20840 $abc$35911$n4529
.sym 20841 $abc$35911$n4463
.sym 20843 $abc$35911$n4460_1
.sym 20844 $abc$35911$n4467
.sym 20845 $abc$35911$n4464_1
.sym 20846 basesoc_picorv327[10]
.sym 20847 basesoc_picorv323[1]
.sym 20851 basesoc_picorv323[1]
.sym 20853 $abc$35911$n4464_1
.sym 20854 $abc$35911$n4463
.sym 20858 basesoc_picorv323[1]
.sym 20859 $abc$35911$n4463
.sym 20860 $abc$35911$n4460_1
.sym 20863 basesoc_picorv323[4]
.sym 20864 $abc$35911$n4472_1
.sym 20866 $abc$35911$n4667
.sym 20869 basesoc_picorv323[4]
.sym 20870 $abc$35911$n4519
.sym 20872 $abc$35911$n4487
.sym 20875 basesoc_picorv323[0]
.sym 20876 basesoc_picorv327[10]
.sym 20877 basesoc_picorv327[11]
.sym 20881 basesoc_picorv323[2]
.sym 20883 $abc$35911$n4528
.sym 20884 $abc$35911$n4529
.sym 20887 basesoc_picorv323[1]
.sym 20888 $abc$35911$n4467
.sym 20889 $abc$35911$n4464_1
.sym 20893 $abc$35911$n4467
.sym 20894 basesoc_picorv323[1]
.sym 20895 $abc$35911$n4468_1
.sym 20900 $abc$35911$n3934
.sym 20901 $abc$35911$n4460_1
.sym 20902 $abc$35911$n3906
.sym 20903 $abc$35911$n4464_1
.sym 20904 $abc$35911$n3935
.sym 20905 $abc$35911$n3963
.sym 20906 $abc$35911$n3907
.sym 20907 $abc$35911$n3931
.sym 20912 $abc$35911$n4454_1
.sym 20914 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20917 picorv32.instr_beq
.sym 20918 basesoc_picorv327[30]
.sym 20919 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20921 basesoc_picorv323[4]
.sym 20923 $abc$35911$n2889
.sym 20925 $abc$35911$n4666
.sym 20926 picorv32.cpu_state[2]
.sym 20927 basesoc_picorv327[17]
.sym 20928 $abc$35911$n3987
.sym 20929 basesoc_picorv327[20]
.sym 20930 basesoc_picorv328[24]
.sym 20931 $abc$35911$n3010
.sym 20932 $abc$35911$n3399_1
.sym 20933 basesoc_picorv327[12]
.sym 20934 basesoc_picorv327[18]
.sym 20943 basesoc_picorv327[0]
.sym 20948 basesoc_picorv327[1]
.sym 20954 $abc$35911$n2892_1
.sym 20955 $abc$35911$n2884_1
.sym 20957 basesoc_picorv323[1]
.sym 20958 $abc$35911$n4460_1
.sym 20960 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20966 $abc$35911$n4461
.sym 20968 picorv32.is_compare
.sym 20969 basesoc_picorv323[0]
.sym 20980 basesoc_picorv323[0]
.sym 20982 basesoc_picorv327[1]
.sym 20983 basesoc_picorv327[0]
.sym 20992 $abc$35911$n2884_1
.sym 20993 picorv32.is_compare
.sym 20994 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20995 $abc$35911$n2892_1
.sym 21017 basesoc_picorv323[1]
.sym 21018 $abc$35911$n4460_1
.sym 21019 $abc$35911$n4461
.sym 21023 $abc$35911$n3990_1
.sym 21024 basesoc_picorv327[11]
.sym 21025 basesoc_picorv327[15]
.sym 21026 $abc$35911$n3989
.sym 21027 $abc$35911$n4004
.sym 21028 $abc$35911$n3958
.sym 21029 $abc$35911$n3986_1
.sym 21030 $abc$35911$n3959
.sym 21038 $abc$35911$n3887_1
.sym 21039 $abc$35911$n3932
.sym 21040 $abc$35911$n3931
.sym 21042 $abc$35911$n2892_1
.sym 21043 $abc$35911$n4487
.sym 21044 $abc$35911$n3899
.sym 21046 basesoc_picorv327[7]
.sym 21047 basesoc_picorv327[24]
.sym 21049 $abc$35911$n3960
.sym 21050 $abc$35911$n3010
.sym 21052 basesoc_picorv327[26]
.sym 21053 basesoc_picorv327[17]
.sym 21055 basesoc_picorv323[0]
.sym 21056 $abc$35911$n3130
.sym 21065 $abc$35911$n4003
.sym 21068 picorv32.reg_pc[18]
.sym 21069 basesoc_picorv327[18]
.sym 21075 $abc$35911$n3886
.sym 21076 basesoc_picorv327[22]
.sym 21078 basesoc_picorv327[16]
.sym 21084 $abc$35911$n2889
.sym 21086 picorv32.cpu_state[2]
.sym 21089 basesoc_picorv327[20]
.sym 21090 $abc$35911$n3899
.sym 21091 $abc$35911$n3010
.sym 21094 $abc$35911$n4031
.sym 21097 picorv32.cpu_state[2]
.sym 21099 picorv32.reg_pc[18]
.sym 21100 $abc$35911$n3899
.sym 21103 basesoc_picorv327[16]
.sym 21106 $abc$35911$n2889
.sym 21123 $abc$35911$n2889
.sym 21124 basesoc_picorv327[18]
.sym 21127 basesoc_picorv327[22]
.sym 21128 $abc$35911$n3886
.sym 21129 $abc$35911$n4031
.sym 21130 $abc$35911$n3010
.sym 21133 basesoc_picorv327[20]
.sym 21135 $abc$35911$n2889
.sym 21139 $abc$35911$n4003
.sym 21140 $abc$35911$n3886
.sym 21141 basesoc_picorv327[18]
.sym 21142 $abc$35911$n3010
.sym 21146 $abc$35911$n4000_1
.sym 21147 basesoc_picorv327[17]
.sym 21148 $abc$35911$n3965
.sym 21149 $abc$35911$n4034
.sym 21150 basesoc_picorv327[12]
.sym 21151 $abc$35911$n4052
.sym 21152 $abc$35911$n3999
.sym 21153 $abc$35911$n4038_1
.sym 21154 $abc$35911$n4265
.sym 21155 basesoc_picorv327[6]
.sym 21159 picorv32.is_slti_blt_slt
.sym 21161 basesoc_picorv327[10]
.sym 21162 $abc$35911$n3887_1
.sym 21163 $abc$35911$n3985
.sym 21168 $abc$35911$n3887_1
.sym 21169 basesoc_picorv327[15]
.sym 21170 picorv32.cpu_state[5]
.sym 21172 basesoc_picorv327[18]
.sym 21173 picorv32.is_lui_auipc_jal
.sym 21174 $PACKER_VCC_NET
.sym 21175 $abc$35911$n4452_1
.sym 21176 $abc$35911$n2891_1
.sym 21177 $abc$35911$n4519
.sym 21178 picorv32.instr_bgeu
.sym 21179 picorv32.cpu_state[5]
.sym 21180 $abc$35911$n232
.sym 21181 basesoc_picorv327[31]
.sym 21187 $abc$35911$n4011_1
.sym 21188 $abc$35911$n2889
.sym 21189 basesoc_picorv327[0]
.sym 21191 $abc$35911$n4018
.sym 21192 $abc$35911$n4030
.sym 21193 $abc$35911$n4028
.sym 21194 $abc$35911$n4008_1
.sym 21195 $abc$35911$n4269
.sym 21196 $abc$35911$n3893
.sym 21197 picorv32.is_lui_auipc_jal
.sym 21198 $abc$35911$n4007
.sym 21199 picorv32.cpuregs_rs1[17]
.sym 21200 picorv32.cpu_state[2]
.sym 21201 $abc$35911$n4272
.sym 21202 $abc$35911$n4002_1
.sym 21204 $abc$35911$n3399_1
.sym 21205 basesoc_picorv327[20]
.sym 21207 picorv32.cpu_state[5]
.sym 21208 basesoc_picorv327[18]
.sym 21209 $abc$35911$n3010
.sym 21210 $abc$35911$n3010
.sym 21212 $abc$35911$n3887_1
.sym 21213 $abc$35911$n3886
.sym 21214 $abc$35911$n3392_1
.sym 21215 basesoc_picorv327[2]
.sym 21216 basesoc_picorv327[18]
.sym 21217 $abc$35911$n4006
.sym 21220 $abc$35911$n4002_1
.sym 21221 picorv32.cpuregs_rs1[17]
.sym 21222 picorv32.cpu_state[2]
.sym 21223 picorv32.is_lui_auipc_jal
.sym 21228 $abc$35911$n2889
.sym 21229 basesoc_picorv327[0]
.sym 21232 $abc$35911$n4018
.sym 21233 $abc$35911$n3886
.sym 21234 basesoc_picorv327[20]
.sym 21235 $abc$35911$n3010
.sym 21238 $abc$35911$n4269
.sym 21239 $abc$35911$n4011_1
.sym 21240 $abc$35911$n4008_1
.sym 21241 $abc$35911$n3392_1
.sym 21244 $abc$35911$n3893
.sym 21245 basesoc_picorv327[2]
.sym 21246 $abc$35911$n3010
.sym 21247 $abc$35911$n3886
.sym 21250 $abc$35911$n4006
.sym 21251 $abc$35911$n4007
.sym 21252 basesoc_picorv327[18]
.sym 21253 $abc$35911$n3887_1
.sym 21256 picorv32.cpu_state[5]
.sym 21257 $abc$35911$n4269
.sym 21258 basesoc_picorv327[18]
.sym 21259 $abc$35911$n3399_1
.sym 21262 $abc$35911$n4030
.sym 21263 $abc$35911$n4028
.sym 21264 $abc$35911$n4272
.sym 21265 $abc$35911$n3392_1
.sym 21266 $abc$35911$n3109_$glb_ce
.sym 21267 clk12_$glb_clk
.sym 21269 $abc$35911$n3970_1
.sym 21270 $abc$35911$n4077_1
.sym 21271 picorv32.reg_pc[12]
.sym 21272 $abc$35911$n4048
.sym 21273 $abc$35911$n4065_1
.sym 21274 $abc$35911$n4078
.sym 21275 $abc$35911$n3966
.sym 21276 $abc$35911$n4095
.sym 21277 $abc$35911$n4273
.sym 21278 basesoc_picorv327[21]
.sym 21283 basesoc_picorv327[0]
.sym 21284 basesoc_picorv327[16]
.sym 21285 $abc$35911$n4268
.sym 21286 basesoc_picorv327[23]
.sym 21287 picorv32.instr_bge
.sym 21290 basesoc_picorv327[17]
.sym 21292 basesoc_picorv327[22]
.sym 21293 $abc$35911$n2893
.sym 21294 basesoc_picorv327[8]
.sym 21295 picorv32.reg_pc[24]
.sym 21297 basesoc_picorv327[11]
.sym 21298 basesoc_picorv327[13]
.sym 21299 $abc$35911$n3886
.sym 21300 picorv32.is_compare
.sym 21301 basesoc_picorv327[24]
.sym 21302 picorv32.cpu_state[5]
.sym 21303 $abc$35911$n4519
.sym 21304 $abc$35911$n3529
.sym 21310 basesoc_picorv327[24]
.sym 21311 basesoc_picorv327[17]
.sym 21312 $abc$35911$n3899
.sym 21314 $abc$35911$n4047_1
.sym 21315 $abc$35911$n4010
.sym 21317 $abc$35911$n2889
.sym 21318 $abc$35911$n4275
.sym 21319 picorv32.cpu_state[5]
.sym 21320 picorv32.reg_pc[21]
.sym 21321 $abc$35911$n4029_1
.sym 21322 $abc$35911$n3887_1
.sym 21323 basesoc_picorv327[22]
.sym 21324 $abc$35911$n3399_1
.sym 21325 $abc$35911$n3886
.sym 21328 $abc$35911$n4009
.sym 21330 picorv32.cpuregs_rs1[21]
.sym 21331 picorv32.cpu_state[2]
.sym 21332 $abc$35911$n3010
.sym 21333 picorv32.is_lui_auipc_jal
.sym 21334 basesoc_picorv327[24]
.sym 21336 basesoc_picorv327[19]
.sym 21337 $abc$35911$n4048
.sym 21341 picorv32.cpuregs_rs1[18]
.sym 21343 $abc$35911$n4048
.sym 21344 basesoc_picorv327[24]
.sym 21345 $abc$35911$n4047_1
.sym 21346 $abc$35911$n3887_1
.sym 21349 $abc$35911$n2889
.sym 21350 basesoc_picorv327[22]
.sym 21355 $abc$35911$n3886
.sym 21356 basesoc_picorv327[19]
.sym 21357 $abc$35911$n3010
.sym 21358 $abc$35911$n4010
.sym 21361 picorv32.reg_pc[21]
.sym 21362 $abc$35911$n3899
.sym 21367 picorv32.cpu_state[5]
.sym 21368 $abc$35911$n4275
.sym 21369 basesoc_picorv327[24]
.sym 21370 $abc$35911$n3399_1
.sym 21373 $abc$35911$n2889
.sym 21375 basesoc_picorv327[17]
.sym 21379 $abc$35911$n4029_1
.sym 21380 picorv32.cpu_state[2]
.sym 21381 picorv32.cpuregs_rs1[21]
.sym 21382 picorv32.is_lui_auipc_jal
.sym 21385 picorv32.cpu_state[2]
.sym 21386 $abc$35911$n4009
.sym 21387 picorv32.is_lui_auipc_jal
.sym 21388 picorv32.cpuregs_rs1[18]
.sym 21389 $abc$35911$n3109_$glb_ce
.sym 21390 clk12_$glb_clk
.sym 21392 $abc$35911$n5435
.sym 21393 $abc$35911$n3912
.sym 21394 $abc$35911$n3913
.sym 21395 $abc$35911$n5434
.sym 21396 $abc$35911$n3967
.sym 21397 basesoc_picorv327[31]
.sym 21398 $abc$35911$n4057
.sym 21399 $abc$35911$n4035_1
.sym 21405 $abc$35911$n2889
.sym 21407 basesoc_picorv327[25]
.sym 21409 basesoc_picorv327[29]
.sym 21410 $abc$35911$n4275
.sym 21411 basesoc_picorv327[22]
.sym 21412 $abc$35911$n3399_1
.sym 21414 $abc$35911$n4275
.sym 21416 picorv32.cpuregs_rs1[21]
.sym 21417 picorv32.cpu_state[2]
.sym 21418 $abc$35911$n3010
.sym 21419 $abc$35911$n4049
.sym 21420 picorv32.cpu_state[2]
.sym 21421 picorv32.mem_do_prefetch
.sym 21422 basesoc_picorv327[19]
.sym 21424 $abc$35911$n3049
.sym 21425 $abc$35911$n3104
.sym 21426 basesoc_picorv327[12]
.sym 21427 $abc$35911$n3886
.sym 21433 picorv32.instr_bne
.sym 21434 $abc$35911$n3969_1
.sym 21435 $abc$35911$n3050
.sym 21436 $abc$35911$n3886
.sym 21441 basesoc_picorv327[24]
.sym 21442 $abc$35911$n4044_1
.sym 21446 picorv32.instr_beq
.sym 21447 picorv32.instr_bge
.sym 21449 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21454 $abc$35911$n2889
.sym 21456 picorv32.mem_rdata_q[13]
.sym 21457 basesoc_picorv327[11]
.sym 21458 basesoc_picorv327[13]
.sym 21459 picorv32.mem_rdata_q[14]
.sym 21460 $abc$35911$n3474_1
.sym 21462 picorv32.mem_rdata_q[12]
.sym 21464 $abc$35911$n3010
.sym 21466 $abc$35911$n4044_1
.sym 21467 basesoc_picorv327[24]
.sym 21468 $abc$35911$n3010
.sym 21469 $abc$35911$n3886
.sym 21472 basesoc_picorv327[11]
.sym 21474 $abc$35911$n2889
.sym 21479 basesoc_picorv327[24]
.sym 21481 $abc$35911$n2889
.sym 21484 picorv32.instr_bge
.sym 21485 picorv32.instr_bne
.sym 21487 picorv32.instr_beq
.sym 21490 picorv32.mem_rdata_q[12]
.sym 21491 picorv32.mem_rdata_q[13]
.sym 21492 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21493 picorv32.mem_rdata_q[14]
.sym 21496 picorv32.mem_rdata_q[13]
.sym 21497 picorv32.mem_rdata_q[12]
.sym 21498 picorv32.mem_rdata_q[14]
.sym 21499 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21502 $abc$35911$n3474_1
.sym 21504 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21508 $abc$35911$n3886
.sym 21509 basesoc_picorv327[13]
.sym 21510 $abc$35911$n3969_1
.sym 21511 $abc$35911$n3010
.sym 21512 $abc$35911$n3050
.sym 21513 clk12_$glb_clk
.sym 21514 $abc$35911$n232_$glb_sr
.sym 21515 $abc$35911$n4098
.sym 21516 $abc$35911$n3948
.sym 21517 $abc$35911$n3053_1
.sym 21518 picorv32.is_compare
.sym 21519 $abc$35911$n3995_1
.sym 21520 $abc$35911$n3947_1
.sym 21521 $abc$35911$n3996
.sym 21522 $abc$35911$n3010
.sym 21524 $abc$35911$n5433
.sym 21527 $abc$35911$n4043
.sym 21528 $abc$35911$n3887_1
.sym 21530 picorv32.mem_do_wdata
.sym 21531 $abc$35911$n3899
.sym 21534 basesoc_picorv327[26]
.sym 21536 $abc$35911$n3912
.sym 21538 $abc$35911$n3072
.sym 21540 basesoc_picorv327[25]
.sym 21541 $abc$35911$n3960
.sym 21542 $abc$35911$n4282
.sym 21543 picorv32.instr_retirq
.sym 21545 picorv32.mem_rdata_q[14]
.sym 21546 $abc$35911$n3010
.sym 21547 $abc$35911$n3057
.sym 21548 picorv32.mem_rdata_q[12]
.sym 21549 $abc$35911$n3130
.sym 21550 basesoc_picorv327[17]
.sym 21560 picorv32.is_alu_reg_imm
.sym 21561 basesoc_picorv327[31]
.sym 21562 basesoc_picorv327[23]
.sym 21563 $abc$35911$n4037
.sym 21564 $abc$35911$n3011
.sym 21566 $abc$35911$n3475_1
.sym 21568 picorv32.is_alu_reg_imm
.sym 21569 basesoc_picorv327[31]
.sym 21570 basesoc_picorv327[21]
.sym 21572 picorv32.instr_sra
.sym 21574 $abc$35911$n2888
.sym 21575 $abc$35911$n3886
.sym 21576 picorv32.instr_srl
.sym 21577 picorv32.cpu_state[4]
.sym 21578 $abc$35911$n3474_1
.sym 21582 $abc$35911$n2889
.sym 21583 $abc$35911$n3471
.sym 21584 picorv32.instr_srli
.sym 21586 picorv32.instr_srai
.sym 21587 $abc$35911$n3010
.sym 21589 $abc$35911$n2888
.sym 21590 $abc$35911$n3011
.sym 21591 basesoc_picorv327[31]
.sym 21592 picorv32.cpu_state[4]
.sym 21595 $abc$35911$n4037
.sym 21596 $abc$35911$n3010
.sym 21597 $abc$35911$n3886
.sym 21598 basesoc_picorv327[23]
.sym 21601 picorv32.instr_srl
.sym 21602 picorv32.instr_srli
.sym 21604 $abc$35911$n2889
.sym 21607 $abc$35911$n2889
.sym 21608 picorv32.instr_srl
.sym 21609 picorv32.instr_srli
.sym 21614 picorv32.is_alu_reg_imm
.sym 21615 $abc$35911$n3474_1
.sym 21616 $abc$35911$n3475_1
.sym 21619 basesoc_picorv327[31]
.sym 21621 picorv32.instr_srai
.sym 21622 picorv32.instr_sra
.sym 21625 $abc$35911$n3471
.sym 21627 picorv32.is_alu_reg_imm
.sym 21631 $abc$35911$n2889
.sym 21633 basesoc_picorv327[21]
.sym 21635 $abc$35911$n3049_$glb_ce
.sym 21636 clk12_$glb_clk
.sym 21638 $abc$35911$n3955
.sym 21639 $abc$35911$n4049
.sym 21640 picorv32.mem_do_prefetch
.sym 21641 $abc$35911$n4050_1
.sym 21642 $abc$35911$n3104
.sym 21643 $abc$35911$n3953_1
.sym 21644 $abc$35911$n3954
.sym 21645 $abc$35911$n3960
.sym 21650 $abc$35911$n2889
.sym 21655 $abc$35911$n3010
.sym 21656 picorv32.is_alu_reg_imm
.sym 21657 $abc$35911$n2889
.sym 21658 $abc$35911$n3886
.sym 21661 $abc$35911$n4099
.sym 21662 $abc$35911$n3053_1
.sym 21663 picorv32.mem_do_rdata
.sym 21664 basesoc_picorv327[9]
.sym 21665 picorv32.is_lui_auipc_jal
.sym 21666 picorv32.cpu_state[5]
.sym 21667 picorv32.is_lui_auipc_jal
.sym 21668 $abc$35911$n232
.sym 21669 $abc$35911$n4519
.sym 21670 picorv32.instr_bgeu
.sym 21671 $PACKER_VCC_NET
.sym 21672 $abc$35911$n232
.sym 21673 $abc$35911$n2881
.sym 21680 basesoc_picorv327[23]
.sym 21681 $abc$35911$n2888
.sym 21683 picorv32.instr_add
.sym 21684 picorv32.instr_sub
.sym 21685 basesoc_picorv327[10]
.sym 21686 $abc$35911$n232
.sym 21687 picorv32.instr_sra
.sym 21688 picorv32.instr_addi
.sym 21689 $abc$35911$n2889
.sym 21690 $abc$35911$n3886
.sym 21691 $abc$35911$n2895_1
.sym 21692 picorv32.instr_sub
.sym 21693 picorv32.instr_srai
.sym 21694 $abc$35911$n3010
.sym 21696 picorv32.is_slli_srli_srai
.sym 21698 basesoc_picorv327[12]
.sym 21699 $abc$35911$n3049
.sym 21702 picorv32.instr_addi
.sym 21704 $abc$35911$n2886
.sym 21705 $abc$35911$n2890_1
.sym 21707 $abc$35911$n2887_1
.sym 21708 picorv32.cpu_state[2]
.sym 21709 $abc$35911$n3962
.sym 21710 $abc$35911$n2883
.sym 21712 picorv32.instr_addi
.sym 21713 picorv32.instr_sub
.sym 21714 picorv32.instr_add
.sym 21715 $abc$35911$n2895_1
.sym 21718 $abc$35911$n2887_1
.sym 21719 picorv32.instr_add
.sym 21720 picorv32.instr_addi
.sym 21721 picorv32.instr_sub
.sym 21724 picorv32.cpu_state[2]
.sym 21725 $abc$35911$n232
.sym 21726 $abc$35911$n3010
.sym 21727 picorv32.is_slli_srli_srai
.sym 21730 basesoc_picorv327[23]
.sym 21732 $abc$35911$n2889
.sym 21736 $abc$35911$n2886
.sym 21738 $abc$35911$n2888
.sym 21739 $abc$35911$n2890_1
.sym 21742 picorv32.instr_sra
.sym 21744 picorv32.instr_srai
.sym 21745 $abc$35911$n2883
.sym 21750 basesoc_picorv327[10]
.sym 21751 $abc$35911$n2889
.sym 21754 $abc$35911$n3962
.sym 21755 $abc$35911$n3886
.sym 21756 basesoc_picorv327[12]
.sym 21757 $abc$35911$n3010
.sym 21759 clk12_$glb_clk
.sym 21760 $abc$35911$n3049
.sym 21761 $abc$35911$n5431
.sym 21762 picorv32.cpu_state[0]
.sym 21763 $abc$35911$n3662
.sym 21764 $abc$35911$n3055
.sym 21765 $abc$35911$n3051_1
.sym 21766 $abc$35911$n3176
.sym 21767 $abc$35911$n3112
.sym 21768 picorv32.cpu_state[1]
.sym 21769 $abc$35911$n4609
.sym 21773 picorv32.cpuregs_rs1[24]
.sym 21774 $abc$35911$n3070
.sym 21783 picorv32.cpu_state[4]
.sym 21784 picorv32.mem_do_prefetch
.sym 21785 picorv32.irq_pending[1]
.sym 21786 $abc$35911$n3009
.sym 21788 picorv32.cpu_state[3]
.sym 21790 picorv32.cpu_state[4]
.sym 21791 $abc$35911$n3529
.sym 21792 picorv32.instr_waitirq
.sym 21794 picorv32.cpu_state[5]
.sym 21796 picorv32.cpu_state[0]
.sym 21803 $abc$35911$n2895_1
.sym 21804 picorv32.mem_do_prefetch
.sym 21805 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21806 $abc$35911$n2885
.sym 21807 picorv32.cpu_state[6]
.sym 21809 $abc$35911$n3646
.sym 21811 picorv32.mem_do_rinst
.sym 21812 picorv32.cpu_state[5]
.sym 21813 $abc$35911$n2896
.sym 21814 picorv32.is_lb_lh_lw_lbu_lhu
.sym 21815 $abc$35911$n3644
.sym 21817 $abc$35911$n3070
.sym 21818 picorv32.is_sll_srl_sra
.sym 21819 $abc$35911$n3003_1
.sym 21820 $abc$35911$n3643
.sym 21821 $abc$35911$n2881
.sym 21823 picorv32.cpu_state[2]
.sym 21825 $abc$35911$n2882
.sym 21826 $abc$35911$n3439
.sym 21827 picorv32.is_lui_auipc_jal
.sym 21828 $abc$35911$n4517
.sym 21829 $abc$35911$n3074
.sym 21830 picorv32.is_sb_sh_sw
.sym 21836 picorv32.is_lb_lh_lw_lbu_lhu
.sym 21838 $abc$35911$n2881
.sym 21841 picorv32.cpu_state[6]
.sym 21842 picorv32.mem_do_prefetch
.sym 21843 picorv32.cpu_state[5]
.sym 21847 picorv32.mem_do_rinst
.sym 21848 picorv32.is_sb_sh_sw
.sym 21849 picorv32.is_sll_srl_sra
.sym 21850 $abc$35911$n3003_1
.sym 21853 $abc$35911$n2882
.sym 21854 $abc$35911$n2885
.sym 21855 $abc$35911$n2895_1
.sym 21856 $abc$35911$n2896
.sym 21859 $abc$35911$n3643
.sym 21860 picorv32.cpu_state[2]
.sym 21861 $abc$35911$n3644
.sym 21862 $abc$35911$n3646
.sym 21867 $abc$35911$n4517
.sym 21868 $abc$35911$n3070
.sym 21874 $abc$35911$n4517
.sym 21877 $abc$35911$n3439
.sym 21878 picorv32.is_lui_auipc_jal
.sym 21879 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21880 picorv32.mem_do_prefetch
.sym 21881 $abc$35911$n3074
.sym 21882 clk12_$glb_clk
.sym 21883 $abc$35911$n232_$glb_sr
.sym 21884 $abc$35911$n3052
.sym 21885 $abc$35911$n2879
.sym 21886 $abc$35911$n4517
.sym 21887 picorv32.irq_active
.sym 21888 $abc$35911$n2897_1
.sym 21889 $abc$35911$n3062
.sym 21890 picorv32.irq_pending[1]
.sym 21891 $abc$35911$n3394
.sym 21893 picorv32.latched_branch
.sym 21897 $abc$35911$n2895_1
.sym 21898 picorv32.mem_rdata_q[13]
.sym 21899 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 21900 $abc$35911$n2887_1
.sym 21901 picorv32.cpu_state[1]
.sym 21902 picorv32.is_slli_srli_srai
.sym 21903 picorv32.mem_do_rinst
.sym 21905 picorv32.cpu_state[0]
.sym 21906 $abc$35911$n3642
.sym 21907 $abc$35911$n3662
.sym 21909 picorv32.cpu_state[2]
.sym 21913 picorv32.mem_wordsize[0]
.sym 21914 picorv32.cpu_state[3]
.sym 21915 $abc$35911$n3074
.sym 21916 picorv32.cpu_state[4]
.sym 21925 picorv32.mem_wordsize[0]
.sym 21926 picorv32.is_sb_sh_sw
.sym 21927 picorv32.cpu_state[5]
.sym 21928 $abc$35911$n3001
.sym 21929 $abc$35911$n3007_1
.sym 21930 $abc$35911$n3070
.sym 21932 $abc$35911$n3399_1
.sym 21933 $abc$35911$n3439
.sym 21934 picorv32.is_sll_srl_sra
.sym 21935 picorv32.cpu_state[5]
.sym 21936 $abc$35911$n2881
.sym 21937 $abc$35911$n2887_1
.sym 21938 $abc$35911$n3008
.sym 21939 picorv32.instr_lh
.sym 21940 picorv32.cpu_state[3]
.sym 21943 picorv32.cpu_state[6]
.sym 21945 $abc$35911$n2897_1
.sym 21946 $abc$35911$n3009
.sym 21948 $abc$35911$n3130
.sym 21951 picorv32.instr_sh
.sym 21952 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21953 picorv32.instr_lb
.sym 21954 $abc$35911$n3062
.sym 21955 $abc$35911$n3004
.sym 21956 picorv32.instr_bltu
.sym 21958 picorv32.is_sll_srl_sra
.sym 21960 $abc$35911$n3007_1
.sym 21961 $abc$35911$n3009
.sym 21964 $abc$35911$n3399_1
.sym 21965 picorv32.mem_wordsize[0]
.sym 21966 picorv32.instr_sh
.sym 21967 picorv32.cpu_state[5]
.sym 21970 $abc$35911$n3062
.sym 21971 picorv32.is_sb_sh_sw
.sym 21972 $abc$35911$n3007_1
.sym 21973 picorv32.cpu_state[5]
.sym 21976 picorv32.instr_lb
.sym 21977 picorv32.instr_bltu
.sym 21978 picorv32.instr_lh
.sym 21979 $abc$35911$n2897_1
.sym 21983 $abc$35911$n3004
.sym 21984 $abc$35911$n3008
.sym 21985 $abc$35911$n3130
.sym 21988 $abc$35911$n3439
.sym 21989 $abc$35911$n3062
.sym 21990 $abc$35911$n3130
.sym 21991 picorv32.cpu_state[6]
.sym 21995 $abc$35911$n2887_1
.sym 21996 $abc$35911$n2881
.sym 22000 $abc$35911$n3070
.sym 22001 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22002 $abc$35911$n3001
.sym 22003 picorv32.cpu_state[3]
.sym 22005 clk12_$glb_clk
.sym 22007 $abc$35911$n3395
.sym 22008 $abc$35911$n3877
.sym 22009 $abc$35911$n4350_1
.sym 22010 $abc$35911$n3393
.sym 22011 $abc$35911$n4349
.sym 22012 $abc$35911$n3067
.sym 22013 picorv32.instr_sw
.sym 22014 $abc$35911$n3392_1
.sym 22019 picorv32.cpu_state[4]
.sym 22020 picorv32.cpu_state[2]
.sym 22022 $abc$35911$n3191
.sym 22025 picorv32.cpu_state[5]
.sym 22026 $abc$35911$n3070
.sym 22028 $abc$35911$n3399_1
.sym 22029 picorv32.is_slli_srli_srai
.sym 22030 $abc$35911$n3472
.sym 22031 picorv32.mem_rdata_q[14]
.sym 22032 $abc$35911$n4349
.sym 22034 $abc$35911$n3130
.sym 22037 $abc$35911$n3130
.sym 22038 $abc$35911$n3081
.sym 22039 picorv32.mem_rdata_q[12]
.sym 22040 $abc$35911$n3395
.sym 22042 picorv32.cpu_state[3]
.sym 22049 picorv32.mem_rdata_q[14]
.sym 22050 picorv32.mem_rdata_q[12]
.sym 22055 picorv32.instr_lhu
.sym 22056 picorv32.cpu_state[2]
.sym 22057 $abc$35911$n3875_1
.sym 22058 picorv32.cpu_state[5]
.sym 22062 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22063 picorv32.cpu_state[3]
.sym 22065 $abc$35911$n3877
.sym 22066 picorv32.mem_rdata_q[13]
.sym 22070 picorv32.instr_lh
.sym 22072 picorv32.mem_wordsize[0]
.sym 22073 $abc$35911$n3876_1
.sym 22079 $abc$35911$n3392_1
.sym 22081 $abc$35911$n3875_1
.sym 22082 picorv32.mem_wordsize[0]
.sym 22083 $abc$35911$n3876_1
.sym 22084 $abc$35911$n3877
.sym 22088 $abc$35911$n3392_1
.sym 22089 picorv32.instr_lhu
.sym 22090 picorv32.instr_lh
.sym 22099 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22100 picorv32.cpu_state[3]
.sym 22101 picorv32.cpu_state[2]
.sym 22111 picorv32.cpu_state[5]
.sym 22113 $abc$35911$n3877
.sym 22124 picorv32.mem_rdata_q[13]
.sym 22125 picorv32.mem_rdata_q[14]
.sym 22126 picorv32.mem_rdata_q[12]
.sym 22127 $abc$35911$n3109_$glb_ce
.sym 22128 clk12_$glb_clk
.sym 22135 picorv32.latched_is_lh
.sym 22136 picorv32.latched_is_lu
.sym 22142 picorv32.mem_wordsize[0]
.sym 22145 picorv32.cpu_state[4]
.sym 22146 picorv32.is_alu_reg_imm
.sym 22147 $abc$35911$n3392_1
.sym 22148 picorv32.is_sb_sh_sw
.sym 22149 $abc$35911$n3395
.sym 22150 $abc$35911$n3106
.sym 22151 $abc$35911$n3877
.sym 22152 $abc$35911$n2887_1
.sym 22159 picorv32.instr_lh
.sym 22189 $abc$35911$n713
.sym 22249 $abc$35911$n713
.sym 22251 clk12_$glb_clk
.sym 22262 picorv32.latched_is_lh
.sym 22265 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22266 picorv32.latched_is_lu
.sym 22270 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 22274 picorv32.cpuregs_rs1[18]
.sym 22276 $abc$35911$n3011
.sym 22284 $abc$35911$n3059
.sym 22743 $abc$35911$n2719
.sym 22757 $abc$35911$n232
.sym 22858 $abc$35911$n2968_1
.sym 22865 spram_dataout01[15]
.sym 22867 spram_dataout11[14]
.sym 22871 spram_dataout11[15]
.sym 22873 spram_dataout11[10]
.sym 22889 array_muxed0[6]
.sym 23022 spram_dataout11[12]
.sym 23024 spram_dataout11[13]
.sym 23032 spram_dataout01[10]
.sym 23033 $PACKER_VCC_NET
.sym 23035 basesoc_dat_w[3]
.sym 23041 basesoc_dat_w[3]
.sym 23042 basesoc_dat_w[7]
.sym 23150 array_muxed0[9]
.sym 23151 array_muxed0[5]
.sym 23152 array_muxed1[21]
.sym 23154 spram_wren0
.sym 23155 array_muxed0[3]
.sym 23157 $abc$35911$n3195
.sym 23158 basesoc_dat_w[6]
.sym 23161 $abc$35911$n3198
.sym 23164 array_muxed0[3]
.sym 23175 $abc$35911$n2725
.sym 23184 basesoc_dat_w[6]
.sym 23202 basesoc_dat_w[7]
.sym 23208 basesoc_dat_w[6]
.sym 23237 basesoc_dat_w[7]
.sym 23252 $abc$35911$n2725
.sym 23253 clk12_$glb_clk
.sym 23254 sys_rst_$glb_sr
.sym 23267 array_muxed0[13]
.sym 23269 basesoc_ctrl_storage[31]
.sym 23271 array_muxed0[6]
.sym 23272 $abc$35911$n2876
.sym 23274 basesoc_timer0_reload_storage[25]
.sym 23275 array_muxed0[13]
.sym 23277 basesoc_ctrl_reset_reset_r
.sym 23284 array_muxed1[28]
.sym 23287 $abc$35911$n2719
.sym 23288 $abc$35911$n3193
.sym 23296 basesoc_ctrl_storage[30]
.sym 23297 basesoc_adr[3]
.sym 23298 $abc$35911$n2723
.sym 23299 $abc$35911$n3193
.sym 23300 basesoc_ctrl_bus_errors[6]
.sym 23301 $abc$35911$n2876
.sym 23302 $abc$35911$n2874_1
.sym 23303 basesoc_ctrl_storage[22]
.sym 23304 $abc$35911$n3201
.sym 23305 $abc$35911$n4938_1
.sym 23307 basesoc_dat_w[3]
.sym 23309 $abc$35911$n98
.sym 23313 $abc$35911$n4936
.sym 23318 basesoc_dat_w[6]
.sym 23321 $abc$35911$n3198
.sym 23323 basesoc_we
.sym 23324 $abc$35911$n4937
.sym 23325 sys_rst
.sym 23329 $abc$35911$n4938_1
.sym 23330 $abc$35911$n3201
.sym 23331 basesoc_ctrl_storage[30]
.sym 23332 $abc$35911$n4936
.sym 23335 basesoc_adr[3]
.sym 23336 basesoc_ctrl_bus_errors[6]
.sym 23337 $abc$35911$n4937
.sym 23338 $abc$35911$n2874_1
.sym 23350 basesoc_dat_w[3]
.sym 23353 $abc$35911$n3198
.sym 23354 basesoc_ctrl_storage[22]
.sym 23355 $abc$35911$n98
.sym 23356 $abc$35911$n3193
.sym 23359 $abc$35911$n2876
.sym 23360 sys_rst
.sym 23361 $abc$35911$n3201
.sym 23362 basesoc_we
.sym 23372 basesoc_dat_w[6]
.sym 23375 $abc$35911$n2723
.sym 23376 clk12_$glb_clk
.sym 23377 sys_rst_$glb_sr
.sym 23390 basesoc_we
.sym 23391 basesoc_dat_w[1]
.sym 23393 $abc$35911$n11
.sym 23395 array_muxed0[11]
.sym 23396 basesoc_ctrl_bus_errors[6]
.sym 23397 $abc$35911$n2876
.sym 23405 $abc$35911$n3290
.sym 23407 basesoc_dat_w[1]
.sym 23408 basesoc_ctrl_reset_reset_r
.sym 23410 $abc$35911$n3201
.sym 23411 sys_rst
.sym 23412 $abc$35911$n3249
.sym 23413 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 23419 $abc$35911$n3284
.sym 23420 $abc$35911$n7
.sym 23422 $abc$35911$n4932_1
.sym 23423 basesoc_adr[3]
.sym 23425 basesoc_adr[2]
.sym 23427 $abc$35911$n3195
.sym 23428 basesoc_ctrl_storage[13]
.sym 23431 $abc$35911$n3198
.sym 23432 $abc$35911$n116
.sym 23433 $abc$35911$n3202
.sym 23434 $abc$35911$n4930
.sym 23442 basesoc_ctrl_bus_errors[13]
.sym 23446 $abc$35911$n2719
.sym 23452 basesoc_adr[2]
.sym 23453 $abc$35911$n3202
.sym 23454 basesoc_adr[3]
.sym 23464 $abc$35911$n4930
.sym 23465 $abc$35911$n4932_1
.sym 23466 $abc$35911$n3284
.sym 23467 basesoc_ctrl_bus_errors[13]
.sym 23470 $abc$35911$n3198
.sym 23471 $abc$35911$n116
.sym 23472 $abc$35911$n3195
.sym 23473 basesoc_ctrl_storage[13]
.sym 23484 $abc$35911$n7
.sym 23498 $abc$35911$n2719
.sym 23499 clk12_$glb_clk
.sym 23513 $abc$35911$n3201
.sym 23514 $abc$35911$n2876
.sym 23515 $abc$35911$n3195
.sym 23519 basesoc_adr[3]
.sym 23525 $abc$35911$n2719
.sym 23527 $abc$35911$n6771
.sym 23530 basesoc_uart_phy_storage[5]
.sym 23533 basesoc_dat_w[3]
.sym 23534 basesoc_uart_phy_storage[0]
.sym 23535 $abc$35911$n7
.sym 23536 $PACKER_VCC_NET
.sym 23542 $abc$35911$n4935_1
.sym 23543 $abc$35911$n4902_1
.sym 23544 $abc$35911$n4898_1
.sym 23545 basesoc_we
.sym 23547 sys_rst
.sym 23549 $abc$35911$n3290
.sym 23550 $abc$35911$n5451
.sym 23551 basesoc_adr[3]
.sym 23552 $abc$35911$n4929_1
.sym 23553 basesoc_adr[2]
.sym 23554 $abc$35911$n2876
.sym 23555 $abc$35911$n3193
.sym 23557 $abc$35911$n3193
.sym 23558 $abc$35911$n4933
.sym 23559 basesoc_dat_w[6]
.sym 23562 $abc$35911$n4939
.sym 23563 basesoc_ctrl_bus_errors[29]
.sym 23566 $abc$35911$n3202
.sym 23567 $abc$35911$n100
.sym 23571 $abc$35911$n5482_1
.sym 23572 $abc$35911$n3249
.sym 23573 sys_rst
.sym 23575 $abc$35911$n3193
.sym 23576 basesoc_ctrl_bus_errors[29]
.sym 23577 $abc$35911$n100
.sym 23578 $abc$35911$n3290
.sym 23581 basesoc_dat_w[6]
.sym 23583 sys_rst
.sym 23587 $abc$35911$n4939
.sym 23589 $abc$35911$n4935_1
.sym 23590 $abc$35911$n2876
.sym 23593 $abc$35911$n2876
.sym 23594 $abc$35911$n4933
.sym 23595 $abc$35911$n4929_1
.sym 23599 sys_rst
.sym 23600 $abc$35911$n2876
.sym 23601 $abc$35911$n3193
.sym 23602 basesoc_we
.sym 23605 $abc$35911$n2876
.sym 23606 $abc$35911$n5482_1
.sym 23607 $abc$35911$n4902_1
.sym 23608 $abc$35911$n4898_1
.sym 23612 $abc$35911$n3249
.sym 23614 $abc$35911$n5451
.sym 23618 basesoc_adr[2]
.sym 23619 $abc$35911$n3202
.sym 23620 basesoc_adr[3]
.sym 23622 clk12_$glb_clk
.sym 23623 sys_rst_$glb_sr
.sym 23635 basesoc_picorv327[29]
.sym 23636 $abc$35911$n116
.sym 23637 $abc$35911$n3199
.sym 23639 basesoc_adr[2]
.sym 23641 $abc$35911$n3202
.sym 23642 $abc$35911$n3199
.sym 23646 $abc$35911$n5451
.sym 23647 basesoc_adr[3]
.sym 23648 $abc$35911$n2830
.sym 23651 basesoc_picorv328[18]
.sym 23658 basesoc_dat_w[5]
.sym 23659 $abc$35911$n3290
.sym 23665 basesoc_dat_w[5]
.sym 23667 $abc$35911$n2749
.sym 23670 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 23671 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 23675 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 23678 $abc$35911$n5264
.sym 23680 basesoc_ctrl_reset_reset_r
.sym 23698 basesoc_dat_w[5]
.sym 23710 basesoc_ctrl_reset_reset_r
.sym 23722 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 23723 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 23724 $abc$35911$n5264
.sym 23725 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 23744 $abc$35911$n2749
.sym 23745 clk12_$glb_clk
.sym 23746 sys_rst_$glb_sr
.sym 23759 $abc$35911$n2753
.sym 23760 basesoc_we
.sym 23761 basesoc_ctrl_reset_reset_r
.sym 23765 array_muxed0[12]
.sym 23767 basesoc_ctrl_reset_reset_r
.sym 23768 $abc$35911$n3195
.sym 23769 $abc$35911$n5263_1
.sym 23770 $abc$35911$n2749
.sym 23771 basesoc_uart_phy_rx_reg[1]
.sym 23772 basesoc_uart_phy_storage[0]
.sym 23773 basesoc_uart_phy_source_payload_data[2]
.sym 23778 basesoc_uart_phy_source_payload_data[4]
.sym 23779 basesoc_picorv328[23]
.sym 23782 basesoc_dat_w[3]
.sym 23791 basesoc_picorv328[19]
.sym 23792 basesoc_picorv328[16]
.sym 23793 $abc$35911$n3529
.sym 23794 basesoc_picorv328[27]
.sym 23795 basesoc_uart_rx_fifo_wrport_we
.sym 23799 $abc$35911$n3028
.sym 23800 basesoc_picorv323[1]
.sym 23801 basesoc_picorv323[11]
.sym 23803 basesoc_picorv323[3]
.sym 23805 basesoc_picorv328[23]
.sym 23808 basesoc_picorv328[17]
.sym 23809 basesoc_picorv328[20]
.sym 23811 basesoc_picorv328[18]
.sym 23813 basesoc_picorv323[7]
.sym 23817 basesoc_picorv323[4]
.sym 23818 basesoc_picorv323[0]
.sym 23819 basesoc_picorv323[2]
.sym 23821 basesoc_picorv323[11]
.sym 23823 basesoc_picorv328[27]
.sym 23824 $abc$35911$n3529
.sym 23829 basesoc_uart_rx_fifo_wrport_we
.sym 23833 basesoc_picorv328[17]
.sym 23834 $abc$35911$n3529
.sym 23836 basesoc_picorv323[1]
.sym 23839 $abc$35911$n3529
.sym 23841 basesoc_picorv328[23]
.sym 23842 basesoc_picorv323[7]
.sym 23846 basesoc_picorv323[0]
.sym 23847 basesoc_picorv328[16]
.sym 23848 $abc$35911$n3529
.sym 23851 basesoc_picorv328[18]
.sym 23852 basesoc_picorv323[2]
.sym 23853 $abc$35911$n3529
.sym 23857 basesoc_picorv323[4]
.sym 23858 $abc$35911$n3529
.sym 23860 basesoc_picorv328[20]
.sym 23863 basesoc_picorv328[19]
.sym 23865 $abc$35911$n3529
.sym 23866 basesoc_picorv323[3]
.sym 23867 $abc$35911$n3028
.sym 23868 clk12_$glb_clk
.sym 23870 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 23871 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 23872 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 23873 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 23874 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 23875 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 23876 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 23877 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 23880 $abc$35911$n3899
.sym 23882 $PACKER_VCC_NET
.sym 23883 $abc$35911$n3230
.sym 23884 $PACKER_VCC_NET
.sym 23885 $abc$35911$n3028
.sym 23886 $abc$35911$n2792
.sym 23887 basesoc_picorv328[19]
.sym 23888 $abc$35911$n3248
.sym 23889 basesoc_picorv323[11]
.sym 23890 $abc$35911$n2719
.sym 23891 basesoc_uart_phy_rx_reg[3]
.sym 23892 csrbankarray_csrbank0_leds_out0_w[0]
.sym 23893 $abc$35911$n3028
.sym 23894 basesoc_picorv328[17]
.sym 23895 $abc$35911$n3431_1
.sym 23899 basesoc_picorv323[7]
.sym 23900 basesoc_dat_w[1]
.sym 23903 sys_rst
.sym 23911 basesoc_uart_phy_rx
.sym 23913 $abc$35911$n5742
.sym 23914 sys_rst
.sym 23915 basesoc_uart_phy_rx_reg[7]
.sym 23918 basesoc_uart_phy_rx_reg[4]
.sym 23920 $abc$35911$n2829
.sym 23928 basesoc_uart_phy_rx_reg[5]
.sym 23931 basesoc_uart_phy_rx_reg[1]
.sym 23937 basesoc_uart_phy_rx_reg[6]
.sym 23938 $abc$35911$n2810
.sym 23940 $abc$35911$n3252
.sym 23944 $abc$35911$n3252
.sym 23945 sys_rst
.sym 23946 $abc$35911$n2829
.sym 23952 basesoc_uart_phy_rx_reg[6]
.sym 23956 basesoc_uart_phy_rx_reg[7]
.sym 23963 basesoc_uart_phy_rx_reg[1]
.sym 23968 basesoc_uart_phy_rx
.sym 23976 basesoc_uart_phy_rx_reg[4]
.sym 23981 sys_rst
.sym 23982 $abc$35911$n5742
.sym 23986 basesoc_uart_phy_rx_reg[5]
.sym 23990 $abc$35911$n2810
.sym 23991 clk12_$glb_clk
.sym 23992 sys_rst_$glb_sr
.sym 24002 $abc$35911$n3238
.sym 24005 basesoc_uart_phy_rx
.sym 24007 basesoc_uart_phy_rx_reg[3]
.sym 24008 basesoc_ctrl_reset_reset_r
.sym 24010 basesoc_picorv328[27]
.sym 24012 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 24014 $abc$35911$n2751
.sym 24015 basesoc_picorv328[16]
.sym 24016 $PACKER_VCC_NET
.sym 24017 $abc$35911$n2755
.sym 24018 basesoc_uart_phy_rx_reg[6]
.sym 24019 $abc$35911$n3202
.sym 24021 basesoc_dat_w[3]
.sym 24022 basesoc_uart_phy_storage[5]
.sym 24024 basesoc_uart_rx_fifo_produce[3]
.sym 24025 $abc$35911$n126
.sym 24026 basesoc_uart_phy_storage[0]
.sym 24045 $abc$35911$n2753
.sym 24052 basesoc_dat_w[3]
.sym 24060 basesoc_dat_w[1]
.sym 24068 basesoc_dat_w[1]
.sym 24093 basesoc_dat_w[3]
.sym 24113 $abc$35911$n2753
.sym 24114 clk12_$glb_clk
.sym 24115 sys_rst_$glb_sr
.sym 24128 basesoc_uart_phy_storage[17]
.sym 24130 basesoc_dat_w[5]
.sym 24132 $abc$35911$n2929
.sym 24135 basesoc_uart_phy_rx_reg[0]
.sym 24136 array_muxed0[2]
.sym 24137 $abc$35911$n2792
.sym 24138 basesoc_uart_phy_storage[19]
.sym 24142 basesoc_dat_w[6]
.sym 24143 basesoc_dat_w[7]
.sym 24144 $abc$35911$n3
.sym 24146 basesoc_uart_phy_storage[14]
.sym 24148 $abc$35911$n232
.sym 24150 basesoc_uart_phy_storage[11]
.sym 24157 $abc$35911$n4689_1
.sym 24159 $abc$35911$n2751
.sym 24160 $abc$35911$n4624_1
.sym 24161 basesoc_picorv323[4]
.sym 24163 basesoc_picorv328[20]
.sym 24164 $abc$35911$n4454_1
.sym 24168 basesoc_dat_w[6]
.sym 24170 $abc$35911$n4452_1
.sym 24171 $abc$35911$n4625_1
.sym 24175 basesoc_picorv327[20]
.sym 24178 $abc$35911$n2884_1
.sym 24179 $abc$35911$n4487
.sym 24181 basesoc_dat_w[3]
.sym 24183 basesoc_picorv327[20]
.sym 24184 $abc$35911$n4688_1
.sym 24187 $abc$35911$n4687
.sym 24198 basesoc_dat_w[3]
.sym 24208 $abc$35911$n4454_1
.sym 24209 basesoc_picorv327[20]
.sym 24210 $abc$35911$n2884_1
.sym 24211 basesoc_picorv328[20]
.sym 24214 basesoc_picorv323[4]
.sym 24215 $abc$35911$n4624_1
.sym 24216 $abc$35911$n4487
.sym 24217 $abc$35911$n4625_1
.sym 24220 $abc$35911$n4687
.sym 24221 $abc$35911$n4689_1
.sym 24223 $abc$35911$n4688_1
.sym 24226 $abc$35911$n4452_1
.sym 24227 basesoc_picorv327[20]
.sym 24228 basesoc_picorv328[20]
.sym 24235 basesoc_dat_w[6]
.sym 24236 $abc$35911$n2751
.sym 24237 clk12_$glb_clk
.sym 24238 sys_rst_$glb_sr
.sym 24248 $abc$35911$n3586_1
.sym 24250 picorv32.alu_out_q[24]
.sym 24252 $abc$35911$n4612_1
.sym 24253 $abc$35911$n2751
.sym 24255 basesoc_uart_phy_storage[11]
.sym 24256 basesoc_picorv328[20]
.sym 24257 picorv32.alu_out_q[12]
.sym 24259 basesoc_picorv328[20]
.sym 24261 $abc$35911$n4623
.sym 24262 basesoc_picorv323[2]
.sym 24268 basesoc_uart_phy_storage[9]
.sym 24271 basesoc_picorv327[11]
.sym 24273 $abc$35911$n4533_1
.sym 24280 $abc$35911$n4589_1
.sym 24282 $abc$35911$n2751
.sym 24286 $abc$35911$n4519
.sym 24288 basesoc_picorv323[3]
.sym 24291 $abc$35911$n4536
.sym 24292 $abc$35911$n4538_1
.sym 24293 $abc$35911$n4534_1
.sym 24295 $abc$35911$n4592_1
.sym 24296 $abc$35911$n4591_1
.sym 24298 $abc$35911$n1
.sym 24299 $abc$35911$n4588_1
.sym 24301 $abc$35911$n4537_1
.sym 24302 basesoc_picorv323[2]
.sym 24304 $abc$35911$n3
.sym 24310 $abc$35911$n4539
.sym 24313 basesoc_picorv323[2]
.sym 24315 $abc$35911$n4536
.sym 24316 $abc$35911$n4538_1
.sym 24319 $abc$35911$n4537_1
.sym 24321 basesoc_picorv323[3]
.sym 24322 $abc$35911$n4534_1
.sym 24325 $abc$35911$n4592_1
.sym 24326 basesoc_picorv323[3]
.sym 24327 $abc$35911$n4591_1
.sym 24331 $abc$35911$n3
.sym 24339 $abc$35911$n1
.sym 24343 $abc$35911$n4539
.sym 24345 $abc$35911$n4538_1
.sym 24346 basesoc_picorv323[2]
.sym 24349 $abc$35911$n4519
.sym 24350 basesoc_picorv323[3]
.sym 24352 $abc$35911$n4537_1
.sym 24355 basesoc_picorv323[3]
.sym 24356 $abc$35911$n4589_1
.sym 24357 $abc$35911$n4588_1
.sym 24359 $abc$35911$n2751
.sym 24360 clk12_$glb_clk
.sym 24371 picorv32.decoded_imm[15]
.sym 24374 $abc$35911$n4591_1
.sym 24376 $abc$35911$n4667
.sym 24377 basesoc_picorv327[18]
.sym 24378 $abc$35911$n4533_1
.sym 24379 $abc$35911$n232
.sym 24380 $abc$35911$n4590
.sym 24381 $abc$35911$n4689_1
.sym 24382 $abc$35911$n130
.sym 24384 basesoc_picorv323[1]
.sym 24386 picorv32.alu_out_q[20]
.sym 24387 $abc$35911$n3431_1
.sym 24389 $abc$35911$n4454_1
.sym 24390 $abc$35911$n4454_1
.sym 24393 basesoc_uart_phy_storage[29]
.sym 24394 basesoc_picorv327[26]
.sym 24395 $abc$35911$n4625_1
.sym 24397 basesoc_ctrl_reset_reset_r
.sym 24406 $abc$35911$n4519
.sym 24407 basesoc_dat_w[1]
.sym 24409 $abc$35911$n4539
.sym 24413 basesoc_dat_w[7]
.sym 24414 $abc$35911$n4483
.sym 24415 $abc$35911$n126
.sym 24416 $abc$35911$n4485
.sym 24419 basesoc_picorv323[0]
.sym 24421 $abc$35911$n2751
.sym 24422 basesoc_picorv323[2]
.sym 24423 basesoc_picorv327[30]
.sym 24424 basesoc_picorv323[1]
.sym 24426 basesoc_picorv327[27]
.sym 24427 basesoc_picorv327[26]
.sym 24430 basesoc_picorv327[29]
.sym 24431 basesoc_picorv327[31]
.sym 24433 basesoc_picorv327[28]
.sym 24438 basesoc_dat_w[1]
.sym 24442 $abc$35911$n126
.sym 24449 basesoc_dat_w[7]
.sym 24454 basesoc_picorv327[27]
.sym 24456 basesoc_picorv327[26]
.sym 24457 basesoc_picorv323[0]
.sym 24460 $abc$35911$n4483
.sym 24462 $abc$35911$n4485
.sym 24463 basesoc_picorv323[1]
.sym 24467 basesoc_picorv327[29]
.sym 24468 basesoc_picorv327[28]
.sym 24469 basesoc_picorv323[0]
.sym 24472 basesoc_picorv327[30]
.sym 24473 basesoc_picorv327[31]
.sym 24474 basesoc_picorv323[0]
.sym 24478 $abc$35911$n4519
.sym 24479 $abc$35911$n4539
.sym 24480 basesoc_picorv323[2]
.sym 24482 $abc$35911$n2751
.sym 24483 clk12_$glb_clk
.sym 24484 sys_rst_$glb_sr
.sym 24497 basesoc_uart_phy_storage[9]
.sym 24500 $abc$35911$n4519
.sym 24501 basesoc_uart_phy_storage[8]
.sym 24503 basesoc_uart_phy_storage[15]
.sym 24506 basesoc_picorv327[11]
.sym 24509 $abc$35911$n232
.sym 24511 csrbankarray_csrbank0_leds_out0_w[0]
.sym 24513 basesoc_picorv328[26]
.sym 24514 basesoc_picorv327[12]
.sym 24515 $abc$35911$n4452_1
.sym 24516 $abc$35911$n4452_1
.sym 24517 $abc$35911$n2755
.sym 24519 $abc$35911$n3202
.sym 24520 $abc$35911$n4592_1
.sym 24528 $abc$35911$n2755
.sym 24529 basesoc_picorv327[28]
.sym 24530 $abc$35911$n4718
.sym 24531 basesoc_picorv328[26]
.sym 24532 $abc$35911$n4728
.sym 24536 basesoc_dat_w[5]
.sym 24537 basesoc_picorv327[28]
.sym 24538 $abc$35911$n4717
.sym 24539 basesoc_picorv323[0]
.sym 24540 $abc$35911$n4726
.sym 24544 $abc$35911$n4727
.sym 24546 $abc$35911$n4452_1
.sym 24547 basesoc_picorv327[14]
.sym 24548 basesoc_picorv328[28]
.sym 24549 $abc$35911$n4716
.sym 24550 $abc$35911$n4454_1
.sym 24551 basesoc_picorv327[15]
.sym 24554 basesoc_picorv327[26]
.sym 24556 $abc$35911$n2884_1
.sym 24557 basesoc_ctrl_reset_reset_r
.sym 24559 basesoc_picorv323[0]
.sym 24560 basesoc_picorv327[14]
.sym 24561 basesoc_picorv327[15]
.sym 24565 basesoc_dat_w[5]
.sym 24571 basesoc_picorv327[28]
.sym 24572 $abc$35911$n4454_1
.sym 24573 basesoc_picorv328[28]
.sym 24574 $abc$35911$n2884_1
.sym 24577 $abc$35911$n4726
.sym 24578 $abc$35911$n4727
.sym 24580 $abc$35911$n4728
.sym 24584 $abc$35911$n4717
.sym 24585 $abc$35911$n4718
.sym 24586 $abc$35911$n4716
.sym 24590 basesoc_ctrl_reset_reset_r
.sym 24595 $abc$35911$n4452_1
.sym 24596 basesoc_picorv327[28]
.sym 24597 basesoc_picorv328[28]
.sym 24601 basesoc_picorv328[26]
.sym 24603 basesoc_picorv327[26]
.sym 24604 $abc$35911$n4452_1
.sym 24605 $abc$35911$n2755
.sym 24606 clk12_$glb_clk
.sym 24607 sys_rst_$glb_sr
.sym 24618 basesoc_picorv327[11]
.sym 24620 $abc$35911$n4525
.sym 24621 basesoc_picorv328[24]
.sym 24622 basesoc_uart_phy_storage[24]
.sym 24623 basesoc_picorv327[18]
.sym 24624 basesoc_picorv327[17]
.sym 24627 $abc$35911$n4666
.sym 24629 basesoc_picorv327[17]
.sym 24631 $abc$35911$n4592_1
.sym 24632 basesoc_picorv327[5]
.sym 24633 basesoc_picorv327[14]
.sym 24634 basesoc_picorv328[28]
.sym 24636 basesoc_picorv327[15]
.sym 24638 basesoc_picorv327[6]
.sym 24640 $abc$35911$n232
.sym 24642 $abc$35911$n2884_1
.sym 24650 $abc$35911$n4452_1
.sym 24652 basesoc_picorv323[0]
.sym 24653 basesoc_picorv327[9]
.sym 24655 $abc$35911$n4706_1
.sym 24657 basesoc_picorv327[26]
.sym 24658 basesoc_picorv327[5]
.sym 24659 basesoc_picorv323[4]
.sym 24660 $abc$35911$n4667
.sym 24661 $abc$35911$n4715_1
.sym 24662 $abc$35911$n4454_1
.sym 24664 basesoc_picorv327[8]
.sym 24665 $abc$35911$n4625_1
.sym 24666 $abc$35911$n4705_1
.sym 24667 basesoc_picorv328[24]
.sym 24668 $abc$35911$n4707_1
.sym 24669 $abc$35911$n2884_1
.sym 24670 basesoc_picorv327[24]
.sym 24672 basesoc_picorv327[4]
.sym 24674 $abc$35911$n4708_1
.sym 24675 basesoc_picorv328[24]
.sym 24676 $abc$35911$n4611
.sym 24679 basesoc_picorv328[26]
.sym 24682 $abc$35911$n4667
.sym 24683 basesoc_picorv323[4]
.sym 24684 $abc$35911$n4611
.sym 24685 $abc$35911$n4705_1
.sym 24688 $abc$35911$n4707_1
.sym 24689 $abc$35911$n4706_1
.sym 24691 $abc$35911$n4708_1
.sym 24694 basesoc_picorv327[8]
.sym 24696 basesoc_picorv327[9]
.sym 24697 basesoc_picorv323[0]
.sym 24700 basesoc_picorv328[24]
.sym 24701 $abc$35911$n4454_1
.sym 24702 basesoc_picorv327[24]
.sym 24703 $abc$35911$n2884_1
.sym 24706 $abc$35911$n2884_1
.sym 24707 basesoc_picorv328[26]
.sym 24708 $abc$35911$n4454_1
.sym 24709 basesoc_picorv327[26]
.sym 24712 basesoc_picorv323[4]
.sym 24713 $abc$35911$n4667
.sym 24714 $abc$35911$n4715_1
.sym 24715 $abc$35911$n4625_1
.sym 24719 $abc$35911$n4452_1
.sym 24720 basesoc_picorv328[24]
.sym 24721 basesoc_picorv327[24]
.sym 24724 basesoc_picorv323[0]
.sym 24725 basesoc_picorv327[5]
.sym 24726 basesoc_picorv327[4]
.sym 24729 clk12_$glb_clk
.sym 24742 basesoc_picorv327[15]
.sym 24744 basesoc_picorv327[24]
.sym 24745 picorv32.alu_out_q[26]
.sym 24746 basesoc_picorv327[30]
.sym 24747 $abc$35911$n3130
.sym 24748 basesoc_picorv323[0]
.sym 24749 basesoc_picorv327[9]
.sym 24751 basesoc_picorv327[28]
.sym 24753 $abc$35911$n4456_1
.sym 24756 $abc$35911$n2889
.sym 24757 basesoc_picorv327[17]
.sym 24759 $abc$35911$n3392_1
.sym 24760 $abc$35911$n4708_1
.sym 24761 basesoc_picorv327[16]
.sym 24762 basesoc_picorv327[11]
.sym 24763 basesoc_picorv327[12]
.sym 24764 basesoc_picorv327[15]
.sym 24772 $abc$35911$n2889
.sym 24773 basesoc_picorv327[8]
.sym 24774 $abc$35911$n3899
.sym 24776 basesoc_picorv327[7]
.sym 24777 $abc$35911$n4258
.sym 24778 $abc$35911$n3886
.sym 24779 $abc$35911$n3932
.sym 24780 picorv32.reg_pc[11]
.sym 24782 basesoc_picorv327[4]
.sym 24784 $abc$35911$n3935
.sym 24785 basesoc_picorv327[2]
.sym 24788 $abc$35911$n3934
.sym 24792 $abc$35911$n3392_1
.sym 24794 $abc$35911$n3010
.sym 24796 basesoc_picorv327[3]
.sym 24798 basesoc_picorv327[6]
.sym 24799 picorv32.cpu_state[2]
.sym 24800 basesoc_picorv323[0]
.sym 24802 $abc$35911$n3907
.sym 24805 $abc$35911$n3010
.sym 24806 basesoc_picorv327[8]
.sym 24807 $abc$35911$n3886
.sym 24808 $abc$35911$n3935
.sym 24811 basesoc_picorv323[0]
.sym 24812 basesoc_picorv327[2]
.sym 24813 basesoc_picorv327[3]
.sym 24817 $abc$35911$n3886
.sym 24818 basesoc_picorv327[4]
.sym 24819 $abc$35911$n3010
.sym 24820 $abc$35911$n3907
.sym 24823 basesoc_picorv323[0]
.sym 24825 basesoc_picorv327[6]
.sym 24826 basesoc_picorv327[7]
.sym 24830 basesoc_picorv327[6]
.sym 24831 $abc$35911$n2889
.sym 24835 picorv32.reg_pc[11]
.sym 24836 $abc$35911$n3899
.sym 24838 picorv32.cpu_state[2]
.sym 24841 $abc$35911$n2889
.sym 24843 basesoc_picorv327[2]
.sym 24847 $abc$35911$n3932
.sym 24848 $abc$35911$n3392_1
.sym 24849 $abc$35911$n4258
.sym 24850 $abc$35911$n3934
.sym 24862 basesoc_picorv327[7]
.sym 24863 $abc$35911$n4256
.sym 24866 $abc$35911$n2891_1
.sym 24867 picorv32.alu_out_q[8]
.sym 24868 basesoc_picorv327[31]
.sym 24870 basesoc_picorv327[4]
.sym 24871 picorv32.instr_bgeu
.sym 24872 $abc$35911$n3906
.sym 24873 basesoc_picorv327[2]
.sym 24874 $abc$35911$n4519
.sym 24875 $abc$35911$n3896
.sym 24876 picorv32.is_lui_auipc_jal
.sym 24877 basesoc_picorv327[8]
.sym 24878 $abc$35911$n3392_1
.sym 24880 basesoc_picorv327[25]
.sym 24882 $abc$35911$n4454_1
.sym 24883 picorv32.alu_out_q[20]
.sym 24885 basesoc_picorv327[26]
.sym 24887 $abc$35911$n3431_1
.sym 24888 $abc$35911$n4454_1
.sym 24895 $abc$35911$n3987
.sym 24896 basesoc_picorv327[11]
.sym 24897 basesoc_picorv327[15]
.sym 24898 $abc$35911$n3886
.sym 24899 $abc$35911$n3399_1
.sym 24900 $abc$35911$n3963
.sym 24901 $abc$35911$n3986_1
.sym 24902 $abc$35911$n3887_1
.sym 24903 picorv32.reg_pc[17]
.sym 24906 $abc$35911$n4262
.sym 24908 $abc$35911$n4266
.sym 24909 $abc$35911$n3985
.sym 24910 $abc$35911$n3959
.sym 24911 $abc$35911$n3990_1
.sym 24912 $abc$35911$n2889
.sym 24913 $abc$35911$n3010
.sym 24914 $abc$35911$n3989
.sym 24916 $abc$35911$n3958
.sym 24917 $abc$35911$n3899
.sym 24918 picorv32.cpu_state[2]
.sym 24919 $abc$35911$n3392_1
.sym 24920 basesoc_picorv327[11]
.sym 24921 basesoc_picorv327[16]
.sym 24922 $abc$35911$n3960
.sym 24923 picorv32.cpu_state[5]
.sym 24924 basesoc_picorv327[14]
.sym 24928 basesoc_picorv327[14]
.sym 24929 $abc$35911$n2889
.sym 24934 $abc$35911$n3887_1
.sym 24935 $abc$35911$n3959
.sym 24936 $abc$35911$n3958
.sym 24937 basesoc_picorv327[11]
.sym 24940 $abc$35911$n3986_1
.sym 24941 $abc$35911$n3887_1
.sym 24942 basesoc_picorv327[15]
.sym 24943 $abc$35911$n3985
.sym 24946 basesoc_picorv327[16]
.sym 24947 $abc$35911$n3990_1
.sym 24948 $abc$35911$n3886
.sym 24949 $abc$35911$n3010
.sym 24953 picorv32.reg_pc[17]
.sym 24954 $abc$35911$n3899
.sym 24955 picorv32.cpu_state[2]
.sym 24958 basesoc_picorv327[11]
.sym 24959 $abc$35911$n3399_1
.sym 24960 picorv32.cpu_state[5]
.sym 24961 $abc$35911$n4262
.sym 24964 $abc$35911$n3987
.sym 24965 $abc$35911$n3392_1
.sym 24966 $abc$35911$n4266
.sym 24967 $abc$35911$n3989
.sym 24970 $abc$35911$n3963
.sym 24971 $abc$35911$n3960
.sym 24972 $abc$35911$n3392_1
.sym 24973 $abc$35911$n4262
.sym 24974 $abc$35911$n3109_$glb_ce
.sym 24975 clk12_$glb_clk
.sym 24988 $abc$35911$n3112
.sym 24989 basesoc_picorv327[8]
.sym 24990 $abc$35911$n4259
.sym 24992 $abc$35911$n4262
.sym 24993 basesoc_picorv327[11]
.sym 24994 picorv32.reg_pc[24]
.sym 24995 basesoc_picorv327[13]
.sym 24998 $abc$35911$n3003
.sym 24999 picorv32.reg_pc[17]
.sym 25001 basesoc_picorv327[12]
.sym 25003 csrbankarray_csrbank0_leds_out0_w[0]
.sym 25004 $abc$35911$n3887_1
.sym 25005 basesoc_picorv327[3]
.sym 25006 $abc$35911$n3392_1
.sym 25007 $abc$35911$n4452_1
.sym 25009 $abc$35911$n232
.sym 25010 picorv32.reg_pc[12]
.sym 25011 basesoc_picorv327[31]
.sym 25012 $abc$35911$n3010
.sym 25018 $abc$35911$n4001
.sym 25020 $abc$35911$n3887_1
.sym 25021 $abc$35911$n4273
.sym 25022 picorv32.reg_pc[22]
.sym 25024 $abc$35911$n3966
.sym 25025 $abc$35911$n4268
.sym 25026 $abc$35911$n4000_1
.sym 25027 $abc$35911$n3399_1
.sym 25030 $abc$35911$n4004
.sym 25031 $abc$35911$n3392_1
.sym 25032 $abc$35911$n3999
.sym 25034 picorv32.cpu_state[5]
.sym 25035 picorv32.cpu_state[5]
.sym 25036 picorv32.cpu_state[2]
.sym 25039 $abc$35911$n3899
.sym 25040 picorv32.reg_pc[24]
.sym 25041 $abc$35911$n4035_1
.sym 25043 basesoc_picorv327[17]
.sym 25044 $abc$35911$n3965
.sym 25046 basesoc_picorv327[12]
.sym 25048 $abc$35911$n4263
.sym 25049 $abc$35911$n4038_1
.sym 25051 $abc$35911$n4001
.sym 25052 $abc$35911$n4268
.sym 25053 $abc$35911$n3392_1
.sym 25054 $abc$35911$n4004
.sym 25057 $abc$35911$n3999
.sym 25058 $abc$35911$n3887_1
.sym 25059 $abc$35911$n4000_1
.sym 25060 basesoc_picorv327[17]
.sym 25063 picorv32.cpu_state[5]
.sym 25064 $abc$35911$n4263
.sym 25065 $abc$35911$n3399_1
.sym 25066 basesoc_picorv327[12]
.sym 25069 $abc$35911$n4035_1
.sym 25070 $abc$35911$n3392_1
.sym 25071 $abc$35911$n4273
.sym 25072 $abc$35911$n4038_1
.sym 25075 $abc$35911$n3966
.sym 25076 basesoc_picorv327[12]
.sym 25077 $abc$35911$n3887_1
.sym 25078 $abc$35911$n3965
.sym 25082 picorv32.cpu_state[2]
.sym 25083 $abc$35911$n3899
.sym 25084 picorv32.reg_pc[24]
.sym 25087 $abc$35911$n3399_1
.sym 25088 $abc$35911$n4268
.sym 25089 basesoc_picorv327[17]
.sym 25090 picorv32.cpu_state[5]
.sym 25094 picorv32.cpu_state[2]
.sym 25095 $abc$35911$n3899
.sym 25096 picorv32.reg_pc[22]
.sym 25097 $abc$35911$n3109_$glb_ce
.sym 25098 clk12_$glb_clk
.sym 25108 basesoc_picorv327[29]
.sym 25109 $abc$35911$n4272
.sym 25113 basesoc_picorv327[2]
.sym 25114 $abc$35911$n3886
.sym 25115 basesoc_picorv327[20]
.sym 25116 basesoc_picorv327[17]
.sym 25117 $abc$35911$n3010
.sym 25118 picorv32.mem_do_prefetch
.sym 25119 $abc$35911$n3987
.sym 25120 $abc$35911$n4034
.sym 25121 basesoc_picorv327[19]
.sym 25123 $abc$35911$n3399_1
.sym 25124 basesoc_picorv327[5]
.sym 25125 $abc$35911$n232
.sym 25126 basesoc_picorv327[10]
.sym 25127 $abc$35911$n4035_1
.sym 25128 $abc$35911$n3010
.sym 25129 basesoc_picorv327[12]
.sym 25130 picorv32.is_compare
.sym 25133 $abc$35911$n2884_1
.sym 25134 $abc$35911$n4263
.sym 25135 $abc$35911$n3394
.sym 25141 $abc$35911$n4263
.sym 25142 $abc$35911$n4567
.sym 25145 $abc$35911$n3967
.sym 25146 $abc$35911$n4282
.sym 25147 basesoc_picorv327[25]
.sym 25148 basesoc_picorv327[31]
.sym 25149 $abc$35911$n3970_1
.sym 25150 $abc$35911$n4275
.sym 25151 picorv32.reg_pc[12]
.sym 25152 $abc$35911$n3399_1
.sym 25153 $abc$35911$n2889
.sym 25154 $abc$35911$n4052
.sym 25155 basesoc_picorv327[29]
.sym 25157 picorv32.cpu_state[5]
.sym 25159 $abc$35911$n3899
.sym 25162 $abc$35911$n4078
.sym 25163 $abc$35911$n3010
.sym 25164 $abc$35911$n4049
.sym 25165 $abc$35911$n3392_1
.sym 25167 basesoc_picorv327[27]
.sym 25170 picorv32.cpu_state[2]
.sym 25172 $abc$35911$n3886
.sym 25174 picorv32.cpu_state[2]
.sym 25175 picorv32.reg_pc[12]
.sym 25176 $abc$35911$n3899
.sym 25180 basesoc_picorv327[29]
.sym 25181 $abc$35911$n3886
.sym 25182 $abc$35911$n4078
.sym 25183 $abc$35911$n3010
.sym 25187 $abc$35911$n4567
.sym 25192 $abc$35911$n4049
.sym 25193 $abc$35911$n4052
.sym 25194 $abc$35911$n3392_1
.sym 25195 $abc$35911$n4275
.sym 25198 basesoc_picorv327[25]
.sym 25199 basesoc_picorv327[27]
.sym 25200 $abc$35911$n3886
.sym 25201 $abc$35911$n2889
.sym 25204 basesoc_picorv327[27]
.sym 25206 $abc$35911$n2889
.sym 25210 $abc$35911$n3967
.sym 25211 $abc$35911$n3392_1
.sym 25212 $abc$35911$n4263
.sym 25213 $abc$35911$n3970_1
.sym 25216 basesoc_picorv327[31]
.sym 25217 picorv32.cpu_state[5]
.sym 25218 $abc$35911$n4282
.sym 25219 $abc$35911$n3399_1
.sym 25220 $abc$35911$n3068_$glb_ce
.sym 25221 clk12_$glb_clk
.sym 25222 $abc$35911$n232_$glb_sr
.sym 25231 basesoc_picorv327[26]
.sym 25236 $abc$35911$n4567
.sym 25238 $abc$35911$n3010
.sym 25239 $abc$35911$n4282
.sym 25241 basesoc_picorv327[26]
.sym 25243 basesoc_picorv327[25]
.sym 25244 basesoc_picorv327[1]
.sym 25245 $abc$35911$n4065_1
.sym 25247 $abc$35911$n3011
.sym 25249 basesoc_picorv327[31]
.sym 25250 $abc$35911$n3010
.sym 25251 $abc$35911$n3392_1
.sym 25253 basesoc_picorv327[27]
.sym 25254 picorv32.cpuregs_rs1[10]
.sym 25255 $abc$35911$n2889
.sym 25256 basesoc_picorv327[15]
.sym 25258 $abc$35911$n3392_1
.sym 25264 $abc$35911$n4098
.sym 25265 $abc$35911$n3392_1
.sym 25266 $abc$35911$n4058
.sym 25269 basesoc_picorv327[31]
.sym 25270 picorv32.cpuregs_rs1[12]
.sym 25271 $abc$35911$n3968
.sym 25272 basesoc_picorv327[26]
.sym 25274 $abc$35911$n5433
.sym 25275 $abc$35911$n5434
.sym 25277 basesoc_picorv327[3]
.sym 25279 $abc$35911$n4095
.sym 25280 $abc$35911$n4100_1
.sym 25281 $abc$35911$n2889
.sym 25283 $abc$35911$n3886
.sym 25284 basesoc_picorv327[5]
.sym 25285 picorv32.is_lui_auipc_jal
.sym 25287 $abc$35911$n4282
.sym 25288 $abc$35911$n5435
.sym 25289 $abc$35911$n4036
.sym 25290 $abc$35911$n3913
.sym 25291 $abc$35911$n3010
.sym 25293 picorv32.cpu_state[2]
.sym 25294 picorv32.cpuregs_rs1[22]
.sym 25295 $abc$35911$n3394
.sym 25297 $abc$35911$n4100_1
.sym 25298 $abc$35911$n3392_1
.sym 25299 $abc$35911$n4098
.sym 25300 $abc$35911$n4282
.sym 25303 $abc$35911$n3913
.sym 25304 $abc$35911$n3010
.sym 25305 $abc$35911$n3886
.sym 25306 basesoc_picorv327[5]
.sym 25311 basesoc_picorv327[3]
.sym 25312 $abc$35911$n2889
.sym 25315 basesoc_picorv327[31]
.sym 25316 $abc$35911$n3394
.sym 25317 $abc$35911$n5433
.sym 25318 picorv32.cpu_state[2]
.sym 25321 picorv32.cpuregs_rs1[12]
.sym 25322 $abc$35911$n3968
.sym 25323 picorv32.cpu_state[2]
.sym 25324 picorv32.is_lui_auipc_jal
.sym 25328 $abc$35911$n4095
.sym 25329 $abc$35911$n5435
.sym 25330 $abc$35911$n5434
.sym 25333 $abc$35911$n4058
.sym 25334 basesoc_picorv327[26]
.sym 25335 $abc$35911$n3010
.sym 25336 $abc$35911$n3886
.sym 25339 picorv32.is_lui_auipc_jal
.sym 25340 picorv32.cpu_state[2]
.sym 25341 picorv32.cpuregs_rs1[22]
.sym 25342 $abc$35911$n4036
.sym 25343 $abc$35911$n3109_$glb_ce
.sym 25344 clk12_$glb_clk
.sym 25355 $abc$35911$n3899
.sym 25358 picorv32.reg_pc[25]
.sym 25359 $abc$35911$n3053_1
.sym 25360 basesoc_picorv327[31]
.sym 25362 picorv32.is_lui_auipc_jal
.sym 25365 picorv32.cpu_state[5]
.sym 25366 picorv32.cpuregs_rs1[12]
.sym 25368 picorv32.cpuregs_rs1[2]
.sym 25369 basesoc_picorv327[9]
.sym 25372 $abc$35911$n3016_1
.sym 25376 picorv32.alu_out_q[20]
.sym 25378 $abc$35911$n2903_1
.sym 25379 picorv32.mem_do_prefetch
.sym 25380 picorv32.cpuregs_rs1[22]
.sym 25381 $abc$35911$n3392_1
.sym 25388 $abc$35911$n2893
.sym 25390 $abc$35911$n3886
.sym 25391 $abc$35911$n3049
.sym 25395 basesoc_picorv327[8]
.sym 25396 picorv32.cpu_state[4]
.sym 25398 basesoc_picorv327[10]
.sym 25399 $abc$35911$n4099
.sym 25400 $abc$35911$n2889
.sym 25401 $abc$35911$n3996
.sym 25402 $abc$35911$n3010
.sym 25404 $abc$35911$n3948
.sym 25405 basesoc_picorv327[17]
.sym 25407 $abc$35911$n3011
.sym 25412 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 25415 $abc$35911$n2889
.sym 25416 basesoc_picorv327[15]
.sym 25420 $abc$35911$n3011
.sym 25421 $abc$35911$n4099
.sym 25423 $abc$35911$n2889
.sym 25426 basesoc_picorv327[8]
.sym 25429 $abc$35911$n2889
.sym 25432 $abc$35911$n3011
.sym 25434 picorv32.cpu_state[4]
.sym 25438 $abc$35911$n2893
.sym 25439 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 25441 $abc$35911$n3049
.sym 25444 basesoc_picorv327[17]
.sym 25445 $abc$35911$n3996
.sym 25446 $abc$35911$n3010
.sym 25447 $abc$35911$n3886
.sym 25450 $abc$35911$n3886
.sym 25451 basesoc_picorv327[10]
.sym 25452 $abc$35911$n3948
.sym 25453 $abc$35911$n3010
.sym 25456 $abc$35911$n2889
.sym 25458 basesoc_picorv327[15]
.sym 25463 $abc$35911$n3011
.sym 25465 picorv32.cpu_state[4]
.sym 25467 clk12_$glb_clk
.sym 25468 $abc$35911$n232_$glb_sr
.sym 25477 $abc$35911$n3995_1
.sym 25483 picorv32.irq_state[1]
.sym 25484 $abc$35911$n3886
.sym 25485 picorv32.cpu_state[3]
.sym 25486 picorv32.cpu_state[0]
.sym 25489 $abc$35911$n3064
.sym 25490 picorv32.cpu_state[3]
.sym 25492 picorv32.cpu_state[4]
.sym 25493 $abc$35911$n3392_1
.sym 25494 $abc$35911$n3053_1
.sym 25496 picorv32.instr_jalr
.sym 25498 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 25500 picorv32.cpu_state[0]
.sym 25501 $abc$35911$n232
.sym 25502 picorv32.cpu_state[4]
.sym 25503 csrbankarray_csrbank0_leds_out0_w[0]
.sym 25504 $abc$35911$n3010
.sym 25510 picorv32.instr_retirq
.sym 25511 picorv32.cpu_state[0]
.sym 25512 $abc$35911$n3104
.sym 25513 $abc$35911$n4051
.sym 25514 $abc$35911$n3070
.sym 25515 picorv32.cpuregs_rs1[24]
.sym 25516 $abc$35911$n3954
.sym 25517 $abc$35911$n3010
.sym 25518 picorv32.cpu_state[2]
.sym 25519 picorv32.cpuregs_rs1[11]
.sym 25520 picorv32.instr_jalr
.sym 25521 $abc$35911$n4050_1
.sym 25522 $abc$35911$n3057
.sym 25523 basesoc_picorv327[25]
.sym 25524 picorv32.cpuregs_rs1[10]
.sym 25525 $abc$35911$n3961
.sym 25526 $abc$35911$n3955
.sym 25527 basesoc_picorv327[11]
.sym 25528 picorv32.is_lui_auipc_jal
.sym 25529 basesoc_picorv327[9]
.sym 25530 $abc$35911$n2889
.sym 25532 $abc$35911$n3016_1
.sym 25537 $abc$35911$n3886
.sym 25538 picorv32.is_lui_auipc_jal
.sym 25545 $abc$35911$n2889
.sym 25546 basesoc_picorv327[9]
.sym 25549 picorv32.cpuregs_rs1[24]
.sym 25550 $abc$35911$n4050_1
.sym 25551 picorv32.cpu_state[2]
.sym 25552 picorv32.is_lui_auipc_jal
.sym 25555 picorv32.instr_retirq
.sym 25556 picorv32.instr_jalr
.sym 25561 $abc$35911$n3010
.sym 25562 basesoc_picorv327[25]
.sym 25563 $abc$35911$n4051
.sym 25564 $abc$35911$n3886
.sym 25567 $abc$35911$n3016_1
.sym 25568 picorv32.cpu_state[0]
.sym 25569 $abc$35911$n3070
.sym 25570 $abc$35911$n3057
.sym 25573 picorv32.cpu_state[2]
.sym 25574 picorv32.is_lui_auipc_jal
.sym 25575 picorv32.cpuregs_rs1[10]
.sym 25576 $abc$35911$n3954
.sym 25579 $abc$35911$n3955
.sym 25580 basesoc_picorv327[11]
.sym 25581 $abc$35911$n3886
.sym 25582 $abc$35911$n3010
.sym 25585 picorv32.cpu_state[2]
.sym 25586 picorv32.cpuregs_rs1[11]
.sym 25587 picorv32.is_lui_auipc_jal
.sym 25588 $abc$35911$n3961
.sym 25589 $abc$35911$n3104
.sym 25590 clk12_$glb_clk
.sym 25591 $abc$35911$n3070
.sym 25601 $abc$35911$n3801
.sym 25604 picorv32.cpu_state[2]
.sym 25605 picorv32.cpuregs_rs1[11]
.sym 25606 picorv32.mem_do_prefetch
.sym 25608 $abc$35911$n3104
.sym 25610 picorv32.mem_wordsize[0]
.sym 25611 $abc$35911$n231
.sym 25613 picorv32.cpu_state[3]
.sym 25614 picorv32.cpuregs_rs1[21]
.sym 25615 $abc$35911$n3049
.sym 25617 picorv32.mem_do_prefetch
.sym 25619 $abc$35911$n3394
.sym 25621 basesoc_picorv327[12]
.sym 25622 picorv32.cpu_state[1]
.sym 25623 picorv32.mem_rdata_q[13]
.sym 25625 picorv32.irq_mask[1]
.sym 25627 $abc$35911$n3068
.sym 25633 $abc$35911$n3052
.sym 25634 $abc$35911$n3056
.sym 25635 picorv32.cpu_state[0]
.sym 25637 $abc$35911$n3051_1
.sym 25640 $abc$35911$n2887_1
.sym 25641 picorv32.mem_do_rinst
.sym 25642 $abc$35911$n2879
.sym 25643 picorv32.mem_do_prefetch
.sym 25644 $abc$35911$n3055
.sym 25645 $abc$35911$n3057
.sym 25647 $abc$35911$n232
.sym 25648 picorv32.cpu_state[1]
.sym 25649 picorv32.cpu_state[4]
.sym 25650 $abc$35911$n2903_1
.sym 25651 $abc$35911$n3068
.sym 25653 $abc$35911$n3016_1
.sym 25654 $abc$35911$n3053_1
.sym 25656 picorv32.instr_jalr
.sym 25657 $abc$35911$n5431
.sym 25658 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 25660 $abc$35911$n3011
.sym 25661 $abc$35911$n232
.sym 25662 picorv32.cpu_state[2]
.sym 25664 picorv32.cpu_state[3]
.sym 25666 $abc$35911$n3055
.sym 25667 $abc$35911$n3053_1
.sym 25668 $abc$35911$n3051_1
.sym 25669 $abc$35911$n232
.sym 25672 $abc$35911$n3057
.sym 25673 $abc$35911$n3016_1
.sym 25674 $abc$35911$n5431
.sym 25675 picorv32.cpu_state[0]
.sym 25678 picorv32.cpu_state[4]
.sym 25679 picorv32.mem_do_prefetch
.sym 25680 $abc$35911$n3011
.sym 25681 picorv32.mem_do_rinst
.sym 25684 $abc$35911$n2903_1
.sym 25685 picorv32.cpu_state[3]
.sym 25686 $abc$35911$n3056
.sym 25687 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 25690 $abc$35911$n3052
.sym 25692 picorv32.cpu_state[2]
.sym 25693 $abc$35911$n2887_1
.sym 25697 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 25698 picorv32.instr_jalr
.sym 25699 picorv32.cpu_state[3]
.sym 25702 $abc$35911$n3068
.sym 25704 picorv32.cpu_state[2]
.sym 25709 picorv32.cpu_state[1]
.sym 25710 $abc$35911$n232
.sym 25711 $abc$35911$n2879
.sym 25713 clk12_$glb_clk
.sym 25723 picorv32.alu_out_q[24]
.sym 25724 $abc$35911$n3586_1
.sym 25727 picorv32.instr_retirq
.sym 25728 $abc$35911$n3395
.sym 25730 $abc$35911$n3081
.sym 25731 picorv32.cpu_state[0]
.sym 25732 picorv32.mem_rdata_q[12]
.sym 25733 $abc$35911$n3057
.sym 25734 $abc$35911$n4349
.sym 25735 $abc$35911$n3081
.sym 25736 picorv32.mem_rdata_q[14]
.sym 25738 $abc$35911$n3051
.sym 25739 $abc$35911$n3011
.sym 25742 $abc$35911$n3392_1
.sym 25743 picorv32.irq_pending[1]
.sym 25746 $abc$35911$n3011
.sym 25749 basesoc_picorv327[31]
.sym 25757 picorv32.cpu_state[0]
.sym 25758 $abc$35911$n2881
.sym 25759 picorv32.instr_waitirq
.sym 25760 picorv32.cpu_state[2]
.sym 25762 $abc$35911$n3191
.sym 25763 $abc$35911$n3392_1
.sym 25764 $abc$35911$n3052
.sym 25765 picorv32.instr_bgeu
.sym 25766 $abc$35911$n2881
.sym 25767 $abc$35911$n3391_1
.sym 25769 $abc$35911$n3067
.sym 25770 picorv32.instr_sw
.sym 25771 picorv32.instr_sb
.sym 25772 picorv32.irq_state[0]
.sym 25773 $abc$35911$n232
.sym 25774 $abc$35911$n3130
.sym 25775 picorv32.irq_active
.sym 25777 picorv32.mem_do_prefetch
.sym 25778 $abc$35911$n2903_1
.sym 25782 picorv32.cpu_state[1]
.sym 25783 $abc$35911$n3112
.sym 25785 picorv32.irq_mask[1]
.sym 25786 picorv32.irq_pending[1]
.sym 25787 picorv32.cpu_state[3]
.sym 25789 picorv32.irq_mask[1]
.sym 25791 $abc$35911$n2881
.sym 25792 picorv32.irq_active
.sym 25795 $abc$35911$n2881
.sym 25796 picorv32.irq_mask[1]
.sym 25797 picorv32.irq_active
.sym 25798 $abc$35911$n3130
.sym 25801 $abc$35911$n3391_1
.sym 25802 $abc$35911$n3392_1
.sym 25807 picorv32.irq_active
.sym 25808 $abc$35911$n3067
.sym 25809 picorv32.cpu_state[0]
.sym 25810 picorv32.irq_state[0]
.sym 25813 picorv32.instr_sb
.sym 25814 picorv32.instr_sw
.sym 25815 picorv32.instr_bgeu
.sym 25816 picorv32.instr_waitirq
.sym 25819 picorv32.mem_do_prefetch
.sym 25821 $abc$35911$n232
.sym 25822 $abc$35911$n2903_1
.sym 25825 picorv32.cpu_state[2]
.sym 25826 picorv32.irq_pending[1]
.sym 25827 $abc$35911$n3191
.sym 25828 $abc$35911$n3052
.sym 25831 picorv32.cpu_state[1]
.sym 25832 picorv32.cpu_state[3]
.sym 25833 picorv32.cpu_state[0]
.sym 25835 $abc$35911$n3112
.sym 25836 clk12_$glb_clk
.sym 25837 $abc$35911$n232_$glb_sr
.sym 25850 picorv32.mem_do_rdata
.sym 25853 picorv32.is_lui_auipc_jal
.sym 25855 $abc$35911$n3391_1
.sym 25857 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 25858 picorv32.irq_active
.sym 25859 picorv32.instr_sb
.sym 25860 $PACKER_VCC_NET
.sym 25863 picorv32.latched_is_lu
.sym 25864 $abc$35911$n2903_1
.sym 25868 $abc$35911$n3392_1
.sym 25869 picorv32.latched_store
.sym 25872 picorv32.cpuregs_rs1[22]
.sym 25879 $abc$35911$n3395
.sym 25882 picorv32.instr_retirq
.sym 25883 $abc$35911$n4351_1
.sym 25884 $abc$35911$n2887_1
.sym 25885 picorv32.latched_store
.sym 25886 $abc$35911$n3394
.sym 25888 picorv32.is_sb_sh_sw
.sym 25889 $abc$35911$n4350_1
.sym 25890 $abc$35911$n3106
.sym 25892 picorv32.cpu_state[2]
.sym 25893 picorv32.mem_rdata_q[13]
.sym 25894 picorv32.cpu_state[1]
.sym 25895 picorv32.cpu_state[4]
.sym 25896 picorv32.mem_rdata_q[12]
.sym 25898 $abc$35911$n3393
.sym 25900 picorv32.cpu_state[2]
.sym 25902 picorv32.cpu_state[3]
.sym 25904 picorv32.mem_rdata_q[14]
.sym 25905 picorv32.cpu_state[5]
.sym 25912 picorv32.cpu_state[4]
.sym 25913 picorv32.cpu_state[2]
.sym 25919 $abc$35911$n3395
.sym 25920 picorv32.cpu_state[3]
.sym 25921 picorv32.cpu_state[1]
.sym 25924 $abc$35911$n3106
.sym 25925 $abc$35911$n3393
.sym 25926 $abc$35911$n4351_1
.sym 25927 $abc$35911$n2887_1
.sym 25930 picorv32.cpu_state[5]
.sym 25932 $abc$35911$n3394
.sym 25936 picorv32.cpu_state[1]
.sym 25937 $abc$35911$n4350_1
.sym 25938 picorv32.latched_store
.sym 25939 picorv32.cpu_state[5]
.sym 25944 picorv32.instr_retirq
.sym 25945 picorv32.cpu_state[2]
.sym 25948 picorv32.is_sb_sh_sw
.sym 25949 picorv32.mem_rdata_q[13]
.sym 25950 picorv32.mem_rdata_q[14]
.sym 25951 picorv32.mem_rdata_q[12]
.sym 25955 $abc$35911$n3395
.sym 25956 $abc$35911$n3393
.sym 25958 $abc$35911$n3049_$glb_ce
.sym 25959 clk12_$glb_clk
.sym 25973 $abc$35911$n3059
.sym 25974 picorv32.irq_pending[1]
.sym 25975 picorv32.cpu_state[4]
.sym 25977 $abc$35911$n3529
.sym 25979 $abc$35911$n4351_1
.sym 25981 picorv32.instr_waitirq
.sym 25983 picorv32.cpu_state[3]
.sym 25988 csrbankarray_csrbank0_leds_out0_w[0]
.sym 25989 picorv32.latched_is_lu
.sym 25992 picorv32.cpu_state[0]
.sym 25996 $abc$35911$n3392_1
.sym 26007 picorv32.latched_is_lh
.sym 26008 picorv32.latched_is_lu
.sym 26009 $abc$35911$n3392_1
.sym 26017 picorv32.is_lbu_lhu_lw
.sym 26022 picorv32.instr_lh
.sym 26023 $abc$35911$n4346
.sym 26029 $abc$35911$n3059
.sym 26031 $abc$35911$n4346
.sym 26065 $abc$35911$n3392_1
.sym 26066 picorv32.instr_lh
.sym 26067 picorv32.latched_is_lh
.sym 26068 $abc$35911$n4346
.sym 26071 picorv32.latched_is_lu
.sym 26072 $abc$35911$n3392_1
.sym 26073 picorv32.is_lbu_lhu_lw
.sym 26074 $abc$35911$n4346
.sym 26081 $abc$35911$n3059
.sym 26082 clk12_$glb_clk
.sym 26083 $abc$35911$n232_$glb_sr
.sym 26100 $abc$35911$n3109
.sym 26101 picorv32.cpu_state[4]
.sym 26105 picorv32.cpu_state[3]
.sym 26107 picorv32.cpu_state[4]
.sym 26215 basesoc_picorv327[15]
.sym 26221 picorv32.cpu_state[3]
.sym 26225 picorv32.cpu_state[3]
.sym 26524 $abc$35911$n3109
.sym 26527 $abc$35911$n232
.sym 26544 $abc$35911$n232
.sym 26575 array_muxed0[6]
.sym 26668 $abc$35911$n3422
.sym 26669 array_muxed0[3]
.sym 26678 array_muxed2[3]
.sym 26679 $PACKER_VCC_NET
.sym 26682 basesoc_dat_w[3]
.sym 26716 $abc$35911$n5490_1
.sym 26769 $abc$35911$n2826
.sym 26771 basesoc_uart_eventmanager_pending_w[0]
.sym 26811 $abc$35911$n3427_1
.sym 26813 $abc$35911$n2995
.sym 26814 $abc$35911$n2901
.sym 26815 $abc$35911$n2975
.sym 26817 spram_dataout01[12]
.sym 26818 spram_dataout01[14]
.sym 26819 spram_dataout01[13]
.sym 26826 basesoc_dat_w[3]
.sym 26827 basesoc_ctrl_storage[23]
.sym 26870 $abc$35911$n5490_1
.sym 26871 $abc$35911$n122
.sym 26914 array_muxed1[26]
.sym 26915 $abc$35911$n3193
.sym 26928 sys_rst
.sym 26930 $abc$35911$n3198
.sym 26933 array_muxed0[0]
.sym 26976 waittimer2_count[1]
.sym 27013 array_muxed0[10]
.sym 27016 $abc$35911$n3249
.sym 27017 array_muxed1[29]
.sym 27019 basesoc_dat_w[1]
.sym 27024 $abc$35911$n3201
.sym 27032 $abc$35911$n2719
.sym 27033 $abc$35911$n100
.sym 27034 $abc$35911$n3247
.sym 27073 $abc$35911$n2968
.sym 27075 $abc$35911$n100
.sym 27080 $abc$35911$n226
.sym 27117 $abc$35911$n2962
.sym 27118 user_btn2
.sym 27120 $PACKER_VCC_NET
.sym 27121 $abc$35911$n2876
.sym 27125 basesoc_dat_w[7]
.sym 27128 $abc$35911$n3369
.sym 27131 $abc$35911$n5490_1
.sym 27132 basesoc_ctrl_reset_reset_r
.sym 27136 $abc$35911$n2876
.sym 27175 $abc$35911$n5451
.sym 27176 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 27178 $abc$35911$n5450_1
.sym 27179 $abc$35911$n3247
.sym 27180 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 27182 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 27215 basesoc_picorv328[23]
.sym 27217 $abc$35911$n3
.sym 27218 $abc$35911$n3284
.sym 27219 $abc$35911$n3290
.sym 27220 $abc$35911$n3198
.sym 27221 $abc$35911$n2962
.sym 27222 basesoc_dat_w[6]
.sym 27223 user_btn2
.sym 27224 basesoc_dat_w[5]
.sym 27225 $abc$35911$n184
.sym 27226 $abc$35911$n3195
.sym 27227 $PACKER_VCC_NET
.sym 27234 basesoc_dat_w[3]
.sym 27277 waittimer2_count[13]
.sym 27278 waittimer2_count[9]
.sym 27281 $abc$35911$n3340
.sym 27282 waittimer2_count[2]
.sym 27284 waittimer2_count[11]
.sym 27316 basesoc_picorv328[28]
.sym 27317 basesoc_picorv328[28]
.sym 27320 $abc$35911$n2990_1
.sym 27322 array_muxed1[28]
.sym 27323 $abc$35911$n2837_1
.sym 27324 $abc$35911$n3249
.sym 27325 basesoc_dat_w[3]
.sym 27328 array_muxed1[31]
.sym 27329 basesoc_adr[3]
.sym 27330 $abc$35911$n3248
.sym 27332 basesoc_uart_phy_rx_reg[7]
.sym 27336 basesoc_uart_phy_rx_reg[5]
.sym 27337 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 27340 array_muxed0[0]
.sym 27379 basesoc_uart_phy_source_payload_data[6]
.sym 27380 $abc$35911$n5449
.sym 27381 basesoc_uart_phy_source_payload_data[7]
.sym 27382 basesoc_uart_phy_source_payload_data[1]
.sym 27383 basesoc_uart_phy_source_payload_data[5]
.sym 27385 basesoc_uart_phy_source_payload_data[3]
.sym 27422 user_btn2
.sym 27423 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 27425 basesoc_ctrl_reset_reset_r
.sym 27426 sys_rst
.sym 27428 user_btn2
.sym 27429 $abc$35911$n2962
.sym 27435 basesoc_uart_phy_rx_reg[1]
.sym 27437 $abc$35911$n2719
.sym 27439 basesoc_adr[0]
.sym 27441 basesoc_adr[1]
.sym 27452 $abc$35911$n6771
.sym 27455 $PACKER_VCC_NET
.sym 27458 $abc$35911$n6771
.sym 27462 $PACKER_VCC_NET
.sym 27463 $PACKER_VCC_NET
.sym 27466 basesoc_uart_rx_fifo_consume[2]
.sym 27467 basesoc_uart_rx_fifo_do_read
.sym 27472 basesoc_uart_rx_fifo_consume[0]
.sym 27474 basesoc_uart_rx_fifo_consume[1]
.sym 27476 basesoc_uart_rx_fifo_consume[3]
.sym 27486 basesoc_uart_eventmanager_pending_w[1]
.sym 27488 $abc$35911$n9
.sym 27489 $PACKER_VCC_NET
.sym 27490 $PACKER_VCC_NET
.sym 27491 $PACKER_VCC_NET
.sym 27492 $PACKER_VCC_NET
.sym 27493 $PACKER_VCC_NET
.sym 27494 $PACKER_VCC_NET
.sym 27495 $abc$35911$n6771
.sym 27496 $abc$35911$n6771
.sym 27497 basesoc_uart_rx_fifo_consume[0]
.sym 27498 basesoc_uart_rx_fifo_consume[1]
.sym 27500 basesoc_uart_rx_fifo_consume[2]
.sym 27501 basesoc_uart_rx_fifo_consume[3]
.sym 27508 clk12_$glb_clk
.sym 27509 basesoc_uart_rx_fifo_do_read
.sym 27510 $PACKER_VCC_NET
.sym 27523 basesoc_uart_phy_rx_reg[6]
.sym 27524 $PACKER_VCC_NET
.sym 27525 $abc$35911$n2946
.sym 27529 basesoc_uart_phy_storage[5]
.sym 27530 $abc$35911$n7
.sym 27531 $PACKER_VCC_NET
.sym 27532 $abc$35911$n2755
.sym 27534 $abc$35911$n3202
.sym 27543 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 27545 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 27551 basesoc_uart_phy_source_payload_data[6]
.sym 27554 basesoc_uart_phy_source_payload_data[1]
.sym 27555 $PACKER_VCC_NET
.sym 27557 basesoc_uart_phy_source_payload_data[2]
.sym 27561 basesoc_uart_phy_source_payload_data[7]
.sym 27562 basesoc_uart_phy_source_payload_data[4]
.sym 27563 basesoc_uart_phy_source_payload_data[5]
.sym 27565 basesoc_uart_phy_source_payload_data[3]
.sym 27568 $abc$35911$n6771
.sym 27569 basesoc_uart_rx_fifo_wrport_we
.sym 27572 basesoc_uart_rx_fifo_produce[2]
.sym 27573 basesoc_uart_rx_fifo_produce[1]
.sym 27574 basesoc_uart_rx_fifo_produce[0]
.sym 27576 $abc$35911$n6771
.sym 27578 basesoc_uart_rx_fifo_produce[3]
.sym 27582 basesoc_uart_phy_source_payload_data[0]
.sym 27584 $abc$35911$n140
.sym 27586 $abc$35911$n132
.sym 27591 $abc$35911$n6771
.sym 27592 $abc$35911$n6771
.sym 27593 $abc$35911$n6771
.sym 27594 $abc$35911$n6771
.sym 27595 $abc$35911$n6771
.sym 27596 $abc$35911$n6771
.sym 27597 $abc$35911$n6771
.sym 27598 $abc$35911$n6771
.sym 27599 basesoc_uart_rx_fifo_produce[0]
.sym 27600 basesoc_uart_rx_fifo_produce[1]
.sym 27602 basesoc_uart_rx_fifo_produce[2]
.sym 27603 basesoc_uart_rx_fifo_produce[3]
.sym 27610 clk12_$glb_clk
.sym 27611 basesoc_uart_rx_fifo_wrport_we
.sym 27612 basesoc_uart_phy_source_payload_data[0]
.sym 27613 basesoc_uart_phy_source_payload_data[1]
.sym 27614 basesoc_uart_phy_source_payload_data[2]
.sym 27615 basesoc_uart_phy_source_payload_data[3]
.sym 27616 basesoc_uart_phy_source_payload_data[4]
.sym 27617 basesoc_uart_phy_source_payload_data[5]
.sym 27618 basesoc_uart_phy_source_payload_data[6]
.sym 27619 basesoc_uart_phy_source_payload_data[7]
.sym 27620 $PACKER_VCC_NET
.sym 27622 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 27625 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 27626 basesoc_dat_w[4]
.sym 27627 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 27628 basesoc_dat_w[2]
.sym 27629 basesoc_picorv328[18]
.sym 27630 $abc$35911$n232
.sym 27631 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 27632 $abc$35911$n3
.sym 27634 $abc$35911$n2830
.sym 27635 basesoc_dat_w[7]
.sym 27636 basesoc_dat_w[6]
.sym 27643 basesoc_dat_w[3]
.sym 27645 $abc$35911$n1
.sym 27646 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 27685 $abc$35911$n4640
.sym 27686 picorv32.alu_out_q[10]
.sym 27687 $abc$35911$n1
.sym 27688 $abc$35911$n4641
.sym 27689 $abc$35911$n4642
.sym 27724 array_muxed0[6]
.sym 27727 basesoc_uart_phy_storage[0]
.sym 27729 basesoc_uart_phy_source_payload_data[2]
.sym 27731 basesoc_picorv327[11]
.sym 27734 $abc$35911$n2769
.sym 27736 basesoc_dat_w[1]
.sym 27737 basesoc_uart_phy_rx_reg[1]
.sym 27738 basesoc_uart_phy_storage[9]
.sym 27742 basesoc_adr[1]
.sym 27746 $abc$35911$n2753
.sym 27747 $abc$35911$n2884_1
.sym 27749 picorv32.mem_wordsize[1]
.sym 27750 $abc$35911$n2751
.sym 27788 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 27789 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 27790 $abc$35911$n4586_1
.sym 27791 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 27792 $abc$35911$n4753_1
.sym 27793 $abc$35911$n4652
.sym 27794 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 27825 $abc$35911$n4815
.sym 27826 $abc$35911$n4813
.sym 27829 $PACKER_VCC_NET
.sym 27830 basesoc_picorv328[12]
.sym 27831 $abc$35911$n4564_1
.sym 27832 basesoc_picorv323[7]
.sym 27833 $abc$35911$n4454_1
.sym 27834 sys_rst
.sym 27835 basesoc_ctrl_reset_reset_r
.sym 27836 $abc$35911$n4454_1
.sym 27839 basesoc_picorv328[17]
.sym 27841 sys_rst
.sym 27844 basesoc_uart_phy_storage[24]
.sym 27847 basesoc_adr[0]
.sym 27849 basesoc_picorv327[12]
.sym 27850 basesoc_uart_phy_storage[18]
.sym 27851 basesoc_picorv327[3]
.sym 27889 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 27890 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 27891 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 27892 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 27893 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 27894 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 27895 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 27896 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 27927 $abc$35911$n3580
.sym 27928 array_muxed0[3]
.sym 27931 $abc$35911$n4452_1
.sym 27932 $abc$35911$n4652
.sym 27933 basesoc_uart_phy_storage[5]
.sym 27934 basesoc_picorv328[26]
.sym 27935 $abc$35911$n2763
.sym 27936 $abc$35911$n4592_1
.sym 27937 basesoc_picorv327[12]
.sym 27938 basesoc_adr[0]
.sym 27939 $abc$35911$n4452_1
.sym 27940 $abc$35911$n232
.sym 27941 basesoc_uart_phy_storage[0]
.sym 27942 $abc$35911$n126
.sym 27943 $abc$35911$n3529
.sym 27950 basesoc_picorv327[10]
.sym 27991 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 27992 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 27993 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 27994 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 27995 $abc$35911$n4525
.sym 27996 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 28034 basesoc_uart_phy_tx_bitcount[1]
.sym 28035 basesoc_picorv327[15]
.sym 28036 basesoc_uart_phy_storage[11]
.sym 28038 $abc$35911$n3155
.sym 28039 $abc$35911$n2884_1
.sym 28040 basesoc_uart_phy_storage[11]
.sym 28042 basesoc_uart_phy_storage[14]
.sym 28044 $abc$35911$n3159_1
.sym 28046 basesoc_picorv327[3]
.sym 28047 $abc$35911$n3911
.sym 28049 $abc$35911$n4487
.sym 28050 basesoc_picorv327[22]
.sym 28052 basesoc_picorv327[21]
.sym 28053 basesoc_picorv327[21]
.sym 28056 $abc$35911$n4454_1
.sym 28093 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 28094 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 28095 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 28097 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 28098 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 28099 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 28100 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 28135 basesoc_picorv327[9]
.sym 28136 basesoc_uart_phy_storage[22]
.sym 28139 basesoc_picorv327[12]
.sym 28141 $abc$35911$n4708_1
.sym 28142 $abc$35911$n4533_1
.sym 28143 basesoc_picorv327[11]
.sym 28145 basesoc_picorv327[17]
.sym 28148 basesoc_picorv327[22]
.sym 28149 picorv32.mem_wordsize[1]
.sym 28150 basesoc_picorv327[21]
.sym 28154 basesoc_picorv327[25]
.sym 28156 $abc$35911$n3392_1
.sym 28158 basesoc_picorv327[11]
.sym 28195 basesoc_picorv327[3]
.sym 28196 $abc$35911$n3904
.sym 28197 $abc$35911$n3910
.sym 28198 $abc$35911$n3903
.sym 28199 $abc$35911$n3905
.sym 28200 basesoc_picorv327[4]
.sym 28201 basesoc_picorv327[7]
.sym 28202 $abc$35911$n3914
.sym 28237 basesoc_uart_phy_storage[29]
.sym 28242 $PACKER_VCC_NET
.sym 28243 $abc$35911$n4454_1
.sym 28245 $PACKER_VCC_NET
.sym 28246 basesoc_uart_phy_storage[28]
.sym 28247 basesoc_picorv327[25]
.sym 28249 picorv32.cpuregs_rs1[3]
.sym 28251 basesoc_picorv327[10]
.sym 28253 basesoc_picorv327[26]
.sym 28254 picorv32.instr_sub
.sym 28256 basesoc_picorv327[12]
.sym 28258 basesoc_picorv327[3]
.sym 28259 picorv32.cpu_state[2]
.sym 28260 $abc$35911$n3953_1
.sym 28297 $abc$35911$n3909
.sym 28298 $abc$35911$n3952
.sym 28299 $abc$35911$n3902
.sym 28300 $abc$35911$n3985
.sym 28302 $abc$35911$n3951
.sym 28303 $abc$35911$n3930
.sym 28304 basesoc_picorv327[10]
.sym 28335 basesoc_picorv327[8]
.sym 28336 basesoc_picorv327[4]
.sym 28339 basesoc_picorv327[2]
.sym 28340 basesoc_picorv327[7]
.sym 28341 picorv32.reg_pc[4]
.sym 28342 basesoc_picorv327[31]
.sym 28344 $abc$35911$n3010
.sym 28345 $abc$35911$n3392_1
.sym 28346 basesoc_picorv327[3]
.sym 28347 $abc$35911$n5360
.sym 28348 $abc$35911$n4452_1
.sym 28349 picorv32.reg_pc[12]
.sym 28350 picorv32.reg_pc[3]
.sym 28355 basesoc_picorv327[24]
.sym 28356 $abc$35911$n4909
.sym 28357 basesoc_picorv327[4]
.sym 28358 basesoc_picorv327[10]
.sym 28361 basesoc_picorv327[23]
.sym 28362 $abc$35911$n3529
.sym 28399 $abc$35911$n4045
.sym 28400 $abc$35911$n4033
.sym 28401 $abc$35911$n4026_1
.sym 28402 basesoc_picorv327[23]
.sym 28403 $abc$35911$n4040
.sym 28404 $abc$35911$n4041_1
.sym 28405 basesoc_picorv327[22]
.sym 28406 basesoc_picorv327[21]
.sym 28438 basesoc_picorv328[23]
.sym 28441 basesoc_picorv327[14]
.sym 28442 basesoc_picorv327[5]
.sym 28444 $abc$35911$n4263
.sym 28445 basesoc_picorv327[6]
.sym 28446 basesoc_picorv327[10]
.sym 28447 basesoc_picorv327[12]
.sym 28448 $abc$35911$n3010
.sym 28449 $abc$35911$n4258
.sym 28450 picorv32.is_compare
.sym 28451 $abc$35911$n4252
.sym 28452 $abc$35911$n3003
.sym 28454 $abc$35911$n3911
.sym 28456 $abc$35911$n3956
.sym 28457 picorv32.cpu_state[5]
.sym 28458 basesoc_picorv327[22]
.sym 28459 $abc$35911$n4255
.sym 28460 basesoc_picorv327[21]
.sym 28461 picorv32.cpu_state[5]
.sym 28462 picorv32.is_lui_auipc_jal
.sym 28463 basesoc_picorv327[1]
.sym 28464 $abc$35911$n4042
.sym 28501 $abc$35911$n4061
.sym 28502 $abc$35911$n4062_1
.sym 28503 $abc$35911$n4054
.sym 28504 $abc$35911$n4063
.sym 28505 $abc$35911$n4064
.sym 28506 $abc$35911$n4518
.sym 28507 basesoc_picorv327[26]
.sym 28508 basesoc_picorv327[25]
.sym 28539 picorv32.decoded_imm_uj[5]
.sym 28540 basesoc_picorv328[28]
.sym 28544 basesoc_picorv327[27]
.sym 28545 $abc$35911$n3392_1
.sym 28546 basesoc_picorv327[23]
.sym 28547 $abc$35911$n3010
.sym 28548 basesoc_picorv327[21]
.sym 28549 $abc$35911$n3399_1
.sym 28550 basesoc_picorv327[18]
.sym 28551 basesoc_picorv327[11]
.sym 28552 basesoc_picorv327[16]
.sym 28553 $abc$35911$n3892_1
.sym 28554 $abc$35911$n4027
.sym 28555 picorv32.cpu_state[2]
.sym 28556 basesoc_picorv327[13]
.sym 28558 $abc$35911$n3392_1
.sym 28559 picorv32.cpu_state[2]
.sym 28561 picorv32.mem_wordsize[1]
.sym 28562 basesoc_picorv327[25]
.sym 28563 basesoc_picorv327[22]
.sym 28564 $abc$35911$n3392_1
.sym 28565 basesoc_picorv327[21]
.sym 28566 basesoc_picorv327[6]
.sym 28603 $abc$35911$n3911
.sym 28604 $abc$35911$n4056_1
.sym 28605 $abc$35911$n3887_1
.sym 28606 $abc$35911$n4059_1
.sym 28607 $abc$35911$n4055
.sym 28608 $abc$35911$n4042
.sym 28609 $abc$35911$n3072
.sym 28610 picorv32.mem_do_wdata
.sym 28641 $abc$35911$n4279
.sym 28642 picorv32.reg_pc[27]
.sym 28645 $abc$35911$n6988
.sym 28646 basesoc_picorv327[26]
.sym 28647 $abc$35911$n3392_1
.sym 28650 basesoc_picorv327[25]
.sym 28653 basesoc_picorv327[13]
.sym 28654 $abc$35911$n4454_1
.sym 28655 $abc$35911$n3431_1
.sym 28656 picorv32.cpuregs_rs1[20]
.sym 28657 picorv32.cpuregs_rs1[17]
.sym 28658 picorv32.latched_stalu
.sym 28659 basesoc_picorv327[10]
.sym 28660 $abc$35911$n3953_1
.sym 28661 picorv32.cpuregs_rs1[3]
.sym 28662 picorv32.instr_sub
.sym 28663 picorv32.irq_state[1]
.sym 28664 picorv32.cpuregs_rs1[25]
.sym 28665 basesoc_picorv327[26]
.sym 28666 picorv32.cpu_state[2]
.sym 28667 picorv32.irq_state[0]
.sym 28668 $abc$35911$n2889
.sym 28705 $abc$35911$n3069
.sym 28706 picorv32.irq_state[1]
.sym 28707 $abc$35911$n3981
.sym 28708 picorv32.irq_state[0]
.sym 28709 $abc$35911$n3982_1
.sym 28710 $abc$35911$n3927
.sym 28711 $abc$35911$n4099
.sym 28712 $abc$35911$n3926
.sym 28744 picorv32.decoded_imm_uj[20]
.sym 28750 picorv32.cpu_state[0]
.sym 28752 $abc$35911$n3010
.sym 28753 $abc$35911$n4573
.sym 28755 $abc$35911$n3392_1
.sym 28756 picorv32.cpuregs_rs1[4]
.sym 28757 picorv32.cpu_state[4]
.sym 28758 $abc$35911$n3887_1
.sym 28759 $abc$35911$n4909
.sym 28763 $abc$35911$n3076
.sym 28765 basesoc_picorv327[23]
.sym 28767 $abc$35911$n3011
.sym 28769 picorv32.mem_do_wdata
.sym 28770 $abc$35911$n3529
.sym 28807 $abc$35911$n3076
.sym 28809 picorv32.decoder_trigger
.sym 28811 picorv32.cpu_state[2]
.sym 28813 $abc$35911$n4909
.sym 28814 $abc$35911$n3885_1
.sym 28845 picorv32.cpuregs_wrdata[2]
.sym 28846 picorv32.cpuregs_rs1[6]
.sym 28849 picorv32.mem_rdata_q[13]
.sym 28850 basesoc_picorv327[5]
.sym 28851 $abc$35911$n3068
.sym 28852 picorv32.irq_state[0]
.sym 28855 $abc$35911$n2884_1
.sym 28856 $PACKER_VCC_NET
.sym 28857 picorv32.latched_compr
.sym 28858 $abc$35911$n3947_1
.sym 28861 $abc$35911$n3047
.sym 28862 $PACKER_VCC_NET
.sym 28863 picorv32.irq_state[0]
.sym 28864 basesoc_picorv327[1]
.sym 28865 picorv32.is_lui_auipc_jal
.sym 28868 $abc$35911$n3394
.sym 28869 picorv32.cpu_state[5]
.sym 28870 $abc$35911$n3070
.sym 28909 $abc$35911$n3661
.sym 28910 $abc$35911$n4511
.sym 28911 $abc$35911$n3675
.sym 28912 $abc$35911$n3648
.sym 28913 picorv32.mem_do_rinst
.sym 28914 $abc$35911$n3647
.sym 28915 $abc$35911$n3057
.sym 28916 $abc$35911$n3081
.sym 28947 picorv32.cpuregs_rs1[11]
.sym 28951 $abc$35911$n231
.sym 28952 $abc$35911$n3683
.sym 28953 picorv32.latched_stalu
.sym 28954 picorv32.cpuregs_rs1[0]
.sym 28957 $abc$35911$n3049
.sym 28958 picorv32.is_alu_reg_imm
.sym 28959 picorv32.cpuregs_rs1[10]
.sym 28960 $abc$35911$n3392_1
.sym 28963 picorv32.cpuregs_wrdata[2]
.sym 28964 $abc$35911$n3392_1
.sym 28966 picorv32.irq_state[1]
.sym 28967 picorv32.cpu_state[2]
.sym 28968 picorv32.mem_wordsize[1]
.sym 28969 $abc$35911$n3475_1
.sym 28970 $abc$35911$n3392_1
.sym 28971 $abc$35911$n4909
.sym 28972 picorv32.instr_lb
.sym 28974 basesoc_picorv327[6]
.sym 29011 $abc$35911$n3880
.sym 29012 $abc$35911$n3475_1
.sym 29013 $abc$35911$n3126
.sym 29014 picorv32.irq_delay
.sym 29015 $abc$35911$n3070
.sym 29016 $abc$35911$n3017
.sym 29017 $abc$35911$n3472
.sym 29018 $abc$35911$n3191
.sym 29054 picorv32.alu_out_q[20]
.sym 29055 $abc$35911$n3016_1
.sym 29057 picorv32.mem_do_prefetch
.sym 29058 $abc$35911$n2902
.sym 29061 picorv32.latched_store
.sym 29063 picorv32.mem_do_prefetch
.sym 29064 $abc$35911$n2903_1
.sym 29065 picorv32.cpuregs_rs1[17]
.sym 29066 picorv32.irq_mask[1]
.sym 29067 picorv32.irq_state[1]
.sym 29069 picorv32.cpuregs_rs1[3]
.sym 29072 picorv32.cpuregs_rs1[25]
.sym 29073 picorv32.mem_wordsize[1]
.sym 29075 $abc$35911$n4112_1
.sym 29115 picorv32.mem_wordsize[1]
.sym 29116 $abc$35911$n4112_1
.sym 29117 $abc$35911$n3059
.sym 29118 $abc$35911$n3529
.sym 29119 $abc$35911$n4351_1
.sym 29120 $abc$35911$n3879_1
.sym 29151 picorv32.mem_rdata_q[27]
.sym 29152 csrbankarray_csrbank2_dat0_w[6]
.sym 29155 picorv32.irq_pending[1]
.sym 29156 picorv32.mem_rdata_q[30]
.sym 29158 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 29159 $abc$35911$n232
.sym 29160 $abc$35911$n3480_1
.sym 29162 $abc$35911$n3473
.sym 29163 picorv32.cpu_state[0]
.sym 29164 $abc$35911$n3475_1
.sym 29165 picorv32.mem_rdata_q[29]
.sym 29166 picorv32.instr_jalr
.sym 29167 $abc$35911$n3011
.sym 29169 picorv32.cpu_state[0]
.sym 29170 $abc$35911$n3529
.sym 29171 $abc$35911$n3018
.sym 29173 basesoc_picorv327[23]
.sym 29178 $abc$35911$n2903_1
.sym 29217 $abc$35911$n4434
.sym 29218 $abc$35911$n4436
.sym 29219 $abc$35911$n4438
.sym 29220 $abc$35911$n3109
.sym 29221 $abc$35911$n3011
.sym 29222 picorv32.reg_sh[1]
.sym 29259 $abc$35911$n4361
.sym 29260 $abc$35911$n4112_1
.sym 29261 picorv32.instr_lbu
.sym 29262 picorv32.irq_mask[1]
.sym 29263 basesoc_picorv327[12]
.sym 29267 picorv32.mem_rdata_q[28]
.sym 29268 picorv32.mem_wordsize[1]
.sym 29271 $abc$35911$n3129
.sym 29324 $abc$35911$n3129
.sym 29355 picorv32.cpuregs_rs1[11]
.sym 29360 $abc$35911$n3011
.sym 29362 basesoc_picorv327[31]
.sym 29363 picorv32.mem_rdata_q[31]
.sym 29366 picorv32.irq_pending[1]
.sym 29461 picorv32.latched_is_lu
.sym 29469 picorv32.cpuregs_rs1[22]
.sym 29563 picorv32.cpu_state[0]
.sym 29567 csrbankarray_csrbank0_leds_out0_w[0]
.sym 29570 picorv32.latched_is_lu
.sym 29697 $abc$35911$n3109
.sym 29712 $abc$35911$n3109
.sym 29764 $abc$35911$n2968
.sym 29765 basesoc_uart_eventmanager_pending_w[0]
.sym 29883 basesoc_timer0_load_storage[20]
.sym 29889 $PACKER_VCC_NET
.sym 29892 $PACKER_VCC_NET
.sym 29893 array_muxed0[14]
.sym 29894 basesoc_ctrl_storage[23]
.sym 29899 basesoc_dat_w[3]
.sym 29903 array_muxed1[25]
.sym 30042 $abc$35911$n2825
.sym 30043 basesoc_uart_tx_old_trigger
.sym 30063 basesoc_dat_w[4]
.sym 30071 $abc$35911$n2911
.sym 30073 $abc$35911$n122
.sym 30089 $abc$35911$n3247
.sym 30099 $abc$35911$n2826
.sym 30106 sys_rst
.sym 30107 $abc$35911$n2825
.sym 30127 $abc$35911$n3247
.sym 30128 sys_rst
.sym 30129 $abc$35911$n2825
.sym 30141 $abc$35911$n2825
.sym 30160 $abc$35911$n2826
.sym 30161 clk12_$glb_clk
.sym 30162 sys_rst_$glb_sr
.sym 30164 basesoc_timer0_reload_storage[27]
.sym 30165 basesoc_timer0_reload_storage[29]
.sym 30167 basesoc_timer0_reload_storage[25]
.sym 30176 $abc$35911$n3437_1
.sym 30177 array_muxed2[2]
.sym 30178 array_muxed1[22]
.sym 30179 csrbankarray_sel_r
.sym 30181 array_muxed0[14]
.sym 30185 $abc$35911$n3247
.sym 30187 basesoc_dat_w[5]
.sym 30192 basesoc_uart_eventmanager_pending_w[0]
.sym 30193 $abc$35911$n3068
.sym 30195 $abc$35911$n2749
.sym 30206 $abc$35911$n2749
.sym 30208 $abc$35911$n3201
.sym 30214 basesoc_ctrl_storage[23]
.sym 30222 basesoc_ctrl_storage[31]
.sym 30234 $abc$35911$n3198
.sym 30235 $abc$35911$n11
.sym 30243 basesoc_ctrl_storage[23]
.sym 30244 basesoc_ctrl_storage[31]
.sym 30245 $abc$35911$n3198
.sym 30246 $abc$35911$n3201
.sym 30251 $abc$35911$n11
.sym 30283 $abc$35911$n2749
.sym 30284 clk12_$glb_clk
.sym 30288 $abc$35911$n182
.sym 30292 $abc$35911$n180
.sym 30293 $abc$35911$n11
.sym 30295 basesoc_timer0_reload_storage[4]
.sym 30298 $abc$35911$n3369
.sym 30300 basesoc_timer0_load_storage[22]
.sym 30307 $abc$35911$n2915
.sym 30308 $abc$35911$n2876
.sym 30311 $abc$35911$n122
.sym 30312 basesoc_uart_eventmanager_storage[0]
.sym 30319 basesoc_uart_eventmanager_status_w[0]
.sym 30320 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 30340 waittimer2_count[1]
.sym 30341 user_btn2
.sym 30354 $abc$35911$n2968
.sym 30390 user_btn2
.sym 30393 waittimer2_count[1]
.sym 30406 $abc$35911$n2968
.sym 30407 clk12_$glb_clk
.sym 30408 sys_rst_$glb_sr
.sym 30409 waittimer2_count[5]
.sym 30410 waittimer2_count[0]
.sym 30411 waittimer2_count[4]
.sym 30412 $abc$35911$n3342
.sym 30413 $abc$35911$n3341_1
.sym 30414 $abc$35911$n5824
.sym 30415 $abc$35911$n3339_1
.sym 30416 waittimer2_count[3]
.sym 30421 $abc$35911$n3352
.sym 30426 $abc$35911$n11
.sym 30427 array_muxed1[24]
.sym 30432 sys_rst
.sym 30433 $abc$35911$n182
.sym 30434 eventmanager_status_w[2]
.sym 30436 $abc$35911$n2874_1
.sym 30440 waittimer2_count[1]
.sym 30441 $abc$35911$n3340
.sym 30443 waittimer2_count[2]
.sym 30444 $abc$35911$n2875_1
.sym 30450 eventmanager_status_w[2]
.sym 30451 user_btn2
.sym 30455 $abc$35911$n3
.sym 30461 $abc$35911$n2719
.sym 30463 sys_rst
.sym 30467 waittimer2_count[0]
.sym 30475 basesoc_dat_w[3]
.sym 30483 eventmanager_status_w[2]
.sym 30484 user_btn2
.sym 30485 sys_rst
.sym 30486 waittimer2_count[0]
.sym 30498 $abc$35911$n3
.sym 30526 basesoc_dat_w[3]
.sym 30528 sys_rst
.sym 30529 $abc$35911$n2719
.sym 30530 clk12_$glb_clk
.sym 30534 $abc$35911$n5828
.sym 30535 $abc$35911$n5830
.sym 30536 $abc$35911$n5832
.sym 30537 $abc$35911$n5834
.sym 30538 $abc$35911$n5836
.sym 30539 $abc$35911$n5838
.sym 30546 basesoc_dat_w[7]
.sym 30547 sys_rst
.sym 30548 $abc$35911$n3195
.sym 30550 basesoc_uart_phy_storage[27]
.sym 30551 sys_rst
.sym 30552 $abc$35911$n3198
.sym 30556 $abc$35911$n5852
.sym 30558 $abc$35911$n5854
.sym 30562 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 30564 $PACKER_VCC_NET
.sym 30565 $abc$35911$n122
.sym 30566 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 30574 basesoc_ctrl_reset_reset_r
.sym 30576 basesoc_adr[2]
.sym 30577 $abc$35911$n3248
.sym 30578 $abc$35911$n2876
.sym 30580 $abc$35911$n226
.sym 30581 $abc$35911$n5490_1
.sym 30584 basesoc_uart_eventmanager_storage[0]
.sym 30586 $abc$35911$n3193
.sym 30587 $abc$35911$n3249
.sym 30588 basesoc_adr[0]
.sym 30589 basesoc_uart_eventmanager_status_w[0]
.sym 30591 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30592 $abc$35911$n5450_1
.sym 30595 $abc$35911$n5489
.sym 30596 $abc$35911$n2874_1
.sym 30597 basesoc_uart_eventmanager_pending_w[0]
.sym 30600 $abc$35911$n5449
.sym 30602 $abc$35911$n4916
.sym 30604 $abc$35911$n2875_1
.sym 30606 basesoc_uart_eventmanager_status_w[0]
.sym 30607 $abc$35911$n5450_1
.sym 30608 $abc$35911$n5449
.sym 30609 basesoc_adr[2]
.sym 30612 $abc$35911$n3249
.sym 30613 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 30614 $abc$35911$n2874_1
.sym 30624 basesoc_uart_eventmanager_pending_w[0]
.sym 30625 basesoc_adr[0]
.sym 30626 basesoc_adr[2]
.sym 30627 basesoc_uart_eventmanager_storage[0]
.sym 30630 $abc$35911$n3248
.sym 30631 basesoc_ctrl_reset_reset_r
.sym 30632 $abc$35911$n2875_1
.sym 30633 basesoc_adr[2]
.sym 30636 $abc$35911$n226
.sym 30637 $abc$35911$n3193
.sym 30638 $abc$35911$n2876
.sym 30639 $abc$35911$n4916
.sym 30648 $abc$35911$n5490_1
.sym 30649 $abc$35911$n5489
.sym 30650 $abc$35911$n2876
.sym 30653 clk12_$glb_clk
.sym 30654 sys_rst_$glb_sr
.sym 30655 $abc$35911$n5840
.sym 30656 $abc$35911$n5842
.sym 30657 $abc$35911$n5844
.sym 30658 $abc$35911$n5846
.sym 30659 $abc$35911$n5848
.sym 30660 $abc$35911$n5850
.sym 30661 $abc$35911$n5852
.sym 30662 $abc$35911$n5854
.sym 30664 $abc$35911$n3529
.sym 30665 $abc$35911$n3529
.sym 30667 $abc$35911$n3199
.sym 30668 basesoc_dat_w[6]
.sym 30670 basesoc_adr[2]
.sym 30672 basesoc_adr[1]
.sym 30673 sys_rst
.sym 30674 $abc$35911$n3193
.sym 30676 basesoc_adr[0]
.sym 30677 $abc$35911$n3202
.sym 30679 basesoc_uart_eventmanager_storage[1]
.sym 30680 basesoc_uart_eventmanager_pending_w[0]
.sym 30681 basesoc_uart_rx_fifo_readable
.sym 30683 basesoc_uart_eventmanager_storage[0]
.sym 30686 $abc$35911$n5449
.sym 30687 basesoc_adr[3]
.sym 30688 $abc$35911$n4916
.sym 30690 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 30696 user_btn2
.sym 30703 waittimer2_count[11]
.sym 30704 waittimer2_count[13]
.sym 30705 waittimer2_count[9]
.sym 30706 $abc$35911$n5828
.sym 30707 $abc$35911$n2962
.sym 30708 user_btn2
.sym 30715 $abc$35911$n5846
.sym 30717 $abc$35911$n5850
.sym 30721 $abc$35911$n5842
.sym 30730 $abc$35911$n5850
.sym 30731 user_btn2
.sym 30735 user_btn2
.sym 30736 $abc$35911$n5842
.sym 30754 waittimer2_count[11]
.sym 30755 waittimer2_count[9]
.sym 30756 waittimer2_count[13]
.sym 30759 $abc$35911$n5828
.sym 30760 user_btn2
.sym 30772 user_btn2
.sym 30773 $abc$35911$n5846
.sym 30775 $abc$35911$n2962
.sym 30776 clk12_$glb_clk
.sym 30777 sys_rst_$glb_sr
.sym 30778 $abc$35911$n5856
.sym 30779 $abc$35911$n2946
.sym 30780 $abc$35911$n2945
.sym 30781 $abc$35911$n5453
.sym 30782 $abc$35911$n3679
.sym 30783 $abc$35911$n4783_1
.sym 30784 eventmanager_pending_w[1]
.sym 30785 waittimer2_count[16]
.sym 30792 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 30793 basesoc_ctrl_reset_reset_r
.sym 30795 csrbankarray_csrbank2_dat0_w[5]
.sym 30796 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 30797 $abc$35911$n5840
.sym 30798 csrbankarray_csrbank2_dat0_w[7]
.sym 30801 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 30803 $abc$35911$n3679
.sym 30804 $abc$35911$n122
.sym 30805 basesoc_adr[0]
.sym 30824 basesoc_uart_phy_rx_reg[6]
.sym 30827 basesoc_adr[2]
.sym 30828 basesoc_uart_phy_rx_reg[5]
.sym 30832 basesoc_uart_phy_rx_reg[7]
.sym 30836 basesoc_adr[1]
.sym 30837 $abc$35911$n2792
.sym 30841 basesoc_uart_rx_fifo_readable
.sym 30842 basesoc_uart_phy_rx_reg[3]
.sym 30846 basesoc_uart_phy_rx_reg[1]
.sym 30850 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 30853 basesoc_uart_phy_rx_reg[6]
.sym 30858 basesoc_adr[1]
.sym 30859 basesoc_uart_rx_fifo_readable
.sym 30860 basesoc_adr[2]
.sym 30861 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 30864 basesoc_uart_phy_rx_reg[7]
.sym 30871 basesoc_uart_phy_rx_reg[1]
.sym 30876 basesoc_uart_phy_rx_reg[5]
.sym 30889 basesoc_uart_phy_rx_reg[3]
.sym 30898 $abc$35911$n2792
.sym 30899 clk12_$glb_clk
.sym 30900 sys_rst_$glb_sr
.sym 30901 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 30902 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 30903 $abc$35911$n6130
.sym 30904 eventsourceprocess1_old_trigger
.sym 30905 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 30906 $abc$35911$n5268
.sym 30907 basesoc_uart_phy_uart_clk_rxen
.sym 30908 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 30913 basesoc_adr[2]
.sym 30914 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 30915 sys_rst
.sym 30922 eventmanager_status_w[1]
.sym 30924 basesoc_picorv323[4]
.sym 30927 basesoc_uart_phy_storage[16]
.sym 30930 $abc$35911$n3182
.sym 30932 $abc$35911$n4753_1
.sym 30933 basesoc_uart_phy_storage[0]
.sym 30934 basesoc_uart_phy_storage[4]
.sym 30935 $abc$35911$n2875_1
.sym 30944 $abc$35911$n2830
.sym 30946 sys_rst
.sym 30954 basesoc_dat_w[4]
.sym 30973 $abc$35911$n2829
.sym 31008 $abc$35911$n2829
.sym 31019 basesoc_dat_w[4]
.sym 31020 sys_rst
.sym 31021 $abc$35911$n2830
.sym 31022 clk12_$glb_clk
.sym 31023 sys_rst_$glb_sr
.sym 31024 $abc$35911$n4764_1
.sym 31025 basesoc_uart_phy_source_payload_data[2]
.sym 31026 basesoc_uart_phy_source_payload_data[0]
.sym 31027 $abc$35911$n4752_1
.sym 31031 basesoc_uart_phy_storage[16]
.sym 31036 $abc$35911$n2753
.sym 31037 basesoc_uart_phy_uart_clk_rxen
.sym 31038 $abc$35911$n2751
.sym 31039 picorv32.mem_wordsize[1]
.sym 31040 basesoc_adr[1]
.sym 31041 array_muxed0[0]
.sym 31042 sys_rst
.sym 31043 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 31046 $abc$35911$n2810
.sym 31047 $abc$35911$n2874_1
.sym 31049 $abc$35911$n5820
.sym 31050 picorv32.mem_do_wdata
.sym 31051 basesoc_picorv323[3]
.sym 31052 $abc$35911$n4452_1
.sym 31053 basesoc_uart_phy_storage[6]
.sym 31055 picorv32.alu_out_q[10]
.sym 31056 basesoc_uart_phy_rx_busy
.sym 31057 $abc$35911$n122
.sym 31058 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 31059 $abc$35911$n4452_1
.sym 31067 $abc$35911$n1
.sym 31072 $abc$35911$n9
.sym 31092 $abc$35911$n2753
.sym 31106 $abc$35911$n9
.sym 31117 $abc$35911$n1
.sym 31144 $abc$35911$n2753
.sym 31145 clk12_$glb_clk
.sym 31147 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 31148 $abc$35911$n4626
.sym 31149 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 31150 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 31151 $abc$35911$n4669
.sym 31152 basesoc_uart_phy_storage[1]
.sym 31153 $abc$35911$n4627
.sym 31154 basesoc_uart_phy_storage[20]
.sym 31158 basesoc_picorv327[7]
.sym 31160 $abc$35911$n3152_1
.sym 31161 basesoc_uart_phy_rx_reg[1]
.sym 31162 basesoc_dat_w[7]
.sym 31163 basesoc_uart_phy_storage[18]
.sym 31164 basesoc_uart_phy_storage[16]
.sym 31165 basesoc_picorv327[3]
.sym 31171 basesoc_uart_phy_source_payload_data[0]
.sym 31173 basesoc_uart_phy_storage[21]
.sym 31175 $abc$35911$n232
.sym 31177 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 31180 basesoc_uart_phy_storage[10]
.sym 31188 $abc$35911$n4643
.sym 31192 basesoc_picorv328[12]
.sym 31197 basesoc_ctrl_reset_reset_r
.sym 31199 $abc$35911$n4628
.sym 31200 $abc$35911$n4642
.sym 31205 $abc$35911$n2884_1
.sym 31207 $abc$35911$n4641
.sym 31208 sys_rst
.sym 31210 $abc$35911$n4454_1
.sym 31212 $abc$35911$n4623
.sym 31213 $abc$35911$n4626
.sym 31216 basesoc_picorv327[12]
.sym 31219 $abc$35911$n4452_1
.sym 31221 $abc$35911$n4643
.sym 31222 $abc$35911$n4642
.sym 31224 $abc$35911$n4641
.sym 31227 $abc$35911$n4623
.sym 31228 $abc$35911$n4626
.sym 31230 $abc$35911$n4628
.sym 31233 sys_rst
.sym 31235 basesoc_ctrl_reset_reset_r
.sym 31240 $abc$35911$n4452_1
.sym 31241 basesoc_picorv327[12]
.sym 31242 basesoc_picorv328[12]
.sym 31245 basesoc_picorv328[12]
.sym 31246 basesoc_picorv327[12]
.sym 31247 $abc$35911$n4454_1
.sym 31248 $abc$35911$n2884_1
.sym 31268 clk12_$glb_clk
.sym 31271 $abc$35911$n6132
.sym 31272 $abc$35911$n6134
.sym 31273 $abc$35911$n6136
.sym 31274 $abc$35911$n6138
.sym 31275 $abc$35911$n6140
.sym 31276 $abc$35911$n6142
.sym 31277 $abc$35911$n6144
.sym 31282 $abc$35911$n4640
.sym 31283 $abc$35911$n3529
.sym 31284 basesoc_picorv328[10]
.sym 31285 $abc$35911$n4628
.sym 31287 basesoc_picorv328[14]
.sym 31289 $abc$35911$n2884_1
.sym 31290 basesoc_picorv327[10]
.sym 31292 $abc$35911$n4643
.sym 31294 basesoc_picorv327[7]
.sym 31296 $abc$35911$n3679
.sym 31297 basesoc_picorv327[10]
.sym 31299 basesoc_picorv327[16]
.sym 31300 basesoc_picorv32_trap
.sym 31302 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 31303 picorv32.mem_wordsize[1]
.sym 31304 basesoc_picorv327[4]
.sym 31313 basesoc_picorv323[4]
.sym 31315 $abc$35911$n126
.sym 31318 basesoc_adr[1]
.sym 31319 basesoc_adr[0]
.sym 31321 basesoc_picorv323[4]
.sym 31323 basesoc_picorv323[3]
.sym 31328 basesoc_uart_phy_rx_busy
.sym 31329 basesoc_uart_phy_storage[24]
.sym 31331 $abc$35911$n4590
.sym 31332 $abc$35911$n6140
.sym 31333 $abc$35911$n4587
.sym 31334 $abc$35911$n6144
.sym 31335 $abc$35911$n4591_1
.sym 31336 $abc$35911$n6132
.sym 31339 $abc$35911$n6138
.sym 31340 $abc$35911$n4589_1
.sym 31350 basesoc_uart_phy_rx_busy
.sym 31352 $abc$35911$n6144
.sym 31357 basesoc_uart_phy_rx_busy
.sym 31358 $abc$35911$n6132
.sym 31363 $abc$35911$n4590
.sym 31364 basesoc_picorv323[4]
.sym 31365 $abc$35911$n4587
.sym 31369 $abc$35911$n6140
.sym 31371 basesoc_uart_phy_rx_busy
.sym 31374 basesoc_adr[0]
.sym 31375 $abc$35911$n126
.sym 31376 basesoc_adr[1]
.sym 31377 basesoc_uart_phy_storage[24]
.sym 31380 $abc$35911$n4589_1
.sym 31381 $abc$35911$n4591_1
.sym 31382 basesoc_picorv323[4]
.sym 31383 basesoc_picorv323[3]
.sym 31386 basesoc_uart_phy_rx_busy
.sym 31388 $abc$35911$n6138
.sym 31391 clk12_$glb_clk
.sym 31392 sys_rst_$glb_sr
.sym 31393 $abc$35911$n6146
.sym 31394 $abc$35911$n6148
.sym 31395 $abc$35911$n6150
.sym 31396 $abc$35911$n6152
.sym 31397 $abc$35911$n6154
.sym 31398 $abc$35911$n6156
.sym 31399 $abc$35911$n6158
.sym 31400 $abc$35911$n6160
.sym 31401 $PACKER_VCC_NET
.sym 31404 $PACKER_VCC_NET
.sym 31405 basesoc_picorv327[3]
.sym 31406 $abc$35911$n4452_1
.sym 31407 $abc$35911$n4487
.sym 31408 basesoc_picorv327[21]
.sym 31409 basesoc_picorv323[4]
.sym 31410 $abc$35911$n4454_1
.sym 31411 basesoc_picorv327[22]
.sym 31412 $abc$35911$n4487
.sym 31413 $abc$35911$n4586_1
.sym 31415 basesoc_picorv323[1]
.sym 31416 basesoc_picorv327[22]
.sym 31418 $abc$35911$n4454_1
.sym 31419 basesoc_uart_phy_storage[16]
.sym 31420 $abc$35911$n3801
.sym 31421 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 31422 $abc$35911$n3182
.sym 31423 basesoc_picorv323[4]
.sym 31424 $abc$35911$n4753_1
.sym 31425 basesoc_picorv327[8]
.sym 31450 $abc$35911$n6146
.sym 31451 $abc$35911$n6148
.sym 31452 $abc$35911$n6150
.sym 31453 $abc$35911$n6152
.sym 31454 $abc$35911$n6154
.sym 31456 $abc$35911$n6158
.sym 31457 $abc$35911$n6160
.sym 31462 basesoc_uart_phy_rx_busy
.sym 31463 $abc$35911$n6156
.sym 31467 $abc$35911$n6158
.sym 31470 basesoc_uart_phy_rx_busy
.sym 31473 basesoc_uart_phy_rx_busy
.sym 31474 $abc$35911$n6146
.sym 31481 $abc$35911$n6150
.sym 31482 basesoc_uart_phy_rx_busy
.sym 31485 basesoc_uart_phy_rx_busy
.sym 31487 $abc$35911$n6152
.sym 31492 basesoc_uart_phy_rx_busy
.sym 31494 $abc$35911$n6148
.sym 31499 basesoc_uart_phy_rx_busy
.sym 31500 $abc$35911$n6156
.sym 31504 basesoc_uart_phy_rx_busy
.sym 31506 $abc$35911$n6160
.sym 31510 $abc$35911$n6154
.sym 31511 basesoc_uart_phy_rx_busy
.sym 31514 clk12_$glb_clk
.sym 31515 sys_rst_$glb_sr
.sym 31516 $abc$35911$n6162
.sym 31517 $abc$35911$n6164
.sym 31518 $abc$35911$n6166
.sym 31519 $abc$35911$n6168
.sym 31520 $abc$35911$n6170
.sym 31521 $abc$35911$n6172
.sym 31522 $abc$35911$n6174
.sym 31523 $abc$35911$n6176
.sym 31528 basesoc_dat_w[1]
.sym 31529 basesoc_picorv323[3]
.sym 31530 $abc$35911$n2884_1
.sym 31531 basesoc_picorv327[27]
.sym 31532 basesoc_picorv327[21]
.sym 31533 basesoc_picorv327[11]
.sym 31534 basesoc_picorv328[16]
.sym 31535 basesoc_picorv327[22]
.sym 31536 basesoc_picorv327[25]
.sym 31537 basesoc_picorv327[21]
.sym 31538 $abc$35911$n2884_1
.sym 31539 basesoc_uart_phy_storage[12]
.sym 31541 $abc$35911$n5820
.sym 31544 $abc$35911$n3887_1
.sym 31546 picorv32.mem_do_wdata
.sym 31548 basesoc_uart_phy_rx_busy
.sym 31549 $abc$35911$n3887_1
.sym 31550 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31557 $abc$35911$n4533_1
.sym 31559 basesoc_uart_phy_rx_busy
.sym 31563 basesoc_picorv323[4]
.sym 31574 $abc$35911$n6164
.sym 31576 $abc$35911$n4526
.sym 31578 $abc$35911$n4487
.sym 31580 $abc$35911$n6176
.sym 31583 $abc$35911$n6166
.sym 31585 $abc$35911$n6170
.sym 31586 $abc$35911$n6172
.sym 31590 basesoc_uart_phy_rx_busy
.sym 31593 $abc$35911$n6176
.sym 31596 $abc$35911$n6164
.sym 31597 basesoc_uart_phy_rx_busy
.sym 31602 basesoc_uart_phy_rx_busy
.sym 31604 $abc$35911$n6172
.sym 31609 basesoc_uart_phy_rx_busy
.sym 31610 $abc$35911$n6166
.sym 31614 $abc$35911$n4533_1
.sym 31615 $abc$35911$n4487
.sym 31616 basesoc_picorv323[4]
.sym 31617 $abc$35911$n4526
.sym 31621 basesoc_uart_phy_rx_busy
.sym 31622 $abc$35911$n6170
.sym 31637 clk12_$glb_clk
.sym 31638 sys_rst_$glb_sr
.sym 31639 $abc$35911$n6178
.sym 31640 $abc$35911$n6180
.sym 31641 $abc$35911$n6182
.sym 31642 $abc$35911$n6184
.sym 31643 $abc$35911$n6186
.sym 31644 $abc$35911$n6188
.sym 31645 $abc$35911$n6190
.sym 31646 $abc$35911$n6192
.sym 31649 picorv32.cpuregs_rs1[26]
.sym 31652 basesoc_picorv327[3]
.sym 31653 basesoc_uart_phy_storage[24]
.sym 31654 picorv32.is_slti_blt_slt
.sym 31655 basesoc_uart_phy_storage[18]
.sym 31656 basesoc_picorv327[10]
.sym 31657 basesoc_picorv323[3]
.sym 31658 basesoc_picorv327[26]
.sym 31659 basesoc_picorv323[4]
.sym 31661 sys_rst
.sym 31662 picorv32.instr_sub
.sym 31663 basesoc_picorv327[8]
.sym 31664 basesoc_picorv327[7]
.sym 31665 basesoc_picorv327[15]
.sym 31667 $abc$35911$n232
.sym 31668 basesoc_picorv327[3]
.sym 31670 $abc$35911$n3886
.sym 31671 $abc$35911$n3010
.sym 31672 basesoc_picorv327[14]
.sym 31673 basesoc_uart_phy_storage[21]
.sym 31697 $abc$35911$n6180
.sym 31699 $abc$35911$n6184
.sym 31700 $abc$35911$n6186
.sym 31702 $abc$35911$n6190
.sym 31706 $abc$35911$n6182
.sym 31708 basesoc_uart_phy_rx_busy
.sym 31709 $abc$35911$n6188
.sym 31711 $abc$35911$n6192
.sym 31714 basesoc_uart_phy_rx_busy
.sym 31716 $abc$35911$n6182
.sym 31719 basesoc_uart_phy_rx_busy
.sym 31720 $abc$35911$n6186
.sym 31725 $abc$35911$n6192
.sym 31726 basesoc_uart_phy_rx_busy
.sym 31738 basesoc_uart_phy_rx_busy
.sym 31739 $abc$35911$n6188
.sym 31743 basesoc_uart_phy_rx_busy
.sym 31744 $abc$35911$n6190
.sym 31750 $abc$35911$n6184
.sym 31752 basesoc_uart_phy_rx_busy
.sym 31755 $abc$35911$n6180
.sym 31757 basesoc_uart_phy_rx_busy
.sym 31760 clk12_$glb_clk
.sym 31761 sys_rst_$glb_sr
.sym 31762 $abc$35911$n5820
.sym 31763 $abc$35911$n3941
.sym 31764 $abc$35911$n3900
.sym 31765 basesoc_picorv327[1]
.sym 31766 basesoc_picorv327[2]
.sym 31767 $abc$35911$n3938
.sym 31768 basesoc_picorv327[8]
.sym 31769 $abc$35911$n3942
.sym 31774 picorv32.reg_pc[8]
.sym 31777 $abc$35911$n5362
.sym 31778 $abc$35911$n4667
.sym 31779 basesoc_picorv328[26]
.sym 31780 $abc$35911$n4909
.sym 31781 basesoc_picorv327[24]
.sym 31783 picorv32.reg_pc[8]
.sym 31784 basesoc_ctrl_reset_reset_r
.sym 31786 picorv32.alu_out_q[28]
.sym 31787 picorv32.mem_wordsize[1]
.sym 31788 basesoc_picorv327[4]
.sym 31789 basesoc_picorv327[10]
.sym 31790 basesoc_picorv327[7]
.sym 31791 basesoc_picorv327[16]
.sym 31792 basesoc_picorv327[23]
.sym 31793 $abc$35911$n3679
.sym 31795 $abc$35911$n3980_1
.sym 31796 basesoc_picorv32_trap
.sym 31797 basesoc_picorv327[19]
.sym 31803 $abc$35911$n3909
.sym 31806 $abc$35911$n3911
.sym 31807 $abc$35911$n3905
.sym 31808 $abc$35911$n3392_1
.sym 31809 basesoc_picorv327[7]
.sym 31811 basesoc_picorv327[3]
.sym 31812 $abc$35911$n4254
.sym 31813 $abc$35911$n3902
.sym 31815 picorv32.reg_pc[3]
.sym 31816 $abc$35911$n4255
.sym 31817 $abc$35911$n3930
.sym 31818 picorv32.reg_pc[4]
.sym 31819 $abc$35911$n3887_1
.sym 31820 $abc$35911$n3904
.sym 31821 $abc$35911$n3910
.sym 31822 picorv32.cpu_state[2]
.sym 31823 $abc$35911$n3906
.sym 31824 basesoc_picorv327[4]
.sym 31825 $abc$35911$n3931
.sym 31827 picorv32.is_lui_auipc_jal
.sym 31828 picorv32.cpuregs_rs1[3]
.sym 31829 $abc$35911$n3899
.sym 31830 $abc$35911$n3903
.sym 31833 $abc$35911$n3887_1
.sym 31834 $abc$35911$n3914
.sym 31836 $abc$35911$n3903
.sym 31837 basesoc_picorv327[3]
.sym 31838 $abc$35911$n3887_1
.sym 31839 $abc$35911$n3902
.sym 31842 picorv32.cpu_state[2]
.sym 31843 picorv32.cpuregs_rs1[3]
.sym 31844 picorv32.is_lui_auipc_jal
.sym 31845 $abc$35911$n3905
.sym 31848 $abc$35911$n4255
.sym 31849 $abc$35911$n3911
.sym 31850 $abc$35911$n3914
.sym 31851 $abc$35911$n3392_1
.sym 31854 $abc$35911$n3392_1
.sym 31855 $abc$35911$n3906
.sym 31856 $abc$35911$n3904
.sym 31857 $abc$35911$n4254
.sym 31861 picorv32.reg_pc[3]
.sym 31863 $abc$35911$n3899
.sym 31866 $abc$35911$n3887_1
.sym 31867 $abc$35911$n3909
.sym 31868 basesoc_picorv327[4]
.sym 31869 $abc$35911$n3910
.sym 31872 basesoc_picorv327[7]
.sym 31873 $abc$35911$n3930
.sym 31874 $abc$35911$n3931
.sym 31875 $abc$35911$n3887_1
.sym 31878 picorv32.cpu_state[2]
.sym 31880 $abc$35911$n3899
.sym 31881 picorv32.reg_pc[4]
.sym 31882 $abc$35911$n3109_$glb_ce
.sym 31883 clk12_$glb_clk
.sym 31885 $abc$35911$n3889
.sym 31886 $abc$35911$n3983
.sym 31887 $abc$35911$n3979_1
.sym 31888 $abc$35911$n3895
.sym 31889 basesoc_picorv327[14]
.sym 31890 $abc$35911$n3978_1
.sym 31891 $abc$35911$n3890
.sym 31892 $abc$35911$n3937
.sym 31893 picorv32.reg_pc[6]
.sym 31894 $abc$35911$n4254
.sym 31897 basesoc_picorv327[3]
.sym 31898 $abc$35911$n4255
.sym 31900 basesoc_picorv327[1]
.sym 31901 $abc$35911$n3956
.sym 31903 basesoc_picorv327[0]
.sym 31904 $abc$35911$n4255
.sym 31906 picorv32.reg_pc[10]
.sym 31908 picorv32.cpu_state[5]
.sym 31909 $abc$35911$n3399_1
.sym 31910 basesoc_picorv327[22]
.sym 31911 basesoc_picorv327[1]
.sym 31912 basesoc_picorv327[21]
.sym 31913 $abc$35911$n3144
.sym 31914 $abc$35911$n3182
.sym 31915 $abc$35911$n2889
.sym 31916 $abc$35911$n3801
.sym 31917 basesoc_picorv327[8]
.sym 31919 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31920 basesoc_picorv327[30]
.sym 31926 basesoc_picorv327[3]
.sym 31927 $abc$35911$n3952
.sym 31930 $abc$35911$n4261
.sym 31932 basesoc_picorv327[7]
.sym 31933 $abc$35911$n3953_1
.sym 31935 $abc$35911$n4266
.sym 31936 $abc$35911$n3392_1
.sym 31937 $abc$35911$n4258
.sym 31939 basesoc_picorv327[4]
.sym 31940 $abc$35911$n4254
.sym 31941 basesoc_picorv327[10]
.sym 31942 picorv32.cpu_state[5]
.sym 31946 basesoc_picorv327[15]
.sym 31947 $abc$35911$n3951
.sym 31950 picorv32.cpu_state[5]
.sym 31952 $abc$35911$n4255
.sym 31955 $abc$35911$n3887_1
.sym 31956 $abc$35911$n3399_1
.sym 31957 $abc$35911$n3956
.sym 31959 basesoc_picorv327[4]
.sym 31960 $abc$35911$n3399_1
.sym 31961 picorv32.cpu_state[5]
.sym 31962 $abc$35911$n4255
.sym 31965 $abc$35911$n3392_1
.sym 31966 $abc$35911$n3956
.sym 31967 $abc$35911$n3953_1
.sym 31968 $abc$35911$n4261
.sym 31971 basesoc_picorv327[3]
.sym 31972 $abc$35911$n3399_1
.sym 31973 picorv32.cpu_state[5]
.sym 31974 $abc$35911$n4254
.sym 31977 $abc$35911$n3399_1
.sym 31978 $abc$35911$n4266
.sym 31979 picorv32.cpu_state[5]
.sym 31980 basesoc_picorv327[15]
.sym 31989 picorv32.cpu_state[5]
.sym 31990 basesoc_picorv327[10]
.sym 31991 $abc$35911$n3399_1
.sym 31992 $abc$35911$n4261
.sym 31995 $abc$35911$n4258
.sym 31996 $abc$35911$n3399_1
.sym 31997 basesoc_picorv327[7]
.sym 31998 picorv32.cpu_state[5]
.sym 32001 $abc$35911$n3952
.sym 32002 $abc$35911$n3887_1
.sym 32003 $abc$35911$n3951
.sym 32004 basesoc_picorv327[10]
.sym 32005 $abc$35911$n3109_$glb_ce
.sym 32006 clk12_$glb_clk
.sym 32008 $abc$35911$n4013
.sym 32009 $abc$35911$n4014_1
.sym 32010 $abc$35911$n4020_1
.sym 32011 $abc$35911$n3891
.sym 32012 $abc$35911$n3987
.sym 32013 basesoc_picorv327[19]
.sym 32014 $abc$35911$n3399_1
.sym 32015 basesoc_picorv327[20]
.sym 32016 picorv32.cpuregs_wrdata[18]
.sym 32020 basesoc_picorv327[13]
.sym 32021 picorv32.cpu_state[2]
.sym 32022 basesoc_picorv327[6]
.sym 32023 basesoc_picorv327[21]
.sym 32024 $abc$35911$n3392_1
.sym 32026 $abc$35911$n4261
.sym 32027 picorv32.cpu_state[2]
.sym 32028 $abc$35911$n4254
.sym 32029 $abc$35911$n3392_1
.sym 32030 $abc$35911$n4253
.sym 32031 basesoc_picorv327[22]
.sym 32032 picorv32.cpu_state[5]
.sym 32033 basesoc_picorv327[26]
.sym 32034 $abc$35911$n3072
.sym 32035 picorv32.reg_pc[23]
.sym 32036 $abc$35911$n3887_1
.sym 32037 $abc$35911$n3399_1
.sym 32038 $abc$35911$n3899
.sym 32039 picorv32.cpu_state[5]
.sym 32040 picorv32.cpu_state[2]
.sym 32041 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32042 picorv32.mem_do_wdata
.sym 32043 picorv32.cpu_state[5]
.sym 32049 picorv32.cpu_state[2]
.sym 32050 $abc$35911$n4274
.sym 32051 $abc$35911$n4026_1
.sym 32053 $abc$35911$n4027
.sym 32054 $abc$35911$n3887_1
.sym 32055 basesoc_picorv327[22]
.sym 32056 $abc$35911$n4273
.sym 32059 picorv32.reg_pc[23]
.sym 32062 $abc$35911$n4272
.sym 32064 $abc$35911$n3899
.sym 32065 $abc$35911$n4045
.sym 32066 $abc$35911$n4033
.sym 32069 $abc$35911$n4040
.sym 32070 $abc$35911$n4041_1
.sym 32071 $abc$35911$n4034
.sym 32072 basesoc_picorv327[21]
.sym 32075 $abc$35911$n4042
.sym 32076 basesoc_picorv327[23]
.sym 32078 picorv32.cpu_state[5]
.sym 32079 $abc$35911$n3399_1
.sym 32080 $abc$35911$n3392_1
.sym 32082 $abc$35911$n3899
.sym 32083 picorv32.reg_pc[23]
.sym 32084 picorv32.cpu_state[2]
.sym 32088 $abc$35911$n3399_1
.sym 32089 picorv32.cpu_state[5]
.sym 32090 $abc$35911$n4273
.sym 32091 basesoc_picorv327[22]
.sym 32094 $abc$35911$n4272
.sym 32095 basesoc_picorv327[21]
.sym 32096 picorv32.cpu_state[5]
.sym 32097 $abc$35911$n3399_1
.sym 32100 $abc$35911$n4041_1
.sym 32101 basesoc_picorv327[23]
.sym 32102 $abc$35911$n3887_1
.sym 32103 $abc$35911$n4040
.sym 32106 picorv32.cpu_state[5]
.sym 32107 $abc$35911$n4274
.sym 32108 basesoc_picorv327[23]
.sym 32109 $abc$35911$n3399_1
.sym 32112 $abc$35911$n4274
.sym 32113 $abc$35911$n4045
.sym 32114 $abc$35911$n4042
.sym 32115 $abc$35911$n3392_1
.sym 32118 $abc$35911$n4034
.sym 32119 $abc$35911$n4033
.sym 32120 basesoc_picorv327[22]
.sym 32121 $abc$35911$n3887_1
.sym 32124 basesoc_picorv327[21]
.sym 32125 $abc$35911$n4026_1
.sym 32126 $abc$35911$n3887_1
.sym 32127 $abc$35911$n4027
.sym 32128 $abc$35911$n3109_$glb_ce
.sym 32129 clk12_$glb_clk
.sym 32131 $abc$35911$n4088
.sym 32132 $abc$35911$n4093
.sym 32133 $abc$35911$n4024
.sym 32134 $abc$35911$n4089_1
.sym 32135 $abc$35911$n4022
.sym 32136 basesoc_picorv327[30]
.sym 32137 $abc$35911$n4023_1
.sym 32138 $abc$35911$n4021
.sym 32139 basesoc_picorv327[27]
.sym 32140 basesoc_picorv327[19]
.sym 32141 $abc$35911$n3529
.sym 32143 $abc$35911$n2889
.sym 32144 picorv32.cpu_state[2]
.sym 32145 picorv32.cpuregs_rs1[1]
.sym 32146 $abc$35911$n4270
.sym 32148 basesoc_picorv327[20]
.sym 32149 picorv32.irq_state[0]
.sym 32150 picorv32.latched_stalu
.sym 32151 picorv32.reg_pc[31]
.sym 32152 $abc$35911$n3130
.sym 32153 picorv32.cpu_state[2]
.sym 32154 $abc$35911$n4269
.sym 32155 $abc$35911$n232
.sym 32156 $abc$35911$n3886
.sym 32157 picorv32.irq_state[1]
.sym 32158 basesoc_picorv327[15]
.sym 32159 $abc$35911$n2889
.sym 32161 picorv32.irq_state[0]
.sym 32162 $abc$35911$n3886
.sym 32163 $abc$35911$n3010
.sym 32164 $abc$35911$n3887_1
.sym 32165 picorv32.cpuregs_rs1[23]
.sym 32175 $abc$35911$n4063
.sym 32176 picorv32.cpu_state[5]
.sym 32177 $abc$35911$n4276
.sym 32178 basesoc_picorv327[26]
.sym 32179 $abc$35911$n3392_1
.sym 32180 picorv32.cpu_state[5]
.sym 32181 $abc$35911$n4277
.sym 32182 $abc$35911$n3887_1
.sym 32183 picorv32.reg_pc[26]
.sym 32184 $abc$35911$n4055
.sym 32185 picorv32.is_lui_auipc_jal
.sym 32186 $abc$35911$n3399_1
.sym 32188 $abc$35911$n4061
.sym 32189 $abc$35911$n4062_1
.sym 32190 $abc$35911$n4054
.sym 32192 $abc$35911$n4064
.sym 32193 picorv32.cpu_state[2]
.sym 32194 picorv32.cpuregs_rs1[26]
.sym 32196 $abc$35911$n4065_1
.sym 32198 $abc$35911$n3899
.sym 32199 $abc$35911$n3010
.sym 32202 basesoc_picorv327[26]
.sym 32203 basesoc_picorv327[25]
.sym 32205 picorv32.cpu_state[5]
.sym 32206 basesoc_picorv327[26]
.sym 32207 $abc$35911$n4277
.sym 32208 $abc$35911$n3399_1
.sym 32211 $abc$35911$n4063
.sym 32212 picorv32.cpuregs_rs1[26]
.sym 32213 picorv32.cpu_state[2]
.sym 32214 picorv32.is_lui_auipc_jal
.sym 32217 picorv32.cpu_state[5]
.sym 32218 $abc$35911$n4276
.sym 32219 basesoc_picorv327[25]
.sym 32220 $abc$35911$n3399_1
.sym 32223 picorv32.cpu_state[2]
.sym 32224 $abc$35911$n4064
.sym 32225 $abc$35911$n3899
.sym 32226 picorv32.reg_pc[26]
.sym 32229 $abc$35911$n4277
.sym 32230 $abc$35911$n3392_1
.sym 32231 basesoc_picorv327[26]
.sym 32232 $abc$35911$n3887_1
.sym 32235 $abc$35911$n3399_1
.sym 32237 picorv32.cpu_state[5]
.sym 32241 $abc$35911$n4061
.sym 32242 $abc$35911$n4062_1
.sym 32243 $abc$35911$n3010
.sym 32244 $abc$35911$n4065_1
.sym 32247 $abc$35911$n3887_1
.sym 32248 basesoc_picorv327[25]
.sym 32249 $abc$35911$n4055
.sym 32250 $abc$35911$n4054
.sym 32251 $abc$35911$n3109_$glb_ce
.sym 32252 clk12_$glb_clk
.sym 32254 $abc$35911$n3896
.sym 32255 $abc$35911$n3898
.sym 32256 $abc$35911$n4091
.sym 32257 $abc$35911$n4092_1
.sym 32258 $abc$35911$n3897
.sym 32259 $abc$35911$n4090
.sym 32260 $abc$35911$n4072
.sym 32261 $abc$35911$n4071_1
.sym 32263 picorv32.cpuregs_wrdata[9]
.sym 32267 $abc$35911$n4279
.sym 32268 $abc$35911$n4077_1
.sym 32269 picorv32.reg_pc[21]
.sym 32271 picorv32.reg_pc[26]
.sym 32273 $abc$35911$n4281
.sym 32274 picorv32.cpuregs_wrdata[12]
.sym 32275 picorv32.reg_pc[20]
.sym 32276 basesoc_picorv327[24]
.sym 32277 $abc$35911$n4277
.sym 32278 basesoc_picorv327[7]
.sym 32279 picorv32.cpuregs_rs1[30]
.sym 32280 $abc$35911$n4271
.sym 32281 $abc$35911$n3679
.sym 32282 $abc$35911$n3980_1
.sym 32283 picorv32.mem_wordsize[1]
.sym 32284 basesoc_picorv327[30]
.sym 32285 picorv32.irq_state[1]
.sym 32286 picorv32.alu_out_q[28]
.sym 32287 $abc$35911$n231
.sym 32288 basesoc_picorv32_trap
.sym 32289 picorv32.irq_state[0]
.sym 32295 $abc$35911$n3070
.sym 32297 $abc$35911$n4276
.sym 32298 $abc$35911$n3394
.sym 32300 $abc$35911$n4518
.sym 32302 $abc$35911$n3392_1
.sym 32303 $abc$35911$n4057
.sym 32304 $abc$35911$n4056_1
.sym 32305 picorv32.cpuregs_rs1[4]
.sym 32306 $abc$35911$n3072
.sym 32308 $abc$35911$n3899
.sym 32311 picorv32.cpu_state[2]
.sym 32312 $abc$35911$n3053_1
.sym 32313 $abc$35911$n3912
.sym 32314 $abc$35911$n4059_1
.sym 32317 picorv32.cpuregs_rs1[25]
.sym 32319 picorv32.reg_pc[25]
.sym 32321 picorv32.is_lui_auipc_jal
.sym 32324 $abc$35911$n4043
.sym 32325 picorv32.cpuregs_rs1[23]
.sym 32328 picorv32.cpu_state[2]
.sym 32329 picorv32.is_lui_auipc_jal
.sym 32330 $abc$35911$n3912
.sym 32331 picorv32.cpuregs_rs1[4]
.sym 32334 $abc$35911$n4057
.sym 32335 picorv32.cpuregs_rs1[25]
.sym 32336 picorv32.is_lui_auipc_jal
.sym 32337 picorv32.cpu_state[2]
.sym 32341 $abc$35911$n3394
.sym 32343 $abc$35911$n3053_1
.sym 32346 picorv32.reg_pc[25]
.sym 32347 $abc$35911$n3899
.sym 32349 picorv32.cpu_state[2]
.sym 32352 $abc$35911$n4276
.sym 32353 $abc$35911$n3392_1
.sym 32354 $abc$35911$n4056_1
.sym 32355 $abc$35911$n4059_1
.sym 32358 picorv32.cpuregs_rs1[23]
.sym 32359 picorv32.cpu_state[2]
.sym 32360 picorv32.is_lui_auipc_jal
.sym 32361 $abc$35911$n4043
.sym 32366 $abc$35911$n3070
.sym 32367 $abc$35911$n4518
.sym 32370 $abc$35911$n4518
.sym 32374 $abc$35911$n3072
.sym 32375 clk12_$glb_clk
.sym 32376 $abc$35911$n232_$glb_sr
.sym 32377 $abc$35911$n3980_1
.sym 32378 $abc$35911$n3068
.sym 32379 $abc$35911$n4127_1
.sym 32380 $abc$35911$n4356_1
.sym 32381 $abc$35911$n4357_1
.sym 32382 $abc$35911$n3925
.sym 32383 picorv32.cpuregs_wrdata[2]
.sym 32384 picorv32.latched_compr
.sym 32389 $abc$35911$n4057
.sym 32390 $abc$35911$n4253
.sym 32392 $abc$35911$n3394
.sym 32393 picorv32.decoded_imm_uj[25]
.sym 32394 picorv32.irq_state[0]
.sym 32395 $abc$35911$n3887_1
.sym 32398 picorv32.reg_out[15]
.sym 32399 $abc$35911$n3070
.sym 32400 picorv32.cpu_state[5]
.sym 32402 basesoc_picorv327[29]
.sym 32403 $abc$35911$n3801
.sym 32405 $abc$35911$n3144
.sym 32406 $abc$35911$n3182
.sym 32407 $abc$35911$n3650
.sym 32408 basesoc_picorv327[1]
.sym 32409 $abc$35911$n3069
.sym 32410 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32411 picorv32.irq_state[1]
.sym 32412 picorv32.mem_do_wdata
.sym 32420 $abc$35911$n3069
.sym 32421 picorv32.irq_state[0]
.sym 32425 $abc$35911$n2889
.sym 32426 basesoc_picorv327[13]
.sym 32427 picorv32.irq_state[1]
.sym 32428 basesoc_picorv327[15]
.sym 32430 basesoc_picorv327[5]
.sym 32431 $abc$35911$n3927
.sym 32432 $abc$35911$n4909
.sym 32435 picorv32.cpu_state[4]
.sym 32437 basesoc_picorv327[7]
.sym 32438 $abc$35911$n3982_1
.sym 32443 $abc$35911$n3068
.sym 32444 basesoc_picorv327[30]
.sym 32445 $abc$35911$n3886
.sym 32447 $abc$35911$n3064
.sym 32448 $abc$35911$n3010
.sym 32451 $abc$35911$n3068
.sym 32453 $abc$35911$n3064
.sym 32457 picorv32.irq_state[0]
.sym 32458 picorv32.irq_state[1]
.sym 32463 $abc$35911$n3982_1
.sym 32464 $abc$35911$n3010
.sym 32465 $abc$35911$n3886
.sym 32466 basesoc_picorv327[15]
.sym 32469 $abc$35911$n4909
.sym 32476 basesoc_picorv327[13]
.sym 32478 $abc$35911$n2889
.sym 32481 $abc$35911$n2889
.sym 32483 basesoc_picorv327[5]
.sym 32488 picorv32.cpu_state[4]
.sym 32490 basesoc_picorv327[30]
.sym 32493 $abc$35911$n3010
.sym 32494 $abc$35911$n3927
.sym 32495 basesoc_picorv327[7]
.sym 32496 $abc$35911$n3886
.sym 32497 $abc$35911$n3069
.sym 32498 clk12_$glb_clk
.sym 32499 $abc$35911$n232_$glb_sr
.sym 32500 $abc$35911$n3884_1
.sym 32501 picorv32.latched_stalu
.sym 32502 $abc$35911$n3065
.sym 32503 $abc$35911$n3143
.sym 32504 $abc$35911$n231
.sym 32505 $abc$35911$n3064
.sym 32506 $abc$35911$n3049
.sym 32507 $abc$35911$n3801
.sym 32513 picorv32.cpuregs_wrdata[2]
.sym 32516 picorv32.irq_state[1]
.sym 32517 picorv32.reg_next_pc[2]
.sym 32520 picorv32.irq_state[0]
.sym 32523 $abc$35911$n4909
.sym 32524 picorv32.cpu_state[2]
.sym 32525 $abc$35911$n3060
.sym 32526 $abc$35911$n4358
.sym 32527 picorv32.irq_state[0]
.sym 32528 $abc$35911$n4909
.sym 32529 $abc$35911$n3399_1
.sym 32530 $abc$35911$n3399_1
.sym 32531 picorv32.cpu_state[4]
.sym 32532 picorv32.cpuregs_wrdata[2]
.sym 32533 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32534 picorv32.latched_compr
.sym 32535 picorv32.cpu_state[5]
.sym 32542 picorv32.irq_state[1]
.sym 32545 $abc$35911$n3011
.sym 32547 $abc$35911$n3057
.sym 32550 $abc$35911$n4511
.sym 32551 $abc$35911$n3675
.sym 32552 picorv32.irq_state[0]
.sym 32555 picorv32.cpu_state[4]
.sym 32559 basesoc_picorv327[1]
.sym 32560 $abc$35911$n3143
.sym 32562 $abc$35911$n3064
.sym 32566 $abc$35911$n3047
.sym 32569 $abc$35911$n232
.sym 32571 $abc$35911$n3886
.sym 32575 $abc$35911$n232
.sym 32577 $abc$35911$n3143
.sym 32586 $abc$35911$n4511
.sym 32587 $abc$35911$n3675
.sym 32588 $abc$35911$n3047
.sym 32589 $abc$35911$n3143
.sym 32598 $abc$35911$n3057
.sym 32599 $abc$35911$n3064
.sym 32610 picorv32.irq_state[0]
.sym 32611 picorv32.irq_state[1]
.sym 32616 picorv32.cpu_state[4]
.sym 32617 $abc$35911$n3011
.sym 32618 $abc$35911$n3886
.sym 32619 basesoc_picorv327[1]
.sym 32621 clk12_$glb_clk
.sym 32623 picorv32.do_waitirq
.sym 32624 $abc$35911$n3016_1
.sym 32625 $abc$35911$n3182
.sym 32626 basesoc_picorv32_trap
.sym 32627 picorv32.decoder_pseudo_trigger
.sym 32628 $abc$35911$n2909_1
.sym 32629 $abc$35911$n3051
.sym 32630 picorv32.latched_store
.sym 32635 $abc$35911$n3685
.sym 32636 $abc$35911$n3049
.sym 32637 picorv32.is_alu_reg_reg
.sym 32638 picorv32.irq_pending[11]
.sym 32639 $abc$35911$n2871_1
.sym 32641 $abc$35911$n4112_1
.sym 32642 picorv32.irq_state[0]
.sym 32644 picorv32.latched_stalu
.sym 32645 picorv32.cpu_state[2]
.sym 32646 picorv32.mem_wordsize[1]
.sym 32647 picorv32.mem_do_rinst
.sym 32648 picorv32.decoder_trigger
.sym 32649 picorv32.irq_state[1]
.sym 32650 $abc$35911$n4099
.sym 32651 $abc$35911$n3057
.sym 32652 picorv32.cpu_state[2]
.sym 32653 picorv32.mem_rdata_q[31]
.sym 32654 picorv32.is_sb_sh_sw
.sym 32655 $abc$35911$n232
.sym 32656 picorv32.cpuregs_rs1[23]
.sym 32657 $abc$35911$n3886
.sym 32658 picorv32.is_alu_reg_imm
.sym 32664 $abc$35911$n3661
.sym 32667 $abc$35911$n3143
.sym 32668 $abc$35911$n3070
.sym 32669 picorv32.mem_do_prefetch
.sym 32670 picorv32.irq_state[0]
.sym 32674 picorv32.decoder_trigger
.sym 32675 $abc$35911$n3394
.sym 32677 $abc$35911$n3076
.sym 32678 $abc$35911$n2902
.sym 32680 $abc$35911$n3060
.sym 32681 $abc$35911$n3016_1
.sym 32682 picorv32.cpu_state[0]
.sym 32683 $abc$35911$n3648
.sym 32685 $abc$35911$n3647
.sym 32686 $abc$35911$n3649
.sym 32688 picorv32.do_waitirq
.sym 32689 $abc$35911$n3395
.sym 32690 picorv32.cpu_state[0]
.sym 32691 $abc$35911$n3081
.sym 32692 $abc$35911$n3662
.sym 32693 $abc$35911$n3642
.sym 32694 picorv32.cpu_state[1]
.sym 32695 $abc$35911$n3058
.sym 32697 picorv32.irq_state[0]
.sym 32698 picorv32.do_waitirq
.sym 32700 picorv32.decoder_trigger
.sym 32703 $abc$35911$n2902
.sym 32704 $abc$35911$n3395
.sym 32705 picorv32.mem_do_prefetch
.sym 32706 $abc$35911$n3394
.sym 32709 picorv32.cpu_state[0]
.sym 32711 $abc$35911$n3395
.sym 32712 picorv32.cpu_state[1]
.sym 32716 $abc$35911$n3060
.sym 32718 $abc$35911$n3649
.sym 32721 $abc$35911$n3642
.sym 32722 $abc$35911$n3662
.sym 32723 $abc$35911$n3070
.sym 32724 $abc$35911$n3647
.sym 32727 $abc$35911$n3016_1
.sym 32728 $abc$35911$n3661
.sym 32729 $abc$35911$n3648
.sym 32730 picorv32.cpu_state[0]
.sym 32733 $abc$35911$n3060
.sym 32735 $abc$35911$n3058
.sym 32739 picorv32.cpu_state[0]
.sym 32740 $abc$35911$n3070
.sym 32741 $abc$35911$n3143
.sym 32742 $abc$35911$n3395
.sym 32743 $abc$35911$n3081
.sym 32744 clk12_$glb_clk
.sym 32745 $abc$35911$n3076
.sym 32746 $abc$35911$n3060
.sym 32747 $abc$35911$n3059_1
.sym 32748 picorv32.instr_getq
.sym 32749 $abc$35911$n3391_1
.sym 32750 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32751 picorv32.instr_sb
.sym 32752 $abc$35911$n3649
.sym 32753 $abc$35911$n3058
.sym 32754 picorv32.mem_wordsize[1]
.sym 32757 picorv32.mem_wordsize[1]
.sym 32758 picorv32.mem_rdata_q[14]
.sym 32759 picorv32.cpu_state[0]
.sym 32760 $abc$35911$n3176
.sym 32761 basesoc_picorv32_trap
.sym 32762 $abc$35911$n4909
.sym 32764 $abc$35911$n2903_1
.sym 32765 picorv32.mem_do_wdata
.sym 32766 picorv32.is_lb_lh_lw_lbu_lhu
.sym 32768 picorv32.mem_do_rinst
.sym 32769 $abc$35911$n3182
.sym 32770 $abc$35911$n3070
.sym 32771 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 32772 basesoc_picorv32_trap
.sym 32773 $abc$35911$n3679
.sym 32775 picorv32.cpuregs_rs1[30]
.sym 32777 picorv32.cpuregs_rs1[24]
.sym 32778 picorv32.mem_do_prefetch
.sym 32779 picorv32.mem_wordsize[1]
.sym 32780 picorv32.latched_store
.sym 32787 $abc$35911$n3473
.sym 32790 picorv32.irq_delay
.sym 32791 picorv32.mem_rdata_q[30]
.sym 32792 picorv32.mem_rdata_q[29]
.sym 32794 $abc$35911$n232
.sym 32796 $abc$35911$n3016_1
.sym 32797 picorv32.mem_wordsize[1]
.sym 32798 picorv32.cpu_state[0]
.sym 32799 $abc$35911$n3399_1
.sym 32800 picorv32.irq_pending[1]
.sym 32802 picorv32.irq_state[1]
.sym 32803 $abc$35911$n3018
.sym 32805 $abc$35911$n3126
.sym 32808 picorv32.decoder_trigger
.sym 32809 picorv32.irq_active
.sym 32810 $abc$35911$n3058
.sym 32811 picorv32.irq_mask[1]
.sym 32812 picorv32.cpu_state[5]
.sym 32813 picorv32.mem_rdata_q[31]
.sym 32816 picorv32.instr_sb
.sym 32817 picorv32.cpu_state[0]
.sym 32818 $abc$35911$n2903_1
.sym 32820 picorv32.cpu_state[5]
.sym 32821 picorv32.mem_wordsize[1]
.sym 32822 picorv32.instr_sb
.sym 32823 $abc$35911$n3399_1
.sym 32826 picorv32.mem_rdata_q[31]
.sym 32827 $abc$35911$n3473
.sym 32828 picorv32.mem_rdata_q[29]
.sym 32829 picorv32.mem_rdata_q[30]
.sym 32832 $abc$35911$n3016_1
.sym 32833 $abc$35911$n232
.sym 32834 picorv32.cpu_state[0]
.sym 32835 $abc$35911$n3058
.sym 32839 picorv32.irq_active
.sym 32845 $abc$35911$n232
.sym 32846 $abc$35911$n2903_1
.sym 32850 picorv32.irq_delay
.sym 32851 $abc$35911$n3018
.sym 32852 picorv32.decoder_trigger
.sym 32853 picorv32.irq_active
.sym 32856 picorv32.mem_rdata_q[30]
.sym 32857 picorv32.mem_rdata_q[29]
.sym 32858 $abc$35911$n3473
.sym 32859 picorv32.mem_rdata_q[31]
.sym 32862 picorv32.irq_mask[1]
.sym 32863 picorv32.irq_state[1]
.sym 32864 picorv32.cpu_state[0]
.sym 32865 picorv32.irq_pending[1]
.sym 32866 $abc$35911$n3126
.sym 32867 clk12_$glb_clk
.sym 32868 $abc$35911$n232_$glb_sr
.sym 32869 $abc$35911$n2887_1
.sym 32870 $abc$35911$n4361
.sym 32871 $abc$35911$n3409
.sym 32872 picorv32.irq_pending[3]
.sym 32873 $abc$35911$n4126
.sym 32874 $abc$35911$n3678_1
.sym 32875 $abc$35911$n5437
.sym 32876 $abc$35911$n4129
.sym 32878 picorv32.cpuregs_wrdata[15]
.sym 32880 $PACKER_VCC_NET
.sym 32881 picorv32.is_lui_auipc_jal
.sym 32882 $abc$35911$n3649
.sym 32883 picorv32.instr_jal
.sym 32884 picorv32.cpu_state[3]
.sym 32889 $PACKER_VCC_NET
.sym 32891 $abc$35911$n3047
.sym 32894 picorv32.cpu_state[0]
.sym 32895 $abc$35911$n3529
.sym 32896 picorv32.irq_state[1]
.sym 32897 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 32898 $abc$35911$n3650
.sym 32899 picorv32.mem_rdata_q[13]
.sym 32900 basesoc_picorv327[1]
.sym 32901 $abc$35911$n3650
.sym 32902 $abc$35911$n2887_1
.sym 32903 $abc$35911$n3666
.sym 32910 $abc$35911$n3880
.sym 32912 picorv32.mem_wordsize[1]
.sym 32917 picorv32.instr_lbu
.sym 32918 picorv32.instr_lb
.sym 32921 $abc$35911$n3391_1
.sym 32923 picorv32.cpu_state[2]
.sym 32926 picorv32.cpu_state[3]
.sym 32927 $abc$35911$n232
.sym 32928 $abc$35911$n3877
.sym 32931 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 32932 $abc$35911$n3392_1
.sym 32933 $abc$35911$n3879_1
.sym 32934 $abc$35911$n3395
.sym 32937 picorv32.cpu_state[0]
.sym 32939 picorv32.mem_wordsize[0]
.sym 32940 picorv32.latched_store
.sym 32955 picorv32.mem_wordsize[1]
.sym 32957 $abc$35911$n3877
.sym 32958 $abc$35911$n3879_1
.sym 32962 picorv32.cpu_state[0]
.sym 32963 $abc$35911$n3395
.sym 32964 picorv32.cpu_state[3]
.sym 32967 $abc$35911$n3391_1
.sym 32969 $abc$35911$n3392_1
.sym 32970 $abc$35911$n232
.sym 32974 picorv32.mem_wordsize[0]
.sym 32976 picorv32.mem_wordsize[1]
.sym 32979 picorv32.cpu_state[3]
.sym 32980 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 32981 picorv32.cpu_state[2]
.sym 32982 picorv32.latched_store
.sym 32985 picorv32.instr_lbu
.sym 32986 $abc$35911$n3880
.sym 32987 picorv32.instr_lb
.sym 32988 $abc$35911$n3392_1
.sym 32989 $abc$35911$n3109_$glb_ce
.sym 32990 clk12_$glb_clk
.sym 32992 $abc$35911$n4430
.sym 32993 picorv32.reg_sh[3]
.sym 32994 picorv32.reg_sh[4]
.sym 32995 picorv32.reg_sh[2]
.sym 32996 picorv32.reg_sh[0]
.sym 32997 picorv32.mem_rdata_q[31]
.sym 32998 $abc$35911$n4128
.sym 32999 $abc$35911$n3012_1
.sym 33005 picorv32.is_lb_lh_lw_lbu_lhu
.sym 33006 basesoc_picorv327[6]
.sym 33007 $abc$35911$n3106
.sym 33008 picorv32.is_sb_sh_sw
.sym 33009 $abc$35911$n4129
.sym 33012 $abc$35911$n4112_1
.sym 33013 picorv32.cpuregs_wrdata[2]
.sym 33014 picorv32.cpuregs_rs1[3]
.sym 33015 $abc$35911$n3409
.sym 33016 $abc$35911$n3409
.sym 33017 picorv32.mem_wordsize[1]
.sym 33018 $abc$35911$n4358
.sym 33019 $abc$35911$n4112_1
.sym 33020 picorv32.cpu_state[4]
.sym 33023 $abc$35911$n3529
.sym 33026 picorv32.mem_rdata_latched[31]
.sym 33037 $abc$35911$n3059
.sym 33040 picorv32.reg_sh[1]
.sym 33045 $PACKER_VCC_NET
.sym 33048 picorv32.reg_sh[1]
.sym 33050 picorv32.cpu_state[4]
.sym 33051 picorv32.reg_sh[4]
.sym 33052 picorv32.reg_sh[2]
.sym 33053 $PACKER_VCC_NET
.sym 33054 $abc$35911$n232
.sym 33058 picorv32.reg_sh[3]
.sym 33060 $abc$35911$n3129
.sym 33061 picorv32.reg_sh[0]
.sym 33063 $abc$35911$n3666
.sym 33064 $abc$35911$n3012_1
.sym 33065 $nextpnr_ICESTORM_LC_21$O
.sym 33067 picorv32.reg_sh[0]
.sym 33071 $auto$alumacc.cc:474:replace_alu$6064.C[2]
.sym 33073 $PACKER_VCC_NET
.sym 33074 picorv32.reg_sh[1]
.sym 33077 $auto$alumacc.cc:474:replace_alu$6064.C[3]
.sym 33079 picorv32.reg_sh[2]
.sym 33080 $PACKER_VCC_NET
.sym 33081 $auto$alumacc.cc:474:replace_alu$6064.C[2]
.sym 33083 $auto$alumacc.cc:474:replace_alu$6064.C[4]
.sym 33085 picorv32.reg_sh[3]
.sym 33086 $PACKER_VCC_NET
.sym 33087 $auto$alumacc.cc:474:replace_alu$6064.C[3]
.sym 33090 picorv32.reg_sh[4]
.sym 33092 $PACKER_VCC_NET
.sym 33093 $auto$alumacc.cc:474:replace_alu$6064.C[4]
.sym 33096 $abc$35911$n232
.sym 33099 $abc$35911$n3059
.sym 33103 picorv32.reg_sh[0]
.sym 33104 $abc$35911$n3012_1
.sym 33105 picorv32.reg_sh[1]
.sym 33108 $abc$35911$n3666
.sym 33110 picorv32.cpu_state[4]
.sym 33111 picorv32.reg_sh[1]
.sym 33112 $abc$35911$n3129
.sym 33113 clk12_$glb_clk
.sym 33120 picorv32.decoded_imm_uj[31]
.sym 33122 $abc$35911$n4358
.sym 33124 picorv32.cpuregs_rs1[26]
.sym 33127 picorv32.cpuregs_rs1[6]
.sym 33128 picorv32.cpuregs_rs1[25]
.sym 33130 $abc$35911$n3664
.sym 33131 $abc$35911$n3668
.sym 33132 picorv32.irq_state[1]
.sym 33133 picorv32.irq_mask[0]
.sym 33134 picorv32.cpuregs_rs1[3]
.sym 33136 picorv32.irq_mask[1]
.sym 33137 picorv32.cpuregs_rs1[17]
.sym 33138 picorv32.mem_wordsize[1]
.sym 33140 $abc$35911$n232
.sym 33145 picorv32.mem_rdata_q[31]
.sym 33150 $abc$35911$n4099
.sym 33160 picorv32.reg_sh[0]
.sym 33180 picorv32.cpu_state[4]
.sym 33231 picorv32.cpu_state[4]
.sym 33234 picorv32.reg_sh[0]
.sym 33238 picorv32.irq_mask[15]
.sym 33239 picorv32.irq_mask[2]
.sym 33243 picorv32.irq_mask[14]
.sym 33253 $abc$35911$n3121
.sym 33254 $abc$35911$n3529
.sym 33255 picorv32.cpu_state[0]
.sym 33256 picorv32.irq_pending[0]
.sym 33257 $abc$35911$n3018
.sym 33258 picorv32.mem_rdata_q[14]
.sym 33259 basesoc_picorv327[23]
.sym 33377 picorv32.irq_pending[13]
.sym 33392 $abc$35911$n3121
.sym 33501 $abc$35911$n3121
.sym 33584 $abc$35911$n2968_1
.sym 33585 basesoc_timer0_eventmanager_pending_w
.sym 33587 $abc$35911$n2919
.sym 33588 $abc$35911$n2959_1
.sym 33590 $abc$35911$n2972
.sym 33591 $abc$35911$n2951
.sym 33606 $abc$35911$n3068
.sym 33713 spiflash_counter[1]
.sym 33725 $abc$35911$n2972
.sym 33727 slave_sel_r[2]
.sym 33732 basesoc_ctrl_storage[17]
.sym 33733 basesoc_timer0_eventmanager_pending_w
.sym 33746 spram_dataout11[12]
.sym 33747 $abc$35911$n232
.sym 33749 spram_dataout01[10]
.sym 33772 array_muxed0[12]
.sym 33775 array_muxed0[13]
.sym 33793 basesoc_dat_w[4]
.sym 33816 $abc$35911$n2901
.sym 33834 basesoc_dat_w[4]
.sym 33868 $abc$35911$n2901
.sym 33869 clk12_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 basesoc_adr[12]
.sym 33872 $abc$35911$n3221
.sym 33873 basesoc_adr[9]
.sym 33874 basesoc_adr[10]
.sym 33876 csrbankarray_sel_r
.sym 33877 basesoc_adr[13]
.sym 33878 basesoc_adr[11]
.sym 33883 $abc$35911$n3068
.sym 33884 basesoc_dat_w[5]
.sym 33885 $abc$35911$n2903
.sym 33886 $abc$35911$n3356
.sym 33887 spram_dataout01[9]
.sym 33889 basesoc_timer0_load_storage[20]
.sym 33891 $abc$35911$n2997
.sym 33892 array_muxed0[4]
.sym 33894 array_muxed0[14]
.sym 33898 csrbankarray_sel_r
.sym 33899 $abc$35911$n2876
.sym 33900 basesoc_dat_w[3]
.sym 33901 array_muxed0[11]
.sym 33903 $abc$35911$n3275
.sym 33905 $abc$35911$n3315
.sym 33906 $abc$35911$n3221
.sym 33919 basesoc_uart_eventmanager_status_w[0]
.sym 33923 basesoc_uart_tx_old_trigger
.sym 33959 basesoc_uart_tx_old_trigger
.sym 33960 basesoc_uart_eventmanager_status_w[0]
.sym 33965 basesoc_uart_eventmanager_status_w[0]
.sym 33992 clk12_$glb_clk
.sym 33993 sys_rst_$glb_sr
.sym 33994 $abc$35911$n2876
.sym 33995 basesoc_timer0_load_storage[22]
.sym 33996 $abc$35911$n3275
.sym 33997 $abc$35911$n3315
.sym 33998 $abc$35911$n3369
.sym 33999 $abc$35911$n2877
.sym 34000 $abc$35911$n3222_1
.sym 34001 $abc$35911$n3249
.sym 34008 basesoc_timer0_reload_storage[14]
.sym 34009 array_muxed0[8]
.sym 34014 array_muxed0[8]
.sym 34015 basesoc_uart_eventmanager_status_w[0]
.sym 34016 basesoc_timer0_reload_storage[13]
.sym 34019 $abc$35911$n3369
.sym 34024 basesoc_uart_phy_rx
.sym 34025 $abc$35911$n232
.sym 34027 $abc$35911$n2876
.sym 34028 basesoc_timer0_reload_storage[27]
.sym 34029 $abc$35911$n3195
.sym 34046 $abc$35911$n2911
.sym 34052 basesoc_dat_w[5]
.sym 34060 basesoc_dat_w[3]
.sym 34063 basesoc_dat_w[1]
.sym 34077 basesoc_dat_w[3]
.sym 34083 basesoc_dat_w[5]
.sym 34093 basesoc_dat_w[1]
.sym 34114 $abc$35911$n2911
.sym 34115 clk12_$glb_clk
.sym 34116 sys_rst_$glb_sr
.sym 34118 $abc$35911$n2723
.sym 34119 $abc$35911$n142
.sym 34121 $abc$35911$n3352
.sym 34122 $abc$35911$n3220
.sym 34132 $abc$35911$n3315
.sym 34133 basesoc_timer0_reload_storage[27]
.sym 34135 basesoc_timer0_reload_storage[29]
.sym 34136 array_muxed1[30]
.sym 34137 spram_dataout11[9]
.sym 34139 basesoc_timer0_reload_storage[25]
.sym 34141 $abc$35911$n3275
.sym 34142 $abc$35911$n3352
.sym 34144 $abc$35911$n3220
.sym 34145 basesoc_dat_w[3]
.sym 34148 array_muxed1[21]
.sym 34149 array_muxed0[3]
.sym 34150 $abc$35911$n3199
.sym 34151 $abc$35911$n3249
.sym 34164 $abc$35911$n5852
.sym 34169 $abc$35911$n5854
.sym 34170 sys_rst
.sym 34176 $abc$35911$n2962
.sym 34185 user_btn2
.sym 34186 basesoc_dat_w[1]
.sym 34203 user_btn2
.sym 34205 $abc$35911$n5854
.sym 34206 sys_rst
.sym 34227 $abc$35911$n5852
.sym 34228 sys_rst
.sym 34229 user_btn2
.sym 34233 basesoc_dat_w[1]
.sym 34235 sys_rst
.sym 34237 $abc$35911$n2962
.sym 34238 clk12_$glb_clk
.sym 34242 $abc$35911$n3284
.sym 34244 $abc$35911$n2962
.sym 34245 $abc$35911$n3195
.sym 34246 basesoc_uart_phy_storage[27]
.sym 34247 $abc$35911$n3198
.sym 34248 $abc$35911$n3049
.sym 34251 $abc$35911$n3049
.sym 34252 $abc$35911$n2874_1
.sym 34253 basesoc_timer0_value[22]
.sym 34254 $abc$35911$n2911
.sym 34256 $abc$35911$n4799
.sym 34257 $abc$35911$n5854
.sym 34260 $abc$35911$n5852
.sym 34261 $abc$35911$n2723
.sym 34265 waittimer2_count[8]
.sym 34267 $abc$35911$n3195
.sym 34268 $abc$35911$n3352
.sym 34269 array_muxed0[12]
.sym 34270 $abc$35911$n3220
.sym 34271 array_muxed0[13]
.sym 34272 basesoc_we
.sym 34273 $abc$35911$n180
.sym 34284 $abc$35911$n5830
.sym 34286 $abc$35911$n5834
.sym 34289 waittimer2_count[8]
.sym 34292 $abc$35911$n3342
.sym 34293 $abc$35911$n5832
.sym 34294 $abc$35911$n5824
.sym 34297 waittimer2_count[5]
.sym 34298 waittimer2_count[0]
.sym 34299 $abc$35911$n2962
.sym 34300 waittimer2_count[2]
.sym 34301 user_btn2
.sym 34303 $abc$35911$n184
.sym 34305 $PACKER_VCC_NET
.sym 34306 $abc$35911$n3340
.sym 34307 waittimer2_count[4]
.sym 34309 $abc$35911$n3341_1
.sym 34310 waittimer2_count[1]
.sym 34312 waittimer2_count[3]
.sym 34315 $abc$35911$n5834
.sym 34316 user_btn2
.sym 34321 user_btn2
.sym 34323 $abc$35911$n5824
.sym 34326 user_btn2
.sym 34329 $abc$35911$n5832
.sym 34332 waittimer2_count[2]
.sym 34333 $abc$35911$n184
.sym 34334 waittimer2_count[0]
.sym 34335 waittimer2_count[1]
.sym 34338 waittimer2_count[5]
.sym 34339 waittimer2_count[4]
.sym 34340 waittimer2_count[3]
.sym 34341 waittimer2_count[8]
.sym 34344 waittimer2_count[0]
.sym 34346 $PACKER_VCC_NET
.sym 34350 $abc$35911$n3340
.sym 34351 $abc$35911$n3341_1
.sym 34352 $abc$35911$n3342
.sym 34356 $abc$35911$n5830
.sym 34357 user_btn2
.sym 34360 $abc$35911$n2962
.sym 34361 clk12_$glb_clk
.sym 34362 sys_rst_$glb_sr
.sym 34363 $abc$35911$n3202
.sym 34364 waittimer2_count[6]
.sym 34365 array_muxed1[26]
.sym 34366 array_muxed1[21]
.sym 34367 $abc$35911$n3199
.sym 34368 array_muxed1[31]
.sym 34369 $abc$35911$n3248
.sym 34370 array_muxed1[28]
.sym 34372 $abc$35911$n3801
.sym 34373 $abc$35911$n3801
.sym 34376 basesoc_uart_eventmanager_storage[1]
.sym 34377 $abc$35911$n3287
.sym 34380 $abc$35911$n3198
.sym 34381 $abc$35911$n2749
.sym 34382 basesoc_uart_eventmanager_storage[0]
.sym 34385 basesoc_timer0_eventmanager_storage
.sym 34386 $abc$35911$n3284
.sym 34387 $abc$35911$n3028
.sym 34388 $abc$35911$n3199
.sym 34389 $abc$35911$n3028
.sym 34390 $abc$35911$n3315
.sym 34391 $abc$35911$n5836
.sym 34392 $abc$35911$n3248
.sym 34393 eventmanager_status_w[2]
.sym 34394 $abc$35911$n3028
.sym 34395 basesoc_uart_phy_storage[27]
.sym 34396 $abc$35911$n3339_1
.sym 34397 basesoc_dat_w[1]
.sym 34398 $PACKER_VCC_NET
.sym 34405 $PACKER_VCC_NET
.sym 34411 waittimer2_count[3]
.sym 34412 waittimer2_count[5]
.sym 34413 waittimer2_count[0]
.sym 34414 waittimer2_count[4]
.sym 34415 waittimer2_count[1]
.sym 34421 waittimer2_count[6]
.sym 34422 $PACKER_VCC_NET
.sym 34425 waittimer2_count[2]
.sym 34433 waittimer2_count[7]
.sym 34436 $nextpnr_ICESTORM_LC_8$O
.sym 34439 waittimer2_count[0]
.sym 34442 $auto$alumacc.cc:474:replace_alu$5993.C[2]
.sym 34444 waittimer2_count[1]
.sym 34445 $PACKER_VCC_NET
.sym 34448 $auto$alumacc.cc:474:replace_alu$5993.C[3]
.sym 34450 waittimer2_count[2]
.sym 34451 $PACKER_VCC_NET
.sym 34452 $auto$alumacc.cc:474:replace_alu$5993.C[2]
.sym 34454 $auto$alumacc.cc:474:replace_alu$5993.C[4]
.sym 34456 $PACKER_VCC_NET
.sym 34457 waittimer2_count[3]
.sym 34458 $auto$alumacc.cc:474:replace_alu$5993.C[3]
.sym 34460 $auto$alumacc.cc:474:replace_alu$5993.C[5]
.sym 34462 waittimer2_count[4]
.sym 34463 $PACKER_VCC_NET
.sym 34464 $auto$alumacc.cc:474:replace_alu$5993.C[4]
.sym 34466 $auto$alumacc.cc:474:replace_alu$5993.C[6]
.sym 34468 $PACKER_VCC_NET
.sym 34469 waittimer2_count[5]
.sym 34470 $auto$alumacc.cc:474:replace_alu$5993.C[5]
.sym 34472 $auto$alumacc.cc:474:replace_alu$5993.C[7]
.sym 34474 waittimer2_count[6]
.sym 34475 $PACKER_VCC_NET
.sym 34476 $auto$alumacc.cc:474:replace_alu$5993.C[6]
.sym 34478 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 34480 waittimer2_count[7]
.sym 34481 $PACKER_VCC_NET
.sym 34482 $auto$alumacc.cc:474:replace_alu$5993.C[7]
.sym 34486 waittimer2_count[8]
.sym 34487 eventmanager_status_w[2]
.sym 34488 waittimer2_count[12]
.sym 34489 waittimer2_count[10]
.sym 34490 $abc$35911$n3343
.sym 34491 waittimer2_count[7]
.sym 34492 waittimer2_count[15]
.sym 34493 waittimer2_count[14]
.sym 34498 $abc$35911$n3193
.sym 34499 $abc$35911$n3248
.sym 34500 basesoc_uart_eventmanager_storage[0]
.sym 34501 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 34502 basesoc_adr[0]
.sym 34503 basesoc_uart_eventmanager_status_w[0]
.sym 34504 $abc$35911$n3196
.sym 34505 $abc$35911$n3202
.sym 34506 basesoc_adr[2]
.sym 34507 $abc$35911$n4805
.sym 34508 basesoc_picorv323[10]
.sym 34509 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 34512 $abc$35911$n172
.sym 34513 $abc$35911$n2751
.sym 34514 basesoc_picorv328[31]
.sym 34515 basesoc_adr[3]
.sym 34516 basesoc_uart_phy_rx
.sym 34517 $abc$35911$n232
.sym 34518 basesoc_picorv328[21]
.sym 34520 $abc$35911$n2876
.sym 34521 $abc$35911$n5838
.sym 34522 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 34534 waittimer2_count[11]
.sym 34535 waittimer2_count[13]
.sym 34536 waittimer2_count[9]
.sym 34539 $PACKER_VCC_NET
.sym 34545 waittimer2_count[12]
.sym 34546 waittimer2_count[10]
.sym 34550 waittimer2_count[14]
.sym 34551 waittimer2_count[8]
.sym 34557 waittimer2_count[15]
.sym 34558 $PACKER_VCC_NET
.sym 34559 $auto$alumacc.cc:474:replace_alu$5993.C[9]
.sym 34561 waittimer2_count[8]
.sym 34562 $PACKER_VCC_NET
.sym 34563 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 34565 $auto$alumacc.cc:474:replace_alu$5993.C[10]
.sym 34567 waittimer2_count[9]
.sym 34568 $PACKER_VCC_NET
.sym 34569 $auto$alumacc.cc:474:replace_alu$5993.C[9]
.sym 34571 $auto$alumacc.cc:474:replace_alu$5993.C[11]
.sym 34573 waittimer2_count[10]
.sym 34574 $PACKER_VCC_NET
.sym 34575 $auto$alumacc.cc:474:replace_alu$5993.C[10]
.sym 34577 $auto$alumacc.cc:474:replace_alu$5993.C[12]
.sym 34579 $PACKER_VCC_NET
.sym 34580 waittimer2_count[11]
.sym 34581 $auto$alumacc.cc:474:replace_alu$5993.C[11]
.sym 34583 $auto$alumacc.cc:474:replace_alu$5993.C[13]
.sym 34585 $PACKER_VCC_NET
.sym 34586 waittimer2_count[12]
.sym 34587 $auto$alumacc.cc:474:replace_alu$5993.C[12]
.sym 34589 $auto$alumacc.cc:474:replace_alu$5993.C[14]
.sym 34591 $PACKER_VCC_NET
.sym 34592 waittimer2_count[13]
.sym 34593 $auto$alumacc.cc:474:replace_alu$5993.C[13]
.sym 34595 $auto$alumacc.cc:474:replace_alu$5993.C[15]
.sym 34597 waittimer2_count[14]
.sym 34598 $PACKER_VCC_NET
.sym 34599 $auto$alumacc.cc:474:replace_alu$5993.C[14]
.sym 34601 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 34603 $PACKER_VCC_NET
.sym 34604 waittimer2_count[15]
.sym 34605 $auto$alumacc.cc:474:replace_alu$5993.C[15]
.sym 34609 $abc$35911$n176
.sym 34610 $abc$35911$n174
.sym 34612 $abc$35911$n3324
.sym 34614 $abc$35911$n178
.sym 34615 $abc$35911$n184
.sym 34616 $abc$35911$n172
.sym 34622 $abc$35911$n182
.sym 34625 basesoc_uart_phy_storage[4]
.sym 34627 $abc$35911$n3182
.sym 34628 $abc$35911$n2875_1
.sym 34630 eventmanager_status_w[2]
.sym 34631 $abc$35911$n5264
.sym 34632 $abc$35911$n2874_1
.sym 34635 basesoc_adr[2]
.sym 34636 $abc$35911$n3220
.sym 34637 basesoc_adr[1]
.sym 34639 $abc$35911$n3249
.sym 34640 array_muxed0[3]
.sym 34641 basesoc_adr[3]
.sym 34642 eventmanager_status_w[1]
.sym 34643 basesoc_adr[1]
.sym 34645 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 34650 basesoc_uart_eventmanager_storage[0]
.sym 34652 eventmanager_status_w[1]
.sym 34653 basesoc_adr[2]
.sym 34654 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 34655 basesoc_uart_eventmanager_pending_w[0]
.sym 34656 basesoc_uart_rx_fifo_readable
.sym 34660 $abc$35911$n2945
.sym 34661 eventsourceprocess1_old_trigger
.sym 34662 basesoc_uart_eventmanager_storage[1]
.sym 34663 basesoc_adr[1]
.sym 34665 sys_rst
.sym 34668 $abc$35911$n2946
.sym 34669 basesoc_dat_w[1]
.sym 34672 $abc$35911$n184
.sym 34673 waittimer2_count[16]
.sym 34675 $PACKER_VCC_NET
.sym 34677 $abc$35911$n3324
.sym 34679 basesoc_uart_eventmanager_pending_w[1]
.sym 34680 $abc$35911$n2875_1
.sym 34684 waittimer2_count[16]
.sym 34685 $PACKER_VCC_NET
.sym 34686 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 34689 basesoc_dat_w[1]
.sym 34690 sys_rst
.sym 34691 $abc$35911$n2945
.sym 34692 $abc$35911$n3324
.sym 34695 eventmanager_status_w[1]
.sym 34697 eventsourceprocess1_old_trigger
.sym 34701 basesoc_adr[2]
.sym 34702 basesoc_adr[1]
.sym 34703 basesoc_uart_eventmanager_storage[1]
.sym 34704 basesoc_uart_rx_fifo_readable
.sym 34707 basesoc_uart_eventmanager_storage[0]
.sym 34708 basesoc_uart_eventmanager_pending_w[0]
.sym 34709 basesoc_uart_eventmanager_pending_w[1]
.sym 34710 basesoc_uart_eventmanager_storage[1]
.sym 34713 $abc$35911$n2875_1
.sym 34714 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 34715 basesoc_adr[2]
.sym 34716 basesoc_uart_eventmanager_pending_w[1]
.sym 34722 $abc$35911$n2945
.sym 34728 $abc$35911$n184
.sym 34729 $abc$35911$n2946
.sym 34730 clk12_$glb_clk
.sym 34731 sys_rst_$glb_sr
.sym 34732 $abc$35911$n2810
.sym 34733 $abc$35911$n2751
.sym 34734 basesoc_adr[3]
.sym 34735 $abc$35911$n232
.sym 34736 $abc$35911$n4951
.sym 34737 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 34738 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 34739 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 34743 basesoc_picorv327[2]
.sym 34748 $abc$35911$n2873
.sym 34749 basesoc_uart_phy_rx_busy
.sym 34750 basesoc_uart_phy_storage[6]
.sym 34751 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 34753 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 34754 picorv32.mem_do_wdata
.sym 34756 basesoc_we
.sym 34758 basesoc_uart_phy_storage[25]
.sym 34759 basesoc_uart_phy_storage[11]
.sym 34761 array_muxed0[12]
.sym 34762 basesoc_we
.sym 34763 array_muxed0[13]
.sym 34764 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 34767 $abc$35911$n2751
.sym 34774 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 34775 $abc$35911$n6130
.sym 34776 $abc$35911$n5453
.sym 34777 $abc$35911$n5269_1
.sym 34783 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 34784 $abc$35911$n4752_1
.sym 34785 $abc$35911$n2874_1
.sym 34786 $abc$35911$n4783_1
.sym 34788 basesoc_adr[0]
.sym 34789 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 34790 basesoc_uart_phy_storage[0]
.sym 34791 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 34794 $abc$35911$n5820
.sym 34796 $abc$35911$n3220
.sym 34799 $abc$35911$n3249
.sym 34801 basesoc_uart_phy_rx_busy
.sym 34802 eventmanager_status_w[1]
.sym 34803 $abc$35911$n4753_1
.sym 34804 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 34806 $abc$35911$n4752_1
.sym 34807 $abc$35911$n3220
.sym 34809 $abc$35911$n4753_1
.sym 34812 $abc$35911$n3249
.sym 34813 basesoc_adr[0]
.sym 34814 $abc$35911$n5453
.sym 34815 $abc$35911$n4783_1
.sym 34819 basesoc_uart_phy_storage[0]
.sym 34820 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 34827 eventmanager_status_w[1]
.sym 34831 $abc$35911$n3249
.sym 34832 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 34833 $abc$35911$n2874_1
.sym 34836 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 34837 $abc$35911$n5269_1
.sym 34838 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 34839 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 34843 basesoc_uart_phy_rx_busy
.sym 34845 $abc$35911$n5820
.sym 34848 basesoc_uart_phy_rx_busy
.sym 34849 $abc$35911$n6130
.sym 34853 clk12_$glb_clk
.sym 34854 sys_rst_$glb_sr
.sym 34855 $abc$35911$n4756_1
.sym 34856 basesoc_uart_phy_rx_reg[1]
.sym 34857 $abc$35911$n4761_1
.sym 34859 $abc$35911$n4755_1
.sym 34860 $abc$35911$n4762_1
.sym 34861 basesoc_uart_phy_rx_reg[2]
.sym 34862 basesoc_uart_phy_storage[25]
.sym 34867 basesoc_picorv323[12]
.sym 34869 $abc$35911$n5268
.sym 34870 $abc$35911$n232
.sym 34871 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 34872 basesoc_uart_phy_storage[21]
.sym 34873 $abc$35911$n5269_1
.sym 34874 array_muxed0[4]
.sym 34876 $abc$35911$n5274
.sym 34877 basesoc_uart_phy_storage[10]
.sym 34878 basesoc_adr[3]
.sym 34879 $abc$35911$n4952
.sym 34880 basesoc_uart_phy_storage[27]
.sym 34881 $abc$35911$n232
.sym 34882 $abc$35911$n3851
.sym 34884 $abc$35911$n4667
.sym 34885 $abc$35911$n4668
.sym 34887 array_muxed0[12]
.sym 34899 $abc$35911$n132
.sym 34901 basesoc_uart_phy_storage[4]
.sym 34905 $abc$35911$n140
.sym 34906 basesoc_adr[0]
.sym 34907 $abc$35911$n132
.sym 34909 basesoc_adr[1]
.sym 34912 basesoc_uart_phy_rx_reg[0]
.sym 34914 $abc$35911$n2792
.sym 34918 basesoc_uart_phy_rx_reg[2]
.sym 34920 basesoc_uart_phy_storage[0]
.sym 34929 basesoc_adr[1]
.sym 34930 basesoc_adr[0]
.sym 34931 $abc$35911$n140
.sym 34932 basesoc_uart_phy_storage[4]
.sym 34938 basesoc_uart_phy_rx_reg[2]
.sym 34941 basesoc_uart_phy_rx_reg[0]
.sym 34947 basesoc_uart_phy_storage[0]
.sym 34948 $abc$35911$n132
.sym 34949 basesoc_adr[0]
.sym 34950 basesoc_adr[1]
.sym 34971 $abc$35911$n132
.sym 34975 $abc$35911$n2792
.sym 34976 clk12_$glb_clk
.sym 34977 sys_rst_$glb_sr
.sym 34978 $abc$35911$n4656
.sym 34979 $abc$35911$n4668
.sym 34980 array_muxed0[12]
.sym 34981 array_muxed0[13]
.sym 34982 $abc$35911$n4613_1
.sym 34983 $abc$35911$n4612_1
.sym 34984 $abc$35911$n4655
.sym 34985 $abc$35911$n4654
.sym 34986 $abc$35911$n4785
.sym 34988 $abc$35911$n3068
.sym 34990 $abc$35911$n3022
.sym 34991 basesoc_picorv327[7]
.sym 34992 basesoc_picorv323[2]
.sym 34994 basesoc_we
.sym 34995 $abc$35911$n122
.sym 34996 basesoc_picorv327[4]
.sym 34997 basesoc_uart_phy_storage[17]
.sym 34999 basesoc_picorv32_trap
.sym 35000 picorv32.mem_wordsize[1]
.sym 35001 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35003 basesoc_uart_phy_storage[4]
.sym 35004 basesoc_uart_phy_rx_reg[3]
.sym 35005 basesoc_picorv328[16]
.sym 35006 $abc$35911$n4519
.sym 35007 basesoc_uart_phy_storage[2]
.sym 35009 $abc$35911$n2810
.sym 35010 basesoc_picorv327[14]
.sym 35011 basesoc_picorv327[8]
.sym 35012 basesoc_uart_phy_storage[7]
.sym 35013 picorv32.alu_out_q[2]
.sym 35019 $abc$35911$n2884_1
.sym 35021 basesoc_picorv328[16]
.sym 35022 $abc$35911$n6136
.sym 35023 basesoc_uart_phy_rx_busy
.sym 35025 $abc$35911$n6142
.sym 35027 $abc$35911$n4452_1
.sym 35029 $abc$35911$n6134
.sym 35032 $abc$35911$n122
.sym 35033 $abc$35911$n4627
.sym 35034 basesoc_picorv328[10]
.sym 35036 basesoc_picorv327[16]
.sym 35042 basesoc_picorv327[10]
.sym 35044 $abc$35911$n140
.sym 35045 $abc$35911$n4454_1
.sym 35050 basesoc_picorv327[10]
.sym 35053 $abc$35911$n6134
.sym 35054 basesoc_uart_phy_rx_busy
.sym 35058 $abc$35911$n4627
.sym 35059 basesoc_picorv327[10]
.sym 35060 $abc$35911$n4452_1
.sym 35061 basesoc_picorv328[10]
.sym 35064 basesoc_uart_phy_rx_busy
.sym 35065 $abc$35911$n6136
.sym 35071 basesoc_uart_phy_rx_busy
.sym 35073 $abc$35911$n6142
.sym 35076 $abc$35911$n2884_1
.sym 35077 $abc$35911$n4454_1
.sym 35078 basesoc_picorv328[16]
.sym 35079 basesoc_picorv327[16]
.sym 35083 $abc$35911$n122
.sym 35088 $abc$35911$n2884_1
.sym 35089 $abc$35911$n4454_1
.sym 35090 basesoc_picorv328[10]
.sym 35091 basesoc_picorv327[10]
.sym 35097 $abc$35911$n140
.sym 35099 clk12_$glb_clk
.sym 35100 sys_rst_$glb_sr
.sym 35101 picorv32.alu_out_q[22]
.sym 35102 $abc$35911$n4696_1
.sym 35103 $abc$35911$n4541_1
.sym 35104 $abc$35911$n4540_1
.sym 35105 $abc$35911$n4695_1
.sym 35106 $abc$35911$n4697_1
.sym 35107 $abc$35911$n4653
.sym 35108 picorv32.alu_out_q[14]
.sym 35109 $abc$35911$n4809
.sym 35113 $abc$35911$n4454_1
.sym 35114 basesoc_picorv323[4]
.sym 35115 basesoc_uart_phy_storage[1]
.sym 35116 basesoc_picorv323[2]
.sym 35117 $abc$35911$n3801
.sym 35118 $abc$35911$n3043
.sym 35119 $abc$35911$n4822
.sym 35120 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35121 $abc$35911$n3043
.sym 35122 $abc$35911$n3801
.sym 35123 array_muxed0[0]
.sym 35124 basesoc_picorv327[8]
.sym 35125 basesoc_picorv327[17]
.sym 35126 basesoc_uart_phy_storage[17]
.sym 35128 $abc$35911$n4450_1
.sym 35129 basesoc_picorv328[8]
.sym 35130 basesoc_picorv327[2]
.sym 35132 $abc$35911$n4525
.sym 35133 $abc$35911$n4768_1
.sym 35134 basesoc_uart_phy_storage[19]
.sym 35135 basesoc_uart_phy_storage[3]
.sym 35136 basesoc_uart_phy_storage[20]
.sym 35142 basesoc_uart_phy_storage[3]
.sym 35144 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 35145 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 35146 basesoc_uart_phy_storage[6]
.sym 35147 basesoc_uart_phy_storage[1]
.sym 35150 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 35151 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 35152 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 35153 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 35154 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 35157 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 35160 basesoc_uart_phy_storage[5]
.sym 35163 basesoc_uart_phy_storage[4]
.sym 35166 basesoc_uart_phy_storage[0]
.sym 35167 basesoc_uart_phy_storage[2]
.sym 35172 basesoc_uart_phy_storage[7]
.sym 35174 $auto$alumacc.cc:474:replace_alu$6038.C[1]
.sym 35176 basesoc_uart_phy_storage[0]
.sym 35177 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 35180 $auto$alumacc.cc:474:replace_alu$6038.C[2]
.sym 35182 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 35183 basesoc_uart_phy_storage[1]
.sym 35184 $auto$alumacc.cc:474:replace_alu$6038.C[1]
.sym 35186 $auto$alumacc.cc:474:replace_alu$6038.C[3]
.sym 35188 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 35189 basesoc_uart_phy_storage[2]
.sym 35190 $auto$alumacc.cc:474:replace_alu$6038.C[2]
.sym 35192 $auto$alumacc.cc:474:replace_alu$6038.C[4]
.sym 35194 basesoc_uart_phy_storage[3]
.sym 35195 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 35196 $auto$alumacc.cc:474:replace_alu$6038.C[3]
.sym 35198 $auto$alumacc.cc:474:replace_alu$6038.C[5]
.sym 35200 basesoc_uart_phy_storage[4]
.sym 35201 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 35202 $auto$alumacc.cc:474:replace_alu$6038.C[4]
.sym 35204 $auto$alumacc.cc:474:replace_alu$6038.C[6]
.sym 35206 basesoc_uart_phy_storage[5]
.sym 35207 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 35208 $auto$alumacc.cc:474:replace_alu$6038.C[5]
.sym 35210 $auto$alumacc.cc:474:replace_alu$6038.C[7]
.sym 35212 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 35213 basesoc_uart_phy_storage[6]
.sym 35214 $auto$alumacc.cc:474:replace_alu$6038.C[6]
.sym 35216 $auto$alumacc.cc:474:replace_alu$6038.C[8]
.sym 35218 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 35219 basesoc_uart_phy_storage[7]
.sym 35220 $auto$alumacc.cc:474:replace_alu$6038.C[7]
.sym 35224 $abc$35911$n4765_1
.sym 35225 basesoc_uart_phy_storage[13]
.sym 35226 $abc$35911$n4768_1
.sym 35227 $abc$35911$n3155
.sym 35228 $abc$35911$n3154
.sym 35229 picorv32.alu_out_q[2]
.sym 35230 $abc$35911$n3159_1
.sym 35231 $abc$35911$n3153
.sym 35233 $abc$35911$n4831
.sym 35236 picorv32.alu_out_q[10]
.sym 35237 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35239 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35243 $PACKER_VCC_NET
.sym 35244 $abc$35911$n4542
.sym 35245 $abc$35911$n4452_1
.sym 35246 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 35247 basesoc_picorv323[3]
.sym 35249 basesoc_picorv323[2]
.sym 35250 basesoc_picorv328[20]
.sym 35251 basesoc_uart_phy_storage[23]
.sym 35252 $abc$35911$n4698_1
.sym 35253 basesoc_picorv327[14]
.sym 35254 basesoc_picorv327[30]
.sym 35255 basesoc_picorv32_trap
.sym 35256 picorv32.alu_out_q[12]
.sym 35257 basesoc_picorv328[10]
.sym 35258 basesoc_uart_phy_storage[25]
.sym 35259 basesoc_uart_phy_storage[28]
.sym 35260 $auto$alumacc.cc:474:replace_alu$6038.C[8]
.sym 35265 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 35266 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 35267 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 35269 basesoc_uart_phy_storage[12]
.sym 35270 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 35271 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 35272 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 35273 basesoc_uart_phy_storage[10]
.sym 35276 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 35277 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 35282 basesoc_uart_phy_storage[15]
.sym 35286 basesoc_uart_phy_storage[11]
.sym 35288 basesoc_uart_phy_storage[14]
.sym 35290 basesoc_uart_phy_storage[13]
.sym 35294 basesoc_uart_phy_storage[9]
.sym 35296 basesoc_uart_phy_storage[8]
.sym 35297 $auto$alumacc.cc:474:replace_alu$6038.C[9]
.sym 35299 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 35300 basesoc_uart_phy_storage[8]
.sym 35301 $auto$alumacc.cc:474:replace_alu$6038.C[8]
.sym 35303 $auto$alumacc.cc:474:replace_alu$6038.C[10]
.sym 35305 basesoc_uart_phy_storage[9]
.sym 35306 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 35307 $auto$alumacc.cc:474:replace_alu$6038.C[9]
.sym 35309 $auto$alumacc.cc:474:replace_alu$6038.C[11]
.sym 35311 basesoc_uart_phy_storage[10]
.sym 35312 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 35313 $auto$alumacc.cc:474:replace_alu$6038.C[10]
.sym 35315 $auto$alumacc.cc:474:replace_alu$6038.C[12]
.sym 35317 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 35318 basesoc_uart_phy_storage[11]
.sym 35319 $auto$alumacc.cc:474:replace_alu$6038.C[11]
.sym 35321 $auto$alumacc.cc:474:replace_alu$6038.C[13]
.sym 35323 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 35324 basesoc_uart_phy_storage[12]
.sym 35325 $auto$alumacc.cc:474:replace_alu$6038.C[12]
.sym 35327 $auto$alumacc.cc:474:replace_alu$6038.C[14]
.sym 35329 basesoc_uart_phy_storage[13]
.sym 35330 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 35331 $auto$alumacc.cc:474:replace_alu$6038.C[13]
.sym 35333 $auto$alumacc.cc:474:replace_alu$6038.C[15]
.sym 35335 basesoc_uart_phy_storage[14]
.sym 35336 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 35337 $auto$alumacc.cc:474:replace_alu$6038.C[14]
.sym 35339 $auto$alumacc.cc:474:replace_alu$6038.C[16]
.sym 35341 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 35342 basesoc_uart_phy_storage[15]
.sym 35343 $auto$alumacc.cc:474:replace_alu$6038.C[15]
.sym 35347 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 35348 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 35349 $abc$35911$n3158
.sym 35350 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 35351 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 35353 $abc$35911$n3728
.sym 35354 $abc$35911$n3156
.sym 35355 basesoc_uart_phy_storage[12]
.sym 35359 basesoc_uart_phy_storage[15]
.sym 35360 basesoc_picorv327[14]
.sym 35361 basesoc_uart_phy_storage[8]
.sym 35362 $abc$35911$n3155
.sym 35363 $abc$35911$n4452_1
.sym 35364 $abc$35911$n2884_1
.sym 35365 basesoc_picorv327[3]
.sym 35366 basesoc_picorv327[7]
.sym 35367 basesoc_picorv327[8]
.sym 35368 $abc$35911$n4487
.sym 35369 basesoc_picorv327[15]
.sym 35371 $abc$35911$n4952
.sym 35372 basesoc_uart_phy_storage[27]
.sym 35373 basesoc_picorv327[19]
.sym 35375 picorv32.is_lui_auipc_jal
.sym 35376 $abc$35911$n3728
.sym 35377 basesoc_picorv327[20]
.sym 35378 $abc$35911$n130
.sym 35379 basesoc_picorv327[2]
.sym 35380 basesoc_picorv327[4]
.sym 35381 $abc$35911$n3851
.sym 35382 $abc$35911$n4668
.sym 35383 $auto$alumacc.cc:474:replace_alu$6038.C[16]
.sym 35388 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 35391 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 35393 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 35394 basesoc_uart_phy_storage[16]
.sym 35396 basesoc_uart_phy_storage[17]
.sym 35397 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 35398 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 35403 basesoc_uart_phy_storage[18]
.sym 35404 basesoc_uart_phy_storage[19]
.sym 35405 basesoc_uart_phy_storage[22]
.sym 35406 basesoc_uart_phy_storage[20]
.sym 35407 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 35410 basesoc_uart_phy_storage[21]
.sym 35411 basesoc_uart_phy_storage[23]
.sym 35412 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 35413 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 35420 $auto$alumacc.cc:474:replace_alu$6038.C[17]
.sym 35422 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 35423 basesoc_uart_phy_storage[16]
.sym 35424 $auto$alumacc.cc:474:replace_alu$6038.C[16]
.sym 35426 $auto$alumacc.cc:474:replace_alu$6038.C[18]
.sym 35428 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 35429 basesoc_uart_phy_storage[17]
.sym 35430 $auto$alumacc.cc:474:replace_alu$6038.C[17]
.sym 35432 $auto$alumacc.cc:474:replace_alu$6038.C[19]
.sym 35434 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 35435 basesoc_uart_phy_storage[18]
.sym 35436 $auto$alumacc.cc:474:replace_alu$6038.C[18]
.sym 35438 $auto$alumacc.cc:474:replace_alu$6038.C[20]
.sym 35440 basesoc_uart_phy_storage[19]
.sym 35441 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 35442 $auto$alumacc.cc:474:replace_alu$6038.C[19]
.sym 35444 $auto$alumacc.cc:474:replace_alu$6038.C[21]
.sym 35446 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 35447 basesoc_uart_phy_storage[20]
.sym 35448 $auto$alumacc.cc:474:replace_alu$6038.C[20]
.sym 35450 $auto$alumacc.cc:474:replace_alu$6038.C[22]
.sym 35452 basesoc_uart_phy_storage[21]
.sym 35453 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 35454 $auto$alumacc.cc:474:replace_alu$6038.C[21]
.sym 35456 $auto$alumacc.cc:474:replace_alu$6038.C[23]
.sym 35458 basesoc_uart_phy_storage[22]
.sym 35459 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 35460 $auto$alumacc.cc:474:replace_alu$6038.C[22]
.sym 35462 $auto$alumacc.cc:474:replace_alu$6038.C[24]
.sym 35464 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 35465 basesoc_uart_phy_storage[23]
.sym 35466 $auto$alumacc.cc:474:replace_alu$6038.C[23]
.sym 35470 $abc$35911$n3921
.sym 35471 $abc$35911$n3939
.sym 35472 basesoc_uart_phy_storage[26]
.sym 35473 $abc$35911$n4449
.sym 35474 $abc$35911$n6631
.sym 35475 basesoc_uart_phy_storage[28]
.sym 35476 $abc$35911$n4952
.sym 35477 $abc$35911$n3940
.sym 35482 basesoc_picorv327[23]
.sym 35483 $abc$35911$n3833
.sym 35484 picorv32.instr_sub
.sym 35485 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35486 basesoc_picorv327[10]
.sym 35487 basesoc_picorv327[19]
.sym 35489 picorv32.instr_sub
.sym 35490 $abc$35911$n4549
.sym 35491 basesoc_picorv327[23]
.sym 35492 basesoc_picorv327[4]
.sym 35493 $abc$35911$n3158
.sym 35494 picorv32.alu_out_q[2]
.sym 35495 basesoc_picorv327[8]
.sym 35497 picorv32.cpuregs_rs1[8]
.sym 35498 $abc$35911$n4259
.sym 35499 basesoc_picorv327[5]
.sym 35501 basesoc_picorv327[30]
.sym 35502 basesoc_picorv327[14]
.sym 35503 $abc$35911$n3886
.sym 35504 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 35505 basesoc_picorv327[1]
.sym 35506 $auto$alumacc.cc:474:replace_alu$6038.C[24]
.sym 35512 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 35513 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 35515 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 35516 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 35517 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 35519 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 35520 basesoc_uart_phy_storage[30]
.sym 35523 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 35526 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 35529 basesoc_uart_phy_storage[26]
.sym 35530 basesoc_uart_phy_storage[25]
.sym 35532 basesoc_uart_phy_storage[27]
.sym 35533 basesoc_uart_phy_storage[24]
.sym 35535 basesoc_uart_phy_storage[29]
.sym 35539 basesoc_uart_phy_storage[31]
.sym 35540 basesoc_uart_phy_storage[28]
.sym 35543 $auto$alumacc.cc:474:replace_alu$6038.C[25]
.sym 35545 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 35546 basesoc_uart_phy_storage[24]
.sym 35547 $auto$alumacc.cc:474:replace_alu$6038.C[24]
.sym 35549 $auto$alumacc.cc:474:replace_alu$6038.C[26]
.sym 35551 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 35552 basesoc_uart_phy_storage[25]
.sym 35553 $auto$alumacc.cc:474:replace_alu$6038.C[25]
.sym 35555 $auto$alumacc.cc:474:replace_alu$6038.C[27]
.sym 35557 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 35558 basesoc_uart_phy_storage[26]
.sym 35559 $auto$alumacc.cc:474:replace_alu$6038.C[26]
.sym 35561 $auto$alumacc.cc:474:replace_alu$6038.C[28]
.sym 35563 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 35564 basesoc_uart_phy_storage[27]
.sym 35565 $auto$alumacc.cc:474:replace_alu$6038.C[27]
.sym 35567 $auto$alumacc.cc:474:replace_alu$6038.C[29]
.sym 35569 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 35570 basesoc_uart_phy_storage[28]
.sym 35571 $auto$alumacc.cc:474:replace_alu$6038.C[28]
.sym 35573 $auto$alumacc.cc:474:replace_alu$6038.C[30]
.sym 35575 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 35576 basesoc_uart_phy_storage[29]
.sym 35577 $auto$alumacc.cc:474:replace_alu$6038.C[29]
.sym 35579 $auto$alumacc.cc:474:replace_alu$6038.C[31]
.sym 35581 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 35582 basesoc_uart_phy_storage[30]
.sym 35583 $auto$alumacc.cc:474:replace_alu$6038.C[30]
.sym 35585 $auto$alumacc.cc:474:replace_alu$6038.C[32]
.sym 35587 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 35588 basesoc_uart_phy_storage[31]
.sym 35589 $auto$alumacc.cc:474:replace_alu$6038.C[31]
.sym 35593 $abc$35911$n4387_1
.sym 35594 $abc$35911$n3974_1
.sym 35595 $abc$35911$n3917
.sym 35596 picorv32.alu_out_q[0]
.sym 35597 picorv32.alu_out_q[16]
.sym 35598 $abc$35911$n3956
.sym 35599 $abc$35911$n3975_1
.sym 35600 $abc$35911$n3920
.sym 35602 basesoc_uart_phy_storage[30]
.sym 35603 basesoc_picorv327[1]
.sym 35605 basesoc_picorv327[22]
.sym 35606 $abc$35911$n3399_1
.sym 35607 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35608 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35609 basesoc_picorv327[21]
.sym 35610 picorv32.instr_beq
.sym 35611 basesoc_picorv327[30]
.sym 35612 $abc$35911$n3144
.sym 35613 picorv32.reg_pc[2]
.sym 35614 $abc$35911$n3130
.sym 35616 $abc$35911$n2889
.sym 35617 basesoc_picorv327[2]
.sym 35618 $abc$35911$n231
.sym 35619 basesoc_uart_phy_storage[24]
.sym 35620 picorv32.latched_compr
.sym 35621 $abc$35911$n4666
.sym 35623 $abc$35911$n3683
.sym 35624 picorv32.cpu_state[2]
.sym 35625 basesoc_uart_phy_storage[31]
.sym 35626 $abc$35911$n3685
.sym 35627 picorv32.latched_stalu
.sym 35628 $abc$35911$n4450_1
.sym 35629 $auto$alumacc.cc:474:replace_alu$6038.C[32]
.sym 35634 $abc$35911$n3889
.sym 35635 $abc$35911$n3939
.sym 35637 $abc$35911$n3886
.sym 35638 $abc$35911$n3010
.sym 35639 $abc$35911$n3887_1
.sym 35640 basesoc_picorv327[7]
.sym 35641 $abc$35911$n3937
.sym 35642 basesoc_picorv327[3]
.sym 35643 $abc$35911$n3941
.sym 35644 $abc$35911$n3900
.sym 35645 $abc$35911$n3895
.sym 35647 $abc$35911$n3938
.sym 35648 $abc$35911$n4252
.sym 35652 $abc$35911$n2889
.sym 35654 $abc$35911$n3392_1
.sym 35656 basesoc_picorv327[8]
.sym 35658 $abc$35911$n4259
.sym 35660 $abc$35911$n3896
.sym 35661 basesoc_picorv327[1]
.sym 35664 basesoc_picorv327[9]
.sym 35665 $abc$35911$n3942
.sym 35670 $auto$alumacc.cc:474:replace_alu$6038.C[32]
.sym 35673 $abc$35911$n3886
.sym 35674 $abc$35911$n3942
.sym 35675 basesoc_picorv327[9]
.sym 35676 $abc$35911$n3010
.sym 35679 basesoc_picorv327[1]
.sym 35680 basesoc_picorv327[3]
.sym 35681 $abc$35911$n2889
.sym 35682 $abc$35911$n3886
.sym 35686 $abc$35911$n3889
.sym 35687 $abc$35911$n4252
.sym 35688 $abc$35911$n3392_1
.sym 35691 $abc$35911$n3895
.sym 35692 $abc$35911$n3896
.sym 35693 $abc$35911$n3010
.sym 35694 $abc$35911$n3900
.sym 35697 $abc$35911$n3939
.sym 35698 $abc$35911$n3392_1
.sym 35699 $abc$35911$n4259
.sym 35700 $abc$35911$n3941
.sym 35703 $abc$35911$n3938
.sym 35704 $abc$35911$n3937
.sym 35705 basesoc_picorv327[8]
.sym 35706 $abc$35911$n3887_1
.sym 35710 $abc$35911$n2889
.sym 35712 basesoc_picorv327[7]
.sym 35713 $abc$35911$n3109_$glb_ce
.sym 35714 clk12_$glb_clk
.sym 35716 $abc$35911$n3972_1
.sym 35717 $abc$35911$n3973_1
.sym 35718 basesoc_picorv327[5]
.sym 35719 $abc$35911$n3916
.sym 35720 basesoc_picorv327[13]
.sym 35721 $abc$35911$n3944_1
.sym 35722 basesoc_picorv327[9]
.sym 35723 $abc$35911$n3976_1
.sym 35724 picorv32.cpuregs_rs1[5]
.sym 35725 picorv32.reg_pc[17]
.sym 35727 $abc$35911$n3049
.sym 35728 basesoc_picorv327[26]
.sym 35729 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35730 $abc$35911$n3887_1
.sym 35731 $abc$35911$n3932
.sym 35732 $abc$35911$n4487
.sym 35733 picorv32.reg_pc[13]
.sym 35734 $abc$35911$n4570
.sym 35735 $abc$35911$n3918
.sym 35736 $abc$35911$n4252
.sym 35738 basesoc_picorv327[2]
.sym 35739 picorv32.cpu_state[2]
.sym 35740 basesoc_picorv327[14]
.sym 35741 $abc$35911$n3884_1
.sym 35742 basesoc_picorv32_trap
.sym 35743 basesoc_picorv327[1]
.sym 35744 picorv32.alu_out_q[16]
.sym 35745 basesoc_picorv327[9]
.sym 35747 basesoc_picorv327[28]
.sym 35748 $abc$35911$n2902
.sym 35749 $abc$35911$n4456_1
.sym 35750 basesoc_picorv327[30]
.sym 35751 picorv32.alu_out_q[26]
.sym 35757 $abc$35911$n3887_1
.sym 35759 $abc$35911$n3392_1
.sym 35760 $abc$35911$n3891
.sym 35761 basesoc_picorv327[2]
.sym 35762 $abc$35911$n4253
.sym 35763 $abc$35911$n3399_1
.sym 35765 $abc$35911$n4265
.sym 35768 basesoc_picorv327[1]
.sym 35769 picorv32.cpu_state[2]
.sym 35770 $abc$35911$n3980_1
.sym 35771 basesoc_picorv327[8]
.sym 35773 $abc$35911$n4252
.sym 35774 $abc$35911$n3983
.sym 35775 $abc$35911$n3899
.sym 35776 basesoc_picorv327[1]
.sym 35777 basesoc_picorv327[14]
.sym 35778 $abc$35911$n3978_1
.sym 35779 $abc$35911$n3890
.sym 35780 picorv32.cpu_state[5]
.sym 35781 $abc$35911$n3887_1
.sym 35783 $abc$35911$n3979_1
.sym 35784 picorv32.reg_pc[14]
.sym 35785 $abc$35911$n4259
.sym 35787 picorv32.cpu_state[5]
.sym 35788 picorv32.cpu_state[5]
.sym 35790 basesoc_picorv327[1]
.sym 35791 $abc$35911$n3891
.sym 35792 $abc$35911$n3890
.sym 35793 $abc$35911$n3887_1
.sym 35797 $abc$35911$n3899
.sym 35798 picorv32.cpu_state[2]
.sym 35799 picorv32.reg_pc[14]
.sym 35802 $abc$35911$n3392_1
.sym 35803 $abc$35911$n4265
.sym 35804 $abc$35911$n3980_1
.sym 35805 $abc$35911$n3983
.sym 35808 picorv32.cpu_state[5]
.sym 35809 basesoc_picorv327[2]
.sym 35810 $abc$35911$n4253
.sym 35811 $abc$35911$n3399_1
.sym 35814 basesoc_picorv327[14]
.sym 35815 $abc$35911$n3978_1
.sym 35816 $abc$35911$n3887_1
.sym 35817 $abc$35911$n3979_1
.sym 35820 picorv32.cpu_state[5]
.sym 35821 basesoc_picorv327[14]
.sym 35822 $abc$35911$n4265
.sym 35823 $abc$35911$n3399_1
.sym 35826 $abc$35911$n3399_1
.sym 35827 picorv32.cpu_state[5]
.sym 35828 $abc$35911$n4252
.sym 35829 basesoc_picorv327[1]
.sym 35832 $abc$35911$n4259
.sym 35833 $abc$35911$n3399_1
.sym 35834 basesoc_picorv327[8]
.sym 35835 picorv32.cpu_state[5]
.sym 35836 $abc$35911$n3109_$glb_ce
.sym 35837 clk12_$glb_clk
.sym 35839 $abc$35911$n4086_1
.sym 35840 $abc$35911$n4085
.sym 35841 $abc$35911$n3945
.sym 35842 picorv32.reg_pc[14]
.sym 35843 $abc$35911$n4015
.sym 35844 $abc$35911$n3988_1
.sym 35845 $abc$35911$n4016
.sym 35846 $abc$35911$n3949
.sym 35847 basesoc_picorv327[14]
.sym 35849 $abc$35911$n3801
.sym 35851 picorv32.irq_state[0]
.sym 35852 basesoc_picorv327[9]
.sym 35854 basesoc_picorv327[10]
.sym 35855 picorv32.reg_pc[23]
.sym 35856 picorv32.irq_state[1]
.sym 35857 picorv32.is_slti_blt_slt
.sym 35858 $abc$35911$n3886
.sym 35859 picorv32.cpuregs_rs1[13]
.sym 35860 picorv32.irq_state[0]
.sym 35861 $abc$35911$n3887_1
.sym 35862 basesoc_picorv327[15]
.sym 35863 $abc$35911$n3896
.sym 35864 $abc$35911$n3728
.sym 35865 basesoc_picorv327[19]
.sym 35866 picorv32.is_lui_auipc_jal
.sym 35867 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35868 basesoc_picorv327[14]
.sym 35869 basesoc_picorv327[20]
.sym 35871 basesoc_picorv327[9]
.sym 35872 $abc$35911$n3851
.sym 35873 picorv32.cpu_state[5]
.sym 35881 $abc$35911$n4014_1
.sym 35882 $abc$35911$n4024
.sym 35884 picorv32.cpu_state[2]
.sym 35885 basesoc_picorv327[19]
.sym 35886 $abc$35911$n3399_1
.sym 35887 picorv32.cpuregs_rs1[1]
.sym 35888 $abc$35911$n4013
.sym 35890 picorv32.is_lui_auipc_jal
.sym 35891 $abc$35911$n4271
.sym 35892 $abc$35911$n4017_1
.sym 35893 basesoc_picorv327[19]
.sym 35894 $abc$35911$n4270
.sym 35895 $abc$35911$n4021
.sym 35896 $abc$35911$n3892_1
.sym 35897 picorv32.cpu_state[5]
.sym 35898 $abc$35911$n3392_1
.sym 35899 picorv32.mem_do_wdata
.sym 35900 $abc$35911$n4015
.sym 35901 $abc$35911$n3988_1
.sym 35902 picorv32.cpu_state[5]
.sym 35903 basesoc_picorv327[20]
.sym 35905 picorv32.mem_do_prefetch
.sym 35906 $abc$35911$n4020_1
.sym 35907 picorv32.cpuregs_rs1[15]
.sym 35908 $abc$35911$n2902
.sym 35909 $abc$35911$n3887_1
.sym 35910 $abc$35911$n3010
.sym 35913 picorv32.cpu_state[5]
.sym 35914 $abc$35911$n4270
.sym 35915 $abc$35911$n3399_1
.sym 35916 basesoc_picorv327[19]
.sym 35919 $abc$35911$n4017_1
.sym 35920 $abc$35911$n4015
.sym 35921 $abc$35911$n4270
.sym 35922 $abc$35911$n3392_1
.sym 35925 $abc$35911$n3399_1
.sym 35926 basesoc_picorv327[20]
.sym 35927 $abc$35911$n4271
.sym 35928 picorv32.cpu_state[5]
.sym 35931 picorv32.is_lui_auipc_jal
.sym 35932 picorv32.cpu_state[2]
.sym 35933 picorv32.cpuregs_rs1[1]
.sym 35934 $abc$35911$n3892_1
.sym 35937 picorv32.cpu_state[2]
.sym 35938 $abc$35911$n3988_1
.sym 35939 picorv32.cpuregs_rs1[15]
.sym 35940 picorv32.is_lui_auipc_jal
.sym 35943 $abc$35911$n4014_1
.sym 35944 basesoc_picorv327[19]
.sym 35945 $abc$35911$n4013
.sym 35946 $abc$35911$n3887_1
.sym 35950 $abc$35911$n2902
.sym 35951 picorv32.mem_do_prefetch
.sym 35952 picorv32.mem_do_wdata
.sym 35955 $abc$35911$n3010
.sym 35956 $abc$35911$n4021
.sym 35957 $abc$35911$n4020_1
.sym 35958 $abc$35911$n4024
.sym 35959 $abc$35911$n3109_$glb_ce
.sym 35960 clk12_$glb_clk
.sym 35962 $abc$35911$n4074_1
.sym 35963 $abc$35911$n4076
.sym 35964 $abc$35911$n5438_1
.sym 35965 basesoc_picorv327[28]
.sym 35966 $abc$35911$n4075
.sym 35967 $abc$35911$n4567
.sym 35968 $abc$35911$n4079
.sym 35969 picorv32.cpuregs_wrdata[12]
.sym 35974 basesoc_picorv327[30]
.sym 35975 $abc$35911$n231
.sym 35976 basesoc_picorv327[17]
.sym 35977 basesoc_picorv327[16]
.sym 35978 basesoc_picorv327[0]
.sym 35979 $abc$35911$n4271
.sym 35980 picorv32.instr_bge
.sym 35981 basesoc_picorv327[22]
.sym 35982 $abc$35911$n4268
.sym 35983 picorv32.reg_pc[9]
.sym 35984 $abc$35911$n231
.sym 35986 $abc$35911$n232
.sym 35988 basesoc_picorv327[30]
.sym 35989 picorv32.cpu_state[3]
.sym 35990 $abc$35911$n3886
.sym 35991 picorv32.irq_state[1]
.sym 35992 picorv32.reg_pc[19]
.sym 35993 picorv32.cpuregs_rs1[15]
.sym 35994 picorv32.alu_out_q[2]
.sym 35995 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 35996 $abc$35911$n3925
.sym 35997 basesoc_picorv327[20]
.sym 36003 $abc$35911$n4088
.sym 36004 picorv32.reg_pc[30]
.sym 36005 $abc$35911$n3899
.sym 36007 picorv32.cpu_state[2]
.sym 36008 $abc$35911$n4090
.sym 36009 $abc$35911$n3399_1
.sym 36010 basesoc_picorv327[20]
.sym 36011 $abc$35911$n4281
.sym 36012 $abc$35911$n4093
.sym 36013 picorv32.reg_pc[20]
.sym 36015 $abc$35911$n4022
.sym 36016 basesoc_picorv327[19]
.sym 36017 $abc$35911$n4023_1
.sym 36021 $abc$35911$n3392_1
.sym 36022 $abc$35911$n4089_1
.sym 36024 $abc$35911$n2889
.sym 36025 $abc$35911$n4271
.sym 36026 picorv32.is_lui_auipc_jal
.sym 36027 $abc$35911$n3886
.sym 36028 picorv32.cpuregs_rs1[20]
.sym 36029 $abc$35911$n3887_1
.sym 36030 picorv32.cpu_state[2]
.sym 36032 basesoc_picorv327[30]
.sym 36033 picorv32.cpu_state[5]
.sym 36034 basesoc_picorv327[21]
.sym 36036 basesoc_picorv327[30]
.sym 36037 picorv32.cpu_state[5]
.sym 36038 $abc$35911$n3399_1
.sym 36039 $abc$35911$n4281
.sym 36042 picorv32.reg_pc[30]
.sym 36043 $abc$35911$n3899
.sym 36045 picorv32.cpu_state[2]
.sym 36048 basesoc_picorv327[21]
.sym 36049 $abc$35911$n3886
.sym 36050 basesoc_picorv327[19]
.sym 36051 $abc$35911$n2889
.sym 36054 $abc$35911$n4281
.sym 36055 $abc$35911$n3392_1
.sym 36056 $abc$35911$n4090
.sym 36057 $abc$35911$n4093
.sym 36060 picorv32.cpu_state[2]
.sym 36061 $abc$35911$n4023_1
.sym 36062 $abc$35911$n3899
.sym 36063 picorv32.reg_pc[20]
.sym 36066 $abc$35911$n4089_1
.sym 36067 $abc$35911$n4088
.sym 36068 $abc$35911$n3887_1
.sym 36069 basesoc_picorv327[30]
.sym 36072 $abc$35911$n3392_1
.sym 36073 $abc$35911$n3887_1
.sym 36074 $abc$35911$n4271
.sym 36075 basesoc_picorv327[20]
.sym 36078 $abc$35911$n4022
.sym 36079 picorv32.cpu_state[2]
.sym 36080 picorv32.is_lui_auipc_jal
.sym 36081 picorv32.cpuregs_rs1[20]
.sym 36082 $abc$35911$n3109_$glb_ce
.sym 36083 clk12_$glb_clk
.sym 36085 picorv32.cpuregs_wrdata[13]
.sym 36086 $abc$35911$n5433
.sym 36087 $abc$35911$n4137
.sym 36088 $abc$35911$n4390
.sym 36089 $abc$35911$n3851
.sym 36090 picorv32.decoded_imm_uj[25]
.sym 36091 $abc$35911$n3849_1
.sym 36092 picorv32.decoded_imm_uj[20]
.sym 36094 picorv32.mem_rdata_q[31]
.sym 36095 picorv32.mem_rdata_q[31]
.sym 36096 $abc$35911$n4127_1
.sym 36097 basesoc_picorv327[29]
.sym 36098 picorv32.reg_pc[30]
.sym 36099 basesoc_picorv327[30]
.sym 36100 basesoc_picorv327[25]
.sym 36103 picorv32.irq_state[1]
.sym 36105 picorv32.cpuregs_wrdata[9]
.sym 36107 $abc$35911$n4275
.sym 36108 basesoc_picorv327[8]
.sym 36110 $abc$35911$n3060
.sym 36111 picorv32.latched_stalu
.sym 36112 picorv32.latched_compr
.sym 36113 picorv32.cpuregs_rs1[28]
.sym 36114 $abc$35911$n3683
.sym 36115 basesoc_picorv327[17]
.sym 36116 picorv32.cpu_state[2]
.sym 36117 $abc$35911$n231
.sym 36118 $abc$35911$n3685
.sym 36120 picorv32.irq_pending[3]
.sym 36128 $abc$35911$n3887_1
.sym 36129 $abc$35911$n3886
.sym 36130 $abc$35911$n3897
.sym 36132 $abc$35911$n4072
.sym 36134 $abc$35911$n2889
.sym 36135 picorv32.cpu_state[2]
.sym 36136 picorv32.reg_pc[2]
.sym 36137 basesoc_picorv327[28]
.sym 36138 $abc$35911$n4253
.sym 36140 $abc$35911$n3899
.sym 36142 basesoc_picorv327[2]
.sym 36144 $abc$35911$n4091
.sym 36145 $abc$35911$n3010
.sym 36147 picorv32.cpuregs_rs1[2]
.sym 36148 basesoc_picorv327[26]
.sym 36149 picorv32.is_lui_auipc_jal
.sym 36150 picorv32.cpuregs_rs1[30]
.sym 36151 $abc$35911$n3898
.sym 36153 $abc$35911$n4092_1
.sym 36155 basesoc_picorv327[29]
.sym 36156 $abc$35911$n3392_1
.sym 36157 basesoc_picorv327[31]
.sym 36159 $abc$35911$n3897
.sym 36160 picorv32.is_lui_auipc_jal
.sym 36161 picorv32.cpu_state[2]
.sym 36162 picorv32.cpuregs_rs1[2]
.sym 36165 $abc$35911$n3392_1
.sym 36166 basesoc_picorv327[2]
.sym 36167 $abc$35911$n4253
.sym 36168 $abc$35911$n3887_1
.sym 36171 $abc$35911$n4092_1
.sym 36172 $abc$35911$n3886
.sym 36173 basesoc_picorv327[31]
.sym 36174 $abc$35911$n3010
.sym 36177 $abc$35911$n2889
.sym 36178 basesoc_picorv327[29]
.sym 36183 $abc$35911$n3898
.sym 36184 $abc$35911$n3899
.sym 36185 picorv32.cpu_state[2]
.sym 36186 picorv32.reg_pc[2]
.sym 36189 picorv32.cpuregs_rs1[30]
.sym 36190 $abc$35911$n4091
.sym 36191 picorv32.is_lui_auipc_jal
.sym 36192 picorv32.cpu_state[2]
.sym 36195 basesoc_picorv327[26]
.sym 36196 $abc$35911$n2889
.sym 36201 $abc$35911$n3886
.sym 36202 $abc$35911$n4072
.sym 36203 $abc$35911$n3010
.sym 36204 basesoc_picorv327[28]
.sym 36208 $abc$35911$n4537
.sym 36209 $abc$35911$n3825_1
.sym 36210 $abc$35911$n3684
.sym 36211 $abc$35911$n3736
.sym 36212 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 36213 $abc$35911$n4394
.sym 36214 $abc$35911$n3946
.sym 36215 $abc$35911$n4573
.sym 36219 basesoc_picorv327[2]
.sym 36220 $abc$35911$n3060
.sym 36221 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36222 picorv32.reg_pc[2]
.sym 36223 picorv32.latched_compr
.sym 36224 $abc$35911$n3899
.sym 36225 picorv32.mem_rdata_latched[31]
.sym 36226 $abc$35911$n4756
.sym 36227 $abc$35911$n4909
.sym 36228 $abc$35911$n4759
.sym 36229 picorv32.reg_next_pc[16]
.sym 36230 picorv32.reg_next_pc[13]
.sym 36231 picorv32.reg_pc[23]
.sym 36232 picorv32.alu_out_q[26]
.sym 36233 picorv32.reg_out[14]
.sym 36234 $abc$35911$n3051
.sym 36235 picorv32.cpu_state[0]
.sym 36236 $abc$35911$n5437
.sym 36237 $abc$35911$n3884_1
.sym 36238 basesoc_picorv32_trap
.sym 36239 $abc$35911$n2902
.sym 36241 $abc$35911$n2910
.sym 36243 $abc$35911$n4071_1
.sym 36249 picorv32.reg_pc[2]
.sym 36252 picorv32.irq_state[0]
.sym 36254 picorv32.cpuregs_rs1[6]
.sym 36255 $PACKER_GND_NET
.sym 36256 $abc$35911$n3926
.sym 36257 picorv32.decoded_imm[2]
.sym 36258 $abc$35911$n232
.sym 36259 $abc$35911$n3981
.sym 36260 $abc$35911$n4356_1
.sym 36261 $abc$35911$n231
.sym 36263 picorv32.reg_next_pc[2]
.sym 36267 $abc$35911$n3684
.sym 36269 picorv32.cpu_state[2]
.sym 36270 $abc$35911$n2871_1
.sym 36271 $abc$35911$n4358
.sym 36272 picorv32.cpu_state[3]
.sym 36275 picorv32.cpuregs_rs1[14]
.sym 36276 $abc$35911$n3064
.sym 36277 $abc$35911$n4357_1
.sym 36278 picorv32.is_lui_auipc_jal
.sym 36279 picorv32.cpu_state[0]
.sym 36280 picorv32.latched_compr
.sym 36282 picorv32.cpu_state[2]
.sym 36283 $abc$35911$n3981
.sym 36284 picorv32.is_lui_auipc_jal
.sym 36285 picorv32.cpuregs_rs1[14]
.sym 36289 $abc$35911$n232
.sym 36290 picorv32.cpu_state[0]
.sym 36295 picorv32.cpu_state[3]
.sym 36296 picorv32.reg_pc[2]
.sym 36297 picorv32.decoded_imm[2]
.sym 36300 $abc$35911$n231
.sym 36301 picorv32.reg_pc[2]
.sym 36302 $abc$35911$n4357_1
.sym 36303 picorv32.latched_compr
.sym 36306 $abc$35911$n4358
.sym 36307 picorv32.reg_next_pc[2]
.sym 36309 picorv32.irq_state[0]
.sym 36312 picorv32.cpuregs_rs1[6]
.sym 36313 picorv32.is_lui_auipc_jal
.sym 36314 $abc$35911$n3926
.sym 36315 picorv32.cpu_state[2]
.sym 36318 $abc$35911$n3684
.sym 36319 $abc$35911$n2871_1
.sym 36320 $abc$35911$n4356_1
.sym 36327 $PACKER_GND_NET
.sym 36328 $abc$35911$n3064
.sym 36329 clk12_$glb_clk
.sym 36331 picorv32.reg_out[2]
.sym 36332 $abc$35911$n3784_1
.sym 36333 $abc$35911$n3683
.sym 36334 $abc$35911$n3768
.sym 36335 $abc$35911$n3685
.sym 36336 $abc$35911$n2871_1
.sym 36337 picorv32.cpuregs_wrdata[14]
.sym 36338 $abc$35911$n4393
.sym 36339 picorv32.decoded_imm[2]
.sym 36344 $abc$35911$n4747
.sym 36345 $abc$35911$n3057
.sym 36346 picorv32.cpuregs_rs1[9]
.sym 36348 $abc$35911$n4573
.sym 36350 $abc$35911$n4537
.sym 36351 $PACKER_GND_NET
.sym 36353 picorv32.reg_pc[2]
.sym 36354 picorv32.irq_state[1]
.sym 36355 $abc$35911$n3060
.sym 36356 basesoc_picorv327[14]
.sym 36357 basesoc_picorv327[19]
.sym 36358 picorv32.cpuregs_rs1[2]
.sym 36359 picorv32.reg_out[26]
.sym 36360 picorv32.cpuregs_wrdata[14]
.sym 36361 picorv32.cpuregs_rs1[14]
.sym 36362 $abc$35911$n7000
.sym 36363 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 36364 picorv32.is_lui_auipc_jal
.sym 36365 picorv32.latched_stalu
.sym 36366 $abc$35911$n4129
.sym 36373 $abc$35911$n3068
.sym 36374 picorv32.decoder_trigger
.sym 36375 picorv32.is_lui_auipc_jal
.sym 36376 picorv32.cpu_state[2]
.sym 36379 $abc$35911$n3885_1
.sym 36380 $abc$35911$n3144
.sym 36381 $abc$35911$n3016_1
.sym 36384 picorv32.decoder_pseudo_trigger
.sym 36385 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36386 $abc$35911$n4909
.sym 36389 picorv32.latched_stalu
.sym 36390 $abc$35911$n3065
.sym 36392 $abc$35911$n232
.sym 36395 picorv32.cpu_state[0]
.sym 36398 picorv32.cpu_state[3]
.sym 36399 picorv32.cpuregs_rs1[0]
.sym 36400 picorv32.mem_do_rinst
.sym 36401 $abc$35911$n2871_1
.sym 36403 picorv32.mem_do_prefetch
.sym 36405 picorv32.cpuregs_rs1[0]
.sym 36406 $abc$35911$n3885_1
.sym 36407 picorv32.cpu_state[2]
.sym 36408 picorv32.is_lui_auipc_jal
.sym 36411 picorv32.latched_stalu
.sym 36413 picorv32.cpu_state[3]
.sym 36414 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36418 $abc$35911$n3068
.sym 36420 picorv32.cpu_state[3]
.sym 36423 picorv32.cpu_state[3]
.sym 36424 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36425 $abc$35911$n3144
.sym 36430 $abc$35911$n4909
.sym 36431 $abc$35911$n2871_1
.sym 36435 picorv32.cpu_state[0]
.sym 36436 $abc$35911$n232
.sym 36438 $abc$35911$n3016_1
.sym 36441 picorv32.decoder_trigger
.sym 36442 picorv32.decoder_pseudo_trigger
.sym 36449 picorv32.mem_do_rinst
.sym 36450 picorv32.mem_do_prefetch
.sym 36451 $abc$35911$n3065
.sym 36452 clk12_$glb_clk
.sym 36453 $abc$35911$n232_$glb_sr
.sym 36454 $abc$35911$n3760_1
.sym 36455 picorv32.latched_branch
.sym 36456 $abc$35911$n2911_1
.sym 36457 $abc$35911$n2902
.sym 36458 $abc$35911$n2910
.sym 36459 $abc$35911$n3184
.sym 36460 $abc$35911$n2903_1
.sym 36461 $abc$35911$n3175
.sym 36462 $abc$35911$n231
.sym 36466 picorv32.irq_state[1]
.sym 36467 picorv32.mem_wordsize[1]
.sym 36468 picorv32.irq_state[0]
.sym 36469 picorv32.cpu_state[4]
.sym 36470 picorv32.latched_stalu
.sym 36471 picorv32.alu_out_q[28]
.sym 36472 picorv32.irq_state[0]
.sym 36473 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36474 picorv32.irq_state[1]
.sym 36475 basesoc_picorv327[7]
.sym 36476 $abc$35911$n231
.sym 36477 $abc$35911$n3683
.sym 36478 $abc$35911$n232
.sym 36480 picorv32.irq_state[1]
.sym 36481 $abc$35911$n3058
.sym 36482 $abc$35911$n3409
.sym 36483 $abc$35911$n3060
.sym 36485 $abc$35911$n3064
.sym 36486 $abc$35911$n4126
.sym 36487 picorv32.cpu_state[3]
.sym 36488 $abc$35911$n3016_1
.sym 36489 picorv32.instr_waitirq
.sym 36496 $abc$35911$n3059_1
.sym 36497 $abc$35911$n3065
.sym 36498 $abc$35911$n3143
.sym 36499 picorv32.mem_do_rinst
.sym 36501 $abc$35911$n3649
.sym 36502 $abc$35911$n3650
.sym 36504 $abc$35911$n4511
.sym 36505 picorv32.mem_do_wdata
.sym 36506 picorv32.cpu_state[1]
.sym 36507 picorv32.mem_do_rdata
.sym 36515 $abc$35911$n2910
.sym 36516 $abc$35911$n3017
.sym 36519 $abc$35911$n4349
.sym 36521 picorv32.mem_do_prefetch
.sym 36523 picorv32.cpu_state[2]
.sym 36524 $abc$35911$n3108
.sym 36525 $abc$35911$n4909
.sym 36528 $abc$35911$n3108
.sym 36529 $abc$35911$n3059_1
.sym 36531 $abc$35911$n3650
.sym 36534 $abc$35911$n4909
.sym 36536 $abc$35911$n3017
.sym 36540 $abc$35911$n2910
.sym 36541 picorv32.mem_do_rdata
.sym 36542 picorv32.mem_do_rinst
.sym 36543 picorv32.mem_do_prefetch
.sym 36547 picorv32.cpu_state[1]
.sym 36552 $abc$35911$n4511
.sym 36558 picorv32.mem_do_wdata
.sym 36559 picorv32.mem_do_rinst
.sym 36560 picorv32.mem_do_rdata
.sym 36561 $abc$35911$n2910
.sym 36564 $abc$35911$n3065
.sym 36565 picorv32.cpu_state[2]
.sym 36570 $abc$35911$n3143
.sym 36571 $abc$35911$n3108
.sym 36572 $abc$35911$n4349
.sym 36573 $abc$35911$n3649
.sym 36575 clk12_$glb_clk
.sym 36576 $abc$35911$n232_$glb_sr
.sym 36577 $abc$35911$n3105
.sym 36578 picorv32.decoded_rd[0]
.sym 36579 $abc$35911$n3053
.sym 36580 picorv32.decoded_rd[5]
.sym 36581 $abc$35911$n3473
.sym 36582 $abc$35911$n3108
.sym 36583 $abc$35911$n4430_1
.sym 36584 $abc$35911$n3479
.sym 36589 basesoc_picorv327[1]
.sym 36590 $abc$35911$n2895_1
.sym 36591 picorv32.mem_do_wdata
.sym 36592 picorv32.cpu_state[1]
.sym 36593 picorv32.reg_out[20]
.sym 36594 picorv32.cpu_state[0]
.sym 36595 picorv32.is_slli_srli_srai
.sym 36596 $abc$35911$n3666
.sym 36597 basesoc_picorv32_trap
.sym 36598 picorv32.mem_rdata_q[13]
.sym 36600 $abc$35911$n2911_1
.sym 36602 picorv32.cpu_state[2]
.sym 36604 $abc$35911$n4129
.sym 36605 picorv32.cpuregs_rs1[28]
.sym 36607 basesoc_picorv327[17]
.sym 36609 $abc$35911$n3060
.sym 36610 $abc$35911$n3409
.sym 36611 picorv32.irq_mask[2]
.sym 36612 picorv32.irq_pending[3]
.sym 36621 $abc$35911$n2902
.sym 36623 picorv32.decoder_trigger
.sym 36625 picorv32.instr_jal
.sym 36626 picorv32.do_waitirq
.sym 36627 $abc$35911$n3059_1
.sym 36629 picorv32.is_sb_sh_sw
.sym 36633 picorv32.is_alu_reg_imm
.sym 36635 picorv32.instr_jalr
.sym 36638 $abc$35911$n3650
.sym 36639 picorv32.mem_do_rdata
.sym 36640 picorv32.mem_rdata_q[12]
.sym 36643 picorv32.mem_do_prefetch
.sym 36644 picorv32.mem_rdata_q[13]
.sym 36645 $abc$35911$n3480_1
.sym 36646 $abc$35911$n3473
.sym 36648 picorv32.mem_rdata_q[14]
.sym 36649 picorv32.instr_waitirq
.sym 36652 picorv32.decoder_trigger
.sym 36653 picorv32.instr_waitirq
.sym 36654 picorv32.instr_jal
.sym 36657 picorv32.do_waitirq
.sym 36658 picorv32.instr_waitirq
.sym 36659 picorv32.decoder_trigger
.sym 36663 $abc$35911$n3480_1
.sym 36666 $abc$35911$n3473
.sym 36669 $abc$35911$n2902
.sym 36671 picorv32.mem_do_rdata
.sym 36672 picorv32.mem_do_prefetch
.sym 36675 picorv32.mem_rdata_q[12]
.sym 36676 picorv32.instr_jalr
.sym 36677 picorv32.is_alu_reg_imm
.sym 36678 picorv32.mem_rdata_q[13]
.sym 36681 picorv32.mem_rdata_q[13]
.sym 36682 picorv32.mem_rdata_q[12]
.sym 36683 picorv32.mem_rdata_q[14]
.sym 36684 picorv32.is_sb_sh_sw
.sym 36687 $abc$35911$n3059_1
.sym 36689 $abc$35911$n3650
.sym 36693 picorv32.decoder_trigger
.sym 36696 $abc$35911$n3059_1
.sym 36697 $abc$35911$n3049_$glb_ce
.sym 36698 clk12_$glb_clk
.sym 36700 $abc$35911$n4388
.sym 36701 $abc$35911$n4205
.sym 36702 $abc$35911$n4204
.sym 36703 $abc$35911$n4203
.sym 36704 picorv32.instr_setq
.sym 36705 picorv32.instr_maskirq
.sym 36706 $abc$35911$n3113
.sym 36707 $abc$35911$n4160_1
.sym 36713 $abc$35911$n4430_1
.sym 36714 picorv32.latched_rd[5]
.sym 36715 picorv32.mem_rdata_latched[31]
.sym 36716 picorv32.irq_state[0]
.sym 36717 picorv32.cpu_state[4]
.sym 36718 picorv32.is_slli_srli_srai
.sym 36722 picorv32.cpuregs_wrdata[20]
.sym 36723 picorv32.cpuregs_wrdata[2]
.sym 36724 picorv32.alu_out_q[26]
.sym 36725 picorv32.reg_out[14]
.sym 36726 picorv32.mem_rdata_q[12]
.sym 36727 picorv32.cpu_state[0]
.sym 36728 $abc$35911$n5437
.sym 36730 $abc$35911$n4129
.sym 36734 picorv32.mem_rdata_q[14]
.sym 36735 $abc$35911$n3672
.sym 36741 picorv32.instr_retirq
.sym 36743 $abc$35911$n3409
.sym 36745 picorv32.cpu_state[2]
.sym 36746 $abc$35911$n3678_1
.sym 36747 $abc$35911$n4128
.sym 36748 $abc$35911$n3679
.sym 36751 picorv32.instr_getq
.sym 36752 picorv32.irq_state[1]
.sym 36753 picorv32.cpu_state[2]
.sym 36754 picorv32.cpuregs_rs1[3]
.sym 36759 picorv32.irq_mask[3]
.sym 36760 picorv32.irq_pending[3]
.sym 36761 picorv32.instr_setq
.sym 36762 picorv32.instr_maskirq
.sym 36765 picorv32.cpu_state[0]
.sym 36767 picorv32.irq_mask[3]
.sym 36768 picorv32.irq_pending[3]
.sym 36769 $abc$35911$n4127_1
.sym 36770 picorv32.instr_maskirq
.sym 36771 picorv32.irq_mask[2]
.sym 36774 picorv32.instr_setq
.sym 36775 picorv32.instr_getq
.sym 36776 picorv32.instr_retirq
.sym 36777 picorv32.instr_maskirq
.sym 36780 picorv32.irq_pending[3]
.sym 36781 picorv32.irq_state[1]
.sym 36783 picorv32.irq_mask[3]
.sym 36786 picorv32.instr_maskirq
.sym 36788 picorv32.cpu_state[2]
.sym 36792 $abc$35911$n3679
.sym 36794 $abc$35911$n3678_1
.sym 36795 picorv32.irq_pending[3]
.sym 36798 $abc$35911$n3409
.sym 36799 $abc$35911$n4127_1
.sym 36800 $abc$35911$n4128
.sym 36801 picorv32.irq_mask[2]
.sym 36805 picorv32.irq_mask[3]
.sym 36806 picorv32.cpu_state[0]
.sym 36807 picorv32.irq_state[1]
.sym 36810 picorv32.instr_maskirq
.sym 36811 picorv32.irq_mask[3]
.sym 36812 picorv32.cpuregs_rs1[3]
.sym 36813 picorv32.cpu_state[2]
.sym 36817 picorv32.cpu_state[2]
.sym 36819 picorv32.instr_maskirq
.sym 36821 clk12_$glb_clk
.sym 36822 $abc$35911$n232_$glb_sr
.sym 36823 $abc$35911$n3047_1
.sym 36824 picorv32.irq_mask[13]
.sym 36825 picorv32.irq_mask[3]
.sym 36826 $abc$35911$n3658
.sym 36827 picorv32.irq_mask[6]
.sym 36828 picorv32.irq_mask[11]
.sym 36829 picorv32.irq_mask[0]
.sym 36830 picorv32.irq_mask[12]
.sym 36831 picorv32.instr_retirq
.sym 36832 picorv32.instr_maskirq
.sym 36835 $abc$35911$n2887_1
.sym 36836 picorv32.is_sb_sh_sw
.sym 36837 picorv32.is_alu_reg_imm
.sym 36838 picorv32.cpu_state[4]
.sym 36839 picorv32.is_alu_reg_imm
.sym 36840 picorv32.mem_wordsize[0]
.sym 36841 $abc$35911$n3409
.sym 36843 $abc$35911$n3106
.sym 36844 picorv32.mem_do_rinst
.sym 36845 picorv32.cpuregs_rs1[23]
.sym 36846 picorv32.mem_rdata_q[27]
.sym 36847 picorv32.cpuregs_rs1[14]
.sym 36848 $abc$35911$n3409
.sym 36849 basesoc_picorv327[14]
.sym 36850 picorv32.reg_out[26]
.sym 36851 picorv32.cpuregs_rs1[2]
.sym 36852 picorv32.cpuregs_rs1[12]
.sym 36855 $abc$35911$n7000
.sym 36856 $PACKER_VCC_NET
.sym 36857 basesoc_picorv327[19]
.sym 36858 $abc$35911$n4129
.sym 36867 $abc$35911$n4436
.sym 36872 $abc$35911$n4430
.sym 36873 picorv32.reg_sh[3]
.sym 36874 $abc$35911$n4434
.sym 36875 $abc$35911$n3670
.sym 36876 $abc$35911$n4438
.sym 36878 $abc$35911$n3664
.sym 36879 $abc$35911$n3668
.sym 36880 $PACKER_VCC_NET
.sym 36882 picorv32.reg_sh[4]
.sym 36883 picorv32.reg_sh[2]
.sym 36884 basesoc_picorv327[2]
.sym 36887 picorv32.cpu_state[0]
.sym 36888 picorv32.irq_pending[2]
.sym 36891 picorv32.mem_rdata_latched[31]
.sym 36892 picorv32.reg_sh[0]
.sym 36893 picorv32.cpu_state[4]
.sym 36895 $abc$35911$n3672
.sym 36897 $PACKER_VCC_NET
.sym 36898 picorv32.reg_sh[0]
.sym 36904 picorv32.cpu_state[4]
.sym 36905 $abc$35911$n4436
.sym 36906 $abc$35911$n3670
.sym 36909 $abc$35911$n3672
.sym 36910 $abc$35911$n4438
.sym 36911 picorv32.cpu_state[4]
.sym 36916 $abc$35911$n3668
.sym 36917 $abc$35911$n4434
.sym 36918 picorv32.cpu_state[4]
.sym 36921 picorv32.cpu_state[4]
.sym 36922 $abc$35911$n3664
.sym 36924 $abc$35911$n4430
.sym 36930 picorv32.mem_rdata_latched[31]
.sym 36933 picorv32.cpu_state[4]
.sym 36934 picorv32.cpu_state[0]
.sym 36935 basesoc_picorv327[2]
.sym 36936 picorv32.irq_pending[2]
.sym 36939 picorv32.reg_sh[2]
.sym 36940 picorv32.reg_sh[4]
.sym 36942 picorv32.reg_sh[3]
.sym 36944 clk12_$glb_clk
.sym 36946 picorv32.irq_pending[2]
.sym 36947 $abc$35911$n3027
.sym 36948 picorv32.irq_pending[12]
.sym 36949 $abc$35911$n3045
.sym 36950 $abc$35911$n4222
.sym 36951 $abc$35911$n4221
.sym 36952 picorv32.irq_pending[0]
.sym 36953 $abc$35911$n4223
.sym 36958 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 36959 picorv32.cpuregs_rs1[24]
.sym 36960 picorv32.mem_rdata_q[31]
.sym 36961 picorv32.cpuregs_rs1[30]
.sym 36962 picorv32.cpuregs_rs1[8]
.sym 36963 $abc$35911$n3670
.sym 36964 picorv32.cpuregs_rs1[18]
.sym 36969 picorv32.latched_is_lu
.sym 36981 picorv32.cpu_state[4]
.sym 36989 picorv32.irq_state[1]
.sym 36993 picorv32.mem_rdata_latched[31]
.sym 36996 picorv32.irq_mask[2]
.sym 37011 picorv32.irq_pending[2]
.sym 37051 picorv32.mem_rdata_latched[31]
.sym 37063 picorv32.irq_state[1]
.sym 37064 picorv32.irq_pending[2]
.sym 37065 picorv32.irq_mask[2]
.sym 37066 $abc$35911$n3047_$glb_ce
.sym 37067 clk12_$glb_clk
.sym 37069 $abc$35911$n3659
.sym 37070 picorv32.irq_pending[15]
.sym 37071 picorv32.irq_pending[14]
.sym 37073 $abc$35911$n3026_1
.sym 37074 picorv32.irq_pending[13]
.sym 37075 $abc$35911$n3025_1
.sym 37076 $abc$35911$n4216
.sym 37078 basesoc_picorv327[1]
.sym 37081 basesoc_picorv327[1]
.sym 37083 picorv32.decoded_imm_uj[31]
.sym 37087 $abc$35911$n3650
.sym 37089 $abc$35911$n3121
.sym 37091 picorv32.irq_state[1]
.sym 37092 $abc$35911$n3529
.sym 37099 $abc$35911$n3109
.sym 37103 picorv32.irq_mask[2]
.sym 37119 picorv32.cpuregs_rs1[14]
.sym 37123 picorv32.cpuregs_rs1[2]
.sym 37133 picorv32.cpuregs_rs1[15]
.sym 37137 $abc$35911$n3121
.sym 37146 picorv32.cpuregs_rs1[15]
.sym 37152 picorv32.cpuregs_rs1[2]
.sym 37176 picorv32.cpuregs_rs1[14]
.sym 37189 $abc$35911$n3121
.sym 37190 clk12_$glb_clk
.sym 37191 $abc$35911$n232_$glb_sr
.sym 37192 csrbankarray_csrbank0_leds_out0_w[1]
.sym 37200 picorv32.cpuregs_rs1[5]
.sym 37204 $abc$35911$n3529
.sym 37206 $abc$35911$n3036_1
.sym 37207 picorv32.cpu_state[4]
.sym 37208 $abc$35911$n4112_1
.sym 37209 $abc$35911$n4216
.sym 37210 $abc$35911$n4185
.sym 37211 picorv32.cpu_state[4]
.sym 37212 picorv32.mem_wordsize[1]
.sym 37213 $abc$35911$n3409
.sym 37215 picorv32.irq_pending[14]
.sym 37219 picorv32.cpuregs_rs1[15]
.sym 37325 $abc$35911$n4099
.sym 37329 picorv32.cpuregs_rs1[9]
.sym 37417 $abc$35911$n5799
.sym 37418 $abc$35911$n5801
.sym 37419 $abc$35911$n5803
.sym 37420 $abc$35911$n5805
.sym 37421 $abc$35911$n5807
.sym 37422 $abc$35911$n5809
.sym 37433 $abc$35911$n3220
.sym 37434 $abc$35911$n2962
.sym 37439 basesoc_uart_phy_storage[27]
.sym 37460 spram_dataout11[15]
.sym 37463 slave_sel_r[2]
.sym 37464 spram_dataout01[15]
.sym 37465 spram_dataout11[10]
.sym 37467 spram_dataout11[12]
.sym 37468 $abc$35911$n3310
.sym 37469 spram_dataout01[10]
.sym 37470 $abc$35911$n2918
.sym 37471 spram_dataout11[14]
.sym 37473 array_muxed0[14]
.sym 37478 spram_dataout01[12]
.sym 37483 spram_dataout01[14]
.sym 37484 $abc$35911$n2919
.sym 37490 array_muxed0[14]
.sym 37491 spram_dataout11[12]
.sym 37492 slave_sel_r[2]
.sym 37493 spram_dataout01[12]
.sym 37497 $abc$35911$n2918
.sym 37509 $abc$35911$n2918
.sym 37511 $abc$35911$n3310
.sym 37514 slave_sel_r[2]
.sym 37515 spram_dataout01[14]
.sym 37516 array_muxed0[14]
.sym 37517 spram_dataout11[14]
.sym 37526 array_muxed0[14]
.sym 37527 spram_dataout01[10]
.sym 37528 slave_sel_r[2]
.sym 37529 spram_dataout11[10]
.sym 37532 spram_dataout01[15]
.sym 37533 array_muxed0[14]
.sym 37534 spram_dataout11[15]
.sym 37535 slave_sel_r[2]
.sym 37536 $abc$35911$n2919
.sym 37537 clk12_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37543 spiflash_counter[0]
.sym 37544 $abc$35911$n5795
.sym 37545 $abc$35911$n3366
.sym 37546 spiflash_counter[3]
.sym 37547 $abc$35911$n2832_1
.sym 37548 spiflash_counter[2]
.sym 37549 $abc$35911$n3367
.sym 37550 $abc$35911$n2997
.sym 37553 $abc$35911$n232
.sym 37555 spram_dataout11[10]
.sym 37560 spram_dataout11[15]
.sym 37561 basesoc_dat_w[3]
.sym 37562 $abc$35911$n2918
.sym 37563 spram_dataout11[14]
.sym 37564 spram_dataout01[15]
.sym 37572 spram_dataout01[12]
.sym 37577 spram_dataout01[14]
.sym 37590 $abc$35911$n3310
.sym 37596 basesoc_timer0_eventmanager_pending_w
.sym 37603 $abc$35911$n2959_1
.sym 37604 $abc$35911$n3315
.sym 37607 array_muxed0[10]
.sym 37609 $abc$35911$n2951
.sym 37621 spiflash_counter[1]
.sym 37631 $abc$35911$n2997
.sym 37634 $abc$35911$n3356
.sym 37659 $abc$35911$n3356
.sym 37661 spiflash_counter[1]
.sym 37699 $abc$35911$n2997
.sym 37700 clk12_$glb_clk
.sym 37701 sys_rst_$glb_sr
.sym 37702 basesoc_timer0_reload_storage[13]
.sym 37703 basesoc_timer0_reload_storage[14]
.sym 37709 basesoc_timer0_reload_storage[15]
.sym 37713 $abc$35911$n4765_1
.sym 37714 $abc$35911$n55
.sym 37715 basesoc_uart_phy_rx
.sym 37718 spram_dataout11[13]
.sym 37722 $abc$35911$n3356
.sym 37727 $abc$35911$n3310
.sym 37728 csrbankarray_sel_r
.sym 37729 $abc$35911$n3249
.sym 37731 $abc$35911$n2876
.sym 37734 $PACKER_VCC_NET
.sym 37735 $abc$35911$n3275
.sym 37736 user_btn2
.sym 37737 $abc$35911$n2755
.sym 37747 array_muxed0[13]
.sym 37752 array_muxed0[12]
.sym 37753 basesoc_adr[9]
.sym 37755 array_muxed0[9]
.sym 37766 array_muxed0[11]
.sym 37767 basesoc_adr[12]
.sym 37768 $abc$35911$n3221
.sym 37770 basesoc_adr[10]
.sym 37772 array_muxed0[10]
.sym 37773 basesoc_adr[13]
.sym 37774 basesoc_adr[11]
.sym 37776 array_muxed0[12]
.sym 37783 basesoc_adr[11]
.sym 37784 basesoc_adr[12]
.sym 37791 array_muxed0[9]
.sym 37795 array_muxed0[10]
.sym 37806 basesoc_adr[9]
.sym 37807 $abc$35911$n3221
.sym 37808 basesoc_adr[13]
.sym 37809 basesoc_adr[10]
.sym 37812 array_muxed0[13]
.sym 37818 array_muxed0[11]
.sym 37823 clk12_$glb_clk
.sym 37824 sys_rst_$glb_sr
.sym 37825 basesoc_timer0_reload_storage[5]
.sym 37827 basesoc_timer0_reload_storage[1]
.sym 37828 basesoc_timer0_reload_storage[0]
.sym 37832 basesoc_timer0_reload_storage[4]
.sym 37836 $abc$35911$n142
.sym 37837 spram_wren0
.sym 37838 $abc$35911$n3275
.sym 37841 array_muxed0[5]
.sym 37842 basesoc_timer0_reload_storage[15]
.sym 37843 array_muxed0[9]
.sym 37844 basesoc_dat_w[3]
.sym 37848 $abc$35911$n2909
.sym 37849 basesoc_dat_w[4]
.sym 37850 basesoc_dat_w[6]
.sym 37851 $abc$35911$n2901
.sym 37853 basesoc_dat_w[5]
.sym 37857 $abc$35911$n2962
.sym 37860 basesoc_dat_w[2]
.sym 37866 basesoc_dat_w[6]
.sym 37867 $abc$35911$n3221
.sym 37868 basesoc_adr[9]
.sym 37869 basesoc_adr[10]
.sym 37872 basesoc_adr[13]
.sym 37873 basesoc_adr[11]
.sym 37874 basesoc_adr[12]
.sym 37877 $abc$35911$n2901
.sym 37880 basesoc_adr[13]
.sym 37881 basesoc_adr[11]
.sym 37895 $abc$35911$n2877
.sym 37896 $abc$35911$n3222_1
.sym 37899 $abc$35911$n2877
.sym 37900 basesoc_adr[13]
.sym 37901 basesoc_adr[9]
.sym 37902 basesoc_adr[10]
.sym 37906 basesoc_dat_w[6]
.sym 37911 basesoc_adr[9]
.sym 37912 $abc$35911$n3221
.sym 37913 basesoc_adr[13]
.sym 37914 basesoc_adr[10]
.sym 37917 basesoc_adr[10]
.sym 37918 basesoc_adr[9]
.sym 37919 basesoc_adr[13]
.sym 37920 $abc$35911$n2877
.sym 37923 basesoc_adr[11]
.sym 37924 $abc$35911$n3222_1
.sym 37926 basesoc_adr[12]
.sym 37929 basesoc_adr[11]
.sym 37931 basesoc_adr[12]
.sym 37935 basesoc_adr[9]
.sym 37937 basesoc_adr[13]
.sym 37938 basesoc_adr[10]
.sym 37941 basesoc_adr[10]
.sym 37942 basesoc_adr[9]
.sym 37943 $abc$35911$n3221
.sym 37944 basesoc_adr[13]
.sym 37945 $abc$35911$n2901
.sym 37946 clk12_$glb_clk
.sym 37947 sys_rst_$glb_sr
.sym 37948 $abc$35911$n3310
.sym 37949 $abc$35911$n2911
.sym 37950 basesoc_timer0_reload_storage[30]
.sym 37951 $abc$35911$n3274
.sym 37952 basesoc_timer0_reload_storage[26]
.sym 37954 basesoc_timer0_reload_storage[28]
.sym 37956 basesoc_dat_w[2]
.sym 37959 basesoc_dat_w[2]
.sym 37960 $abc$35911$n2876
.sym 37961 basesoc_timer0_reload_storage[25]
.sym 37962 basesoc_dat_w[4]
.sym 37964 array_muxed0[6]
.sym 37965 basesoc_ctrl_reset_reset_r
.sym 37966 $abc$35911$n3275
.sym 37968 $abc$35911$n3315
.sym 37969 $abc$35911$n2905
.sym 37970 basesoc_ctrl_reset_reset_r
.sym 37971 basesoc_timer0_reload_storage[1]
.sym 37974 $abc$35911$n3220
.sym 37975 $abc$35911$n3315
.sym 37976 array_muxed1[26]
.sym 37977 $abc$35911$n3369
.sym 37978 basesoc_timer0_eventmanager_pending_w
.sym 37981 $abc$35911$n3193
.sym 37982 $abc$35911$n2723
.sym 37983 $abc$35911$n3249
.sym 37991 $abc$35911$n3221
.sym 37994 $abc$35911$n2877
.sym 37996 $abc$35911$n11
.sym 37997 $abc$35911$n2876
.sym 38003 $abc$35911$n3222_1
.sym 38004 $abc$35911$n3198
.sym 38007 $abc$35911$n2755
.sym 38011 sys_rst
.sym 38017 basesoc_we
.sym 38028 basesoc_we
.sym 38029 $abc$35911$n3198
.sym 38030 $abc$35911$n2876
.sym 38031 sys_rst
.sym 38037 $abc$35911$n11
.sym 38047 $abc$35911$n2877
.sym 38049 $abc$35911$n3222_1
.sym 38052 $abc$35911$n3222_1
.sym 38055 $abc$35911$n3221
.sym 38068 $abc$35911$n2755
.sym 38069 clk12_$glb_clk
.sym 38074 basesoc_timer0_reload_storage[31]
.sym 38077 basesoc_timer0_reload_storage[24]
.sym 38083 basesoc_timer0_value[30]
.sym 38084 basesoc_timer0_reload_storage[28]
.sym 38085 $abc$35911$n3220
.sym 38086 $abc$35911$n3274
.sym 38087 $abc$35911$n2723
.sym 38088 $abc$35911$n3275
.sym 38089 basesoc_we
.sym 38090 basesoc_dat_w[1]
.sym 38091 $abc$35911$n3028
.sym 38092 array_muxed0[11]
.sym 38093 csrbankarray_sel_r
.sym 38095 $abc$35911$n2962
.sym 38096 array_muxed0[10]
.sym 38097 sys_rst
.sym 38098 $abc$35911$n2755
.sym 38099 user_btn2
.sym 38100 $abc$35911$n3202
.sym 38101 $abc$35911$n3315
.sym 38102 $abc$35911$n2951
.sym 38104 user_btn2
.sym 38105 basesoc_ctrl_reset_reset_r
.sym 38106 basesoc_picorv323[5]
.sym 38112 basesoc_dat_w[3]
.sym 38114 $abc$35911$n2755
.sym 38116 $abc$35911$n3199
.sym 38117 user_btn2
.sym 38121 basesoc_adr[3]
.sym 38130 eventmanager_status_w[2]
.sym 38131 sys_rst
.sym 38135 basesoc_adr[2]
.sym 38142 $abc$35911$n3196
.sym 38157 basesoc_adr[3]
.sym 38158 $abc$35911$n3196
.sym 38160 basesoc_adr[2]
.sym 38169 eventmanager_status_w[2]
.sym 38170 user_btn2
.sym 38172 sys_rst
.sym 38175 $abc$35911$n3196
.sym 38176 basesoc_adr[3]
.sym 38177 basesoc_adr[2]
.sym 38183 basesoc_dat_w[3]
.sym 38187 basesoc_adr[2]
.sym 38188 basesoc_adr[3]
.sym 38190 $abc$35911$n3199
.sym 38191 $abc$35911$n2755
.sym 38192 clk12_$glb_clk
.sym 38193 sys_rst_$glb_sr
.sym 38197 basesoc_adr[1]
.sym 38198 $abc$35911$n3193
.sym 38199 basesoc_adr[0]
.sym 38200 $abc$35911$n3196
.sym 38201 basesoc_adr[2]
.sym 38202 $abc$35911$n3280
.sym 38205 csrbankarray_csrbank0_leds_out0_w[1]
.sym 38206 $abc$35911$n3286
.sym 38207 basesoc_timer0_reload_storage[24]
.sym 38208 $abc$35911$n3292
.sym 38209 basesoc_timer0_reload_storage[31]
.sym 38210 $abc$35911$n3028
.sym 38212 $abc$35911$n3280
.sym 38213 basesoc_timer0_reload_storage[27]
.sym 38214 $abc$35911$n3369
.sym 38216 $abc$35911$n3201
.sym 38217 basesoc_adr[3]
.sym 38218 $abc$35911$n3199
.sym 38219 basesoc_picorv323[11]
.sym 38221 basesoc_adr[0]
.sym 38222 $abc$35911$n3249
.sym 38223 $abc$35911$n2962
.sym 38224 $abc$35911$n2755
.sym 38225 $abc$35911$n3195
.sym 38226 $abc$35911$n3202
.sym 38228 basesoc_picorv323[15]
.sym 38229 $abc$35911$n2873
.sym 38235 basesoc_picorv323[15]
.sym 38240 $abc$35911$n3529
.sym 38241 basesoc_picorv328[26]
.sym 38247 basesoc_we
.sym 38248 basesoc_picorv323[10]
.sym 38249 basesoc_picorv328[28]
.sym 38253 $abc$35911$n3249
.sym 38254 basesoc_adr[1]
.sym 38255 basesoc_picorv328[21]
.sym 38256 basesoc_adr[0]
.sym 38259 basesoc_picorv328[31]
.sym 38262 $abc$35911$n3028
.sym 38264 basesoc_picorv323[12]
.sym 38265 $abc$35911$n172
.sym 38266 basesoc_picorv323[5]
.sym 38269 basesoc_adr[1]
.sym 38271 basesoc_adr[0]
.sym 38276 $abc$35911$n172
.sym 38280 basesoc_picorv328[26]
.sym 38281 $abc$35911$n3529
.sym 38282 basesoc_picorv323[10]
.sym 38287 basesoc_picorv323[5]
.sym 38288 $abc$35911$n3529
.sym 38289 basesoc_picorv328[21]
.sym 38293 basesoc_adr[0]
.sym 38295 basesoc_adr[1]
.sym 38298 basesoc_picorv328[31]
.sym 38299 basesoc_picorv323[15]
.sym 38300 $abc$35911$n3529
.sym 38304 $abc$35911$n3249
.sym 38305 basesoc_we
.sym 38310 $abc$35911$n3529
.sym 38312 basesoc_picorv328[28]
.sym 38313 basesoc_picorv323[12]
.sym 38314 $abc$35911$n3028
.sym 38315 clk12_$glb_clk
.sym 38317 eventsourceprocess2_old_trigger
.sym 38318 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 38319 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 38320 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 38321 $abc$35911$n2958
.sym 38322 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 38323 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 38324 $abc$35911$n5283_1
.sym 38326 basesoc_dat_w[4]
.sym 38327 basesoc_dat_w[4]
.sym 38329 $abc$35911$n3202
.sym 38330 array_muxed0[2]
.sym 38331 $abc$35911$n4796
.sym 38332 basesoc_adr[1]
.sym 38333 eventmanager_status_w[1]
.sym 38334 basesoc_adr[2]
.sym 38335 $abc$35911$n2915
.sym 38337 $abc$35911$n3352
.sym 38338 basesoc_adr[4]
.sym 38339 $abc$35911$n3199
.sym 38340 $abc$35911$n116
.sym 38341 basesoc_dat_w[4]
.sym 38342 $abc$35911$n184
.sym 38343 basesoc_adr[1]
.sym 38344 user_btn2
.sym 38345 basesoc_adr[3]
.sym 38346 $abc$35911$n3199
.sym 38347 basesoc_adr[0]
.sym 38348 basesoc_dat_w[2]
.sym 38349 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 38350 basesoc_picorv323[12]
.sym 38352 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 38358 $abc$35911$n176
.sym 38363 $abc$35911$n3339_1
.sym 38366 $abc$35911$n180
.sym 38367 $abc$35911$n174
.sym 38370 $abc$35911$n182
.sym 38371 $abc$35911$n178
.sym 38373 $abc$35911$n172
.sym 38374 user_btn2
.sym 38379 $abc$35911$n5840
.sym 38385 $abc$35911$n2962
.sym 38386 $abc$35911$n3343
.sym 38391 user_btn2
.sym 38392 $abc$35911$n5840
.sym 38397 $abc$35911$n3339_1
.sym 38398 $abc$35911$n172
.sym 38399 $abc$35911$n3343
.sym 38400 $abc$35911$n174
.sym 38403 $abc$35911$n178
.sym 38410 $abc$35911$n176
.sym 38415 $abc$35911$n176
.sym 38416 $abc$35911$n182
.sym 38417 $abc$35911$n178
.sym 38418 $abc$35911$n180
.sym 38422 $abc$35911$n174
.sym 38428 $abc$35911$n182
.sym 38435 $abc$35911$n180
.sym 38437 $abc$35911$n2962
.sym 38438 clk12_$glb_clk
.sym 38439 sys_rst_$glb_sr
.sym 38440 basesoc_picorv323[11]
.sym 38442 eventmanager_pending_w[2]
.sym 38445 $abc$35911$n2873
.sym 38446 $abc$35911$n4954
.sym 38447 $abc$35911$n2959
.sym 38448 basesoc_dat_w[1]
.sym 38449 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 38451 basesoc_dat_w[1]
.sym 38452 $abc$35911$n2753
.sym 38453 basesoc_we
.sym 38454 basesoc_ctrl_reset_reset_r
.sym 38456 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 38457 $abc$35911$n5283_1
.sym 38458 basesoc_we
.sym 38459 $abc$35911$n3352
.sym 38460 array_muxed0[13]
.sym 38461 $abc$35911$n3220
.sym 38462 $abc$35911$n5263_1
.sym 38463 $abc$35911$n2749
.sym 38465 $abc$35911$n3369
.sym 38466 basesoc_uart_phy_rx_reg[1]
.sym 38467 $abc$35911$n2837_1
.sym 38468 $abc$35911$n3315
.sym 38469 basesoc_adr[0]
.sym 38470 basesoc_timer0_eventmanager_pending_w
.sym 38471 $abc$35911$n2751
.sym 38473 basesoc_adr[3]
.sym 38474 $abc$35911$n3220
.sym 38475 $abc$35911$n3249
.sym 38481 $abc$35911$n5856
.sym 38483 $abc$35911$n3315
.sym 38489 $abc$35911$n3199
.sym 38494 $abc$35911$n5836
.sym 38496 $abc$35911$n5838
.sym 38499 $abc$35911$n5844
.sym 38501 $abc$35911$n5848
.sym 38502 sys_rst
.sym 38504 user_btn2
.sym 38508 $abc$35911$n2962
.sym 38509 basesoc_we
.sym 38514 $abc$35911$n5844
.sym 38515 user_btn2
.sym 38517 sys_rst
.sym 38520 sys_rst
.sym 38521 $abc$35911$n5838
.sym 38522 user_btn2
.sym 38532 basesoc_we
.sym 38533 $abc$35911$n3315
.sym 38534 $abc$35911$n3199
.sym 38544 sys_rst
.sym 38546 user_btn2
.sym 38547 $abc$35911$n5848
.sym 38550 $abc$35911$n5856
.sym 38551 user_btn2
.sym 38553 sys_rst
.sym 38556 user_btn2
.sym 38557 $abc$35911$n5836
.sym 38558 sys_rst
.sym 38560 $abc$35911$n2962
.sym 38561 clk12_$glb_clk
.sym 38563 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 38566 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 38567 basesoc_picorv323[12]
.sym 38568 $abc$35911$n2755
.sym 38569 $abc$35911$n5269_1
.sym 38573 $abc$35911$n232
.sym 38575 basesoc_picorv328[19]
.sym 38576 $abc$35911$n3028
.sym 38577 $PACKER_VCC_NET
.sym 38578 csrbankarray_csrbank0_leds_out0_w[0]
.sym 38580 $abc$35911$n2959
.sym 38581 $abc$35911$n3230
.sym 38582 basesoc_picorv323[11]
.sym 38583 $abc$35911$n3324
.sym 38584 $abc$35911$n2959
.sym 38586 array_muxed0[12]
.sym 38588 sys_rst
.sym 38589 $abc$35911$n2970
.sym 38590 $abc$35911$n2755
.sym 38591 $abc$35911$n3026
.sym 38592 array_muxed0[10]
.sym 38593 basesoc_picorv323[5]
.sym 38594 $abc$35911$n2951
.sym 38596 basesoc_uart_phy_storage[3]
.sym 38597 $abc$35911$n4454_1
.sym 38598 $abc$35911$n4564_1
.sym 38604 sys_rst
.sym 38606 $abc$35911$n4761_1
.sym 38607 $abc$35911$n2876
.sym 38608 $abc$35911$n4755_1
.sym 38609 $abc$35911$n4762_1
.sym 38612 $abc$35911$n4756_1
.sym 38613 $abc$35911$n3238
.sym 38615 array_muxed0[3]
.sym 38616 $abc$35911$n3199
.sym 38617 $abc$35911$n2873
.sym 38618 basesoc_uart_phy_uart_clk_rxen
.sym 38620 $abc$35911$n4765_1
.sym 38621 $abc$35911$n3220
.sym 38624 $abc$35911$n4952
.sym 38626 eventmanager_pending_w[1]
.sym 38627 basesoc_we
.sym 38628 $abc$35911$n4764_1
.sym 38629 basesoc_we
.sym 38634 basesoc_uart_phy_rx_busy
.sym 38637 $abc$35911$n3238
.sym 38638 basesoc_uart_phy_rx_busy
.sym 38639 sys_rst
.sym 38640 basesoc_uart_phy_uart_clk_rxen
.sym 38643 $abc$35911$n3199
.sym 38644 sys_rst
.sym 38645 $abc$35911$n3220
.sym 38646 basesoc_we
.sym 38649 array_muxed0[3]
.sym 38655 $abc$35911$n2876
.sym 38656 sys_rst
.sym 38657 basesoc_we
.sym 38658 $abc$35911$n2873
.sym 38661 eventmanager_pending_w[1]
.sym 38663 $abc$35911$n4952
.sym 38664 $abc$35911$n3199
.sym 38667 $abc$35911$n3220
.sym 38669 $abc$35911$n4764_1
.sym 38670 $abc$35911$n4765_1
.sym 38673 $abc$35911$n4755_1
.sym 38674 $abc$35911$n3220
.sym 38676 $abc$35911$n4756_1
.sym 38679 $abc$35911$n4762_1
.sym 38680 $abc$35911$n4761_1
.sym 38681 $abc$35911$n3220
.sym 38684 clk12_$glb_clk
.sym 38685 sys_rst_$glb_sr
.sym 38686 $abc$35911$n3026
.sym 38687 $abc$35911$n4572
.sym 38688 $abc$35911$n4453
.sym 38689 $abc$35911$n2929
.sym 38690 $abc$35911$n3022
.sym 38691 picorv32.alu_out_q[4]
.sym 38693 $abc$35911$n4571_1
.sym 38695 eventmanager_status_w[1]
.sym 38698 $abc$35911$n2810
.sym 38700 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 38701 basesoc_uart_phy_storage[7]
.sym 38702 $abc$35911$n2751
.sym 38703 basesoc_ctrl_reset_reset_r
.sym 38704 basesoc_uart_phy_storage[2]
.sym 38705 basesoc_picorv328[31]
.sym 38706 basesoc_uart_phy_storage[4]
.sym 38707 basesoc_picorv328[27]
.sym 38708 basesoc_picorv328[16]
.sym 38709 basesoc_picorv328[21]
.sym 38712 basesoc_picorv327[2]
.sym 38713 $abc$35911$n232
.sym 38714 basesoc_adr[0]
.sym 38716 $abc$35911$n2755
.sym 38717 $abc$35911$n4452_1
.sym 38720 basesoc_uart_phy_rx_busy
.sym 38721 basesoc_picorv327[7]
.sym 38730 basesoc_uart_phy_storage[17]
.sym 38733 basesoc_uart_phy_rx_reg[2]
.sym 38735 basesoc_uart_phy_storage[19]
.sym 38738 basesoc_adr[1]
.sym 38739 basesoc_adr[0]
.sym 38740 basesoc_adr[0]
.sym 38741 $abc$35911$n122
.sym 38742 basesoc_uart_phy_storage[11]
.sym 38743 $abc$35911$n142
.sym 38746 basesoc_uart_phy_storage[27]
.sym 38749 basesoc_uart_phy_rx_reg[3]
.sym 38754 $abc$35911$n2810
.sym 38755 basesoc_uart_phy_storage[9]
.sym 38756 basesoc_uart_phy_storage[3]
.sym 38760 $abc$35911$n142
.sym 38761 basesoc_uart_phy_storage[9]
.sym 38762 basesoc_adr[1]
.sym 38763 basesoc_adr[0]
.sym 38767 basesoc_uart_phy_rx_reg[2]
.sym 38772 basesoc_uart_phy_storage[3]
.sym 38773 basesoc_adr[0]
.sym 38774 basesoc_adr[1]
.sym 38775 basesoc_uart_phy_storage[19]
.sym 38784 basesoc_adr[0]
.sym 38785 basesoc_uart_phy_storage[17]
.sym 38786 basesoc_adr[1]
.sym 38787 $abc$35911$n122
.sym 38790 basesoc_uart_phy_storage[27]
.sym 38791 basesoc_adr[1]
.sym 38792 basesoc_adr[0]
.sym 38793 basesoc_uart_phy_storage[11]
.sym 38796 basesoc_uart_phy_rx_reg[3]
.sym 38805 $abc$35911$n142
.sym 38806 $abc$35911$n2810
.sym 38807 clk12_$glb_clk
.sym 38808 sys_rst_$glb_sr
.sym 38809 array_muxed0[0]
.sym 38810 $abc$35911$n4643
.sym 38811 array_muxed0[10]
.sym 38812 $abc$35911$n3162_1
.sym 38813 $abc$35911$n4657
.sym 38814 $abc$35911$n4614
.sym 38815 array_muxed0[7]
.sym 38816 $abc$35911$n4628
.sym 38820 $abc$35911$n2889
.sym 38822 $abc$35911$n4573_1
.sym 38823 array_muxed0[2]
.sym 38824 $abc$35911$n2929
.sym 38825 $abc$35911$n4450_1
.sym 38826 basesoc_uart_phy_storage[17]
.sym 38827 basesoc_picorv327[2]
.sym 38828 basesoc_uart_phy_storage[3]
.sym 38829 array_muxed0[3]
.sym 38830 basesoc_dat_w[5]
.sym 38831 basesoc_uart_phy_storage[19]
.sym 38832 $abc$35911$n4768_1
.sym 38833 basesoc_dat_w[4]
.sym 38835 $abc$35911$n2929
.sym 38836 basesoc_picorv327[14]
.sym 38837 $abc$35911$n3839
.sym 38838 $abc$35911$n2884_1
.sym 38839 basesoc_adr[0]
.sym 38840 basesoc_adr[1]
.sym 38841 basesoc_picorv327[13]
.sym 38842 $abc$35911$n3849_1
.sym 38843 $abc$35911$n3825_1
.sym 38844 basesoc_picorv327[15]
.sym 38850 $abc$35911$n4656
.sym 38851 basesoc_picorv327[15]
.sym 38852 $abc$35911$n3801
.sym 38853 $abc$35911$n3849_1
.sym 38854 $abc$35911$n2884_1
.sym 38855 $abc$35911$n4454_1
.sym 38856 $abc$35911$n4655
.sym 38860 $abc$35911$n3801
.sym 38861 $abc$35911$n3043
.sym 38862 $abc$35911$n4669
.sym 38865 $abc$35911$n3851
.sym 38866 basesoc_picorv328[8]
.sym 38867 basesoc_picorv327[14]
.sym 38869 basesoc_picorv328[14]
.sym 38870 $abc$35911$n4613_1
.sym 38874 basesoc_picorv327[8]
.sym 38875 basesoc_picorv327[16]
.sym 38876 basesoc_picorv328[16]
.sym 38877 $abc$35911$n4452_1
.sym 38878 $abc$35911$n4657
.sym 38879 $abc$35911$n4614
.sym 38881 $abc$35911$n4454_1
.sym 38884 basesoc_picorv328[14]
.sym 38885 $abc$35911$n4452_1
.sym 38886 basesoc_picorv327[14]
.sym 38889 basesoc_picorv328[16]
.sym 38890 $abc$35911$n4452_1
.sym 38891 $abc$35911$n4669
.sym 38892 basesoc_picorv327[16]
.sym 38895 $abc$35911$n3801
.sym 38896 $abc$35911$n3849_1
.sym 38898 basesoc_picorv327[14]
.sym 38901 $abc$35911$n3801
.sym 38902 $abc$35911$n3851
.sym 38903 basesoc_picorv327[15]
.sym 38907 $abc$35911$n2884_1
.sym 38908 basesoc_picorv327[8]
.sym 38909 basesoc_picorv328[8]
.sym 38910 $abc$35911$n4454_1
.sym 38914 $abc$35911$n4614
.sym 38916 $abc$35911$n4613_1
.sym 38919 $abc$35911$n2884_1
.sym 38920 basesoc_picorv327[14]
.sym 38921 $abc$35911$n4454_1
.sym 38922 basesoc_picorv328[14]
.sym 38926 $abc$35911$n4656
.sym 38927 $abc$35911$n4657
.sym 38928 $abc$35911$n4655
.sym 38929 $abc$35911$n3043
.sym 38930 clk12_$glb_clk
.sym 38932 $abc$35911$n3160_1
.sym 38933 $abc$35911$n3163
.sym 38934 $abc$35911$n3148
.sym 38935 $abc$35911$n3161
.sym 38936 $abc$35911$n3166
.sym 38937 $abc$35911$n3165
.sym 38938 $abc$35911$n3164
.sym 38939 picorv32.alu_out_q[6]
.sym 38940 $abc$35911$n4804
.sym 38945 array_muxed0[7]
.sym 38946 $abc$35911$n4612_1
.sym 38947 basesoc_picorv32_trap
.sym 38948 $abc$35911$n6731
.sym 38949 basesoc_picorv328[20]
.sym 38950 array_muxed0[12]
.sym 38951 $abc$35911$n4698_1
.sym 38952 basesoc_picorv323[2]
.sym 38953 basesoc_picorv327[30]
.sym 38954 basesoc_uart_phy_storage[23]
.sym 38955 basesoc_picorv327[14]
.sym 38956 basesoc_uart_phy_storage[22]
.sym 38957 basesoc_adr[0]
.sym 38958 basesoc_picorv327[9]
.sym 38959 basesoc_picorv327[12]
.sym 38960 basesoc_picorv328[22]
.sym 38961 basesoc_picorv327[16]
.sym 38962 picorv32.alu_out_q[14]
.sym 38963 $abc$35911$n2751
.sym 38964 picorv32.alu_out_q[22]
.sym 38965 basesoc_picorv327[5]
.sym 38966 basesoc_picorv327[21]
.sym 38967 basesoc_timer0_eventmanager_pending_w
.sym 38974 $abc$35911$n4696_1
.sym 38975 $abc$35911$n4452_1
.sym 38976 $abc$35911$n4542
.sym 38977 basesoc_picorv323[3]
.sym 38978 basesoc_picorv328[22]
.sym 38979 $abc$35911$n4653
.sym 38980 $abc$35911$n4654
.sym 38981 $abc$35911$n4519
.sym 38982 basesoc_picorv327[2]
.sym 38983 $abc$35911$n4541_1
.sym 38985 $abc$35911$n4667
.sym 38986 $abc$35911$n4697_1
.sym 38988 $abc$35911$n4590
.sym 38989 $abc$35911$n4698_1
.sym 38990 basesoc_picorv327[22]
.sym 38991 basesoc_picorv323[4]
.sym 38992 $abc$35911$n4454_1
.sym 38993 $abc$35911$n4695_1
.sym 38994 basesoc_picorv323[2]
.sym 38995 $abc$35911$n3164
.sym 38998 $abc$35911$n2884_1
.sym 38999 basesoc_picorv323[4]
.sym 39000 $abc$35911$n4454_1
.sym 39001 $abc$35911$n4652
.sym 39002 $abc$35911$n4487
.sym 39003 $abc$35911$n4592_1
.sym 39006 $abc$35911$n4695_1
.sym 39007 basesoc_picorv323[4]
.sym 39008 $abc$35911$n4590
.sym 39009 $abc$35911$n4667
.sym 39012 basesoc_picorv328[22]
.sym 39013 $abc$35911$n4452_1
.sym 39014 basesoc_picorv327[22]
.sym 39018 $abc$35911$n2884_1
.sym 39019 basesoc_picorv323[2]
.sym 39020 basesoc_picorv327[2]
.sym 39021 $abc$35911$n4454_1
.sym 39024 $abc$35911$n4542
.sym 39025 $abc$35911$n3164
.sym 39026 $abc$35911$n4541_1
.sym 39027 $abc$35911$n4452_1
.sym 39030 $abc$35911$n4698_1
.sym 39031 $abc$35911$n4696_1
.sym 39032 $abc$35911$n4697_1
.sym 39036 basesoc_picorv328[22]
.sym 39037 $abc$35911$n2884_1
.sym 39038 basesoc_picorv327[22]
.sym 39039 $abc$35911$n4454_1
.sym 39042 basesoc_picorv323[4]
.sym 39043 $abc$35911$n4592_1
.sym 39044 basesoc_picorv323[3]
.sym 39045 $abc$35911$n4519
.sym 39048 $abc$35911$n4654
.sym 39049 $abc$35911$n4653
.sym 39050 $abc$35911$n4652
.sym 39051 $abc$35911$n4487
.sym 39053 clk12_$glb_clk
.sym 39055 $abc$35911$n4633
.sym 39056 $abc$35911$n4634
.sym 39057 $abc$35911$n3147_1
.sym 39058 $abc$35911$n3157_1
.sym 39059 $abc$35911$n3145
.sym 39060 $abc$35911$n3151
.sym 39061 basesoc_uart_phy_storage[12]
.sym 39062 $abc$35911$n3146
.sym 39063 basesoc_picorv323[3]
.sym 39065 $abc$35911$n232
.sym 39066 $abc$35911$n4387_1
.sym 39067 $abc$35911$n6712
.sym 39068 $abc$35911$n6708
.sym 39070 basesoc_picorv327[18]
.sym 39071 $abc$35911$n4689_1
.sym 39072 basesoc_picorv327[19]
.sym 39073 basesoc_picorv323[3]
.sym 39074 $abc$35911$n4533_1
.sym 39075 $abc$35911$n4667
.sym 39076 $abc$35911$n4590
.sym 39077 basesoc_picorv323[1]
.sym 39078 basesoc_picorv327[2]
.sym 39080 basesoc_uart_phy_storage[29]
.sym 39081 $abc$35911$n4549
.sym 39082 basesoc_picorv328[17]
.sym 39083 $abc$35911$n3026
.sym 39084 $abc$35911$n4454_1
.sym 39085 basesoc_picorv327[28]
.sym 39086 $abc$35911$n2970
.sym 39087 $abc$35911$n2951
.sym 39088 basesoc_picorv327[25]
.sym 39089 picorv32.alu_out_q[6]
.sym 39090 $abc$35911$n2755
.sym 39096 basesoc_picorv328[30]
.sym 39097 basesoc_picorv328[21]
.sym 39098 $abc$35911$n3158
.sym 39099 $abc$35911$n4525
.sym 39100 basesoc_picorv327[17]
.sym 39103 $abc$35911$n3156
.sym 39104 basesoc_uart_phy_storage[29]
.sym 39106 basesoc_picorv328[17]
.sym 39107 $abc$35911$n4540_1
.sym 39110 basesoc_adr[1]
.sym 39111 basesoc_adr[0]
.sym 39114 basesoc_uart_phy_storage[28]
.sym 39115 $abc$35911$n3157_1
.sym 39116 $abc$35911$n3154
.sym 39118 $abc$35911$n3155
.sym 39119 basesoc_picorv327[30]
.sym 39120 basesoc_picorv328[22]
.sym 39122 basesoc_picorv327[21]
.sym 39123 $abc$35911$n130
.sym 39124 $abc$35911$n3159_1
.sym 39125 basesoc_picorv327[22]
.sym 39126 basesoc_uart_phy_storage[12]
.sym 39129 basesoc_uart_phy_storage[28]
.sym 39130 basesoc_adr[1]
.sym 39131 basesoc_adr[0]
.sym 39132 basesoc_uart_phy_storage[12]
.sym 39136 $abc$35911$n130
.sym 39141 basesoc_adr[0]
.sym 39142 basesoc_uart_phy_storage[29]
.sym 39143 $abc$35911$n130
.sym 39144 basesoc_adr[1]
.sym 39147 basesoc_picorv327[21]
.sym 39149 basesoc_picorv328[21]
.sym 39153 $abc$35911$n3155
.sym 39154 $abc$35911$n3156
.sym 39155 basesoc_picorv327[22]
.sym 39156 basesoc_picorv328[22]
.sym 39159 $abc$35911$n4525
.sym 39160 $abc$35911$n4540_1
.sym 39165 basesoc_picorv327[17]
.sym 39166 basesoc_picorv327[30]
.sym 39167 basesoc_picorv328[30]
.sym 39168 basesoc_picorv328[17]
.sym 39171 $abc$35911$n3159_1
.sym 39172 $abc$35911$n3154
.sym 39173 $abc$35911$n3157_1
.sym 39174 $abc$35911$n3158
.sym 39176 clk12_$glb_clk
.sym 39178 $abc$35911$n3704
.sym 39179 $abc$35911$n3845
.sym 39180 $abc$35911$n4369_1
.sym 39181 $abc$35911$n3152_1
.sym 39182 $abc$35911$n4955
.sym 39183 $abc$35911$n3149_1
.sym 39184 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 39185 $abc$35911$n4549
.sym 39189 $abc$35911$n4388
.sym 39190 basesoc_picorv328[30]
.sym 39191 basesoc_picorv328[21]
.sym 39192 basesoc_picorv328[31]
.sym 39193 $abc$35911$n3157_1
.sym 39194 basesoc_uart_phy_storage[13]
.sym 39195 basesoc_picorv327[1]
.sym 39196 basesoc_picorv327[5]
.sym 39197 basesoc_picorv328[31]
.sym 39198 basesoc_picorv327[30]
.sym 39199 basesoc_picorv327[11]
.sym 39200 basesoc_uart_phy_storage[9]
.sym 39201 basesoc_picorv327[14]
.sym 39202 $abc$35911$n5360
.sym 39203 basesoc_picorv327[2]
.sym 39204 $abc$35911$n4670
.sym 39205 basesoc_uart_phy_rx_busy
.sym 39206 basesoc_picorv328[25]
.sym 39208 basesoc_picorv327[7]
.sym 39209 $abc$35911$n4264
.sym 39210 $abc$35911$n3899
.sym 39211 basesoc_adr[0]
.sym 39212 basesoc_picorv327[31]
.sym 39213 $abc$35911$n232
.sym 39219 $abc$35911$n6162
.sym 39221 basesoc_uart_phy_rx_busy
.sym 39222 picorv32.latched_stalu
.sym 39225 basesoc_picorv328[20]
.sym 39227 basesoc_picorv328[8]
.sym 39230 $abc$35911$n6168
.sym 39231 picorv32.alu_out_q[12]
.sym 39232 basesoc_picorv328[10]
.sym 39233 $abc$35911$n6174
.sym 39235 $abc$35911$n6178
.sym 39238 basesoc_picorv327[10]
.sym 39242 basesoc_picorv327[20]
.sym 39244 picorv32.reg_out[12]
.sym 39248 basesoc_picorv327[8]
.sym 39252 basesoc_uart_phy_rx_busy
.sym 39254 $abc$35911$n6162
.sym 39259 basesoc_uart_phy_rx_busy
.sym 39260 $abc$35911$n6174
.sym 39264 basesoc_picorv327[8]
.sym 39265 basesoc_picorv328[8]
.sym 39271 $abc$35911$n6168
.sym 39273 basesoc_uart_phy_rx_busy
.sym 39276 basesoc_uart_phy_rx_busy
.sym 39278 $abc$35911$n6178
.sym 39288 picorv32.reg_out[12]
.sym 39289 picorv32.latched_stalu
.sym 39291 picorv32.alu_out_q[12]
.sym 39294 basesoc_picorv327[10]
.sym 39295 basesoc_picorv328[10]
.sym 39296 basesoc_picorv327[20]
.sym 39297 basesoc_picorv328[20]
.sym 39299 clk12_$glb_clk
.sym 39300 sys_rst_$glb_sr
.sym 39302 $abc$35911$n5350
.sym 39303 $abc$35911$n5352
.sym 39304 $abc$35911$n5354
.sym 39305 $abc$35911$n5356
.sym 39306 $abc$35911$n5358
.sym 39307 $abc$35911$n5360
.sym 39308 $abc$35911$n5362
.sym 39312 picorv32.cpuregs_rs1[31]
.sym 39313 basesoc_picorv328[8]
.sym 39314 basesoc_picorv328[24]
.sym 39315 basesoc_dat_w[2]
.sym 39316 picorv32.latched_stalu
.sym 39317 basesoc_picorv327[18]
.sym 39318 basesoc_uart_phy_storage[31]
.sym 39319 basesoc_uart_phy_storage[20]
.sym 39320 basesoc_picorv327[17]
.sym 39321 $abc$35911$n6742
.sym 39322 $abc$35911$n3683
.sym 39323 $abc$35911$n3685
.sym 39324 $abc$35911$n4592_1
.sym 39325 picorv32.irq_state[0]
.sym 39327 $abc$35911$n3825_1
.sym 39328 basesoc_adr[1]
.sym 39329 $abc$35911$n3839
.sym 39330 picorv32.reg_out[12]
.sym 39331 picorv32.is_compare
.sym 39332 basesoc_picorv327[14]
.sym 39333 basesoc_picorv327[13]
.sym 39334 $abc$35911$n3849_1
.sym 39335 $abc$35911$n2929
.sym 39336 picorv32.alu_out_q[0]
.sym 39342 picorv32.is_lui_auipc_jal
.sym 39349 $abc$35911$n3940
.sym 39350 $abc$35911$n3144
.sym 39352 basesoc_adr[1]
.sym 39354 $abc$35911$n2889
.sym 39355 basesoc_picorv327[4]
.sym 39357 picorv32.is_compare
.sym 39358 basesoc_dat_w[2]
.sym 39360 $abc$35911$n2755
.sym 39361 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 39362 csrbankarray_csrbank0_leds_out0_w[1]
.sym 39364 basesoc_dat_w[4]
.sym 39365 picorv32.latched_compr
.sym 39366 picorv32.reg_pc[8]
.sym 39368 picorv32.cpuregs_rs1[8]
.sym 39369 picorv32.cpu_state[2]
.sym 39370 $abc$35911$n3899
.sym 39371 basesoc_adr[0]
.sym 39373 $abc$35911$n4450_1
.sym 39376 $abc$35911$n2889
.sym 39377 basesoc_picorv327[4]
.sym 39381 $abc$35911$n3940
.sym 39382 picorv32.is_lui_auipc_jal
.sym 39383 picorv32.cpuregs_rs1[8]
.sym 39384 picorv32.cpu_state[2]
.sym 39387 basesoc_dat_w[2]
.sym 39394 $abc$35911$n4450_1
.sym 39395 $abc$35911$n3144
.sym 39396 picorv32.is_compare
.sym 39402 picorv32.latched_compr
.sym 39408 basesoc_dat_w[4]
.sym 39411 csrbankarray_csrbank0_leds_out0_w[1]
.sym 39412 basesoc_adr[1]
.sym 39413 basesoc_adr[0]
.sym 39414 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 39417 $abc$35911$n3899
.sym 39419 picorv32.reg_pc[8]
.sym 39421 $abc$35911$n2755
.sym 39422 clk12_$glb_clk
.sym 39423 sys_rst_$glb_sr
.sym 39424 $abc$35911$n5364
.sym 39425 $abc$35911$n5366
.sym 39426 $abc$35911$n5368
.sym 39427 $abc$35911$n5370
.sym 39428 $abc$35911$n5372
.sym 39429 $abc$35911$n5374
.sym 39430 $abc$35911$n5376
.sym 39431 $abc$35911$n5378
.sym 39435 $abc$35911$n3946
.sym 39436 $abc$35911$n3884_1
.sym 39437 basesoc_picorv327[24]
.sym 39438 picorv32.alu_out_q[16]
.sym 39439 basesoc_picorv327[30]
.sym 39440 $abc$35911$n3130
.sym 39441 basesoc_picorv323[0]
.sym 39442 basesoc_uart_phy_storage[26]
.sym 39443 basesoc_uart_phy_storage[25]
.sym 39445 basesoc_picorv327[1]
.sym 39446 basesoc_picorv328[10]
.sym 39447 picorv32.reg_pc[3]
.sym 39448 basesoc_timer0_eventmanager_pending_w
.sym 39449 basesoc_picorv327[9]
.sym 39450 basesoc_picorv327[21]
.sym 39451 $abc$35911$n4256
.sym 39452 picorv32.alu_out_q[22]
.sym 39453 basesoc_picorv327[16]
.sym 39454 $abc$35911$n2871_1
.sym 39456 picorv32.reg_pc[25]
.sym 39457 basesoc_picorv327[5]
.sym 39458 picorv32.reg_next_pc[12]
.sym 39459 picorv32.alu_out_q[14]
.sym 39465 $abc$35911$n3918
.sym 39466 $abc$35911$n4256
.sym 39468 $abc$35911$n4449
.sym 39469 basesoc_picorv327[13]
.sym 39471 picorv32.reg_pc[13]
.sym 39472 $abc$35911$n3887_1
.sym 39473 $abc$35911$n3921
.sym 39474 basesoc_picorv327[6]
.sym 39475 $abc$35911$n4668
.sym 39476 $abc$35911$n4670
.sym 39477 picorv32.cpu_state[2]
.sym 39478 $abc$35911$n3886
.sym 39479 $abc$35911$n4264
.sym 39480 $abc$35911$n4487
.sym 39481 $abc$35911$n231
.sym 39482 $abc$35911$n3899
.sym 39484 picorv32.reg_next_pc[12]
.sym 39485 picorv32.irq_state[0]
.sym 39486 $abc$35911$n4456_1
.sym 39487 $abc$35911$n3975_1
.sym 39488 $abc$35911$n3920
.sym 39490 $abc$35911$n3392_1
.sym 39491 $abc$35911$n5368
.sym 39494 $abc$35911$n4666
.sym 39495 $abc$35911$n3010
.sym 39496 picorv32.reg_pc[10]
.sym 39498 $abc$35911$n231
.sym 39499 $abc$35911$n5368
.sym 39500 picorv32.irq_state[0]
.sym 39501 picorv32.reg_next_pc[12]
.sym 39504 $abc$35911$n3899
.sym 39505 picorv32.reg_pc[13]
.sym 39506 picorv32.cpu_state[2]
.sym 39507 $abc$35911$n3975_1
.sym 39510 $abc$35911$n3392_1
.sym 39511 $abc$35911$n4256
.sym 39512 $abc$35911$n3918
.sym 39513 $abc$35911$n3920
.sym 39516 $abc$35911$n4456_1
.sym 39518 $abc$35911$n4449
.sym 39519 $abc$35911$n4487
.sym 39522 $abc$35911$n4670
.sym 39524 $abc$35911$n4666
.sym 39525 $abc$35911$n4668
.sym 39528 $abc$35911$n3899
.sym 39529 picorv32.reg_pc[10]
.sym 39530 picorv32.cpu_state[2]
.sym 39534 $abc$35911$n3392_1
.sym 39535 $abc$35911$n4264
.sym 39536 basesoc_picorv327[13]
.sym 39537 $abc$35911$n3887_1
.sym 39540 $abc$35911$n3010
.sym 39541 basesoc_picorv327[6]
.sym 39542 $abc$35911$n3921
.sym 39543 $abc$35911$n3886
.sym 39545 clk12_$glb_clk
.sym 39547 $abc$35911$n5380
.sym 39548 $abc$35911$n5382
.sym 39549 $abc$35911$n5384
.sym 39550 $abc$35911$n5386
.sym 39551 $abc$35911$n5388
.sym 39552 $abc$35911$n5390
.sym 39553 $abc$35911$n5392
.sym 39554 $abc$35911$n5394
.sym 39555 picorv32.reg_pc[11]
.sym 39556 $abc$35911$n4487
.sym 39557 $abc$35911$n3027
.sym 39559 $abc$35911$n2891_1
.sym 39560 basesoc_picorv327[6]
.sym 39561 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 39562 picorv32.instr_bgeu
.sym 39563 picorv32.reg_pc[16]
.sym 39564 $abc$35911$n5378
.sym 39565 picorv32.alu_out_q[8]
.sym 39566 basesoc_picorv327[4]
.sym 39567 basesoc_picorv327[31]
.sym 39568 basesoc_picorv327[20]
.sym 39569 basesoc_picorv327[19]
.sym 39570 $abc$35911$n4519
.sym 39571 basesoc_picorv327[13]
.sym 39572 $abc$35911$n6988
.sym 39573 $PACKER_VCC_NET
.sym 39575 $abc$35911$n5372
.sym 39576 $abc$35911$n4260
.sym 39577 basesoc_picorv327[28]
.sym 39578 $abc$35911$n2970
.sym 39579 $abc$35911$n2951
.sym 39580 $abc$35911$n3026
.sym 39581 $PACKER_VCC_NET
.sym 39582 picorv32.reg_pc[14]
.sym 39588 $abc$35911$n3886
.sym 39589 $abc$35911$n4260
.sym 39590 $abc$35911$n3945
.sym 39591 picorv32.cpuregs_rs1[13]
.sym 39592 basesoc_picorv327[13]
.sym 39593 $abc$35911$n3887_1
.sym 39594 basesoc_picorv327[9]
.sym 39596 $abc$35911$n3972_1
.sym 39597 $abc$35911$n3974_1
.sym 39598 $abc$35911$n3917
.sym 39599 $abc$35911$n3916
.sym 39600 basesoc_picorv327[14]
.sym 39601 $abc$35911$n3944_1
.sym 39602 basesoc_picorv327[9]
.sym 39603 $abc$35911$n3976_1
.sym 39605 basesoc_picorv327[12]
.sym 39606 basesoc_picorv327[5]
.sym 39609 picorv32.cpu_state[2]
.sym 39610 $abc$35911$n3399_1
.sym 39611 $abc$35911$n4256
.sym 39612 $abc$35911$n3010
.sym 39613 $abc$35911$n3973_1
.sym 39614 $abc$35911$n4264
.sym 39615 $abc$35911$n2889
.sym 39618 picorv32.cpu_state[5]
.sym 39619 picorv32.is_lui_auipc_jal
.sym 39621 basesoc_picorv327[13]
.sym 39622 $abc$35911$n4264
.sym 39623 $abc$35911$n3399_1
.sym 39624 picorv32.cpu_state[5]
.sym 39627 picorv32.cpu_state[2]
.sym 39628 $abc$35911$n3974_1
.sym 39629 picorv32.cpuregs_rs1[13]
.sym 39630 picorv32.is_lui_auipc_jal
.sym 39633 basesoc_picorv327[5]
.sym 39634 $abc$35911$n3887_1
.sym 39635 $abc$35911$n3916
.sym 39636 $abc$35911$n3917
.sym 39639 picorv32.cpu_state[5]
.sym 39640 $abc$35911$n3399_1
.sym 39641 $abc$35911$n4256
.sym 39642 basesoc_picorv327[5]
.sym 39645 $abc$35911$n3976_1
.sym 39646 $abc$35911$n3972_1
.sym 39647 $abc$35911$n3973_1
.sym 39648 $abc$35911$n3010
.sym 39651 picorv32.cpu_state[5]
.sym 39652 $abc$35911$n3399_1
.sym 39653 $abc$35911$n4260
.sym 39654 basesoc_picorv327[9]
.sym 39657 $abc$35911$n3945
.sym 39658 basesoc_picorv327[9]
.sym 39659 $abc$35911$n3944_1
.sym 39660 $abc$35911$n3887_1
.sym 39663 basesoc_picorv327[14]
.sym 39664 $abc$35911$n3886
.sym 39665 basesoc_picorv327[12]
.sym 39666 $abc$35911$n2889
.sym 39667 $abc$35911$n3109_$glb_ce
.sym 39668 clk12_$glb_clk
.sym 39670 $abc$35911$n5396
.sym 39671 $abc$35911$n5398
.sym 39672 $abc$35911$n5400
.sym 39673 $abc$35911$n5402
.sym 39674 $abc$35911$n5404
.sym 39675 $abc$35911$n5406
.sym 39676 $abc$35911$n4391
.sym 39677 picorv32.cpuregs_wrdata[5]
.sym 39679 $abc$35911$n4260
.sym 39681 csrbankarray_csrbank0_leds_out0_w[1]
.sym 39682 picorv32.reg_pc[17]
.sym 39683 picorv32.reg_pc[19]
.sym 39684 $abc$35911$n3003
.sym 39685 $abc$35911$n4262
.sym 39686 basesoc_picorv327[11]
.sym 39687 basesoc_picorv327[20]
.sym 39688 $abc$35911$n3925
.sym 39689 $abc$35911$n4259
.sym 39690 basesoc_picorv327[8]
.sym 39691 picorv32.reg_pc[24]
.sym 39692 basesoc_picorv327[13]
.sym 39693 picorv32.cpuregs_rs1[8]
.sym 39694 $abc$35911$n232
.sym 39696 $abc$35911$n5386
.sym 39697 $abc$35911$n3037
.sym 39698 basesoc_picorv327[3]
.sym 39699 $abc$35911$n4391
.sym 39700 $abc$35911$n4264
.sym 39701 $abc$35911$n4573
.sym 39702 $abc$35911$n3887_1
.sym 39703 basesoc_picorv327[9]
.sym 39704 $abc$35911$n3732
.sym 39705 $abc$35911$n3899
.sym 39711 $abc$35911$n4086_1
.sym 39712 $abc$35911$n3899
.sym 39713 picorv32.reg_pc[9]
.sym 39718 $abc$35911$n3949
.sym 39720 $abc$35911$n3886
.sym 39722 basesoc_picorv327[28]
.sym 39725 $abc$35911$n4573
.sym 39726 picorv32.cpuregs_rs1[19]
.sym 39727 $abc$35911$n2889
.sym 39728 picorv32.cpu_state[2]
.sym 39729 picorv32.is_lui_auipc_jal
.sym 39730 $abc$35911$n3946
.sym 39732 basesoc_picorv327[30]
.sym 39734 $abc$35911$n3010
.sym 39735 picorv32.reg_pc[15]
.sym 39736 $abc$35911$n4260
.sym 39737 picorv32.reg_pc[19]
.sym 39741 $abc$35911$n4016
.sym 39742 $abc$35911$n3392_1
.sym 39744 $abc$35911$n2889
.sym 39746 basesoc_picorv327[28]
.sym 39750 basesoc_picorv327[30]
.sym 39751 $abc$35911$n4086_1
.sym 39752 $abc$35911$n3010
.sym 39753 $abc$35911$n3886
.sym 39756 $abc$35911$n3392_1
.sym 39757 $abc$35911$n3949
.sym 39758 $abc$35911$n4260
.sym 39759 $abc$35911$n3946
.sym 39764 $abc$35911$n4573
.sym 39768 picorv32.is_lui_auipc_jal
.sym 39769 $abc$35911$n4016
.sym 39770 picorv32.cpuregs_rs1[19]
.sym 39771 picorv32.cpu_state[2]
.sym 39774 picorv32.reg_pc[15]
.sym 39776 $abc$35911$n3899
.sym 39781 $abc$35911$n3899
.sym 39783 picorv32.reg_pc[19]
.sym 39786 picorv32.cpu_state[2]
.sym 39787 picorv32.reg_pc[9]
.sym 39788 $abc$35911$n3899
.sym 39790 $abc$35911$n3068_$glb_ce
.sym 39791 clk12_$glb_clk
.sym 39792 $abc$35911$n232_$glb_sr
.sym 39793 picorv32.reg_pc[15]
.sym 39794 $abc$35911$n4360_1
.sym 39795 $abc$35911$n4379
.sym 39796 picorv32.reg_pc[26]
.sym 39797 picorv32.cpuregs_wrdata[6]
.sym 39798 $abc$35911$n3839
.sym 39799 $abc$35911$n4378_1
.sym 39800 picorv32.cpuregs_wrdata[9]
.sym 39802 picorv32.decoded_imm[17]
.sym 39805 picorv32.reg_pc[22]
.sym 39806 $abc$35911$n3886
.sym 39807 basesoc_picorv327[17]
.sym 39808 $abc$35911$n5402
.sym 39809 $abc$35911$n4085
.sym 39810 $abc$35911$n4689
.sym 39811 $abc$35911$n3683
.sym 39812 $abc$35911$n3060
.sym 39813 picorv32.reg_pc[14]
.sym 39814 picorv32.cpuregs_rs1[19]
.sym 39815 picorv32.latched_stalu
.sym 39817 basesoc_picorv327[5]
.sym 39818 $abc$35911$n3849_1
.sym 39819 $abc$35911$n3825_1
.sym 39820 $abc$35911$n3839
.sym 39821 picorv32.irq_state[0]
.sym 39822 picorv32.reg_out[12]
.sym 39823 $abc$35911$n2929
.sym 39824 $abc$35911$n2871_1
.sym 39827 picorv32.cpuregs_wrdata[5]
.sym 39828 $abc$35911$n4367
.sym 39834 picorv32.reg_pc[28]
.sym 39836 $abc$35911$n4137
.sym 39837 basesoc_picorv327[28]
.sym 39838 $abc$35911$n4075
.sym 39839 $abc$35911$n3728
.sym 39840 picorv32.cpu_state[5]
.sym 39841 $abc$35911$n4279
.sym 39842 $abc$35911$n4074_1
.sym 39843 $abc$35911$n4076
.sym 39845 basesoc_picorv327[28]
.sym 39847 $abc$35911$n5437
.sym 39848 $abc$35911$n4079
.sym 39849 picorv32.is_lui_auipc_jal
.sym 39850 picorv32.reg_next_pc[12]
.sym 39851 $abc$35911$n3683
.sym 39852 $abc$35911$n4077_1
.sym 39853 picorv32.cpu_state[2]
.sym 39854 $abc$35911$n4388
.sym 39855 $abc$35911$n6988
.sym 39856 $abc$35911$n3399_1
.sym 39857 $abc$35911$n3392_1
.sym 39858 picorv32.cpuregs_rs1[28]
.sym 39859 $abc$35911$n4279
.sym 39860 picorv32.cpu_state[3]
.sym 39861 $abc$35911$n4387_1
.sym 39862 $abc$35911$n3887_1
.sym 39863 $abc$35911$n3685
.sym 39864 $abc$35911$n2871_1
.sym 39865 $abc$35911$n3899
.sym 39867 $abc$35911$n3399_1
.sym 39868 $abc$35911$n4279
.sym 39869 picorv32.cpu_state[5]
.sym 39870 basesoc_picorv327[28]
.sym 39873 picorv32.cpu_state[2]
.sym 39874 picorv32.is_lui_auipc_jal
.sym 39875 picorv32.cpuregs_rs1[28]
.sym 39876 $abc$35911$n4077_1
.sym 39879 $abc$35911$n4137
.sym 39880 $abc$35911$n6988
.sym 39881 $abc$35911$n5437
.sym 39882 picorv32.cpu_state[3]
.sym 39885 $abc$35911$n3887_1
.sym 39886 basesoc_picorv327[28]
.sym 39887 $abc$35911$n4074_1
.sym 39888 $abc$35911$n4075
.sym 39891 $abc$35911$n4076
.sym 39892 $abc$35911$n3392_1
.sym 39893 $abc$35911$n4279
.sym 39894 $abc$35911$n4079
.sym 39897 $abc$35911$n3683
.sym 39898 $abc$35911$n3685
.sym 39899 $abc$35911$n3728
.sym 39900 picorv32.reg_next_pc[12]
.sym 39903 picorv32.reg_pc[28]
.sym 39904 picorv32.cpu_state[2]
.sym 39905 $abc$35911$n3899
.sym 39909 $abc$35911$n3728
.sym 39910 $abc$35911$n4388
.sym 39911 $abc$35911$n2871_1
.sym 39912 $abc$35911$n4387_1
.sym 39913 $abc$35911$n3109_$glb_ce
.sym 39914 clk12_$glb_clk
.sym 39916 picorv32.reg_next_pc[12]
.sym 39917 $abc$35911$n3738_1
.sym 39918 $abc$35911$n4396
.sym 39919 picorv32.reg_next_pc[15]
.sym 39920 $abc$35911$n4414_1
.sym 39921 $abc$35911$n4576
.sym 39922 $abc$35911$n3730
.sym 39923 $abc$35911$n3742
.sym 39924 $abc$35911$n4558
.sym 39925 $abc$35911$n4276
.sym 39927 basesoc_dat_w[1]
.sym 39928 basesoc_picorv327[26]
.sym 39929 $abc$35911$n2910
.sym 39930 $abc$35911$n4567
.sym 39931 picorv32.reg_pc[26]
.sym 39932 picorv32.reg_next_pc[11]
.sym 39933 $abc$35911$n4071_1
.sym 39934 $abc$35911$n5438_1
.sym 39935 $abc$35911$n5437
.sym 39936 basesoc_picorv327[28]
.sym 39937 basesoc_picorv327[1]
.sym 39938 picorv32.reg_pc[28]
.sym 39939 picorv32.decoded_imm_uj[15]
.sym 39940 basesoc_timer0_eventmanager_pending_w
.sym 39941 $abc$35911$n231
.sym 39944 picorv32.alu_out_q[22]
.sym 39945 $abc$35911$n4609
.sym 39946 $abc$35911$n3683
.sym 39947 basesoc_picorv327[11]
.sym 39948 $abc$35911$n4370
.sym 39949 picorv32.reg_next_pc[12]
.sym 39950 $abc$35911$n2871_1
.sym 39951 picorv32.alu_out_q[14]
.sym 39958 picorv32.irq_state[1]
.sym 39959 picorv32.is_lui_auipc_jal
.sym 39962 picorv32.reg_next_pc[13]
.sym 39963 picorv32.mem_rdata_latched[31]
.sym 39964 $abc$35911$n3899
.sym 39968 $abc$35911$n4390
.sym 39969 $abc$35911$n4391
.sym 39970 basesoc_picorv327[3]
.sym 39975 picorv32.irq_pending[3]
.sym 39976 picorv32.reg_next_pc[15]
.sym 39977 $abc$35911$n3683
.sym 39978 picorv32.cpu_state[4]
.sym 39979 picorv32.reg_pc[31]
.sym 39982 $abc$35911$n3027
.sym 39983 picorv32.reg_next_pc[14]
.sym 39984 picorv32.irq_state[0]
.sym 39985 picorv32.cpuregs_rs1[31]
.sym 39986 picorv32.reg_out[14]
.sym 39987 picorv32.cpu_state[0]
.sym 39988 picorv32.reg_out[15]
.sym 39992 $abc$35911$n4390
.sym 39993 $abc$35911$n4391
.sym 39996 $abc$35911$n3899
.sym 39997 picorv32.reg_pc[31]
.sym 39998 picorv32.cpuregs_rs1[31]
.sym 39999 picorv32.is_lui_auipc_jal
.sym 40002 basesoc_picorv327[3]
.sym 40003 picorv32.cpu_state[0]
.sym 40004 picorv32.irq_pending[3]
.sym 40005 picorv32.cpu_state[4]
.sym 40008 picorv32.reg_next_pc[13]
.sym 40009 $abc$35911$n3027
.sym 40010 picorv32.irq_state[1]
.sym 40011 picorv32.irq_state[0]
.sym 40014 $abc$35911$n3683
.sym 40016 picorv32.reg_out[15]
.sym 40017 picorv32.reg_next_pc[15]
.sym 40021 picorv32.mem_rdata_latched[31]
.sym 40026 picorv32.reg_out[14]
.sym 40028 $abc$35911$n3683
.sym 40029 picorv32.reg_next_pc[14]
.sym 40033 picorv32.mem_rdata_latched[31]
.sym 40036 $abc$35911$n3047_$glb_ce
.sym 40037 clk12_$glb_clk
.sym 40039 $abc$35911$n3688
.sym 40040 $abc$35911$n3694_1
.sym 40041 picorv32.reg_next_pc[14]
.sym 40042 picorv32.reg_next_pc[2]
.sym 40043 $abc$35911$n3693
.sym 40044 picorv32.reg_next_pc[3]
.sym 40045 picorv32.reg_pc[31]
.sym 40046 picorv32.reg_next_pc[22]
.sym 40048 $abc$35911$n232
.sym 40050 $abc$35911$n3026_1
.sym 40051 picorv32.cpuregs_wrdata[13]
.sym 40052 $abc$35911$n3060
.sym 40053 picorv32.decoded_imm_uj[25]
.sym 40054 $abc$35911$n3740_1
.sym 40055 picorv32.is_lui_auipc_jal
.sym 40056 picorv32.cpuregs_rs1[12]
.sym 40057 picorv32.cpuregs_wrdata[14]
.sym 40058 $abc$35911$n4561
.sym 40059 $abc$35911$n7000
.sym 40061 picorv32.cpu_state[5]
.sym 40062 picorv32.reg_pc[25]
.sym 40064 $abc$35911$n2951
.sym 40065 basesoc_picorv327[25]
.sym 40066 $abc$35911$n4758
.sym 40068 $abc$35911$n3026
.sym 40069 $abc$35911$n4576
.sym 40070 basesoc_picorv327[13]
.sym 40071 $abc$35911$n2970
.sym 40072 $abc$35911$n5372
.sym 40073 picorv32.reg_out[22]
.sym 40081 $abc$35911$n3683
.sym 40082 $abc$35911$n2970
.sym 40083 picorv32.cpu_state[2]
.sym 40084 $abc$35911$n3685
.sym 40085 $abc$35911$n2871_1
.sym 40086 picorv32.cpuregs_rs1[9]
.sym 40088 picorv32.reg_out[2]
.sym 40089 picorv32.alu_out_q[2]
.sym 40090 $abc$35911$n3684
.sym 40091 $abc$35911$n3736
.sym 40096 $abc$35911$n5372
.sym 40097 $abc$35911$n4909
.sym 40098 $abc$35911$n3947_1
.sym 40100 basesoc_dat_w[1]
.sym 40101 picorv32.is_lui_auipc_jal
.sym 40104 picorv32.reg_out[14]
.sym 40105 picorv32.latched_stalu
.sym 40106 picorv32.reg_next_pc[14]
.sym 40107 picorv32.reg_next_pc[2]
.sym 40111 picorv32.alu_out_q[14]
.sym 40113 picorv32.reg_next_pc[2]
.sym 40114 $abc$35911$n3683
.sym 40115 $abc$35911$n3685
.sym 40116 $abc$35911$n3684
.sym 40119 $abc$35911$n3683
.sym 40120 picorv32.reg_next_pc[2]
.sym 40121 picorv32.reg_out[2]
.sym 40125 picorv32.latched_stalu
.sym 40126 picorv32.reg_out[2]
.sym 40127 picorv32.alu_out_q[2]
.sym 40131 picorv32.reg_out[14]
.sym 40132 picorv32.latched_stalu
.sym 40134 picorv32.alu_out_q[14]
.sym 40137 basesoc_dat_w[1]
.sym 40143 $abc$35911$n2871_1
.sym 40144 $abc$35911$n3736
.sym 40145 $abc$35911$n4909
.sym 40146 $abc$35911$n5372
.sym 40149 $abc$35911$n3947_1
.sym 40150 picorv32.cpu_state[2]
.sym 40151 picorv32.cpuregs_rs1[9]
.sym 40152 picorv32.is_lui_auipc_jal
.sym 40155 $abc$35911$n3683
.sym 40156 $abc$35911$n3685
.sym 40157 picorv32.reg_next_pc[14]
.sym 40158 $abc$35911$n3736
.sym 40159 $abc$35911$n2970
.sym 40160 clk12_$glb_clk
.sym 40161 sys_rst_$glb_sr
.sym 40162 $abc$35911$n4199
.sym 40163 picorv32.cpuregs_wrdata[22]
.sym 40164 $abc$35911$n4609
.sym 40165 picorv32.irq_pending[4]
.sym 40166 $abc$35911$n3865
.sym 40167 $abc$35911$n4597
.sym 40168 $abc$35911$n3681
.sym 40169 $abc$35911$n4417
.sym 40174 $abc$35911$n4537
.sym 40175 picorv32.cpuregs_rs1[15]
.sym 40176 $abc$35911$n3409
.sym 40177 $abc$35911$n3016_1
.sym 40178 $abc$35911$n3058
.sym 40179 picorv32.mem_rdata_q[28]
.sym 40180 $abc$35911$n3060
.sym 40181 picorv32.cpu_state[4]
.sym 40183 picorv32.cpu_state[3]
.sym 40185 $abc$35911$n3060
.sym 40187 picorv32.cpu_state[0]
.sym 40188 $abc$35911$n2871_1
.sym 40189 $abc$35911$n4597
.sym 40190 picorv32.cpuregs_wrdata[14]
.sym 40191 $abc$35911$n232
.sym 40192 picorv32.cpuregs_rs1[4]
.sym 40193 $abc$35911$n3037
.sym 40194 $abc$35911$n232
.sym 40195 $abc$35911$n4199
.sym 40196 basesoc_picorv327[9]
.sym 40197 $abc$35911$n4573
.sym 40204 picorv32.latched_branch
.sym 40205 picorv32.reg_next_pc[14]
.sym 40206 picorv32.irq_state[1]
.sym 40208 $abc$35911$n4394
.sym 40210 $abc$35911$n4393
.sym 40212 picorv32.latched_stalu
.sym 40213 $abc$35911$n3683
.sym 40214 $abc$35911$n4122
.sym 40215 picorv32.alu_out_q[26]
.sym 40216 picorv32.alu_out_q[22]
.sym 40218 picorv32.irq_state[0]
.sym 40221 $abc$35911$n4129
.sym 40223 $abc$35911$n3026_1
.sym 40224 picorv32.irq_state[0]
.sym 40229 picorv32.cpuregs_rs1[2]
.sym 40231 $abc$35911$n4126
.sym 40232 picorv32.reg_out[26]
.sym 40233 picorv32.reg_out[22]
.sym 40234 picorv32.latched_store
.sym 40236 $abc$35911$n4122
.sym 40237 picorv32.cpuregs_rs1[2]
.sym 40238 $abc$35911$n4129
.sym 40239 $abc$35911$n4126
.sym 40242 $abc$35911$n3683
.sym 40243 picorv32.reg_out[26]
.sym 40244 picorv32.alu_out_q[26]
.sym 40245 picorv32.latched_stalu
.sym 40249 picorv32.latched_branch
.sym 40250 picorv32.latched_store
.sym 40255 picorv32.latched_stalu
.sym 40256 picorv32.reg_out[22]
.sym 40257 picorv32.alu_out_q[22]
.sym 40260 picorv32.latched_store
.sym 40261 picorv32.latched_branch
.sym 40262 picorv32.irq_state[0]
.sym 40268 picorv32.latched_branch
.sym 40269 picorv32.latched_store
.sym 40273 $abc$35911$n4393
.sym 40275 $abc$35911$n4394
.sym 40278 picorv32.irq_state[0]
.sym 40279 $abc$35911$n3026_1
.sym 40280 picorv32.irq_state[1]
.sym 40281 picorv32.reg_next_pc[14]
.sym 40283 clk12_$glb_clk
.sym 40285 $abc$35911$n3183
.sym 40286 $abc$35911$n3025
.sym 40287 $abc$35911$n4591
.sym 40288 $abc$35911$n3181
.sym 40289 picorv32.mem_state[1]
.sym 40290 $abc$35911$n3186
.sym 40291 picorv32.mem_state[0]
.sym 40292 $abc$35911$n4412_1
.sym 40297 picorv32.cpuregs_rs1[21]
.sym 40298 $abc$35911$n231
.sym 40299 $abc$35911$n2871_1
.sym 40300 picorv32.irq_pending[4]
.sym 40301 $abc$35911$n3060
.sym 40302 $abc$35911$n4122
.sym 40303 picorv32.mem_wordsize[0]
.sym 40305 basesoc_timer0_eventmanager_storage
.sym 40306 picorv32.cpu_state[3]
.sym 40307 $abc$35911$n3685
.sym 40308 picorv32.reg_next_pc[29]
.sym 40311 picorv32.mem_wordsize[1]
.sym 40313 $PACKER_VCC_NET
.sym 40314 basesoc_picorv327[5]
.sym 40315 $abc$35911$n2929
.sym 40316 $abc$35911$n2871_1
.sym 40318 picorv32.reg_out[12]
.sym 40320 $abc$35911$n4367
.sym 40331 $abc$35911$n3108
.sym 40333 picorv32.reg_out[20]
.sym 40334 picorv32.instr_retirq
.sym 40335 $abc$35911$n2904
.sym 40336 $abc$35911$n2911_1
.sym 40337 $abc$35911$n3051
.sym 40339 $abc$35911$n2909_1
.sym 40340 $abc$35911$n2903_1
.sym 40341 picorv32.mem_do_rdata
.sym 40342 $abc$35911$n3060
.sym 40343 picorv32.latched_stalu
.sym 40344 $abc$35911$n3176
.sym 40346 picorv32.alu_out_q[20]
.sym 40347 picorv32.cpu_state[2]
.sym 40348 picorv32.mem_state[0]
.sym 40349 $abc$35911$n3175
.sym 40350 picorv32.mem_do_rinst
.sym 40351 picorv32.latched_branch
.sym 40352 $abc$35911$n232
.sym 40353 $abc$35911$n3143
.sym 40354 picorv32.mem_state[1]
.sym 40360 picorv32.reg_out[20]
.sym 40361 picorv32.alu_out_q[20]
.sym 40362 picorv32.latched_stalu
.sym 40365 $abc$35911$n3108
.sym 40366 $abc$35911$n3060
.sym 40367 $abc$35911$n3175
.sym 40368 $abc$35911$n3143
.sym 40371 picorv32.mem_state[0]
.sym 40374 picorv32.mem_state[1]
.sym 40377 $abc$35911$n2903_1
.sym 40379 $abc$35911$n232
.sym 40383 picorv32.mem_state[0]
.sym 40386 picorv32.mem_state[1]
.sym 40389 picorv32.mem_do_rinst
.sym 40390 picorv32.mem_state[0]
.sym 40391 picorv32.mem_state[1]
.sym 40392 picorv32.mem_do_rdata
.sym 40395 $abc$35911$n2909_1
.sym 40396 picorv32.mem_do_rinst
.sym 40397 $abc$35911$n2904
.sym 40398 $abc$35911$n2911_1
.sym 40401 picorv32.cpu_state[2]
.sym 40402 $abc$35911$n3176
.sym 40403 picorv32.instr_retirq
.sym 40404 picorv32.latched_branch
.sym 40405 $abc$35911$n3051
.sym 40406 clk12_$glb_clk
.sym 40407 $abc$35911$n232_$glb_sr
.sym 40408 picorv32.cpuregs_wrdata[20]
.sym 40409 picorv32.latched_rd[5]
.sym 40410 $abc$35911$n4397
.sym 40411 picorv32.latched_rd[0]
.sym 40412 $abc$35911$n4411
.sym 40413 picorv32.latched_rd[4]
.sym 40414 picorv32.latched_rd[3]
.sym 40415 picorv32.cpuregs_wrdata[15]
.sym 40416 $abc$35911$n2845
.sym 40417 $abc$35911$n2904
.sym 40418 picorv32.irq_mask[13]
.sym 40420 picorv32.instr_retirq
.sym 40421 picorv32.mem_state[0]
.sym 40422 $abc$35911$n3672
.sym 40423 picorv32.mem_rdata_q[14]
.sym 40424 $abc$35911$n4621
.sym 40425 picorv32.mem_rdata_q[12]
.sym 40427 picorv32.cpu_state[0]
.sym 40428 $abc$35911$n2902
.sym 40429 $abc$35911$n4129
.sym 40430 $abc$35911$n2910
.sym 40431 $abc$35911$n4591
.sym 40432 $abc$35911$n4370
.sym 40433 picorv32.irq_pending[4]
.sym 40434 picorv32.mem_rdata_q[25]
.sym 40435 $abc$35911$n6997
.sym 40436 picorv32.cpuregs_rs1[0]
.sym 40439 picorv32.mem_rdata_latched[7]
.sym 40440 picorv32.latched_rd[2]
.sym 40449 $PACKER_GND_NET
.sym 40450 picorv32.decoded_rd[0]
.sym 40452 picorv32.mem_rdata_q[25]
.sym 40453 picorv32.mem_rdata_q[28]
.sym 40454 picorv32.reg_out[26]
.sym 40455 picorv32.mem_rdata_q[26]
.sym 40456 picorv32.mem_rdata_q[27]
.sym 40460 picorv32.latched_stalu
.sym 40463 picorv32.mem_rdata_latched[7]
.sym 40464 picorv32.irq_state[0]
.sym 40466 $abc$35911$n232
.sym 40471 $abc$35911$n3480_1
.sym 40472 picorv32.cpu_state[0]
.sym 40474 $abc$35911$n3016_1
.sym 40476 $abc$35911$n2871_1
.sym 40477 picorv32.alu_out_q[26]
.sym 40479 $abc$35911$n3051
.sym 40482 picorv32.irq_state[0]
.sym 40483 picorv32.decoded_rd[0]
.sym 40484 $abc$35911$n3016_1
.sym 40485 picorv32.cpu_state[0]
.sym 40488 picorv32.mem_rdata_latched[7]
.sym 40495 $abc$35911$n3051
.sym 40497 $abc$35911$n232
.sym 40501 $PACKER_GND_NET
.sym 40506 picorv32.mem_rdata_q[28]
.sym 40507 picorv32.mem_rdata_q[25]
.sym 40508 picorv32.mem_rdata_q[26]
.sym 40509 picorv32.mem_rdata_q[27]
.sym 40513 $abc$35911$n3016_1
.sym 40514 picorv32.cpu_state[0]
.sym 40518 $abc$35911$n2871_1
.sym 40519 picorv32.reg_out[26]
.sym 40520 picorv32.latched_stalu
.sym 40521 picorv32.alu_out_q[26]
.sym 40526 picorv32.mem_rdata_q[25]
.sym 40527 $abc$35911$n3480_1
.sym 40528 $abc$35911$n3047_$glb_ce
.sym 40529 clk12_$glb_clk
.sym 40531 picorv32.latched_rd[1]
.sym 40532 $abc$35911$n4161
.sym 40533 picorv32.latched_rd[2]
.sym 40534 $abc$35911$n4159
.sym 40535 $abc$35911$n4152
.sym 40536 $abc$35911$n4367
.sym 40537 $abc$35911$n4370
.sym 40538 $abc$35911$n4153
.sym 40540 picorv32.latched_rd[4]
.sym 40543 $PACKER_GND_NET
.sym 40544 $abc$35911$n3740_1
.sym 40545 picorv32.cpuregs_rs1[12]
.sym 40546 picorv32.latched_stalu
.sym 40547 picorv32.cpuregs_rs1[2]
.sym 40548 picorv32.is_lui_auipc_jal
.sym 40549 picorv32.mem_rdata_q[28]
.sym 40550 picorv32.cpuregs_rs1[2]
.sym 40551 picorv32.mem_rdata_q[26]
.sym 40552 picorv32.cpuregs_rs1[14]
.sym 40553 $PACKER_VCC_NET
.sym 40554 picorv32.decoded_rs2[0]
.sym 40555 $abc$35911$n6991
.sym 40556 $abc$35911$n4152
.sym 40558 basesoc_picorv327[13]
.sym 40561 $abc$35911$n3045
.sym 40562 basesoc_picorv327[25]
.sym 40563 picorv32.latched_rd[3]
.sym 40564 picorv32.latched_rd[1]
.sym 40566 $abc$35911$n3016_1
.sym 40572 picorv32.cpu_state[3]
.sym 40573 picorv32.latched_rd[5]
.sym 40574 $abc$35911$n4204
.sym 40575 $abc$35911$n3106
.sym 40576 picorv32.mem_rdata_q[27]
.sym 40578 picorv32.cpu_state[4]
.sym 40579 picorv32.irq_mask[12]
.sym 40580 picorv32.mem_rdata_q[26]
.sym 40581 $abc$35911$n4205
.sym 40582 $abc$35911$n3409
.sym 40583 picorv32.irq_state[1]
.sym 40584 picorv32.irq_mask[6]
.sym 40585 picorv32.cpu_state[2]
.sym 40587 $abc$35911$n3479
.sym 40589 picorv32.cpuregs_rs1[12]
.sym 40590 basesoc_picorv327[6]
.sym 40591 $abc$35911$n4129
.sym 40592 picorv32.instr_setq
.sym 40593 picorv32.mem_rdata_q[28]
.sym 40595 $abc$35911$n6997
.sym 40597 basesoc_picorv327[12]
.sym 40598 picorv32.cpu_state[0]
.sym 40601 picorv32.irq_pending[12]
.sym 40605 picorv32.irq_state[1]
.sym 40607 picorv32.irq_pending[12]
.sym 40608 picorv32.irq_mask[12]
.sym 40611 $abc$35911$n6997
.sym 40612 picorv32.cpu_state[3]
.sym 40613 picorv32.cpu_state[0]
.sym 40614 picorv32.irq_pending[12]
.sym 40617 basesoc_picorv327[12]
.sym 40618 $abc$35911$n3409
.sym 40619 picorv32.cpu_state[4]
.sym 40620 picorv32.irq_mask[12]
.sym 40623 picorv32.cpuregs_rs1[12]
.sym 40624 $abc$35911$n4204
.sym 40625 $abc$35911$n4129
.sym 40626 $abc$35911$n4205
.sym 40629 $abc$35911$n3479
.sym 40630 picorv32.mem_rdata_q[26]
.sym 40631 picorv32.mem_rdata_q[27]
.sym 40632 picorv32.mem_rdata_q[28]
.sym 40635 picorv32.mem_rdata_q[28]
.sym 40636 $abc$35911$n3479
.sym 40637 picorv32.mem_rdata_q[26]
.sym 40638 picorv32.mem_rdata_q[27]
.sym 40641 picorv32.cpu_state[2]
.sym 40642 picorv32.latched_rd[5]
.sym 40643 picorv32.instr_setq
.sym 40644 $abc$35911$n3106
.sym 40647 picorv32.irq_mask[6]
.sym 40648 basesoc_picorv327[6]
.sym 40649 $abc$35911$n3409
.sym 40650 picorv32.cpu_state[4]
.sym 40651 $abc$35911$n3049_$glb_ce
.sym 40652 clk12_$glb_clk
.sym 40654 $abc$35911$n3043_1
.sym 40655 $abc$35911$n3656
.sym 40656 picorv32.irq_pending[7]
.sym 40657 $abc$35911$n4210
.sym 40658 $abc$35911$n3657
.sym 40659 picorv32.irq_pending[11]
.sym 40660 picorv32.irq_pending[5]
.sym 40661 $abc$35911$n3046_1
.sym 40666 picorv32.mem_rdata_q[26]
.sym 40667 picorv32.irq_pending[1]
.sym 40668 picorv32.instr_waitirq
.sym 40669 picorv32.cpu_state[3]
.sym 40670 $abc$35911$n3529
.sym 40673 picorv32.latched_rd[1]
.sym 40674 $abc$35911$n4203
.sym 40675 picorv32.decoded_rd[2]
.sym 40676 picorv32.decoded_rd[1]
.sym 40680 $abc$35911$n3121
.sym 40684 basesoc_picorv327[9]
.sym 40685 picorv32.cpu_state[0]
.sym 40686 $abc$35911$n232
.sym 40687 picorv32.irq_pending[12]
.sym 40688 $abc$35911$n3114
.sym 40689 $abc$35911$n3037
.sym 40695 picorv32.irq_pending[2]
.sym 40697 picorv32.irq_mask[3]
.sym 40699 picorv32.cpuregs_rs1[13]
.sym 40701 picorv32.irq_pending[0]
.sym 40702 picorv32.cpuregs_rs1[11]
.sym 40705 picorv32.irq_pending[12]
.sym 40706 $abc$35911$n3121
.sym 40708 picorv32.cpuregs_rs1[0]
.sym 40710 picorv32.irq_mask[12]
.sym 40711 picorv32.cpuregs_rs1[6]
.sym 40714 picorv32.irq_pending[3]
.sym 40715 picorv32.cpuregs_rs1[12]
.sym 40719 picorv32.irq_pending[1]
.sym 40724 picorv32.cpuregs_rs1[3]
.sym 40728 picorv32.irq_mask[3]
.sym 40729 picorv32.irq_pending[3]
.sym 40730 picorv32.irq_mask[12]
.sym 40731 picorv32.irq_pending[12]
.sym 40737 picorv32.cpuregs_rs1[13]
.sym 40742 picorv32.cpuregs_rs1[3]
.sym 40746 picorv32.irq_pending[1]
.sym 40747 picorv32.irq_pending[2]
.sym 40748 picorv32.irq_pending[3]
.sym 40749 picorv32.irq_pending[0]
.sym 40752 picorv32.cpuregs_rs1[6]
.sym 40760 picorv32.cpuregs_rs1[11]
.sym 40764 picorv32.cpuregs_rs1[0]
.sym 40771 picorv32.cpuregs_rs1[12]
.sym 40774 $abc$35911$n3121
.sym 40775 clk12_$glb_clk
.sym 40776 $abc$35911$n232_$glb_sr
.sym 40777 $abc$35911$n3660
.sym 40778 picorv32.irq_pending[6]
.sym 40779 $abc$35911$n3048_1
.sym 40780 $abc$35911$n3114
.sym 40781 $abc$35911$n3018
.sym 40782 $abc$35911$n3050_1
.sym 40783 $abc$35911$n3650
.sym 40784 $abc$35911$n3121
.sym 40785 picorv32.cpuregs_rs1[31]
.sym 40790 basesoc_picorv327[17]
.sym 40792 picorv32.cpu_state[4]
.sym 40793 $abc$35911$n3409
.sym 40794 $abc$35911$n3046_1
.sym 40795 picorv32.cpuregs_rs1[13]
.sym 40796 picorv32.cpuregs_rs1[28]
.sym 40797 picorv32.cpu_state[4]
.sym 40798 picorv32.cpu_state[3]
.sym 40799 $abc$35911$n4129
.sym 40801 csrbankarray_csrbank0_leds_out0_w[1]
.sym 40808 picorv32.irq_mask[11]
.sym 40812 $abc$35911$n2929
.sym 40818 basesoc_picorv327[15]
.sym 40819 picorv32.irq_mask[13]
.sym 40820 picorv32.cpu_state[0]
.sym 40822 $abc$35911$n4222
.sym 40823 picorv32.irq_pending[13]
.sym 40824 picorv32.irq_mask[0]
.sym 40825 $abc$35911$n4129
.sym 40826 picorv32.cpuregs_rs1[15]
.sym 40827 picorv32.irq_pending[15]
.sym 40830 $abc$35911$n7000
.sym 40831 $abc$35911$n3409
.sym 40832 picorv32.cpu_state[3]
.sym 40833 picorv32.irq_mask[12]
.sym 40834 picorv32.irq_pending[2]
.sym 40835 picorv32.irq_mask[2]
.sym 40836 picorv32.irq_pending[12]
.sym 40840 picorv32.irq_pending[0]
.sym 40842 picorv32.irq_mask[15]
.sym 40844 picorv32.cpu_state[4]
.sym 40845 $abc$35911$n3114
.sym 40849 $abc$35911$n4223
.sym 40853 picorv32.irq_pending[2]
.sym 40854 picorv32.irq_mask[2]
.sym 40857 picorv32.irq_mask[13]
.sym 40859 picorv32.irq_pending[13]
.sym 40863 picorv32.irq_pending[12]
.sym 40865 picorv32.irq_mask[12]
.sym 40870 picorv32.irq_pending[15]
.sym 40871 picorv32.irq_mask[15]
.sym 40875 basesoc_picorv327[15]
.sym 40876 picorv32.cpu_state[4]
.sym 40877 $abc$35911$n3409
.sym 40878 picorv32.irq_mask[15]
.sym 40881 picorv32.cpuregs_rs1[15]
.sym 40882 $abc$35911$n4223
.sym 40883 $abc$35911$n4129
.sym 40884 $abc$35911$n4222
.sym 40887 picorv32.irq_mask[0]
.sym 40889 picorv32.irq_pending[0]
.sym 40893 $abc$35911$n7000
.sym 40894 picorv32.irq_pending[15]
.sym 40895 picorv32.cpu_state[3]
.sym 40896 picorv32.cpu_state[0]
.sym 40897 $abc$35911$n3114
.sym 40898 clk12_$glb_clk
.sym 40899 $abc$35911$n232_$glb_sr
.sym 40900 $abc$35911$n3033_1
.sym 40901 $abc$35911$n3036_1
.sym 40902 picorv32.irq_pending[10]
.sym 40903 $abc$35911$n3024
.sym 40904 picorv32.irq_pending[9]
.sym 40905 $abc$35911$n3037
.sym 40906 $abc$35911$n4185
.sym 40907 picorv32.irq_pending[23]
.sym 40912 picorv32.reg_out[14]
.sym 40913 $abc$35911$n4129
.sym 40914 $abc$35911$n4221
.sym 40915 $abc$35911$n3114
.sym 40916 picorv32.cpu_state[0]
.sym 40918 picorv32.cpu_state[3]
.sym 40920 picorv32.cpu_state[3]
.sym 40921 $abc$35911$n3049_1
.sym 40922 picorv32.cpuregs_rs1[15]
.sym 40941 picorv32.irq_pending[2]
.sym 40942 picorv32.irq_mask[2]
.sym 40943 picorv32.irq_pending[12]
.sym 40944 basesoc_picorv327[14]
.sym 40947 picorv32.cpu_state[4]
.sym 40949 picorv32.irq_mask[15]
.sym 40950 $abc$35911$n3027
.sym 40951 $abc$35911$n3409
.sym 40952 $abc$35911$n3114
.sym 40953 $abc$35911$n3026_1
.sym 40954 picorv32.irq_mask[14]
.sym 40958 picorv32.irq_pending[15]
.sym 40959 picorv32.irq_pending[14]
.sym 40962 picorv32.irq_pending[13]
.sym 40963 picorv32.irq_mask[13]
.sym 40967 picorv32.irq_pending[14]
.sym 40974 picorv32.irq_pending[12]
.sym 40975 picorv32.irq_pending[15]
.sym 40976 picorv32.irq_pending[14]
.sym 40977 picorv32.irq_pending[13]
.sym 40980 picorv32.irq_pending[15]
.sym 40982 picorv32.irq_mask[15]
.sym 40986 picorv32.irq_pending[14]
.sym 40988 picorv32.irq_mask[14]
.sym 40999 picorv32.irq_pending[14]
.sym 41000 picorv32.irq_mask[14]
.sym 41005 picorv32.irq_mask[13]
.sym 41006 picorv32.irq_pending[13]
.sym 41010 picorv32.irq_pending[2]
.sym 41011 picorv32.irq_mask[2]
.sym 41012 $abc$35911$n3027
.sym 41013 $abc$35911$n3026_1
.sym 41016 basesoc_picorv327[14]
.sym 41017 picorv32.irq_mask[14]
.sym 41018 $abc$35911$n3409
.sym 41019 picorv32.cpu_state[4]
.sym 41020 $abc$35911$n3114
.sym 41021 clk12_$glb_clk
.sym 41022 $abc$35911$n232_$glb_sr
.sym 41027 picorv32.irq_mask[17]
.sym 41030 picorv32.irq_mask[9]
.sym 41035 $abc$35911$n3409
.sym 41037 $abc$35911$n4129
.sym 41039 picorv32.reg_out[26]
.sym 41040 picorv32.irq_pending[23]
.sym 41041 picorv32.irq_mask[18]
.sym 41042 basesoc_picorv327[19]
.sym 41043 $abc$35911$n3409
.sym 41044 picorv32.irq_mask[10]
.sym 41051 picorv32.irq_pending[9]
.sym 41082 $abc$35911$n2929
.sym 41092 basesoc_dat_w[1]
.sym 41098 basesoc_dat_w[1]
.sym 41143 $abc$35911$n2929
.sym 41144 clk12_$glb_clk
.sym 41145 sys_rst_$glb_sr
.sym 41248 spiflash_counter[4]
.sym 41249 spiflash_counter[5]
.sym 41250 spiflash_counter[7]
.sym 41251 spiflash_counter[6]
.sym 41270 array_muxed0[0]
.sym 41281 sys_rst
.sym 41291 spiflash_counter[3]
.sym 41293 spiflash_counter[2]
.sym 41296 spiflash_counter[0]
.sym 41306 spiflash_counter[4]
.sym 41307 spiflash_counter[5]
.sym 41308 spiflash_counter[7]
.sym 41313 spiflash_counter[1]
.sym 41317 spiflash_counter[6]
.sym 41320 $nextpnr_ICESTORM_LC_11$O
.sym 41322 spiflash_counter[0]
.sym 41326 $auto$alumacc.cc:474:replace_alu$6014.C[2]
.sym 41328 spiflash_counter[1]
.sym 41332 $auto$alumacc.cc:474:replace_alu$6014.C[3]
.sym 41334 spiflash_counter[2]
.sym 41336 $auto$alumacc.cc:474:replace_alu$6014.C[2]
.sym 41338 $auto$alumacc.cc:474:replace_alu$6014.C[4]
.sym 41341 spiflash_counter[3]
.sym 41342 $auto$alumacc.cc:474:replace_alu$6014.C[3]
.sym 41344 $auto$alumacc.cc:474:replace_alu$6014.C[5]
.sym 41347 spiflash_counter[4]
.sym 41348 $auto$alumacc.cc:474:replace_alu$6014.C[4]
.sym 41350 $auto$alumacc.cc:474:replace_alu$6014.C[6]
.sym 41353 spiflash_counter[5]
.sym 41354 $auto$alumacc.cc:474:replace_alu$6014.C[5]
.sym 41356 $auto$alumacc.cc:474:replace_alu$6014.C[7]
.sym 41359 spiflash_counter[6]
.sym 41360 $auto$alumacc.cc:474:replace_alu$6014.C[6]
.sym 41364 spiflash_counter[7]
.sym 41366 $auto$alumacc.cc:474:replace_alu$6014.C[7]
.sym 41374 $abc$35911$n3357
.sym 41375 $abc$35911$n3326
.sym 41376 $abc$35911$n3362_1
.sym 41377 $abc$35911$n2833_1
.sym 41378 $abc$35911$n55
.sym 41379 $abc$35911$n2831
.sym 41380 $abc$35911$n3350
.sym 41381 $abc$35911$n3356
.sym 41387 basesoc_dat_w[3]
.sym 41390 array_muxed2[3]
.sym 41393 user_btn2
.sym 41394 $PACKER_VCC_NET
.sym 41409 $abc$35911$n2996
.sym 41419 sys_rst
.sym 41425 basesoc_dat_w[6]
.sym 41430 $abc$35911$n2996
.sym 41436 $abc$35911$n3356
.sym 41438 $abc$35911$n2996
.sym 41439 basesoc_ctrl_reset_reset_r
.sym 41452 $abc$35911$n5795
.sym 41453 $abc$35911$n5799
.sym 41454 $abc$35911$n5801
.sym 41460 spiflash_counter[1]
.sym 41462 $abc$35911$n2996
.sym 41467 $abc$35911$n2996
.sym 41470 spiflash_counter[3]
.sym 41471 $PACKER_VCC_NET
.sym 41472 spiflash_counter[2]
.sym 41473 $abc$35911$n3367
.sym 41474 $abc$35911$n3356
.sym 41475 spiflash_counter[0]
.sym 41476 sys_rst
.sym 41477 $abc$35911$n3366
.sym 41478 spiflash_counter[3]
.sym 41481 $abc$35911$n3350
.sym 41485 $abc$35911$n5795
.sym 41486 $abc$35911$n3367
.sym 41487 $abc$35911$n3356
.sym 41492 spiflash_counter[0]
.sym 41493 $PACKER_VCC_NET
.sym 41496 $abc$35911$n3367
.sym 41497 $abc$35911$n3356
.sym 41502 $abc$35911$n3366
.sym 41504 $abc$35911$n5801
.sym 41508 spiflash_counter[1]
.sym 41509 spiflash_counter[2]
.sym 41511 spiflash_counter[3]
.sym 41514 $abc$35911$n3366
.sym 41515 $abc$35911$n5799
.sym 41520 spiflash_counter[3]
.sym 41521 spiflash_counter[2]
.sym 41522 spiflash_counter[1]
.sym 41523 $abc$35911$n3350
.sym 41526 spiflash_counter[0]
.sym 41527 sys_rst
.sym 41528 $abc$35911$n3366
.sym 41529 $abc$35911$n2996
.sym 41530 $abc$35911$n2996
.sym 41531 clk12_$glb_clk
.sym 41532 sys_rst_$glb_sr
.sym 41534 basesoc_timer0_reload_storage[17]
.sym 41535 $abc$35911$n2907
.sym 41538 basesoc_timer0_reload_storage[21]
.sym 41539 basesoc_timer0_reload_storage[16]
.sym 41540 basesoc_timer0_reload_storage[22]
.sym 41541 array_muxed0[10]
.sym 41544 array_muxed0[10]
.sym 41545 $abc$35911$n2975
.sym 41546 basesoc_dat_w[4]
.sym 41547 $abc$35911$n3427_1
.sym 41548 basesoc_dat_w[5]
.sym 41549 $abc$35911$n2995
.sym 41551 basesoc_dat_w[2]
.sym 41555 spram_dataout01[13]
.sym 41556 $abc$35911$n3362_1
.sym 41559 $abc$35911$n2911
.sym 41564 basesoc_timer0_reload_storage[22]
.sym 41565 basesoc_timer0_reload_storage[13]
.sym 41566 array_muxed1[25]
.sym 41574 basesoc_dat_w[7]
.sym 41591 basesoc_dat_w[6]
.sym 41592 $abc$35911$n2907
.sym 41598 basesoc_dat_w[5]
.sym 41608 basesoc_dat_w[5]
.sym 41613 basesoc_dat_w[6]
.sym 41650 basesoc_dat_w[7]
.sym 41653 $abc$35911$n2907
.sym 41654 clk12_$glb_clk
.sym 41655 sys_rst_$glb_sr
.sym 41656 basesoc_timer0_value_status[24]
.sym 41657 $abc$35911$n4795_1
.sym 41658 $abc$35911$n5457
.sym 41659 basesoc_timer0_value_status[25]
.sym 41660 basesoc_timer0_value_status[30]
.sym 41661 $abc$35911$n5057_1
.sym 41662 $abc$35911$n4864_1
.sym 41663 basesoc_timer0_value_status[16]
.sym 41664 $abc$35911$n2909
.sym 41666 $abc$35911$n2755
.sym 41670 $abc$35911$n4870_1
.sym 41671 basesoc_dat_w[5]
.sym 41672 basesoc_timer0_reload_storage[14]
.sym 41674 $abc$35911$n2909
.sym 41676 basesoc_timer0_value[31]
.sym 41677 basesoc_timer0_reload_storage[17]
.sym 41678 basesoc_dat_w[7]
.sym 41680 basesoc_dat_w[1]
.sym 41686 basesoc_timer0_reload_storage[4]
.sym 41688 basesoc_timer0_reload_storage[5]
.sym 41689 $abc$35911$n3286
.sym 41691 $abc$35911$n3274
.sym 41699 $abc$35911$n2905
.sym 41706 basesoc_dat_w[1]
.sym 41711 basesoc_ctrl_reset_reset_r
.sym 41712 basesoc_dat_w[4]
.sym 41726 basesoc_dat_w[5]
.sym 41732 basesoc_dat_w[5]
.sym 41744 basesoc_dat_w[1]
.sym 41750 basesoc_ctrl_reset_reset_r
.sym 41773 basesoc_dat_w[4]
.sym 41776 $abc$35911$n2905
.sym 41777 clk12_$glb_clk
.sym 41778 sys_rst_$glb_sr
.sym 41779 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 41780 $abc$35911$n4804_1
.sym 41781 basesoc_timer0_value[22]
.sym 41782 $abc$35911$n5474_1
.sym 41783 basesoc_timer0_value[30]
.sym 41784 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 41785 basesoc_timer0_value[16]
.sym 41786 $abc$35911$n5073_1
.sym 41789 $abc$35911$n3845
.sym 41791 basesoc_timer0_reload_storage[5]
.sym 41792 basesoc_dat_w[1]
.sym 41793 $abc$35911$n2959_1
.sym 41794 array_muxed1[29]
.sym 41796 basesoc_timer0_value[17]
.sym 41797 basesoc_timer0_value[25]
.sym 41798 user_btn2
.sym 41799 basesoc_timer0_reload_storage[0]
.sym 41800 basesoc_timer0_value[24]
.sym 41801 user_btn2
.sym 41802 basesoc_timer0_load_storage[5]
.sym 41803 basesoc_dat_w[6]
.sym 41804 $abc$35911$n3199
.sym 41805 $abc$35911$n4806_1
.sym 41806 $abc$35911$n4796
.sym 41807 array_muxed1[22]
.sym 41808 array_muxed2[2]
.sym 41812 sys_rst
.sym 41814 basesoc_dat_w[7]
.sym 41821 basesoc_we
.sym 41823 sys_rst
.sym 41827 basesoc_dat_w[2]
.sym 41829 basesoc_dat_w[6]
.sym 41831 $abc$35911$n2911
.sym 41832 basesoc_dat_w[4]
.sym 41838 $abc$35911$n3275
.sym 41842 basesoc_ctrl_reset_reset_r
.sym 41844 $abc$35911$n3311
.sym 41845 $abc$35911$n3292
.sym 41847 $abc$35911$n3274
.sym 41853 $abc$35911$n3274
.sym 41854 $abc$35911$n3311
.sym 41855 basesoc_ctrl_reset_reset_r
.sym 41856 sys_rst
.sym 41859 sys_rst
.sym 41860 $abc$35911$n3274
.sym 41862 $abc$35911$n3292
.sym 41867 basesoc_dat_w[6]
.sym 41871 basesoc_we
.sym 41874 $abc$35911$n3275
.sym 41880 basesoc_dat_w[2]
.sym 41892 basesoc_dat_w[4]
.sym 41899 $abc$35911$n2911
.sym 41900 clk12_$glb_clk
.sym 41901 sys_rst_$glb_sr
.sym 41902 $abc$35911$n3311
.sym 41903 $abc$35911$n3292
.sym 41904 $abc$35911$n5456_1
.sym 41905 csrbankarray_csrbank3_bitbang_en0_w
.sym 41906 $abc$35911$n3286
.sym 41907 $abc$35911$n5455
.sym 41908 $abc$35911$n3280
.sym 41909 $abc$35911$n4806_1
.sym 41914 basesoc_dat_w[7]
.sym 41915 basesoc_timer0_value[16]
.sym 41916 $abc$35911$n2873
.sym 41917 $abc$35911$n3195
.sym 41918 $abc$35911$n3275
.sym 41919 csrbankarray_sel_r
.sym 41920 basesoc_timer0_reload_storage[30]
.sym 41921 basesoc_picorv323[11]
.sym 41923 $abc$35911$n4804_1
.sym 41924 basesoc_timer0_reload_storage[26]
.sym 41925 basesoc_timer0_value[22]
.sym 41926 $abc$35911$n2915
.sym 41927 $abc$35911$n3196
.sym 41928 basesoc_timer0_load_storage[22]
.sym 41929 $abc$35911$n3274
.sym 41930 $abc$35911$n3369
.sym 41931 $abc$35911$n3280
.sym 41932 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 41934 basesoc_we
.sym 41935 array_muxed0[10]
.sym 41936 basesoc_ctrl_reset_reset_r
.sym 41962 basesoc_ctrl_reset_reset_r
.sym 41970 $abc$35911$n2911
.sym 41974 basesoc_dat_w[7]
.sym 41995 basesoc_dat_w[7]
.sym 42013 basesoc_ctrl_reset_reset_r
.sym 42022 $abc$35911$n2911
.sym 42023 clk12_$glb_clk
.sym 42024 sys_rst_$glb_sr
.sym 42025 $abc$35911$n2978
.sym 42026 $abc$35911$n4796
.sym 42027 $abc$35911$n3296
.sym 42029 $abc$35911$n4817
.sym 42030 $abc$35911$n4805
.sym 42031 $abc$35911$n2915
.sym 42032 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 42034 basesoc_timer0_load_storage[17]
.sym 42035 basesoc_adr[1]
.sym 42037 $abc$35911$n3
.sym 42038 $abc$35911$n3280
.sym 42039 basesoc_adr[3]
.sym 42040 csrbankarray_csrbank3_bitbang_en0_w
.sym 42042 $abc$35911$n2901
.sym 42043 $PACKER_VCC_NET
.sym 42044 basesoc_dat_w[5]
.sym 42045 $abc$35911$n3290
.sym 42046 basesoc_dat_w[6]
.sym 42047 user_btn2
.sym 42048 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 42049 $abc$35911$n3193
.sym 42050 array_muxed1[25]
.sym 42051 sys_rst
.sym 42052 $abc$35911$n4805
.sym 42053 $abc$35911$n3352
.sym 42054 array_muxed1[24]
.sym 42055 basesoc_adr[2]
.sym 42056 $abc$35911$n2911
.sym 42057 $abc$35911$n3280
.sym 42058 $abc$35911$n5273_1
.sym 42059 $abc$35911$n2873
.sym 42060 $abc$35911$n4796
.sym 42070 array_muxed0[2]
.sym 42071 basesoc_adr[0]
.sym 42074 array_muxed0[1]
.sym 42085 array_muxed0[0]
.sym 42086 $abc$35911$n2875_1
.sym 42090 basesoc_adr[3]
.sym 42093 basesoc_adr[1]
.sym 42097 basesoc_adr[2]
.sym 42117 array_muxed0[1]
.sym 42123 $abc$35911$n2875_1
.sym 42124 basesoc_adr[3]
.sym 42125 basesoc_adr[2]
.sym 42131 array_muxed0[0]
.sym 42137 basesoc_adr[1]
.sym 42138 basesoc_adr[0]
.sym 42144 array_muxed0[2]
.sym 42146 clk12_$glb_clk
.sym 42147 sys_rst_$glb_sr
.sym 42148 $abc$35911$n5286
.sym 42149 $abc$35911$n5321_1
.sym 42150 $abc$35911$n2970
.sym 42151 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 42152 $abc$35911$n2875_1
.sym 42153 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 42154 $abc$35911$n2874_1
.sym 42155 basesoc_bus_wishbone_dat_r[7]
.sym 42158 $abc$35911$n5354
.sym 42159 $abc$35911$n4955
.sym 42160 array_muxed0[1]
.sym 42161 basesoc_dat_w[3]
.sym 42162 basesoc_adr[0]
.sym 42163 $abc$35911$n2723
.sym 42164 $abc$35911$n3315
.sym 42166 $abc$35911$n2990_1
.sym 42168 basesoc_adr[1]
.sym 42170 basesoc_adr[3]
.sym 42171 $abc$35911$n3220
.sym 42172 $abc$35911$n4774_1
.sym 42173 basesoc_picorv328[11]
.sym 42175 basesoc_adr[1]
.sym 42176 picorv32.mem_wordsize[1]
.sym 42177 $abc$35911$n2874_1
.sym 42179 basesoc_adr[0]
.sym 42180 basesoc_uart_phy_storage[27]
.sym 42182 sys_rst
.sym 42183 basesoc_adr[2]
.sym 42189 $abc$35911$n3249
.sym 42190 eventmanager_status_w[2]
.sym 42195 $abc$35911$n4954
.sym 42198 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 42199 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 42204 $abc$35911$n3315
.sym 42205 eventsourceprocess2_old_trigger
.sym 42206 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 42209 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 42210 $abc$35911$n3369
.sym 42211 csrbankarray_csrbank2_dat0_w[5]
.sym 42213 $abc$35911$n3202
.sym 42214 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 42215 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 42217 $abc$35911$n2875_1
.sym 42218 $abc$35911$n5273_1
.sym 42219 $abc$35911$n2874_1
.sym 42223 eventmanager_status_w[2]
.sym 42228 $abc$35911$n2875_1
.sym 42229 csrbankarray_csrbank2_dat0_w[5]
.sym 42230 $abc$35911$n3369
.sym 42235 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 42236 $abc$35911$n3249
.sym 42237 $abc$35911$n2874_1
.sym 42241 $abc$35911$n3249
.sym 42242 $abc$35911$n2874_1
.sym 42243 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 42246 eventsourceprocess2_old_trigger
.sym 42247 eventmanager_status_w[2]
.sym 42252 $abc$35911$n3202
.sym 42253 $abc$35911$n4954
.sym 42254 eventmanager_status_w[2]
.sym 42255 $abc$35911$n3315
.sym 42258 $abc$35911$n3249
.sym 42259 $abc$35911$n2874_1
.sym 42260 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 42264 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 42265 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 42266 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 42267 $abc$35911$n5273_1
.sym 42269 clk12_$glb_clk
.sym 42270 sys_rst_$glb_sr
.sym 42271 array_muxed1[25]
.sym 42273 array_muxed1[24]
.sym 42276 array_muxed1[22]
.sym 42283 sys_rst
.sym 42284 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 42285 $abc$35911$n3202
.sym 42287 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 42289 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 42290 user_btn2
.sym 42291 basesoc_ctrl_reset_reset_r
.sym 42293 basesoc_uart_phy_storage[3]
.sym 42294 $abc$35911$n2970
.sym 42295 $abc$35911$n3202
.sym 42296 sys_rst
.sym 42297 $abc$35911$n2873
.sym 42298 array_muxed1[22]
.sym 42299 $abc$35911$n2875_1
.sym 42300 basesoc_picorv323[4]
.sym 42301 basesoc_picorv323[3]
.sym 42303 $abc$35911$n3022
.sym 42305 basesoc_dat_w[7]
.sym 42314 $abc$35911$n2959
.sym 42315 $abc$35911$n3324
.sym 42316 $abc$35911$n2958
.sym 42320 sys_rst
.sym 42321 $abc$35911$n3199
.sym 42323 basesoc_dat_w[2]
.sym 42326 $abc$35911$n2874_1
.sym 42327 basesoc_picorv323[3]
.sym 42330 eventmanager_pending_w[2]
.sym 42333 basesoc_picorv328[11]
.sym 42336 picorv32.mem_wordsize[1]
.sym 42338 basesoc_adr[3]
.sym 42340 $abc$35911$n4955
.sym 42346 basesoc_picorv328[11]
.sym 42347 basesoc_picorv323[3]
.sym 42348 picorv32.mem_wordsize[1]
.sym 42359 $abc$35911$n2958
.sym 42375 basesoc_adr[3]
.sym 42377 $abc$35911$n2874_1
.sym 42381 $abc$35911$n3199
.sym 42383 eventmanager_pending_w[2]
.sym 42384 $abc$35911$n4955
.sym 42387 $abc$35911$n3324
.sym 42388 $abc$35911$n2958
.sym 42389 sys_rst
.sym 42390 basesoc_dat_w[2]
.sym 42391 $abc$35911$n2959
.sym 42392 clk12_$glb_clk
.sym 42393 sys_rst_$glb_sr
.sym 42394 $abc$35911$n4773_1
.sym 42396 basesoc_picorv323[10]
.sym 42397 $abc$35911$n5742
.sym 42399 basesoc_picorv323[8]
.sym 42405 picorv32.reg_next_pc[12]
.sym 42407 basesoc_picorv328[25]
.sym 42408 $abc$35911$n2873
.sym 42409 basesoc_uart_phy_rx_busy
.sym 42410 basesoc_adr[0]
.sym 42412 basesoc_uart_phy_storage[5]
.sym 42413 $abc$35911$n7
.sym 42414 basesoc_picorv323[15]
.sym 42415 $abc$35911$n232
.sym 42416 basesoc_adr[0]
.sym 42417 $PACKER_VCC_NET
.sym 42418 $abc$35911$n3529
.sym 42420 $abc$35911$n4643
.sym 42421 basesoc_picorv323[6]
.sym 42422 array_muxed0[10]
.sym 42425 $abc$35911$n3043
.sym 42426 basesoc_we
.sym 42427 basesoc_picorv328[12]
.sym 42429 basesoc_picorv323[0]
.sym 42435 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 42437 basesoc_we
.sym 42438 basesoc_picorv328[12]
.sym 42439 $abc$35911$n4951
.sym 42441 $abc$35911$n3220
.sym 42442 $abc$35911$n3249
.sym 42443 $abc$35911$n3315
.sym 42444 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 42445 eventmanager_status_w[1]
.sym 42447 $abc$35911$n2874_1
.sym 42449 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 42451 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 42455 $abc$35911$n3202
.sym 42456 sys_rst
.sym 42459 $abc$35911$n2875_1
.sym 42460 basesoc_picorv323[4]
.sym 42461 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 42465 picorv32.mem_wordsize[1]
.sym 42468 $abc$35911$n4951
.sym 42469 $abc$35911$n3315
.sym 42470 $abc$35911$n3202
.sym 42471 eventmanager_status_w[1]
.sym 42486 $abc$35911$n2874_1
.sym 42488 $abc$35911$n3249
.sym 42489 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 42493 basesoc_picorv328[12]
.sym 42494 basesoc_picorv323[4]
.sym 42495 picorv32.mem_wordsize[1]
.sym 42498 $abc$35911$n2875_1
.sym 42499 $abc$35911$n3220
.sym 42500 sys_rst
.sym 42501 basesoc_we
.sym 42504 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 42505 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 42506 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 42507 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 42515 clk12_$glb_clk
.sym 42516 sys_rst_$glb_sr
.sym 42517 $abc$35911$n4583_1
.sym 42518 $abc$35911$n4595_1
.sym 42519 $abc$35911$n4451
.sym 42520 $abc$35911$n4593
.sym 42521 array_muxed0[18]
.sym 42522 $abc$35911$n4450_1
.sym 42523 $abc$35911$n4594_1
.sym 42524 $abc$35911$n4582_1
.sym 42526 basesoc_picorv323[8]
.sym 42527 $abc$35911$n5374
.sym 42530 basesoc_dat_w[6]
.sym 42531 basesoc_picorv328[10]
.sym 42532 basesoc_picorv328[18]
.sym 42533 $abc$35911$n3
.sym 42535 $abc$35911$n5277_1
.sym 42536 basesoc_dat_w[7]
.sym 42537 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 42538 basesoc_uart_phy_rx
.sym 42540 $abc$35911$n3236
.sym 42541 $abc$35911$n3022
.sym 42543 basesoc_picorv323[2]
.sym 42544 basesoc_picorv328[15]
.sym 42545 $abc$35911$n3148
.sym 42547 $abc$35911$n4452_1
.sym 42549 basesoc_picorv323[4]
.sym 42551 basesoc_picorv327[0]
.sym 42552 picorv32.is_lui_auipc_jal
.sym 42562 $abc$35911$n4573_1
.sym 42563 $abc$35911$n3315
.sym 42565 $abc$35911$n4571_1
.sym 42566 sys_rst
.sym 42570 $abc$35911$n3022
.sym 42571 $abc$35911$n2875_1
.sym 42572 $abc$35911$n4454_1
.sym 42573 $abc$35911$n4564_1
.sym 42575 $abc$35911$n4572
.sym 42576 basesoc_we
.sym 42577 basesoc_picorv327[0]
.sym 42578 basesoc_picorv327[4]
.sym 42580 $abc$35911$n4452_1
.sym 42581 basesoc_picorv32_trap
.sym 42584 basesoc_picorv323[4]
.sym 42585 $abc$35911$n232
.sym 42586 $abc$35911$n3152_1
.sym 42587 $abc$35911$n2884_1
.sym 42589 basesoc_picorv323[0]
.sym 42592 $abc$35911$n3022
.sym 42597 basesoc_picorv323[4]
.sym 42598 $abc$35911$n2884_1
.sym 42599 $abc$35911$n4454_1
.sym 42600 basesoc_picorv327[4]
.sym 42603 $abc$35911$n2884_1
.sym 42604 $abc$35911$n4454_1
.sym 42605 basesoc_picorv323[0]
.sym 42606 basesoc_picorv327[0]
.sym 42609 sys_rst
.sym 42610 $abc$35911$n2875_1
.sym 42611 $abc$35911$n3315
.sym 42612 basesoc_we
.sym 42615 $abc$35911$n232
.sym 42618 basesoc_picorv32_trap
.sym 42621 $abc$35911$n4571_1
.sym 42624 $abc$35911$n4564_1
.sym 42633 $abc$35911$n4572
.sym 42634 $abc$35911$n4452_1
.sym 42635 $abc$35911$n3152_1
.sym 42636 $abc$35911$n4573_1
.sym 42638 clk12_$glb_clk
.sym 42640 $abc$35911$n6716
.sym 42641 basesoc_picorv323[5]
.sym 42642 basesoc_picorv323[4]
.sym 42643 basesoc_picorv323[7]
.sym 42644 $abc$35911$n6729
.sym 42645 $abc$35911$n6731
.sym 42646 $abc$35911$n4635
.sym 42647 basesoc_picorv323[2]
.sym 42649 $abc$35911$n4801
.sym 42653 basesoc_uart_phy_storage[22]
.sym 42656 $abc$35911$n2769
.sym 42657 basesoc_uart_phy_storage[0]
.sym 42658 basesoc_picorv327[21]
.sym 42659 basesoc_picorv327[11]
.sym 42660 $abc$35911$n2929
.sym 42661 basesoc_dat_w[1]
.sym 42662 basesoc_picorv327[5]
.sym 42663 $abc$35911$n2837_1
.sym 42664 basesoc_picorv323[3]
.sym 42665 basesoc_dat_w[1]
.sym 42666 $abc$35911$n4593
.sym 42667 basesoc_adr[0]
.sym 42668 basesoc_adr[1]
.sym 42669 basesoc_picorv328[11]
.sym 42670 basesoc_picorv327[6]
.sym 42671 picorv32.alu_out_q[4]
.sym 42672 array_muxed0[0]
.sym 42673 $abc$35911$n2884_1
.sym 42675 $abc$35911$n4774_1
.sym 42681 $abc$35911$n4803
.sym 42682 $abc$35911$n4810
.sym 42684 $abc$35911$n4804
.sym 42685 $abc$35911$n4809
.sym 42687 basesoc_picorv327[2]
.sym 42689 $abc$35911$n4815
.sym 42693 $abc$35911$n4821
.sym 42694 $abc$35911$n4816
.sym 42698 $abc$35911$n3845
.sym 42699 $abc$35911$n3801
.sym 42700 $abc$35911$n3825_1
.sym 42701 $abc$35911$n4822
.sym 42702 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42703 picorv32.instr_sub
.sym 42704 $abc$35911$n3801
.sym 42706 basesoc_picorv328[15]
.sym 42707 basesoc_picorv327[15]
.sym 42708 $abc$35911$n3043
.sym 42710 $abc$35911$n3839
.sym 42711 basesoc_picorv327[9]
.sym 42712 basesoc_picorv327[12]
.sym 42715 $abc$35911$n3825_1
.sym 42716 basesoc_picorv327[2]
.sym 42717 $abc$35911$n3801
.sym 42720 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42721 $abc$35911$n4816
.sym 42722 $abc$35911$n4815
.sym 42723 picorv32.instr_sub
.sym 42727 $abc$35911$n3801
.sym 42728 basesoc_picorv327[12]
.sym 42729 $abc$35911$n3845
.sym 42732 basesoc_picorv327[15]
.sym 42735 basesoc_picorv328[15]
.sym 42738 $abc$35911$n4822
.sym 42739 $abc$35911$n4821
.sym 42740 picorv32.instr_sub
.sym 42741 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42744 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42745 $abc$35911$n4803
.sym 42746 $abc$35911$n4804
.sym 42747 picorv32.instr_sub
.sym 42750 $abc$35911$n3839
.sym 42752 $abc$35911$n3801
.sym 42753 basesoc_picorv327[9]
.sym 42756 $abc$35911$n4810
.sym 42757 picorv32.instr_sub
.sym 42758 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 42759 $abc$35911$n4809
.sym 42760 $abc$35911$n3043
.sym 42761 clk12_$glb_clk
.sym 42763 basesoc_picorv323[1]
.sym 42764 basesoc_picorv328[15]
.sym 42765 $abc$35911$n6703
.sym 42766 $abc$35911$n6734
.sym 42767 $abc$35911$n6712
.sym 42768 $abc$35911$n4689_1
.sym 42769 basesoc_picorv323[3]
.sym 42770 $abc$35911$n4670
.sym 42771 $abc$35911$n4803
.sym 42772 $abc$35911$n4825
.sym 42775 sys_rst
.sym 42776 $abc$35911$n4810
.sym 42777 basesoc_picorv328[12]
.sym 42778 basesoc_picorv323[7]
.sym 42779 $abc$35911$n3592_1
.sym 42780 $PACKER_VCC_NET
.sym 42781 array_muxed0[10]
.sym 42782 $abc$35911$n4816
.sym 42783 $abc$35911$n3162_1
.sym 42784 basesoc_picorv323[5]
.sym 42785 basesoc_ctrl_reset_reset_r
.sym 42786 basesoc_picorv323[4]
.sym 42787 basesoc_picorv323[4]
.sym 42788 picorv32.decoded_imm[1]
.sym 42789 picorv32.instr_sub
.sym 42790 picorv32.decoded_imm[3]
.sym 42791 $abc$35911$n6729
.sym 42792 basesoc_picorv323[3]
.sym 42793 $abc$35911$n3152_1
.sym 42794 basesoc_picorv327[20]
.sym 42795 $abc$35911$n4635
.sym 42796 $abc$35911$n3873_1
.sym 42798 $abc$35911$n3130
.sym 42806 basesoc_picorv328[28]
.sym 42807 $abc$35911$n3162_1
.sym 42808 basesoc_picorv327[13]
.sym 42810 basesoc_picorv327[19]
.sym 42811 basesoc_picorv323[2]
.sym 42812 basesoc_picorv328[19]
.sym 42813 basesoc_picorv323[5]
.sym 42814 basesoc_picorv327[7]
.sym 42815 basesoc_picorv323[7]
.sym 42816 basesoc_picorv327[2]
.sym 42817 $abc$35911$n3165
.sym 42818 $abc$35911$n3164
.sym 42819 basesoc_picorv327[14]
.sym 42820 basesoc_picorv327[5]
.sym 42822 basesoc_picorv327[12]
.sym 42823 $abc$35911$n3161
.sym 42824 $abc$35911$n3166
.sym 42825 basesoc_picorv328[12]
.sym 42826 $abc$35911$n4593
.sym 42827 $abc$35911$n4487
.sym 42828 basesoc_picorv328[13]
.sym 42829 $abc$35911$n3163
.sym 42830 basesoc_picorv327[28]
.sym 42831 $abc$35911$n4586_1
.sym 42832 basesoc_picorv328[14]
.sym 42833 basesoc_picorv327[3]
.sym 42834 basesoc_picorv323[3]
.sym 42837 $abc$35911$n3166
.sym 42838 $abc$35911$n3161
.sym 42839 $abc$35911$n3165
.sym 42840 $abc$35911$n3164
.sym 42843 basesoc_picorv327[7]
.sym 42844 basesoc_picorv323[7]
.sym 42845 basesoc_picorv323[3]
.sym 42846 basesoc_picorv327[3]
.sym 42849 basesoc_picorv327[5]
.sym 42851 basesoc_picorv323[5]
.sym 42855 basesoc_picorv328[12]
.sym 42856 basesoc_picorv327[12]
.sym 42857 $abc$35911$n3162_1
.sym 42858 $abc$35911$n3163
.sym 42861 basesoc_picorv327[19]
.sym 42862 basesoc_picorv328[19]
.sym 42863 basesoc_picorv328[28]
.sym 42864 basesoc_picorv327[28]
.sym 42867 basesoc_picorv328[13]
.sym 42868 basesoc_picorv327[14]
.sym 42869 basesoc_picorv328[14]
.sym 42870 basesoc_picorv327[13]
.sym 42874 basesoc_picorv327[2]
.sym 42876 basesoc_picorv323[2]
.sym 42879 $abc$35911$n4487
.sym 42880 $abc$35911$n4586_1
.sym 42882 $abc$35911$n4593
.sym 42884 clk12_$glb_clk
.sym 42886 $abc$35911$n4771_1
.sym 42887 $abc$35911$n6706
.sym 42888 basesoc_picorv328[11]
.sym 42889 $abc$35911$n3167_1
.sym 42890 $abc$35911$n6740
.sym 42891 $abc$35911$n4774_1
.sym 42892 $abc$35911$n6738
.sym 42893 basesoc_picorv323[6]
.sym 42894 $abc$35911$n4827
.sym 42895 $abc$35911$n4849
.sym 42896 $abc$35911$n5350
.sym 42897 $abc$35911$n4369_1
.sym 42898 basesoc_picorv328[19]
.sym 42899 basesoc_picorv323[3]
.sym 42900 basesoc_picorv328[28]
.sym 42901 basesoc_picorv328[26]
.sym 42902 $abc$35911$n4452_1
.sym 42903 $abc$35911$n4670
.sym 42904 basesoc_picorv327[12]
.sym 42905 $abc$35911$n4840
.sym 42906 $abc$35911$n2763
.sym 42907 basesoc_picorv328[15]
.sym 42908 basesoc_uart_phy_storage[0]
.sym 42909 $abc$35911$n6703
.sym 42910 $abc$35911$n3145
.sym 42911 basesoc_picorv328[12]
.sym 42912 $abc$35911$n3584_1
.sym 42913 picorv32.reg_next_pc[6]
.sym 42914 basesoc_picorv328[13]
.sym 42915 $abc$35911$n4909
.sym 42916 picorv32.reg_next_pc[6]
.sym 42917 basesoc_picorv323[6]
.sym 42918 basesoc_picorv328[14]
.sym 42919 basesoc_picorv328[26]
.sym 42920 basesoc_picorv327[24]
.sym 42921 $abc$35911$n3130
.sym 42927 basesoc_picorv323[1]
.sym 42928 basesoc_dat_w[4]
.sym 42929 $abc$35911$n3148
.sym 42930 $abc$35911$n3152_1
.sym 42932 $abc$35911$n3151
.sym 42933 basesoc_picorv327[1]
.sym 42934 basesoc_picorv328[31]
.sym 42935 $abc$35911$n3160_1
.sym 42936 basesoc_picorv327[16]
.sym 42937 $abc$35911$n3147_1
.sym 42938 $abc$35911$n2751
.sym 42940 $abc$35911$n3149_1
.sym 42941 $abc$35911$n3157_1
.sym 42942 $abc$35911$n3153
.sym 42944 basesoc_picorv328[16]
.sym 42945 $abc$35911$n4452_1
.sym 42946 $abc$35911$n3167_1
.sym 42947 $abc$35911$n4454_1
.sym 42948 $abc$35911$n3150_1
.sym 42949 basesoc_picorv327[31]
.sym 42952 $abc$35911$n4634
.sym 42953 basesoc_picorv328[11]
.sym 42955 $abc$35911$n4635
.sym 42956 $abc$35911$n2884_1
.sym 42957 basesoc_picorv327[11]
.sym 42958 $abc$35911$n3146
.sym 42960 $abc$35911$n4634
.sym 42961 $abc$35911$n4635
.sym 42962 $abc$35911$n4452_1
.sym 42963 $abc$35911$n3157_1
.sym 42966 basesoc_picorv328[11]
.sym 42967 $abc$35911$n2884_1
.sym 42968 basesoc_picorv327[11]
.sym 42969 $abc$35911$n4454_1
.sym 42972 $abc$35911$n3148
.sym 42973 $abc$35911$n3150_1
.sym 42974 $abc$35911$n3149_1
.sym 42975 $abc$35911$n3151
.sym 42978 basesoc_picorv327[11]
.sym 42980 basesoc_picorv328[11]
.sym 42984 $abc$35911$n3153
.sym 42985 $abc$35911$n3160_1
.sym 42986 $abc$35911$n3146
.sym 42987 $abc$35911$n3167_1
.sym 42990 basesoc_picorv328[31]
.sym 42991 basesoc_picorv327[16]
.sym 42992 basesoc_picorv328[16]
.sym 42993 basesoc_picorv327[31]
.sym 42997 basesoc_dat_w[4]
.sym 43002 $abc$35911$n3152_1
.sym 43003 basesoc_picorv323[1]
.sym 43004 $abc$35911$n3147_1
.sym 43005 basesoc_picorv327[1]
.sym 43006 $abc$35911$n2751
.sym 43007 clk12_$glb_clk
.sym 43008 sys_rst_$glb_sr
.sym 43009 $abc$35911$n6744
.sym 43010 $abc$35911$n3171
.sym 43011 $abc$35911$n3833
.sym 43012 $abc$35911$n6724
.sym 43013 basesoc_picorv328[8]
.sym 43014 $abc$35911$n3150_1
.sym 43015 $abc$35911$n3170
.sym 43016 $abc$35911$n6742
.sym 43018 $abc$35911$n4873
.sym 43019 picorv32.cpuregs_wrdata[5]
.sym 43021 $abc$35911$n4633
.sym 43023 basesoc_uart_phy_storage[14]
.sym 43024 basesoc_uart_phy_storage[11]
.sym 43025 basesoc_picorv327[13]
.sym 43026 basesoc_picorv323[6]
.sym 43027 $abc$35911$n3168
.sym 43028 basesoc_uart_phy_tx_bitcount[1]
.sym 43029 basesoc_picorv327[15]
.sym 43030 $abc$35911$n6706
.sym 43031 basesoc_picorv328[18]
.sym 43032 basesoc_picorv328[11]
.sym 43034 picorv32.reg_pc[15]
.sym 43036 csrbankarray_csrbank0_leds_out0_w[2]
.sym 43037 basesoc_picorv327[27]
.sym 43039 $abc$35911$n4549
.sym 43040 picorv32.decoded_imm[8]
.sym 43041 picorv32.cpu_state[5]
.sym 43042 picorv32.reg_out[6]
.sym 43043 basesoc_picorv327[0]
.sym 43044 picorv32.is_lui_auipc_jal
.sym 43050 basesoc_adr[0]
.sym 43052 $abc$35911$n3683
.sym 43053 picorv32.reg_out[6]
.sym 43054 $abc$35911$n5356
.sym 43055 basesoc_picorv327[25]
.sym 43056 picorv32.alu_out_q[6]
.sym 43057 $abc$35911$n2871_1
.sym 43058 $abc$35911$n3704
.sym 43059 basesoc_picorv323[4]
.sym 43060 csrbankarray_csrbank0_leds_out0_w[2]
.sym 43061 $abc$35911$n2970
.sym 43063 $abc$35911$n3685
.sym 43064 picorv32.latched_stalu
.sym 43065 basesoc_dat_w[2]
.sym 43066 basesoc_picorv327[26]
.sym 43067 picorv32.reg_out[12]
.sym 43071 basesoc_picorv328[25]
.sym 43072 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 43073 picorv32.reg_next_pc[6]
.sym 43074 basesoc_picorv327[4]
.sym 43075 $abc$35911$n4909
.sym 43078 picorv32.reg_next_pc[12]
.sym 43079 basesoc_picorv328[26]
.sym 43080 basesoc_adr[1]
.sym 43083 picorv32.alu_out_q[6]
.sym 43084 picorv32.latched_stalu
.sym 43086 picorv32.reg_out[6]
.sym 43089 picorv32.reg_next_pc[12]
.sym 43091 picorv32.reg_out[12]
.sym 43092 $abc$35911$n3683
.sym 43095 $abc$35911$n5356
.sym 43096 $abc$35911$n3704
.sym 43097 $abc$35911$n4909
.sym 43098 $abc$35911$n2871_1
.sym 43101 basesoc_picorv327[4]
.sym 43104 basesoc_picorv323[4]
.sym 43107 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 43108 csrbankarray_csrbank0_leds_out0_w[2]
.sym 43109 basesoc_adr[0]
.sym 43110 basesoc_adr[1]
.sym 43113 basesoc_picorv327[25]
.sym 43114 basesoc_picorv328[26]
.sym 43115 basesoc_picorv328[25]
.sym 43116 basesoc_picorv327[26]
.sym 43121 basesoc_dat_w[2]
.sym 43125 picorv32.reg_next_pc[6]
.sym 43126 $abc$35911$n3683
.sym 43127 $abc$35911$n3704
.sym 43128 $abc$35911$n3685
.sym 43129 $abc$35911$n2970
.sym 43130 clk12_$glb_clk
.sym 43131 sys_rst_$glb_sr
.sym 43132 $abc$35911$n3883
.sym 43133 $abc$35911$n3919
.sym 43134 $abc$35911$n3933
.sym 43135 basesoc_picorv327[0]
.sym 43136 $abc$35911$n3144
.sym 43137 $abc$35911$n3130
.sym 43138 $abc$35911$n4251
.sym 43139 $abc$35911$n3882_1
.sym 43140 $abc$35911$n4737
.sym 43141 $abc$35911$n2755
.sym 43144 basesoc_picorv327[9]
.sym 43145 $abc$35911$n4708_1
.sym 43146 basesoc_picorv327[12]
.sym 43147 $abc$35911$n6724
.sym 43148 basesoc_picorv328[23]
.sym 43149 basesoc_picorv327[9]
.sym 43150 basesoc_picorv327[17]
.sym 43151 basesoc_picorv328[22]
.sym 43152 basesoc_picorv327[11]
.sym 43153 $abc$35911$n2871_1
.sym 43154 basesoc_picorv327[5]
.sym 43155 basesoc_picorv327[11]
.sym 43157 $abc$35911$n5376
.sym 43158 $abc$35911$n5358
.sym 43159 $abc$35911$n3130
.sym 43160 basesoc_picorv328[27]
.sym 43161 basesoc_picorv327[6]
.sym 43162 basesoc_picorv327[6]
.sym 43164 picorv32.alu_out_q[4]
.sym 43165 $abc$35911$n3392_1
.sym 43166 basesoc_picorv328[9]
.sym 43167 $abc$35911$n4564
.sym 43177 picorv32.reg_pc[3]
.sym 43182 picorv32.reg_pc[7]
.sym 43185 $abc$35911$n6631
.sym 43190 picorv32.reg_pc[4]
.sym 43191 picorv32.reg_pc[8]
.sym 43194 picorv32.reg_pc[5]
.sym 43195 picorv32.reg_pc[2]
.sym 43197 picorv32.reg_pc[6]
.sym 43204 picorv32.reg_pc[9]
.sym 43205 $auto$alumacc.cc:474:replace_alu$5999.C[3]
.sym 43207 $abc$35911$n6631
.sym 43208 picorv32.reg_pc[2]
.sym 43211 $auto$alumacc.cc:474:replace_alu$5999.C[4]
.sym 43213 picorv32.reg_pc[3]
.sym 43215 $auto$alumacc.cc:474:replace_alu$5999.C[3]
.sym 43217 $auto$alumacc.cc:474:replace_alu$5999.C[5]
.sym 43219 picorv32.reg_pc[4]
.sym 43221 $auto$alumacc.cc:474:replace_alu$5999.C[4]
.sym 43223 $auto$alumacc.cc:474:replace_alu$5999.C[6]
.sym 43226 picorv32.reg_pc[5]
.sym 43227 $auto$alumacc.cc:474:replace_alu$5999.C[5]
.sym 43229 $auto$alumacc.cc:474:replace_alu$5999.C[7]
.sym 43231 picorv32.reg_pc[6]
.sym 43233 $auto$alumacc.cc:474:replace_alu$5999.C[6]
.sym 43235 $auto$alumacc.cc:474:replace_alu$5999.C[8]
.sym 43237 picorv32.reg_pc[7]
.sym 43239 $auto$alumacc.cc:474:replace_alu$5999.C[7]
.sym 43241 $auto$alumacc.cc:474:replace_alu$5999.C[9]
.sym 43244 picorv32.reg_pc[8]
.sym 43245 $auto$alumacc.cc:474:replace_alu$5999.C[8]
.sym 43247 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 43249 picorv32.reg_pc[9]
.sym 43251 $auto$alumacc.cc:474:replace_alu$5999.C[9]
.sym 43255 picorv32.reg_pc[6]
.sym 43256 picorv32.reg_pc[4]
.sym 43257 picorv32.reg_pc[10]
.sym 43258 picorv32.reg_pc[13]
.sym 43259 $abc$35911$n3918
.sym 43260 picorv32.reg_pc[5]
.sym 43261 picorv32.reg_pc[11]
.sym 43262 $abc$35911$n3932
.sym 43266 $abc$35911$n5384
.sym 43267 basesoc_picorv328[20]
.sym 43268 picorv32.reg_pc[7]
.sym 43269 basesoc_uart_phy_storage[28]
.sym 43270 basesoc_picorv327[0]
.sym 43271 basesoc_picorv328[17]
.sym 43272 $abc$35911$n4549
.sym 43273 $abc$35911$n4260
.sym 43274 $abc$35911$n3026
.sym 43275 $abc$35911$n6988
.sym 43276 basesoc_picorv327[28]
.sym 43277 basesoc_uart_phy_storage[29]
.sym 43279 picorv32.reg_next_pc[13]
.sym 43280 $abc$35911$n5352
.sym 43281 basesoc_picorv327[20]
.sym 43282 $abc$35911$n5394
.sym 43283 $abc$35911$n3873_1
.sym 43284 $abc$35911$n2871_1
.sym 43285 $abc$35911$n3130
.sym 43286 picorv32.reg_next_pc[23]
.sym 43287 $abc$35911$n3865
.sym 43288 picorv32.cpu_state[2]
.sym 43289 picorv32.latched_stalu
.sym 43290 picorv32.reg_pc[9]
.sym 43291 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 43296 picorv32.reg_pc[12]
.sym 43301 picorv32.reg_pc[17]
.sym 43303 picorv32.reg_pc[16]
.sym 43304 picorv32.reg_pc[15]
.sym 43314 picorv32.reg_pc[10]
.sym 43318 picorv32.reg_pc[11]
.sym 43323 picorv32.reg_pc[13]
.sym 43327 picorv32.reg_pc[14]
.sym 43328 $auto$alumacc.cc:474:replace_alu$5999.C[11]
.sym 43331 picorv32.reg_pc[10]
.sym 43332 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 43334 $auto$alumacc.cc:474:replace_alu$5999.C[12]
.sym 43336 picorv32.reg_pc[11]
.sym 43338 $auto$alumacc.cc:474:replace_alu$5999.C[11]
.sym 43340 $auto$alumacc.cc:474:replace_alu$5999.C[13]
.sym 43343 picorv32.reg_pc[12]
.sym 43344 $auto$alumacc.cc:474:replace_alu$5999.C[12]
.sym 43346 $auto$alumacc.cc:474:replace_alu$5999.C[14]
.sym 43348 picorv32.reg_pc[13]
.sym 43350 $auto$alumacc.cc:474:replace_alu$5999.C[13]
.sym 43352 $auto$alumacc.cc:474:replace_alu$5999.C[15]
.sym 43355 picorv32.reg_pc[14]
.sym 43356 $auto$alumacc.cc:474:replace_alu$5999.C[14]
.sym 43358 $auto$alumacc.cc:474:replace_alu$5999.C[16]
.sym 43361 picorv32.reg_pc[15]
.sym 43362 $auto$alumacc.cc:474:replace_alu$5999.C[15]
.sym 43364 $auto$alumacc.cc:474:replace_alu$5999.C[17]
.sym 43366 picorv32.reg_pc[16]
.sym 43368 $auto$alumacc.cc:474:replace_alu$5999.C[16]
.sym 43370 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 43373 picorv32.reg_pc[17]
.sym 43374 $auto$alumacc.cc:474:replace_alu$5999.C[17]
.sym 43378 $abc$35911$n3696
.sym 43379 picorv32.cpuregs_wrdata[4]
.sym 43380 $abc$35911$n4405
.sym 43381 $abc$35911$n4366_1
.sym 43382 $abc$35911$n4420
.sym 43383 $abc$35911$n4381
.sym 43384 $abc$35911$n4543
.sym 43385 $abc$35911$n4363_1
.sym 43386 $abc$35911$n6997
.sym 43389 $abc$35911$n6997
.sym 43390 basesoc_picorv328[25]
.sym 43391 $abc$35911$n4264
.sym 43392 $abc$35911$n232
.sym 43393 basesoc_picorv327[31]
.sym 43394 $abc$35911$n5366
.sym 43395 $abc$35911$n4452_1
.sym 43396 $abc$35911$n3899
.sym 43397 $abc$35911$n3732
.sym 43398 $abc$35911$n5360
.sym 43399 picorv32.reg_pc[4]
.sym 43400 picorv32.reg_pc[12]
.sym 43401 picorv32.reg_pc[3]
.sym 43402 $abc$35911$n5388
.sym 43403 picorv32.reg_pc[20]
.sym 43405 $abc$35911$n5370
.sym 43406 $abc$35911$n5392
.sym 43407 $abc$35911$n5362
.sym 43409 $abc$35911$n5398
.sym 43410 $abc$35911$n5380
.sym 43411 picorv32.reg_pc[21]
.sym 43412 picorv32.reg_next_pc[6]
.sym 43414 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 43419 picorv32.reg_pc[18]
.sym 43421 picorv32.reg_pc[24]
.sym 43422 picorv32.reg_pc[21]
.sym 43423 picorv32.reg_pc[25]
.sym 43427 picorv32.reg_pc[20]
.sym 43431 picorv32.reg_pc[19]
.sym 43445 picorv32.reg_pc[23]
.sym 43447 picorv32.reg_pc[22]
.sym 43451 $auto$alumacc.cc:474:replace_alu$5999.C[19]
.sym 43454 picorv32.reg_pc[18]
.sym 43455 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 43457 $auto$alumacc.cc:474:replace_alu$5999.C[20]
.sym 43460 picorv32.reg_pc[19]
.sym 43461 $auto$alumacc.cc:474:replace_alu$5999.C[19]
.sym 43463 $auto$alumacc.cc:474:replace_alu$5999.C[21]
.sym 43465 picorv32.reg_pc[20]
.sym 43467 $auto$alumacc.cc:474:replace_alu$5999.C[20]
.sym 43469 $auto$alumacc.cc:474:replace_alu$5999.C[22]
.sym 43472 picorv32.reg_pc[21]
.sym 43473 $auto$alumacc.cc:474:replace_alu$5999.C[21]
.sym 43475 $auto$alumacc.cc:474:replace_alu$5999.C[23]
.sym 43477 picorv32.reg_pc[22]
.sym 43479 $auto$alumacc.cc:474:replace_alu$5999.C[22]
.sym 43481 $auto$alumacc.cc:474:replace_alu$5999.C[24]
.sym 43484 picorv32.reg_pc[23]
.sym 43485 $auto$alumacc.cc:474:replace_alu$5999.C[23]
.sym 43487 $auto$alumacc.cc:474:replace_alu$5999.C[25]
.sym 43490 picorv32.reg_pc[24]
.sym 43491 $auto$alumacc.cc:474:replace_alu$5999.C[24]
.sym 43493 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 43495 picorv32.reg_pc[25]
.sym 43497 $auto$alumacc.cc:474:replace_alu$5999.C[25]
.sym 43501 picorv32.reg_next_pc[4]
.sym 43502 $abc$35911$n3702
.sym 43503 $abc$35911$n3698_1
.sym 43504 picorv32.reg_next_pc[6]
.sym 43505 picorv32.reg_pc[22]
.sym 43506 picorv32.reg_pc[9]
.sym 43507 picorv32.reg_pc[2]
.sym 43508 picorv32.reg_next_pc[5]
.sym 43509 picorv32.reg_pc[18]
.sym 43510 csrbankarray_csrbank2_ctrl0_w[1]
.sym 43513 $abc$35911$n4252
.sym 43514 picorv32.cpuregs_wrdata[18]
.sym 43515 picorv32.irq_state[0]
.sym 43516 basesoc_picorv327[10]
.sym 43517 $abc$35911$n5382
.sym 43518 $abc$35911$n4258
.sym 43519 picorv32.alu_out_q[0]
.sym 43520 $abc$35911$n4588
.sym 43521 $abc$35911$n2871_1
.sym 43522 picorv32.cpuregs_wrdata[4]
.sym 43523 $abc$35911$n4263
.sym 43524 $abc$35911$n3003
.sym 43525 $abc$35911$n4253
.sym 43526 picorv32.reg_out[6]
.sym 43527 picorv32.decoded_imm[8]
.sym 43528 csrbankarray_csrbank0_leds_out0_w[2]
.sym 43529 $abc$35911$n4420
.sym 43530 picorv32.reg_pc[15]
.sym 43531 $abc$35911$n4549
.sym 43532 $abc$35911$n4360_1
.sym 43533 $abc$35911$n5396
.sym 43534 picorv32.reg_next_pc[17]
.sym 43536 $abc$35911$n4695
.sym 43537 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 43543 picorv32.reg_pc[29]
.sym 43545 $abc$35911$n4366_1
.sym 43549 $abc$35911$n2871_1
.sym 43553 picorv32.reg_pc[26]
.sym 43558 picorv32.reg_pc[28]
.sym 43559 picorv32.reg_pc[27]
.sym 43561 picorv32.reg_pc[31]
.sym 43564 $abc$35911$n4909
.sym 43565 $abc$35911$n5370
.sym 43566 $abc$35911$n231
.sym 43567 $abc$35911$n5354
.sym 43568 picorv32.reg_pc[30]
.sym 43569 $abc$35911$n3732
.sym 43573 $abc$35911$n4367
.sym 43574 $auto$alumacc.cc:474:replace_alu$5999.C[27]
.sym 43577 picorv32.reg_pc[26]
.sym 43578 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 43580 $auto$alumacc.cc:474:replace_alu$5999.C[28]
.sym 43583 picorv32.reg_pc[27]
.sym 43584 $auto$alumacc.cc:474:replace_alu$5999.C[27]
.sym 43586 $auto$alumacc.cc:474:replace_alu$5999.C[29]
.sym 43589 picorv32.reg_pc[28]
.sym 43590 $auto$alumacc.cc:474:replace_alu$5999.C[28]
.sym 43592 $auto$alumacc.cc:474:replace_alu$5999.C[30]
.sym 43595 picorv32.reg_pc[29]
.sym 43596 $auto$alumacc.cc:474:replace_alu$5999.C[29]
.sym 43598 $auto$alumacc.cc:474:replace_alu$5999.C[31]
.sym 43600 picorv32.reg_pc[30]
.sym 43602 $auto$alumacc.cc:474:replace_alu$5999.C[30]
.sym 43605 picorv32.reg_pc[31]
.sym 43608 $auto$alumacc.cc:474:replace_alu$5999.C[31]
.sym 43611 $abc$35911$n3732
.sym 43612 $abc$35911$n5370
.sym 43613 $abc$35911$n4909
.sym 43614 $abc$35911$n2871_1
.sym 43617 $abc$35911$n231
.sym 43618 $abc$35911$n5354
.sym 43619 $abc$35911$n4366_1
.sym 43620 $abc$35911$n4367
.sym 43624 picorv32.reg_pc[28]
.sym 43625 picorv32.reg_pc[27]
.sym 43626 picorv32.reg_pc[30]
.sym 43627 picorv32.reg_next_pc[9]
.sym 43628 $abc$35911$n3718
.sym 43629 picorv32.reg_next_pc[11]
.sym 43630 $abc$35911$n4558
.sym 43631 $abc$35911$n3726
.sym 43633 picorv32.reg_pc[29]
.sym 43635 $abc$35911$n4396
.sym 43636 $abc$35911$n3399_1
.sym 43637 picorv32.decoded_imm_uj[3]
.sym 43638 $abc$35911$n5406
.sym 43639 basesoc_picorv327[16]
.sym 43640 $abc$35911$n4256
.sym 43641 picorv32.reg_next_pc[5]
.sym 43642 $abc$35911$n5400
.sym 43643 $abc$35911$n3706
.sym 43644 $abc$35911$n4688
.sym 43645 basesoc_picorv327[23]
.sym 43646 basesoc_picorv327[18]
.sym 43647 picorv32.reg_pc[25]
.sym 43648 picorv32.cpuregs_wrdata[6]
.sym 43649 picorv32.irq_state[0]
.sym 43650 $abc$35911$n4909
.sym 43651 picorv32.reg_next_pc[18]
.sym 43653 $abc$35911$n5404
.sym 43655 $abc$35911$n4585
.sym 43656 $abc$35911$n4597
.sym 43658 picorv32.reg_next_pc[3]
.sym 43659 $abc$35911$n4564
.sym 43665 picorv32.reg_next_pc[3]
.sym 43669 picorv32.reg_out[9]
.sym 43671 $abc$35911$n4378_1
.sym 43672 $abc$35911$n3037
.sym 43673 picorv32.irq_state[0]
.sym 43674 $abc$35911$n3716_1
.sym 43675 $abc$35911$n4379
.sym 43676 picorv32.reg_next_pc[6]
.sym 43677 $abc$35911$n5362
.sym 43678 $abc$35911$n4576
.sym 43683 $abc$35911$n5350
.sym 43684 $abc$35911$n4369_1
.sym 43685 picorv32.irq_state[1]
.sym 43686 $abc$35911$n231
.sym 43690 $abc$35911$n4609
.sym 43691 $abc$35911$n3683
.sym 43692 picorv32.reg_next_pc[9]
.sym 43693 $abc$35911$n4370
.sym 43694 picorv32.irq_state[0]
.sym 43695 $abc$35911$n2871_1
.sym 43700 $abc$35911$n4576
.sym 43704 $abc$35911$n231
.sym 43705 picorv32.reg_next_pc[3]
.sym 43706 picorv32.irq_state[0]
.sym 43707 $abc$35911$n5350
.sym 43710 $abc$35911$n3716_1
.sym 43711 $abc$35911$n2871_1
.sym 43712 picorv32.irq_state[1]
.sym 43713 $abc$35911$n3037
.sym 43717 $abc$35911$n4609
.sym 43722 picorv32.irq_state[0]
.sym 43723 $abc$35911$n4370
.sym 43724 picorv32.reg_next_pc[6]
.sym 43725 $abc$35911$n4369_1
.sym 43728 $abc$35911$n3683
.sym 43729 picorv32.reg_next_pc[9]
.sym 43731 picorv32.reg_out[9]
.sym 43734 picorv32.reg_next_pc[9]
.sym 43735 $abc$35911$n5362
.sym 43736 picorv32.irq_state[0]
.sym 43737 $abc$35911$n231
.sym 43742 $abc$35911$n4379
.sym 43743 $abc$35911$n4378_1
.sym 43744 $abc$35911$n3068_$glb_ce
.sym 43745 clk12_$glb_clk
.sym 43746 $abc$35911$n232_$glb_sr
.sym 43747 $abc$35911$n3734
.sym 43748 picorv32.reg_next_pc[13]
.sym 43749 $abc$35911$n3722
.sym 43750 picorv32.reg_next_pc[10]
.sym 43751 picorv32.reg_next_pc[17]
.sym 43752 picorv32.reg_next_pc[16]
.sym 43753 $abc$35911$n3746
.sym 43754 $abc$35911$n3750
.sym 43755 picorv32.cpuregs_wrdata[6]
.sym 43759 $abc$35911$n4576
.sym 43760 $abc$35911$n3716_1
.sym 43761 $abc$35911$n3392_1
.sym 43762 $abc$35911$n4693
.sym 43763 $abc$35911$n4758
.sym 43764 $PACKER_VCC_NET
.sym 43765 picorv32.reg_out[9]
.sym 43766 $PACKER_VCC_NET
.sym 43767 picorv32.cpuregs_rs1[20]
.sym 43768 $abc$35911$n4454_1
.sym 43769 $abc$35911$n3431_1
.sym 43770 basesoc_picorv327[26]
.sym 43772 picorv32.reg_pc[31]
.sym 43773 picorv32.reg_next_pc[23]
.sym 43774 picorv32.reg_next_pc[16]
.sym 43775 $abc$35911$n3873_1
.sym 43777 $abc$35911$n4746
.sym 43778 $abc$35911$n3685
.sym 43779 $abc$35911$n3865
.sym 43780 $abc$35911$n2871_1
.sym 43781 $abc$35911$n4624
.sym 43782 picorv32.reg_next_pc[13]
.sym 43789 $abc$35911$n4696
.sym 43791 $abc$35911$n5386
.sym 43792 $abc$35911$n3060
.sym 43793 $abc$35911$n4698
.sym 43794 $abc$35911$n3685
.sym 43795 $abc$35911$n3742
.sym 43796 picorv32.irq_state[0]
.sym 43799 picorv32.reg_next_pc[15]
.sym 43800 $abc$35911$n3764_1
.sym 43801 $abc$35911$n4576
.sym 43802 $abc$35911$n3740_1
.sym 43803 $abc$35911$n4699
.sym 43804 $abc$35911$n231
.sym 43806 $abc$35911$n5374
.sym 43807 picorv32.reg_next_pc[15]
.sym 43808 $abc$35911$n4756
.sym 43809 $abc$35911$n4567
.sym 43810 $abc$35911$n3730
.sym 43811 $abc$35911$n3683
.sym 43812 $abc$35911$n3687
.sym 43814 $abc$35911$n3689
.sym 43815 $abc$35911$n2871_1
.sym 43817 $abc$35911$n4909
.sym 43818 $abc$35911$n4759
.sym 43819 $abc$35911$n4758
.sym 43822 $abc$35911$n3687
.sym 43823 $abc$35911$n3730
.sym 43824 $abc$35911$n4567
.sym 43827 $abc$35911$n4698
.sym 43828 $abc$35911$n4758
.sym 43829 $abc$35911$n3689
.sym 43830 $abc$35911$n3060
.sym 43833 $abc$35911$n5374
.sym 43834 picorv32.reg_next_pc[15]
.sym 43835 $abc$35911$n231
.sym 43836 picorv32.irq_state[0]
.sym 43839 $abc$35911$n3687
.sym 43841 $abc$35911$n3742
.sym 43842 $abc$35911$n4576
.sym 43845 $abc$35911$n4909
.sym 43846 $abc$35911$n3764_1
.sym 43847 $abc$35911$n2871_1
.sym 43848 $abc$35911$n5386
.sym 43851 $abc$35911$n3740_1
.sym 43852 $abc$35911$n3685
.sym 43853 $abc$35911$n3683
.sym 43854 picorv32.reg_next_pc[15]
.sym 43857 $abc$35911$n4756
.sym 43858 $abc$35911$n4696
.sym 43859 $abc$35911$n3060
.sym 43860 $abc$35911$n3689
.sym 43863 $abc$35911$n3689
.sym 43864 $abc$35911$n4699
.sym 43865 $abc$35911$n4759
.sym 43866 $abc$35911$n3060
.sym 43867 $abc$35911$n3068_$glb_ce
.sym 43868 clk12_$glb_clk
.sym 43869 $abc$35911$n232_$glb_sr
.sym 43870 $abc$35911$n3687
.sym 43871 picorv32.reg_next_pc[18]
.sym 43872 $abc$35911$n3689
.sym 43873 $abc$35911$n3770_1
.sym 43874 $abc$35911$n3754
.sym 43875 $abc$35911$n3774_1
.sym 43876 $abc$35911$n3762_1
.sym 43877 picorv32.reg_next_pc[23]
.sym 43882 $abc$35911$n4573
.sym 43883 $abc$35911$n4696
.sym 43884 $abc$35911$n4576
.sym 43885 $abc$35911$n3417
.sym 43886 $abc$35911$n4597
.sym 43887 $abc$35911$n4697
.sym 43888 $abc$35911$n3764_1
.sym 43889 $abc$35911$n4698
.sym 43890 $abc$35911$n4768
.sym 43891 $abc$35911$n4699
.sym 43892 $abc$35911$n4199
.sym 43893 $abc$35911$n4700
.sym 43894 $abc$35911$n5388
.sym 43897 $abc$35911$n4579
.sym 43899 $abc$35911$n4414_1
.sym 43900 picorv32.cpu_state[0]
.sym 43902 $abc$35911$n5398
.sym 43903 $abc$35911$n5392
.sym 43905 picorv32.irq_pending[4]
.sym 43911 $abc$35911$n3688
.sym 43912 $abc$35911$n3738_1
.sym 43913 $abc$35911$n4540
.sym 43916 $abc$35911$n4597
.sym 43918 $abc$35911$n4573
.sym 43919 $abc$35911$n4537
.sym 43920 $abc$35911$n3060
.sym 43923 $abc$35911$n3693
.sym 43925 $abc$35911$n3016_1
.sym 43927 $abc$35911$n3687
.sym 43928 $abc$35911$n3694_1
.sym 43929 $abc$35911$n3689
.sym 43930 $abc$35911$n3770_1
.sym 43936 $abc$35911$n4747
.sym 43937 $abc$35911$n4746
.sym 43941 $abc$35911$n4624
.sym 43944 $abc$35911$n3689
.sym 43945 $abc$35911$n4537
.sym 43946 $abc$35911$n3060
.sym 43947 $abc$35911$n4746
.sym 43950 $abc$35911$n4537
.sym 43951 $abc$35911$n3689
.sym 43952 $abc$35911$n3016_1
.sym 43953 $abc$35911$n4540
.sym 43957 $abc$35911$n3738_1
.sym 43958 $abc$35911$n3687
.sym 43959 $abc$35911$n4573
.sym 43962 $abc$35911$n4537
.sym 43963 $abc$35911$n3688
.sym 43965 $abc$35911$n3687
.sym 43968 $abc$35911$n3060
.sym 43969 $abc$35911$n3694_1
.sym 43970 $abc$35911$n4747
.sym 43971 $abc$35911$n3016_1
.sym 43974 $abc$35911$n3693
.sym 43975 $abc$35911$n3687
.sym 43977 $abc$35911$n4540
.sym 43981 $abc$35911$n4624
.sym 43986 $abc$35911$n4597
.sym 43987 $abc$35911$n3687
.sym 43988 $abc$35911$n3770_1
.sym 43990 $abc$35911$n3068_$glb_ce
.sym 43991 clk12_$glb_clk
.sym 43992 $abc$35911$n232_$glb_sr
.sym 43993 picorv32.reg_next_pc[28]
.sym 43994 picorv32.reg_next_pc[27]
.sym 43995 picorv32.reg_next_pc[31]
.sym 43996 picorv32.reg_next_pc[20]
.sym 43997 $abc$35911$n4612
.sym 43998 picorv32.reg_next_pc[26]
.sym 43999 $abc$35911$n4435_1
.sym 44000 picorv32.reg_next_pc[30]
.sym 44001 picorv32.decoded_imm_uj[27]
.sym 44002 picorv32.latched_rd[5]
.sym 44003 picorv32.latched_rd[5]
.sym 44005 $abc$35911$n2884_1
.sym 44006 $abc$35911$n4704
.sym 44007 picorv32.reg_next_pc[3]
.sym 44008 picorv32.cpuregs_wrdata[5]
.sym 44009 $abc$35911$n4540
.sym 44010 picorv32.mem_wordsize[1]
.sym 44011 picorv32.mem_rdata_q[13]
.sym 44012 $abc$35911$n4706
.sym 44013 picorv32.decoded_imm_uj[28]
.sym 44014 $abc$35911$n4707
.sym 44015 picorv32.instr_lui
.sym 44016 picorv32.latched_compr
.sym 44017 picorv32.reg_out[15]
.sym 44018 $abc$35911$n5396
.sym 44020 csrbankarray_csrbank0_leds_out0_w[2]
.sym 44021 picorv32.irq_mask[4]
.sym 44023 $abc$35911$n3649
.sym 44024 $abc$35911$n3025
.sym 44025 picorv32.reg_out[6]
.sym 44026 $abc$35911$n4591
.sym 44027 picorv32.cpuregs_wrdata[22]
.sym 44035 basesoc_timer0_eventmanager_pending_w
.sym 44036 $abc$35911$n3683
.sym 44037 $abc$35911$n3768
.sym 44038 $abc$35911$n3685
.sym 44039 picorv32.irq_mask[4]
.sym 44040 basesoc_picorv327[11]
.sym 44041 picorv32.reg_next_pc[22]
.sym 44042 $abc$35911$n231
.sym 44043 $abc$35911$n3784_1
.sym 44045 basesoc_timer0_eventmanager_storage
.sym 44046 $abc$35911$n3685
.sym 44047 $abc$35911$n2871_1
.sym 44048 picorv32.reg_out[22]
.sym 44050 picorv32.cpu_state[0]
.sym 44052 picorv32.irq_state[0]
.sym 44053 picorv32.cpu_state[4]
.sym 44054 $abc$35911$n5388
.sym 44056 picorv32.irq_pending[11]
.sym 44057 $abc$35911$n4417
.sym 44058 picorv32.irq_state[1]
.sym 44060 picorv32.cpu_state[0]
.sym 44061 picorv32.irq_pending[4]
.sym 44063 picorv32.reg_next_pc[26]
.sym 44064 $abc$35911$n3681
.sym 44065 $abc$35911$n4418
.sym 44067 picorv32.irq_pending[11]
.sym 44068 picorv32.cpu_state[0]
.sym 44069 basesoc_picorv327[11]
.sym 44070 picorv32.cpu_state[4]
.sym 44073 $abc$35911$n4417
.sym 44074 $abc$35911$n5388
.sym 44075 $abc$35911$n231
.sym 44076 $abc$35911$n4418
.sym 44079 picorv32.reg_next_pc[26]
.sym 44081 $abc$35911$n3784_1
.sym 44082 $abc$35911$n3685
.sym 44085 $abc$35911$n3681
.sym 44086 basesoc_timer0_eventmanager_storage
.sym 44087 basesoc_timer0_eventmanager_pending_w
.sym 44088 picorv32.irq_pending[4]
.sym 44091 $abc$35911$n3683
.sym 44092 picorv32.reg_next_pc[22]
.sym 44094 picorv32.reg_out[22]
.sym 44097 $abc$35911$n3768
.sym 44098 $abc$35911$n3685
.sym 44099 picorv32.reg_next_pc[22]
.sym 44100 $abc$35911$n3683
.sym 44104 picorv32.irq_mask[4]
.sym 44105 picorv32.cpu_state[0]
.sym 44106 picorv32.irq_state[1]
.sym 44109 $abc$35911$n3768
.sym 44110 $abc$35911$n2871_1
.sym 44111 picorv32.reg_next_pc[22]
.sym 44112 picorv32.irq_state[0]
.sym 44114 clk12_$glb_clk
.sym 44115 $abc$35911$n232_$glb_sr
.sym 44116 $abc$35911$n3861
.sym 44117 $abc$35911$n3672
.sym 44118 picorv32.reg_out[6]
.sym 44119 $abc$35911$n4364
.sym 44120 $abc$35911$n3666
.sym 44121 $abc$35911$n4621
.sym 44122 $abc$35911$n3668
.sym 44123 $abc$35911$n3670
.sym 44128 $abc$35911$n231
.sym 44129 picorv32.latched_stalu
.sym 44130 picorv32.cpuregs_rs1[10]
.sym 44131 $abc$35911$n2871_1
.sym 44132 picorv32.latched_rd[2]
.sym 44133 picorv32.mem_rdata_q[25]
.sym 44134 $abc$35911$n3683
.sym 44135 picorv32.is_alu_reg_imm
.sym 44136 picorv32.irq_pending[4]
.sym 44137 $abc$35911$n3392_1
.sym 44138 $abc$35911$n231
.sym 44139 picorv32.reg_next_pc[31]
.sym 44140 picorv32.decoded_rd[3]
.sym 44141 $abc$35911$n4609
.sym 44142 picorv32.reg_next_pc[20]
.sym 44143 picorv32.irq_state[1]
.sym 44144 $abc$35911$n3106
.sym 44145 $abc$35911$n5404
.sym 44146 $abc$35911$n4159
.sym 44147 $abc$35911$n4597
.sym 44148 $abc$35911$n3576
.sym 44149 picorv32.alu_out_q[30]
.sym 44150 picorv32.reg_next_pc[30]
.sym 44151 $abc$35911$n4418
.sym 44158 $abc$35911$n232
.sym 44159 $abc$35911$n2904
.sym 44160 $abc$35911$n3181
.sym 44161 $abc$35911$n3026
.sym 44162 $abc$35911$n3186
.sym 44163 picorv32.mem_state[0]
.sym 44165 $abc$35911$n3760_1
.sym 44167 $abc$35911$n2911_1
.sym 44168 picorv32.reg_next_pc[20]
.sym 44169 picorv32.mem_state[1]
.sym 44170 $abc$35911$n3184
.sym 44173 $abc$35911$n5384
.sym 44175 picorv32.mem_do_wdata
.sym 44177 $abc$35911$n3685
.sym 44178 picorv32.mem_do_rinst
.sym 44179 basesoc_picorv32_trap
.sym 44180 $abc$35911$n4909
.sym 44181 $abc$35911$n3183
.sym 44183 $abc$35911$n3683
.sym 44184 $abc$35911$n3025
.sym 44185 $abc$35911$n3182
.sym 44186 $abc$35911$n2871_1
.sym 44187 picorv32.mem_state[0]
.sym 44191 picorv32.mem_do_rinst
.sym 44193 $abc$35911$n2911_1
.sym 44198 $abc$35911$n232
.sym 44199 basesoc_picorv32_trap
.sym 44202 picorv32.reg_next_pc[20]
.sym 44203 $abc$35911$n3683
.sym 44204 $abc$35911$n3685
.sym 44205 $abc$35911$n3760_1
.sym 44208 $abc$35911$n3183
.sym 44209 $abc$35911$n3184
.sym 44210 $abc$35911$n3182
.sym 44211 picorv32.mem_do_wdata
.sym 44214 $abc$35911$n2904
.sym 44215 $abc$35911$n3186
.sym 44216 $abc$35911$n3184
.sym 44217 $abc$35911$n3183
.sym 44220 picorv32.mem_state[0]
.sym 44221 $abc$35911$n2904
.sym 44222 picorv32.mem_state[1]
.sym 44223 picorv32.mem_do_wdata
.sym 44226 $abc$35911$n2904
.sym 44227 $abc$35911$n3181
.sym 44228 picorv32.mem_state[0]
.sym 44229 picorv32.mem_state[1]
.sym 44232 $abc$35911$n4909
.sym 44233 $abc$35911$n2871_1
.sym 44234 $abc$35911$n3760_1
.sym 44235 $abc$35911$n5384
.sym 44236 $abc$35911$n3025
.sym 44237 clk12_$glb_clk
.sym 44238 $abc$35911$n3026
.sym 44239 picorv32.cpuregs_wrdata[30]
.sym 44240 picorv32.cpuregs_wrdata[26]
.sym 44241 $abc$35911$n4443
.sym 44242 $abc$35911$n3800
.sym 44243 $abc$35911$n4444_1
.sym 44244 $abc$35911$n3873_1
.sym 44245 $abc$35911$n4431_1
.sym 44246 $abc$35911$n3664
.sym 44248 picorv32.decoded_rs2[1]
.sym 44251 $abc$35911$n2951
.sym 44252 picorv32.latched_rd[1]
.sym 44254 picorv32.decoded_rs2[3]
.sym 44255 picorv32.latched_rd[3]
.sym 44256 picorv32.reg_out[24]
.sym 44257 picorv32.decoded_rs2[4]
.sym 44258 $abc$35911$n4152
.sym 44259 picorv32.reg_out[22]
.sym 44260 $abc$35911$n6991
.sym 44261 picorv32.mem_state[1]
.sym 44262 picorv32.reg_out[24]
.sym 44263 picorv32.cpu_state[2]
.sym 44264 $abc$35911$n3685
.sym 44265 picorv32.latched_rd[4]
.sym 44266 $abc$35911$n3873_1
.sym 44267 picorv32.latched_rd[3]
.sym 44268 picorv32.cpuregs_rs1[6]
.sym 44269 picorv32.irq_mask[1]
.sym 44270 $abc$35911$n3664
.sym 44271 $abc$35911$n3668
.sym 44272 picorv32.latched_rd[2]
.sym 44273 picorv32.irq_pending[11]
.sym 44274 picorv32.irq_mask[0]
.sym 44280 $abc$35911$n3105
.sym 44282 $abc$35911$n3053
.sym 44283 $abc$35911$n2871_1
.sym 44284 $abc$35911$n3740_1
.sym 44288 picorv32.cpu_state[0]
.sym 44289 picorv32.decoded_rd[4]
.sym 44290 $abc$35911$n4397
.sym 44291 picorv32.decoded_rd[5]
.sym 44292 $abc$35911$n4411
.sym 44293 $abc$35911$n3108
.sym 44294 picorv32.latched_rd[3]
.sym 44295 $abc$35911$n4412_1
.sym 44298 $abc$35911$n3045
.sym 44300 picorv32.decoded_rd[3]
.sym 44301 picorv32.latched_rd[4]
.sym 44302 picorv32.reg_next_pc[20]
.sym 44303 picorv32.irq_state[1]
.sym 44304 $abc$35911$n3106
.sym 44306 picorv32.irq_state[0]
.sym 44307 picorv32.latched_rd[0]
.sym 44308 $abc$35911$n4396
.sym 44309 $abc$35911$n3035
.sym 44310 $abc$35911$n3113
.sym 44311 $abc$35911$n3016_1
.sym 44314 $abc$35911$n4411
.sym 44315 $abc$35911$n4412_1
.sym 44319 $abc$35911$n3113
.sym 44320 picorv32.decoded_rd[5]
.sym 44321 picorv32.cpu_state[0]
.sym 44322 $abc$35911$n3016_1
.sym 44325 $abc$35911$n3045
.sym 44326 $abc$35911$n2871_1
.sym 44327 $abc$35911$n3740_1
.sym 44328 picorv32.irq_state[1]
.sym 44332 $abc$35911$n3105
.sym 44333 $abc$35911$n3106
.sym 44334 picorv32.latched_rd[0]
.sym 44337 $abc$35911$n3035
.sym 44338 picorv32.irq_state[1]
.sym 44339 picorv32.reg_next_pc[20]
.sym 44340 picorv32.irq_state[0]
.sym 44343 $abc$35911$n3106
.sym 44344 picorv32.decoded_rd[4]
.sym 44345 picorv32.latched_rd[4]
.sym 44346 $abc$35911$n3108
.sym 44349 $abc$35911$n3108
.sym 44350 picorv32.latched_rd[3]
.sym 44351 picorv32.decoded_rd[3]
.sym 44352 $abc$35911$n3106
.sym 44355 $abc$35911$n4396
.sym 44357 $abc$35911$n4397
.sym 44359 $abc$35911$n3053
.sym 44360 clk12_$glb_clk
.sym 44362 $abc$35911$n4110
.sym 44363 picorv32.irq_mask[1]
.sym 44364 $abc$35911$n3179
.sym 44365 $abc$35911$n4111
.sym 44366 $abc$35911$n5442_1
.sym 44367 $abc$35911$n4109_1
.sym 44368 $abc$35911$n6987
.sym 44369 $abc$35911$n4118_1
.sym 44374 $abc$35911$n3480_1
.sym 44375 picorv32.decoded_rd[4]
.sym 44376 picorv32.mem_rdata_q[30]
.sym 44377 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 44378 picorv32.latched_rd[5]
.sym 44379 $abc$35911$n2871_1
.sym 44380 $abc$35911$n5688
.sym 44381 picorv32.cpuregs_wrdata[14]
.sym 44382 picorv32.latched_rd[0]
.sym 44383 picorv32.cpuregs_rs1[4]
.sym 44384 picorv32.mem_rdata_q[29]
.sym 44385 picorv32.instr_jalr
.sym 44386 picorv32.cpu_state[0]
.sym 44388 picorv32.irq_pending[6]
.sym 44389 picorv32.latched_rd[0]
.sym 44391 picorv32.irq_pending[0]
.sym 44392 picorv32.irq_mask[5]
.sym 44393 picorv32.irq_pending[4]
.sym 44394 picorv32.latched_rd[1]
.sym 44395 $abc$35911$n3035
.sym 44396 $abc$35911$n3121
.sym 44404 $abc$35911$n4161
.sym 44405 picorv32.decoded_rd[2]
.sym 44408 picorv32.decoded_rd[1]
.sym 44409 picorv32.irq_pending[5]
.sym 44410 picorv32.irq_mask[5]
.sym 44412 picorv32.cpu_state[0]
.sym 44413 picorv32.irq_state[1]
.sym 44414 picorv32.irq_pending[6]
.sym 44415 basesoc_picorv327[5]
.sym 44417 picorv32.cpu_state[3]
.sym 44418 $abc$35911$n4160_1
.sym 44420 $abc$35911$n6991
.sym 44421 $abc$35911$n3053
.sym 44422 picorv32.cpu_state[4]
.sym 44423 picorv32.irq_mask[6]
.sym 44424 $abc$35911$n3108
.sym 44425 $abc$35911$n3106
.sym 44427 picorv32.latched_rd[1]
.sym 44428 picorv32.cpuregs_rs1[6]
.sym 44429 picorv32.latched_rd[2]
.sym 44430 picorv32.irq_pending[6]
.sym 44431 $abc$35911$n3409
.sym 44432 $abc$35911$n3108
.sym 44433 $abc$35911$n4129
.sym 44434 $abc$35911$n4153
.sym 44436 $abc$35911$n3108
.sym 44437 picorv32.latched_rd[1]
.sym 44438 $abc$35911$n3106
.sym 44439 picorv32.decoded_rd[1]
.sym 44442 picorv32.cpu_state[3]
.sym 44443 picorv32.irq_pending[6]
.sym 44444 $abc$35911$n6991
.sym 44445 picorv32.cpu_state[0]
.sym 44448 picorv32.decoded_rd[2]
.sym 44449 picorv32.latched_rd[2]
.sym 44450 $abc$35911$n3106
.sym 44451 $abc$35911$n3108
.sym 44454 $abc$35911$n4161
.sym 44455 $abc$35911$n4160_1
.sym 44456 $abc$35911$n4129
.sym 44457 picorv32.cpuregs_rs1[6]
.sym 44460 $abc$35911$n4153
.sym 44461 picorv32.irq_mask[5]
.sym 44463 $abc$35911$n3409
.sym 44466 picorv32.irq_mask[5]
.sym 44468 picorv32.irq_state[1]
.sym 44469 picorv32.irq_pending[5]
.sym 44472 picorv32.irq_pending[6]
.sym 44474 picorv32.irq_mask[6]
.sym 44475 picorv32.irq_state[1]
.sym 44478 picorv32.cpu_state[4]
.sym 44479 picorv32.irq_pending[5]
.sym 44480 basesoc_picorv327[5]
.sym 44481 picorv32.cpu_state[0]
.sym 44482 $abc$35911$n3053
.sym 44483 clk12_$glb_clk
.sym 44485 picorv32.irq_mask[8]
.sym 44486 $abc$35911$n4211
.sym 44487 picorv32.irq_mask[7]
.sym 44488 $abc$35911$n3021_1
.sym 44489 $abc$35911$n4209
.sym 44490 picorv32.irq_mask[4]
.sym 44491 $abc$35911$n3020
.sym 44492 $abc$35911$n3044
.sym 44493 $abc$35911$n4191
.sym 44494 picorv32.cpuregs_wrdata[5]
.sym 44497 picorv32.mem_rdata_q[28]
.sym 44498 $abc$35911$n4361
.sym 44500 $abc$35911$n4112_1
.sym 44501 $abc$35911$n4433_1
.sym 44502 picorv32.decoded_imm[0]
.sym 44503 picorv32.cpuregs_rs1[0]
.sym 44504 $PACKER_VCC_NET
.sym 44505 picorv32.irq_mask[11]
.sym 44506 picorv32.irq_mask[1]
.sym 44507 picorv32.reg_out[12]
.sym 44508 picorv32.mem_wordsize[1]
.sym 44510 picorv32.latched_rd[2]
.sym 44512 picorv32.irq_mask[4]
.sym 44516 picorv32.irq_pending[6]
.sym 44518 picorv32.irq_pending[13]
.sym 44519 picorv32.cpu_state[3]
.sym 44520 $abc$35911$n3114
.sym 44526 $abc$35911$n3047_1
.sym 44527 picorv32.irq_pending[6]
.sym 44529 $abc$35911$n3658
.sym 44531 picorv32.irq_pending[11]
.sym 44532 picorv32.irq_pending[5]
.sym 44533 $abc$35911$n3409
.sym 44534 picorv32.irq_pending[4]
.sym 44535 picorv32.irq_mask[13]
.sym 44537 $abc$35911$n3114
.sym 44538 $abc$35911$n3657
.sym 44539 picorv32.irq_mask[11]
.sym 44540 picorv32.cpu_state[4]
.sym 44541 basesoc_picorv327[13]
.sym 44544 picorv32.irq_pending[7]
.sym 44545 $abc$35911$n3045
.sym 44548 picorv32.irq_mask[5]
.sym 44549 $abc$35911$n3046_1
.sym 44552 picorv32.irq_mask[7]
.sym 44557 $abc$35911$n3044
.sym 44559 $abc$35911$n3044
.sym 44560 $abc$35911$n3045
.sym 44561 $abc$35911$n3047_1
.sym 44562 $abc$35911$n3046_1
.sym 44565 $abc$35911$n3657
.sym 44567 $abc$35911$n3658
.sym 44571 picorv32.irq_pending[7]
.sym 44572 picorv32.irq_mask[7]
.sym 44577 picorv32.cpu_state[4]
.sym 44578 picorv32.irq_mask[13]
.sym 44579 $abc$35911$n3409
.sym 44580 basesoc_picorv327[13]
.sym 44583 picorv32.irq_pending[7]
.sym 44584 picorv32.irq_pending[6]
.sym 44585 picorv32.irq_pending[5]
.sym 44586 picorv32.irq_pending[4]
.sym 44590 picorv32.irq_mask[11]
.sym 44591 picorv32.irq_pending[11]
.sym 44595 picorv32.irq_pending[5]
.sym 44597 picorv32.irq_mask[5]
.sym 44601 picorv32.irq_pending[11]
.sym 44604 picorv32.irq_mask[11]
.sym 44605 $abc$35911$n3114
.sym 44606 clk12_$glb_clk
.sym 44607 $abc$35911$n232_$glb_sr
.sym 44608 $abc$35911$n3652
.sym 44609 picorv32.irq_pending[20]
.sym 44610 picorv32.irq_pending[21]
.sym 44611 $abc$35911$n3019
.sym 44612 $abc$35911$n3035
.sym 44613 $abc$35911$n4418
.sym 44614 picorv32.irq_pending[22]
.sym 44615 picorv32.irq_pending[8]
.sym 44622 picorv32.mem_rdata_q[31]
.sym 44623 picorv32.cpuregs_rs1[4]
.sym 44625 picorv32.latched_rd[2]
.sym 44626 picorv32.irq_pending[7]
.sym 44627 picorv32.cpuregs_rs1[0]
.sym 44628 picorv32.mem_rdata_latched[7]
.sym 44629 basesoc_picorv327[31]
.sym 44630 picorv32.irq_pending[1]
.sym 44631 picorv32.latched_rd[2]
.sym 44634 picorv32.irq_mask[5]
.sym 44635 $abc$35911$n4418
.sym 44636 picorv32.irq_state[1]
.sym 44638 $abc$35911$n3121
.sym 44640 $abc$35911$n3409
.sym 44643 $abc$35911$n3023
.sym 44649 $abc$35911$n3043_1
.sym 44650 picorv32.irq_pending[6]
.sym 44651 picorv32.irq_pending[10]
.sym 44653 $abc$35911$n232
.sym 44655 picorv32.irq_pending[0]
.sym 44656 picorv32.cpu_state[0]
.sym 44657 $abc$35911$n3660
.sym 44658 $abc$35911$n3656
.sym 44659 $abc$35911$n3049_1
.sym 44660 $abc$35911$n3024
.sym 44661 picorv32.irq_pending[9]
.sym 44662 picorv32.irq_pending[11]
.sym 44663 picorv32.irq_pending[5]
.sym 44665 picorv32.irq_state[1]
.sym 44666 $abc$35911$n3409
.sym 44668 $abc$35911$n3019
.sym 44669 picorv32.irq_mask[6]
.sym 44670 $abc$35911$n3050_1
.sym 44671 picorv32.irq_mask[0]
.sym 44672 picorv32.irq_pending[8]
.sym 44673 $abc$35911$n3659
.sym 44675 $abc$35911$n3048_1
.sym 44676 $abc$35911$n3114
.sym 44678 $abc$35911$n3651_1
.sym 44680 picorv32.irq_mask[5]
.sym 44682 picorv32.irq_pending[11]
.sym 44683 picorv32.irq_pending[8]
.sym 44684 picorv32.irq_pending[10]
.sym 44685 picorv32.irq_pending[9]
.sym 44688 picorv32.irq_pending[6]
.sym 44691 picorv32.irq_mask[6]
.sym 44694 picorv32.irq_mask[0]
.sym 44695 $abc$35911$n3049_1
.sym 44696 picorv32.irq_pending[0]
.sym 44697 $abc$35911$n3050_1
.sym 44700 picorv32.cpu_state[0]
.sym 44701 picorv32.irq_state[1]
.sym 44703 $abc$35911$n232
.sym 44706 $abc$35911$n3043_1
.sym 44707 $abc$35911$n3019
.sym 44708 $abc$35911$n3024
.sym 44709 $abc$35911$n3048_1
.sym 44712 picorv32.irq_pending[5]
.sym 44713 picorv32.irq_mask[5]
.sym 44714 picorv32.irq_pending[6]
.sym 44715 picorv32.irq_mask[6]
.sym 44718 $abc$35911$n3651_1
.sym 44719 $abc$35911$n3659
.sym 44720 $abc$35911$n3656
.sym 44721 $abc$35911$n3660
.sym 44724 $abc$35911$n3409
.sym 44725 $abc$35911$n232
.sym 44728 $abc$35911$n3114
.sym 44729 clk12_$glb_clk
.sym 44730 $abc$35911$n232_$glb_sr
.sym 44731 $abc$35911$n3041
.sym 44732 $abc$35911$n3038
.sym 44733 $abc$35911$n3034
.sym 44734 picorv32.irq_mask[23]
.sym 44735 picorv32.irq_mask[26]
.sym 44736 $abc$35911$n3651_1
.sym 44737 picorv32.irq_mask[18]
.sym 44738 picorv32.irq_mask[5]
.sym 44743 picorv32.latched_is_lu
.sym 44744 picorv32.irq_pending[22]
.sym 44745 picorv32.cpuregs_rs1[22]
.sym 44747 picorv32.cpuregs_rs1[22]
.sym 44748 picorv32.latched_rd[3]
.sym 44750 picorv32.irq_pending[9]
.sym 44751 basesoc_picorv327[25]
.sym 44753 picorv32.cpuregs_rs1[20]
.sym 44754 picorv32.irq_mask[21]
.sym 44758 picorv32.cpuregs_rs1[17]
.sym 44775 $abc$35911$n3028_1
.sym 44776 picorv32.irq_pending[9]
.sym 44778 $abc$35911$n3025_1
.sym 44779 picorv32.irq_mask[9]
.sym 44782 picorv32.irq_mask[10]
.sym 44783 $abc$35911$n3114
.sym 44784 $abc$35911$n3035
.sym 44785 $abc$35911$n3409
.sym 44787 basesoc_picorv327[9]
.sym 44789 $abc$35911$n3036_1
.sym 44790 $abc$35911$n3034
.sym 44793 picorv32.cpu_state[4]
.sym 44795 picorv32.irq_pending[23]
.sym 44796 $abc$35911$n3033_1
.sym 44797 $abc$35911$n3038
.sym 44798 picorv32.irq_pending[10]
.sym 44799 picorv32.irq_mask[23]
.sym 44801 $abc$35911$n3037
.sym 44805 $abc$35911$n3034
.sym 44806 $abc$35911$n3035
.sym 44807 $abc$35911$n3037
.sym 44808 $abc$35911$n3036_1
.sym 44812 picorv32.irq_mask[23]
.sym 44813 picorv32.irq_pending[23]
.sym 44818 picorv32.irq_pending[10]
.sym 44820 picorv32.irq_mask[10]
.sym 44823 $abc$35911$n3033_1
.sym 44824 $abc$35911$n3038
.sym 44825 $abc$35911$n3028_1
.sym 44826 $abc$35911$n3025_1
.sym 44830 picorv32.irq_mask[9]
.sym 44831 picorv32.irq_pending[9]
.sym 44837 picorv32.irq_mask[9]
.sym 44838 picorv32.irq_pending[9]
.sym 44841 $abc$35911$n3409
.sym 44842 picorv32.cpu_state[4]
.sym 44843 basesoc_picorv327[9]
.sym 44844 picorv32.irq_mask[9]
.sym 44849 picorv32.irq_pending[23]
.sym 44850 picorv32.irq_mask[23]
.sym 44851 $abc$35911$n3114
.sym 44852 clk12_$glb_clk
.sym 44853 $abc$35911$n232_$glb_sr
.sym 44854 picorv32.irq_pending[30]
.sym 44857 picorv32.irq_pending[17]
.sym 44858 $abc$35911$n3040
.sym 44859 $abc$35911$n3042
.sym 44863 $abc$35911$n4270_1
.sym 44866 $abc$35911$n3039
.sym 44867 picorv32.latched_is_lu
.sym 44868 csrbankarray_csrbank0_leds_out0_w[0]
.sym 44869 $abc$35911$n3114
.sym 44870 picorv32.irq_pending[18]
.sym 44871 $abc$35911$n3028_1
.sym 44872 picorv32.cpuregs_rs1[18]
.sym 44874 picorv32.cpu_state[0]
.sym 44875 picorv32.cpuregs_rs1[26]
.sym 44876 picorv32.cpu_state[0]
.sym 44877 $abc$35911$n3121
.sym 44879 picorv32.irq_pending[10]
.sym 44888 picorv32.irq_mask[5]
.sym 44913 $abc$35911$n3121
.sym 44915 picorv32.cpuregs_rs1[9]
.sym 44918 picorv32.cpuregs_rs1[17]
.sym 44955 picorv32.cpuregs_rs1[17]
.sym 44971 picorv32.cpuregs_rs1[9]
.sym 44974 $abc$35911$n3121
.sym 44975 clk12_$glb_clk
.sym 44976 $abc$35911$n232_$glb_sr
.sym 44987 $abc$35911$n2929
.sym 44991 picorv32.irq_mask[25]
.sym 44994 csrbankarray_csrbank0_leds_out0_w[1]
.sym 44995 picorv32.irq_mask[17]
.sym 45004 $abc$35911$n3114
.sym 45081 $abc$35911$n2918
.sym 45083 basesoc_timer0_zero_old_trigger
.sym 45084 $abc$35911$n2947
.sym 45089 $abc$35911$n2978
.sym 45090 sys_rst
.sym 45096 $abc$35911$n4773_1
.sym 45101 $abc$35911$n3362_1
.sym 45112 $abc$35911$n2996
.sym 45123 $abc$35911$n5803
.sym 45130 $abc$35911$n2996
.sym 45132 $abc$35911$n5805
.sym 45133 $abc$35911$n5807
.sym 45134 $abc$35911$n5809
.sym 45137 $abc$35911$n3366
.sym 45164 $abc$35911$n3366
.sym 45166 $abc$35911$n5803
.sym 45171 $abc$35911$n5805
.sym 45173 $abc$35911$n3366
.sym 45176 $abc$35911$n5809
.sym 45178 $abc$35911$n3366
.sym 45183 $abc$35911$n3366
.sym 45184 $abc$35911$n5807
.sym 45198 $abc$35911$n2996
.sym 45199 clk12_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45208 $abc$35911$n4872_1
.sym 45209 basesoc_timer0_load_storage[27]
.sym 45212 basesoc_timer0_load_storage[29]
.sym 45219 $abc$35911$n2955_1
.sym 45222 $abc$35911$n2947
.sym 45223 array_muxed0[14]
.sym 45224 basesoc_ctrl_storage[23]
.sym 45227 basesoc_dat_w[3]
.sym 45236 spram_dataout01[9]
.sym 45240 $abc$35911$n3068
.sym 45242 array_muxed0[14]
.sym 45245 $abc$35911$n2903
.sym 45249 $abc$35911$n4796
.sym 45253 $abc$35911$n3326
.sym 45255 $abc$35911$n3362_1
.sym 45260 basesoc_timer0_reload_storage[16]
.sym 45261 $abc$35911$n2915
.sym 45262 basesoc_timer0_value[0]
.sym 45265 $abc$35911$n3286
.sym 45267 spram_dataout11[9]
.sym 45268 $abc$35911$n4796
.sym 45270 $abc$35911$n4801_1
.sym 45282 $abc$35911$n3357
.sym 45283 sys_rst
.sym 45285 spiflash_counter[5]
.sym 45286 spiflash_counter[7]
.sym 45287 spiflash_counter[6]
.sym 45290 spiflash_counter[0]
.sym 45292 spiflash_counter[4]
.sym 45293 spiflash_counter[5]
.sym 45294 $abc$35911$n2832_1
.sym 45295 $abc$35911$n2831
.sym 45301 $abc$35911$n2833_1
.sym 45304 $abc$35911$n3350
.sym 45315 spiflash_counter[7]
.sym 45316 spiflash_counter[6]
.sym 45321 $abc$35911$n2832_1
.sym 45322 $abc$35911$n3350
.sym 45327 $abc$35911$n2831
.sym 45328 spiflash_counter[4]
.sym 45329 $abc$35911$n3357
.sym 45330 spiflash_counter[5]
.sym 45333 spiflash_counter[4]
.sym 45334 spiflash_counter[5]
.sym 45335 spiflash_counter[6]
.sym 45336 spiflash_counter[7]
.sym 45340 sys_rst
.sym 45341 $abc$35911$n2831
.sym 45342 $abc$35911$n2833_1
.sym 45345 spiflash_counter[0]
.sym 45347 $abc$35911$n2832_1
.sym 45352 $abc$35911$n2833_1
.sym 45354 spiflash_counter[0]
.sym 45357 spiflash_counter[4]
.sym 45358 $abc$35911$n3357
.sym 45359 spiflash_counter[5]
.sym 45360 $abc$35911$n2831
.sym 45364 basesoc_timer0_value_status[31]
.sym 45365 $abc$35911$n4870_1
.sym 45366 $abc$35911$n4850
.sym 45367 basesoc_timer0_value_status[29]
.sym 45368 $abc$35911$n4867_1
.sym 45369 $abc$35911$n4871
.sym 45370 $abc$35911$n2909
.sym 45371 basesoc_timer0_value_status[0]
.sym 45372 basesoc_dat_w[1]
.sym 45375 basesoc_dat_w[1]
.sym 45376 basesoc_timer0_reload_storage[4]
.sym 45378 basesoc_timer0_value[0]
.sym 45382 $abc$35911$n3362_1
.sym 45384 basesoc_dat_w[4]
.sym 45385 basesoc_dat_w[1]
.sym 45387 basesoc_timer0_reload_storage[5]
.sym 45389 basesoc_timer0_eventmanager_pending_w
.sym 45391 basesoc_timer0_value_status[15]
.sym 45392 $abc$35911$n2915
.sym 45393 $abc$35911$n55
.sym 45396 basesoc_timer0_en_storage
.sym 45397 $abc$35911$n2915
.sym 45398 basesoc_timer0_load_storage[29]
.sym 45399 basesoc_timer0_load_storage[30]
.sym 45406 basesoc_dat_w[6]
.sym 45411 basesoc_dat_w[5]
.sym 45416 $abc$35911$n2909
.sym 45419 basesoc_ctrl_reset_reset_r
.sym 45426 $abc$35911$n3286
.sym 45430 sys_rst
.sym 45433 basesoc_dat_w[1]
.sym 45436 $abc$35911$n3274
.sym 45446 basesoc_dat_w[1]
.sym 45450 sys_rst
.sym 45451 $abc$35911$n3286
.sym 45452 $abc$35911$n3274
.sym 45471 basesoc_dat_w[5]
.sym 45477 basesoc_ctrl_reset_reset_r
.sym 45480 basesoc_dat_w[6]
.sym 45484 $abc$35911$n2909
.sym 45485 clk12_$glb_clk
.sym 45486 sys_rst_$glb_sr
.sym 45487 basesoc_uart_eventmanager_storage[1]
.sym 45488 $abc$35911$n5929
.sym 45489 $abc$35911$n5013
.sym 45490 $abc$35911$n5473
.sym 45491 basesoc_uart_eventmanager_storage[0]
.sym 45492 $abc$35911$n5045
.sym 45493 $abc$35911$n4849_1
.sym 45494 $abc$35911$n4797_1
.sym 45499 basesoc_timer0_value[23]
.sym 45500 $abc$35911$n2909
.sym 45501 basesoc_timer0_reload_storage[21]
.sym 45503 sys_rst
.sym 45505 $abc$35911$n2907
.sym 45506 csrbankarray_sel_r
.sym 45507 basesoc_timer0_value[5]
.sym 45509 array_muxed0[14]
.sym 45510 $abc$35911$n3437_1
.sym 45511 basesoc_timer0_load_storage[16]
.sym 45512 basesoc_uart_eventmanager_storage[0]
.sym 45513 $abc$35911$n3292
.sym 45514 $abc$35911$n3289
.sym 45515 basesoc_timer0_eventmanager_status_w
.sym 45516 $abc$35911$n2903
.sym 45517 csrbankarray_csrbank3_bitbang_en0_w
.sym 45518 basesoc_picorv323[12]
.sym 45519 $abc$35911$n3284
.sym 45520 basesoc_uart_eventmanager_storage[1]
.sym 45521 basesoc_timer0_eventmanager_status_w
.sym 45522 $abc$35911$n3287
.sym 45529 $abc$35911$n5995
.sym 45530 basesoc_timer0_value[24]
.sym 45531 basesoc_timer0_reload_storage[0]
.sym 45532 basesoc_timer0_value[30]
.sym 45535 basesoc_timer0_reload_storage[22]
.sym 45537 basesoc_timer0_value[25]
.sym 45539 $abc$35911$n2915
.sym 45540 basesoc_timer0_value_status[30]
.sym 45541 basesoc_timer0_eventmanager_status_w
.sym 45542 basesoc_timer0_value[16]
.sym 45544 basesoc_timer0_value_status[24]
.sym 45545 $abc$35911$n4795_1
.sym 45550 $abc$35911$n4806_1
.sym 45551 $abc$35911$n4797_1
.sym 45558 $abc$35911$n3283
.sym 45559 $abc$35911$n4796
.sym 45561 basesoc_timer0_value[24]
.sym 45567 $abc$35911$n3283
.sym 45568 $abc$35911$n4796
.sym 45569 basesoc_timer0_reload_storage[0]
.sym 45570 basesoc_timer0_value_status[24]
.sym 45573 $abc$35911$n4806_1
.sym 45574 $abc$35911$n4795_1
.sym 45575 basesoc_timer0_eventmanager_status_w
.sym 45576 $abc$35911$n4797_1
.sym 45580 basesoc_timer0_value[25]
.sym 45585 basesoc_timer0_value[30]
.sym 45591 basesoc_timer0_reload_storage[22]
.sym 45593 $abc$35911$n5995
.sym 45594 basesoc_timer0_eventmanager_status_w
.sym 45597 $abc$35911$n4796
.sym 45598 basesoc_timer0_value_status[30]
.sym 45605 basesoc_timer0_value[16]
.sym 45607 $abc$35911$n2915
.sym 45608 clk12_$glb_clk
.sym 45609 sys_rst_$glb_sr
.sym 45610 $abc$35911$n4859
.sym 45611 array_muxed1[12]
.sym 45612 $abc$35911$n3294
.sym 45613 $abc$35911$n3276
.sym 45614 $abc$35911$n5472_1
.sym 45615 array_muxed1[11]
.sym 45616 $abc$35911$n3283
.sym 45617 $abc$35911$n5469
.sym 45620 basesoc_picorv328[22]
.sym 45622 $abc$35911$n3300
.sym 45623 array_muxed0[10]
.sym 45624 $abc$35911$n2915
.sym 45626 $abc$35911$n4844
.sym 45627 $abc$35911$n2996
.sym 45628 $abc$35911$n3280
.sym 45630 $abc$35911$n3356
.sym 45631 $abc$35911$n3274
.sym 45632 $abc$35911$n3369
.sym 45633 $abc$35911$n5995
.sym 45634 $abc$35911$n3248
.sym 45635 $abc$35911$n3280
.sym 45636 $abc$35911$n4796
.sym 45637 basesoc_timer0_value_status[25]
.sym 45638 basesoc_uart_eventmanager_storage[0]
.sym 45639 $abc$35911$n4798_1
.sym 45640 basesoc_uart_eventmanager_status_w[0]
.sym 45642 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 45643 basesoc_picorv323[10]
.sym 45644 $abc$35911$n4805
.sym 45645 basesoc_adr[4]
.sym 45651 $abc$35911$n3311
.sym 45652 basesoc_timer0_reload_storage[30]
.sym 45653 $abc$35911$n5457
.sym 45654 $abc$35911$n5474_1
.sym 45656 $abc$35911$n5045
.sym 45657 basesoc_timer0_reload_storage[22]
.sym 45658 $abc$35911$n3275
.sym 45659 basesoc_timer0_eventmanager_pending_w
.sym 45660 $abc$35911$n6019
.sym 45661 $abc$35911$n5456_1
.sym 45662 $abc$35911$n5473
.sym 45664 $abc$35911$n5057_1
.sym 45665 $abc$35911$n3280
.sym 45666 basesoc_timer0_value_status[16]
.sym 45667 $abc$35911$n4859
.sym 45668 basesoc_timer0_en_storage
.sym 45669 basesoc_timer0_load_storage[30]
.sym 45670 $abc$35911$n4805
.sym 45671 basesoc_timer0_load_storage[16]
.sym 45674 $abc$35911$n4799
.sym 45675 basesoc_timer0_eventmanager_status_w
.sym 45676 $abc$35911$n3289
.sym 45678 $abc$35911$n3275
.sym 45681 basesoc_timer0_load_storage[22]
.sym 45682 $abc$35911$n5073_1
.sym 45684 $abc$35911$n3275
.sym 45685 $abc$35911$n5456_1
.sym 45686 $abc$35911$n5457
.sym 45687 $abc$35911$n4799
.sym 45690 basesoc_timer0_eventmanager_pending_w
.sym 45691 $abc$35911$n3311
.sym 45692 $abc$35911$n4805
.sym 45693 basesoc_timer0_value_status[16]
.sym 45696 $abc$35911$n5057_1
.sym 45697 basesoc_timer0_en_storage
.sym 45699 basesoc_timer0_load_storage[22]
.sym 45702 $abc$35911$n3280
.sym 45703 basesoc_timer0_reload_storage[22]
.sym 45704 basesoc_timer0_load_storage[22]
.sym 45705 $abc$35911$n3289
.sym 45708 basesoc_timer0_load_storage[30]
.sym 45710 $abc$35911$n5073_1
.sym 45711 basesoc_timer0_en_storage
.sym 45714 $abc$35911$n3275
.sym 45715 $abc$35911$n4859
.sym 45716 $abc$35911$n5474_1
.sym 45717 $abc$35911$n5473
.sym 45720 basesoc_timer0_load_storage[16]
.sym 45721 basesoc_timer0_en_storage
.sym 45723 $abc$35911$n5045
.sym 45726 basesoc_timer0_reload_storage[30]
.sym 45728 basesoc_timer0_eventmanager_status_w
.sym 45729 $abc$35911$n6019
.sym 45731 clk12_$glb_clk
.sym 45732 sys_rst_$glb_sr
.sym 45733 $abc$35911$n5493
.sym 45734 $abc$35911$n3289
.sym 45735 $abc$35911$n2903
.sym 45736 $abc$35911$n2927
.sym 45737 $abc$35911$n5015
.sym 45738 basesoc_timer0_value[1]
.sym 45739 $abc$35911$n5494_1
.sym 45740 $abc$35911$n4810_1
.sym 45745 $abc$35911$n3352
.sym 45746 $abc$35911$n3283
.sym 45747 $abc$35911$n4796
.sym 45748 $abc$35911$n3276
.sym 45749 $abc$35911$n3280
.sym 45750 basesoc_timer0_reload_storage[13]
.sym 45751 basesoc_timer0_value[22]
.sym 45753 $abc$35911$n3193
.sym 45754 $abc$35911$n4805
.sym 45755 basesoc_timer0_value[30]
.sym 45756 $abc$35911$n6019
.sym 45757 $abc$35911$n3286
.sym 45758 $abc$35911$n2915
.sym 45759 $abc$35911$n4801_1
.sym 45760 basesoc_timer0_load_storage[1]
.sym 45761 $abc$35911$n2832
.sym 45762 $abc$35911$n3315
.sym 45764 $abc$35911$n4796
.sym 45766 basesoc_timer0_reload_storage[25]
.sym 45767 array_muxed1[30]
.sym 45768 $abc$35911$n3182
.sym 45777 basesoc_timer0_load_storage[24]
.sym 45779 $abc$35911$n3199
.sym 45781 basesoc_adr[3]
.sym 45783 $abc$35911$n3287
.sym 45788 basesoc_timer0_reload_storage[24]
.sym 45789 basesoc_adr[3]
.sym 45790 $abc$35911$n3201
.sym 45793 basesoc_ctrl_reset_reset_r
.sym 45794 $abc$35911$n3193
.sym 45795 basesoc_timer0_eventmanager_storage
.sym 45796 $abc$35911$n3196
.sym 45797 basesoc_adr[2]
.sym 45801 $abc$35911$n2978
.sym 45803 $abc$35911$n5455
.sym 45804 $abc$35911$n2873
.sym 45805 basesoc_adr[4]
.sym 45807 basesoc_adr[4]
.sym 45808 basesoc_adr[2]
.sym 45809 $abc$35911$n3196
.sym 45810 basesoc_adr[3]
.sym 45814 basesoc_adr[4]
.sym 45816 $abc$35911$n3193
.sym 45819 basesoc_adr[4]
.sym 45820 basesoc_timer0_load_storage[24]
.sym 45821 $abc$35911$n5455
.sym 45822 $abc$35911$n2873
.sym 45827 basesoc_ctrl_reset_reset_r
.sym 45831 basesoc_adr[4]
.sym 45833 $abc$35911$n3287
.sym 45837 basesoc_timer0_eventmanager_storage
.sym 45838 basesoc_adr[4]
.sym 45839 basesoc_timer0_reload_storage[24]
.sym 45840 $abc$35911$n3193
.sym 45843 $abc$35911$n3201
.sym 45845 basesoc_adr[4]
.sym 45849 basesoc_adr[2]
.sym 45850 basesoc_adr[4]
.sym 45851 $abc$35911$n3199
.sym 45852 basesoc_adr[3]
.sym 45853 $abc$35911$n2978
.sym 45854 clk12_$glb_clk
.sym 45855 sys_rst_$glb_sr
.sym 45856 $abc$35911$n2832
.sym 45857 array_muxed2[1]
.sym 45858 $abc$35911$n4798_1
.sym 45859 array_muxed2[2]
.sym 45860 basesoc_uart_tx_fifo_wrport_we
.sym 45862 $abc$35911$n4815_1
.sym 45863 $abc$35911$n4801_1
.sym 45865 $PACKER_GND_NET
.sym 45869 sys_rst
.sym 45870 basesoc_dat_w[7]
.sym 45872 $abc$35911$n3292
.sym 45873 basesoc_timer0_load_storage[24]
.sym 45874 basesoc_timer0_value[0]
.sym 45876 csrbankarray_csrbank3_bitbang_en0_w
.sym 45877 $abc$35911$n3289
.sym 45878 $abc$35911$n3286
.sym 45879 $abc$35911$n2903
.sym 45881 $abc$35911$n2874_1
.sym 45883 basesoc_bus_wishbone_dat_r[7]
.sym 45884 $abc$35911$n2915
.sym 45885 $abc$35911$n3286
.sym 45886 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 45888 basesoc_timer0_en_storage
.sym 45889 $abc$35911$n2873
.sym 45891 array_muxed2[1]
.sym 45899 $abc$35911$n2970
.sym 45901 basesoc_we
.sym 45902 basesoc_adr[3]
.sym 45903 basesoc_ctrl_reset_reset_r
.sym 45904 basesoc_adr[2]
.sym 45905 sys_rst
.sym 45907 basesoc_timer0_value_status[25]
.sym 45909 sys_rst
.sym 45911 $abc$35911$n3196
.sym 45912 $abc$35911$n3274
.sym 45913 $abc$35911$n3202
.sym 45915 $abc$35911$n3296
.sym 45919 basesoc_adr[3]
.sym 45921 $abc$35911$n3199
.sym 45922 $abc$35911$n4796
.sym 45926 $abc$35911$n3352
.sym 45928 basesoc_adr[4]
.sym 45930 basesoc_we
.sym 45931 sys_rst
.sym 45932 $abc$35911$n3352
.sym 45933 $abc$35911$n3199
.sym 45936 $abc$35911$n3199
.sym 45937 basesoc_adr[3]
.sym 45938 basesoc_adr[2]
.sym 45939 basesoc_adr[4]
.sym 45942 $abc$35911$n3202
.sym 45943 basesoc_adr[3]
.sym 45944 basesoc_adr[4]
.sym 45945 basesoc_adr[2]
.sym 45954 $abc$35911$n4796
.sym 45957 basesoc_timer0_value_status[25]
.sym 45960 $abc$35911$n3196
.sym 45961 basesoc_adr[3]
.sym 45962 basesoc_adr[2]
.sym 45963 basesoc_adr[4]
.sym 45966 $abc$35911$n3296
.sym 45967 sys_rst
.sym 45968 $abc$35911$n3274
.sym 45973 basesoc_ctrl_reset_reset_r
.sym 45976 $abc$35911$n2970
.sym 45977 clk12_$glb_clk
.sym 45978 sys_rst_$glb_sr
.sym 45979 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 45980 basesoc_bus_wishbone_dat_r[5]
.sym 45981 $abc$35911$n5266
.sym 45982 $abc$35911$n4948
.sym 45985 $abc$35911$n2749
.sym 45989 sys_rst
.sym 45990 basesoc_picorv328[8]
.sym 45991 $abc$35911$n3199
.sym 45992 basesoc_dat_w[6]
.sym 45993 $abc$35911$n4805
.sym 45994 array_muxed2[2]
.sym 45995 $abc$35911$n3022
.sym 45996 $abc$35911$n4801_1
.sym 45997 sys_rst
.sym 45998 basesoc_dat_w[7]
.sym 45999 basesoc_adr[1]
.sym 46000 sys_rst
.sym 46001 $abc$35911$n2873
.sym 46002 $abc$35911$n4798_1
.sym 46003 $abc$35911$n2875_1
.sym 46004 basesoc_picorv323[3]
.sym 46005 basesoc_adr[3]
.sym 46006 basesoc_picorv323[9]
.sym 46007 basesoc_uart_tx_fifo_wrport_we
.sym 46008 $abc$35911$n2749
.sym 46010 basesoc_picorv323[12]
.sym 46011 basesoc_picorv328[24]
.sym 46013 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 46022 csrbankarray_csrbank2_dat0_w[7]
.sym 46023 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 46024 $abc$35911$n2875_1
.sym 46025 $abc$35911$n3369
.sym 46027 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 46031 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 46032 $abc$35911$n3315
.sym 46033 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 46034 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 46035 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 46037 $abc$35911$n4774_1
.sym 46039 basesoc_adr[1]
.sym 46040 $abc$35911$n4773_1
.sym 46041 basesoc_adr[0]
.sym 46042 $abc$35911$n3196
.sym 46043 basesoc_adr[2]
.sym 46045 $abc$35911$n5321_1
.sym 46046 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 46047 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 46048 basesoc_we
.sym 46049 sys_rst
.sym 46051 $abc$35911$n3220
.sym 46053 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 46054 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 46056 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 46059 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 46060 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 46062 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 46065 $abc$35911$n3196
.sym 46066 $abc$35911$n3315
.sym 46067 sys_rst
.sym 46068 basesoc_we
.sym 46071 $abc$35911$n4774_1
.sym 46072 $abc$35911$n4773_1
.sym 46074 $abc$35911$n3220
.sym 46078 basesoc_adr[0]
.sym 46080 basesoc_adr[1]
.sym 46084 csrbankarray_csrbank2_dat0_w[7]
.sym 46085 $abc$35911$n3369
.sym 46086 $abc$35911$n2875_1
.sym 46091 $abc$35911$n2875_1
.sym 46092 basesoc_adr[2]
.sym 46096 $abc$35911$n5321_1
.sym 46097 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 46098 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 46100 clk12_$glb_clk
.sym 46101 sys_rst_$glb_sr
.sym 46102 $abc$35911$n5281_1
.sym 46103 $abc$35911$n4949
.sym 46104 $abc$35911$n3028
.sym 46105 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 46106 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 46107 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 46109 basesoc_picorv323[15]
.sym 46110 $abc$35911$n2875_1
.sym 46112 $abc$35911$n3590_1
.sym 46113 $abc$35911$n3861
.sym 46114 $abc$35911$n5286
.sym 46115 $abc$35911$n3529
.sym 46116 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 46117 basesoc_ctrl_reset_reset_r
.sym 46118 csrbankarray_csrbank2_dat0_w[7]
.sym 46120 $abc$35911$n3381
.sym 46122 $abc$35911$n3196
.sym 46123 basesoc_bus_wishbone_dat_r[5]
.sym 46124 array_muxed1[15]
.sym 46125 basesoc_we
.sym 46127 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 46129 picorv32.mem_wordsize[1]
.sym 46130 $abc$35911$n3202
.sym 46131 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 46132 picorv32.instr_sub
.sym 46133 $abc$35911$n3022
.sym 46134 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46135 basesoc_picorv323[10]
.sym 46136 picorv32.instr_sub
.sym 46148 basesoc_picorv323[8]
.sym 46155 basesoc_picorv328[25]
.sym 46161 $abc$35911$n3028
.sym 46163 $abc$35911$n3529
.sym 46168 basesoc_picorv323[9]
.sym 46171 basesoc_picorv328[24]
.sym 46173 basesoc_picorv328[22]
.sym 46174 basesoc_picorv323[6]
.sym 46176 basesoc_picorv323[9]
.sym 46178 $abc$35911$n3529
.sym 46179 basesoc_picorv328[25]
.sym 46188 $abc$35911$n3529
.sym 46189 basesoc_picorv328[24]
.sym 46191 basesoc_picorv323[8]
.sym 46206 basesoc_picorv328[22]
.sym 46207 $abc$35911$n3529
.sym 46209 basesoc_picorv323[6]
.sym 46222 $abc$35911$n3028
.sym 46223 clk12_$glb_clk
.sym 46225 $abc$35911$n4780
.sym 46226 basesoc_picorv323[9]
.sym 46228 $abc$35911$n4779
.sym 46229 $abc$35911$n4455
.sym 46230 $abc$35911$n5278
.sym 46231 $abc$35911$n5277_1
.sym 46232 basesoc_uart_phy_storage[7]
.sym 46235 $abc$35911$n3130
.sym 46236 picorv32.instr_bne
.sym 46239 sys_rst
.sym 46240 basesoc_picorv327[0]
.sym 46242 $abc$35911$n5273_1
.sym 46243 eventmanager_status_w[1]
.sym 46245 $abc$35911$n3022
.sym 46246 basesoc_picorv328[15]
.sym 46247 basesoc_picorv323[2]
.sym 46248 $abc$35911$n3028
.sym 46249 $abc$35911$n3801
.sym 46250 $abc$35911$n4771_1
.sym 46251 basesoc_picorv327[0]
.sym 46254 picorv32.decoded_imm[2]
.sym 46255 basesoc_picorv323[7]
.sym 46256 $abc$35911$n4454_1
.sym 46258 basesoc_uart_phy_storage[23]
.sym 46260 basesoc_picorv327[0]
.sym 46268 basesoc_adr[1]
.sym 46269 basesoc_uart_phy_storage[23]
.sym 46272 basesoc_adr[0]
.sym 46273 basesoc_picorv328[10]
.sym 46275 basesoc_uart_phy_uart_clk_rxen
.sym 46276 basesoc_uart_phy_rx
.sym 46277 picorv32.mem_wordsize[1]
.sym 46278 $abc$35911$n3236
.sym 46284 basesoc_picorv323[0]
.sym 46285 basesoc_picorv328[8]
.sym 46289 basesoc_uart_phy_storage[7]
.sym 46295 basesoc_uart_phy_rx_busy
.sym 46296 basesoc_picorv323[2]
.sym 46299 basesoc_adr[1]
.sym 46300 basesoc_uart_phy_storage[23]
.sym 46301 basesoc_adr[0]
.sym 46302 basesoc_uart_phy_storage[7]
.sym 46311 picorv32.mem_wordsize[1]
.sym 46312 basesoc_picorv323[2]
.sym 46314 basesoc_picorv328[10]
.sym 46317 $abc$35911$n3236
.sym 46318 basesoc_uart_phy_rx_busy
.sym 46319 basesoc_uart_phy_rx
.sym 46320 basesoc_uart_phy_uart_clk_rxen
.sym 46330 picorv32.mem_wordsize[1]
.sym 46331 basesoc_picorv328[8]
.sym 46332 basesoc_picorv323[0]
.sym 46348 $abc$35911$n6730
.sym 46349 $abc$35911$n4584
.sym 46350 $abc$35911$n6732
.sym 46351 $abc$35911$n6701
.sym 46352 $abc$35911$n4596
.sym 46353 $abc$35911$n6704
.sym 46354 $abc$35911$n6702
.sym 46355 $abc$35911$n4542
.sym 46359 $abc$35911$n3687
.sym 46360 $abc$35911$n2753
.sym 46361 basesoc_uart_phy_uart_clk_rxen
.sym 46362 basesoc_adr[2]
.sym 46363 picorv32.mem_wordsize[1]
.sym 46364 array_muxed0[0]
.sym 46365 basesoc_uart_phy_storage[7]
.sym 46366 basesoc_dat_w[7]
.sym 46367 csrbankarray_csrbank0_leds_out0_w[4]
.sym 46368 basesoc_adr[0]
.sym 46369 basesoc_picorv328[9]
.sym 46370 $abc$35911$n2999
.sym 46371 basesoc_uart_phy_storage[27]
.sym 46372 basesoc_picorv323[1]
.sym 46373 picorv32.decoded_imm[5]
.sym 46374 basesoc_picorv328[15]
.sym 46375 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 46376 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46379 $abc$35911$n4542
.sym 46381 basesoc_uart_phy_rx_busy
.sym 46382 $PACKER_VCC_NET
.sym 46383 $abc$35911$n3588
.sym 46390 $abc$35911$n4595_1
.sym 46391 $abc$35911$n4453
.sym 46393 $abc$35911$n4455
.sym 46394 basesoc_picorv327[5]
.sym 46396 basesoc_picorv323[6]
.sym 46398 basesoc_picorv323[5]
.sym 46399 $abc$35911$n4451
.sym 46400 $abc$35911$n3043
.sym 46403 basesoc_picorv327[20]
.sym 46404 basesoc_picorv323[0]
.sym 46405 $abc$35911$n4583_1
.sym 46406 $abc$35911$n4584
.sym 46407 basesoc_picorv327[6]
.sym 46408 $abc$35911$n3861
.sym 46409 $abc$35911$n3801
.sym 46410 $abc$35911$n2884_1
.sym 46411 $abc$35911$n4594_1
.sym 46412 $abc$35911$n4452_1
.sym 46416 $abc$35911$n4454_1
.sym 46417 $abc$35911$n4596
.sym 46418 $abc$35911$n3148
.sym 46420 basesoc_picorv327[0]
.sym 46422 $abc$35911$n4454_1
.sym 46423 basesoc_picorv327[5]
.sym 46424 basesoc_picorv323[5]
.sym 46425 $abc$35911$n2884_1
.sym 46428 basesoc_picorv323[6]
.sym 46429 basesoc_picorv327[6]
.sym 46430 $abc$35911$n2884_1
.sym 46431 $abc$35911$n4454_1
.sym 46434 basesoc_picorv327[0]
.sym 46436 basesoc_picorv323[0]
.sym 46437 $abc$35911$n4452_1
.sym 46440 $abc$35911$n4596
.sym 46442 $abc$35911$n4595_1
.sym 46443 $abc$35911$n4594_1
.sym 46446 $abc$35911$n3801
.sym 46447 $abc$35911$n3861
.sym 46449 basesoc_picorv327[20]
.sym 46452 $abc$35911$n4451
.sym 46453 $abc$35911$n4453
.sym 46455 $abc$35911$n4455
.sym 46458 basesoc_picorv327[6]
.sym 46459 basesoc_picorv323[6]
.sym 46461 $abc$35911$n4452_1
.sym 46464 $abc$35911$n4584
.sym 46465 $abc$35911$n3148
.sym 46466 $abc$35911$n4452_1
.sym 46467 $abc$35911$n4583_1
.sym 46468 $abc$35911$n3043
.sym 46469 clk12_$glb_clk
.sym 46483 basesoc_picorv327[3]
.sym 46484 $abc$35911$n3873_1
.sym 46485 $abc$35911$n6729
.sym 46486 basesoc_uart_phy_storage[16]
.sym 46487 basesoc_uart_phy_storage[18]
.sym 46489 basesoc_picorv323[3]
.sym 46491 basesoc_picorv327[20]
.sym 46492 sys_rst
.sym 46493 array_muxed0[18]
.sym 46494 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46495 basesoc_picorv327[14]
.sym 46496 basesoc_picorv323[3]
.sym 46497 basesoc_picorv327[9]
.sym 46498 basesoc_picorv327[15]
.sym 46499 basesoc_picorv327[7]
.sym 46500 basesoc_picorv327[3]
.sym 46502 basesoc_picorv327[8]
.sym 46503 $abc$35911$n3582
.sym 46504 basesoc_picorv327[10]
.sym 46505 $abc$35911$n232
.sym 46506 $abc$35911$n4582_1
.sym 46512 basesoc_picorv323[1]
.sym 46513 basesoc_picorv328[15]
.sym 46514 $abc$35911$n3582
.sym 46515 $abc$35911$n4812
.sym 46517 $abc$35911$n3586_1
.sym 46518 basesoc_picorv323[3]
.sym 46519 $abc$35911$n3592_1
.sym 46521 picorv32.decoded_imm[4]
.sym 46522 $abc$35911$n4813
.sym 46523 picorv32.decoded_imm[7]
.sym 46524 picorv32.decoded_imm[2]
.sym 46527 picorv32.is_lui_auipc_jal
.sym 46528 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46530 $abc$35911$n3130
.sym 46533 picorv32.decoded_imm[5]
.sym 46534 picorv32.instr_sub
.sym 46536 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46543 $abc$35911$n3588
.sym 46546 basesoc_picorv328[15]
.sym 46551 picorv32.decoded_imm[5]
.sym 46552 picorv32.is_lui_auipc_jal
.sym 46553 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46554 $abc$35911$n3588
.sym 46557 picorv32.is_lui_auipc_jal
.sym 46558 $abc$35911$n3586_1
.sym 46559 picorv32.decoded_imm[4]
.sym 46560 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46563 $abc$35911$n3592_1
.sym 46564 picorv32.is_lui_auipc_jal
.sym 46565 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46566 picorv32.decoded_imm[7]
.sym 46571 basesoc_picorv323[1]
.sym 46578 basesoc_picorv323[3]
.sym 46581 picorv32.instr_sub
.sym 46582 $abc$35911$n4812
.sym 46583 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46584 $abc$35911$n4813
.sym 46587 picorv32.decoded_imm[2]
.sym 46588 $abc$35911$n3582
.sym 46589 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46590 picorv32.is_lui_auipc_jal
.sym 46591 $abc$35911$n3130
.sym 46592 clk12_$glb_clk
.sym 46602 $abc$35911$n3362_1
.sym 46606 $abc$35911$n6716
.sym 46607 $abc$35911$n3043
.sym 46608 $abc$35911$n4807
.sym 46609 picorv32.decoded_imm[7]
.sym 46610 basesoc_picorv327[10]
.sym 46611 $abc$35911$n4812
.sym 46612 basesoc_picorv323[4]
.sym 46613 basesoc_picorv323[0]
.sym 46615 basesoc_picorv328[10]
.sym 46616 $abc$35911$n2884_1
.sym 46617 picorv32.decoded_imm[4]
.sym 46618 picorv32.decoded_imm[11]
.sym 46619 basesoc_picorv323[4]
.sym 46620 basesoc_picorv327[19]
.sym 46621 basesoc_picorv327[4]
.sym 46622 basesoc_picorv327[0]
.sym 46623 $abc$35911$n3169
.sym 46624 basesoc_picorv327[23]
.sym 46625 basesoc_picorv327[17]
.sym 46626 basesoc_picorv327[16]
.sym 46627 basesoc_picorv327[10]
.sym 46628 picorv32.instr_sub
.sym 46629 basesoc_picorv323[2]
.sym 46635 $abc$35911$n4828
.sym 46636 $abc$35911$n3608_1
.sym 46637 picorv32.is_lui_auipc_jal
.sym 46638 $abc$35911$n3580
.sym 46640 $abc$35911$n4839
.sym 46642 basesoc_picorv323[6]
.sym 46643 $abc$35911$n4840
.sym 46645 basesoc_picorv328[11]
.sym 46646 $abc$35911$n4827
.sym 46648 picorv32.decoded_imm[15]
.sym 46651 picorv32.decoded_imm[1]
.sym 46653 $abc$35911$n3130
.sym 46654 picorv32.instr_sub
.sym 46655 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46657 $abc$35911$n3584_1
.sym 46661 picorv32.decoded_imm[3]
.sym 46662 picorv32.instr_sub
.sym 46663 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46664 basesoc_picorv328[12]
.sym 46665 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46668 picorv32.is_lui_auipc_jal
.sym 46669 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46670 picorv32.decoded_imm[1]
.sym 46671 $abc$35911$n3580
.sym 46674 $abc$35911$n3608_1
.sym 46675 picorv32.decoded_imm[15]
.sym 46676 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46677 picorv32.is_lui_auipc_jal
.sym 46681 basesoc_picorv323[6]
.sym 46687 basesoc_picorv328[12]
.sym 46693 basesoc_picorv328[11]
.sym 46698 $abc$35911$n4840
.sym 46699 picorv32.instr_sub
.sym 46700 $abc$35911$n4839
.sym 46701 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46704 picorv32.is_lui_auipc_jal
.sym 46705 picorv32.decoded_imm[3]
.sym 46706 $abc$35911$n3584_1
.sym 46707 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46710 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 46711 $abc$35911$n4828
.sym 46712 picorv32.instr_sub
.sym 46713 $abc$35911$n4827
.sym 46714 $abc$35911$n3130
.sym 46715 clk12_$glb_clk
.sym 46725 basesoc_uart_phy_tx_bitcount[0]
.sym 46726 $abc$35911$n4848
.sym 46728 picorv32.cpuregs_rs1[7]
.sym 46729 basesoc_picorv323[1]
.sym 46731 picorv32.is_lui_auipc_jal
.sym 46732 basesoc_picorv327[21]
.sym 46733 $abc$35911$n4843
.sym 46734 basesoc_picorv323[4]
.sym 46735 $abc$35911$n4846
.sym 46736 $abc$35911$n4839
.sym 46737 $abc$35911$n4487
.sym 46738 basesoc_picorv327[22]
.sym 46739 $abc$35911$n4828
.sym 46740 $abc$35911$n3608_1
.sym 46742 basesoc_picorv327[29]
.sym 46743 basesoc_uart_phy_storage[30]
.sym 46744 $abc$35911$n6734
.sym 46746 basesoc_picorv327[30]
.sym 46747 basesoc_picorv327[0]
.sym 46748 basesoc_picorv327[22]
.sym 46749 $abc$35911$n4771_1
.sym 46750 basesoc_picorv327[21]
.sym 46751 basesoc_picorv327[25]
.sym 46758 picorv32.decoded_imm[6]
.sym 46759 $abc$35911$n3171
.sym 46760 basesoc_adr[0]
.sym 46761 basesoc_uart_phy_storage[30]
.sym 46762 basesoc_picorv328[8]
.sym 46763 basesoc_adr[1]
.sym 46767 $abc$35911$n3168
.sym 46768 $abc$35911$n3600
.sym 46770 basesoc_picorv328[16]
.sym 46771 basesoc_picorv328[18]
.sym 46772 $abc$35911$n3170
.sym 46773 basesoc_uart_phy_storage[14]
.sym 46776 $abc$35911$n3130
.sym 46778 picorv32.decoded_imm[11]
.sym 46779 $abc$35911$n3590_1
.sym 46783 $abc$35911$n3169
.sym 46784 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46787 basesoc_uart_phy_storage[15]
.sym 46788 basesoc_uart_phy_storage[31]
.sym 46789 picorv32.is_lui_auipc_jal
.sym 46791 basesoc_uart_phy_storage[14]
.sym 46792 basesoc_uart_phy_storage[30]
.sym 46793 basesoc_adr[0]
.sym 46794 basesoc_adr[1]
.sym 46798 basesoc_picorv328[8]
.sym 46803 picorv32.decoded_imm[11]
.sym 46804 $abc$35911$n3600
.sym 46805 picorv32.is_lui_auipc_jal
.sym 46806 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46809 $abc$35911$n3170
.sym 46810 $abc$35911$n3169
.sym 46811 $abc$35911$n3171
.sym 46812 $abc$35911$n3168
.sym 46815 basesoc_picorv328[18]
.sym 46821 basesoc_adr[1]
.sym 46822 basesoc_uart_phy_storage[15]
.sym 46823 basesoc_uart_phy_storage[31]
.sym 46824 basesoc_adr[0]
.sym 46828 basesoc_picorv328[16]
.sym 46833 $abc$35911$n3590_1
.sym 46834 picorv32.decoded_imm[6]
.sym 46835 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46836 picorv32.is_lui_auipc_jal
.sym 46837 $abc$35911$n3130
.sym 46838 clk12_$glb_clk
.sym 46847 $abc$35911$n7242
.sym 46851 picorv32.reg_out[6]
.sym 46852 picorv32.decoded_imm[6]
.sym 46853 $abc$35911$n2884_1
.sym 46854 $abc$35911$n3600
.sym 46855 basesoc_picorv327[27]
.sym 46856 basesoc_picorv327[25]
.sym 46857 basesoc_picorv327[21]
.sym 46858 basesoc_picorv328[16]
.sym 46859 basesoc_picorv328[9]
.sym 46860 basesoc_picorv327[25]
.sym 46861 $abc$35911$n3130
.sym 46862 $abc$35911$n5358
.sym 46863 basesoc_picorv327[29]
.sym 46864 picorv32.reg_pc[6]
.sym 46865 $abc$35911$n3594
.sym 46866 picorv32.reg_pc[4]
.sym 46867 $abc$35911$n3899
.sym 46868 picorv32.alu_out_q[10]
.sym 46869 $abc$35911$n6740
.sym 46870 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46871 basesoc_picorv327[26]
.sym 46872 $abc$35911$n6744
.sym 46873 $abc$35911$n6738
.sym 46874 basesoc_uart_phy_storage[31]
.sym 46875 $PACKER_VCC_NET
.sym 46881 basesoc_picorv328[22]
.sym 46883 $abc$35911$n3130
.sym 46884 basesoc_picorv323[6]
.sym 46888 basesoc_picorv328[23]
.sym 46889 $abc$35911$n3594
.sym 46891 picorv32.reg_next_pc[6]
.sym 46892 basesoc_picorv327[0]
.sym 46894 basesoc_picorv327[9]
.sym 46895 basesoc_picorv327[24]
.sym 46896 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46897 basesoc_picorv328[27]
.sym 46898 basesoc_picorv327[6]
.sym 46902 basesoc_picorv327[27]
.sym 46903 picorv32.decoded_imm[8]
.sym 46904 picorv32.reg_out[6]
.sym 46906 basesoc_picorv328[24]
.sym 46907 picorv32.is_lui_auipc_jal
.sym 46908 basesoc_picorv323[0]
.sym 46909 basesoc_picorv328[20]
.sym 46910 basesoc_picorv327[23]
.sym 46911 basesoc_picorv328[9]
.sym 46912 $abc$35911$n3683
.sym 46914 basesoc_picorv328[22]
.sym 46920 basesoc_picorv328[23]
.sym 46921 basesoc_picorv327[23]
.sym 46922 basesoc_picorv328[9]
.sym 46923 basesoc_picorv327[9]
.sym 46926 $abc$35911$n3683
.sym 46927 picorv32.reg_next_pc[6]
.sym 46929 picorv32.reg_out[6]
.sym 46932 basesoc_picorv328[23]
.sym 46938 picorv32.decoded_imm[8]
.sym 46939 $abc$35911$n3594
.sym 46940 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46941 picorv32.is_lui_auipc_jal
.sym 46944 basesoc_picorv323[6]
.sym 46945 basesoc_picorv327[0]
.sym 46946 basesoc_picorv327[6]
.sym 46947 basesoc_picorv323[0]
.sym 46950 basesoc_picorv328[27]
.sym 46951 basesoc_picorv327[24]
.sym 46952 basesoc_picorv328[24]
.sym 46953 basesoc_picorv327[27]
.sym 46956 basesoc_picorv328[20]
.sym 46960 $abc$35911$n3130
.sym 46961 clk12_$glb_clk
.sym 46963 $abc$35911$n7335
.sym 46964 $abc$35911$n7241
.sym 46965 $abc$35911$n3174
.sym 46966 basesoc_picorv323[0]
.sym 46967 basesoc_picorv328[20]
.sym 46968 $abc$35911$n6754
.sym 46969 $abc$35911$n3172_1
.sym 46970 $abc$35911$n6756
.sym 46973 basesoc_picorv327[0]
.sym 46975 $abc$35911$n6752
.sym 46976 picorv32.reg_next_pc[13]
.sym 46977 basesoc_uart_phy_storage[24]
.sym 46978 picorv32.is_slti_blt_slt
.sym 46979 picorv32.decoded_imm[3]
.sym 46980 $abc$35911$n2781
.sym 46981 basesoc_picorv327[3]
.sym 46982 sys_rst
.sym 46983 picorv32.reg_next_pc[23]
.sym 46984 picorv32.decoded_imm[1]
.sym 46985 basesoc_picorv328[8]
.sym 46986 $abc$35911$n3865
.sym 46987 picorv32.irq_state[0]
.sym 46989 $abc$35911$n3130
.sym 46990 $abc$35911$n232
.sym 46991 basesoc_picorv327[10]
.sym 46992 picorv32.is_slti_blt_slt
.sym 46993 basesoc_picorv327[9]
.sym 46994 picorv32.reg_next_pc[10]
.sym 46995 picorv32.irq_state[1]
.sym 46996 $abc$35911$n3887_1
.sym 46998 $abc$35911$n4582_1
.sym 47005 picorv32.decoded_imm[0]
.sym 47007 $abc$35911$n3887_1
.sym 47008 picorv32.reg_pc[7]
.sym 47009 picorv32.reg_pc[5]
.sym 47010 $abc$35911$n4251
.sym 47012 $abc$35911$n3883
.sym 47013 $abc$35911$n3145
.sym 47014 $abc$35911$n232
.sym 47015 basesoc_picorv327[0]
.sym 47016 picorv32.cpu_state[5]
.sym 47018 $abc$35911$n4251
.sym 47019 $abc$35911$n3882_1
.sym 47020 $abc$35911$n3884_1
.sym 47023 picorv32.instr_bne
.sym 47024 $abc$35911$n3399_1
.sym 47025 picorv32.cpu_state[2]
.sym 47026 $abc$35911$n3172_1
.sym 47027 $abc$35911$n3899
.sym 47028 $abc$35911$n3392_1
.sym 47034 picorv32.instr_beq
.sym 47037 $abc$35911$n4251
.sym 47039 $abc$35911$n3884_1
.sym 47040 $abc$35911$n3392_1
.sym 47043 picorv32.reg_pc[5]
.sym 47045 $abc$35911$n3899
.sym 47049 picorv32.reg_pc[7]
.sym 47050 $abc$35911$n3899
.sym 47055 $abc$35911$n3883
.sym 47056 basesoc_picorv327[0]
.sym 47057 $abc$35911$n3887_1
.sym 47058 $abc$35911$n3882_1
.sym 47061 $abc$35911$n3172_1
.sym 47062 picorv32.instr_beq
.sym 47063 $abc$35911$n3145
.sym 47064 picorv32.instr_bne
.sym 47067 picorv32.cpu_state[2]
.sym 47069 $abc$35911$n232
.sym 47073 basesoc_picorv327[0]
.sym 47074 picorv32.decoded_imm[0]
.sym 47079 $abc$35911$n4251
.sym 47080 $abc$35911$n3399_1
.sym 47081 picorv32.cpu_state[5]
.sym 47082 basesoc_picorv327[0]
.sym 47083 $abc$35911$n3109_$glb_ce
.sym 47084 clk12_$glb_clk
.sym 47086 $abc$35911$n3700_1
.sym 47087 picorv32.alu_out_q[5]
.sym 47088 $abc$35911$n4375_1
.sym 47089 $abc$35911$n3712
.sym 47090 $abc$35911$n4561
.sym 47091 $abc$35911$n4382
.sym 47092 $abc$35911$n3720
.sym 47093 picorv32.alu_out_q[27]
.sym 47094 picorv32.reg_pc[8]
.sym 47095 basesoc_picorv328[22]
.sym 47098 basesoc_ctrl_reset_reset_r
.sym 47099 picorv32.decoded_imm[0]
.sym 47100 $abc$35911$n3584_1
.sym 47101 basesoc_picorv323[0]
.sym 47102 $abc$35911$n4667
.sym 47103 basesoc_picorv328[26]
.sym 47104 picorv32.reg_pc[8]
.sym 47105 basesoc_picorv328[13]
.sym 47106 picorv32.alu_out_q[11]
.sym 47107 basesoc_picorv328[12]
.sym 47108 basesoc_picorv327[24]
.sym 47109 basesoc_picorv328[14]
.sym 47110 $abc$35911$n231
.sym 47111 basesoc_picorv327[30]
.sym 47112 $abc$35911$n3683
.sym 47113 basesoc_picorv327[0]
.sym 47115 picorv32.instr_bge
.sym 47116 picorv32.decoded_imm_uj[8]
.sym 47117 $abc$35911$n4549
.sym 47118 $abc$35911$n3576
.sym 47120 picorv32.reg_pc[9]
.sym 47121 basesoc_picorv327[17]
.sym 47129 $abc$35911$n3933
.sym 47133 $abc$35911$n4549
.sym 47134 $abc$35911$n4564
.sym 47136 $abc$35911$n3919
.sym 47137 picorv32.is_lui_auipc_jal
.sym 47141 $abc$35911$n4543
.sym 47142 picorv32.cpuregs_rs1[5]
.sym 47143 picorv32.cpu_state[2]
.sym 47147 $abc$35911$n4561
.sym 47151 picorv32.cpuregs_rs1[7]
.sym 47152 $abc$35911$n4570
.sym 47154 $abc$35911$n4546
.sym 47155 picorv32.cpu_state[2]
.sym 47162 $abc$35911$n4549
.sym 47168 $abc$35911$n4543
.sym 47174 $abc$35911$n4561
.sym 47179 $abc$35911$n4570
.sym 47184 picorv32.cpuregs_rs1[5]
.sym 47185 picorv32.is_lui_auipc_jal
.sym 47186 $abc$35911$n3919
.sym 47187 picorv32.cpu_state[2]
.sym 47191 $abc$35911$n4546
.sym 47197 $abc$35911$n4564
.sym 47202 picorv32.cpuregs_rs1[7]
.sym 47203 $abc$35911$n3933
.sym 47204 picorv32.is_lui_auipc_jal
.sym 47205 picorv32.cpu_state[2]
.sym 47206 $abc$35911$n3068_$glb_ce
.sym 47207 clk12_$glb_clk
.sym 47208 $abc$35911$n232_$glb_sr
.sym 47209 picorv32.cpuregs_wrdata[8]
.sym 47210 $abc$35911$n4555
.sym 47211 picorv32.reg_pc[19]
.sym 47212 $abc$35911$n4546
.sym 47213 $abc$35911$n4376
.sym 47214 picorv32.reg_pc[24]
.sym 47215 picorv32.reg_pc[18]
.sym 47216 picorv32.cpuregs_wrdata[10]
.sym 47220 $abc$35911$n3041
.sym 47221 basesoc_picorv327[27]
.sym 47222 $abc$35911$n4253
.sym 47223 picorv32.is_lui_auipc_jal
.sym 47224 basesoc_picorv327[0]
.sym 47225 $abc$35911$n3997_1
.sym 47227 picorv32.reg_pc[10]
.sym 47228 $abc$35911$n4255
.sym 47229 picorv32.reg_pc[13]
.sym 47230 basesoc_picorv327[1]
.sym 47231 picorv32.reg_next_pc[17]
.sym 47232 picorv32.reg_pc[15]
.sym 47233 picorv32.reg_pc[28]
.sym 47234 picorv32.reg_pc[2]
.sym 47235 picorv32.reg_pc[27]
.sym 47236 $abc$35911$n3044
.sym 47237 $abc$35911$n4543
.sym 47239 $abc$35911$n4621
.sym 47240 picorv32.reg_pc[5]
.sym 47241 $abc$35911$n4720
.sym 47242 picorv32.reg_out[5]
.sym 47243 basesoc_picorv327[25]
.sym 47244 $abc$35911$n4364
.sym 47250 $abc$35911$n3700_1
.sym 47251 picorv32.alu_out_q[4]
.sym 47253 picorv32.reg_next_pc[23]
.sym 47255 $abc$35911$n5352
.sym 47257 picorv32.reg_next_pc[5]
.sym 47258 picorv32.reg_next_pc[4]
.sym 47259 $abc$35911$n2871_1
.sym 47263 $abc$35911$n5390
.sym 47264 picorv32.latched_stalu
.sym 47265 picorv32.reg_next_pc[18]
.sym 47266 $abc$35911$n3696
.sym 47267 $abc$35911$n5380
.sym 47268 $abc$35911$n4364
.sym 47270 $abc$35911$n231
.sym 47271 picorv32.irq_state[0]
.sym 47272 $abc$35911$n3683
.sym 47273 $abc$35911$n4363_1
.sym 47274 $abc$35911$n5364
.sym 47275 picorv32.reg_out[4]
.sym 47276 picorv32.irq_state[0]
.sym 47279 $abc$35911$n3034
.sym 47280 picorv32.irq_state[1]
.sym 47283 picorv32.reg_out[4]
.sym 47284 picorv32.alu_out_q[4]
.sym 47286 picorv32.latched_stalu
.sym 47289 $abc$35911$n5352
.sym 47290 $abc$35911$n231
.sym 47291 $abc$35911$n4363_1
.sym 47292 $abc$35911$n4364
.sym 47295 picorv32.reg_next_pc[18]
.sym 47296 picorv32.irq_state[0]
.sym 47297 $abc$35911$n231
.sym 47298 $abc$35911$n5380
.sym 47301 picorv32.reg_next_pc[5]
.sym 47302 $abc$35911$n3700_1
.sym 47303 picorv32.irq_state[0]
.sym 47304 $abc$35911$n2871_1
.sym 47307 $abc$35911$n231
.sym 47308 picorv32.irq_state[0]
.sym 47309 $abc$35911$n5390
.sym 47310 picorv32.reg_next_pc[23]
.sym 47313 $abc$35911$n5364
.sym 47314 $abc$35911$n231
.sym 47315 picorv32.irq_state[1]
.sym 47316 $abc$35911$n3034
.sym 47319 $abc$35911$n3696
.sym 47320 picorv32.irq_state[0]
.sym 47321 $abc$35911$n3683
.sym 47322 picorv32.reg_next_pc[4]
.sym 47325 picorv32.reg_next_pc[4]
.sym 47326 $abc$35911$n3696
.sym 47327 picorv32.irq_state[0]
.sym 47328 $abc$35911$n2871_1
.sym 47333 $abc$35911$n4746
.sym 47334 $abc$35911$n4747
.sym 47335 $abc$35911$n4748
.sym 47336 $abc$35911$n4749
.sym 47337 $abc$35911$n4750
.sym 47338 $abc$35911$n4751
.sym 47339 $abc$35911$n4752
.sym 47341 picorv32.reg_pc[24]
.sym 47344 $abc$35911$n5376
.sym 47345 $abc$35911$n4261
.sym 47346 $abc$35911$n4564
.sym 47347 basesoc_picorv327[21]
.sym 47348 basesoc_picorv327[6]
.sym 47349 $abc$35911$n4254
.sym 47350 $abc$35911$n4405
.sym 47351 basesoc_picorv328[27]
.sym 47352 $abc$35911$n4585
.sym 47353 picorv32.reg_next_pc[18]
.sym 47354 $abc$35911$n4253
.sym 47355 basesoc_picorv327[22]
.sym 47356 $abc$35911$n4759
.sym 47357 $abc$35911$n3060
.sym 47358 picorv32.reg_next_pc[13]
.sym 47359 $abc$35911$n3899
.sym 47360 picorv32.reg_pc[2]
.sym 47361 picorv32.reg_out[4]
.sym 47362 $abc$35911$n4570
.sym 47363 picorv32.decoded_imm_uj[16]
.sym 47364 $abc$35911$n4582
.sym 47365 $abc$35911$n3034
.sym 47366 $abc$35911$n4756
.sym 47373 $abc$35911$n3706
.sym 47375 $abc$35911$n3698_1
.sym 47376 $abc$35911$n4688
.sym 47379 $abc$35911$n4558
.sym 47382 $abc$35911$n3702
.sym 47384 $abc$35911$n4546
.sym 47387 $abc$35911$n4543
.sym 47392 $abc$35911$n4689
.sym 47393 $abc$35911$n4749
.sym 47396 $abc$35911$n3687
.sym 47397 $abc$35911$n3689
.sym 47400 $abc$35911$n4748
.sym 47401 $abc$35911$n4597
.sym 47402 $abc$35911$n3060
.sym 47403 $abc$35911$n4537
.sym 47404 $abc$35911$n4549
.sym 47407 $abc$35911$n3687
.sym 47408 $abc$35911$n3698_1
.sym 47409 $abc$35911$n4543
.sym 47412 $abc$35911$n3689
.sym 47413 $abc$35911$n3060
.sym 47414 $abc$35911$n4689
.sym 47415 $abc$35911$n4749
.sym 47418 $abc$35911$n4748
.sym 47419 $abc$35911$n3689
.sym 47420 $abc$35911$n3060
.sym 47421 $abc$35911$n4688
.sym 47425 $abc$35911$n3706
.sym 47426 $abc$35911$n3687
.sym 47427 $abc$35911$n4549
.sym 47433 $abc$35911$n4597
.sym 47437 $abc$35911$n4558
.sym 47445 $abc$35911$n4537
.sym 47448 $abc$35911$n3687
.sym 47449 $abc$35911$n3702
.sym 47451 $abc$35911$n4546
.sym 47452 $abc$35911$n3068_$glb_ce
.sym 47453 clk12_$glb_clk
.sym 47454 $abc$35911$n232_$glb_sr
.sym 47455 $abc$35911$n4753
.sym 47456 $abc$35911$n4754
.sym 47457 $abc$35911$n4755
.sym 47458 $abc$35911$n4756
.sym 47459 $abc$35911$n4757
.sym 47460 $abc$35911$n4758
.sym 47461 $abc$35911$n4759
.sym 47462 $abc$35911$n4760
.sym 47464 sys_rst
.sym 47467 picorv32.reg_next_pc[4]
.sym 47468 $abc$35911$n4269
.sym 47469 picorv32.cpuregs_rs1[1]
.sym 47471 picorv32.reg_next_pc[16]
.sym 47472 $abc$35911$n4270
.sym 47473 picorv32.irq_state[0]
.sym 47474 picorv32.reg_pc[31]
.sym 47475 $abc$35911$n4606
.sym 47476 $abc$35911$n4746
.sym 47477 $abc$35911$n5394
.sym 47478 basesoc_picorv327[20]
.sym 47479 $abc$35911$n4747
.sym 47480 picorv32.cpuregs_rs1[13]
.sym 47481 picorv32.reg_next_pc[11]
.sym 47483 $abc$35911$n3689
.sym 47484 basesoc_picorv327[10]
.sym 47486 picorv32.decoded_imm_uj[7]
.sym 47487 $abc$35911$n4573
.sym 47488 picorv32.reg_pc[2]
.sym 47489 $abc$35911$n4537
.sym 47490 picorv32.reg_next_pc[10]
.sym 47502 $abc$35911$n4693
.sym 47503 $abc$35911$n4695
.sym 47504 $abc$35911$n3716_1
.sym 47508 $abc$35911$n3718
.sym 47511 $abc$35911$n4621
.sym 47514 $abc$35911$n4755
.sym 47515 $abc$35911$n3685
.sym 47516 $abc$35911$n3687
.sym 47517 $abc$35911$n3060
.sym 47518 $abc$35911$n3683
.sym 47519 $abc$35911$n4615
.sym 47520 $abc$35911$n4753
.sym 47522 $abc$35911$n4564
.sym 47523 picorv32.reg_next_pc[9]
.sym 47524 $abc$35911$n4612
.sym 47525 $abc$35911$n3689
.sym 47526 $abc$35911$n4558
.sym 47527 $abc$35911$n3726
.sym 47530 $abc$35911$n4615
.sym 47535 $abc$35911$n4612
.sym 47541 $abc$35911$n4621
.sym 47547 $abc$35911$n3718
.sym 47549 $abc$35911$n4558
.sym 47550 $abc$35911$n3687
.sym 47553 $abc$35911$n4693
.sym 47554 $abc$35911$n4753
.sym 47555 $abc$35911$n3689
.sym 47556 $abc$35911$n3060
.sym 47560 $abc$35911$n3687
.sym 47561 $abc$35911$n4564
.sym 47562 $abc$35911$n3726
.sym 47565 picorv32.reg_next_pc[9]
.sym 47566 $abc$35911$n3685
.sym 47567 $abc$35911$n3683
.sym 47568 $abc$35911$n3716_1
.sym 47571 $abc$35911$n3060
.sym 47572 $abc$35911$n4755
.sym 47573 $abc$35911$n4695
.sym 47574 $abc$35911$n3689
.sym 47575 $abc$35911$n3068_$glb_ce
.sym 47576 clk12_$glb_clk
.sym 47577 $abc$35911$n232_$glb_sr
.sym 47578 $abc$35911$n4761
.sym 47579 $abc$35911$n4762
.sym 47580 $abc$35911$n4763
.sym 47581 $abc$35911$n4764
.sym 47582 $abc$35911$n4765
.sym 47583 $abc$35911$n4766
.sym 47584 $abc$35911$n4767
.sym 47585 $abc$35911$n4768
.sym 47586 $abc$35911$n3716_1
.sym 47587 $abc$35911$n3590_1
.sym 47589 $abc$35911$n3861
.sym 47590 picorv32.decoded_imm_uj[12]
.sym 47591 $abc$35911$n4277
.sym 47592 picorv32.reg_next_pc[11]
.sym 47593 picorv32.decoded_imm_uj[10]
.sym 47594 $abc$35911$n4579
.sym 47595 picorv32.reg_pc[21]
.sym 47597 $abc$35911$n4279
.sym 47598 picorv32.cpuregs_wrdata[12]
.sym 47599 picorv32.reg_pc[20]
.sym 47600 basesoc_picorv327[24]
.sym 47601 $abc$35911$n4281
.sym 47604 $abc$35911$n3683
.sym 47605 $abc$35911$n4615
.sym 47607 $abc$35911$n3687
.sym 47610 $abc$35911$n4612
.sym 47611 $abc$35911$n3689
.sym 47612 picorv32.decoded_imm_uj[8]
.sym 47619 $abc$35911$n4694
.sym 47620 $abc$35911$n4754
.sym 47621 $abc$35911$n3689
.sym 47623 $abc$35911$n4700
.sym 47625 $abc$35911$n4701
.sym 47626 $abc$35911$n4760
.sym 47627 $abc$35911$n3687
.sym 47631 $abc$35911$n4757
.sym 47633 $abc$35911$n4697
.sym 47634 $abc$35911$n4570
.sym 47635 $abc$35911$n3734
.sym 47636 $abc$35911$n4582
.sym 47640 $abc$35911$n3060
.sym 47641 $abc$35911$n3746
.sym 47642 $abc$35911$n4579
.sym 47643 $abc$35911$n4761
.sym 47644 $abc$35911$n3060
.sym 47645 $abc$35911$n3722
.sym 47648 $abc$35911$n4561
.sym 47650 $abc$35911$n3750
.sym 47652 $abc$35911$n3689
.sym 47653 $abc$35911$n4697
.sym 47654 $abc$35911$n3060
.sym 47655 $abc$35911$n4757
.sym 47658 $abc$35911$n3687
.sym 47659 $abc$35911$n3734
.sym 47661 $abc$35911$n4570
.sym 47664 $abc$35911$n3689
.sym 47665 $abc$35911$n4754
.sym 47666 $abc$35911$n4694
.sym 47667 $abc$35911$n3060
.sym 47670 $abc$35911$n3687
.sym 47671 $abc$35911$n4561
.sym 47672 $abc$35911$n3722
.sym 47676 $abc$35911$n3750
.sym 47677 $abc$35911$n3687
.sym 47679 $abc$35911$n4582
.sym 47682 $abc$35911$n3687
.sym 47684 $abc$35911$n4579
.sym 47685 $abc$35911$n3746
.sym 47688 $abc$35911$n3689
.sym 47689 $abc$35911$n4760
.sym 47690 $abc$35911$n4700
.sym 47691 $abc$35911$n3060
.sym 47694 $abc$35911$n3060
.sym 47695 $abc$35911$n4701
.sym 47696 $abc$35911$n4761
.sym 47697 $abc$35911$n3689
.sym 47698 $abc$35911$n3068_$glb_ce
.sym 47699 clk12_$glb_clk
.sym 47700 $abc$35911$n232_$glb_sr
.sym 47701 $abc$35911$n4769
.sym 47702 $abc$35911$n4770
.sym 47703 $abc$35911$n4771
.sym 47704 $abc$35911$n4772
.sym 47705 $abc$35911$n4773
.sym 47706 $abc$35911$n4774
.sym 47707 $abc$35911$n4775
.sym 47708 $abc$35911$n3766_1
.sym 47709 picorv32.decoded_imm_uj[18]
.sym 47713 $abc$35911$n4360_1
.sym 47714 $abc$35911$n4591
.sym 47715 $abc$35911$n4695
.sym 47716 picorv32.irq_state[0]
.sym 47717 picorv32.decoded_imm_uj[25]
.sym 47718 picorv32.decoded_imm[8]
.sym 47719 $abc$35911$n3887_1
.sym 47720 $abc$35911$n4420
.sym 47721 $abc$35911$n4701
.sym 47722 picorv32.decoded_imm_uj[22]
.sym 47723 $abc$35911$n4694
.sym 47724 picorv32.cpu_state[5]
.sym 47725 picorv32.decoded_imm_uj[31]
.sym 47726 $abc$35911$n4603
.sym 47727 $abc$35911$n2964
.sym 47728 $abc$35911$n3044
.sym 47729 $abc$35911$n4765
.sym 47730 picorv32.mem_do_wdata
.sym 47731 $abc$35911$n4364
.sym 47732 picorv32.cpuregs_wrdata[9]
.sym 47733 basesoc_picorv327[8]
.sym 47734 picorv32.reg_out[20]
.sym 47735 $abc$35911$n4621
.sym 47736 $abc$35911$n3788_1
.sym 47742 $abc$35911$n4702
.sym 47744 $abc$35911$n4707
.sym 47746 $abc$35911$n4704
.sym 47748 $abc$35911$n4585
.sym 47750 $abc$35911$n4706
.sym 47751 $abc$35911$n4762
.sym 47752 $abc$35911$n3689
.sym 47753 $abc$35911$n4764
.sym 47754 $abc$35911$n3754
.sym 47755 $abc$35911$n4766
.sym 47756 $abc$35911$n4767
.sym 47758 $abc$35911$n3687
.sym 47759 $abc$35911$n3060
.sym 47760 $abc$35911$n3649
.sym 47762 $abc$35911$n3060
.sym 47765 $abc$35911$n3057
.sym 47767 $abc$35911$n3060
.sym 47768 $abc$35911$n3058
.sym 47769 $abc$35911$n3016_1
.sym 47770 $abc$35911$n3060
.sym 47771 $abc$35911$n3774_1
.sym 47772 $abc$35911$n4600
.sym 47775 $abc$35911$n3016_1
.sym 47776 $abc$35911$n3058
.sym 47777 $abc$35911$n3649
.sym 47781 $abc$35911$n3754
.sym 47782 $abc$35911$n3687
.sym 47784 $abc$35911$n4585
.sym 47787 $abc$35911$n3649
.sym 47788 $abc$35911$n3057
.sym 47793 $abc$35911$n4706
.sym 47794 $abc$35911$n3060
.sym 47795 $abc$35911$n3689
.sym 47796 $abc$35911$n4766
.sym 47799 $abc$35911$n4762
.sym 47800 $abc$35911$n3689
.sym 47801 $abc$35911$n4702
.sym 47802 $abc$35911$n3060
.sym 47805 $abc$35911$n3689
.sym 47806 $abc$35911$n4707
.sym 47807 $abc$35911$n4767
.sym 47808 $abc$35911$n3060
.sym 47811 $abc$35911$n4704
.sym 47812 $abc$35911$n3060
.sym 47813 $abc$35911$n4764
.sym 47814 $abc$35911$n3689
.sym 47818 $abc$35911$n3687
.sym 47819 $abc$35911$n4600
.sym 47820 $abc$35911$n3774_1
.sym 47821 $abc$35911$n3068_$glb_ce
.sym 47822 clk12_$glb_clk
.sym 47823 $abc$35911$n232_$glb_sr
.sym 47824 picorv32.reg_next_pc[21]
.sym 47825 $abc$35911$n3794_1
.sym 47826 $abc$35911$n3802_1
.sym 47827 $abc$35911$n3806
.sym 47828 $abc$35911$n3786_1
.sym 47829 $abc$35911$n3790_1
.sym 47830 picorv32.reg_next_pc[29]
.sym 47831 $abc$35911$n3798
.sym 47836 $abc$35911$n3687
.sym 47837 picorv32.cpuregs_wrdata[6]
.sym 47838 picorv32.irq_state[1]
.sym 47839 $abc$35911$n4597
.sym 47840 picorv32.alu_out_q[30]
.sym 47841 $abc$35911$n3576
.sym 47842 $abc$35911$n3689
.sym 47843 $abc$35911$n4609
.sym 47844 picorv32.irq_state[0]
.sym 47845 picorv32.decoded_rd[3]
.sym 47846 $abc$35911$n4702
.sym 47847 $abc$35911$n4606
.sym 47848 picorv32.instr_jal
.sym 47849 $abc$35911$n3179
.sym 47850 picorv32.mem_rdata_latched[31]
.sym 47851 picorv32.irq_state[0]
.sym 47852 $abc$35911$n3034
.sym 47854 $abc$35911$n4155
.sym 47855 $abc$35911$n4594
.sym 47857 picorv32.irq_state[0]
.sym 47858 $abc$35911$n4600
.sym 47859 picorv32.reg_next_pc[23]
.sym 47865 $abc$35911$n3687
.sym 47867 $abc$35911$n4609
.sym 47870 $abc$35911$n4621
.sym 47871 $abc$35911$n3762_1
.sym 47873 $abc$35911$n3687
.sym 47874 picorv32.reg_next_pc[27]
.sym 47877 $abc$35911$n5398
.sym 47879 $abc$35911$n4624
.sym 47880 $abc$35911$n4615
.sym 47882 $abc$35911$n3794_1
.sym 47883 $abc$35911$n3802_1
.sym 47885 $abc$35911$n3786_1
.sym 47886 $abc$35911$n231
.sym 47889 $abc$35911$n3685
.sym 47890 picorv32.irq_state[0]
.sym 47891 $abc$35911$n4591
.sym 47892 $abc$35911$n3806
.sym 47893 $abc$35911$n4612
.sym 47894 $abc$35911$n3790_1
.sym 47896 $abc$35911$n3788_1
.sym 47898 $abc$35911$n4615
.sym 47900 $abc$35911$n3687
.sym 47901 $abc$35911$n3794_1
.sym 47905 $abc$35911$n3687
.sym 47906 $abc$35911$n4612
.sym 47907 $abc$35911$n3790_1
.sym 47910 $abc$35911$n3687
.sym 47911 $abc$35911$n4624
.sym 47912 $abc$35911$n3806
.sym 47917 $abc$35911$n3687
.sym 47918 $abc$35911$n4591
.sym 47919 $abc$35911$n3762_1
.sym 47922 $abc$35911$n3788_1
.sym 47924 picorv32.reg_next_pc[27]
.sym 47925 $abc$35911$n3685
.sym 47928 $abc$35911$n3687
.sym 47929 $abc$35911$n3786_1
.sym 47931 $abc$35911$n4609
.sym 47934 picorv32.reg_next_pc[27]
.sym 47935 $abc$35911$n231
.sym 47936 picorv32.irq_state[0]
.sym 47937 $abc$35911$n5398
.sym 47940 $abc$35911$n3687
.sym 47941 $abc$35911$n3802_1
.sym 47942 $abc$35911$n4621
.sym 47944 $abc$35911$n3068_$glb_ce
.sym 47945 clk12_$glb_clk
.sym 47946 $abc$35911$n232_$glb_sr
.sym 47947 $abc$35911$n4603
.sym 47948 $abc$35911$n3189
.sym 47949 $abc$35911$n4423
.sym 47950 picorv32.decoded_imm[31]
.sym 47951 $abc$35911$n3776_1
.sym 47952 picorv32.cpuregs_wrdata[21]
.sym 47953 picorv32.cpuregs_wrdata[24]
.sym 47954 $abc$35911$n4424
.sym 47955 $abc$35911$n4612
.sym 47957 $abc$35911$n3042
.sym 47959 picorv32.reg_next_pc[28]
.sym 47960 picorv32.reg_next_pc[29]
.sym 47961 $abc$35911$n2871_1
.sym 47962 picorv32.cpu_state[2]
.sym 47963 picorv32.is_alu_reg_reg
.sym 47964 $abc$35911$n3685
.sym 47965 $abc$35911$n4112_1
.sym 47966 picorv32.latched_rd[3]
.sym 47967 $abc$35911$n4624
.sym 47968 $abc$35911$n4615
.sym 47969 picorv32.latched_rd[2]
.sym 47970 picorv32.mem_wordsize[1]
.sym 47971 $abc$35911$n3582
.sym 47972 basesoc_picorv327[10]
.sym 47973 picorv32.reg_out[30]
.sym 47974 picorv32.irq_state[1]
.sym 47975 $abc$35911$n3040
.sym 47976 picorv32.cpuregs_wrdata[24]
.sym 47978 picorv32.reg_next_pc[26]
.sym 47979 $abc$35911$n5442_1
.sym 47980 $abc$35911$n4435_1
.sym 47981 $abc$35911$n4109_1
.sym 47989 $abc$35911$n3582
.sym 47990 picorv32.decoded_rs2[2]
.sym 47991 $abc$35911$n3800
.sym 47993 $abc$35911$n3586_1
.sym 47994 $abc$35911$n3584_1
.sym 47996 $abc$35911$n3580
.sym 47997 picorv32.decoded_rs2[4]
.sym 47998 picorv32.decoded_rs2[1]
.sym 47999 picorv32.reg_next_pc[20]
.sym 48002 picorv32.decoded_rs2[3]
.sym 48003 picorv32.reg_next_pc[30]
.sym 48004 picorv32.reg_out[20]
.sym 48005 picorv32.is_slli_srli_srai
.sym 48006 picorv32.irq_state[1]
.sym 48011 $abc$35911$n3683
.sym 48013 picorv32.is_slli_srli_srai
.sym 48014 $abc$35911$n4155
.sym 48015 picorv32.irq_pending[4]
.sym 48017 $abc$35911$n3685
.sym 48018 picorv32.irq_mask[4]
.sym 48019 $abc$35911$n4159
.sym 48021 picorv32.reg_next_pc[20]
.sym 48022 $abc$35911$n3683
.sym 48023 picorv32.reg_out[20]
.sym 48027 $abc$35911$n3586_1
.sym 48028 picorv32.is_slli_srli_srai
.sym 48030 picorv32.decoded_rs2[4]
.sym 48033 $abc$35911$n4159
.sym 48034 $abc$35911$n4155
.sym 48040 picorv32.irq_pending[4]
.sym 48041 picorv32.irq_mask[4]
.sym 48042 picorv32.irq_state[1]
.sym 48045 picorv32.is_slli_srli_srai
.sym 48046 $abc$35911$n3580
.sym 48048 picorv32.decoded_rs2[1]
.sym 48051 $abc$35911$n3800
.sym 48052 $abc$35911$n3685
.sym 48054 picorv32.reg_next_pc[30]
.sym 48057 picorv32.decoded_rs2[2]
.sym 48058 $abc$35911$n3582
.sym 48059 picorv32.is_slli_srli_srai
.sym 48063 picorv32.decoded_rs2[3]
.sym 48065 picorv32.is_slli_srli_srai
.sym 48066 $abc$35911$n3584_1
.sym 48068 clk12_$glb_clk
.sym 48070 $abc$35911$n4354_1
.sym 48071 count[9]
.sym 48072 $abc$35911$n3835
.sym 48073 $abc$35911$n5570
.sym 48074 $abc$35911$n4434_1
.sym 48075 $abc$35911$n3788_1
.sym 48076 $abc$35911$n5688
.sym 48077 $abc$35911$n4353_1
.sym 48079 picorv32.cpuregs_wrdata[21]
.sym 48082 $abc$35911$n3580
.sym 48083 picorv32.mem_do_wdata
.sym 48084 picorv32.is_lb_lh_lw_lbu_lhu
.sym 48085 basesoc_picorv32_trap
.sym 48086 picorv32.decoded_rs2[2]
.sym 48087 basesoc_picorv32_mem_valid
.sym 48088 $abc$35911$n4414_1
.sym 48089 $abc$35911$n3182
.sym 48090 $abc$35911$n3584_1
.sym 48091 picorv32.latched_rd[0]
.sym 48092 $abc$35911$n5392
.sym 48093 picorv32.mem_rdata_q[14]
.sym 48095 basesoc_picorv327[7]
.sym 48096 $abc$35911$n4201
.sym 48097 $abc$35911$n3683
.sym 48099 $abc$35911$n4425
.sym 48100 picorv32.latched_stalu
.sym 48102 picorv32.cpuregs_wrdata[24]
.sym 48103 $abc$35911$n231
.sym 48104 picorv32.irq_mask[4]
.sym 48105 $abc$35911$n3670
.sym 48111 $abc$35911$n5396
.sym 48113 $abc$35911$n3683
.sym 48114 $abc$35911$n231
.sym 48115 $abc$35911$n3576
.sym 48116 picorv32.alu_out_q[30]
.sym 48117 $abc$35911$n2871_1
.sym 48120 $abc$35911$n5404
.sym 48125 picorv32.reg_next_pc[30]
.sym 48126 picorv32.irq_state[1]
.sym 48127 $abc$35911$n231
.sym 48128 picorv32.decoded_rs2[0]
.sym 48130 picorv32.latched_stalu
.sym 48131 $abc$35911$n4444_1
.sym 48132 $abc$35911$n3042
.sym 48133 picorv32.reg_out[30]
.sym 48134 picorv32.irq_state[0]
.sym 48135 $abc$35911$n3041
.sym 48136 picorv32.is_slli_srli_srai
.sym 48137 $abc$35911$n4443
.sym 48138 picorv32.reg_next_pc[26]
.sym 48139 $abc$35911$n4430_1
.sym 48141 $abc$35911$n4431_1
.sym 48142 picorv32.irq_state[0]
.sym 48144 $abc$35911$n4444_1
.sym 48145 $abc$35911$n231
.sym 48146 $abc$35911$n5404
.sym 48147 $abc$35911$n4443
.sym 48150 $abc$35911$n4430_1
.sym 48151 $abc$35911$n5396
.sym 48152 $abc$35911$n4431_1
.sym 48153 $abc$35911$n231
.sym 48156 picorv32.reg_out[30]
.sym 48157 picorv32.latched_stalu
.sym 48158 $abc$35911$n2871_1
.sym 48159 picorv32.alu_out_q[30]
.sym 48162 picorv32.latched_stalu
.sym 48163 picorv32.reg_out[30]
.sym 48164 picorv32.alu_out_q[30]
.sym 48165 $abc$35911$n3683
.sym 48168 picorv32.irq_state[0]
.sym 48169 picorv32.reg_next_pc[30]
.sym 48170 picorv32.irq_state[1]
.sym 48171 $abc$35911$n3042
.sym 48174 picorv32.reg_next_pc[30]
.sym 48175 $abc$35911$n3683
.sym 48177 picorv32.reg_out[30]
.sym 48180 picorv32.irq_state[1]
.sym 48181 $abc$35911$n3041
.sym 48182 picorv32.reg_next_pc[26]
.sym 48183 picorv32.irq_state[0]
.sym 48187 picorv32.is_slli_srli_srai
.sym 48188 picorv32.decoded_rs2[0]
.sym 48189 $abc$35911$n3576
.sym 48193 picorv32.reg_out[12]
.sym 48194 count[17]
.sym 48195 $abc$35911$n4120
.sym 48196 picorv32.reg_out[1]
.sym 48197 picorv32.mem_rdata_q[28]
.sym 48198 $abc$35911$n4433_1
.sym 48199 $abc$35911$n4191
.sym 48200 $abc$35911$n4119
.sym 48201 picorv32.cpuregs_rs1[7]
.sym 48202 picorv32.is_lb_lh_lw_lbu_lhu
.sym 48205 picorv32.cpuregs_wrdata[30]
.sym 48206 picorv32.reg_out[15]
.sym 48207 picorv32.instr_jal
.sym 48208 picorv32.cpuregs_wrdata[22]
.sym 48209 picorv32.cpuregs_wrdata[26]
.sym 48210 $abc$35911$n4353_1
.sym 48211 picorv32.is_lui_auipc_jal
.sym 48212 $abc$35911$n3047
.sym 48213 $PACKER_VCC_NET
.sym 48214 picorv32.cpu_state[3]
.sym 48215 $abc$35911$n190
.sym 48216 csrbankarray_csrbank0_leds_out0_w[2]
.sym 48218 basesoc_picorv327[8]
.sym 48220 $abc$35911$n3044
.sym 48221 basesoc_picorv327[1]
.sym 48222 $abc$35911$n6998
.sym 48223 $abc$35911$n3788_1
.sym 48224 $abc$35911$n3121
.sym 48228 picorv32.decoded_imm_uj[31]
.sym 48236 picorv32.cpuregs_rs1[1]
.sym 48237 $abc$35911$n4111
.sym 48238 picorv32.cpu_state[2]
.sym 48240 picorv32.decoded_imm[0]
.sym 48241 picorv32.irq_mask[0]
.sym 48242 $abc$35911$n4110
.sym 48243 picorv32.cpuregs_rs1[0]
.sym 48244 picorv32.irq_state[1]
.sym 48245 picorv32.irq_mask[11]
.sym 48246 picorv32.cpuregs_rs1[11]
.sym 48248 picorv32.instr_maskirq
.sym 48251 picorv32.irq_mask[1]
.sym 48252 basesoc_picorv327[0]
.sym 48253 picorv32.cpu_state[3]
.sym 48254 picorv32.irq_pending[0]
.sym 48256 picorv32.cpu_state[4]
.sym 48259 picorv32.cpu_state[0]
.sym 48261 $abc$35911$n3121
.sym 48264 $abc$35911$n6987
.sym 48267 picorv32.cpu_state[2]
.sym 48268 picorv32.instr_maskirq
.sym 48269 picorv32.cpuregs_rs1[0]
.sym 48270 picorv32.irq_mask[0]
.sym 48276 picorv32.cpuregs_rs1[1]
.sym 48280 picorv32.irq_mask[0]
.sym 48281 picorv32.irq_pending[0]
.sym 48282 picorv32.irq_state[1]
.sym 48285 picorv32.cpu_state[3]
.sym 48286 picorv32.cpu_state[0]
.sym 48287 $abc$35911$n6987
.sym 48288 picorv32.irq_pending[0]
.sym 48291 picorv32.irq_mask[11]
.sym 48292 picorv32.cpuregs_rs1[11]
.sym 48293 picorv32.cpu_state[2]
.sym 48294 picorv32.instr_maskirq
.sym 48297 $abc$35911$n4111
.sym 48298 basesoc_picorv327[0]
.sym 48299 $abc$35911$n4110
.sym 48300 picorv32.cpu_state[4]
.sym 48305 picorv32.decoded_imm[0]
.sym 48309 picorv32.irq_mask[1]
.sym 48310 picorv32.cpuregs_rs1[1]
.sym 48311 picorv32.instr_maskirq
.sym 48312 picorv32.cpu_state[2]
.sym 48313 $abc$35911$n3121
.sym 48314 clk12_$glb_clk
.sym 48315 $abc$35911$n232_$glb_sr
.sym 48316 $abc$35911$n4171
.sym 48317 $abc$35911$n4172_1
.sym 48318 $abc$35911$n4425
.sym 48319 $abc$35911$n4180
.sym 48320 $abc$35911$n4179
.sym 48321 picorv32.irq_mask[24]
.sym 48322 $abc$35911$n4178_1
.sym 48323 $abc$35911$n4373
.sym 48325 $abc$35911$n4114
.sym 48328 picorv32.cpuregs_rs1[3]
.sym 48329 picorv32.is_lb_lh_lw_lbu_lhu
.sym 48330 picorv32.cpuregs_rs1[1]
.sym 48331 $abc$35911$n4129
.sym 48332 $abc$35911$n4112_1
.sym 48333 picorv32.decoded_imm[1]
.sym 48334 picorv32.cpuregs_rs1[11]
.sym 48335 $abc$35911$n3409
.sym 48336 picorv32.is_sb_sh_sw
.sym 48337 picorv32.cpuregs_wrdata[2]
.sym 48338 picorv32.irq_state[1]
.sym 48339 $abc$35911$n3409
.sym 48341 $abc$35911$n3179
.sym 48342 picorv32.irq_mask[10]
.sym 48343 picorv32.irq_mask[24]
.sym 48344 $abc$35911$n3034
.sym 48347 picorv32.cpuregs_rs1[9]
.sym 48348 picorv32.cpuregs_rs1[7]
.sym 48349 picorv32.cpu_state[4]
.sym 48351 $abc$35911$n4185
.sym 48357 picorv32.irq_mask[8]
.sym 48358 $abc$35911$n4211
.sym 48359 picorv32.irq_mask[7]
.sym 48360 picorv32.irq_pending[4]
.sym 48363 picorv32.cpuregs_rs1[4]
.sym 48364 picorv32.irq_pending[8]
.sym 48366 picorv32.irq_mask[1]
.sym 48367 picorv32.irq_pending[7]
.sym 48368 $abc$35911$n4210
.sym 48369 picorv32.cpu_state[0]
.sym 48370 picorv32.irq_pending[1]
.sym 48373 picorv32.irq_pending[13]
.sym 48374 picorv32.cpuregs_rs1[7]
.sym 48375 $abc$35911$n3121
.sym 48376 $abc$35911$n3021_1
.sym 48379 picorv32.cpuregs_rs1[13]
.sym 48380 picorv32.cpu_state[3]
.sym 48381 $abc$35911$n4129
.sym 48382 $abc$35911$n6998
.sym 48383 $abc$35911$n3022_1
.sym 48386 picorv32.irq_mask[4]
.sym 48388 picorv32.cpuregs_rs1[8]
.sym 48392 picorv32.cpuregs_rs1[8]
.sym 48396 picorv32.cpu_state[3]
.sym 48397 picorv32.irq_pending[13]
.sym 48398 picorv32.cpu_state[0]
.sym 48399 $abc$35911$n6998
.sym 48405 picorv32.cpuregs_rs1[7]
.sym 48408 picorv32.irq_pending[7]
.sym 48409 picorv32.irq_mask[7]
.sym 48410 picorv32.irq_pending[4]
.sym 48411 picorv32.irq_mask[4]
.sym 48414 picorv32.cpuregs_rs1[13]
.sym 48415 $abc$35911$n4211
.sym 48416 $abc$35911$n4210
.sym 48417 $abc$35911$n4129
.sym 48421 picorv32.cpuregs_rs1[4]
.sym 48426 picorv32.irq_pending[1]
.sym 48427 $abc$35911$n3021_1
.sym 48428 picorv32.irq_mask[1]
.sym 48429 $abc$35911$n3022_1
.sym 48432 picorv32.irq_pending[8]
.sym 48433 picorv32.irq_mask[8]
.sym 48436 $abc$35911$n3121
.sym 48437 clk12_$glb_clk
.sym 48438 $abc$35911$n232_$glb_sr
.sym 48439 $abc$35911$n4415
.sym 48440 picorv32.irq_mask[22]
.sym 48441 $abc$35911$n3022_1
.sym 48442 picorv32.irq_mask[20]
.sym 48443 $abc$35911$n4184_1
.sym 48444 $abc$35911$n3049_1
.sym 48445 $abc$35911$n4186
.sym 48446 picorv32.irq_mask[10]
.sym 48447 $abc$35911$n4209
.sym 48453 picorv32.cpuregs_rs1[25]
.sym 48454 picorv32.irq_state[1]
.sym 48455 picorv32.cpuregs_rs1[3]
.sym 48456 picorv32.latched_rd[4]
.sym 48457 picorv32.cpuregs_rs1[6]
.sym 48458 picorv32.latched_rd[3]
.sym 48461 picorv32.cpuregs_rs1[17]
.sym 48462 picorv32.mem_wordsize[1]
.sym 48464 picorv32.cpuregs_rs1[23]
.sym 48465 picorv32.cpuregs_rs1[13]
.sym 48468 $abc$35911$n3409
.sym 48469 picorv32.reg_out[30]
.sym 48471 $abc$35911$n3040
.sym 48473 picorv32.irq_pending[24]
.sym 48480 picorv32.irq_mask[8]
.sym 48486 picorv32.irq_mask[18]
.sym 48491 $abc$35911$n3114
.sym 48492 picorv32.irq_mask[21]
.sym 48494 $abc$35911$n3020
.sym 48497 picorv32.irq_pending[20]
.sym 48498 picorv32.irq_pending[21]
.sym 48501 picorv32.irq_state[1]
.sym 48502 picorv32.irq_pending[22]
.sym 48503 picorv32.irq_pending[23]
.sym 48505 picorv32.irq_mask[22]
.sym 48506 $abc$35911$n3023
.sym 48507 picorv32.irq_mask[20]
.sym 48509 picorv32.irq_pending[18]
.sym 48511 picorv32.irq_pending[8]
.sym 48513 picorv32.irq_pending[22]
.sym 48514 picorv32.irq_pending[20]
.sym 48515 picorv32.irq_pending[21]
.sym 48516 picorv32.irq_pending[23]
.sym 48519 picorv32.irq_pending[20]
.sym 48520 picorv32.irq_mask[20]
.sym 48526 picorv32.irq_mask[21]
.sym 48527 picorv32.irq_pending[21]
.sym 48531 $abc$35911$n3023
.sym 48532 picorv32.irq_mask[18]
.sym 48533 $abc$35911$n3020
.sym 48534 picorv32.irq_pending[18]
.sym 48539 picorv32.irq_mask[20]
.sym 48540 picorv32.irq_pending[20]
.sym 48544 picorv32.irq_pending[22]
.sym 48545 picorv32.irq_state[1]
.sym 48546 picorv32.irq_mask[22]
.sym 48549 picorv32.irq_pending[22]
.sym 48551 picorv32.irq_mask[22]
.sym 48556 picorv32.irq_mask[8]
.sym 48558 picorv32.irq_pending[8]
.sym 48559 $abc$35911$n3114
.sym 48560 clk12_$glb_clk
.sym 48561 $abc$35911$n232_$glb_sr
.sym 48562 picorv32.irq_pending[27]
.sym 48563 $abc$35911$n3655
.sym 48564 picorv32.irq_pending[26]
.sym 48565 picorv32.irq_pending[24]
.sym 48566 $abc$35911$n3039
.sym 48567 picorv32.irq_pending[18]
.sym 48568 $abc$35911$n3653
.sym 48569 picorv32.irq_pending[25]
.sym 48574 picorv32.irq_pending[10]
.sym 48575 picorv32.cpuregs_rs1[10]
.sym 48576 picorv32.mem_rdata_q[14]
.sym 48577 picorv32.irq_mask[20]
.sym 48578 picorv32.irq_pending[20]
.sym 48579 picorv32.latched_rd[1]
.sym 48580 picorv32.irq_pending[21]
.sym 48581 $abc$35911$n3529
.sym 48582 picorv32.cpu_state[0]
.sym 48583 basesoc_picorv327[23]
.sym 48584 $abc$35911$n4266_1
.sym 48595 picorv32.cpuregs_rs1[30]
.sym 48597 picorv32.cpuregs_rs1[25]
.sym 48603 $abc$35911$n3652
.sym 48605 picorv32.irq_pending[10]
.sym 48607 picorv32.irq_mask[26]
.sym 48608 $abc$35911$n3042
.sym 48610 picorv32.irq_mask[10]
.sym 48612 picorv32.cpuregs_rs1[18]
.sym 48613 picorv32.cpuregs_rs1[26]
.sym 48615 $abc$35911$n3040
.sym 48618 picorv32.cpuregs_rs1[5]
.sym 48619 $abc$35911$n3041
.sym 48621 picorv32.irq_pending[26]
.sym 48623 $abc$35911$n3039
.sym 48624 picorv32.cpuregs_rs1[23]
.sym 48628 $abc$35911$n3655
.sym 48629 $abc$35911$n3654
.sym 48630 $abc$35911$n3121
.sym 48633 $abc$35911$n3653
.sym 48636 picorv32.irq_mask[26]
.sym 48638 picorv32.irq_pending[26]
.sym 48642 $abc$35911$n3042
.sym 48643 $abc$35911$n3039
.sym 48644 $abc$35911$n3040
.sym 48645 $abc$35911$n3041
.sym 48649 picorv32.irq_mask[10]
.sym 48650 picorv32.irq_pending[10]
.sym 48656 picorv32.cpuregs_rs1[23]
.sym 48661 picorv32.cpuregs_rs1[26]
.sym 48666 $abc$35911$n3654
.sym 48667 $abc$35911$n3652
.sym 48668 $abc$35911$n3653
.sym 48669 $abc$35911$n3655
.sym 48672 picorv32.cpuregs_rs1[18]
.sym 48681 picorv32.cpuregs_rs1[5]
.sym 48682 $abc$35911$n3121
.sym 48683 clk12_$glb_clk
.sym 48684 $abc$35911$n232_$glb_sr
.sym 48685 $abc$35911$n4312_1
.sym 48686 $abc$35911$n4313
.sym 48687 $abc$35911$n3654
.sym 48690 $abc$35911$n4314_1
.sym 48691 picorv32.irq_mask[25]
.sym 48692 picorv32.irq_mask[30]
.sym 48697 picorv32.latched_rd[2]
.sym 48699 $abc$35911$n3114
.sym 48703 picorv32.irq_pending[16]
.sym 48704 picorv32.cpu_state[3]
.sym 48705 picorv32.irq_mask[23]
.sym 48707 picorv32.irq_mask[26]
.sym 48716 $abc$35911$n3121
.sym 48738 picorv32.irq_mask[17]
.sym 48745 picorv32.irq_pending[17]
.sym 48749 picorv32.irq_mask[30]
.sym 48750 picorv32.irq_pending[30]
.sym 48753 $abc$35911$n3114
.sym 48760 picorv32.irq_mask[30]
.sym 48762 picorv32.irq_pending[30]
.sym 48777 picorv32.irq_pending[17]
.sym 48779 picorv32.irq_mask[17]
.sym 48784 picorv32.irq_mask[17]
.sym 48786 picorv32.irq_pending[17]
.sym 48789 picorv32.irq_pending[30]
.sym 48791 picorv32.irq_mask[30]
.sym 48805 $abc$35911$n3114
.sym 48806 clk12_$glb_clk
.sym 48807 $abc$35911$n232_$glb_sr
.sym 48810 clk12
.sym 48818 $abc$35911$n3023
.sym 48824 picorv32.irq_pending[17]
.sym 48825 $abc$35911$n3121
.sym 48833 clk12
.sym 48882 $abc$35911$n3068
.sym 48895 $abc$35911$n3068
.sym 48908 basesoc_timer0_reload_storage[23]
.sym 48909 $abc$35911$n2955_1
.sym 48910 basesoc_timer0_reload_storage[19]
.sym 48942 serial_rx
.sym 48957 spram_dataout01[9]
.sym 48961 slave_sel_r[2]
.sym 48962 array_muxed0[14]
.sym 48974 basesoc_timer0_eventmanager_status_w
.sym 48977 spram_dataout11[9]
.sym 48980 basesoc_timer0_zero_old_trigger
.sym 49008 basesoc_timer0_eventmanager_status_w
.sym 49010 basesoc_timer0_zero_old_trigger
.sym 49020 basesoc_timer0_eventmanager_status_w
.sym 49025 array_muxed0[14]
.sym 49026 slave_sel_r[2]
.sym 49027 spram_dataout01[9]
.sym 49028 spram_dataout11[9]
.sym 49030 clk12_$glb_clk
.sym 49031 sys_rst_$glb_sr
.sym 49034 serial_rx
.sym 49036 basesoc_timer0_eventmanager_status_w
.sym 49037 $abc$35911$n3306
.sym 49038 basesoc_timer0_load_storage[23]
.sym 49039 basesoc_timer0_load_storage[21]
.sym 49041 $abc$35911$n5023
.sym 49042 basesoc_timer0_load_storage[16]
.sym 49043 $abc$35911$n4842_1
.sym 49046 $abc$35911$n2964
.sym 49048 basesoc_timer0_value_status[11]
.sym 49049 $abc$35911$n2972
.sym 49050 $abc$35911$n2915
.sym 49051 slave_sel_r[2]
.sym 49052 basesoc_timer0_value_status[15]
.sym 49053 basesoc_timer0_en_storage
.sym 49056 basesoc_ctrl_storage[17]
.sym 49058 $abc$35911$n2915
.sym 49059 basesoc_timer0_reload_storage[19]
.sym 49065 basesoc_timer0_eventmanager_status_w
.sym 49067 basesoc_timer0_value[1]
.sym 49069 $abc$35911$n3280
.sym 49074 spram_dataout11[13]
.sym 49082 basesoc_dat_w[3]
.sym 49086 basesoc_timer0_reload_storage[23]
.sym 49088 $abc$35911$n2915
.sym 49089 basesoc_timer0_load_storage[21]
.sym 49092 basesoc_timer0_value[5]
.sym 49098 $abc$35911$n3299
.sym 49100 basesoc_timer0_eventmanager_status_w
.sym 49101 basesoc_ctrl_reset_reset_r
.sym 49115 $abc$35911$n2903
.sym 49123 basesoc_dat_w[5]
.sym 49132 $abc$35911$n4801_1
.sym 49137 basesoc_dat_w[3]
.sym 49144 basesoc_timer0_value_status[15]
.sym 49166 $abc$35911$n4801_1
.sym 49167 basesoc_timer0_value_status[15]
.sym 49171 basesoc_dat_w[3]
.sym 49190 basesoc_dat_w[5]
.sym 49192 $abc$35911$n2903
.sym 49193 clk12_$glb_clk
.sym 49194 sys_rst_$glb_sr
.sym 49195 $abc$35911$n5041
.sym 49196 basesoc_timer0_value[29]
.sym 49197 $abc$35911$n5059_1
.sym 49198 $abc$35911$n5055_1
.sym 49199 basesoc_timer0_value[23]
.sym 49200 $abc$35911$n5039
.sym 49201 basesoc_timer0_value[21]
.sym 49202 basesoc_timer0_value[5]
.sym 49207 basesoc_timer0_load_storage[20]
.sym 49208 basesoc_timer0_load_storage[16]
.sym 49209 basesoc_dat_w[5]
.sym 49210 array_muxed0[4]
.sym 49211 $abc$35911$n3289
.sym 49212 $abc$35911$n4842_1
.sym 49213 basesoc_timer0_load_storage[20]
.sym 49214 basesoc_timer0_eventmanager_status_w
.sym 49215 $abc$35911$n5950
.sym 49216 $abc$35911$n3304
.sym 49218 array_muxed0[14]
.sym 49219 basesoc_timer0_load_storage[6]
.sym 49220 basesoc_dat_w[1]
.sym 49221 $abc$35911$n4801_1
.sym 49222 $abc$35911$n2723
.sym 49223 $abc$35911$n3274
.sym 49224 basesoc_timer0_load_storage[27]
.sym 49225 basesoc_timer0_reload_storage[28]
.sym 49226 basesoc_timer0_value[30]
.sym 49227 basesoc_timer0_load_storage[16]
.sym 49229 basesoc_timer0_value_status[14]
.sym 49230 $PACKER_VCC_NET
.sym 49239 $abc$35911$n4872_1
.sym 49240 $abc$35911$n4796
.sym 49241 basesoc_timer0_reload_storage[21]
.sym 49242 $abc$35911$n4801_1
.sym 49243 basesoc_timer0_value[0]
.sym 49244 basesoc_timer0_value_status[31]
.sym 49245 $abc$35911$n3286
.sym 49247 $abc$35911$n4796
.sym 49249 $abc$35911$n3274
.sym 49251 sys_rst
.sym 49252 basesoc_timer0_reload_storage[23]
.sym 49254 $abc$35911$n2915
.sym 49255 basesoc_timer0_value_status[14]
.sym 49257 $abc$35911$n4871
.sym 49258 basesoc_timer0_reload_storage[15]
.sym 49259 $abc$35911$n3289
.sym 49261 basesoc_timer0_value[29]
.sym 49262 basesoc_timer0_reload_storage[14]
.sym 49263 basesoc_timer0_value_status[29]
.sym 49266 basesoc_timer0_value[31]
.sym 49270 basesoc_timer0_value[31]
.sym 49275 $abc$35911$n4872_1
.sym 49276 $abc$35911$n3286
.sym 49277 $abc$35911$n4871
.sym 49278 basesoc_timer0_reload_storage[15]
.sym 49281 $abc$35911$n4796
.sym 49282 $abc$35911$n3289
.sym 49283 basesoc_timer0_value_status[29]
.sym 49284 basesoc_timer0_reload_storage[21]
.sym 49288 basesoc_timer0_value[29]
.sym 49293 $abc$35911$n3286
.sym 49294 basesoc_timer0_value_status[14]
.sym 49295 $abc$35911$n4801_1
.sym 49296 basesoc_timer0_reload_storage[14]
.sym 49299 basesoc_timer0_value_status[31]
.sym 49300 basesoc_timer0_reload_storage[23]
.sym 49301 $abc$35911$n3289
.sym 49302 $abc$35911$n4796
.sym 49305 $abc$35911$n3274
.sym 49306 $abc$35911$n3289
.sym 49307 sys_rst
.sym 49311 basesoc_timer0_value[0]
.sym 49315 $abc$35911$n2915
.sym 49316 clk12_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49318 basesoc_timer0_value_status[27]
.sym 49319 $abc$35911$n4851_1
.sym 49320 $abc$35911$n3302
.sym 49321 $abc$35911$n3299
.sym 49322 $abc$35911$n5071_1
.sym 49323 $abc$35911$n4844
.sym 49324 $abc$35911$n3301
.sym 49325 basesoc_timer0_value_status[28]
.sym 49330 $abc$35911$n3326
.sym 49331 basesoc_picorv323[10]
.sym 49333 basesoc_timer0_reload_storage[13]
.sym 49335 array_muxed0[8]
.sym 49336 $abc$35911$n4798_1
.sym 49337 $abc$35911$n5041
.sym 49338 basesoc_timer0_reload_storage[14]
.sym 49340 $abc$35911$n3362_1
.sym 49341 $abc$35911$n2913
.sym 49342 basesoc_timer0_reload_storage[24]
.sym 49343 $abc$35911$n3283
.sym 49344 basesoc_timer0_eventmanager_status_w
.sym 49346 basesoc_timer0_reload_storage[27]
.sym 49347 $abc$35911$n3280
.sym 49349 basesoc_timer0_eventmanager_status_w
.sym 49350 basesoc_adr[3]
.sym 49351 $abc$35911$n3028
.sym 49352 basesoc_timer0_value[1]
.sym 49353 $abc$35911$n3276
.sym 49360 basesoc_timer0_value[0]
.sym 49361 $abc$35911$n2832
.sym 49363 $abc$35911$n5472_1
.sym 49365 $abc$35911$n4864_1
.sym 49366 basesoc_timer0_reload_storage[29]
.sym 49367 $abc$35911$n5977
.sym 49368 $abc$35911$n5929
.sym 49369 $abc$35911$n4850
.sym 49371 $abc$35911$n4867_1
.sym 49374 basesoc_timer0_value_status[0]
.sym 49375 basesoc_timer0_eventmanager_status_w
.sym 49376 $abc$35911$n4798_1
.sym 49378 basesoc_ctrl_reset_reset_r
.sym 49380 basesoc_dat_w[1]
.sym 49381 basesoc_timer0_reload_storage[16]
.sym 49382 basesoc_adr[4]
.sym 49384 $abc$35911$n4851_1
.sym 49386 $abc$35911$n3292
.sym 49387 basesoc_timer0_load_storage[16]
.sym 49388 $abc$35911$n3280
.sym 49389 basesoc_timer0_reload_storage[0]
.sym 49390 $PACKER_VCC_NET
.sym 49393 basesoc_dat_w[1]
.sym 49398 basesoc_timer0_value[0]
.sym 49399 $PACKER_VCC_NET
.sym 49404 $abc$35911$n5929
.sym 49405 basesoc_timer0_reload_storage[0]
.sym 49406 basesoc_timer0_eventmanager_status_w
.sym 49410 basesoc_adr[4]
.sym 49411 $abc$35911$n5472_1
.sym 49412 $abc$35911$n4867_1
.sym 49413 $abc$35911$n4864_1
.sym 49419 basesoc_ctrl_reset_reset_r
.sym 49423 basesoc_timer0_reload_storage[16]
.sym 49424 $abc$35911$n5977
.sym 49425 basesoc_timer0_eventmanager_status_w
.sym 49428 $abc$35911$n4851_1
.sym 49429 $abc$35911$n4850
.sym 49430 $abc$35911$n3292
.sym 49431 basesoc_timer0_reload_storage[29]
.sym 49434 basesoc_timer0_load_storage[16]
.sym 49435 basesoc_timer0_value_status[0]
.sym 49436 $abc$35911$n4798_1
.sym 49437 $abc$35911$n3280
.sym 49438 $abc$35911$n2832
.sym 49439 clk12_$glb_clk
.sym 49440 sys_rst_$glb_sr
.sym 49441 $abc$35911$n5069_1
.sym 49442 basesoc_timer0_value[27]
.sym 49443 $abc$35911$n3303
.sym 49444 $abc$35911$n5466_1
.sym 49445 basesoc_timer0_value[25]
.sym 49446 $abc$35911$n5063_1
.sym 49447 basesoc_timer0_value[28]
.sym 49448 $abc$35911$n5067_1
.sym 49453 basesoc_timer0_reload_storage[29]
.sym 49454 $abc$35911$n3286
.sym 49455 $abc$35911$n2832
.sym 49456 $abc$35911$n4796
.sym 49457 basesoc_timer0_reload_storage[27]
.sym 49458 $abc$35911$n4801_1
.sym 49459 $abc$35911$n5013
.sym 49460 basesoc_timer0_value[19]
.sym 49461 basesoc_timer0_reload_storage[16]
.sym 49462 basesoc_timer0_reload_storage[29]
.sym 49463 $abc$35911$n5977
.sym 49464 basesoc_timer0_value[0]
.sym 49466 basesoc_timer0_value[13]
.sym 49467 array_muxed1[11]
.sym 49468 array_muxed0[5]
.sym 49470 $abc$35911$n4796
.sym 49471 basesoc_timer0_load_storage[21]
.sym 49472 spram_wren0
.sym 49474 $abc$35911$n4849_1
.sym 49476 $abc$35911$n2915
.sym 49482 $abc$35911$n4860_1
.sym 49485 basesoc_picorv323[12]
.sym 49486 $abc$35911$n3284
.sym 49490 $abc$35911$n2874_1
.sym 49491 basesoc_timer0_load_storage[6]
.sym 49493 basesoc_timer0_load_storage[29]
.sym 49495 basesoc_timer0_load_storage[30]
.sym 49496 basesoc_timer0_reload_storage[13]
.sym 49497 $abc$35911$n3287
.sym 49499 $abc$35911$n3292
.sym 49500 basesoc_adr[4]
.sym 49501 $abc$35911$n3195
.sym 49502 basesoc_timer0_reload_storage[30]
.sym 49503 basesoc_picorv323[11]
.sym 49506 $abc$35911$n4861_1
.sym 49508 $abc$35911$n2873
.sym 49509 $abc$35911$n3028
.sym 49510 basesoc_adr[3]
.sym 49515 basesoc_timer0_reload_storage[30]
.sym 49516 $abc$35911$n4861_1
.sym 49517 $abc$35911$n4860_1
.sym 49518 $abc$35911$n3292
.sym 49521 basesoc_picorv323[12]
.sym 49528 $abc$35911$n2874_1
.sym 49529 basesoc_adr[4]
.sym 49530 basesoc_adr[3]
.sym 49535 $abc$35911$n3195
.sym 49536 basesoc_adr[4]
.sym 49539 basesoc_timer0_load_storage[6]
.sym 49540 $abc$35911$n2873
.sym 49541 basesoc_timer0_load_storage[30]
.sym 49542 $abc$35911$n3195
.sym 49545 basesoc_picorv323[11]
.sym 49551 $abc$35911$n3284
.sym 49553 basesoc_adr[4]
.sym 49557 $abc$35911$n2873
.sym 49558 basesoc_timer0_load_storage[29]
.sym 49559 basesoc_timer0_reload_storage[13]
.sym 49560 $abc$35911$n3287
.sym 49561 $abc$35911$n3028
.sym 49562 clk12_$glb_clk
.sym 49564 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 49565 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 49566 $abc$35911$n5470_1
.sym 49567 $abc$35911$n5492_1
.sym 49568 $abc$35911$n5061_1
.sym 49569 $abc$35911$n5459
.sym 49570 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 49571 basesoc_timer0_value[24]
.sym 49576 $abc$35911$n2874_1
.sym 49577 basesoc_timer0_value[22]
.sym 49578 $abc$35911$n55
.sym 49579 $abc$35911$n4799
.sym 49580 array_muxed1[12]
.sym 49581 array_muxed2[1]
.sym 49582 $abc$35911$n3294
.sym 49583 basesoc_timer0_load_storage[30]
.sym 49584 $abc$35911$n3276
.sym 49586 $abc$35911$n4860_1
.sym 49587 $abc$35911$n3286
.sym 49588 basesoc_timer0_reload_storage[25]
.sym 49590 basesoc_ctrl_reset_reset_r
.sym 49592 $abc$35911$n4861_1
.sym 49593 $abc$35911$n3275
.sym 49595 basesoc_timer0_value[5]
.sym 49596 basesoc_timer0_reload_storage[1]
.sym 49597 $abc$35911$n3283
.sym 49598 $abc$35911$n3315
.sym 49599 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 49606 basesoc_timer0_value[0]
.sym 49607 basesoc_timer0_reload_storage[1]
.sym 49608 $abc$35911$n3276
.sym 49609 sys_rst
.sym 49610 basesoc_timer0_load_storage[17]
.sym 49611 $abc$35911$n3283
.sym 49612 basesoc_adr[4]
.sym 49614 $abc$35911$n3292
.sym 49616 basesoc_timer0_eventmanager_status_w
.sym 49618 basesoc_timer0_value[1]
.sym 49619 $abc$35911$n4815_1
.sym 49620 basesoc_adr[4]
.sym 49621 $abc$35911$n5493
.sym 49622 basesoc_timer0_reload_storage[1]
.sym 49624 $abc$35911$n5492_1
.sym 49625 $abc$35911$n5015
.sym 49627 $abc$35911$n3290
.sym 49629 basesoc_timer0_reload_storage[25]
.sym 49630 $abc$35911$n3280
.sym 49631 basesoc_timer0_load_storage[1]
.sym 49632 $abc$35911$n2927
.sym 49633 basesoc_timer0_en_storage
.sym 49634 $abc$35911$n2873
.sym 49635 $abc$35911$n3274
.sym 49636 $abc$35911$n4810_1
.sym 49638 $abc$35911$n3292
.sym 49639 basesoc_timer0_reload_storage[25]
.sym 49640 $abc$35911$n3280
.sym 49641 basesoc_timer0_load_storage[17]
.sym 49645 basesoc_adr[4]
.sym 49647 $abc$35911$n3290
.sym 49650 $abc$35911$n2873
.sym 49651 basesoc_adr[4]
.sym 49652 sys_rst
.sym 49653 $abc$35911$n3274
.sym 49656 basesoc_timer0_en_storage
.sym 49657 sys_rst
.sym 49658 basesoc_timer0_value[0]
.sym 49662 basesoc_timer0_value[1]
.sym 49664 basesoc_timer0_eventmanager_status_w
.sym 49665 basesoc_timer0_reload_storage[1]
.sym 49668 basesoc_timer0_en_storage
.sym 49669 $abc$35911$n5015
.sym 49670 basesoc_timer0_load_storage[1]
.sym 49674 $abc$35911$n5493
.sym 49675 $abc$35911$n5492_1
.sym 49676 $abc$35911$n4810_1
.sym 49677 $abc$35911$n4815_1
.sym 49680 basesoc_timer0_load_storage[1]
.sym 49681 basesoc_timer0_reload_storage[1]
.sym 49682 $abc$35911$n3276
.sym 49683 $abc$35911$n3283
.sym 49684 $abc$35911$n2927
.sym 49685 clk12_$glb_clk
.sym 49686 sys_rst_$glb_sr
.sym 49687 basesoc_timer0_value_status[2]
.sym 49688 basesoc_timer0_value_status[21]
.sym 49689 basesoc_timer0_value_status[13]
.sym 49690 $abc$35911$n4816_1
.sym 49691 basesoc_timer0_value_status[9]
.sym 49692 basesoc_timer0_value_status[17]
.sym 49693 basesoc_timer0_value_status[5]
.sym 49694 basesoc_timer0_value_status[1]
.sym 49699 basesoc_picorv323[3]
.sym 49700 basesoc_timer0_en_storage
.sym 49701 basesoc_uart_tx_fifo_wrport_we
.sym 49702 $abc$35911$n5477
.sym 49703 basesoc_picorv323[9]
.sym 49704 $abc$35911$n3198
.sym 49705 $abc$35911$n2903
.sym 49706 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 49707 $abc$35911$n3198
.sym 49708 csrbankarray_csrbank3_bitbang_en0_w
.sym 49709 basesoc_timer0_eventmanager_storage
.sym 49710 $abc$35911$n3284
.sym 49711 basesoc_uart_tx_fifo_wrport_we
.sym 49712 $abc$35911$n2749
.sym 49713 $abc$35911$n3220
.sym 49715 $abc$35911$n3028
.sym 49716 $abc$35911$n3230
.sym 49717 $abc$35911$n4801_1
.sym 49720 csrbankarray_sel_r
.sym 49721 $abc$35911$n3274
.sym 49722 $PACKER_VCC_NET
.sym 49729 $abc$35911$n3248
.sym 49730 basesoc_adr[4]
.sym 49733 $abc$35911$n4805
.sym 49735 basesoc_uart_eventmanager_status_w[0]
.sym 49737 $abc$35911$n3248
.sym 49738 sys_rst
.sym 49739 $abc$35911$n3022
.sym 49740 $abc$35911$n4817
.sym 49743 $abc$35911$n3182
.sym 49744 $abc$35911$n2874_1
.sym 49745 array_muxed2[1]
.sym 49747 array_muxed2[2]
.sym 49748 $abc$35911$n3534_1
.sym 49749 $abc$35911$n3202
.sym 49750 basesoc_adr[2]
.sym 49752 basesoc_adr[3]
.sym 49753 $abc$35911$n3531_1
.sym 49755 $abc$35911$n4816_1
.sym 49756 $abc$35911$n2875_1
.sym 49757 basesoc_timer0_value_status[17]
.sym 49758 $abc$35911$n3381
.sym 49761 basesoc_adr[2]
.sym 49762 $abc$35911$n3202
.sym 49763 $abc$35911$n3248
.sym 49764 sys_rst
.sym 49767 array_muxed2[1]
.sym 49768 $abc$35911$n3531_1
.sym 49769 $abc$35911$n3381
.sym 49770 $abc$35911$n3182
.sym 49773 basesoc_adr[4]
.sym 49774 basesoc_adr[3]
.sym 49775 basesoc_adr[2]
.sym 49776 $abc$35911$n3202
.sym 49779 array_muxed2[2]
.sym 49780 $abc$35911$n3534_1
.sym 49781 $abc$35911$n3381
.sym 49782 $abc$35911$n3182
.sym 49785 $abc$35911$n2874_1
.sym 49786 $abc$35911$n3248
.sym 49788 basesoc_uart_eventmanager_status_w[0]
.sym 49797 basesoc_timer0_value_status[17]
.sym 49798 $abc$35911$n4817
.sym 49799 $abc$35911$n4816_1
.sym 49800 $abc$35911$n4805
.sym 49803 basesoc_adr[3]
.sym 49804 basesoc_adr[4]
.sym 49805 $abc$35911$n2875_1
.sym 49806 basesoc_adr[2]
.sym 49807 $abc$35911$n3022
.sym 49808 clk12_$glb_clk
.sym 49810 array_muxed1[15]
.sym 49811 $abc$35911$n3531_1
.sym 49812 array_muxed1[29]
.sym 49813 array_muxed1[30]
.sym 49814 $abc$35911$n3534_1
.sym 49815 array_muxed1[7]
.sym 49816 $abc$35911$n3381
.sym 49817 $abc$35911$n3536
.sym 49820 basesoc_picorv323[0]
.sym 49822 basesoc_dat_w[7]
.sym 49824 basesoc_adr[4]
.sym 49825 $abc$35911$n3022
.sym 49826 array_muxed2[1]
.sym 49827 $abc$35911$n4805
.sym 49828 $abc$35911$n4798_1
.sym 49829 basesoc_timer0_value_status[2]
.sym 49830 array_muxed2[2]
.sym 49831 basesoc_uart_eventmanager_status_w[0]
.sym 49832 basesoc_uart_tx_fifo_wrport_we
.sym 49833 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 49835 $abc$35911$n4798_1
.sym 49836 basesoc_picorv328[30]
.sym 49838 basesoc_picorv327[1]
.sym 49839 eventmanager_status_w[0]
.sym 49841 $abc$35911$n3369
.sym 49842 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 49843 $abc$35911$n3028
.sym 49844 basesoc_picorv323[13]
.sym 49845 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 49852 $abc$35911$n4949
.sym 49853 $abc$35911$n5265_1
.sym 49854 $abc$35911$n4948
.sym 49855 eventmanager_status_w[0]
.sym 49856 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 49859 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 49862 $abc$35911$n3196
.sym 49863 basesoc_we
.sym 49867 $abc$35911$n3202
.sym 49869 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 49870 $abc$35911$n3315
.sym 49871 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 49872 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 49873 $abc$35911$n3220
.sym 49874 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 49875 sys_rst
.sym 49881 $abc$35911$n5283_1
.sym 49882 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 49884 $abc$35911$n3202
.sym 49885 $abc$35911$n4948
.sym 49886 eventmanager_status_w[0]
.sym 49887 $abc$35911$n3315
.sym 49890 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 49891 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 49892 $abc$35911$n5283_1
.sym 49893 $abc$35911$n5265_1
.sym 49896 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 49897 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 49898 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 49899 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 49902 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 49903 $abc$35911$n3196
.sym 49904 $abc$35911$n4949
.sym 49920 $abc$35911$n3220
.sym 49921 basesoc_we
.sym 49922 $abc$35911$n3196
.sym 49923 sys_rst
.sym 49931 clk12_$glb_clk
.sym 49932 sys_rst_$glb_sr
.sym 49933 $abc$35911$n4767_1
.sym 49934 $abc$35911$n2933
.sym 49936 basesoc_picorv323[13]
.sym 49937 $abc$35911$n3532
.sym 49938 eventmanager_pending_w[0]
.sym 49939 $abc$35911$n3382
.sym 49945 basesoc_picorv323[7]
.sym 49946 $abc$35911$n3381
.sym 49947 $abc$35911$n5265_1
.sym 49948 array_muxed1[30]
.sym 49949 basesoc_uart_phy_storage[23]
.sym 49951 $abc$35911$n5266
.sym 49952 $abc$35911$n3528_1
.sym 49953 basesoc_uart_phy_storage[4]
.sym 49954 $abc$35911$n3182
.sym 49955 $abc$35911$n5264
.sym 49956 basesoc_timer0_load_storage[1]
.sym 49957 $abc$35911$n4573_1
.sym 49958 $abc$35911$n3202
.sym 49960 array_muxed0[5]
.sym 49961 basesoc_dat_w[2]
.sym 49962 basesoc_adr[1]
.sym 49963 array_muxed0[2]
.sym 49965 $abc$35911$n4768_1
.sym 49967 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 49975 csrbankarray_csrbank2_dat0_w[4]
.sym 49976 basesoc_picorv328[15]
.sym 49977 picorv32.mem_do_wdata
.sym 49978 basesoc_adr[1]
.sym 49985 $abc$35911$n3220
.sym 49986 $abc$35911$n4770_1
.sym 49987 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 49988 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 49990 basesoc_adr[0]
.sym 49991 $abc$35911$n4768_1
.sym 49992 picorv32.mem_wordsize[1]
.sym 49994 $abc$35911$n2875_1
.sym 49995 eventmanager_pending_w[0]
.sym 49996 $abc$35911$n3022
.sym 49998 $abc$35911$n4767_1
.sym 49999 $abc$35911$n2910
.sym 50000 basesoc_picorv323[7]
.sym 50001 $abc$35911$n3369
.sym 50002 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 50003 $abc$35911$n4771_1
.sym 50004 csrbankarray_csrbank0_leds_out0_w[0]
.sym 50005 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 50007 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 50008 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 50009 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 50010 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 50013 csrbankarray_csrbank0_leds_out0_w[0]
.sym 50014 basesoc_adr[1]
.sym 50015 eventmanager_pending_w[0]
.sym 50016 basesoc_adr[0]
.sym 50019 $abc$35911$n2910
.sym 50021 $abc$35911$n3022
.sym 50022 picorv32.mem_do_wdata
.sym 50026 $abc$35911$n4771_1
.sym 50027 $abc$35911$n4770_1
.sym 50028 $abc$35911$n3220
.sym 50031 $abc$35911$n2875_1
.sym 50032 csrbankarray_csrbank2_dat0_w[4]
.sym 50033 $abc$35911$n3369
.sym 50037 $abc$35911$n4767_1
.sym 50039 $abc$35911$n4768_1
.sym 50040 $abc$35911$n3220
.sym 50049 basesoc_picorv323[7]
.sym 50050 basesoc_picorv328[15]
.sym 50052 picorv32.mem_wordsize[1]
.sym 50054 clk12_$glb_clk
.sym 50055 sys_rst_$glb_sr
.sym 50056 eventsourceprocess0_old_trigger
.sym 50059 $abc$35911$n2932
.sym 50060 $abc$35911$n2753
.sym 50061 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 50062 $abc$35911$n4573_1
.sym 50063 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 50065 basesoc_counter[1]
.sym 50068 $abc$35911$n5281_1
.sym 50069 basesoc_uart_phy_storage[6]
.sym 50071 picorv32.mem_do_wdata
.sym 50072 basesoc_uart_phy_rx_busy
.sym 50073 basesoc_picorv328[15]
.sym 50074 $abc$35911$n4770_1
.sym 50075 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 50077 basesoc_uart_phy_rx_busy
.sym 50078 basesoc_bus_wishbone_dat_r[7]
.sym 50079 csrbankarray_csrbank2_dat0_w[4]
.sym 50080 basesoc_we
.sym 50081 $abc$35911$n2753
.sym 50083 $abc$35911$n6731
.sym 50085 $abc$35911$n2910
.sym 50089 $abc$35911$n6714
.sym 50091 picorv32.mem_wordsize[1]
.sym 50098 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 50099 $abc$35911$n2749
.sym 50102 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 50103 picorv32.instr_sub
.sym 50106 basesoc_dat_w[7]
.sym 50107 basesoc_picorv328[9]
.sym 50108 $abc$35911$n6701
.sym 50109 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50110 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 50111 picorv32.mem_wordsize[1]
.sym 50114 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 50115 basesoc_picorv327[0]
.sym 50116 basesoc_picorv327[0]
.sym 50117 basesoc_picorv323[1]
.sym 50119 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 50120 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 50121 $abc$35911$n4780
.sym 50123 basesoc_picorv323[0]
.sym 50124 $abc$35911$n4779
.sym 50126 $abc$35911$n5278
.sym 50127 $PACKER_VCC_NET
.sym 50128 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 50130 basesoc_picorv327[0]
.sym 50132 $abc$35911$n6701
.sym 50133 $PACKER_VCC_NET
.sym 50136 picorv32.mem_wordsize[1]
.sym 50137 basesoc_picorv323[1]
.sym 50138 basesoc_picorv328[9]
.sym 50148 basesoc_picorv327[0]
.sym 50150 basesoc_picorv323[0]
.sym 50154 picorv32.instr_sub
.sym 50155 $abc$35911$n4780
.sym 50156 $abc$35911$n4779
.sym 50157 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50160 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 50161 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 50162 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 50163 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 50166 $abc$35911$n5278
.sym 50167 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 50168 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 50169 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 50175 basesoc_dat_w[7]
.sym 50176 $abc$35911$n2749
.sym 50177 clk12_$glb_clk
.sym 50178 sys_rst_$glb_sr
.sym 50180 $abc$35911$n4783
.sym 50181 $abc$35911$n4786
.sym 50182 $abc$35911$n4789
.sym 50183 $abc$35911$n4792
.sym 50184 $abc$35911$n4795
.sym 50185 $abc$35911$n4798
.sym 50186 $abc$35911$n4801
.sym 50188 $abc$35911$n2916
.sym 50190 picorv32.decoded_imm_uj[4]
.sym 50191 basesoc_uart_phy_storage[21]
.sym 50192 $abc$35911$n2875_1
.sym 50193 $abc$35911$n2749
.sym 50194 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 50195 $abc$35911$n4523
.sym 50196 $abc$35911$n5274
.sym 50197 basesoc_picorv328[24]
.sym 50198 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 50199 $abc$35911$n5268
.sym 50201 basesoc_uart_phy_storage[10]
.sym 50202 array_muxed0[4]
.sym 50203 basesoc_picorv327[20]
.sym 50204 $abc$35911$n6712
.sym 50205 basesoc_picorv327[2]
.sym 50206 csrbankarray_csrbank0_leds_out0_w[3]
.sym 50209 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 50211 basesoc_picorv327[2]
.sym 50214 $abc$35911$n6708
.sym 50220 $abc$35911$n4785
.sym 50221 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50222 $abc$35911$n4794
.sym 50223 picorv32.instr_sub
.sym 50228 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50229 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50232 $abc$35911$n4797
.sym 50235 picorv32.instr_sub
.sym 50237 basesoc_picorv323[0]
.sym 50238 basesoc_picorv323[4]
.sym 50242 $abc$35911$n4798
.sym 50245 basesoc_picorv323[5]
.sym 50246 $abc$35911$n4786
.sym 50247 basesoc_picorv323[7]
.sym 50249 $abc$35911$n4795
.sym 50251 basesoc_picorv323[2]
.sym 50253 basesoc_picorv323[2]
.sym 50259 picorv32.instr_sub
.sym 50260 $abc$35911$n4794
.sym 50261 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50262 $abc$35911$n4795
.sym 50265 basesoc_picorv323[4]
.sym 50273 basesoc_picorv323[0]
.sym 50277 $abc$35911$n4798
.sym 50278 $abc$35911$n4797
.sym 50279 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50280 picorv32.instr_sub
.sym 50286 basesoc_picorv323[7]
.sym 50289 basesoc_picorv323[5]
.sym 50295 $abc$35911$n4786
.sym 50296 $abc$35911$n4785
.sym 50297 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50298 picorv32.instr_sub
.sym 50302 $abc$35911$n4804
.sym 50303 $abc$35911$n4807
.sym 50304 $abc$35911$n4810
.sym 50305 $abc$35911$n4813
.sym 50306 $abc$35911$n4816
.sym 50307 $abc$35911$n4819
.sym 50308 $abc$35911$n4822
.sym 50309 $abc$35911$n4825
.sym 50311 array_muxed0[1]
.sym 50314 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50315 basesoc_picorv327[7]
.sym 50316 basesoc_picorv327[0]
.sym 50317 picorv32.instr_sub
.sym 50318 $abc$35911$n4794
.sym 50319 basesoc_picorv323[2]
.sym 50320 $abc$35911$n4797
.sym 50321 basesoc_uart_phy_storage[17]
.sym 50322 basesoc_we
.sym 50323 basesoc_picorv327[4]
.sym 50324 basesoc_picorv327[10]
.sym 50325 basesoc_picorv327[16]
.sym 50326 basesoc_picorv327[11]
.sym 50327 basesoc_picorv328[30]
.sym 50328 basesoc_picorv327[14]
.sym 50331 basesoc_picorv327[5]
.sym 50332 basesoc_picorv327[11]
.sym 50333 $abc$35911$n6736
.sym 50334 basesoc_picorv327[1]
.sym 50335 basesoc_picorv327[13]
.sym 50336 basesoc_picorv327[13]
.sym 50337 basesoc_picorv327[6]
.sym 50343 $abc$35911$n6730
.sym 50346 basesoc_picorv327[0]
.sym 50347 $abc$35911$n6729
.sym 50348 $abc$35911$n6731
.sym 50349 $abc$35911$n6702
.sym 50353 $abc$35911$n6732
.sym 50354 $abc$35911$n6701
.sym 50355 basesoc_picorv327[5]
.sym 50356 $abc$35911$n6704
.sym 50360 basesoc_picorv327[1]
.sym 50361 basesoc_picorv327[6]
.sym 50363 basesoc_picorv327[3]
.sym 50364 basesoc_picorv327[7]
.sym 50369 $abc$35911$n6703
.sym 50371 basesoc_picorv327[2]
.sym 50374 basesoc_picorv327[4]
.sym 50375 $auto$alumacc.cc:474:replace_alu$6044.C[1]
.sym 50377 basesoc_picorv327[0]
.sym 50378 $abc$35911$n6701
.sym 50381 $auto$alumacc.cc:474:replace_alu$6044.C[2]
.sym 50383 $abc$35911$n6729
.sym 50384 basesoc_picorv327[1]
.sym 50387 $auto$alumacc.cc:474:replace_alu$6044.C[3]
.sym 50389 basesoc_picorv327[2]
.sym 50390 $abc$35911$n6730
.sym 50393 $auto$alumacc.cc:474:replace_alu$6044.C[4]
.sym 50395 basesoc_picorv327[3]
.sym 50396 $abc$35911$n6731
.sym 50399 $auto$alumacc.cc:474:replace_alu$6044.C[5]
.sym 50401 $abc$35911$n6732
.sym 50402 basesoc_picorv327[4]
.sym 50405 $auto$alumacc.cc:474:replace_alu$6044.C[6]
.sym 50407 $abc$35911$n6702
.sym 50408 basesoc_picorv327[5]
.sym 50411 $auto$alumacc.cc:474:replace_alu$6044.C[7]
.sym 50413 $abc$35911$n6703
.sym 50414 basesoc_picorv327[6]
.sym 50417 $auto$alumacc.cc:474:replace_alu$6044.C[8]
.sym 50419 $abc$35911$n6704
.sym 50420 basesoc_picorv327[7]
.sym 50425 $abc$35911$n4828
.sym 50426 $abc$35911$n4831
.sym 50427 $abc$35911$n4834
.sym 50428 $abc$35911$n4837
.sym 50429 $abc$35911$n4840
.sym 50430 $abc$35911$n4843
.sym 50431 $abc$35911$n4846
.sym 50432 $abc$35911$n4849
.sym 50436 $abc$35911$n4603
.sym 50437 $abc$35911$n4454_1
.sym 50438 $abc$35911$n4822
.sym 50439 $abc$35911$n4806
.sym 50440 array_muxed0[0]
.sym 50441 $abc$35911$n6734
.sym 50442 $abc$35911$n3043
.sym 50443 picorv32.decoded_imm[2]
.sym 50444 basesoc_picorv327[8]
.sym 50445 basesoc_uart_phy_storage[1]
.sym 50446 $abc$35911$n3801
.sym 50447 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50448 basesoc_uart_phy_storage[30]
.sym 50449 basesoc_uart_phy_storage[19]
.sym 50450 $abc$35911$n6742
.sym 50451 $abc$35911$n6728
.sym 50452 basesoc_picorv327[18]
.sym 50453 basesoc_dat_w[2]
.sym 50454 $abc$35911$n6718
.sym 50456 $abc$35911$n6722
.sym 50458 $abc$35911$n6710
.sym 50459 basesoc_picorv327[17]
.sym 50460 $abc$35911$n6720
.sym 50461 $auto$alumacc.cc:474:replace_alu$6044.C[8]
.sym 50469 basesoc_picorv327[8]
.sym 50470 $abc$35911$n6712
.sym 50471 basesoc_picorv327[10]
.sym 50477 $abc$35911$n6734
.sym 50478 basesoc_picorv327[14]
.sym 50480 basesoc_picorv327[9]
.sym 50481 basesoc_picorv327[15]
.sym 50482 $abc$35911$n6710
.sym 50486 $abc$35911$n6708
.sym 50487 $abc$35911$n6714
.sym 50490 $abc$35911$n6716
.sym 50491 $abc$35911$n6706
.sym 50492 basesoc_picorv327[11]
.sym 50493 $abc$35911$n6736
.sym 50494 basesoc_picorv327[12]
.sym 50495 basesoc_picorv327[13]
.sym 50498 $auto$alumacc.cc:474:replace_alu$6044.C[9]
.sym 50500 basesoc_picorv327[8]
.sym 50501 $abc$35911$n6706
.sym 50504 $auto$alumacc.cc:474:replace_alu$6044.C[10]
.sym 50506 $abc$35911$n6708
.sym 50507 basesoc_picorv327[9]
.sym 50510 $auto$alumacc.cc:474:replace_alu$6044.C[11]
.sym 50512 basesoc_picorv327[10]
.sym 50513 $abc$35911$n6710
.sym 50516 $auto$alumacc.cc:474:replace_alu$6044.C[12]
.sym 50518 $abc$35911$n6712
.sym 50519 basesoc_picorv327[11]
.sym 50522 $auto$alumacc.cc:474:replace_alu$6044.C[13]
.sym 50524 basesoc_picorv327[12]
.sym 50525 $abc$35911$n6734
.sym 50528 $auto$alumacc.cc:474:replace_alu$6044.C[14]
.sym 50530 basesoc_picorv327[13]
.sym 50531 $abc$35911$n6714
.sym 50534 $auto$alumacc.cc:474:replace_alu$6044.C[15]
.sym 50536 basesoc_picorv327[14]
.sym 50537 $abc$35911$n6736
.sym 50540 $auto$alumacc.cc:474:replace_alu$6044.C[16]
.sym 50542 basesoc_picorv327[15]
.sym 50543 $abc$35911$n6716
.sym 50548 $abc$35911$n4852
.sym 50549 $abc$35911$n4855
.sym 50550 $abc$35911$n4858
.sym 50551 $abc$35911$n4861
.sym 50552 $abc$35911$n4864
.sym 50553 $abc$35911$n4867
.sym 50554 $abc$35911$n4870
.sym 50555 $abc$35911$n4873
.sym 50556 $abc$35911$n3230
.sym 50558 $abc$35911$n2964
.sym 50560 picorv32.decoded_imm[5]
.sym 50561 basesoc_picorv328[21]
.sym 50562 $abc$35911$n3588
.sym 50563 basesoc_uart_phy_storage[31]
.sym 50564 $abc$35911$n6744
.sym 50565 picorv32.reg_pc[4]
.sym 50566 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50567 $PACKER_VCC_NET
.sym 50568 picorv32.reg_pc[6]
.sym 50569 $abc$35911$n4452_1
.sym 50570 $abc$35911$n6738
.sym 50571 $abc$35911$n6740
.sym 50572 basesoc_picorv327[24]
.sym 50573 $abc$35911$n6714
.sym 50575 $abc$35911$n4867
.sym 50576 basesoc_picorv327[30]
.sym 50577 $abc$35911$n2910
.sym 50578 basesoc_picorv327[24]
.sym 50579 basesoc_picorv327[28]
.sym 50580 basesoc_picorv328[20]
.sym 50582 $abc$35911$n6754
.sym 50583 picorv32.mem_wordsize[1]
.sym 50584 $auto$alumacc.cc:474:replace_alu$6044.C[16]
.sym 50591 basesoc_picorv327[23]
.sym 50592 basesoc_picorv327[17]
.sym 50593 $abc$35911$n6740
.sym 50595 $abc$35911$n6738
.sym 50601 basesoc_picorv327[16]
.sym 50603 basesoc_picorv327[19]
.sym 50605 $abc$35911$n6744
.sym 50607 $abc$35911$n6718
.sym 50608 $abc$35911$n6724
.sym 50612 basesoc_picorv327[18]
.sym 50613 basesoc_picorv327[21]
.sym 50615 basesoc_picorv327[20]
.sym 50616 $abc$35911$n6722
.sym 50618 $abc$35911$n6720
.sym 50619 basesoc_picorv327[22]
.sym 50620 $abc$35911$n6742
.sym 50621 $auto$alumacc.cc:474:replace_alu$6044.C[17]
.sym 50623 basesoc_picorv327[16]
.sym 50624 $abc$35911$n6738
.sym 50627 $auto$alumacc.cc:474:replace_alu$6044.C[18]
.sym 50629 $abc$35911$n6718
.sym 50630 basesoc_picorv327[17]
.sym 50633 $auto$alumacc.cc:474:replace_alu$6044.C[19]
.sym 50635 basesoc_picorv327[18]
.sym 50636 $abc$35911$n6740
.sym 50639 $auto$alumacc.cc:474:replace_alu$6044.C[20]
.sym 50641 $abc$35911$n6720
.sym 50642 basesoc_picorv327[19]
.sym 50645 $auto$alumacc.cc:474:replace_alu$6044.C[21]
.sym 50647 basesoc_picorv327[20]
.sym 50648 $abc$35911$n6742
.sym 50651 $auto$alumacc.cc:474:replace_alu$6044.C[22]
.sym 50653 $abc$35911$n6722
.sym 50654 basesoc_picorv327[21]
.sym 50657 $auto$alumacc.cc:474:replace_alu$6044.C[23]
.sym 50659 basesoc_picorv327[22]
.sym 50660 $abc$35911$n6744
.sym 50663 $auto$alumacc.cc:474:replace_alu$6044.C[24]
.sym 50665 basesoc_picorv327[23]
.sym 50666 $abc$35911$n6724
.sym 50671 $abc$35911$n3173
.sym 50672 basesoc_uart_phy_tx_busy
.sym 50673 $abc$35911$n6718
.sym 50674 $abc$35911$n6722
.sym 50675 $abc$35911$n6710
.sym 50676 $abc$35911$n6720
.sym 50677 $abc$35911$n4718
.sym 50678 $abc$35911$n4728
.sym 50683 basesoc_picorv327[9]
.sym 50684 picorv32.irq_state[0]
.sym 50685 $abc$35911$n4487
.sym 50686 $abc$35911$n2884_1
.sym 50687 basesoc_picorv327[8]
.sym 50688 basesoc_uart_phy_storage[15]
.sym 50689 basesoc_picorv327[3]
.sym 50690 $abc$35911$n4452_1
.sym 50691 basesoc_uart_phy_storage[8]
.sym 50692 $abc$35911$n3155
.sym 50693 basesoc_picorv327[7]
.sym 50694 $abc$35911$n3582
.sym 50695 basesoc_picorv327[20]
.sym 50696 basesoc_picorv327[31]
.sym 50697 $abc$35911$n5378
.sym 50698 $abc$35911$n6756
.sym 50699 picorv32.instr_bgeu
.sym 50701 basesoc_picorv327[20]
.sym 50702 $abc$35911$n2891_1
.sym 50703 $abc$35911$n4561
.sym 50704 picorv32.is_lui_auipc_jal
.sym 50705 $abc$35911$n6726
.sym 50706 basesoc_picorv323[0]
.sym 50707 $auto$alumacc.cc:474:replace_alu$6044.C[24]
.sym 50715 basesoc_picorv327[27]
.sym 50717 basesoc_picorv327[29]
.sym 50718 basesoc_picorv327[25]
.sym 50720 $abc$35911$n6746
.sym 50721 basesoc_picorv327[30]
.sym 50725 $abc$35911$n6752
.sym 50727 $abc$35911$n6728
.sym 50729 $abc$35911$n6748
.sym 50730 $PACKER_VCC_NET
.sym 50731 $abc$35911$n6726
.sym 50732 basesoc_picorv327[24]
.sym 50733 $abc$35911$n6750
.sym 50734 basesoc_picorv327[26]
.sym 50739 basesoc_picorv327[28]
.sym 50742 $abc$35911$n6754
.sym 50744 $auto$alumacc.cc:474:replace_alu$6044.C[25]
.sym 50746 $abc$35911$n6746
.sym 50747 basesoc_picorv327[24]
.sym 50750 $auto$alumacc.cc:474:replace_alu$6044.C[26]
.sym 50752 basesoc_picorv327[25]
.sym 50753 $abc$35911$n6726
.sym 50756 $auto$alumacc.cc:474:replace_alu$6044.C[27]
.sym 50758 $abc$35911$n6748
.sym 50759 basesoc_picorv327[26]
.sym 50762 $auto$alumacc.cc:474:replace_alu$6044.C[28]
.sym 50764 $abc$35911$n6728
.sym 50765 basesoc_picorv327[27]
.sym 50768 $auto$alumacc.cc:474:replace_alu$6044.C[29]
.sym 50770 $abc$35911$n6750
.sym 50771 basesoc_picorv327[28]
.sym 50774 $auto$alumacc.cc:474:replace_alu$6044.C[30]
.sym 50776 $abc$35911$n6752
.sym 50777 basesoc_picorv327[29]
.sym 50780 $nextpnr_ICESTORM_LC_19$I3
.sym 50782 $abc$35911$n6754
.sym 50783 basesoc_picorv327[30]
.sym 50786 $nextpnr_ICESTORM_LC_19$COUT
.sym 50788 $PACKER_VCC_NET
.sym 50790 $nextpnr_ICESTORM_LC_19$I3
.sym 50794 $abc$35911$n6714
.sym 50795 $abc$35911$n6748
.sym 50796 picorv32.reg_pc[7]
.sym 50797 $abc$35911$n6726
.sym 50798 $abc$35911$n4723
.sym 50799 $abc$35911$n6750
.sym 50800 picorv32.reg_pc[8]
.sym 50801 $abc$35911$n6736
.sym 50802 $abc$35911$n6746
.sym 50806 basesoc_picorv323[4]
.sym 50807 picorv32.decoded_imm[11]
.sym 50808 basesoc_picorv323[2]
.sym 50809 $abc$35911$n3169
.sym 50810 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50811 basesoc_picorv327[27]
.sym 50812 picorv32.reg_pc[9]
.sym 50813 basesoc_picorv327[30]
.sym 50814 picorv32.instr_sub
.sym 50815 $abc$35911$n6728
.sym 50817 $abc$35911$n3833
.sym 50818 basesoc_picorv328[21]
.sym 50819 basesoc_picorv328[30]
.sym 50820 $abc$35911$n4555
.sym 50821 picorv32.alu_out_q[27]
.sym 50822 basesoc_picorv328[31]
.sym 50823 basesoc_picorv328[27]
.sym 50824 picorv32.reg_pc[17]
.sym 50825 $abc$35911$n6736
.sym 50827 basesoc_picorv327[13]
.sym 50829 basesoc_picorv327[6]
.sym 50830 $nextpnr_ICESTORM_LC_19$COUT
.sym 50835 $abc$35911$n3173
.sym 50836 $abc$35911$n3618
.sym 50837 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50840 basesoc_picorv328[31]
.sym 50842 $abc$35911$n7242
.sym 50843 basesoc_picorv328[30]
.sym 50844 $abc$35911$n7241
.sym 50845 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50847 picorv32.decoded_imm[0]
.sym 50850 $abc$35911$n6756
.sym 50851 $abc$35911$n7335
.sym 50852 picorv32.instr_bge
.sym 50853 $abc$35911$n3174
.sym 50855 $abc$35911$n3576
.sym 50856 basesoc_picorv327[31]
.sym 50859 picorv32.decoded_imm[20]
.sym 50862 $abc$35911$n3130
.sym 50863 picorv32.is_slti_blt_slt
.sym 50864 picorv32.is_lui_auipc_jal
.sym 50867 $nextpnr_ICESTORM_LC_20$I3
.sym 50869 basesoc_picorv327[31]
.sym 50870 $abc$35911$n6756
.sym 50871 $nextpnr_ICESTORM_LC_19$COUT
.sym 50877 $nextpnr_ICESTORM_LC_20$I3
.sym 50880 $abc$35911$n7241
.sym 50881 $abc$35911$n7242
.sym 50882 $abc$35911$n7335
.sym 50886 picorv32.decoded_imm[0]
.sym 50887 $abc$35911$n3576
.sym 50888 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50889 picorv32.is_lui_auipc_jal
.sym 50892 picorv32.is_lui_auipc_jal
.sym 50893 $abc$35911$n3618
.sym 50894 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50895 picorv32.decoded_imm[20]
.sym 50900 basesoc_picorv328[30]
.sym 50904 $abc$35911$n3173
.sym 50905 picorv32.instr_bge
.sym 50906 $abc$35911$n3174
.sym 50907 picorv32.is_slti_blt_slt
.sym 50912 basesoc_picorv328[31]
.sym 50914 $abc$35911$n3130
.sym 50915 clk12_$glb_clk
.sym 50917 $abc$35911$n3928
.sym 50918 picorv32.reg_pc[17]
.sym 50919 $abc$35911$n4721
.sym 50920 picorv32.reg_pc[16]
.sym 50921 $abc$35911$n4722
.sym 50922 $abc$35911$n3997_1
.sym 50923 picorv32.reg_pc[3]
.sym 50924 $abc$35911$n4402
.sym 50926 $abc$35911$n6287
.sym 50927 $abc$35911$n5570
.sym 50928 $abc$35911$n4415
.sym 50929 basesoc_picorv327[29]
.sym 50930 $abc$35911$n3618
.sym 50931 $abc$35911$n3130
.sym 50932 picorv32.reg_pc[5]
.sym 50933 basesoc_picorv327[21]
.sym 50934 picorv32.reg_pc[27]
.sym 50935 picorv32.decoded_imm[14]
.sym 50936 picorv32.reg_pc[2]
.sym 50937 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50938 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 50939 basesoc_picorv327[22]
.sym 50940 $abc$35911$n4720
.sym 50942 picorv32.reg_out[10]
.sym 50943 $abc$35911$n4552
.sym 50944 picorv32.latched_stalu
.sym 50945 picorv32.decoded_imm[20]
.sym 50946 $abc$35911$n3683
.sym 50947 $abc$35911$n2871_1
.sym 50948 picorv32.reg_next_pc[7]
.sym 50949 $abc$35911$n231
.sym 50950 $abc$35911$n3046_1
.sym 50951 $abc$35911$n3685
.sym 50952 $abc$35911$n3685
.sym 50958 $abc$35911$n3685
.sym 50962 picorv32.irq_state[0]
.sym 50965 $abc$35911$n2871_1
.sym 50966 picorv32.reg_out[10]
.sym 50967 picorv32.alu_out_q[5]
.sym 50968 picorv32.latched_stalu
.sym 50969 picorv32.reg_next_pc[10]
.sym 50970 $abc$35911$n4723
.sym 50971 picorv32.alu_out_q[10]
.sym 50972 $abc$35911$n4575
.sym 50973 $abc$35911$n4582_1
.sym 50975 $abc$35911$n231
.sym 50976 $abc$35911$n4721
.sym 50977 $abc$35911$n3683
.sym 50979 picorv32.reg_out[5]
.sym 50980 $abc$35911$n5360
.sym 50983 picorv32.alu_out_q[8]
.sym 50984 picorv32.reg_next_pc[8]
.sym 50986 $abc$35911$n4720
.sym 50987 picorv32.reg_out[8]
.sym 50988 $abc$35911$n3720
.sym 50991 picorv32.alu_out_q[5]
.sym 50992 picorv32.reg_out[5]
.sym 50994 picorv32.latched_stalu
.sym 50997 $abc$35911$n4575
.sym 50998 $abc$35911$n4582_1
.sym 51003 picorv32.irq_state[0]
.sym 51004 $abc$35911$n231
.sym 51005 $abc$35911$n5360
.sym 51006 picorv32.reg_next_pc[8]
.sym 51010 picorv32.reg_out[8]
.sym 51011 picorv32.latched_stalu
.sym 51012 picorv32.alu_out_q[8]
.sym 51015 picorv32.reg_next_pc[10]
.sym 51016 $abc$35911$n3720
.sym 51017 $abc$35911$n3685
.sym 51018 $abc$35911$n3683
.sym 51021 $abc$35911$n2871_1
.sym 51022 picorv32.reg_next_pc[10]
.sym 51023 $abc$35911$n3720
.sym 51024 picorv32.irq_state[0]
.sym 51027 picorv32.alu_out_q[10]
.sym 51028 picorv32.reg_out[10]
.sym 51030 picorv32.latched_stalu
.sym 51033 $abc$35911$n4720
.sym 51034 $abc$35911$n4721
.sym 51035 $abc$35911$n4723
.sym 51038 clk12_$glb_clk
.sym 51040 $abc$35911$n3923
.sym 51041 $abc$35911$n4564
.sym 51042 picorv32.cpuregs_wrdata[18]
.sym 51043 $abc$35911$n4399_1
.sym 51044 $abc$35911$n4385
.sym 51045 basesoc_picorv327[6]
.sym 51046 $abc$35911$n3924
.sym 51047 $abc$35911$n4585
.sym 51052 $abc$35911$n3594
.sym 51053 $abc$35911$n4570
.sym 51054 $abc$35911$n4252
.sym 51055 basesoc_picorv327[2]
.sym 51056 $abc$35911$n4487
.sym 51057 $abc$35911$n4582
.sym 51058 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51059 picorv32.cpu_state[2]
.sym 51060 $abc$35911$n4575
.sym 51061 picorv32.decoded_imm[29]
.sym 51062 picorv32.reg_next_pc[13]
.sym 51063 picorv32.decoded_imm[5]
.sym 51064 $abc$35911$n2910
.sym 51065 picorv32.decoded_imm_uj[6]
.sym 51066 picorv32.reg_pc[29]
.sym 51068 $abc$35911$n6994
.sym 51069 $abc$35911$n4561
.sym 51070 picorv32.reg_next_pc[8]
.sym 51071 basesoc_picorv327[28]
.sym 51072 picorv32.reg_pc[3]
.sym 51073 picorv32.reg_out[8]
.sym 51074 $abc$35911$n4555
.sym 51075 $abc$35911$n4564
.sym 51081 $abc$35911$n3700_1
.sym 51082 picorv32.irq_state[1]
.sym 51084 $abc$35911$n3712
.sym 51085 $abc$35911$n4376
.sym 51086 $abc$35911$n4382
.sym 51091 $abc$35911$n4375_1
.sym 51092 $abc$35911$n4585
.sym 51094 $abc$35911$n4381
.sym 51095 $abc$35911$n3683
.sym 51098 picorv32.reg_next_pc[8]
.sym 51099 $abc$35911$n3044
.sym 51102 $abc$35911$n4588
.sym 51103 $abc$35911$n2871_1
.sym 51104 picorv32.reg_next_pc[5]
.sym 51106 $abc$35911$n3683
.sym 51109 $abc$35911$n4603
.sym 51112 $abc$35911$n3685
.sym 51116 $abc$35911$n4376
.sym 51117 $abc$35911$n4375_1
.sym 51120 $abc$35911$n3712
.sym 51121 $abc$35911$n3683
.sym 51122 picorv32.reg_next_pc[8]
.sym 51123 $abc$35911$n3685
.sym 51129 $abc$35911$n4588
.sym 51132 picorv32.reg_next_pc[5]
.sym 51133 $abc$35911$n3700_1
.sym 51134 $abc$35911$n3683
.sym 51135 $abc$35911$n3685
.sym 51138 $abc$35911$n2871_1
.sym 51139 picorv32.irq_state[1]
.sym 51140 $abc$35911$n3044
.sym 51141 $abc$35911$n3712
.sym 51146 $abc$35911$n4603
.sym 51152 $abc$35911$n4585
.sym 51158 $abc$35911$n4382
.sym 51159 $abc$35911$n4381
.sym 51160 $abc$35911$n3068_$glb_ce
.sym 51161 clk12_$glb_clk
.sym 51162 $abc$35911$n232_$glb_sr
.sym 51163 $abc$35911$n3710
.sym 51164 picorv32.reg_next_pc[8]
.sym 51165 $abc$35911$n4618
.sym 51166 picorv32.reg_next_pc[7]
.sym 51167 $abc$35911$n3706
.sym 51168 $abc$35911$n3714
.sym 51169 picorv32.reg_pc[25]
.sym 51170 picorv32.reg_pc[29]
.sym 51172 csrbankarray_csrbank2_dat0_w[3]
.sym 51175 picorv32.cpuregs_wrdata[8]
.sym 51176 $abc$35911$n3752
.sym 51177 picorv32.reg_next_pc[10]
.sym 51178 $abc$35911$n4399_1
.sym 51179 picorv32.reg_pc[23]
.sym 51180 picorv32.reg_next_pc[11]
.sym 51181 picorv32.decoded_imm[13]
.sym 51182 basesoc_picorv327[15]
.sym 51183 picorv32.irq_state[1]
.sym 51184 $abc$35911$n3724
.sym 51185 $abc$35911$n3887_1
.sym 51186 basesoc_picorv327[9]
.sym 51187 $abc$35911$n7000
.sym 51188 picorv32.is_lui_auipc_jal
.sym 51190 $abc$35911$n4546
.sym 51191 $abc$35911$n4561
.sym 51192 picorv32.reg_pc[25]
.sym 51193 basesoc_picorv327[6]
.sym 51194 picorv32.alu_out_q[1]
.sym 51195 $abc$35911$n4540
.sym 51196 picorv32.cpu_state[5]
.sym 51197 $abc$35911$n4585
.sym 51198 picorv32.cpuregs_wrdata[10]
.sym 51205 $abc$35911$n4555
.sym 51206 $abc$35911$n4540
.sym 51207 $abc$35911$n4546
.sym 51208 picorv32.decoded_imm_uj[5]
.sym 51210 $abc$35911$n4549
.sym 51211 picorv32.decoded_imm_uj[1]
.sym 51214 picorv32.decoded_imm_uj[2]
.sym 51215 $abc$35911$n4552
.sym 51219 picorv32.decoded_imm_uj[8]
.sym 51221 picorv32.decoded_imm_uj[3]
.sym 51222 $abc$35911$n5570
.sym 51223 picorv32.decoded_imm_uj[7]
.sym 51225 picorv32.decoded_imm_uj[6]
.sym 51226 $abc$35911$n4537
.sym 51234 $abc$35911$n4543
.sym 51235 picorv32.decoded_imm_uj[4]
.sym 51236 $auto$alumacc.cc:474:replace_alu$6005.C[2]
.sym 51238 picorv32.decoded_imm_uj[1]
.sym 51239 $abc$35911$n5570
.sym 51242 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 51244 $abc$35911$n4537
.sym 51245 picorv32.decoded_imm_uj[2]
.sym 51246 $auto$alumacc.cc:474:replace_alu$6005.C[2]
.sym 51248 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 51250 picorv32.decoded_imm_uj[3]
.sym 51251 $abc$35911$n4540
.sym 51252 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 51254 $auto$alumacc.cc:474:replace_alu$6005.C[5]
.sym 51256 picorv32.decoded_imm_uj[4]
.sym 51257 $abc$35911$n4543
.sym 51258 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 51260 $auto$alumacc.cc:474:replace_alu$6005.C[6]
.sym 51262 $abc$35911$n4546
.sym 51263 picorv32.decoded_imm_uj[5]
.sym 51264 $auto$alumacc.cc:474:replace_alu$6005.C[5]
.sym 51266 $auto$alumacc.cc:474:replace_alu$6005.C[7]
.sym 51268 $abc$35911$n4549
.sym 51269 picorv32.decoded_imm_uj[6]
.sym 51270 $auto$alumacc.cc:474:replace_alu$6005.C[6]
.sym 51272 $auto$alumacc.cc:474:replace_alu$6005.C[8]
.sym 51274 picorv32.decoded_imm_uj[7]
.sym 51275 $abc$35911$n4552
.sym 51276 $auto$alumacc.cc:474:replace_alu$6005.C[7]
.sym 51278 $auto$alumacc.cc:474:replace_alu$6005.C[9]
.sym 51280 picorv32.decoded_imm_uj[8]
.sym 51281 $abc$35911$n4555
.sym 51282 $auto$alumacc.cc:474:replace_alu$6005.C[8]
.sym 51288 $abc$35911$n4688
.sym 51289 $abc$35911$n4689
.sym 51290 $abc$35911$n4690
.sym 51291 $abc$35911$n4691
.sym 51292 $abc$35911$n4692
.sym 51293 $abc$35911$n4693
.sym 51298 $abc$35911$n4271
.sym 51299 $abc$35911$n3689
.sym 51300 $abc$35911$n4268
.sym 51301 picorv32.reg_next_pc[7]
.sym 51302 picorv32.decoded_imm_uj[2]
.sym 51303 basesoc_picorv327[16]
.sym 51304 $abc$35911$n3687
.sym 51305 basesoc_picorv327[22]
.sym 51306 picorv32.decoded_imm[22]
.sym 51307 picorv32.decoded_imm_uj[1]
.sym 51308 basesoc_picorv327[0]
.sym 51309 $abc$35911$n3576
.sym 51310 $abc$35911$n4618
.sym 51311 picorv32.decoded_imm_uj[13]
.sym 51312 picorv32.decoded_imm_uj[9]
.sym 51313 picorv32.decoded_imm_uj[21]
.sym 51315 picorv32.decoded_imm_uj[24]
.sym 51316 picorv32.decoded_imm_uj[11]
.sym 51317 $abc$35911$n4537
.sym 51318 $abc$35911$n3060
.sym 51319 $abc$35911$n4763
.sym 51320 picorv32.reg_next_pc[29]
.sym 51321 picorv32.alu_out_q[27]
.sym 51322 $auto$alumacc.cc:474:replace_alu$6005.C[9]
.sym 51327 picorv32.decoded_imm_uj[13]
.sym 51328 picorv32.decoded_imm_uj[14]
.sym 51330 picorv32.decoded_imm_uj[16]
.sym 51332 picorv32.decoded_imm_uj[12]
.sym 51333 picorv32.decoded_imm_uj[10]
.sym 51334 picorv32.decoded_imm_uj[11]
.sym 51337 $abc$35911$n4570
.sym 51338 picorv32.decoded_imm_uj[9]
.sym 51339 $abc$35911$n4561
.sym 51341 $abc$35911$n4558
.sym 51342 $abc$35911$n4579
.sym 51343 $abc$35911$n4576
.sym 51345 $abc$35911$n4564
.sym 51352 $abc$35911$n4573
.sym 51355 picorv32.decoded_imm_uj[15]
.sym 51358 $abc$35911$n4567
.sym 51359 $auto$alumacc.cc:474:replace_alu$6005.C[10]
.sym 51361 $abc$35911$n4558
.sym 51362 picorv32.decoded_imm_uj[9]
.sym 51363 $auto$alumacc.cc:474:replace_alu$6005.C[9]
.sym 51365 $auto$alumacc.cc:474:replace_alu$6005.C[11]
.sym 51367 picorv32.decoded_imm_uj[10]
.sym 51368 $abc$35911$n4561
.sym 51369 $auto$alumacc.cc:474:replace_alu$6005.C[10]
.sym 51371 $auto$alumacc.cc:474:replace_alu$6005.C[12]
.sym 51373 picorv32.decoded_imm_uj[11]
.sym 51374 $abc$35911$n4564
.sym 51375 $auto$alumacc.cc:474:replace_alu$6005.C[11]
.sym 51377 $auto$alumacc.cc:474:replace_alu$6005.C[13]
.sym 51379 $abc$35911$n4567
.sym 51380 picorv32.decoded_imm_uj[12]
.sym 51381 $auto$alumacc.cc:474:replace_alu$6005.C[12]
.sym 51383 $auto$alumacc.cc:474:replace_alu$6005.C[14]
.sym 51385 $abc$35911$n4570
.sym 51386 picorv32.decoded_imm_uj[13]
.sym 51387 $auto$alumacc.cc:474:replace_alu$6005.C[13]
.sym 51389 $auto$alumacc.cc:474:replace_alu$6005.C[15]
.sym 51391 $abc$35911$n4573
.sym 51392 picorv32.decoded_imm_uj[14]
.sym 51393 $auto$alumacc.cc:474:replace_alu$6005.C[14]
.sym 51395 $auto$alumacc.cc:474:replace_alu$6005.C[16]
.sym 51397 picorv32.decoded_imm_uj[15]
.sym 51398 $abc$35911$n4576
.sym 51399 $auto$alumacc.cc:474:replace_alu$6005.C[15]
.sym 51401 $auto$alumacc.cc:474:replace_alu$6005.C[17]
.sym 51403 $abc$35911$n4579
.sym 51404 picorv32.decoded_imm_uj[16]
.sym 51405 $auto$alumacc.cc:474:replace_alu$6005.C[16]
.sym 51409 $abc$35911$n4694
.sym 51410 $abc$35911$n4695
.sym 51411 $abc$35911$n4696
.sym 51412 $abc$35911$n4697
.sym 51413 $abc$35911$n4698
.sym 51414 $abc$35911$n4699
.sym 51415 $abc$35911$n4700
.sym 51416 $abc$35911$n4701
.sym 51417 picorv32.decoded_imm[24]
.sym 51418 picorv32.decoded_imm_uj[23]
.sym 51419 picorv32.decoded_imm_uj[23]
.sym 51421 basesoc_picorv327[29]
.sym 51422 picorv32.reg_pc[28]
.sym 51425 picorv32.decoded_imm[27]
.sym 51426 picorv32.reg_out[5]
.sym 51427 picorv32.reg_pc[30]
.sym 51428 $abc$35911$n4543
.sym 51429 basesoc_picorv327[30]
.sym 51430 basesoc_picorv327[25]
.sym 51431 $abc$35911$n4275
.sym 51432 picorv32.decoded_imm_uj[14]
.sym 51433 $abc$35911$n231
.sym 51434 $abc$35911$n3046_1
.sym 51435 $abc$35911$n4689
.sym 51436 $abc$35911$n3685
.sym 51437 picorv32.decoded_imm_uj[26]
.sym 51438 $abc$35911$n2871_1
.sym 51439 $abc$35911$n6993
.sym 51441 picorv32.reg_out[10]
.sym 51442 $abc$35911$n3685
.sym 51443 $abc$35911$n4552
.sym 51444 picorv32.decoded_imm[31]
.sym 51445 $auto$alumacc.cc:474:replace_alu$6005.C[17]
.sym 51450 $abc$35911$n4594
.sym 51451 picorv32.decoded_imm_uj[17]
.sym 51452 picorv32.decoded_imm_uj[22]
.sym 51453 $abc$35911$n4600
.sym 51458 $abc$35911$n4588
.sym 51459 $abc$35911$n4582
.sym 51461 picorv32.decoded_imm_uj[18]
.sym 51462 $abc$35911$n4591
.sym 51463 picorv32.decoded_imm_uj[20]
.sym 51469 $abc$35911$n4585
.sym 51471 $abc$35911$n4603
.sym 51472 picorv32.decoded_imm_uj[23]
.sym 51473 picorv32.decoded_imm_uj[21]
.sym 51475 picorv32.decoded_imm_uj[24]
.sym 51476 $abc$35911$n4597
.sym 51477 picorv32.decoded_imm_uj[19]
.sym 51482 $auto$alumacc.cc:474:replace_alu$6005.C[18]
.sym 51484 picorv32.decoded_imm_uj[17]
.sym 51485 $abc$35911$n4582
.sym 51486 $auto$alumacc.cc:474:replace_alu$6005.C[17]
.sym 51488 $auto$alumacc.cc:474:replace_alu$6005.C[19]
.sym 51490 picorv32.decoded_imm_uj[18]
.sym 51491 $abc$35911$n4585
.sym 51492 $auto$alumacc.cc:474:replace_alu$6005.C[18]
.sym 51494 $auto$alumacc.cc:474:replace_alu$6005.C[20]
.sym 51496 $abc$35911$n4588
.sym 51497 picorv32.decoded_imm_uj[19]
.sym 51498 $auto$alumacc.cc:474:replace_alu$6005.C[19]
.sym 51500 $auto$alumacc.cc:474:replace_alu$6005.C[21]
.sym 51502 picorv32.decoded_imm_uj[20]
.sym 51503 $abc$35911$n4591
.sym 51504 $auto$alumacc.cc:474:replace_alu$6005.C[20]
.sym 51506 $auto$alumacc.cc:474:replace_alu$6005.C[22]
.sym 51508 picorv32.decoded_imm_uj[21]
.sym 51509 $abc$35911$n4594
.sym 51510 $auto$alumacc.cc:474:replace_alu$6005.C[21]
.sym 51512 $auto$alumacc.cc:474:replace_alu$6005.C[23]
.sym 51514 picorv32.decoded_imm_uj[22]
.sym 51515 $abc$35911$n4597
.sym 51516 $auto$alumacc.cc:474:replace_alu$6005.C[22]
.sym 51518 $auto$alumacc.cc:474:replace_alu$6005.C[24]
.sym 51520 $abc$35911$n4600
.sym 51521 picorv32.decoded_imm_uj[23]
.sym 51522 $auto$alumacc.cc:474:replace_alu$6005.C[23]
.sym 51524 $auto$alumacc.cc:474:replace_alu$6005.C[25]
.sym 51526 picorv32.decoded_imm_uj[24]
.sym 51527 $abc$35911$n4603
.sym 51528 $auto$alumacc.cc:474:replace_alu$6005.C[24]
.sym 51532 $abc$35911$n4702
.sym 51533 $abc$35911$n4703
.sym 51534 $abc$35911$n4704
.sym 51535 $abc$35911$n4705
.sym 51536 $abc$35911$n4706
.sym 51537 $abc$35911$n4707
.sym 51538 $abc$35911$n4708
.sym 51539 $abc$35911$n4709
.sym 51540 $abc$35911$n2866
.sym 51541 picorv32.decoded_imm_uj[17]
.sym 51544 $abc$35911$n4594
.sym 51545 picorv32.reg_pc[23]
.sym 51546 picorv32.reg_next_pc[16]
.sym 51547 $abc$35911$n4600
.sym 51548 $abc$35911$n3899
.sym 51549 picorv32.reg_next_pc[23]
.sym 51550 picorv32.reg_out[4]
.sym 51551 $abc$35911$n3179
.sym 51552 picorv32.decoded_imm_uj[16]
.sym 51553 picorv32.latched_compr
.sym 51554 $abc$35911$n4588
.sym 51555 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 51556 $abc$35911$n4603
.sym 51558 $abc$35911$n4567
.sym 51559 $abc$35911$n4621
.sym 51560 picorv32.reg_out[8]
.sym 51561 picorv32.decoded_imm_uj[6]
.sym 51562 picorv32.decoded_imm[31]
.sym 51563 picorv32.decoded_imm_uj[19]
.sym 51564 $abc$35911$n4591
.sym 51565 $abc$35911$n6994
.sym 51566 basesoc_picorv327[28]
.sym 51567 $abc$35911$n4296_1
.sym 51568 $auto$alumacc.cc:474:replace_alu$6005.C[25]
.sym 51573 $abc$35911$n4609
.sym 51575 $abc$35911$n3689
.sym 51577 picorv32.decoded_imm_uj[27]
.sym 51581 picorv32.decoded_imm_uj[30]
.sym 51582 $abc$35911$n4618
.sym 51583 picorv32.decoded_imm_uj[29]
.sym 51585 $abc$35911$n4606
.sym 51588 $abc$35911$n4615
.sym 51592 $abc$35911$n4705
.sym 51593 $abc$35911$n3060
.sym 51594 $abc$35911$n4765
.sym 51596 $abc$35911$n4624
.sym 51597 picorv32.decoded_imm_uj[26]
.sym 51598 picorv32.decoded_imm_uj[31]
.sym 51600 $abc$35911$n4621
.sym 51601 $abc$35911$n4612
.sym 51603 picorv32.decoded_imm_uj[28]
.sym 51604 picorv32.decoded_imm_uj[25]
.sym 51605 $auto$alumacc.cc:474:replace_alu$6005.C[26]
.sym 51607 $abc$35911$n4606
.sym 51608 picorv32.decoded_imm_uj[25]
.sym 51609 $auto$alumacc.cc:474:replace_alu$6005.C[25]
.sym 51611 $auto$alumacc.cc:474:replace_alu$6005.C[27]
.sym 51613 $abc$35911$n4609
.sym 51614 picorv32.decoded_imm_uj[26]
.sym 51615 $auto$alumacc.cc:474:replace_alu$6005.C[26]
.sym 51617 $auto$alumacc.cc:474:replace_alu$6005.C[28]
.sym 51619 $abc$35911$n4612
.sym 51620 picorv32.decoded_imm_uj[27]
.sym 51621 $auto$alumacc.cc:474:replace_alu$6005.C[27]
.sym 51623 $auto$alumacc.cc:474:replace_alu$6005.C[29]
.sym 51625 $abc$35911$n4615
.sym 51626 picorv32.decoded_imm_uj[28]
.sym 51627 $auto$alumacc.cc:474:replace_alu$6005.C[28]
.sym 51629 $auto$alumacc.cc:474:replace_alu$6005.C[30]
.sym 51631 picorv32.decoded_imm_uj[29]
.sym 51632 $abc$35911$n4618
.sym 51633 $auto$alumacc.cc:474:replace_alu$6005.C[29]
.sym 51635 $auto$alumacc.cc:474:replace_alu$6005.C[31]
.sym 51637 $abc$35911$n4621
.sym 51638 picorv32.decoded_imm_uj[30]
.sym 51639 $auto$alumacc.cc:474:replace_alu$6005.C[30]
.sym 51643 $abc$35911$n4624
.sym 51644 picorv32.decoded_imm_uj[31]
.sym 51645 $auto$alumacc.cc:474:replace_alu$6005.C[31]
.sym 51648 $abc$35911$n4765
.sym 51649 $abc$35911$n3060
.sym 51650 $abc$35911$n4705
.sym 51651 $abc$35911$n3689
.sym 51655 $abc$35911$n4710
.sym 51656 $abc$35911$n4711
.sym 51657 $abc$35911$n4712
.sym 51658 $abc$35911$n4713
.sym 51659 $abc$35911$n4714
.sym 51660 $abc$35911$n4715
.sym 51661 picorv32.reg_next_pc[24]
.sym 51662 $abc$35911$n4624
.sym 51663 picorv32.decoded_imm_uj[4]
.sym 51667 $abc$35911$n4769
.sym 51668 $abc$35911$n3582
.sym 51669 picorv32.decoded_imm_uj[29]
.sym 51670 picorv32.cpuregs_rs1[9]
.sym 51671 $abc$35911$n4600
.sym 51672 $PACKER_GND_NET
.sym 51673 $abc$35911$n4109_1
.sym 51674 $abc$35911$n3040
.sym 51675 picorv32.decoded_imm_uj[7]
.sym 51676 picorv32.cpuregs_rs1[13]
.sym 51677 picorv32.decoded_imm_uj[30]
.sym 51678 $abc$35911$n5442_1
.sym 51679 $abc$35911$n5761
.sym 51680 picorv32.is_lui_auipc_jal
.sym 51681 picorv32.cpuregs_rs1[12]
.sym 51682 picorv32.alu_out_q[1]
.sym 51683 $abc$35911$n3835
.sym 51685 $abc$35911$n4585
.sym 51687 picorv32.reg_next_pc[21]
.sym 51688 $abc$35911$n3740_1
.sym 51689 count[7]
.sym 51690 picorv32.decoded_imm_uj[25]
.sym 51698 $abc$35911$n4771
.sym 51700 $abc$35911$n4773
.sym 51702 $abc$35911$n4775
.sym 51703 $abc$35911$n3798
.sym 51705 $abc$35911$n4770
.sym 51707 $abc$35911$n4772
.sym 51709 $abc$35911$n4774
.sym 51711 $abc$35911$n3766_1
.sym 51712 $abc$35911$n3687
.sym 51714 $abc$35911$n4712
.sym 51715 $abc$35911$n4713
.sym 51716 $abc$35911$n4618
.sym 51717 $abc$35911$n4715
.sym 51719 $abc$35911$n3060
.sym 51720 $abc$35911$n4710
.sym 51721 $abc$35911$n4711
.sym 51722 $abc$35911$n3689
.sym 51724 $abc$35911$n4714
.sym 51726 $abc$35911$n4594
.sym 51727 $abc$35911$n3060
.sym 51729 $abc$35911$n3766_1
.sym 51730 $abc$35911$n4594
.sym 51731 $abc$35911$n3687
.sym 51735 $abc$35911$n3060
.sym 51736 $abc$35911$n4712
.sym 51737 $abc$35911$n3689
.sym 51738 $abc$35911$n4772
.sym 51741 $abc$35911$n3060
.sym 51742 $abc$35911$n4714
.sym 51743 $abc$35911$n4774
.sym 51744 $abc$35911$n3689
.sym 51747 $abc$35911$n3689
.sym 51748 $abc$35911$n4775
.sym 51749 $abc$35911$n4715
.sym 51750 $abc$35911$n3060
.sym 51753 $abc$35911$n4770
.sym 51754 $abc$35911$n3689
.sym 51755 $abc$35911$n3060
.sym 51756 $abc$35911$n4710
.sym 51759 $abc$35911$n3060
.sym 51760 $abc$35911$n4771
.sym 51761 $abc$35911$n3689
.sym 51762 $abc$35911$n4711
.sym 51765 $abc$35911$n4618
.sym 51767 $abc$35911$n3687
.sym 51768 $abc$35911$n3798
.sym 51771 $abc$35911$n4713
.sym 51772 $abc$35911$n4773
.sym 51773 $abc$35911$n3689
.sym 51774 $abc$35911$n3060
.sym 51775 $abc$35911$n3068_$glb_ce
.sym 51776 clk12_$glb_clk
.sym 51777 $abc$35911$n232_$glb_sr
.sym 51780 $abc$35911$n5753
.sym 51781 $abc$35911$n5755
.sym 51782 $abc$35911$n5757
.sym 51783 $abc$35911$n5759
.sym 51784 $abc$35911$n5761
.sym 51785 $abc$35911$n5763
.sym 51790 $abc$35911$n3683
.sym 51791 picorv32.mem_wordsize[1]
.sym 51792 $abc$35911$n3687
.sym 51793 picorv32.alu_out_q[28]
.sym 51794 $abc$35911$n4615
.sym 51795 $abc$35911$n4201
.sym 51796 picorv32.irq_mask[4]
.sym 51797 picorv32.latched_stalu
.sym 51798 picorv32.decoded_imm_uj[8]
.sym 51799 picorv32.irq_state[0]
.sym 51800 $abc$35911$n231
.sym 51801 picorv32.irq_state[1]
.sym 51802 $abc$35911$n4618
.sym 51804 picorv32.decoded_imm_uj[9]
.sym 51805 $abc$35911$n5759
.sym 51810 picorv32.mem_rdata_q[28]
.sym 51811 picorv32.reg_next_pc[29]
.sym 51813 picorv32.alu_out_q[27]
.sym 51819 $abc$35911$n3103
.sym 51820 picorv32.decoded_imm_uj[31]
.sym 51823 picorv32.instr_jal
.sym 51824 picorv32.irq_state[0]
.sym 51825 basesoc_picorv32_mem_valid
.sym 51826 picorv32.alu_out_q[24]
.sym 51827 picorv32.reg_next_pc[21]
.sym 51828 $abc$35911$n4414_1
.sym 51831 picorv32.mem_do_wdata
.sym 51832 $abc$35911$n5392
.sym 51833 picorv32.reg_next_pc[24]
.sym 51834 picorv32.irq_state[0]
.sym 51835 $abc$35911$n4415
.sym 51836 $abc$35911$n4425
.sym 51837 picorv32.latched_stalu
.sym 51838 picorv32.reg_out[24]
.sym 51839 picorv32.mem_state[0]
.sym 51840 $abc$35911$n231
.sym 51841 $abc$35911$n2871_1
.sym 51842 $abc$35911$n3683
.sym 51843 picorv32.mem_state[1]
.sym 51844 picorv32.reg_out[24]
.sym 51845 $abc$35911$n4423
.sym 51847 $abc$35911$n3776_1
.sym 51848 $abc$35911$n3685
.sym 51850 $abc$35911$n4424
.sym 51852 $abc$35911$n3685
.sym 51853 $abc$35911$n3776_1
.sym 51855 picorv32.reg_next_pc[24]
.sym 51858 picorv32.mem_state[1]
.sym 51859 basesoc_picorv32_mem_valid
.sym 51860 picorv32.mem_do_wdata
.sym 51861 picorv32.mem_state[0]
.sym 51864 $abc$35911$n2871_1
.sym 51865 picorv32.reg_out[24]
.sym 51866 picorv32.latched_stalu
.sym 51867 picorv32.alu_out_q[24]
.sym 51871 $abc$35911$n3103
.sym 51872 picorv32.decoded_imm_uj[31]
.sym 51873 picorv32.instr_jal
.sym 51876 picorv32.latched_stalu
.sym 51877 $abc$35911$n3683
.sym 51878 picorv32.reg_out[24]
.sym 51879 picorv32.alu_out_q[24]
.sym 51882 picorv32.reg_next_pc[21]
.sym 51883 $abc$35911$n4415
.sym 51884 picorv32.irq_state[0]
.sym 51885 $abc$35911$n4414_1
.sym 51888 $abc$35911$n4424
.sym 51889 $abc$35911$n231
.sym 51890 $abc$35911$n5392
.sym 51891 $abc$35911$n4423
.sym 51894 picorv32.reg_next_pc[24]
.sym 51896 $abc$35911$n4425
.sym 51897 picorv32.irq_state[0]
.sym 51898 $abc$35911$n3049_$glb_ce
.sym 51899 clk12_$glb_clk
.sym 51900 $abc$35911$n229_$glb_sr
.sym 51901 $abc$35911$n5765
.sym 51902 $abc$35911$n5767
.sym 51903 $abc$35911$n5769
.sym 51904 $abc$35911$n5771
.sym 51905 $abc$35911$n5773
.sym 51906 $abc$35911$n5775
.sym 51907 $abc$35911$n5777
.sym 51908 $abc$35911$n5779
.sym 51909 $abc$35911$n3467
.sym 51913 picorv32.cpuregs_wrdata[9]
.sym 51914 $abc$35911$n2895_1
.sym 51915 picorv32.cpuregs_wrdata[21]
.sym 51916 picorv32.reg_out[20]
.sym 51917 $abc$35911$n3189
.sym 51918 $abc$35911$n2964
.sym 51919 $abc$35911$n6998
.sym 51920 $abc$35911$n2911_1
.sym 51921 picorv32.cpu_state[0]
.sym 51922 picorv32.mem_rdata_q[13]
.sym 51923 $abc$35911$n3103
.sym 51924 $abc$35911$n2962_1
.sym 51925 count[5]
.sym 51926 picorv32.cpuregs_rs1[21]
.sym 51927 $abc$35911$n2871_1
.sym 51928 picorv32.decoded_imm[31]
.sym 51929 sys_rst
.sym 51931 $abc$35911$n6993
.sym 51932 picorv32.cpu_state[4]
.sym 51933 $abc$35911$n3046_1
.sym 51934 $abc$35911$n3685
.sym 51935 picorv32.reg_out[27]
.sym 51936 count[1]
.sym 51945 picorv32.irq_pending[1]
.sym 51947 $abc$35911$n190
.sym 51952 picorv32.alu_out_q[1]
.sym 51953 picorv32.reg_out[1]
.sym 51955 picorv32.cpuregs_wrdata[21]
.sym 51957 picorv32.irq_state[1]
.sym 51958 $abc$35911$n4354_1
.sym 51959 picorv32.irq_mask[1]
.sym 51960 $abc$35911$n3683
.sym 51961 picorv32.reg_out[27]
.sym 51963 picorv32.cpuregs_wrdata[14]
.sym 51965 picorv32.latched_stalu
.sym 51969 $abc$35911$n2871_1
.sym 51972 picorv32.latched_stalu
.sym 51973 picorv32.alu_out_q[27]
.sym 51975 $abc$35911$n2871_1
.sym 51976 picorv32.alu_out_q[1]
.sym 51977 picorv32.reg_out[1]
.sym 51978 picorv32.latched_stalu
.sym 51981 $abc$35911$n190
.sym 51988 picorv32.cpuregs_wrdata[14]
.sym 51993 picorv32.latched_stalu
.sym 51994 picorv32.reg_out[1]
.sym 51995 picorv32.alu_out_q[1]
.sym 51996 $abc$35911$n3683
.sym 51999 $abc$35911$n2871_1
.sym 52000 picorv32.latched_stalu
.sym 52001 picorv32.alu_out_q[27]
.sym 52002 picorv32.reg_out[27]
.sym 52005 picorv32.latched_stalu
.sym 52006 $abc$35911$n3683
.sym 52007 picorv32.reg_out[27]
.sym 52008 picorv32.alu_out_q[27]
.sym 52011 picorv32.cpuregs_wrdata[21]
.sym 52017 picorv32.irq_pending[1]
.sym 52018 picorv32.irq_state[1]
.sym 52019 picorv32.irq_mask[1]
.sym 52020 $abc$35911$n4354_1
.sym 52022 clk12_$glb_clk
.sym 52024 $abc$35911$n5781
.sym 52025 $abc$35911$n5783
.sym 52026 $abc$35911$n5785
.sym 52027 $abc$35911$n5787
.sym 52028 count[2]
.sym 52029 count[3]
.sym 52030 count[5]
.sym 52031 count[7]
.sym 52032 $abc$35911$n2943
.sym 52033 picorv32.is_alu_reg_reg
.sym 52036 picorv32.cpuregs_rs1[9]
.sym 52037 $abc$35911$n5777
.sym 52038 picorv32.latched_rd[5]
.sym 52039 picorv32.cpuregs_wrdata[20]
.sym 52040 $abc$35911$n4155
.sym 52041 picorv32.mem_rdata_latched[31]
.sym 52042 picorv32.cpuregs_wrdata[20]
.sym 52043 picorv32.cpuregs_wrdata[2]
.sym 52044 picorv32.cpu_state[4]
.sym 52045 $abc$35911$n5767
.sym 52046 picorv32.instr_jal
.sym 52047 picorv32.cpuregs_rs1[7]
.sym 52048 $abc$35911$n4296_1
.sym 52051 $abc$35911$n4373
.sym 52052 picorv32.cpu_state[0]
.sym 52053 picorv32.irq_mask[27]
.sym 52055 picorv32.decoded_imm_uj[19]
.sym 52057 $abc$35911$n6994
.sym 52058 basesoc_picorv327[28]
.sym 52059 picorv32.cpu_state[0]
.sym 52065 $abc$35911$n3409
.sym 52067 $abc$35911$n4174
.sym 52068 picorv32.mem_rdata_latched[28]
.sym 52069 picorv32.irq_mask[27]
.sym 52070 picorv32.irq_state[1]
.sym 52071 picorv32.decoded_imm[1]
.sym 52072 $abc$35911$n196
.sym 52073 basesoc_picorv327[10]
.sym 52075 $abc$35911$n4114
.sym 52077 $abc$35911$n4434_1
.sym 52078 picorv32.cpu_state[0]
.sym 52079 $abc$35911$n4201
.sym 52080 $abc$35911$n4118_1
.sym 52083 $abc$35911$n4120
.sym 52084 $abc$35911$n4203
.sym 52085 picorv32.irq_pending[27]
.sym 52086 picorv32.cpu_state[4]
.sym 52087 picorv32.irq_mask[10]
.sym 52088 $abc$35911$n4119
.sym 52092 $abc$35911$n4112_1
.sym 52093 picorv32.irq_pending[1]
.sym 52094 basesoc_picorv327[1]
.sym 52095 picorv32.cpu_state[3]
.sym 52098 $abc$35911$n4112_1
.sym 52099 $abc$35911$n4203
.sym 52100 $abc$35911$n4174
.sym 52101 $abc$35911$n4201
.sym 52104 $abc$35911$n196
.sym 52110 picorv32.decoded_imm[1]
.sym 52111 picorv32.cpu_state[3]
.sym 52112 picorv32.cpu_state[0]
.sym 52113 picorv32.irq_pending[1]
.sym 52116 $abc$35911$n4119
.sym 52117 $abc$35911$n4118_1
.sym 52118 $abc$35911$n4114
.sym 52125 picorv32.mem_rdata_latched[28]
.sym 52128 picorv32.irq_state[1]
.sym 52129 picorv32.irq_mask[27]
.sym 52130 $abc$35911$n4434_1
.sym 52131 picorv32.irq_pending[27]
.sym 52134 picorv32.irq_mask[10]
.sym 52135 picorv32.cpu_state[4]
.sym 52136 $abc$35911$n3409
.sym 52137 basesoc_picorv327[10]
.sym 52140 picorv32.cpu_state[4]
.sym 52141 $abc$35911$n4120
.sym 52143 basesoc_picorv327[1]
.sym 52145 clk12_$glb_clk
.sym 52147 $abc$35911$n4294_1
.sym 52148 $abc$35911$n4320_1
.sym 52149 $abc$35911$n4295
.sym 52150 $abc$35911$n3013
.sym 52151 $abc$35911$n4276_1
.sym 52152 count[1]
.sym 52153 count[19]
.sym 52154 $abc$35911$n4277_1
.sym 52155 picorv32.instr_retirq
.sym 52159 picorv32.cpuregs_rs1[23]
.sym 52160 picorv32.mem_rdata_q[27]
.sym 52161 $abc$35911$n4174
.sym 52162 picorv32.mem_rdata_latched[28]
.sym 52163 picorv32.is_alu_reg_imm
.sym 52164 picorv32.mem_do_rinst
.sym 52165 picorv32.cpuregs_wrdata[24]
.sym 52166 picorv32.is_sb_sh_sw
.sym 52167 picorv32.mem_wordsize[0]
.sym 52168 $abc$35911$n196
.sym 52169 $abc$35911$n4435_1
.sym 52170 $abc$35911$n5785
.sym 52171 picorv32.irq_pending[27]
.sym 52174 picorv32.irq_mask[10]
.sym 52175 $abc$35911$n4178_1
.sym 52176 picorv32.mem_rdata_q[28]
.sym 52178 $abc$35911$n3409
.sym 52179 picorv32.irq_pending[23]
.sym 52181 count[7]
.sym 52182 picorv32.irq_mask[18]
.sym 52188 basesoc_picorv327[7]
.sym 52189 $abc$35911$n4172_1
.sym 52191 picorv32.cpuregs_rs1[8]
.sym 52193 basesoc_picorv327[8]
.sym 52194 picorv32.irq_state[1]
.sym 52196 picorv32.irq_mask[8]
.sym 52197 picorv32.cpuregs_rs1[24]
.sym 52198 picorv32.irq_mask[7]
.sym 52199 $abc$35911$n3121
.sym 52200 $abc$35911$n4179
.sym 52202 picorv32.irq_state[1]
.sym 52203 $abc$35911$n6993
.sym 52204 picorv32.cpu_state[4]
.sym 52206 picorv32.cpu_state[3]
.sym 52207 picorv32.cpu_state[4]
.sym 52209 picorv32.irq_mask[24]
.sym 52210 picorv32.irq_pending[24]
.sym 52211 picorv32.irq_pending[8]
.sym 52212 picorv32.cpu_state[0]
.sym 52213 $abc$35911$n3409
.sym 52215 $abc$35911$n4180
.sym 52216 picorv32.irq_pending[7]
.sym 52217 $abc$35911$n4129
.sym 52219 picorv32.cpu_state[0]
.sym 52221 $abc$35911$n3409
.sym 52222 $abc$35911$n4172_1
.sym 52224 picorv32.irq_mask[7]
.sym 52227 picorv32.irq_pending[7]
.sym 52228 basesoc_picorv327[7]
.sym 52229 picorv32.cpu_state[4]
.sym 52230 picorv32.cpu_state[0]
.sym 52234 picorv32.irq_state[1]
.sym 52235 picorv32.irq_pending[24]
.sym 52236 picorv32.irq_mask[24]
.sym 52239 picorv32.cpu_state[0]
.sym 52240 $abc$35911$n6993
.sym 52241 picorv32.irq_pending[8]
.sym 52242 picorv32.cpu_state[3]
.sym 52245 $abc$35911$n3409
.sym 52246 basesoc_picorv327[8]
.sym 52247 picorv32.cpu_state[4]
.sym 52248 picorv32.irq_mask[8]
.sym 52252 picorv32.cpuregs_rs1[24]
.sym 52257 $abc$35911$n4129
.sym 52258 $abc$35911$n4179
.sym 52259 $abc$35911$n4180
.sym 52260 picorv32.cpuregs_rs1[8]
.sym 52263 picorv32.irq_pending[7]
.sym 52265 picorv32.irq_mask[7]
.sym 52266 picorv32.irq_state[1]
.sym 52267 $abc$35911$n3121
.sym 52268 clk12_$glb_clk
.sym 52269 $abc$35911$n232_$glb_sr
.sym 52270 $abc$35911$n4272_1
.sym 52271 $abc$35911$n4406_1
.sym 52272 picorv32.irq_mask[27]
.sym 52273 $abc$35911$n4264_1
.sym 52274 $abc$35911$n4271_1
.sym 52275 $abc$35911$n4265_1
.sym 52276 picorv32.irq_mask[21]
.sym 52277 picorv32.irq_mask[31]
.sym 52282 $abc$35911$n4171
.sym 52283 picorv32.cpuregs_rs1[24]
.sym 52284 picorv32.cpuregs_rs1[25]
.sym 52285 picorv32.cpuregs_rs1[8]
.sym 52286 $abc$35911$n231
.sym 52287 picorv32.cpuregs_wrdata[24]
.sym 52288 picorv32.cpuregs_rs1[18]
.sym 52289 picorv32.latched_is_lu
.sym 52290 picorv32.mem_rdata_q[31]
.sym 52292 picorv32.cpuregs_rs1[30]
.sym 52293 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 52298 picorv32.irq_pending[31]
.sym 52299 picorv32.irq_pending[27]
.sym 52305 picorv32.irq_pending[24]
.sym 52311 picorv32.irq_state[1]
.sym 52313 $abc$35911$n3121
.sym 52314 picorv32.cpuregs_rs1[9]
.sym 52315 picorv32.cpuregs_rs1[10]
.sym 52316 picorv32.irq_mask[24]
.sym 52319 picorv32.irq_pending[27]
.sym 52321 picorv32.irq_pending[21]
.sym 52322 picorv32.irq_pending[24]
.sym 52324 picorv32.cpu_state[0]
.sym 52325 picorv32.irq_pending[22]
.sym 52326 $abc$35911$n4185
.sym 52327 $abc$35911$n6994
.sym 52328 picorv32.cpu_state[3]
.sym 52329 picorv32.irq_mask[27]
.sym 52331 $abc$35911$n4129
.sym 52332 picorv32.irq_pending[9]
.sym 52333 picorv32.irq_mask[21]
.sym 52335 picorv32.cpuregs_rs1[20]
.sym 52336 picorv32.irq_mask[22]
.sym 52337 picorv32.cpuregs_rs1[22]
.sym 52341 $abc$35911$n4186
.sym 52344 picorv32.irq_mask[21]
.sym 52345 picorv32.irq_pending[21]
.sym 52346 picorv32.irq_state[1]
.sym 52350 picorv32.cpuregs_rs1[22]
.sym 52356 picorv32.irq_mask[22]
.sym 52357 picorv32.irq_pending[22]
.sym 52358 picorv32.irq_mask[21]
.sym 52359 picorv32.irq_pending[21]
.sym 52364 picorv32.cpuregs_rs1[20]
.sym 52368 $abc$35911$n4129
.sym 52369 picorv32.cpuregs_rs1[9]
.sym 52370 $abc$35911$n4185
.sym 52371 $abc$35911$n4186
.sym 52374 picorv32.irq_mask[24]
.sym 52375 picorv32.irq_pending[24]
.sym 52376 picorv32.irq_pending[27]
.sym 52377 picorv32.irq_mask[27]
.sym 52380 picorv32.cpu_state[0]
.sym 52381 picorv32.cpu_state[3]
.sym 52382 $abc$35911$n6994
.sym 52383 picorv32.irq_pending[9]
.sym 52387 picorv32.cpuregs_rs1[10]
.sym 52390 $abc$35911$n3121
.sym 52391 clk12_$glb_clk
.sym 52392 $abc$35911$n232_$glb_sr
.sym 52393 picorv32.irq_pending[31]
.sym 52394 picorv32.irq_pending[19]
.sym 52395 $abc$35911$n4284_1
.sym 52396 $abc$35911$n3028_1
.sym 52397 $abc$35911$n3032
.sym 52398 $abc$35911$n3029
.sym 52399 picorv32.irq_pending[16]
.sym 52400 $abc$35911$n4270_1
.sym 52401 $abc$35911$n4184_1
.sym 52405 basesoc_picorv327[1]
.sym 52406 $abc$35911$n7008
.sym 52408 picorv32.irq_state[1]
.sym 52409 $abc$35911$n3121
.sym 52411 $abc$35911$n4258_1
.sym 52412 $abc$35911$n3529
.sym 52413 $abc$35911$n3121
.sym 52415 picorv32.irq_state[1]
.sym 52416 $abc$35911$n3529
.sym 52421 picorv32.cpuregs_rs1[27]
.sym 52422 picorv32.cpu_state[4]
.sym 52424 picorv32.cpu_state[4]
.sym 52427 picorv32.cpu_state[4]
.sym 52436 picorv32.irq_mask[27]
.sym 52437 picorv32.irq_pending[24]
.sym 52440 picorv32.irq_mask[18]
.sym 52442 picorv32.irq_pending[27]
.sym 52444 picorv32.irq_mask[24]
.sym 52446 picorv32.irq_mask[26]
.sym 52447 picorv32.irq_pending[18]
.sym 52448 picorv32.irq_mask[25]
.sym 52449 picorv32.irq_pending[25]
.sym 52452 picorv32.irq_pending[26]
.sym 52453 picorv32.irq_pending[17]
.sym 52459 picorv32.irq_pending[19]
.sym 52461 $abc$35911$n3114
.sym 52464 picorv32.irq_pending[16]
.sym 52469 picorv32.irq_mask[27]
.sym 52470 picorv32.irq_pending[27]
.sym 52473 picorv32.irq_pending[24]
.sym 52474 picorv32.irq_pending[25]
.sym 52475 picorv32.irq_pending[27]
.sym 52476 picorv32.irq_pending[26]
.sym 52479 picorv32.irq_pending[26]
.sym 52482 picorv32.irq_mask[26]
.sym 52485 picorv32.irq_pending[24]
.sym 52487 picorv32.irq_mask[24]
.sym 52492 picorv32.irq_mask[25]
.sym 52493 picorv32.irq_pending[25]
.sym 52498 picorv32.irq_pending[18]
.sym 52500 picorv32.irq_mask[18]
.sym 52503 picorv32.irq_pending[19]
.sym 52504 picorv32.irq_pending[17]
.sym 52505 picorv32.irq_pending[18]
.sym 52506 picorv32.irq_pending[16]
.sym 52511 picorv32.irq_mask[25]
.sym 52512 picorv32.irq_pending[25]
.sym 52513 $abc$35911$n3114
.sym 52514 clk12_$glb_clk
.sym 52515 $abc$35911$n232_$glb_sr
.sym 52516 $abc$35911$n3030
.sym 52517 $abc$35911$n3023
.sym 52518 picorv32.irq_pending[28]
.sym 52521 picorv32.irq_pending[29]
.sym 52523 $abc$35911$n4302_1
.sym 52527 clk12
.sym 52529 $abc$35911$n3036_1
.sym 52531 $abc$35911$n4216
.sym 52532 $abc$35911$n4112_1
.sym 52533 $abc$35911$n3529
.sym 52534 picorv32.irq_pending[26]
.sym 52535 picorv32.irq_pending[14]
.sym 52537 picorv32.irq_pending[19]
.sym 52538 picorv32.cpu_state[4]
.sym 52539 picorv32.mem_wordsize[1]
.sym 52542 $abc$35911$n3047
.sym 52544 picorv32.cpu_state[0]
.sym 52546 basesoc_picorv327[28]
.sym 52547 picorv32.cpu_state[3]
.sym 52549 picorv32.cpu_state[0]
.sym 52550 $abc$35911$n3114
.sym 52557 picorv32.irq_pending[30]
.sym 52559 $abc$35911$n3121
.sym 52561 $abc$35911$n3409
.sym 52562 $abc$35911$n4314_1
.sym 52563 picorv32.cpu_state[3]
.sym 52564 picorv32.cpuregs_rs1[25]
.sym 52565 picorv32.irq_pending[31]
.sym 52566 $abc$35911$n4099
.sym 52570 picorv32.cpuregs_rs1[30]
.sym 52571 $abc$35911$n7015
.sym 52572 picorv32.irq_mask[30]
.sym 52573 picorv32.cpu_state[0]
.sym 52574 $abc$35911$n4313
.sym 52575 picorv32.irq_pending[28]
.sym 52578 picorv32.irq_pending[29]
.sym 52590 $abc$35911$n3409
.sym 52592 picorv32.irq_mask[30]
.sym 52593 $abc$35911$n4313
.sym 52596 $abc$35911$n7015
.sym 52597 $abc$35911$n4099
.sym 52598 $abc$35911$n4314_1
.sym 52599 picorv32.cpu_state[3]
.sym 52602 picorv32.irq_pending[28]
.sym 52603 picorv32.irq_pending[31]
.sym 52604 picorv32.irq_pending[30]
.sym 52605 picorv32.irq_pending[29]
.sym 52621 picorv32.irq_pending[30]
.sym 52623 picorv32.cpu_state[0]
.sym 52629 picorv32.cpuregs_rs1[25]
.sym 52633 picorv32.cpuregs_rs1[30]
.sym 52636 $abc$35911$n3121
.sym 52637 clk12_$glb_clk
.sym 52638 $abc$35911$n232_$glb_sr
.sym 52647 $abc$35911$n4312_1
.sym 52648 $abc$35911$n4099
.sym 52652 picorv32.cpuregs_rs1[13]
.sym 52653 $abc$35911$n3409
.sym 52655 $abc$35911$n7015
.sym 52656 picorv32.reg_out[30]
.sym 52657 picorv32.cpuregs_rs1[9]
.sym 52683 clk12
.sym 52705 clk12
.sym 52713 sys_rst
.sym 52730 sys_rst
.sym 52740 $abc$35911$n4843_1
.sym 52741 basesoc_timer0_value_status[23]
.sym 52742 basesoc_timer0_value_status[14]
.sym 52743 basesoc_timer0_value_status[11]
.sym 52744 basesoc_timer0_value_status[15]
.sym 52745 basesoc_timer0_value_status[4]
.sym 52746 basesoc_timer0_value_status[12]
.sym 52786 spram_dataout11[13]
.sym 52787 slave_sel_r[2]
.sym 52794 basesoc_dat_w[3]
.sym 52799 $abc$35911$n2909
.sym 52800 basesoc_dat_w[7]
.sym 52801 array_muxed0[14]
.sym 52804 spram_dataout01[13]
.sym 52817 basesoc_dat_w[7]
.sym 52820 spram_dataout11[13]
.sym 52821 slave_sel_r[2]
.sym 52822 spram_dataout01[13]
.sym 52823 array_muxed0[14]
.sym 52826 basesoc_dat_w[3]
.sym 52860 $abc$35911$n2909
.sym 52861 clk12_$glb_clk
.sym 52862 sys_rst_$glb_sr
.sym 52869 $abc$35911$n5935
.sym 52870 $abc$35911$n5938
.sym 52871 $abc$35911$n5941
.sym 52872 $abc$35911$n5944
.sym 52873 $abc$35911$n5947
.sym 52874 $abc$35911$n5950
.sym 52879 basesoc_dat_w[1]
.sym 52880 basesoc_timer0_load_storage[6]
.sym 52882 basesoc_timer0_value_status[14]
.sym 52885 basesoc_dat_w[3]
.sym 52886 basesoc_timer0_value[11]
.sym 52888 $abc$35911$n2723
.sym 52889 $abc$35911$n4801_1
.sym 52896 $PACKER_VCC_NET
.sym 52898 spram_dataout01[13]
.sym 52900 basesoc_dat_w[5]
.sym 52908 basesoc_timer0_value[12]
.sym 52911 basesoc_timer0_value[6]
.sym 52912 basesoc_timer0_eventmanager_status_w
.sym 52915 basesoc_timer0_value[2]
.sym 52917 basesoc_timer0_load_storage[23]
.sym 52918 basesoc_timer0_value[23]
.sym 52919 $abc$35911$n2909
.sym 52920 basesoc_dat_w[7]
.sym 52922 basesoc_timer0_value[21]
.sym 52929 sys_rst
.sym 52930 basesoc_timer0_load_storage[5]
.sym 52934 basesoc_dat_w[3]
.sym 52946 basesoc_timer0_value[1]
.sym 52948 $abc$35911$n3280
.sym 52953 basesoc_timer0_load_storage[20]
.sym 52954 $abc$35911$n3304
.sym 52955 $abc$35911$n2901
.sym 52956 basesoc_dat_w[5]
.sym 52958 basesoc_timer0_value[3]
.sym 52959 basesoc_timer0_value[2]
.sym 52960 basesoc_timer0_eventmanager_status_w
.sym 52961 basesoc_timer0_reload_storage[5]
.sym 52965 $abc$35911$n5944
.sym 52970 basesoc_timer0_value[0]
.sym 52971 basesoc_ctrl_reset_reset_r
.sym 52973 basesoc_dat_w[7]
.sym 52974 $abc$35911$n3299
.sym 52978 $abc$35911$n3304
.sym 52980 $abc$35911$n3299
.sym 52983 basesoc_timer0_value[0]
.sym 52984 basesoc_timer0_value[2]
.sym 52985 basesoc_timer0_value[3]
.sym 52986 basesoc_timer0_value[1]
.sym 52989 basesoc_dat_w[7]
.sym 52995 basesoc_dat_w[5]
.sym 53007 basesoc_timer0_reload_storage[5]
.sym 53008 basesoc_timer0_eventmanager_status_w
.sym 53009 $abc$35911$n5944
.sym 53015 basesoc_ctrl_reset_reset_r
.sym 53020 $abc$35911$n3280
.sym 53022 basesoc_timer0_load_storage[20]
.sym 53023 $abc$35911$n2901
.sym 53024 clk12_$glb_clk
.sym 53025 sys_rst_$glb_sr
.sym 53026 $abc$35911$n5953
.sym 53027 $abc$35911$n5956
.sym 53028 $abc$35911$n5959
.sym 53029 $abc$35911$n5962
.sym 53030 $abc$35911$n5965
.sym 53031 $abc$35911$n5968
.sym 53032 $abc$35911$n5971
.sym 53033 $abc$35911$n5974
.sym 53038 basesoc_timer0_eventmanager_status_w
.sym 53039 $abc$35911$n5947
.sym 53040 $abc$35911$n3276
.sym 53041 $abc$35911$n2901
.sym 53042 $abc$35911$n3306
.sym 53043 $abc$35911$n55
.sym 53044 basesoc_timer0_value[1]
.sym 53045 basesoc_uart_phy_rx
.sym 53046 basesoc_timer0_value[3]
.sym 53047 basesoc_timer0_value[2]
.sym 53048 $abc$35911$n3028
.sym 53049 $abc$35911$n3356
.sym 53050 basesoc_timer0_value[16]
.sym 53051 $PACKER_VCC_NET
.sym 53052 basesoc_timer0_value[22]
.sym 53053 array_muxed2[3]
.sym 53054 basesoc_timer0_en_storage
.sym 53057 basesoc_timer0_value[18]
.sym 53058 $abc$35911$n5983
.sym 53059 basesoc_dat_w[7]
.sym 53060 basesoc_timer0_value[29]
.sym 53061 basesoc_timer0_value[9]
.sym 53067 basesoc_timer0_eventmanager_status_w
.sym 53069 $abc$35911$n5059_1
.sym 53070 basesoc_timer0_reload_storage[14]
.sym 53071 $abc$35911$n5071_1
.sym 53072 basesoc_timer0_en_storage
.sym 53075 basesoc_timer0_reload_storage[23]
.sym 53077 basesoc_timer0_load_storage[23]
.sym 53078 basesoc_timer0_load_storage[21]
.sym 53080 $abc$35911$n5023
.sym 53081 basesoc_timer0_reload_storage[13]
.sym 53085 basesoc_timer0_reload_storage[21]
.sym 53088 $abc$35911$n5992
.sym 53089 $abc$35911$n5971
.sym 53090 basesoc_timer0_load_storage[29]
.sym 53094 $abc$35911$n5055_1
.sym 53095 basesoc_timer0_load_storage[5]
.sym 53096 $abc$35911$n5968
.sym 53098 $abc$35911$n5998
.sym 53100 $abc$35911$n5971
.sym 53101 basesoc_timer0_reload_storage[14]
.sym 53102 basesoc_timer0_eventmanager_status_w
.sym 53106 basesoc_timer0_load_storage[29]
.sym 53107 $abc$35911$n5071_1
.sym 53108 basesoc_timer0_en_storage
.sym 53112 basesoc_timer0_eventmanager_status_w
.sym 53113 basesoc_timer0_reload_storage[23]
.sym 53114 $abc$35911$n5998
.sym 53118 $abc$35911$n5992
.sym 53119 basesoc_timer0_eventmanager_status_w
.sym 53121 basesoc_timer0_reload_storage[21]
.sym 53124 $abc$35911$n5059_1
.sym 53125 basesoc_timer0_en_storage
.sym 53127 basesoc_timer0_load_storage[23]
.sym 53130 basesoc_timer0_reload_storage[13]
.sym 53131 basesoc_timer0_eventmanager_status_w
.sym 53133 $abc$35911$n5968
.sym 53136 $abc$35911$n5055_1
.sym 53137 basesoc_timer0_en_storage
.sym 53138 basesoc_timer0_load_storage[21]
.sym 53142 basesoc_timer0_load_storage[5]
.sym 53143 $abc$35911$n5023
.sym 53144 basesoc_timer0_en_storage
.sym 53147 clk12_$glb_clk
.sym 53148 sys_rst_$glb_sr
.sym 53149 $abc$35911$n5977
.sym 53150 $abc$35911$n5980
.sym 53151 $abc$35911$n5983
.sym 53152 $abc$35911$n5986
.sym 53153 $abc$35911$n5989
.sym 53154 $abc$35911$n5992
.sym 53155 $abc$35911$n5995
.sym 53156 $abc$35911$n5998
.sym 53157 $PACKER_VCC_NET
.sym 53161 $abc$35911$n2909
.sym 53162 array_muxed0[9]
.sym 53163 $abc$35911$n5039
.sym 53166 basesoc_timer0_reload_storage[15]
.sym 53167 $abc$35911$n3275
.sym 53168 basesoc_dat_w[3]
.sym 53169 basesoc_timer0_value[13]
.sym 53170 basesoc_timer0_value[10]
.sym 53171 array_muxed1[11]
.sym 53172 $abc$35911$n5959
.sym 53174 basesoc_timer0_reload_storage[9]
.sym 53175 $abc$35911$n3427_1
.sym 53177 basesoc_dat_w[5]
.sym 53178 $PACKER_VCC_NET
.sym 53180 basesoc_uart_phy_rx
.sym 53181 basesoc_picorv323[6]
.sym 53184 basesoc_dat_w[4]
.sym 53190 basesoc_timer0_value[19]
.sym 53191 basesoc_timer0_value[27]
.sym 53192 $abc$35911$n3303
.sym 53193 basesoc_timer0_value[30]
.sym 53195 basesoc_timer0_reload_storage[4]
.sym 53196 $abc$35911$n3301
.sym 53197 basesoc_timer0_value_status[28]
.sym 53198 basesoc_timer0_eventmanager_status_w
.sym 53199 basesoc_timer0_value[29]
.sym 53200 $abc$35911$n3302
.sym 53202 basesoc_timer0_value[18]
.sym 53203 basesoc_timer0_reload_storage[29]
.sym 53204 basesoc_timer0_value[28]
.sym 53208 $abc$35911$n2915
.sym 53209 $abc$35911$n3276
.sym 53210 basesoc_timer0_value[16]
.sym 53211 $abc$35911$n6016
.sym 53212 $abc$35911$n3283
.sym 53214 $abc$35911$n3300
.sym 53215 $abc$35911$n4796
.sym 53217 basesoc_timer0_value[31]
.sym 53218 basesoc_timer0_load_storage[5]
.sym 53219 basesoc_timer0_reload_storage[5]
.sym 53220 basesoc_timer0_value[17]
.sym 53224 basesoc_timer0_value[27]
.sym 53229 basesoc_timer0_load_storage[5]
.sym 53230 $abc$35911$n3283
.sym 53231 $abc$35911$n3276
.sym 53232 basesoc_timer0_reload_storage[5]
.sym 53235 basesoc_timer0_value[29]
.sym 53236 basesoc_timer0_value[30]
.sym 53237 basesoc_timer0_value[31]
.sym 53238 basesoc_timer0_value[28]
.sym 53241 $abc$35911$n3300
.sym 53242 $abc$35911$n3301
.sym 53243 $abc$35911$n3302
.sym 53244 $abc$35911$n3303
.sym 53247 basesoc_timer0_reload_storage[29]
.sym 53248 basesoc_timer0_eventmanager_status_w
.sym 53250 $abc$35911$n6016
.sym 53253 basesoc_timer0_reload_storage[4]
.sym 53254 $abc$35911$n4796
.sym 53255 basesoc_timer0_value_status[28]
.sym 53256 $abc$35911$n3283
.sym 53259 basesoc_timer0_value[19]
.sym 53260 basesoc_timer0_value[18]
.sym 53261 basesoc_timer0_value[16]
.sym 53262 basesoc_timer0_value[17]
.sym 53267 basesoc_timer0_value[28]
.sym 53269 $abc$35911$n2915
.sym 53270 clk12_$glb_clk
.sym 53271 sys_rst_$glb_sr
.sym 53272 $abc$35911$n6001
.sym 53273 $abc$35911$n6004
.sym 53274 $abc$35911$n6007
.sym 53275 $abc$35911$n6010
.sym 53276 $abc$35911$n6013
.sym 53277 $abc$35911$n6016
.sym 53278 $abc$35911$n6019
.sym 53279 $abc$35911$n6022
.sym 53284 basesoc_timer0_value_status[27]
.sym 53285 $abc$35911$n3283
.sym 53286 basesoc_dat_w[4]
.sym 53287 $abc$35911$n4861_1
.sym 53288 basesoc_timer0_eventmanager_status_w
.sym 53290 basesoc_timer0_value[18]
.sym 53291 basesoc_ctrl_reset_reset_r
.sym 53292 array_muxed0[6]
.sym 53293 $abc$35911$n2905
.sym 53296 basesoc_timer0_value[2]
.sym 53297 basesoc_timer0_eventmanager_status_w
.sym 53298 $abc$35911$n4870_1
.sym 53301 basesoc_timer0_load_storage[23]
.sym 53302 basesoc_timer0_reload_storage[17]
.sym 53303 basesoc_timer0_value[31]
.sym 53305 basesoc_dat_w[7]
.sym 53306 array_muxed1[6]
.sym 53313 basesoc_timer0_reload_storage[27]
.sym 53314 basesoc_timer0_value[27]
.sym 53316 basesoc_timer0_eventmanager_status_w
.sym 53317 basesoc_timer0_value[25]
.sym 53320 basesoc_timer0_value[24]
.sym 53322 basesoc_timer0_value[26]
.sym 53325 basesoc_timer0_load_storage[27]
.sym 53326 basesoc_timer0_en_storage
.sym 53328 basesoc_timer0_reload_storage[28]
.sym 53329 $abc$35911$n5069_1
.sym 53330 basesoc_timer0_load_storage[25]
.sym 53333 $abc$35911$n6013
.sym 53334 $abc$35911$n5063_1
.sym 53335 $abc$35911$n3193
.sym 53336 $abc$35911$n2873
.sym 53338 $abc$35911$n6004
.sym 53340 $abc$35911$n6010
.sym 53341 basesoc_timer0_reload_storage[25]
.sym 53343 basesoc_timer0_load_storage[28]
.sym 53344 $abc$35911$n5067_1
.sym 53346 basesoc_timer0_reload_storage[28]
.sym 53347 basesoc_timer0_eventmanager_status_w
.sym 53348 $abc$35911$n6013
.sym 53353 basesoc_timer0_en_storage
.sym 53354 basesoc_timer0_load_storage[27]
.sym 53355 $abc$35911$n5067_1
.sym 53358 basesoc_timer0_value[26]
.sym 53359 basesoc_timer0_value[27]
.sym 53360 basesoc_timer0_value[25]
.sym 53361 basesoc_timer0_value[24]
.sym 53364 basesoc_timer0_load_storage[28]
.sym 53365 basesoc_timer0_reload_storage[28]
.sym 53366 $abc$35911$n2873
.sym 53367 $abc$35911$n3193
.sym 53371 basesoc_timer0_load_storage[25]
.sym 53372 basesoc_timer0_en_storage
.sym 53373 $abc$35911$n5063_1
.sym 53376 basesoc_timer0_reload_storage[25]
.sym 53378 basesoc_timer0_eventmanager_status_w
.sym 53379 $abc$35911$n6004
.sym 53382 $abc$35911$n5069_1
.sym 53384 basesoc_timer0_en_storage
.sym 53385 basesoc_timer0_load_storage[28]
.sym 53389 basesoc_timer0_reload_storage[27]
.sym 53390 basesoc_timer0_eventmanager_status_w
.sym 53391 $abc$35911$n6010
.sym 53393 clk12_$glb_clk
.sym 53394 sys_rst_$glb_sr
.sym 53395 basesoc_timer0_load_storage[31]
.sym 53396 basesoc_timer0_load_storage[25]
.sym 53397 $abc$35911$n5075_1
.sym 53398 basesoc_timer0_load_storage[24]
.sym 53399 $abc$35911$n4877_1
.sym 53400 $abc$35911$n5047_1
.sym 53401 basesoc_timer0_load_storage[28]
.sym 53402 $abc$35911$n5478_1
.sym 53407 $abc$35911$n4801_1
.sym 53408 basesoc_timer0_value[26]
.sym 53409 basesoc_timer0_load_storage[27]
.sym 53410 array_muxed0[11]
.sym 53411 $abc$35911$n3278
.sym 53412 $abc$35911$n3275
.sym 53413 $abc$35911$n3230
.sym 53414 $abc$35911$n3028
.sym 53415 basesoc_uart_tx_fifo_wrport_we
.sym 53416 $abc$35911$n3274
.sym 53417 basesoc_we
.sym 53418 basesoc_dat_w[1]
.sym 53421 basesoc_timer0_value[17]
.sym 53422 $abc$35911$n5466_1
.sym 53423 array_muxed1[29]
.sym 53424 basesoc_timer0_value[25]
.sym 53425 basesoc_timer0_value[24]
.sym 53426 basesoc_ctrl_reset_reset_r
.sym 53427 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 53428 basesoc_timer0_value[21]
.sym 53429 basesoc_picorv328[29]
.sym 53430 $abc$35911$n2959_1
.sym 53436 $abc$35911$n6001
.sym 53437 basesoc_timer0_load_storage[9]
.sym 53438 basesoc_timer0_load_storage[21]
.sym 53439 basesoc_timer0_eventmanager_status_w
.sym 53440 $abc$35911$n5061_1
.sym 53441 $abc$35911$n4849_1
.sym 53442 $abc$35911$n5494_1
.sym 53444 basesoc_timer0_reload_storage[9]
.sym 53445 basesoc_timer0_reload_storage[24]
.sym 53447 $abc$35911$n3198
.sym 53448 basesoc_timer0_en_storage
.sym 53450 $abc$35911$n5477
.sym 53451 basesoc_timer0_load_storage[25]
.sym 53453 basesoc_adr[4]
.sym 53454 $abc$35911$n5470_1
.sym 53455 basesoc_timer0_load_storage[24]
.sym 53456 $abc$35911$n3275
.sym 53457 $abc$35911$n5459
.sym 53458 $abc$35911$n4870_1
.sym 53459 $abc$35911$n5478_1
.sym 53460 $abc$35911$n3286
.sym 53461 $abc$35911$n2873
.sym 53462 basesoc_timer0_reload_storage[17]
.sym 53463 $abc$35911$n3290
.sym 53464 $abc$35911$n3280
.sym 53466 $abc$35911$n4855_1
.sym 53467 $abc$35911$n5469
.sym 53469 $abc$35911$n3275
.sym 53470 $abc$35911$n5478_1
.sym 53471 $abc$35911$n4870_1
.sym 53472 $abc$35911$n5477
.sym 53475 $abc$35911$n4849_1
.sym 53476 $abc$35911$n5470_1
.sym 53477 $abc$35911$n4855_1
.sym 53478 $abc$35911$n3275
.sym 53481 basesoc_timer0_load_storage[21]
.sym 53482 $abc$35911$n3280
.sym 53483 $abc$35911$n5469
.sym 53484 basesoc_adr[4]
.sym 53487 $abc$35911$n5459
.sym 53488 $abc$35911$n2873
.sym 53489 basesoc_adr[4]
.sym 53490 basesoc_timer0_load_storage[25]
.sym 53493 basesoc_timer0_reload_storage[24]
.sym 53495 $abc$35911$n6001
.sym 53496 basesoc_timer0_eventmanager_status_w
.sym 53499 basesoc_timer0_load_storage[9]
.sym 53500 $abc$35911$n3290
.sym 53501 basesoc_timer0_reload_storage[17]
.sym 53502 $abc$35911$n3198
.sym 53505 $abc$35911$n5494_1
.sym 53506 basesoc_timer0_reload_storage[9]
.sym 53507 $abc$35911$n3275
.sym 53508 $abc$35911$n3286
.sym 53511 basesoc_timer0_load_storage[24]
.sym 53512 $abc$35911$n5061_1
.sym 53513 basesoc_timer0_en_storage
.sym 53516 clk12_$glb_clk
.sym 53517 sys_rst_$glb_sr
.sym 53518 $abc$35911$n4856
.sym 53519 basesoc_adr[4]
.sym 53520 basesoc_dat_w[6]
.sym 53521 basesoc_timer0_value[31]
.sym 53522 basesoc_dat_w[7]
.sym 53523 $abc$35911$n4857_1
.sym 53524 $abc$35911$n4855_1
.sym 53525 basesoc_timer0_value[17]
.sym 53530 $abc$35911$n3283
.sym 53531 basesoc_timer0_load_storage[9]
.sym 53532 $abc$35911$n3028
.sym 53533 basesoc_picorv323[13]
.sym 53534 basesoc_timer0_reload_storage[31]
.sym 53535 $abc$35911$n3286
.sym 53536 $abc$35911$n3276
.sym 53537 $abc$35911$n4798_1
.sym 53538 $abc$35911$n3292
.sym 53539 basesoc_timer0_load_storage[25]
.sym 53540 $abc$35911$n3028
.sym 53541 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 53542 $abc$35911$n232
.sym 53543 basesoc_dat_w[7]
.sym 53544 csrbankarray_sel_r
.sym 53546 basesoc_timer0_value[9]
.sym 53547 $abc$35911$n2873
.sym 53550 $PACKER_VCC_NET
.sym 53552 array_muxed2[3]
.sym 53553 basesoc_adr[4]
.sym 53561 $abc$35911$n2915
.sym 53563 basesoc_timer0_value_status[9]
.sym 53566 $abc$35911$n4801_1
.sym 53567 basesoc_timer0_value[13]
.sym 53568 basesoc_timer0_value[2]
.sym 53569 $abc$35911$n4798_1
.sym 53570 basesoc_timer0_value[5]
.sym 53572 basesoc_timer0_value[9]
.sym 53580 basesoc_timer0_value[1]
.sym 53582 basesoc_timer0_value[17]
.sym 53588 basesoc_timer0_value[21]
.sym 53590 basesoc_timer0_value_status[1]
.sym 53592 basesoc_timer0_value[2]
.sym 53601 basesoc_timer0_value[21]
.sym 53605 basesoc_timer0_value[13]
.sym 53610 $abc$35911$n4801_1
.sym 53611 basesoc_timer0_value_status[1]
.sym 53612 $abc$35911$n4798_1
.sym 53613 basesoc_timer0_value_status[9]
.sym 53618 basesoc_timer0_value[9]
.sym 53624 basesoc_timer0_value[17]
.sym 53628 basesoc_timer0_value[5]
.sym 53636 basesoc_timer0_value[1]
.sym 53638 $abc$35911$n2915
.sym 53639 clk12_$glb_clk
.sym 53640 sys_rst_$glb_sr
.sym 53641 $abc$35911$n5264
.sym 53642 $abc$35911$n5265_1
.sym 53644 array_muxed2[3]
.sym 53653 $abc$35911$n2915
.sym 53654 spram_wren0
.sym 53655 basesoc_timer0_load_storage[13]
.sym 53657 $abc$35911$n3352
.sym 53658 array_muxed0[4]
.sym 53659 $abc$35911$n2915
.sym 53660 basesoc_dat_w[2]
.sym 53661 eventmanager_status_w[1]
.sym 53662 basesoc_adr[4]
.sym 53663 basesoc_timer0_load_storage[17]
.sym 53664 $abc$35911$n116
.sym 53665 basesoc_dat_w[6]
.sym 53666 $abc$35911$n3812
.sym 53667 array_muxed1[7]
.sym 53668 basesoc_uart_phy_rx
.sym 53669 basesoc_dat_w[7]
.sym 53672 $abc$35911$n3
.sym 53673 basesoc_picorv323[6]
.sym 53674 basesoc_dat_w[5]
.sym 53675 $abc$35911$n5273_1
.sym 53676 eventmanager_status_w[0]
.sym 53682 $abc$35911$n3528_1
.sym 53687 basesoc_picorv323[7]
.sym 53688 $abc$35911$n3382
.sym 53692 $abc$35911$n3182
.sym 53693 basesoc_picorv323[13]
.sym 53694 $abc$35911$n3532
.sym 53699 $abc$35911$n3529
.sym 53700 $abc$35911$n3028
.sym 53701 basesoc_picorv328[29]
.sym 53702 $abc$35911$n232
.sym 53703 basesoc_picorv327[1]
.sym 53708 basesoc_picorv323[14]
.sym 53709 basesoc_picorv328[30]
.sym 53711 basesoc_picorv327[1]
.sym 53713 basesoc_picorv323[15]
.sym 53715 basesoc_picorv323[15]
.sym 53721 $abc$35911$n3532
.sym 53722 basesoc_picorv327[1]
.sym 53723 $abc$35911$n3529
.sym 53724 $abc$35911$n3382
.sym 53728 basesoc_picorv328[29]
.sym 53729 basesoc_picorv323[13]
.sym 53730 $abc$35911$n3529
.sym 53733 basesoc_picorv323[14]
.sym 53734 basesoc_picorv328[30]
.sym 53735 $abc$35911$n3529
.sym 53739 $abc$35911$n3382
.sym 53740 basesoc_picorv327[1]
.sym 53741 $abc$35911$n3528_1
.sym 53742 $abc$35911$n3529
.sym 53747 basesoc_picorv323[7]
.sym 53751 $abc$35911$n3382
.sym 53752 $abc$35911$n3182
.sym 53753 $abc$35911$n232
.sym 53757 $abc$35911$n3532
.sym 53758 basesoc_picorv327[1]
.sym 53759 $abc$35911$n3529
.sym 53760 $abc$35911$n3382
.sym 53761 $abc$35911$n3028
.sym 53762 clk12_$glb_clk
.sym 53765 $abc$35911$n102
.sym 53766 basesoc_picorv323[14]
.sym 53767 $abc$35911$n5273_1
.sym 53768 $abc$35911$n134
.sym 53769 $abc$35911$n136
.sym 53770 $abc$35911$n4770_1
.sym 53776 $abc$35911$n2749
.sym 53777 basesoc_we
.sym 53778 basesoc_ctrl_reset_reset_r
.sym 53779 $abc$35911$n5263_1
.sym 53780 $abc$35911$n2897
.sym 53782 csrbankarray_csrbank3_bitbang0_w[1]
.sym 53784 array_muxed0[13]
.sym 53786 $abc$35911$n3352
.sym 53787 array_muxed0[13]
.sym 53788 basesoc_uart_phy_storage[22]
.sym 53791 $abc$35911$n3315
.sym 53794 $abc$35911$n4789
.sym 53795 basesoc_adr[1]
.sym 53796 $abc$35911$n3220
.sym 53798 $abc$35911$n3
.sym 53799 basesoc_adr[0]
.sym 53806 $abc$35911$n3324
.sym 53807 $abc$35911$n2933
.sym 53816 $abc$35911$n2932
.sym 53819 picorv32.mem_do_wdata
.sym 53822 basesoc_uart_phy_storage[5]
.sym 53823 $abc$35911$n232
.sym 53824 basesoc_picorv327[0]
.sym 53825 $abc$35911$n134
.sym 53826 sys_rst
.sym 53828 picorv32.mem_wordsize[1]
.sym 53830 $abc$35911$n2910
.sym 53831 basesoc_picorv323[5]
.sym 53832 basesoc_ctrl_reset_reset_r
.sym 53833 basesoc_adr[1]
.sym 53834 basesoc_picorv328[13]
.sym 53836 basesoc_adr[0]
.sym 53838 $abc$35911$n134
.sym 53839 basesoc_adr[1]
.sym 53840 basesoc_adr[0]
.sym 53841 basesoc_uart_phy_storage[5]
.sym 53844 $abc$35911$n3324
.sym 53845 basesoc_ctrl_reset_reset_r
.sym 53846 sys_rst
.sym 53847 $abc$35911$n2932
.sym 53856 picorv32.mem_wordsize[1]
.sym 53858 basesoc_picorv323[5]
.sym 53859 basesoc_picorv328[13]
.sym 53863 basesoc_picorv327[0]
.sym 53865 picorv32.mem_wordsize[1]
.sym 53871 $abc$35911$n2932
.sym 53874 $abc$35911$n2910
.sym 53875 picorv32.mem_do_wdata
.sym 53876 $abc$35911$n232
.sym 53884 $abc$35911$n2933
.sym 53885 clk12_$glb_clk
.sym 53886 sys_rst_$glb_sr
.sym 53887 $abc$35911$n3812
.sym 53888 $abc$35911$n3855
.sym 53889 $abc$35911$n3815
.sym 53890 $abc$35911$n3
.sym 53891 basesoc_uart_phy_storage[21]
.sym 53892 $abc$35911$n4523
.sym 53893 basesoc_uart_phy_storage[22]
.sym 53894 basesoc_uart_phy_storage[18]
.sym 53899 basesoc_picorv328[19]
.sym 53900 $abc$35911$n138
.sym 53901 $PACKER_VCC_NET
.sym 53902 $abc$35911$n2959
.sym 53903 $abc$35911$n2933
.sym 53904 $abc$35911$n3220
.sym 53906 array_muxed0[12]
.sym 53907 $abc$35911$n2749
.sym 53908 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 53909 csrbankarray_sel_r
.sym 53910 $abc$35911$n3324
.sym 53911 $abc$35911$n2959_1
.sym 53912 sys_rst
.sym 53913 $abc$35911$n5273_1
.sym 53915 picorv32.instr_sub
.sym 53917 basesoc_picorv323[5]
.sym 53918 basesoc_ctrl_reset_reset_r
.sym 53919 basesoc_picorv323[4]
.sym 53920 basesoc_picorv328[13]
.sym 53921 basesoc_picorv323[7]
.sym 53922 basesoc_picorv328[12]
.sym 53932 $abc$35911$n4792
.sym 53933 picorv32.instr_sub
.sym 53936 sys_rst
.sym 53940 $abc$35911$n2875_1
.sym 53941 $abc$35911$n3202
.sym 53942 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53944 eventsourceprocess0_old_trigger
.sym 53946 eventmanager_status_w[0]
.sym 53948 $abc$35911$n4791
.sym 53951 $abc$35911$n3315
.sym 53953 basesoc_we
.sym 53956 $abc$35911$n3220
.sym 53957 csrbankarray_csrbank0_leds_out0_w[4]
.sym 53959 csrbankarray_csrbank0_leds_out0_w[3]
.sym 53963 eventmanager_status_w[0]
.sym 53980 eventsourceprocess0_old_trigger
.sym 53982 eventmanager_status_w[0]
.sym 53985 $abc$35911$n3202
.sym 53986 sys_rst
.sym 53987 basesoc_we
.sym 53988 $abc$35911$n3220
.sym 53991 $abc$35911$n3315
.sym 53993 $abc$35911$n2875_1
.sym 53994 csrbankarray_csrbank0_leds_out0_w[4]
.sym 53997 $abc$35911$n4792
.sym 53998 picorv32.instr_sub
.sym 53999 $abc$35911$n4791
.sym 54000 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54003 $abc$35911$n3315
.sym 54004 csrbankarray_csrbank0_leds_out0_w[3]
.sym 54005 $abc$35911$n2875_1
.sym 54008 clk12_$glb_clk
.sym 54009 sys_rst_$glb_sr
.sym 54011 $abc$35911$n4782
.sym 54012 $abc$35911$n4785
.sym 54013 $abc$35911$n4788
.sym 54014 $abc$35911$n4791
.sym 54015 $abc$35911$n4794
.sym 54016 $abc$35911$n4797
.sym 54017 $abc$35911$n4800
.sym 54019 $abc$35911$n3236
.sym 54022 basesoc_picorv328[16]
.sym 54024 $abc$35911$n2751
.sym 54025 eventmanager_status_w[0]
.sym 54027 basesoc_ctrl_reset_reset_r
.sym 54028 basesoc_picorv328[27]
.sym 54029 basesoc_picorv328[31]
.sym 54030 basesoc_uart_phy_storage[4]
.sym 54032 basesoc_uart_phy_storage[2]
.sym 54033 basesoc_picorv328[21]
.sym 54034 basesoc_picorv328[14]
.sym 54036 $abc$35911$n6703
.sym 54040 basesoc_picorv328[15]
.sym 54041 $abc$35911$n4836
.sym 54042 basesoc_uart_phy_storage[5]
.sym 54045 basesoc_picorv327[12]
.sym 54053 $abc$35911$n6732
.sym 54054 $abc$35911$n6701
.sym 54057 $abc$35911$n6702
.sym 54058 $abc$35911$n6731
.sym 54059 $abc$35911$n6730
.sym 54061 basesoc_picorv327[4]
.sym 54062 $abc$35911$n6703
.sym 54063 basesoc_picorv327[7]
.sym 54064 $abc$35911$n6704
.sym 54066 basesoc_picorv327[0]
.sym 54067 basesoc_picorv327[3]
.sym 54068 basesoc_picorv327[5]
.sym 54071 basesoc_picorv327[1]
.sym 54074 basesoc_picorv327[6]
.sym 54077 $abc$35911$n6729
.sym 54078 basesoc_picorv327[2]
.sym 54083 $auto$alumacc.cc:474:replace_alu$6054.C[1]
.sym 54085 $abc$35911$n6701
.sym 54086 basesoc_picorv327[0]
.sym 54089 $auto$alumacc.cc:474:replace_alu$6054.C[2]
.sym 54091 basesoc_picorv327[1]
.sym 54092 $abc$35911$n6729
.sym 54093 $auto$alumacc.cc:474:replace_alu$6054.C[1]
.sym 54095 $auto$alumacc.cc:474:replace_alu$6054.C[3]
.sym 54097 $abc$35911$n6730
.sym 54098 basesoc_picorv327[2]
.sym 54099 $auto$alumacc.cc:474:replace_alu$6054.C[2]
.sym 54101 $auto$alumacc.cc:474:replace_alu$6054.C[4]
.sym 54103 basesoc_picorv327[3]
.sym 54104 $abc$35911$n6731
.sym 54105 $auto$alumacc.cc:474:replace_alu$6054.C[3]
.sym 54107 $auto$alumacc.cc:474:replace_alu$6054.C[5]
.sym 54109 basesoc_picorv327[4]
.sym 54110 $abc$35911$n6732
.sym 54111 $auto$alumacc.cc:474:replace_alu$6054.C[4]
.sym 54113 $auto$alumacc.cc:474:replace_alu$6054.C[6]
.sym 54115 $abc$35911$n6702
.sym 54116 basesoc_picorv327[5]
.sym 54117 $auto$alumacc.cc:474:replace_alu$6054.C[5]
.sym 54119 $auto$alumacc.cc:474:replace_alu$6054.C[7]
.sym 54121 basesoc_picorv327[6]
.sym 54122 $abc$35911$n6703
.sym 54123 $auto$alumacc.cc:474:replace_alu$6054.C[6]
.sym 54125 $auto$alumacc.cc:474:replace_alu$6054.C[8]
.sym 54127 $abc$35911$n6704
.sym 54128 basesoc_picorv327[7]
.sym 54129 $auto$alumacc.cc:474:replace_alu$6054.C[7]
.sym 54133 $abc$35911$n4803
.sym 54134 $abc$35911$n4806
.sym 54135 $abc$35911$n4809
.sym 54136 $abc$35911$n4812
.sym 54137 $abc$35911$n4815
.sym 54138 $abc$35911$n4818
.sym 54139 $abc$35911$n4821
.sym 54140 $abc$35911$n4824
.sym 54145 basesoc_picorv327[2]
.sym 54147 $abc$35911$n4454_1
.sym 54148 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54150 $abc$35911$n6728
.sym 54151 basesoc_dat_w[5]
.sym 54152 basesoc_uart_phy_storage[3]
.sym 54153 array_muxed0[3]
.sym 54154 array_muxed0[2]
.sym 54156 array_muxed0[5]
.sym 54157 $abc$35911$n6706
.sym 54159 basesoc_picorv328[11]
.sym 54160 basesoc_picorv327[6]
.sym 54161 basesoc_picorv328[18]
.sym 54162 basesoc_picorv328[10]
.sym 54164 basesoc_picorv327[15]
.sym 54165 basesoc_picorv323[6]
.sym 54166 basesoc_picorv327[13]
.sym 54169 $auto$alumacc.cc:474:replace_alu$6054.C[8]
.sym 54174 basesoc_picorv327[8]
.sym 54175 $abc$35911$n6706
.sym 54179 $abc$35911$n6712
.sym 54180 basesoc_picorv327[15]
.sym 54181 $abc$35911$n6734
.sym 54182 $abc$35911$n6714
.sym 54189 $abc$35911$n6708
.sym 54193 basesoc_picorv327[14]
.sym 54195 basesoc_picorv327[9]
.sym 54196 $abc$35911$n6736
.sym 54198 $abc$35911$n6716
.sym 54199 basesoc_picorv327[11]
.sym 54200 basesoc_picorv327[10]
.sym 54201 basesoc_picorv327[13]
.sym 54203 $abc$35911$n6710
.sym 54205 basesoc_picorv327[12]
.sym 54206 $auto$alumacc.cc:474:replace_alu$6054.C[9]
.sym 54208 $abc$35911$n6706
.sym 54209 basesoc_picorv327[8]
.sym 54210 $auto$alumacc.cc:474:replace_alu$6054.C[8]
.sym 54212 $auto$alumacc.cc:474:replace_alu$6054.C[10]
.sym 54214 $abc$35911$n6708
.sym 54215 basesoc_picorv327[9]
.sym 54216 $auto$alumacc.cc:474:replace_alu$6054.C[9]
.sym 54218 $auto$alumacc.cc:474:replace_alu$6054.C[11]
.sym 54220 basesoc_picorv327[10]
.sym 54221 $abc$35911$n6710
.sym 54222 $auto$alumacc.cc:474:replace_alu$6054.C[10]
.sym 54224 $auto$alumacc.cc:474:replace_alu$6054.C[12]
.sym 54226 basesoc_picorv327[11]
.sym 54227 $abc$35911$n6712
.sym 54228 $auto$alumacc.cc:474:replace_alu$6054.C[11]
.sym 54230 $auto$alumacc.cc:474:replace_alu$6054.C[13]
.sym 54232 $abc$35911$n6734
.sym 54233 basesoc_picorv327[12]
.sym 54234 $auto$alumacc.cc:474:replace_alu$6054.C[12]
.sym 54236 $auto$alumacc.cc:474:replace_alu$6054.C[14]
.sym 54238 basesoc_picorv327[13]
.sym 54239 $abc$35911$n6714
.sym 54240 $auto$alumacc.cc:474:replace_alu$6054.C[13]
.sym 54242 $auto$alumacc.cc:474:replace_alu$6054.C[15]
.sym 54244 basesoc_picorv327[14]
.sym 54245 $abc$35911$n6736
.sym 54246 $auto$alumacc.cc:474:replace_alu$6054.C[14]
.sym 54248 $auto$alumacc.cc:474:replace_alu$6054.C[16]
.sym 54250 basesoc_picorv327[15]
.sym 54251 $abc$35911$n6716
.sym 54252 $auto$alumacc.cc:474:replace_alu$6054.C[15]
.sym 54256 $abc$35911$n4827
.sym 54257 $abc$35911$n4830
.sym 54258 $abc$35911$n4833
.sym 54259 $abc$35911$n4836
.sym 54260 $abc$35911$n4839
.sym 54261 $abc$35911$n4842
.sym 54262 $abc$35911$n4845
.sym 54263 $abc$35911$n4848
.sym 54268 basesoc_picorv327[14]
.sym 54269 array_muxed0[7]
.sym 54270 $abc$35911$n4819
.sym 54271 basesoc_picorv32_trap
.sym 54272 $abc$35911$n4698_1
.sym 54273 basesoc_picorv327[30]
.sym 54274 array_muxed0[12]
.sym 54275 basesoc_uart_phy_storage[23]
.sym 54276 $abc$35911$n2753
.sym 54277 $abc$35911$n4867
.sym 54279 basesoc_picorv323[2]
.sym 54280 $abc$35911$n6746
.sym 54281 basesoc_picorv327[9]
.sym 54282 basesoc_uart_phy_tx_busy
.sym 54283 basesoc_picorv328[23]
.sym 54284 $abc$35911$n6724
.sym 54285 basesoc_picorv327[16]
.sym 54286 basesoc_picorv327[16]
.sym 54287 basesoc_picorv327[11]
.sym 54288 basesoc_picorv327[23]
.sym 54289 $abc$35911$n2769
.sym 54290 basesoc_picorv328[22]
.sym 54291 basesoc_picorv327[17]
.sym 54292 $auto$alumacc.cc:474:replace_alu$6054.C[16]
.sym 54298 basesoc_picorv327[20]
.sym 54302 $abc$35911$n6738
.sym 54304 $abc$35911$n6744
.sym 54308 basesoc_picorv327[19]
.sym 54309 $abc$35911$n6740
.sym 54310 $abc$35911$n6724
.sym 54312 basesoc_picorv327[16]
.sym 54313 $abc$35911$n6742
.sym 54314 basesoc_picorv327[23]
.sym 54315 basesoc_picorv327[18]
.sym 54316 basesoc_picorv327[21]
.sym 54319 $abc$35911$n6722
.sym 54323 $abc$35911$n6720
.sym 54324 basesoc_picorv327[17]
.sym 54325 $abc$35911$n6718
.sym 54328 basesoc_picorv327[22]
.sym 54329 $auto$alumacc.cc:474:replace_alu$6054.C[17]
.sym 54331 $abc$35911$n6738
.sym 54332 basesoc_picorv327[16]
.sym 54333 $auto$alumacc.cc:474:replace_alu$6054.C[16]
.sym 54335 $auto$alumacc.cc:474:replace_alu$6054.C[18]
.sym 54337 basesoc_picorv327[17]
.sym 54338 $abc$35911$n6718
.sym 54339 $auto$alumacc.cc:474:replace_alu$6054.C[17]
.sym 54341 $auto$alumacc.cc:474:replace_alu$6054.C[19]
.sym 54343 $abc$35911$n6740
.sym 54344 basesoc_picorv327[18]
.sym 54345 $auto$alumacc.cc:474:replace_alu$6054.C[18]
.sym 54347 $auto$alumacc.cc:474:replace_alu$6054.C[20]
.sym 54349 basesoc_picorv327[19]
.sym 54350 $abc$35911$n6720
.sym 54351 $auto$alumacc.cc:474:replace_alu$6054.C[19]
.sym 54353 $auto$alumacc.cc:474:replace_alu$6054.C[21]
.sym 54355 basesoc_picorv327[20]
.sym 54356 $abc$35911$n6742
.sym 54357 $auto$alumacc.cc:474:replace_alu$6054.C[20]
.sym 54359 $auto$alumacc.cc:474:replace_alu$6054.C[22]
.sym 54361 $abc$35911$n6722
.sym 54362 basesoc_picorv327[21]
.sym 54363 $auto$alumacc.cc:474:replace_alu$6054.C[21]
.sym 54365 $auto$alumacc.cc:474:replace_alu$6054.C[23]
.sym 54367 $abc$35911$n6744
.sym 54368 basesoc_picorv327[22]
.sym 54369 $auto$alumacc.cc:474:replace_alu$6054.C[22]
.sym 54371 $auto$alumacc.cc:474:replace_alu$6054.C[24]
.sym 54373 $abc$35911$n6724
.sym 54374 basesoc_picorv327[23]
.sym 54375 $auto$alumacc.cc:474:replace_alu$6054.C[23]
.sym 54379 $abc$35911$n4851
.sym 54380 $abc$35911$n4854
.sym 54381 $abc$35911$n4857
.sym 54382 $abc$35911$n4860
.sym 54383 $abc$35911$n4863
.sym 54384 $abc$35911$n4866
.sym 54385 $abc$35911$n4869
.sym 54386 $abc$35911$n4872
.sym 54391 basesoc_picorv323[3]
.sym 54392 $abc$35911$n4533_1
.sym 54393 basesoc_picorv323[0]
.sym 54394 basesoc_picorv327[18]
.sym 54395 csrbankarray_csrbank0_leds_out0_w[3]
.sym 54396 basesoc_picorv327[19]
.sym 54397 $abc$35911$n4834
.sym 54398 $abc$35911$n6708
.sym 54399 $abc$35911$n4837
.sym 54400 basesoc_picorv327[20]
.sym 54401 basesoc_picorv323[1]
.sym 54402 $abc$35911$n4667
.sym 54403 $abc$35911$n2959_1
.sym 54404 basesoc_picorv328[20]
.sym 54405 $abc$35911$n6748
.sym 54406 basesoc_picorv328[17]
.sym 54407 basesoc_picorv327[26]
.sym 54408 $abc$35911$n6752
.sym 54409 basesoc_picorv327[28]
.sym 54410 basesoc_uart_phy_tx_busy
.sym 54411 picorv32.instr_sub
.sym 54412 basesoc_picorv328[13]
.sym 54413 $abc$35911$n6750
.sym 54414 basesoc_picorv328[12]
.sym 54415 $auto$alumacc.cc:474:replace_alu$6054.C[24]
.sym 54420 $abc$35911$n6750
.sym 54424 $abc$35911$n6752
.sym 54425 basesoc_picorv327[26]
.sym 54431 $abc$35911$n6748
.sym 54434 $abc$35911$n6728
.sym 54437 basesoc_picorv327[29]
.sym 54439 $abc$35911$n6754
.sym 54440 $abc$35911$n6746
.sym 54441 basesoc_picorv327[31]
.sym 54442 $abc$35911$n6726
.sym 54443 basesoc_picorv327[24]
.sym 54446 basesoc_picorv327[25]
.sym 54447 basesoc_picorv327[27]
.sym 54449 basesoc_picorv327[30]
.sym 54450 basesoc_picorv327[28]
.sym 54451 $abc$35911$n6756
.sym 54452 $auto$alumacc.cc:474:replace_alu$6054.C[25]
.sym 54454 basesoc_picorv327[24]
.sym 54455 $abc$35911$n6746
.sym 54456 $auto$alumacc.cc:474:replace_alu$6054.C[24]
.sym 54458 $auto$alumacc.cc:474:replace_alu$6054.C[26]
.sym 54460 $abc$35911$n6726
.sym 54461 basesoc_picorv327[25]
.sym 54462 $auto$alumacc.cc:474:replace_alu$6054.C[25]
.sym 54464 $auto$alumacc.cc:474:replace_alu$6054.C[27]
.sym 54466 basesoc_picorv327[26]
.sym 54467 $abc$35911$n6748
.sym 54468 $auto$alumacc.cc:474:replace_alu$6054.C[26]
.sym 54470 $auto$alumacc.cc:474:replace_alu$6054.C[28]
.sym 54472 basesoc_picorv327[27]
.sym 54473 $abc$35911$n6728
.sym 54474 $auto$alumacc.cc:474:replace_alu$6054.C[27]
.sym 54476 $auto$alumacc.cc:474:replace_alu$6054.C[29]
.sym 54478 basesoc_picorv327[28]
.sym 54479 $abc$35911$n6750
.sym 54480 $auto$alumacc.cc:474:replace_alu$6054.C[28]
.sym 54482 $auto$alumacc.cc:474:replace_alu$6054.C[30]
.sym 54484 $abc$35911$n6752
.sym 54485 basesoc_picorv327[29]
.sym 54486 $auto$alumacc.cc:474:replace_alu$6054.C[29]
.sym 54488 $auto$alumacc.cc:474:replace_alu$6054.C[31]
.sym 54490 $abc$35911$n6754
.sym 54491 basesoc_picorv327[30]
.sym 54492 $auto$alumacc.cc:474:replace_alu$6054.C[30]
.sym 54494 $abc$35911$n6667
.sym 54496 $abc$35911$n6756
.sym 54497 basesoc_picorv327[31]
.sym 54498 $auto$alumacc.cc:474:replace_alu$6054.C[31]
.sym 54502 $abc$35911$n4737
.sym 54503 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 54504 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 54505 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 54506 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 54507 $abc$35911$n4708_1
.sym 54508 $abc$35911$n4713_1
.sym 54509 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 54513 picorv32.mem_wordsize[1]
.sym 54514 basesoc_picorv327[5]
.sym 54515 basesoc_picorv328[21]
.sym 54516 basesoc_picorv327[6]
.sym 54517 basesoc_picorv328[25]
.sym 54518 basesoc_picorv328[31]
.sym 54519 $abc$35911$n4872
.sym 54520 basesoc_picorv328[27]
.sym 54521 basesoc_uart_phy_storage[13]
.sym 54522 basesoc_picorv328[24]
.sym 54523 basesoc_picorv327[5]
.sym 54524 basesoc_uart_phy_storage[9]
.sym 54525 basesoc_picorv327[30]
.sym 54526 basesoc_picorv328[14]
.sym 54527 basesoc_picorv328[28]
.sym 54528 $abc$35911$n4860
.sym 54529 $abc$35911$n4861
.sym 54530 basesoc_picorv327[31]
.sym 54532 basesoc_picorv328[25]
.sym 54533 basesoc_picorv328[19]
.sym 54535 $abc$35911$n3606
.sym 54536 basesoc_picorv328[26]
.sym 54537 $abc$35911$n3604_1
.sym 54538 $abc$35911$n6667
.sym 54545 $abc$35911$n4858
.sym 54546 picorv32.instr_sub
.sym 54547 $abc$35911$n4864
.sym 54550 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54553 $abc$35911$n4857
.sym 54554 picorv32.instr_sub
.sym 54555 $abc$35911$n4863
.sym 54557 basesoc_picorv328[19]
.sym 54558 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54559 $abc$35911$n2769
.sym 54562 picorv32.is_slti_blt_slt
.sym 54565 $abc$35911$n2891_1
.sym 54567 basesoc_picorv328[10]
.sym 54568 basesoc_picorv328[17]
.sym 54570 $abc$35911$n2781
.sym 54571 basesoc_picorv328[21]
.sym 54572 picorv32.instr_bgeu
.sym 54576 picorv32.instr_bgeu
.sym 54577 picorv32.is_slti_blt_slt
.sym 54578 $abc$35911$n2891_1
.sym 54579 $abc$35911$n6667
.sym 54583 $abc$35911$n2769
.sym 54588 basesoc_picorv328[17]
.sym 54596 basesoc_picorv328[21]
.sym 54603 basesoc_picorv328[10]
.sym 54606 basesoc_picorv328[19]
.sym 54612 $abc$35911$n4858
.sym 54613 picorv32.instr_sub
.sym 54614 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54615 $abc$35911$n4857
.sym 54618 $abc$35911$n4863
.sym 54619 picorv32.instr_sub
.sym 54620 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54621 $abc$35911$n4864
.sym 54622 $abc$35911$n2781
.sym 54623 clk12_$glb_clk
.sym 54624 sys_rst_$glb_sr
.sym 54625 basesoc_picorv328[10]
.sym 54626 basesoc_picorv328[17]
.sym 54627 $abc$35911$n6752
.sym 54628 basesoc_picorv328[26]
.sym 54629 basesoc_picorv328[13]
.sym 54630 basesoc_picorv328[12]
.sym 54631 basesoc_picorv328[14]
.sym 54632 basesoc_picorv328[22]
.sym 54635 $abc$35911$n4564
.sym 54637 $abc$35911$n4592_1
.sym 54638 basesoc_uart_phy_storage[19]
.sym 54639 basesoc_picorv327[18]
.sym 54640 $abc$35911$n3685
.sym 54641 basesoc_uart_phy_tx_busy
.sym 54642 $abc$35911$n4552
.sym 54643 basesoc_uart_phy_storage[20]
.sym 54644 basesoc_picorv328[24]
.sym 54645 picorv32.reg_next_pc[7]
.sym 54646 basesoc_uart_phy_storage[31]
.sym 54647 basesoc_picorv327[17]
.sym 54648 $abc$35911$n3683
.sym 54650 $abc$35911$n4540
.sym 54651 $abc$35911$n4258
.sym 54652 $abc$35911$n4402
.sym 54653 basesoc_picorv327[10]
.sym 54654 basesoc_picorv328[14]
.sym 54655 $abc$35911$n4252
.sym 54656 $abc$35911$n2884_1
.sym 54657 $abc$35911$n2884_1
.sym 54658 basesoc_picorv328[10]
.sym 54659 basesoc_picorv327[6]
.sym 54660 picorv32.irq_state[0]
.sym 54677 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54678 basesoc_picorv328[14]
.sym 54683 picorv32.instr_sub
.sym 54685 $abc$35911$n4555
.sym 54686 basesoc_picorv328[13]
.sym 54687 basesoc_picorv328[28]
.sym 54688 $abc$35911$n4860
.sym 54689 $abc$35911$n4861
.sym 54692 basesoc_picorv328[25]
.sym 54693 basesoc_picorv328[26]
.sym 54696 $abc$35911$n4552
.sym 54701 basesoc_picorv328[13]
.sym 54706 basesoc_picorv328[26]
.sym 54714 $abc$35911$n4552
.sym 54719 basesoc_picorv328[25]
.sym 54723 $abc$35911$n4860
.sym 54724 $abc$35911$n4861
.sym 54725 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54726 picorv32.instr_sub
.sym 54731 basesoc_picorv328[28]
.sym 54738 $abc$35911$n4555
.sym 54741 basesoc_picorv328[14]
.sym 54745 $abc$35911$n3068_$glb_ce
.sym 54746 clk12_$glb_clk
.sym 54747 $abc$35911$n232_$glb_sr
.sym 54749 $abc$35911$n4252
.sym 54750 $abc$35911$n4253
.sym 54751 $abc$35911$n4254
.sym 54752 $abc$35911$n4255
.sym 54753 $abc$35911$n4256
.sym 54754 $abc$35911$n4257
.sym 54755 $abc$35911$n4258
.sym 54756 $abc$35911$n6285
.sym 54759 picorv32.cpuregs_wrdata[18]
.sym 54760 basesoc_uart_phy_storage[26]
.sym 54761 basesoc_picorv327[24]
.sym 54762 basesoc_picorv327[1]
.sym 54763 $abc$35911$n6994
.sym 54764 $abc$35911$n3130
.sym 54766 picorv32.reg_pc[7]
.sym 54767 basesoc_picorv328[10]
.sym 54768 picorv32.alu_out_q[16]
.sym 54769 picorv32.decoded_imm[13]
.sym 54770 basesoc_uart_phy_storage[25]
.sym 54771 picorv32.reg_pc[3]
.sym 54772 basesoc_picorv327[23]
.sym 54773 picorv32.decoded_imm[11]
.sym 54774 basesoc_picorv327[12]
.sym 54775 $abc$35911$n4256
.sym 54776 $abc$35911$n231
.sym 54777 basesoc_picorv327[16]
.sym 54778 $abc$35911$n3612
.sym 54779 $abc$35911$n3399_1
.sym 54780 picorv32.reg_next_pc[5]
.sym 54781 basesoc_picorv327[5]
.sym 54782 basesoc_picorv328[22]
.sym 54783 $abc$35911$n3392_1
.sym 54790 basesoc_picorv328[27]
.sym 54792 picorv32.reg_pc[16]
.sym 54793 picorv32.reg_pc[6]
.sym 54794 $abc$35911$n231
.sym 54795 $abc$35911$n4582
.sym 54797 picorv32.cpu_state[2]
.sym 54799 $abc$35911$n4579
.sym 54800 $abc$35911$n5378
.sym 54801 $abc$35911$n4722
.sym 54805 basesoc_picorv327[27]
.sym 54809 $abc$35911$n4454_1
.sym 54810 $abc$35911$n4540
.sym 54811 $abc$35911$n4452_1
.sym 54813 picorv32.reg_next_pc[17]
.sym 54814 $abc$35911$n3899
.sym 54817 $abc$35911$n2884_1
.sym 54820 picorv32.irq_state[0]
.sym 54822 picorv32.reg_pc[6]
.sym 54824 $abc$35911$n3899
.sym 54825 picorv32.cpu_state[2]
.sym 54829 $abc$35911$n4582
.sym 54834 $abc$35911$n4452_1
.sym 54835 basesoc_picorv328[27]
.sym 54836 basesoc_picorv327[27]
.sym 54837 $abc$35911$n4722
.sym 54840 $abc$35911$n4579
.sym 54846 basesoc_picorv327[27]
.sym 54847 basesoc_picorv328[27]
.sym 54848 $abc$35911$n4454_1
.sym 54849 $abc$35911$n2884_1
.sym 54852 picorv32.cpu_state[2]
.sym 54854 picorv32.reg_pc[16]
.sym 54855 $abc$35911$n3899
.sym 54859 $abc$35911$n4540
.sym 54864 picorv32.reg_next_pc[17]
.sym 54865 $abc$35911$n5378
.sym 54866 $abc$35911$n231
.sym 54867 picorv32.irq_state[0]
.sym 54868 $abc$35911$n3068_$glb_ce
.sym 54869 clk12_$glb_clk
.sym 54870 $abc$35911$n232_$glb_sr
.sym 54871 $abc$35911$n4259
.sym 54872 $abc$35911$n4260
.sym 54873 $abc$35911$n4261
.sym 54874 $abc$35911$n4262
.sym 54875 $abc$35911$n4263
.sym 54876 $abc$35911$n4264
.sym 54877 $abc$35911$n4265
.sym 54878 $abc$35911$n4266
.sym 54881 $abc$35911$n4406_1
.sym 54882 $abc$35911$n4618
.sym 54883 picorv32.alu_out_q[1]
.sym 54884 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 54885 $abc$35911$n4579
.sym 54886 basesoc_picorv327[19]
.sym 54887 $abc$35911$n3636
.sym 54888 basesoc_picorv327[20]
.sym 54889 basesoc_picorv323[0]
.sym 54890 picorv32.decoded_imm[2]
.sym 54891 picorv32.reg_pc[16]
.sym 54892 $abc$35911$n7000
.sym 54893 basesoc_picorv327[4]
.sym 54894 $abc$35911$n4519
.sym 54895 $abc$35911$n4454_1
.sym 54897 $abc$35911$n4549
.sym 54899 $abc$35911$n3026
.sym 54900 $abc$35911$n2959_1
.sym 54901 picorv32.decoded_imm[15]
.sym 54902 $abc$35911$n6991
.sym 54903 basesoc_picorv327[26]
.sym 54904 picorv32.decoded_imm[14]
.sym 54905 $PACKER_VCC_NET
.sym 54906 $abc$35911$n4260
.sym 54912 $abc$35911$n3925
.sym 54914 $abc$35911$n2871_1
.sym 54915 picorv32.irq_state[1]
.sym 54916 $abc$35911$n3752
.sym 54917 $abc$35911$n3046_1
.sym 54918 picorv32.reg_next_pc[11]
.sym 54919 $abc$35911$n3685
.sym 54920 $abc$35911$n3928
.sym 54921 $abc$35911$n3683
.sym 54922 $abc$35911$n3724
.sym 54923 picorv32.irq_state[1]
.sym 54924 $abc$35911$n231
.sym 54925 $abc$35911$n3887_1
.sym 54926 $abc$35911$n4257
.sym 54928 $abc$35911$n5376
.sym 54930 basesoc_picorv327[6]
.sym 54933 picorv32.cpu_state[5]
.sym 54934 $abc$35911$n3924
.sym 54935 picorv32.reg_next_pc[18]
.sym 54936 $abc$35911$n3923
.sym 54938 basesoc_picorv327[6]
.sym 54939 $abc$35911$n3399_1
.sym 54940 $abc$35911$n4405
.sym 54941 $abc$35911$n3032
.sym 54942 $abc$35911$n4406_1
.sym 54943 $abc$35911$n3392_1
.sym 54945 basesoc_picorv327[6]
.sym 54946 $abc$35911$n4257
.sym 54947 $abc$35911$n3399_1
.sym 54948 picorv32.cpu_state[5]
.sym 54951 $abc$35911$n3685
.sym 54952 picorv32.reg_next_pc[11]
.sym 54953 $abc$35911$n3724
.sym 54954 $abc$35911$n3683
.sym 54957 $abc$35911$n2871_1
.sym 54958 $abc$35911$n4405
.sym 54959 $abc$35911$n3752
.sym 54960 $abc$35911$n4406_1
.sym 54963 $abc$35911$n231
.sym 54964 $abc$35911$n3032
.sym 54965 picorv32.irq_state[1]
.sym 54966 $abc$35911$n5376
.sym 54969 picorv32.irq_state[1]
.sym 54970 $abc$35911$n3724
.sym 54971 $abc$35911$n2871_1
.sym 54972 $abc$35911$n3046_1
.sym 54975 basesoc_picorv327[6]
.sym 54976 $abc$35911$n3924
.sym 54977 $abc$35911$n3923
.sym 54978 $abc$35911$n3887_1
.sym 54981 $abc$35911$n3392_1
.sym 54982 $abc$35911$n4257
.sym 54983 $abc$35911$n3925
.sym 54984 $abc$35911$n3928
.sym 54987 picorv32.reg_next_pc[18]
.sym 54988 $abc$35911$n3752
.sym 54989 $abc$35911$n3685
.sym 54990 $abc$35911$n3683
.sym 54991 $abc$35911$n3109_$glb_ce
.sym 54992 clk12_$glb_clk
.sym 54994 $abc$35911$n4267
.sym 54995 $abc$35911$n4268
.sym 54996 $abc$35911$n4269
.sym 54997 $abc$35911$n4270
.sym 54998 $abc$35911$n4271
.sym 54999 $abc$35911$n4272
.sym 55000 $abc$35911$n4273
.sym 55001 $abc$35911$n4274
.sym 55002 $abc$35911$n4278_1
.sym 55005 $abc$35911$n4278_1
.sym 55006 $abc$35911$n3925
.sym 55007 picorv32.reg_pc[19]
.sym 55008 $abc$35911$n3003
.sym 55009 $abc$35911$n4262
.sym 55010 basesoc_picorv327[11]
.sym 55011 basesoc_picorv327[20]
.sym 55012 basesoc_picorv327[13]
.sym 55013 $abc$35911$n4259
.sym 55014 picorv32.cpuregs_rs1[8]
.sym 55015 basesoc_picorv328[30]
.sym 55016 $abc$35911$n4385
.sym 55017 basesoc_picorv327[8]
.sym 55019 $abc$35911$n3606
.sym 55020 $abc$35911$n232
.sym 55021 $abc$35911$n3604_1
.sym 55022 $abc$35911$n4582
.sym 55023 basesoc_picorv327[31]
.sym 55024 $abc$35911$n4264
.sym 55025 $abc$35911$n6999
.sym 55026 $abc$35911$n4570
.sym 55027 $abc$35911$n3032
.sym 55028 picorv32.reg_next_pc[8]
.sym 55029 $abc$35911$n3899
.sym 55035 $abc$35911$n3796_1
.sym 55038 $abc$35911$n4552
.sym 55039 $abc$35911$n3689
.sym 55040 $abc$35911$n4691
.sym 55041 $abc$35911$n4751
.sym 55043 $abc$35911$n3683
.sym 55044 $abc$35911$n3687
.sym 55047 $abc$35911$n4690
.sym 55048 $abc$35911$n4750
.sym 55049 $abc$35911$n4692
.sym 55050 $abc$35911$n4752
.sym 55052 $abc$35911$n4555
.sym 55053 $abc$35911$n4618
.sym 55055 picorv32.irq_state[0]
.sym 55057 $abc$35911$n4606
.sym 55059 $abc$35911$n3710
.sym 55063 $abc$35911$n3060
.sym 55064 $abc$35911$n3714
.sym 55065 picorv32.reg_next_pc[29]
.sym 55068 $abc$35911$n4751
.sym 55069 $abc$35911$n3060
.sym 55070 $abc$35911$n3689
.sym 55071 $abc$35911$n4691
.sym 55075 $abc$35911$n3714
.sym 55076 $abc$35911$n4555
.sym 55077 $abc$35911$n3687
.sym 55080 picorv32.irq_state[0]
.sym 55081 picorv32.reg_next_pc[29]
.sym 55082 $abc$35911$n3796_1
.sym 55083 $abc$35911$n3683
.sym 55086 $abc$35911$n4552
.sym 55088 $abc$35911$n3710
.sym 55089 $abc$35911$n3687
.sym 55092 $abc$35911$n4750
.sym 55093 $abc$35911$n4690
.sym 55094 $abc$35911$n3689
.sym 55095 $abc$35911$n3060
.sym 55098 $abc$35911$n4692
.sym 55099 $abc$35911$n4752
.sym 55100 $abc$35911$n3060
.sym 55101 $abc$35911$n3689
.sym 55104 $abc$35911$n4606
.sym 55111 $abc$35911$n4618
.sym 55114 $abc$35911$n3068_$glb_ce
.sym 55115 clk12_$glb_clk
.sym 55116 $abc$35911$n232_$glb_sr
.sym 55117 $abc$35911$n4275
.sym 55118 $abc$35911$n4276
.sym 55119 $abc$35911$n4277
.sym 55120 $abc$35911$n4278
.sym 55121 $abc$35911$n4279
.sym 55122 $abc$35911$n4280
.sym 55123 $abc$35911$n4281
.sym 55124 $abc$35911$n4282
.sym 55125 $abc$35911$n3796_1
.sym 55126 $abc$35911$n4272
.sym 55129 $abc$35911$n3683
.sym 55130 $abc$35911$n6993
.sym 55131 $abc$35911$n4085
.sym 55132 picorv32.cpuregs_rs1[19]
.sym 55133 picorv32.decoded_imm[23]
.sym 55134 picorv32.decoded_imm[31]
.sym 55135 picorv32.latched_stalu
.sym 55136 picorv32.decoded_imm[20]
.sym 55137 basesoc_picorv327[17]
.sym 55138 $abc$35911$n5402
.sym 55139 picorv32.reg_pc[22]
.sym 55140 picorv32.reg_pc[14]
.sym 55141 $abc$35911$n4361
.sym 55142 $abc$35911$n7010
.sym 55143 picorv32.mem_rdata_q[28]
.sym 55144 picorv32.instr_lui
.sym 55145 $abc$35911$n4588
.sym 55146 picorv32.reg_next_pc[3]
.sym 55147 $abc$35911$n5382
.sym 55148 $abc$35911$n2884_1
.sym 55149 $abc$35911$n4540
.sym 55150 picorv32.reg_pc[25]
.sym 55151 $abc$35911$n3748_1
.sym 55152 $abc$35911$n4402
.sym 55158 $abc$35911$n4558
.sym 55161 $abc$35911$n4555
.sym 55165 $abc$35911$n4546
.sym 55166 $abc$35911$n4543
.sym 55169 $abc$35911$n4549
.sym 55176 $abc$35911$n4540
.sym 55180 $abc$35911$n4552
.sym 55188 $abc$35911$n4537
.sym 55190 $nextpnr_ICESTORM_LC_10$O
.sym 55192 $abc$35911$n4537
.sym 55196 $auto$alumacc.cc:474:replace_alu$6002.C[4]
.sym 55198 $abc$35911$n4540
.sym 55202 $auto$alumacc.cc:474:replace_alu$6002.C[5]
.sym 55204 $abc$35911$n4543
.sym 55206 $auto$alumacc.cc:474:replace_alu$6002.C[4]
.sym 55208 $auto$alumacc.cc:474:replace_alu$6002.C[6]
.sym 55211 $abc$35911$n4546
.sym 55212 $auto$alumacc.cc:474:replace_alu$6002.C[5]
.sym 55214 $auto$alumacc.cc:474:replace_alu$6002.C[7]
.sym 55217 $abc$35911$n4549
.sym 55218 $auto$alumacc.cc:474:replace_alu$6002.C[6]
.sym 55220 $auto$alumacc.cc:474:replace_alu$6002.C[8]
.sym 55222 $abc$35911$n4552
.sym 55224 $auto$alumacc.cc:474:replace_alu$6002.C[7]
.sym 55226 $auto$alumacc.cc:474:replace_alu$6002.C[9]
.sym 55228 $abc$35911$n4555
.sym 55230 $auto$alumacc.cc:474:replace_alu$6002.C[8]
.sym 55232 $auto$alumacc.cc:474:replace_alu$6002.C[10]
.sym 55234 $abc$35911$n4558
.sym 55236 $auto$alumacc.cc:474:replace_alu$6002.C[9]
.sym 55240 $abc$35911$n4588
.sym 55241 picorv32.decoded_imm[25]
.sym 55242 $abc$35911$n4540
.sym 55243 picorv32.decoded_imm[8]
.sym 55244 $abc$35911$n4594
.sym 55245 $abc$35911$n3899
.sym 55246 picorv32.cpuregs_wrdata[3]
.sym 55247 $abc$35911$n4408_1
.sym 55252 $abc$35911$n5438_1
.sym 55253 picorv32.decoded_imm_uj[15]
.sym 55254 basesoc_picorv327[1]
.sym 55255 picorv32.decoded_imm[28]
.sym 55256 picorv32.reg_pc[26]
.sym 55257 $abc$35911$n4071_1
.sym 55258 $abc$35911$n4296_1
.sym 55259 picorv32.reg_next_pc[11]
.sym 55260 basesoc_picorv327[28]
.sym 55261 picorv32.decoded_imm[31]
.sym 55262 basesoc_picorv327[26]
.sym 55263 picorv32.reg_pc[29]
.sym 55264 picorv32.mem_rdata_q[31]
.sym 55265 $abc$35911$n4688
.sym 55266 $abc$35911$n5406
.sym 55267 $abc$35911$n231
.sym 55268 $abc$35911$n2871_1
.sym 55269 $abc$35911$n3683
.sym 55270 $abc$35911$n3392_1
.sym 55271 $abc$35911$n4242
.sym 55272 $abc$35911$n5400
.sym 55273 $abc$35911$n7016
.sym 55274 $abc$35911$n3612
.sym 55276 $auto$alumacc.cc:474:replace_alu$6002.C[10]
.sym 55286 $abc$35911$n4561
.sym 55292 $abc$35911$n4579
.sym 55294 $abc$35911$n4582
.sym 55298 $abc$35911$n4570
.sym 55302 $abc$35911$n4573
.sym 55304 $abc$35911$n4576
.sym 55310 $abc$35911$n4564
.sym 55311 $abc$35911$n4567
.sym 55313 $auto$alumacc.cc:474:replace_alu$6002.C[11]
.sym 55315 $abc$35911$n4561
.sym 55317 $auto$alumacc.cc:474:replace_alu$6002.C[10]
.sym 55319 $auto$alumacc.cc:474:replace_alu$6002.C[12]
.sym 55321 $abc$35911$n4564
.sym 55323 $auto$alumacc.cc:474:replace_alu$6002.C[11]
.sym 55325 $auto$alumacc.cc:474:replace_alu$6002.C[13]
.sym 55327 $abc$35911$n4567
.sym 55329 $auto$alumacc.cc:474:replace_alu$6002.C[12]
.sym 55331 $auto$alumacc.cc:474:replace_alu$6002.C[14]
.sym 55334 $abc$35911$n4570
.sym 55335 $auto$alumacc.cc:474:replace_alu$6002.C[13]
.sym 55337 $auto$alumacc.cc:474:replace_alu$6002.C[15]
.sym 55339 $abc$35911$n4573
.sym 55341 $auto$alumacc.cc:474:replace_alu$6002.C[14]
.sym 55343 $auto$alumacc.cc:474:replace_alu$6002.C[16]
.sym 55346 $abc$35911$n4576
.sym 55347 $auto$alumacc.cc:474:replace_alu$6002.C[15]
.sym 55349 $auto$alumacc.cc:474:replace_alu$6002.C[17]
.sym 55352 $abc$35911$n4579
.sym 55353 $auto$alumacc.cc:474:replace_alu$6002.C[16]
.sym 55355 $auto$alumacc.cc:474:replace_alu$6002.C[18]
.sym 55357 $abc$35911$n4582
.sym 55359 $auto$alumacc.cc:474:replace_alu$6002.C[17]
.sym 55363 $abc$35911$n3778_1
.sym 55364 $abc$35911$n3758_1
.sym 55365 picorv32.cpuregs_wrdata[17]
.sym 55366 picorv32.reg_next_pc[25]
.sym 55367 $abc$35911$n4403
.sym 55368 picorv32.reg_next_pc[19]
.sym 55369 $abc$35911$n4606
.sym 55370 $abc$35911$n3782_1
.sym 55375 picorv32.cpuregs_wrdata[13]
.sym 55376 picorv32.cpuregs_wrdata[3]
.sym 55377 $abc$35911$n3835
.sym 55378 picorv32.decoded_imm[8]
.sym 55379 picorv32.reg_next_pc[21]
.sym 55380 $abc$35911$n4579
.sym 55381 picorv32.cpuregs_wrdata[10]
.sym 55382 $abc$35911$n3691
.sym 55383 picorv32.is_lui_auipc_jal
.sym 55384 picorv32.cpuregs_wrdata[14]
.sym 55385 $abc$35911$n3740_1
.sym 55386 $abc$35911$n4540
.sym 55388 $abc$35911$n2959_1
.sym 55389 picorv32.decoded_imm_uj[8]
.sym 55390 $abc$35911$n6991
.sym 55391 $abc$35911$n3026
.sym 55395 count[2]
.sym 55396 $PACKER_VCC_NET
.sym 55397 $PACKER_VCC_NET
.sym 55398 picorv32.reg_out[9]
.sym 55399 $auto$alumacc.cc:474:replace_alu$6002.C[18]
.sym 55404 $abc$35911$n4588
.sym 55408 $abc$35911$n4594
.sym 55419 $abc$35911$n4600
.sym 55421 $abc$35911$n4603
.sym 55426 $abc$35911$n4606
.sym 55429 $abc$35911$n4591
.sym 55430 $abc$35911$n4585
.sym 55431 $abc$35911$n4597
.sym 55436 $auto$alumacc.cc:474:replace_alu$6002.C[19]
.sym 55438 $abc$35911$n4585
.sym 55440 $auto$alumacc.cc:474:replace_alu$6002.C[18]
.sym 55442 $auto$alumacc.cc:474:replace_alu$6002.C[20]
.sym 55444 $abc$35911$n4588
.sym 55446 $auto$alumacc.cc:474:replace_alu$6002.C[19]
.sym 55448 $auto$alumacc.cc:474:replace_alu$6002.C[21]
.sym 55451 $abc$35911$n4591
.sym 55452 $auto$alumacc.cc:474:replace_alu$6002.C[20]
.sym 55454 $auto$alumacc.cc:474:replace_alu$6002.C[22]
.sym 55456 $abc$35911$n4594
.sym 55458 $auto$alumacc.cc:474:replace_alu$6002.C[21]
.sym 55460 $auto$alumacc.cc:474:replace_alu$6002.C[23]
.sym 55463 $abc$35911$n4597
.sym 55464 $auto$alumacc.cc:474:replace_alu$6002.C[22]
.sym 55466 $auto$alumacc.cc:474:replace_alu$6002.C[24]
.sym 55468 $abc$35911$n4600
.sym 55470 $auto$alumacc.cc:474:replace_alu$6002.C[23]
.sym 55472 $auto$alumacc.cc:474:replace_alu$6002.C[25]
.sym 55474 $abc$35911$n4603
.sym 55476 $auto$alumacc.cc:474:replace_alu$6002.C[24]
.sym 55478 $auto$alumacc.cc:474:replace_alu$6002.C[26]
.sym 55480 $abc$35911$n4606
.sym 55482 $auto$alumacc.cc:474:replace_alu$6002.C[25]
.sym 55486 picorv32.decoded_imm_uj[26]
.sym 55487 $abc$35911$n4446_1
.sym 55488 $abc$35911$n3804
.sym 55489 picorv32.cpuregs_wrdata[31]
.sym 55490 $abc$35911$n4428
.sym 55491 $abc$35911$n4615
.sym 55492 $abc$35911$n3792_1
.sym 55493 picorv32.decoded_imm_uj[8]
.sym 55498 picorv32.decoded_imm_uj[13]
.sym 55499 picorv32.cpu_state[4]
.sym 55500 picorv32.cpu_state[3]
.sym 55501 picorv32.mem_rdata_q[28]
.sym 55502 picorv32.decoded_imm_uj[11]
.sym 55503 picorv32.instr_auipc
.sym 55504 picorv32.decoded_imm_uj[24]
.sym 55505 picorv32.cpuregs_rs1[15]
.sym 55506 $abc$35911$n3409
.sym 55507 $abc$35911$n3060
.sym 55508 $abc$35911$n4763
.sym 55509 picorv32.decoded_imm_uj[21]
.sym 55511 $abc$35911$n3032
.sym 55512 $abc$35911$n3039
.sym 55513 $abc$35911$n3029
.sym 55514 picorv32.mem_rdata_q[29]
.sym 55516 $abc$35911$n3480_1
.sym 55517 $abc$35911$n232
.sym 55518 $abc$35911$n6999
.sym 55520 $abc$35911$n4768
.sym 55521 $abc$35911$n5688
.sym 55522 $auto$alumacc.cc:474:replace_alu$6002.C[26]
.sym 55527 $abc$35911$n3778_1
.sym 55530 $abc$35911$n4609
.sym 55534 $abc$35911$n3687
.sym 55535 $abc$35911$n3685
.sym 55539 $abc$35911$n4612
.sym 55542 $abc$35911$n4621
.sym 55547 picorv32.reg_next_pc[31]
.sym 55551 $abc$35911$n4603
.sym 55553 $abc$35911$n3804
.sym 55555 $abc$35911$n4618
.sym 55556 $abc$35911$n4615
.sym 55558 $abc$35911$n4624
.sym 55559 $auto$alumacc.cc:474:replace_alu$6002.C[27]
.sym 55561 $abc$35911$n4609
.sym 55563 $auto$alumacc.cc:474:replace_alu$6002.C[26]
.sym 55565 $auto$alumacc.cc:474:replace_alu$6002.C[28]
.sym 55568 $abc$35911$n4612
.sym 55569 $auto$alumacc.cc:474:replace_alu$6002.C[27]
.sym 55571 $auto$alumacc.cc:474:replace_alu$6002.C[29]
.sym 55574 $abc$35911$n4615
.sym 55575 $auto$alumacc.cc:474:replace_alu$6002.C[28]
.sym 55577 $auto$alumacc.cc:474:replace_alu$6002.C[30]
.sym 55580 $abc$35911$n4618
.sym 55581 $auto$alumacc.cc:474:replace_alu$6002.C[29]
.sym 55583 $auto$alumacc.cc:474:replace_alu$6002.C[31]
.sym 55586 $abc$35911$n4621
.sym 55587 $auto$alumacc.cc:474:replace_alu$6002.C[30]
.sym 55591 $abc$35911$n4624
.sym 55593 $auto$alumacc.cc:474:replace_alu$6002.C[31]
.sym 55596 $abc$35911$n3778_1
.sym 55597 $abc$35911$n4603
.sym 55599 $abc$35911$n3687
.sym 55602 $abc$35911$n3804
.sym 55603 picorv32.reg_next_pc[31]
.sym 55604 $abc$35911$n3685
.sym 55606 $abc$35911$n3068_$glb_ce
.sym 55607 clk12_$glb_clk
.sym 55608 $abc$35911$n232_$glb_sr
.sym 55609 $abc$35911$n3103
.sym 55610 $abc$35911$n3480_1
.sym 55611 count[6]
.sym 55612 basesoc_picorv32_mem_valid
.sym 55613 $abc$35911$n4447
.sym 55614 picorv32.cpuregs_wrdata[1]
.sym 55615 $abc$35911$n3467
.sym 55616 $abc$35911$n3033
.sym 55617 $PACKER_VCC_NET
.sym 55619 $abc$35911$n5755
.sym 55620 $PACKER_VCC_NET
.sym 55621 picorv32.reg_next_pc[29]
.sym 55622 $abc$35911$n2871_1
.sym 55623 picorv32.cpu_state[3]
.sym 55624 sys_rst
.sym 55625 picorv32.irq_pending[4]
.sym 55626 basesoc_timer0_eventmanager_storage
.sym 55627 picorv32.mem_wordsize[0]
.sym 55628 picorv32.decoded_imm_uj[26]
.sym 55629 $abc$35911$n3869_1
.sym 55630 $abc$35911$n4122
.sym 55631 $abc$35911$n3685
.sym 55632 picorv32.reg_out[10]
.sym 55633 $abc$35911$n4361
.sym 55634 picorv32.mem_rdata_q[28]
.sym 55636 picorv32.cpuregs_wrdata[1]
.sym 55639 $abc$35911$n5763
.sym 55640 picorv32.decoded_imm_uj[28]
.sym 55641 picorv32.latched_compr
.sym 55642 $abc$35911$n7010
.sym 55643 count[3]
.sym 55664 count[7]
.sym 55666 $PACKER_VCC_NET
.sym 55667 count[2]
.sym 55669 count[3]
.sym 55672 count[0]
.sym 55673 count[1]
.sym 55676 count[6]
.sym 55678 count[5]
.sym 55680 count[4]
.sym 55682 $nextpnr_ICESTORM_LC_9$O
.sym 55685 count[0]
.sym 55688 $auto$alumacc.cc:474:replace_alu$5996.C[2]
.sym 55690 $PACKER_VCC_NET
.sym 55691 count[1]
.sym 55694 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 55696 count[2]
.sym 55697 $PACKER_VCC_NET
.sym 55698 $auto$alumacc.cc:474:replace_alu$5996.C[2]
.sym 55700 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 55702 $PACKER_VCC_NET
.sym 55703 count[3]
.sym 55704 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 55706 $auto$alumacc.cc:474:replace_alu$5996.C[5]
.sym 55708 count[4]
.sym 55709 $PACKER_VCC_NET
.sym 55710 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 55712 $auto$alumacc.cc:474:replace_alu$5996.C[6]
.sym 55714 $PACKER_VCC_NET
.sym 55715 count[5]
.sym 55716 $auto$alumacc.cc:474:replace_alu$5996.C[5]
.sym 55718 $auto$alumacc.cc:474:replace_alu$5996.C[7]
.sym 55720 count[6]
.sym 55721 $PACKER_VCC_NET
.sym 55722 $auto$alumacc.cc:474:replace_alu$5996.C[6]
.sym 55724 $auto$alumacc.cc:474:replace_alu$5996.C[8]
.sym 55726 $PACKER_VCC_NET
.sym 55727 count[7]
.sym 55728 $auto$alumacc.cc:474:replace_alu$5996.C[7]
.sym 55732 count[13]
.sym 55733 count[14]
.sym 55734 $abc$35911$n2839
.sym 55735 count[11]
.sym 55736 $abc$35911$n2835
.sym 55737 count[15]
.sym 55738 count[4]
.sym 55739 count[12]
.sym 55744 picorv32.reg_out[8]
.sym 55745 picorv32.cpu_state[0]
.sym 55746 $abc$35911$n4129
.sym 55747 $abc$35911$n2910
.sym 55748 $abc$35911$n4373
.sym 55749 $abc$35911$n2904
.sym 55750 picorv32.decoded_imm_uj[6]
.sym 55751 $abc$35911$n3481_1
.sym 55752 $abc$35911$n2902
.sym 55753 picorv32.mem_rdata_q[12]
.sym 55754 picorv32.mem_rdata_q[14]
.sym 55755 picorv32.instr_retirq
.sym 55757 $abc$35911$n5753
.sym 55758 count[0]
.sym 55759 picorv32.reg_next_pc[31]
.sym 55760 $abc$35911$n231
.sym 55761 picorv32.mem_rdata_q[31]
.sym 55763 $abc$35911$n4242
.sym 55764 $abc$35911$n5400
.sym 55766 $abc$35911$n7016
.sym 55767 picorv32.mem_rdata_q[31]
.sym 55768 $auto$alumacc.cc:474:replace_alu$5996.C[8]
.sym 55781 $PACKER_VCC_NET
.sym 55782 count[9]
.sym 55784 $PACKER_VCC_NET
.sym 55790 count[10]
.sym 55794 count[15]
.sym 55795 count[8]
.sym 55796 count[12]
.sym 55797 count[13]
.sym 55798 count[14]
.sym 55800 count[11]
.sym 55805 $auto$alumacc.cc:474:replace_alu$5996.C[9]
.sym 55807 $PACKER_VCC_NET
.sym 55808 count[8]
.sym 55809 $auto$alumacc.cc:474:replace_alu$5996.C[8]
.sym 55811 $auto$alumacc.cc:474:replace_alu$5996.C[10]
.sym 55813 count[9]
.sym 55814 $PACKER_VCC_NET
.sym 55815 $auto$alumacc.cc:474:replace_alu$5996.C[9]
.sym 55817 $auto$alumacc.cc:474:replace_alu$5996.C[11]
.sym 55819 count[10]
.sym 55820 $PACKER_VCC_NET
.sym 55821 $auto$alumacc.cc:474:replace_alu$5996.C[10]
.sym 55823 $auto$alumacc.cc:474:replace_alu$5996.C[12]
.sym 55825 count[11]
.sym 55826 $PACKER_VCC_NET
.sym 55827 $auto$alumacc.cc:474:replace_alu$5996.C[11]
.sym 55829 $auto$alumacc.cc:474:replace_alu$5996.C[13]
.sym 55831 count[12]
.sym 55832 $PACKER_VCC_NET
.sym 55833 $auto$alumacc.cc:474:replace_alu$5996.C[12]
.sym 55835 $auto$alumacc.cc:474:replace_alu$5996.C[14]
.sym 55837 $PACKER_VCC_NET
.sym 55838 count[13]
.sym 55839 $auto$alumacc.cc:474:replace_alu$5996.C[13]
.sym 55841 $auto$alumacc.cc:474:replace_alu$5996.C[15]
.sym 55843 $PACKER_VCC_NET
.sym 55844 count[14]
.sym 55845 $auto$alumacc.cc:474:replace_alu$5996.C[14]
.sym 55847 $auto$alumacc.cc:474:replace_alu$5996.C[16]
.sym 55849 $PACKER_VCC_NET
.sym 55850 count[15]
.sym 55851 $auto$alumacc.cc:474:replace_alu$5996.C[15]
.sym 55855 $abc$35911$n2838
.sym 55856 count[10]
.sym 55857 $abc$35911$n2906
.sym 55858 $abc$35911$n2841
.sym 55859 $abc$35911$n2840_1
.sym 55860 $abc$35911$n2908
.sym 55861 count[8]
.sym 55862 count[0]
.sym 55867 picorv32.is_lui_auipc_jal
.sym 55868 $abc$35911$n5761
.sym 55869 picorv32.cpuregs_rs1[12]
.sym 55870 $PACKER_VCC_NET
.sym 55871 picorv32.cpuregs_rs1[2]
.sym 55872 picorv32.mem_rdata_q[26]
.sym 55873 picorv32.mem_rdata_q[28]
.sym 55874 $abc$35911$n3835
.sym 55875 picorv32.decoded_rs2[0]
.sym 55876 picorv32.cpuregs_rs1[14]
.sym 55877 $PACKER_VCC_NET
.sym 55878 $PACKER_GND_NET
.sym 55879 count[2]
.sym 55881 picorv32.reg_out[24]
.sym 55882 picorv32.reg_out[9]
.sym 55883 $abc$35911$n2835
.sym 55886 picorv32.reg_out[22]
.sym 55889 $PACKER_VCC_NET
.sym 55891 $auto$alumacc.cc:474:replace_alu$5996.C[16]
.sym 55896 count[16]
.sym 55897 count[17]
.sym 55900 count[18]
.sym 55902 count[19]
.sym 55906 $abc$35911$n5759
.sym 55908 $abc$35911$n2835
.sym 55911 $abc$35911$n5763
.sym 55914 $abc$35911$n5755
.sym 55915 $PACKER_VCC_NET
.sym 55917 $abc$35911$n5753
.sym 55923 $PACKER_VCC_NET
.sym 55928 $auto$alumacc.cc:474:replace_alu$5996.C[17]
.sym 55930 $PACKER_VCC_NET
.sym 55931 count[16]
.sym 55932 $auto$alumacc.cc:474:replace_alu$5996.C[16]
.sym 55934 $auto$alumacc.cc:474:replace_alu$5996.C[18]
.sym 55936 $PACKER_VCC_NET
.sym 55937 count[17]
.sym 55938 $auto$alumacc.cc:474:replace_alu$5996.C[17]
.sym 55940 $auto$alumacc.cc:474:replace_alu$5996.C[19]
.sym 55942 $PACKER_VCC_NET
.sym 55943 count[18]
.sym 55944 $auto$alumacc.cc:474:replace_alu$5996.C[18]
.sym 55947 $PACKER_VCC_NET
.sym 55948 count[19]
.sym 55950 $auto$alumacc.cc:474:replace_alu$5996.C[19]
.sym 55954 $abc$35911$n5753
.sym 55956 $abc$35911$n2835
.sym 55959 $abc$35911$n2835
.sym 55960 $abc$35911$n5755
.sym 55966 $abc$35911$n2835
.sym 55968 $abc$35911$n5759
.sym 55972 $abc$35911$n5763
.sym 55973 $abc$35911$n2835
.sym 55975 $PACKER_VCC_NET
.sym 55976 clk12_$glb_clk
.sym 55977 sys_rst_$glb_sr
.sym 55978 $abc$35911$n4437_1
.sym 55979 picorv32.mem_rdata_q[30]
.sym 55980 picorv32.reg_out[31]
.sym 55981 picorv32.reg_out[27]
.sym 55982 $abc$35911$n4319
.sym 55983 $abc$35911$n4318_1
.sym 55984 $abc$35911$n5749
.sym 55985 picorv32.reg_out[24]
.sym 55990 $abc$35911$n5781
.sym 55991 picorv32.latched_rd[1]
.sym 55992 $abc$35911$n3529
.sym 55993 picorv32.decoded_rd[2]
.sym 55994 $abc$35911$n5783
.sym 55995 picorv32.decoded_imm_uj[9]
.sym 55996 count[18]
.sym 55997 picorv32.decoded_rd[1]
.sym 55998 $abc$35911$n5787
.sym 55999 picorv32.instr_waitirq
.sym 56000 count[16]
.sym 56001 picorv32.mem_rdata_q[26]
.sym 56003 $abc$35911$n3039
.sym 56004 $abc$35911$n3121
.sym 56005 picorv32.cpuregs_rs1[14]
.sym 56006 $abc$35911$n6999
.sym 56007 $abc$35911$n5749
.sym 56010 $abc$35911$n3032
.sym 56011 picorv32.irq_pending[18]
.sym 56012 $abc$35911$n3029
.sym 56013 picorv32.mem_rdata_q[30]
.sym 56021 picorv32.irq_mask[27]
.sym 56024 picorv32.irq_mask[24]
.sym 56026 count[0]
.sym 56027 picorv32.cpu_state[0]
.sym 56030 $abc$35911$n3013
.sym 56031 $abc$35911$n4296_1
.sym 56032 sys_rst
.sym 56033 picorv32.cpu_state[4]
.sym 56034 $abc$35911$n4277_1
.sym 56035 picorv32.irq_pending[31]
.sym 56037 basesoc_picorv327[31]
.sym 56042 $abc$35911$n4278_1
.sym 56043 $abc$35911$n2835
.sym 56044 picorv32.irq_pending[27]
.sym 56045 $abc$35911$n4295
.sym 56047 $abc$35911$n200
.sym 56048 count[1]
.sym 56049 $abc$35911$n3409
.sym 56050 picorv32.irq_pending[24]
.sym 56053 $abc$35911$n4295
.sym 56054 picorv32.irq_mask[27]
.sym 56055 $abc$35911$n3409
.sym 56058 picorv32.cpu_state[0]
.sym 56059 basesoc_picorv327[31]
.sym 56060 picorv32.cpu_state[4]
.sym 56061 picorv32.irq_pending[31]
.sym 56064 picorv32.irq_pending[27]
.sym 56065 $abc$35911$n4296_1
.sym 56067 picorv32.cpu_state[0]
.sym 56070 $abc$35911$n2835
.sym 56072 count[0]
.sym 56073 sys_rst
.sym 56076 $abc$35911$n4277_1
.sym 56077 $abc$35911$n3409
.sym 56079 picorv32.irq_mask[24]
.sym 56084 $abc$35911$n2835
.sym 56085 count[1]
.sym 56091 $abc$35911$n200
.sym 56094 picorv32.cpu_state[0]
.sym 56095 picorv32.irq_pending[24]
.sym 56096 $abc$35911$n4278_1
.sym 56098 $abc$35911$n3013
.sym 56099 clk12_$glb_clk
.sym 56100 sys_rst_$glb_sr
.sym 56101 $abc$35911$n4282_1
.sym 56102 $abc$35911$n4253_1
.sym 56103 $abc$35911$n4252_1
.sym 56104 picorv32.reg_out[22]
.sym 56105 $abc$35911$n4283
.sym 56106 $abc$35911$n4259_1
.sym 56107 $abc$35911$n4258_1
.sym 56108 $abc$35911$n4241
.sym 56109 $PACKER_VCC_NET
.sym 56110 picorv32.cpuregs_rs1[24]
.sym 56113 picorv32.cpuregs_rs1[21]
.sym 56114 basesoc_picorv327[17]
.sym 56115 $abc$35911$n3409
.sym 56116 picorv32.reg_out[27]
.sym 56117 picorv32.cpuregs_rs1[28]
.sym 56118 picorv32.cpu_state[3]
.sym 56119 picorv32.cpuregs_rs1[13]
.sym 56120 picorv32.cpuregs_rs1[27]
.sym 56123 $abc$35911$n4129
.sym 56124 $abc$35911$n4170
.sym 56125 $abc$35911$n3030
.sym 56130 $abc$35911$n7010
.sym 56133 $abc$35911$n200
.sym 56136 picorv32.irq_mask[25]
.sym 56142 $abc$35911$n4272_1
.sym 56143 picorv32.cpuregs_rs1[21]
.sym 56145 $abc$35911$n3409
.sym 56146 picorv32.irq_pending[23]
.sym 56148 picorv32.irq_state[1]
.sym 56151 picorv32.irq_mask[22]
.sym 56152 picorv32.cpu_state[3]
.sym 56153 $abc$35911$n3121
.sym 56154 $abc$35911$n7008
.sym 56155 picorv32.cpu_state[0]
.sym 56157 picorv32.irq_mask[18]
.sym 56158 $abc$35911$n4266_1
.sym 56161 picorv32.cpu_state[4]
.sym 56163 picorv32.irq_pending[18]
.sym 56165 basesoc_picorv327[23]
.sym 56166 picorv32.cpuregs_rs1[27]
.sym 56170 picorv32.irq_pending[22]
.sym 56171 $abc$35911$n4265_1
.sym 56172 picorv32.cpuregs_rs1[31]
.sym 56175 picorv32.irq_pending[23]
.sym 56176 picorv32.cpu_state[4]
.sym 56177 picorv32.cpu_state[0]
.sym 56178 basesoc_picorv327[23]
.sym 56182 picorv32.irq_mask[18]
.sym 56183 picorv32.irq_pending[18]
.sym 56184 picorv32.irq_state[1]
.sym 56190 picorv32.cpuregs_rs1[27]
.sym 56193 $abc$35911$n3409
.sym 56194 picorv32.irq_mask[22]
.sym 56196 $abc$35911$n4265_1
.sym 56200 $abc$35911$n7008
.sym 56201 $abc$35911$n4272_1
.sym 56202 picorv32.cpu_state[3]
.sym 56205 picorv32.irq_pending[22]
.sym 56206 $abc$35911$n4266_1
.sym 56208 picorv32.cpu_state[0]
.sym 56212 picorv32.cpuregs_rs1[21]
.sym 56219 picorv32.cpuregs_rs1[31]
.sym 56221 $abc$35911$n3121
.sym 56222 clk12_$glb_clk
.sym 56223 $abc$35911$n232_$glb_sr
.sym 56224 $abc$35911$n4217
.sym 56225 $abc$35911$n3031
.sym 56226 $abc$35911$n4289
.sym 56227 picorv32.irq_mask[19]
.sym 56228 $abc$35911$n4288_1
.sym 56229 $abc$35911$n4215
.sym 56230 picorv32.irq_mask[16]
.sym 56231 $abc$35911$n4240
.sym 56232 picorv32.cpuregs_wrdata[18]
.sym 56236 picorv32.reg_out[14]
.sym 56238 $abc$35911$n4221
.sym 56239 picorv32.cpu_state[0]
.sym 56240 picorv32.cpu_state[3]
.sym 56241 $abc$35911$n3047
.sym 56242 $abc$35911$n4129
.sym 56243 $abc$35911$n4254_1
.sym 56244 picorv32.decoded_imm_uj[19]
.sym 56245 picorv32.cpu_state[3]
.sym 56246 picorv32.cpuregs_rs1[15]
.sym 56247 picorv32.cpuregs_rs1[21]
.sym 56251 $abc$35911$n4242
.sym 56252 picorv32.cpuregs_rs1[29]
.sym 56258 picorv32.cpuregs_rs1[31]
.sym 56265 $abc$35911$n3030
.sym 56269 $abc$35911$n3032
.sym 56270 $abc$35911$n3029
.sym 56271 picorv32.irq_pending[16]
.sym 56272 picorv32.irq_mask[31]
.sym 56273 picorv32.irq_pending[31]
.sym 56274 picorv32.irq_pending[19]
.sym 56277 $abc$35911$n4271_1
.sym 56279 $abc$35911$n3409
.sym 56280 picorv32.irq_pending[25]
.sym 56282 $abc$35911$n3031
.sym 56283 $abc$35911$n3114
.sym 56284 picorv32.irq_mask[19]
.sym 56287 picorv32.irq_mask[23]
.sym 56289 picorv32.cpu_state[0]
.sym 56292 basesoc_picorv327[25]
.sym 56293 picorv32.cpu_state[4]
.sym 56295 picorv32.irq_mask[16]
.sym 56299 picorv32.irq_mask[31]
.sym 56301 picorv32.irq_pending[31]
.sym 56304 picorv32.irq_mask[19]
.sym 56307 picorv32.irq_pending[19]
.sym 56310 picorv32.irq_pending[25]
.sym 56311 picorv32.cpu_state[0]
.sym 56312 basesoc_picorv327[25]
.sym 56313 picorv32.cpu_state[4]
.sym 56316 $abc$35911$n3031
.sym 56317 $abc$35911$n3030
.sym 56318 $abc$35911$n3029
.sym 56319 $abc$35911$n3032
.sym 56322 picorv32.irq_pending[16]
.sym 56323 picorv32.irq_mask[16]
.sym 56328 picorv32.irq_pending[31]
.sym 56330 picorv32.irq_mask[31]
.sym 56334 picorv32.irq_pending[16]
.sym 56335 picorv32.irq_mask[16]
.sym 56340 $abc$35911$n4271_1
.sym 56342 $abc$35911$n3409
.sym 56343 picorv32.irq_mask[23]
.sym 56344 $abc$35911$n3114
.sym 56345 clk12_$glb_clk
.sym 56346 $abc$35911$n232_$glb_sr
.sym 56347 $abc$35911$n4300_1
.sym 56348 $abc$35911$n4301
.sym 56349 picorv32.irq_mask[28]
.sym 56351 picorv32.irq_mask[29]
.sym 56359 $abc$35911$n3409
.sym 56360 $abc$35911$n4129
.sym 56362 picorv32.irq_mask[19]
.sym 56363 picorv32.reg_out[26]
.sym 56364 $abc$35911$n4240
.sym 56365 picorv32.irq_mask[18]
.sym 56366 $abc$35911$n4178_1
.sym 56367 $abc$35911$n3409
.sym 56369 basesoc_picorv327[19]
.sym 56378 basesoc_picorv327[25]
.sym 56390 picorv32.irq_pending[28]
.sym 56393 picorv32.irq_pending[29]
.sym 56402 picorv32.cpu_state[4]
.sym 56406 picorv32.irq_mask[28]
.sym 56408 picorv32.irq_mask[29]
.sym 56411 basesoc_picorv327[28]
.sym 56414 picorv32.irq_pending[28]
.sym 56415 $abc$35911$n3114
.sym 56417 picorv32.cpu_state[0]
.sym 56423 picorv32.irq_mask[28]
.sym 56424 picorv32.irq_pending[28]
.sym 56427 picorv32.irq_pending[29]
.sym 56428 picorv32.irq_mask[29]
.sym 56433 picorv32.irq_mask[28]
.sym 56436 picorv32.irq_pending[28]
.sym 56453 picorv32.irq_pending[29]
.sym 56454 picorv32.irq_mask[29]
.sym 56463 basesoc_picorv327[28]
.sym 56464 picorv32.cpu_state[0]
.sym 56465 picorv32.cpu_state[4]
.sym 56466 picorv32.irq_pending[28]
.sym 56467 $abc$35911$n3114
.sym 56468 clk12_$glb_clk
.sym 56469 $abc$35911$n232_$glb_sr
.sym 56478 $abc$35911$n7013
.sym 56480 picorv32.irq_pending[29]
.sym 56488 $abc$35911$n4234
.sym 56514 $abc$35911$n3047
.sym 56538 $abc$35911$n3047
.sym 56572 basesoc_timer0_en_storage
.sym 56591 picorv32.instr_sub
.sym 56604 serial_tx
.sym 56611 basesoc_timer0_value[11]
.sym 56613 basesoc_timer0_value[15]
.sym 56616 $abc$35911$n4798_1
.sym 56624 $abc$35911$n4801_1
.sym 56627 basesoc_timer0_value[12]
.sym 56628 basesoc_timer0_value[23]
.sym 56629 $abc$35911$n2915
.sym 56633 basesoc_timer0_value_status[4]
.sym 56634 basesoc_timer0_value_status[12]
.sym 56635 basesoc_timer0_value[14]
.sym 56636 basesoc_timer0_value[4]
.sym 56650 basesoc_timer0_value_status[12]
.sym 56651 $abc$35911$n4801_1
.sym 56652 $abc$35911$n4798_1
.sym 56653 basesoc_timer0_value_status[4]
.sym 56659 basesoc_timer0_value[23]
.sym 56662 basesoc_timer0_value[14]
.sym 56668 basesoc_timer0_value[11]
.sym 56675 basesoc_timer0_value[15]
.sym 56682 basesoc_timer0_value[4]
.sym 56687 basesoc_timer0_value[12]
.sym 56690 $abc$35911$n2915
.sym 56691 clk12_$glb_clk
.sym 56692 sys_rst_$glb_sr
.sym 56697 $abc$35911$n3305
.sym 56698 basesoc_timer0_value[4]
.sym 56699 basesoc_timer0_value[20]
.sym 56700 $abc$35911$n3307
.sym 56701 $abc$35911$n4841
.sym 56702 $abc$35911$n3304
.sym 56703 $abc$35911$n5021
.sym 56704 basesoc_timer0_value[3]
.sym 56706 slave_sel_r[2]
.sym 56712 basesoc_timer0_en_storage
.sym 56713 $PACKER_VCC_NET
.sym 56716 basesoc_dat_w[3]
.sym 56720 user_btn2
.sym 56730 basesoc_timer0_value[0]
.sym 56732 basesoc_timer0_reload_storage[4]
.sym 56735 basesoc_timer0_value_status[23]
.sym 56738 basesoc_timer0_value[5]
.sym 56739 basesoc_timer0_value[8]
.sym 56740 basesoc_timer0_value[15]
.sym 56743 $abc$35911$n4798_1
.sym 56746 basesoc_timer0_value[12]
.sym 56753 basesoc_timer0_en_storage
.sym 56754 $abc$35911$n4844
.sym 56756 basesoc_timer0_value[14]
.sym 56757 basesoc_ctrl_reset_reset_r
.sym 56758 $abc$35911$n3274
.sym 56759 $abc$35911$n2996
.sym 56760 basesoc_timer0_load_storage[15]
.sym 56774 $PACKER_VCC_NET
.sym 56780 basesoc_timer0_value[6]
.sym 56783 basesoc_timer0_value[1]
.sym 56785 basesoc_timer0_value[2]
.sym 56786 basesoc_timer0_value[0]
.sym 56795 $PACKER_VCC_NET
.sym 56797 basesoc_timer0_value[5]
.sym 56799 basesoc_timer0_value[4]
.sym 56803 basesoc_timer0_value[7]
.sym 56805 basesoc_timer0_value[3]
.sym 56806 $nextpnr_ICESTORM_LC_5$O
.sym 56808 basesoc_timer0_value[0]
.sym 56812 $auto$alumacc.cc:474:replace_alu$5984.C[2]
.sym 56814 basesoc_timer0_value[1]
.sym 56815 $PACKER_VCC_NET
.sym 56818 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 56820 $PACKER_VCC_NET
.sym 56821 basesoc_timer0_value[2]
.sym 56822 $auto$alumacc.cc:474:replace_alu$5984.C[2]
.sym 56824 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 56826 basesoc_timer0_value[3]
.sym 56827 $PACKER_VCC_NET
.sym 56828 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 56830 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 56832 $PACKER_VCC_NET
.sym 56833 basesoc_timer0_value[4]
.sym 56834 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 56836 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 56838 $PACKER_VCC_NET
.sym 56839 basesoc_timer0_value[5]
.sym 56840 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 56842 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 56844 $PACKER_VCC_NET
.sym 56845 basesoc_timer0_value[6]
.sym 56846 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 56848 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 56850 basesoc_timer0_value[7]
.sym 56851 $PACKER_VCC_NET
.sym 56852 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 56856 basesoc_timer0_value[14]
.sym 56857 basesoc_timer0_value[15]
.sym 56858 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 56859 $abc$35911$n5043
.sym 56860 $abc$35911$n3308
.sym 56861 $abc$35911$n4840_1
.sym 56862 $abc$35911$n2913
.sym 56863 basesoc_timer0_value[13]
.sym 56865 basesoc_dat_w[5]
.sym 56868 basesoc_uart_phy_rx
.sym 56869 basesoc_dat_w[2]
.sym 56870 basesoc_dat_w[4]
.sym 56871 basesoc_dat_w[5]
.sym 56872 basesoc_picorv323[6]
.sym 56873 $abc$35911$n2975
.sym 56874 $abc$35911$n5935
.sym 56875 $abc$35911$n2995
.sym 56876 $abc$35911$n5938
.sym 56877 basesoc_timer0_load_storage[3]
.sym 56878 basesoc_timer0_reload_storage[20]
.sym 56879 $abc$35911$n3362_1
.sym 56880 basesoc_timer0_value[20]
.sym 56881 basesoc_dat_w[3]
.sym 56882 $abc$35911$n2947
.sym 56885 basesoc_timer0_value[22]
.sym 56887 basesoc_timer0_en_storage
.sym 56888 basesoc_dat_w[7]
.sym 56889 basesoc_timer0_value[7]
.sym 56890 $abc$35911$n5956
.sym 56891 $abc$35911$n2955_1
.sym 56892 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 56899 basesoc_timer0_value[10]
.sym 56904 basesoc_timer0_value[12]
.sym 56906 basesoc_timer0_value[8]
.sym 56909 basesoc_timer0_value[11]
.sym 56913 basesoc_timer0_value[14]
.sym 56914 basesoc_timer0_value[15]
.sym 56921 $PACKER_VCC_NET
.sym 56922 $PACKER_VCC_NET
.sym 56923 basesoc_timer0_value[9]
.sym 56928 basesoc_timer0_value[13]
.sym 56929 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 56931 $PACKER_VCC_NET
.sym 56932 basesoc_timer0_value[8]
.sym 56933 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 56935 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 56937 $PACKER_VCC_NET
.sym 56938 basesoc_timer0_value[9]
.sym 56939 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 56941 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 56943 $PACKER_VCC_NET
.sym 56944 basesoc_timer0_value[10]
.sym 56945 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 56947 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 56949 $PACKER_VCC_NET
.sym 56950 basesoc_timer0_value[11]
.sym 56951 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 56953 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 56955 basesoc_timer0_value[12]
.sym 56956 $PACKER_VCC_NET
.sym 56957 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 56959 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 56961 basesoc_timer0_value[13]
.sym 56962 $PACKER_VCC_NET
.sym 56963 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 56965 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 56967 $PACKER_VCC_NET
.sym 56968 basesoc_timer0_value[14]
.sym 56969 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 56971 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 56973 $PACKER_VCC_NET
.sym 56974 basesoc_timer0_value[15]
.sym 56975 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 56979 $abc$35911$n3300
.sym 56980 $abc$35911$n5467
.sym 56981 $abc$35911$n4829
.sym 56982 $abc$35911$n4803_1
.sym 56983 basesoc_timer0_value[19]
.sym 56984 $abc$35911$n4830_1
.sym 56985 basesoc_timer0_value[0]
.sym 56986 $abc$35911$n5051_1
.sym 56991 $abc$35911$n5953
.sym 56992 basesoc_timer0_value[2]
.sym 56993 basesoc_timer0_value[6]
.sym 56994 basesoc_dat_w[5]
.sym 56996 $abc$35911$n4846_1
.sym 56997 basesoc_timer0_value[11]
.sym 56998 array_muxed1[6]
.sym 56999 $abc$35911$n5962
.sym 57000 basesoc_timer0_value[12]
.sym 57001 $abc$35911$n5965
.sym 57003 $abc$35911$n5989
.sym 57005 $abc$35911$n2903
.sym 57006 $abc$35911$n3292
.sym 57008 basesoc_timer0_value[0]
.sym 57009 $abc$35911$n3289
.sym 57012 basesoc_timer0_value_status[23]
.sym 57013 $abc$35911$n5980
.sym 57014 basesoc_dat_w[1]
.sym 57015 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 57025 $PACKER_VCC_NET
.sym 57026 basesoc_timer0_value[22]
.sym 57028 basesoc_timer0_value[17]
.sym 57031 basesoc_timer0_value[18]
.sym 57032 basesoc_timer0_value[16]
.sym 57033 $PACKER_VCC_NET
.sym 57040 basesoc_timer0_value[20]
.sym 57042 basesoc_timer0_value[21]
.sym 57048 basesoc_timer0_value[23]
.sym 57049 basesoc_timer0_value[19]
.sym 57052 $auto$alumacc.cc:474:replace_alu$5984.C[17]
.sym 57054 basesoc_timer0_value[16]
.sym 57055 $PACKER_VCC_NET
.sym 57056 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 57058 $auto$alumacc.cc:474:replace_alu$5984.C[18]
.sym 57060 $PACKER_VCC_NET
.sym 57061 basesoc_timer0_value[17]
.sym 57062 $auto$alumacc.cc:474:replace_alu$5984.C[17]
.sym 57064 $auto$alumacc.cc:474:replace_alu$5984.C[19]
.sym 57066 $PACKER_VCC_NET
.sym 57067 basesoc_timer0_value[18]
.sym 57068 $auto$alumacc.cc:474:replace_alu$5984.C[18]
.sym 57070 $auto$alumacc.cc:474:replace_alu$5984.C[20]
.sym 57072 basesoc_timer0_value[19]
.sym 57073 $PACKER_VCC_NET
.sym 57074 $auto$alumacc.cc:474:replace_alu$5984.C[19]
.sym 57076 $auto$alumacc.cc:474:replace_alu$5984.C[21]
.sym 57078 $PACKER_VCC_NET
.sym 57079 basesoc_timer0_value[20]
.sym 57080 $auto$alumacc.cc:474:replace_alu$5984.C[20]
.sym 57082 $auto$alumacc.cc:474:replace_alu$5984.C[22]
.sym 57084 basesoc_timer0_value[21]
.sym 57085 $PACKER_VCC_NET
.sym 57086 $auto$alumacc.cc:474:replace_alu$5984.C[21]
.sym 57088 $auto$alumacc.cc:474:replace_alu$5984.C[23]
.sym 57090 $PACKER_VCC_NET
.sym 57091 basesoc_timer0_value[22]
.sym 57092 $auto$alumacc.cc:474:replace_alu$5984.C[22]
.sym 57094 $auto$alumacc.cc:474:replace_alu$5984.C[24]
.sym 57096 $PACKER_VCC_NET
.sym 57097 basesoc_timer0_value[23]
.sym 57098 $auto$alumacc.cc:474:replace_alu$5984.C[23]
.sym 57102 basesoc_timer0_value[9]
.sym 57103 $abc$35911$n5065_1
.sym 57104 $abc$35911$n4800_1
.sym 57105 $abc$35911$n5031
.sym 57106 basesoc_timer0_value[7]
.sym 57107 $abc$35911$n3278
.sym 57108 $abc$35911$n4832
.sym 57109 $abc$35911$n4799
.sym 57114 basesoc_timer0_value[21]
.sym 57115 basesoc_timer0_load_storage[19]
.sym 57116 basesoc_dat_w[1]
.sym 57117 basesoc_timer0_load_storage[0]
.sym 57121 user_btn2
.sym 57122 sys_rst
.sym 57123 $abc$35911$n5466_1
.sym 57124 basesoc_timer0_value[17]
.sym 57125 basesoc_timer0_load_storage[5]
.sym 57126 basesoc_timer0_reload_storage[18]
.sym 57127 basesoc_timer0_value[23]
.sym 57128 basesoc_adr[4]
.sym 57129 sys_rst
.sym 57131 $abc$35911$n4805
.sym 57133 sys_rst
.sym 57134 $abc$35911$n4798_1
.sym 57135 $abc$35911$n2873
.sym 57137 csrbankarray_sel_r
.sym 57138 $auto$alumacc.cc:474:replace_alu$5984.C[24]
.sym 57143 $PACKER_VCC_NET
.sym 57144 basesoc_timer0_value[27]
.sym 57146 basesoc_timer0_value[29]
.sym 57147 basesoc_timer0_value[25]
.sym 57151 $PACKER_VCC_NET
.sym 57155 basesoc_timer0_value[26]
.sym 57157 basesoc_timer0_value[28]
.sym 57166 basesoc_timer0_value[24]
.sym 57172 basesoc_timer0_value[30]
.sym 57173 basesoc_timer0_value[31]
.sym 57175 $auto$alumacc.cc:474:replace_alu$5984.C[25]
.sym 57177 basesoc_timer0_value[24]
.sym 57178 $PACKER_VCC_NET
.sym 57179 $auto$alumacc.cc:474:replace_alu$5984.C[24]
.sym 57181 $auto$alumacc.cc:474:replace_alu$5984.C[26]
.sym 57183 basesoc_timer0_value[25]
.sym 57184 $PACKER_VCC_NET
.sym 57185 $auto$alumacc.cc:474:replace_alu$5984.C[25]
.sym 57187 $auto$alumacc.cc:474:replace_alu$5984.C[27]
.sym 57189 basesoc_timer0_value[26]
.sym 57190 $PACKER_VCC_NET
.sym 57191 $auto$alumacc.cc:474:replace_alu$5984.C[26]
.sym 57193 $auto$alumacc.cc:474:replace_alu$5984.C[28]
.sym 57195 $PACKER_VCC_NET
.sym 57196 basesoc_timer0_value[27]
.sym 57197 $auto$alumacc.cc:474:replace_alu$5984.C[27]
.sym 57199 $auto$alumacc.cc:474:replace_alu$5984.C[29]
.sym 57201 basesoc_timer0_value[28]
.sym 57202 $PACKER_VCC_NET
.sym 57203 $auto$alumacc.cc:474:replace_alu$5984.C[28]
.sym 57205 $auto$alumacc.cc:474:replace_alu$5984.C[30]
.sym 57207 $PACKER_VCC_NET
.sym 57208 basesoc_timer0_value[29]
.sym 57209 $auto$alumacc.cc:474:replace_alu$5984.C[29]
.sym 57211 $auto$alumacc.cc:474:replace_alu$5984.C[31]
.sym 57213 $PACKER_VCC_NET
.sym 57214 basesoc_timer0_value[30]
.sym 57215 $auto$alumacc.cc:474:replace_alu$5984.C[30]
.sym 57218 basesoc_timer0_value[31]
.sym 57220 $PACKER_VCC_NET
.sym 57221 $auto$alumacc.cc:474:replace_alu$5984.C[31]
.sym 57225 $abc$35911$n5027
.sym 57226 $abc$35911$n5476_1
.sym 57227 $abc$35911$n4827_1
.sym 57228 array_muxed1[14]
.sym 57229 array_muxed1[3]
.sym 57230 array_muxed1[13]
.sym 57231 $abc$35911$n4875_1
.sym 57232 $abc$35911$n5477
.sym 57235 basesoc_picorv328[29]
.sym 57237 basesoc_timer0_load_storage[9]
.sym 57239 $abc$35911$n4804_1
.sym 57240 basesoc_timer0_reload_storage[26]
.sym 57241 basesoc_timer0_reload_storage[9]
.sym 57242 basesoc_adr[4]
.sym 57243 $abc$35911$n2873
.sym 57244 basesoc_timer0_value[9]
.sym 57245 basesoc_timer0_value[18]
.sym 57246 basesoc_timer0_reload_storage[6]
.sym 57247 $abc$35911$n4802
.sym 57248 $abc$35911$n5983
.sym 57249 $abc$35911$n3369
.sym 57251 $abc$35911$n2996
.sym 57253 spiflash_miso
.sym 57254 basesoc_ctrl_reset_reset_r
.sym 57255 $abc$35911$n3278
.sym 57256 basesoc_timer0_en_storage
.sym 57258 basesoc_timer0_load_storage[7]
.sym 57259 $abc$35911$n3356
.sym 57260 $abc$35911$n3381
.sym 57268 basesoc_dat_w[4]
.sym 57269 basesoc_timer0_value_status[7]
.sym 57270 $abc$35911$n3280
.sym 57273 $abc$35911$n6022
.sym 57274 $abc$35911$n4798_1
.sym 57275 basesoc_timer0_load_storage[23]
.sym 57276 basesoc_timer0_reload_storage[17]
.sym 57277 $abc$35911$n2903
.sym 57278 basesoc_dat_w[7]
.sym 57279 basesoc_timer0_eventmanager_status_w
.sym 57281 basesoc_timer0_reload_storage[31]
.sym 57284 basesoc_dat_w[1]
.sym 57285 $abc$35911$n5980
.sym 57288 $abc$35911$n4875_1
.sym 57289 $abc$35911$n3292
.sym 57294 $abc$35911$n4877_1
.sym 57296 basesoc_ctrl_reset_reset_r
.sym 57300 basesoc_dat_w[7]
.sym 57306 basesoc_dat_w[1]
.sym 57311 basesoc_timer0_reload_storage[31]
.sym 57312 $abc$35911$n6022
.sym 57313 basesoc_timer0_eventmanager_status_w
.sym 57319 basesoc_ctrl_reset_reset_r
.sym 57323 basesoc_timer0_load_storage[23]
.sym 57324 $abc$35911$n4798_1
.sym 57325 $abc$35911$n3280
.sym 57326 basesoc_timer0_value_status[7]
.sym 57329 $abc$35911$n5980
.sym 57330 basesoc_timer0_eventmanager_status_w
.sym 57331 basesoc_timer0_reload_storage[17]
.sym 57335 basesoc_dat_w[4]
.sym 57341 $abc$35911$n3292
.sym 57342 $abc$35911$n4875_1
.sym 57343 $abc$35911$n4877_1
.sym 57344 basesoc_timer0_reload_storage[31]
.sym 57345 $abc$35911$n2903
.sym 57346 clk12_$glb_clk
.sym 57347 sys_rst_$glb_sr
.sym 57349 array_muxed2[0]
.sym 57350 $abc$35911$n4959_1
.sym 57353 $abc$35911$n3526
.sym 57355 $abc$35911$n2996
.sym 57360 $PACKER_VCC_NET
.sym 57363 basesoc_timer0_value_status[7]
.sym 57364 csrbankarray_csrbank3_bitbang_en0_w
.sym 57365 $abc$35911$n2901
.sym 57366 $abc$35911$n3280
.sym 57367 user_btn2
.sym 57369 basesoc_timer0_reload_storage[9]
.sym 57370 array_muxed1[7]
.sym 57371 $abc$35911$n3427_1
.sym 57372 basesoc_dat_w[7]
.sym 57373 $abc$35911$n3352
.sym 57376 basesoc_picorv323[14]
.sym 57379 $abc$35911$n3022
.sym 57381 basesoc_dat_w[3]
.sym 57382 $abc$35911$n2947
.sym 57383 $abc$35911$n2955_1
.sym 57389 $abc$35911$n4856
.sym 57390 basesoc_timer0_value_status[21]
.sym 57391 basesoc_timer0_value_status[13]
.sym 57392 array_muxed1[6]
.sym 57394 basesoc_timer0_load_storage[17]
.sym 57395 array_muxed0[4]
.sym 57397 basesoc_timer0_load_storage[31]
.sym 57399 $abc$35911$n5075_1
.sym 57402 $abc$35911$n5047_1
.sym 57403 basesoc_timer0_value_status[5]
.sym 57404 basesoc_timer0_load_storage[13]
.sym 57410 $abc$35911$n4857_1
.sym 57411 $abc$35911$n4801_1
.sym 57415 $abc$35911$n3278
.sym 57416 basesoc_timer0_en_storage
.sym 57417 $abc$35911$n4798_1
.sym 57418 array_muxed1[7]
.sym 57420 $abc$35911$n4805
.sym 57422 $abc$35911$n4805
.sym 57423 basesoc_timer0_value_status[21]
.sym 57429 array_muxed0[4]
.sym 57435 array_muxed1[6]
.sym 57440 $abc$35911$n5075_1
.sym 57442 basesoc_timer0_load_storage[31]
.sym 57443 basesoc_timer0_en_storage
.sym 57448 array_muxed1[7]
.sym 57452 $abc$35911$n4798_1
.sym 57453 basesoc_timer0_value_status[13]
.sym 57454 basesoc_timer0_value_status[5]
.sym 57455 $abc$35911$n4801_1
.sym 57458 $abc$35911$n4856
.sym 57459 $abc$35911$n4857_1
.sym 57460 basesoc_timer0_load_storage[13]
.sym 57461 $abc$35911$n3278
.sym 57464 basesoc_timer0_load_storage[17]
.sym 57465 $abc$35911$n5047_1
.sym 57467 basesoc_timer0_en_storage
.sym 57469 clk12_$glb_clk
.sym 57470 sys_rst_$glb_sr
.sym 57471 $abc$35911$n4879_1
.sym 57472 $abc$35911$n4880_1
.sym 57473 $abc$35911$n5272
.sym 57474 basesoc_timer0_load_storage[4]
.sym 57475 basesoc_timer0_load_storage[7]
.sym 57477 basesoc_timer0_load_storage[1]
.sym 57478 $abc$35911$n5285_1
.sym 57479 basesoc_dat_w[7]
.sym 57481 basesoc_picorv328[26]
.sym 57483 $abc$35911$n2990_1
.sym 57484 basesoc_dat_w[3]
.sym 57485 $abc$35911$n3527_1
.sym 57486 $abc$35911$n3
.sym 57487 basesoc_adr[4]
.sym 57489 basesoc_dat_w[6]
.sym 57492 $abc$35911$n2723
.sym 57493 basesoc_dat_w[7]
.sym 57494 array_muxed0[1]
.sym 57495 $abc$35911$n3812
.sym 57496 basesoc_dat_w[6]
.sym 57497 $abc$35911$n3855
.sym 57499 picorv32.mem_wordsize[1]
.sym 57500 basesoc_dat_w[7]
.sym 57502 $abc$35911$n2753
.sym 57503 basesoc_uart_phy_storage[6]
.sym 57505 csrbankarray_csrbank3_bitbang_en0_w
.sym 57515 $abc$35911$n3855
.sym 57518 $abc$35911$n3381
.sym 57519 $abc$35911$n3536
.sym 57523 array_muxed2[3]
.sym 57526 csrbankarray_sel_r
.sym 57528 $abc$35911$n3812
.sym 57535 $abc$35911$n3182
.sym 57539 $abc$35911$n3022
.sym 57541 $abc$35911$n3815
.sym 57545 $abc$35911$n3815
.sym 57546 csrbankarray_sel_r
.sym 57547 $abc$35911$n3812
.sym 57548 $abc$35911$n3855
.sym 57551 $abc$35911$n3855
.sym 57552 $abc$35911$n3815
.sym 57553 csrbankarray_sel_r
.sym 57554 $abc$35911$n3812
.sym 57563 $abc$35911$n3536
.sym 57564 array_muxed2[3]
.sym 57565 $abc$35911$n3182
.sym 57566 $abc$35911$n3381
.sym 57591 $abc$35911$n3022
.sym 57592 clk12_$glb_clk
.sym 57595 $abc$35911$n4758_1
.sym 57596 basesoc_uart_phy_storage[6]
.sym 57597 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 57598 $abc$35911$n5280
.sym 57599 basesoc_bus_wishbone_dat_r[4]
.sym 57600 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 57601 $abc$35911$n5
.sym 57605 basesoc_picorv328[13]
.sym 57606 sys_rst
.sym 57608 $abc$35911$n3202
.sym 57610 user_btn2
.sym 57611 basesoc_dat_w[4]
.sym 57612 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 57613 basesoc_uart_phy_storage[3]
.sym 57615 basesoc_picorv323[5]
.sym 57616 $abc$35911$n5273_1
.sym 57617 basesoc_dat_w[1]
.sym 57618 basesoc_dat_w[6]
.sym 57619 basesoc_uart_phy_storage[22]
.sym 57621 basesoc_uart_phy_storage[18]
.sym 57622 $abc$35911$n3199
.sym 57625 basesoc_adr[1]
.sym 57626 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57627 $abc$35911$n3815
.sym 57628 sys_rst
.sym 57629 csrbankarray_sel_r
.sym 57635 $abc$35911$n7
.sym 57637 $abc$35911$n3815
.sym 57639 basesoc_picorv323[6]
.sym 57640 csrbankarray_sel_r
.sym 57641 basesoc_picorv328[14]
.sym 57643 $abc$35911$n3812
.sym 57644 $abc$35911$n3855
.sym 57646 $abc$35911$n3
.sym 57647 $abc$35911$n138
.sym 57653 basesoc_adr[0]
.sym 57659 picorv32.mem_wordsize[1]
.sym 57660 $abc$35911$n102
.sym 57662 $abc$35911$n2753
.sym 57665 basesoc_adr[1]
.sym 57666 $abc$35911$n5
.sym 57675 $abc$35911$n7
.sym 57680 basesoc_picorv323[6]
.sym 57681 picorv32.mem_wordsize[1]
.sym 57682 basesoc_picorv328[14]
.sym 57686 $abc$35911$n3812
.sym 57687 $abc$35911$n3815
.sym 57688 csrbankarray_sel_r
.sym 57689 $abc$35911$n3855
.sym 57694 $abc$35911$n3
.sym 57699 $abc$35911$n5
.sym 57704 basesoc_adr[0]
.sym 57705 $abc$35911$n138
.sym 57706 $abc$35911$n102
.sym 57707 basesoc_adr[1]
.sym 57714 $abc$35911$n2753
.sym 57715 clk12_$glb_clk
.sym 57717 basesoc_uart_phy_storage[2]
.sym 57718 basesoc_uart_phy_storage[10]
.sym 57719 $abc$35911$n5270
.sym 57721 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 57722 $abc$35911$n4759_1
.sym 57724 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 57727 $abc$35911$n4276
.sym 57729 $abc$35911$n6770
.sym 57730 basesoc_dat_w[2]
.sym 57731 basesoc_picorv328[25]
.sym 57732 basesoc_uart_phy_rx_busy
.sym 57733 basesoc_adr[0]
.sym 57734 csrbankarray_sel_r
.sym 57737 basesoc_picorv328[14]
.sym 57739 $abc$35911$n7
.sym 57740 $PACKER_VCC_NET
.sym 57741 basesoc_uart_phy_storage[21]
.sym 57742 basesoc_uart_phy_storage[3]
.sym 57746 $abc$35911$n3369
.sym 57747 basesoc_picorv323[0]
.sym 57748 $abc$35911$n2845
.sym 57749 $abc$35911$n2844
.sym 57752 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 57759 $abc$35911$n4782
.sym 57761 basesoc_adr[1]
.sym 57763 $abc$35911$n136
.sym 57765 basesoc_adr[0]
.sym 57766 basesoc_dat_w[5]
.sym 57767 $abc$35911$n102
.sym 57770 $abc$35911$n134
.sym 57776 picorv32.instr_sub
.sym 57781 basesoc_adr[2]
.sym 57783 $abc$35911$n4783
.sym 57786 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57788 sys_rst
.sym 57792 basesoc_adr[0]
.sym 57797 basesoc_adr[2]
.sym 57804 basesoc_adr[1]
.sym 57809 basesoc_dat_w[5]
.sym 57811 sys_rst
.sym 57818 $abc$35911$n134
.sym 57821 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57822 picorv32.instr_sub
.sym 57823 $abc$35911$n4782
.sym 57824 $abc$35911$n4783
.sym 57829 $abc$35911$n102
.sym 57833 $abc$35911$n136
.sym 57838 clk12_$glb_clk
.sym 57840 $abc$35911$n6225
.sym 57841 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 57842 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 57843 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 57844 $abc$35911$n4562_1
.sym 57845 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 57846 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 57847 $abc$35911$n4607_1
.sym 57848 $abc$35911$n3239
.sym 57849 csrbankarray_csrbank3_bitbang0_w[2]
.sym 57854 eventmanager_status_w[0]
.sym 57855 $abc$35911$n5273_1
.sym 57858 $abc$35911$n5277_1
.sym 57860 $abc$35911$n3
.sym 57863 $abc$35911$n3236
.sym 57864 basesoc_picorv327[22]
.sym 57865 basesoc_picorv323[1]
.sym 57866 basesoc_picorv327[1]
.sym 57868 $abc$35911$n4833
.sym 57869 $abc$35911$n4846
.sym 57870 $abc$35911$n2947
.sym 57871 $abc$35911$n2955_1
.sym 57873 $abc$35911$n3352
.sym 57874 basesoc_dat_w[3]
.sym 57875 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 57881 basesoc_picorv323[1]
.sym 57884 basesoc_picorv327[1]
.sym 57885 basesoc_picorv323[4]
.sym 57886 basesoc_picorv327[2]
.sym 57891 basesoc_picorv323[5]
.sym 57892 basesoc_picorv327[5]
.sym 57895 basesoc_picorv323[7]
.sym 57898 basesoc_picorv323[3]
.sym 57899 basesoc_picorv327[0]
.sym 57904 basesoc_picorv327[4]
.sym 57906 basesoc_picorv327[7]
.sym 57907 basesoc_picorv323[0]
.sym 57908 basesoc_picorv323[2]
.sym 57909 basesoc_picorv323[6]
.sym 57910 basesoc_picorv327[3]
.sym 57912 basesoc_picorv327[6]
.sym 57913 $auto$alumacc.cc:474:replace_alu$6051.C[1]
.sym 57915 basesoc_picorv323[0]
.sym 57916 basesoc_picorv327[0]
.sym 57919 $auto$alumacc.cc:474:replace_alu$6051.C[2]
.sym 57921 basesoc_picorv323[1]
.sym 57922 basesoc_picorv327[1]
.sym 57923 $auto$alumacc.cc:474:replace_alu$6051.C[1]
.sym 57925 $auto$alumacc.cc:474:replace_alu$6051.C[3]
.sym 57927 basesoc_picorv327[2]
.sym 57928 basesoc_picorv323[2]
.sym 57929 $auto$alumacc.cc:474:replace_alu$6051.C[2]
.sym 57931 $auto$alumacc.cc:474:replace_alu$6051.C[4]
.sym 57933 basesoc_picorv327[3]
.sym 57934 basesoc_picorv323[3]
.sym 57935 $auto$alumacc.cc:474:replace_alu$6051.C[3]
.sym 57937 $auto$alumacc.cc:474:replace_alu$6051.C[5]
.sym 57939 basesoc_picorv327[4]
.sym 57940 basesoc_picorv323[4]
.sym 57941 $auto$alumacc.cc:474:replace_alu$6051.C[4]
.sym 57943 $auto$alumacc.cc:474:replace_alu$6051.C[6]
.sym 57945 basesoc_picorv327[5]
.sym 57946 basesoc_picorv323[5]
.sym 57947 $auto$alumacc.cc:474:replace_alu$6051.C[5]
.sym 57949 $auto$alumacc.cc:474:replace_alu$6051.C[7]
.sym 57951 basesoc_picorv323[6]
.sym 57952 basesoc_picorv327[6]
.sym 57953 $auto$alumacc.cc:474:replace_alu$6051.C[6]
.sym 57955 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 57957 basesoc_picorv327[7]
.sym 57958 basesoc_picorv323[7]
.sym 57959 $auto$alumacc.cc:474:replace_alu$6051.C[7]
.sym 57963 $abc$35911$n4732
.sym 57964 $abc$35911$n4664
.sym 57965 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 57966 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 57967 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 57968 $abc$35911$n4698_1
.sym 57969 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 57970 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 57973 picorv32.instr_sub
.sym 57975 basesoc_picorv327[21]
.sym 57976 $abc$35911$n4789
.sym 57978 basesoc_picorv327[5]
.sym 57979 $abc$35911$n2769
.sym 57980 basesoc_uart_phy_storage[0]
.sym 57981 basesoc_dat_w[1]
.sym 57982 basesoc_picorv327[11]
.sym 57983 $abc$35911$n2929
.sym 57985 basesoc_uart_phy_tx_busy
.sym 57986 $abc$35911$n2837_1
.sym 57987 basesoc_picorv328[16]
.sym 57988 $abc$35911$n2946_1
.sym 57989 basesoc_dat_w[6]
.sym 57990 basesoc_uart_phy_storage[27]
.sym 57991 basesoc_uart_phy_storage[6]
.sym 57992 $abc$35911$n6245
.sym 57993 basesoc_picorv328[9]
.sym 57995 basesoc_picorv327[29]
.sym 57996 basesoc_uart_phy_storage[7]
.sym 57997 $abc$35911$n4866
.sym 57999 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 58006 basesoc_picorv328[12]
.sym 58011 basesoc_picorv327[12]
.sym 58014 basesoc_picorv328[15]
.sym 58016 basesoc_picorv328[14]
.sym 58017 basesoc_picorv327[14]
.sym 58019 basesoc_picorv328[9]
.sym 58020 basesoc_picorv327[13]
.sym 58023 basesoc_picorv328[11]
.sym 58025 basesoc_picorv327[9]
.sym 58026 basesoc_picorv327[15]
.sym 58027 basesoc_picorv328[8]
.sym 58028 basesoc_picorv328[13]
.sym 58031 basesoc_picorv327[11]
.sym 58032 basesoc_picorv328[10]
.sym 58033 basesoc_picorv327[8]
.sym 58035 basesoc_picorv327[10]
.sym 58036 $auto$alumacc.cc:474:replace_alu$6051.C[9]
.sym 58038 basesoc_picorv328[8]
.sym 58039 basesoc_picorv327[8]
.sym 58040 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 58042 $auto$alumacc.cc:474:replace_alu$6051.C[10]
.sym 58044 basesoc_picorv328[9]
.sym 58045 basesoc_picorv327[9]
.sym 58046 $auto$alumacc.cc:474:replace_alu$6051.C[9]
.sym 58048 $auto$alumacc.cc:474:replace_alu$6051.C[11]
.sym 58050 basesoc_picorv328[10]
.sym 58051 basesoc_picorv327[10]
.sym 58052 $auto$alumacc.cc:474:replace_alu$6051.C[10]
.sym 58054 $auto$alumacc.cc:474:replace_alu$6051.C[12]
.sym 58056 basesoc_picorv327[11]
.sym 58057 basesoc_picorv328[11]
.sym 58058 $auto$alumacc.cc:474:replace_alu$6051.C[11]
.sym 58060 $auto$alumacc.cc:474:replace_alu$6051.C[13]
.sym 58062 basesoc_picorv327[12]
.sym 58063 basesoc_picorv328[12]
.sym 58064 $auto$alumacc.cc:474:replace_alu$6051.C[12]
.sym 58066 $auto$alumacc.cc:474:replace_alu$6051.C[14]
.sym 58068 basesoc_picorv327[13]
.sym 58069 basesoc_picorv328[13]
.sym 58070 $auto$alumacc.cc:474:replace_alu$6051.C[13]
.sym 58072 $auto$alumacc.cc:474:replace_alu$6051.C[15]
.sym 58074 basesoc_picorv328[14]
.sym 58075 basesoc_picorv327[14]
.sym 58076 $auto$alumacc.cc:474:replace_alu$6051.C[14]
.sym 58078 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 58080 basesoc_picorv327[15]
.sym 58081 basesoc_picorv328[15]
.sym 58082 $auto$alumacc.cc:474:replace_alu$6051.C[15]
.sym 58087 $abc$35911$n6227
.sym 58088 $abc$35911$n6229
.sym 58089 $abc$35911$n6231
.sym 58090 $abc$35911$n6233
.sym 58091 $abc$35911$n6235
.sym 58092 $abc$35911$n6237
.sym 58093 $abc$35911$n6239
.sym 58096 picorv32.decoded_imm[8]
.sym 58098 sys_rst
.sym 58099 basesoc_ctrl_reset_reset_r
.sym 58100 $abc$35911$n4818
.sym 58101 basesoc_uart_phy_tx_busy
.sym 58102 picorv32.instr_sub
.sym 58103 $PACKER_VCC_NET
.sym 58104 array_muxed0[10]
.sym 58105 basesoc_picorv323[4]
.sym 58106 $abc$35911$n3592_1
.sym 58107 basesoc_picorv323[7]
.sym 58108 basesoc_ctrl_reset_reset_r
.sym 58109 $abc$35911$n3162_1
.sym 58111 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 58113 basesoc_picorv328[8]
.sym 58114 basesoc_uart_phy_storage[18]
.sym 58115 basesoc_uart_phy_storage[16]
.sym 58118 $abc$35911$n3865
.sym 58119 basesoc_uart_phy_storage[22]
.sym 58121 basesoc_picorv327[3]
.sym 58122 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 58127 basesoc_picorv328[18]
.sym 58129 basesoc_picorv327[20]
.sym 58130 basesoc_picorv328[19]
.sym 58133 basesoc_picorv327[19]
.sym 58136 basesoc_picorv327[22]
.sym 58141 basesoc_picorv327[18]
.sym 58144 basesoc_picorv328[21]
.sym 58145 basesoc_picorv327[17]
.sym 58146 basesoc_picorv328[22]
.sym 58147 basesoc_picorv328[16]
.sym 58148 basesoc_picorv328[20]
.sym 58149 basesoc_picorv327[21]
.sym 58150 basesoc_picorv328[17]
.sym 58152 basesoc_picorv327[23]
.sym 58153 basesoc_picorv328[23]
.sym 58155 basesoc_picorv327[16]
.sym 58159 $auto$alumacc.cc:474:replace_alu$6051.C[17]
.sym 58161 basesoc_picorv327[16]
.sym 58162 basesoc_picorv328[16]
.sym 58163 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 58165 $auto$alumacc.cc:474:replace_alu$6051.C[18]
.sym 58167 basesoc_picorv327[17]
.sym 58168 basesoc_picorv328[17]
.sym 58169 $auto$alumacc.cc:474:replace_alu$6051.C[17]
.sym 58171 $auto$alumacc.cc:474:replace_alu$6051.C[19]
.sym 58173 basesoc_picorv327[18]
.sym 58174 basesoc_picorv328[18]
.sym 58175 $auto$alumacc.cc:474:replace_alu$6051.C[18]
.sym 58177 $auto$alumacc.cc:474:replace_alu$6051.C[20]
.sym 58179 basesoc_picorv327[19]
.sym 58180 basesoc_picorv328[19]
.sym 58181 $auto$alumacc.cc:474:replace_alu$6051.C[19]
.sym 58183 $auto$alumacc.cc:474:replace_alu$6051.C[21]
.sym 58185 basesoc_picorv328[20]
.sym 58186 basesoc_picorv327[20]
.sym 58187 $auto$alumacc.cc:474:replace_alu$6051.C[20]
.sym 58189 $auto$alumacc.cc:474:replace_alu$6051.C[22]
.sym 58191 basesoc_picorv327[21]
.sym 58192 basesoc_picorv328[21]
.sym 58193 $auto$alumacc.cc:474:replace_alu$6051.C[21]
.sym 58195 $auto$alumacc.cc:474:replace_alu$6051.C[23]
.sym 58197 basesoc_picorv328[22]
.sym 58198 basesoc_picorv327[22]
.sym 58199 $auto$alumacc.cc:474:replace_alu$6051.C[22]
.sym 58201 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 58203 basesoc_picorv327[23]
.sym 58204 basesoc_picorv328[23]
.sym 58205 $auto$alumacc.cc:474:replace_alu$6051.C[23]
.sym 58209 $abc$35911$n6241
.sym 58210 $abc$35911$n6243
.sym 58211 $abc$35911$n6245
.sym 58212 $abc$35911$n6247
.sym 58213 $abc$35911$n6249
.sym 58214 $abc$35911$n6251
.sym 58215 $abc$35911$n6253
.sym 58216 $abc$35911$n6255
.sym 58221 $abc$35911$n4836
.sym 58222 basesoc_picorv328[25]
.sym 58223 $abc$35911$n4842
.sym 58224 basesoc_picorv328[19]
.sym 58225 $abc$35911$n4830
.sym 58226 basesoc_uart_phy_storage[4]
.sym 58227 basesoc_picorv323[3]
.sym 58228 $abc$35911$n4452_1
.sym 58229 $abc$35911$n2763
.sym 58230 basesoc_picorv328[28]
.sym 58231 basesoc_uart_phy_storage[0]
.sym 58232 basesoc_uart_phy_storage[5]
.sym 58233 basesoc_picorv328[10]
.sym 58234 basesoc_ctrl_reset_reset_r
.sym 58235 basesoc_uart_phy_storage[3]
.sym 58236 $abc$35911$n4667
.sym 58237 picorv32.decoded_imm[7]
.sym 58238 basesoc_uart_phy_storage[21]
.sym 58239 picorv32.decoded_imm[12]
.sym 58241 $abc$35911$n2844
.sym 58242 basesoc_picorv327[24]
.sym 58243 basesoc_picorv323[0]
.sym 58244 $abc$35911$n2845
.sym 58245 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 58250 basesoc_picorv328[30]
.sym 58253 basesoc_picorv327[24]
.sym 58256 basesoc_picorv328[25]
.sym 58257 basesoc_picorv328[31]
.sym 58259 basesoc_picorv328[27]
.sym 58261 basesoc_picorv328[24]
.sym 58262 basesoc_picorv327[30]
.sym 58266 basesoc_picorv327[31]
.sym 58267 basesoc_picorv327[29]
.sym 58269 basesoc_picorv327[25]
.sym 58271 basesoc_picorv327[26]
.sym 58272 basesoc_picorv328[26]
.sym 58273 basesoc_picorv327[28]
.sym 58279 basesoc_picorv328[28]
.sym 58280 basesoc_picorv327[27]
.sym 58281 basesoc_picorv328[29]
.sym 58282 $auto$alumacc.cc:474:replace_alu$6051.C[25]
.sym 58284 basesoc_picorv327[24]
.sym 58285 basesoc_picorv328[24]
.sym 58286 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 58288 $auto$alumacc.cc:474:replace_alu$6051.C[26]
.sym 58290 basesoc_picorv328[25]
.sym 58291 basesoc_picorv327[25]
.sym 58292 $auto$alumacc.cc:474:replace_alu$6051.C[25]
.sym 58294 $auto$alumacc.cc:474:replace_alu$6051.C[27]
.sym 58296 basesoc_picorv327[26]
.sym 58297 basesoc_picorv328[26]
.sym 58298 $auto$alumacc.cc:474:replace_alu$6051.C[26]
.sym 58300 $auto$alumacc.cc:474:replace_alu$6051.C[28]
.sym 58302 basesoc_picorv328[27]
.sym 58303 basesoc_picorv327[27]
.sym 58304 $auto$alumacc.cc:474:replace_alu$6051.C[27]
.sym 58306 $auto$alumacc.cc:474:replace_alu$6051.C[29]
.sym 58308 basesoc_picorv327[28]
.sym 58309 basesoc_picorv328[28]
.sym 58310 $auto$alumacc.cc:474:replace_alu$6051.C[28]
.sym 58312 $auto$alumacc.cc:474:replace_alu$6051.C[30]
.sym 58314 basesoc_picorv328[29]
.sym 58315 basesoc_picorv327[29]
.sym 58316 $auto$alumacc.cc:474:replace_alu$6051.C[29]
.sym 58318 $auto$alumacc.cc:474:replace_alu$6051.C[31]
.sym 58320 basesoc_picorv327[30]
.sym 58321 basesoc_picorv328[30]
.sym 58322 $auto$alumacc.cc:474:replace_alu$6051.C[30]
.sym 58326 basesoc_picorv327[31]
.sym 58327 basesoc_picorv328[31]
.sym 58328 $auto$alumacc.cc:474:replace_alu$6051.C[31]
.sym 58332 $abc$35911$n6257
.sym 58333 $abc$35911$n6259
.sym 58334 $abc$35911$n6261
.sym 58335 $abc$35911$n6263
.sym 58336 $abc$35911$n6265
.sym 58337 $abc$35911$n6267
.sym 58338 $abc$35911$n6269
.sym 58339 $abc$35911$n6271
.sym 58345 $abc$35911$n3168
.sym 58346 basesoc_picorv327[10]
.sym 58347 $abc$35911$n2884_1
.sym 58348 basesoc_picorv327[13]
.sym 58349 $abc$35911$n4633
.sym 58350 basesoc_picorv327[6]
.sym 58351 basesoc_picorv328[18]
.sym 58352 basesoc_uart_phy_storage[14]
.sym 58353 basesoc_uart_phy_storage[11]
.sym 58354 basesoc_picorv328[30]
.sym 58355 basesoc_uart_phy_tx_bitcount[1]
.sym 58358 $abc$35911$n2947
.sym 58359 picorv32.is_lui_auipc_jal
.sym 58360 $abc$35911$n4713_1
.sym 58361 picorv32.is_lui_auipc_jal
.sym 58362 basesoc_picorv327[1]
.sym 58363 basesoc_picorv328[17]
.sym 58364 $abc$35911$n2955_1
.sym 58365 picorv32.decoded_imm[17]
.sym 58366 basesoc_dat_w[3]
.sym 58367 basesoc_picorv328[29]
.sym 58374 $abc$35911$n4854
.sym 58381 $abc$35911$n4851
.sym 58382 basesoc_uart_phy_tx_busy
.sym 58387 $abc$35911$n4869
.sym 58389 $abc$35911$n6257
.sym 58390 $abc$35911$n4855
.sym 58391 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58395 $abc$35911$n6269
.sym 58396 $abc$35911$n6271
.sym 58397 $abc$35911$n4852
.sym 58398 picorv32.instr_sub
.sym 58400 $abc$35911$n6263
.sym 58402 $abc$35911$n6283
.sym 58403 $abc$35911$n4870
.sym 58406 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58407 $abc$35911$n4869
.sym 58408 picorv32.instr_sub
.sym 58409 $abc$35911$n4870
.sym 58413 basesoc_uart_phy_tx_busy
.sym 58415 $abc$35911$n6257
.sym 58418 $abc$35911$n6283
.sym 58420 basesoc_uart_phy_tx_busy
.sym 58425 $abc$35911$n6263
.sym 58427 basesoc_uart_phy_tx_busy
.sym 58430 basesoc_uart_phy_tx_busy
.sym 58431 $abc$35911$n6271
.sym 58436 $abc$35911$n4852
.sym 58437 picorv32.instr_sub
.sym 58438 $abc$35911$n4851
.sym 58439 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58442 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58443 $abc$35911$n4854
.sym 58444 picorv32.instr_sub
.sym 58445 $abc$35911$n4855
.sym 58449 $abc$35911$n6269
.sym 58451 basesoc_uart_phy_tx_busy
.sym 58453 clk12_$glb_clk
.sym 58454 sys_rst_$glb_sr
.sym 58455 $abc$35911$n6273
.sym 58456 $abc$35911$n6275
.sym 58457 $abc$35911$n6277
.sym 58458 $abc$35911$n6279
.sym 58459 $abc$35911$n6281
.sym 58460 $abc$35911$n6283
.sym 58461 $abc$35911$n6285
.sym 58462 $abc$35911$n6287
.sym 58467 picorv32.decoded_imm[11]
.sym 58468 basesoc_picorv327[23]
.sym 58469 $abc$35911$n4708_1
.sym 58470 basesoc_picorv327[9]
.sym 58471 basesoc_picorv328[23]
.sym 58472 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 58473 basesoc_picorv327[17]
.sym 58474 basesoc_picorv327[11]
.sym 58475 basesoc_picorv327[12]
.sym 58476 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 58477 $abc$35911$n6746
.sym 58478 picorv32.reg_next_pc[5]
.sym 58479 $abc$35911$n5358
.sym 58480 $abc$35911$n3598_1
.sym 58481 $abc$35911$n2946_1
.sym 58482 basesoc_uart_phy_storage[27]
.sym 58483 basesoc_picorv327[27]
.sym 58484 picorv32.decoded_imm[26]
.sym 58485 $abc$35911$n3130
.sym 58487 basesoc_picorv327[29]
.sym 58488 $abc$35911$n4253
.sym 58489 picorv32.decoded_imm[6]
.sym 58490 $abc$35911$n4254
.sym 58496 $abc$35911$n3598_1
.sym 58498 picorv32.decoded_imm[13]
.sym 58499 $abc$35911$n3622_1
.sym 58500 picorv32.decoded_imm[26]
.sym 58501 $abc$35911$n3606
.sym 58503 $abc$35911$n3604_1
.sym 58508 $abc$35911$n3602_1
.sym 58511 picorv32.decoded_imm[12]
.sym 58514 $abc$35911$n3130
.sym 58516 picorv32.decoded_imm[14]
.sym 58517 basesoc_picorv328[29]
.sym 58519 picorv32.is_lui_auipc_jal
.sym 58521 picorv32.decoded_imm[22]
.sym 58522 $abc$35911$n3612
.sym 58524 $abc$35911$n3630
.sym 58525 picorv32.decoded_imm[17]
.sym 58526 picorv32.decoded_imm[10]
.sym 58527 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58529 $abc$35911$n3598_1
.sym 58530 picorv32.is_lui_auipc_jal
.sym 58531 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58532 picorv32.decoded_imm[10]
.sym 58535 picorv32.is_lui_auipc_jal
.sym 58536 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58537 $abc$35911$n3612
.sym 58538 picorv32.decoded_imm[17]
.sym 58544 basesoc_picorv328[29]
.sym 58547 $abc$35911$n3630
.sym 58548 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58549 picorv32.is_lui_auipc_jal
.sym 58550 picorv32.decoded_imm[26]
.sym 58553 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58554 picorv32.is_lui_auipc_jal
.sym 58555 picorv32.decoded_imm[13]
.sym 58556 $abc$35911$n3604_1
.sym 58559 picorv32.is_lui_auipc_jal
.sym 58560 picorv32.decoded_imm[12]
.sym 58561 $abc$35911$n3602_1
.sym 58562 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58565 picorv32.decoded_imm[14]
.sym 58566 picorv32.is_lui_auipc_jal
.sym 58567 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58568 $abc$35911$n3606
.sym 58571 picorv32.is_lui_auipc_jal
.sym 58572 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 58573 $abc$35911$n3622_1
.sym 58574 picorv32.decoded_imm[22]
.sym 58575 $abc$35911$n3130
.sym 58576 clk12_$glb_clk
.sym 58578 $abc$35911$n6128
.sym 58579 $abc$35911$n3841_1
.sym 58580 $abc$35911$n4570
.sym 58581 $abc$35911$n4582
.sym 58582 $abc$35911$n4384
.sym 58583 basesoc_picorv328[29]
.sym 58584 $abc$35911$n4372_1
.sym 58585 $abc$35911$n3724
.sym 58586 csrbankarray_csrbank2_dat0_w[4]
.sym 58590 $abc$35911$n6991
.sym 58591 $abc$35911$n4454_1
.sym 58592 $abc$35911$n6988
.sym 58593 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 58594 basesoc_picorv327[0]
.sym 58595 $abc$35911$n3622_1
.sym 58596 $abc$35911$n3602_1
.sym 58597 $abc$35911$n6273
.sym 58598 basesoc_uart_phy_storage[28]
.sym 58599 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 58600 basesoc_uart_phy_storage[29]
.sym 58601 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 58602 picorv32.decoded_imm[1]
.sym 58603 $abc$35911$n6752
.sym 58605 picorv32.decoded_imm[3]
.sym 58606 $abc$35911$n3685
.sym 58607 picorv32.decoded_imm[22]
.sym 58608 picorv32.decoded_imm[10]
.sym 58609 picorv32.reg_next_pc[4]
.sym 58610 $abc$35911$n3630
.sym 58611 $abc$35911$n6128
.sym 58612 picorv32.decoded_imm[10]
.sym 58613 basesoc_uart_phy_storage[24]
.sym 58620 picorv32.decoded_imm[1]
.sym 58627 picorv32.decoded_imm[2]
.sym 58629 picorv32.decoded_imm[3]
.sym 58630 basesoc_picorv327[7]
.sym 58632 basesoc_picorv327[4]
.sym 58633 picorv32.decoded_imm[4]
.sym 58634 basesoc_picorv327[3]
.sym 58635 basesoc_picorv327[5]
.sym 58636 picorv32.decoded_imm[5]
.sym 58637 basesoc_picorv327[1]
.sym 58641 basesoc_picorv327[0]
.sym 58643 picorv32.decoded_imm[7]
.sym 58645 picorv32.decoded_imm[0]
.sym 58646 basesoc_picorv327[2]
.sym 58648 basesoc_picorv327[6]
.sym 58649 picorv32.decoded_imm[6]
.sym 58651 $auto$alumacc.cc:474:replace_alu$6011.C[1]
.sym 58653 picorv32.decoded_imm[0]
.sym 58654 basesoc_picorv327[0]
.sym 58657 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 58659 basesoc_picorv327[1]
.sym 58660 picorv32.decoded_imm[1]
.sym 58661 $auto$alumacc.cc:474:replace_alu$6011.C[1]
.sym 58663 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 58665 picorv32.decoded_imm[2]
.sym 58666 basesoc_picorv327[2]
.sym 58667 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 58669 $auto$alumacc.cc:474:replace_alu$6011.C[4]
.sym 58671 basesoc_picorv327[3]
.sym 58672 picorv32.decoded_imm[3]
.sym 58673 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 58675 $auto$alumacc.cc:474:replace_alu$6011.C[5]
.sym 58677 picorv32.decoded_imm[4]
.sym 58678 basesoc_picorv327[4]
.sym 58679 $auto$alumacc.cc:474:replace_alu$6011.C[4]
.sym 58681 $auto$alumacc.cc:474:replace_alu$6011.C[6]
.sym 58683 basesoc_picorv327[5]
.sym 58684 picorv32.decoded_imm[5]
.sym 58685 $auto$alumacc.cc:474:replace_alu$6011.C[5]
.sym 58687 $auto$alumacc.cc:474:replace_alu$6011.C[7]
.sym 58689 picorv32.decoded_imm[6]
.sym 58690 basesoc_picorv327[6]
.sym 58691 $auto$alumacc.cc:474:replace_alu$6011.C[6]
.sym 58693 $auto$alumacc.cc:474:replace_alu$6011.C[8]
.sym 58695 basesoc_picorv327[7]
.sym 58696 picorv32.decoded_imm[7]
.sym 58697 $auto$alumacc.cc:474:replace_alu$6011.C[7]
.sym 58701 $abc$35911$n4230
.sym 58702 $abc$35911$n4260_1
.sym 58703 $abc$35911$n3829_1
.sym 58704 $abc$35911$n4266_1
.sym 58705 $abc$35911$n3178
.sym 58706 picorv32.cpuregs_wrdata[11]
.sym 58707 $abc$35911$n4278_1
.sym 58708 csrbankarray_csrbank2_dat0_w[3]
.sym 58710 basesoc_picorv328[29]
.sym 58712 picorv32.reg_out[31]
.sym 58713 $abc$35911$n6999
.sym 58714 basesoc_picorv328[19]
.sym 58715 $abc$35911$n5366
.sym 58716 $abc$35911$n4582
.sym 58717 basesoc_picorv327[31]
.sym 58718 $abc$35911$n4452_1
.sym 58719 picorv32.reg_next_pc[8]
.sym 58720 $abc$35911$n3732
.sym 58721 picorv32.decoded_imm[4]
.sym 58722 basesoc_picorv328[28]
.sym 58723 picorv32.reg_pc[12]
.sym 58724 $abc$35911$n4570
.sym 58726 $abc$35911$n2844
.sym 58727 picorv32.decoded_imm[18]
.sym 58728 picorv32.cpuregs_wrdata[11]
.sym 58729 picorv32.decoded_imm[7]
.sym 58730 picorv32.reg_next_pc[11]
.sym 58731 picorv32.decoded_imm[0]
.sym 58732 picorv32.alu_out_q[11]
.sym 58733 picorv32.decoded_imm[9]
.sym 58734 basesoc_picorv327[24]
.sym 58735 picorv32.decoded_imm[12]
.sym 58736 $abc$35911$n4260_1
.sym 58737 $auto$alumacc.cc:474:replace_alu$6011.C[8]
.sym 58742 picorv32.decoded_imm[12]
.sym 58744 basesoc_picorv327[10]
.sym 58746 basesoc_picorv327[8]
.sym 58747 picorv32.decoded_imm[11]
.sym 58751 basesoc_picorv327[13]
.sym 58754 basesoc_picorv327[14]
.sym 58756 basesoc_picorv327[12]
.sym 58757 basesoc_picorv327[11]
.sym 58758 picorv32.decoded_imm[14]
.sym 58759 picorv32.decoded_imm[9]
.sym 58763 picorv32.decoded_imm[8]
.sym 58765 picorv32.decoded_imm[15]
.sym 58767 basesoc_picorv327[9]
.sym 58768 picorv32.decoded_imm[10]
.sym 58770 picorv32.decoded_imm[13]
.sym 58771 basesoc_picorv327[15]
.sym 58774 $auto$alumacc.cc:474:replace_alu$6011.C[9]
.sym 58776 picorv32.decoded_imm[8]
.sym 58777 basesoc_picorv327[8]
.sym 58778 $auto$alumacc.cc:474:replace_alu$6011.C[8]
.sym 58780 $auto$alumacc.cc:474:replace_alu$6011.C[10]
.sym 58782 basesoc_picorv327[9]
.sym 58783 picorv32.decoded_imm[9]
.sym 58784 $auto$alumacc.cc:474:replace_alu$6011.C[9]
.sym 58786 $auto$alumacc.cc:474:replace_alu$6011.C[11]
.sym 58788 picorv32.decoded_imm[10]
.sym 58789 basesoc_picorv327[10]
.sym 58790 $auto$alumacc.cc:474:replace_alu$6011.C[10]
.sym 58792 $auto$alumacc.cc:474:replace_alu$6011.C[12]
.sym 58794 basesoc_picorv327[11]
.sym 58795 picorv32.decoded_imm[11]
.sym 58796 $auto$alumacc.cc:474:replace_alu$6011.C[11]
.sym 58798 $auto$alumacc.cc:474:replace_alu$6011.C[13]
.sym 58800 basesoc_picorv327[12]
.sym 58801 picorv32.decoded_imm[12]
.sym 58802 $auto$alumacc.cc:474:replace_alu$6011.C[12]
.sym 58804 $auto$alumacc.cc:474:replace_alu$6011.C[14]
.sym 58806 basesoc_picorv327[13]
.sym 58807 picorv32.decoded_imm[13]
.sym 58808 $auto$alumacc.cc:474:replace_alu$6011.C[13]
.sym 58810 $auto$alumacc.cc:474:replace_alu$6011.C[15]
.sym 58812 basesoc_picorv327[14]
.sym 58813 picorv32.decoded_imm[14]
.sym 58814 $auto$alumacc.cc:474:replace_alu$6011.C[14]
.sym 58816 $auto$alumacc.cc:474:replace_alu$6011.C[16]
.sym 58818 basesoc_picorv327[15]
.sym 58819 picorv32.decoded_imm[15]
.sym 58820 $auto$alumacc.cc:474:replace_alu$6011.C[15]
.sym 58824 $abc$35911$n3993_1
.sym 58825 $abc$35911$n4082
.sym 58826 $abc$35911$n3992_1
.sym 58827 basesoc_picorv327[16]
.sym 58828 basesoc_picorv327[27]
.sym 58829 $abc$35911$n4081
.sym 58830 basesoc_picorv327[29]
.sym 58831 $abc$35911$n4067
.sym 58833 picorv32.reg_out[0]
.sym 58836 $abc$35911$n7007
.sym 58837 picorv32.reg_pc[25]
.sym 58838 picorv32.cpuregs_wrdata[4]
.sym 58839 $abc$35911$n3748_1
.sym 58840 basesoc_picorv327[10]
.sym 58841 picorv32.decoded_imm[23]
.sym 58842 picorv32.cpuregs_wrdata[18]
.sym 58843 $abc$35911$n3003
.sym 58844 $abc$35911$n7010
.sym 58845 picorv32.alu_out_q[0]
.sym 58846 $abc$35911$n4263
.sym 58847 $abc$35911$n2871_1
.sym 58848 picorv32.cpu_state[3]
.sym 58849 basesoc_picorv327[27]
.sym 58850 picorv32.decoded_imm[25]
.sym 58851 basesoc_dat_w[3]
.sym 58852 $abc$35911$n2955_1
.sym 58853 picorv32.is_lui_auipc_jal
.sym 58854 $abc$35911$n3997_1
.sym 58855 picorv32.alu_out_q[15]
.sym 58856 picorv32.cpu_state[5]
.sym 58857 picorv32.decoded_imm[19]
.sym 58858 $abc$35911$n2947
.sym 58859 $abc$35911$n3887_1
.sym 58860 $auto$alumacc.cc:474:replace_alu$6011.C[16]
.sym 58865 picorv32.decoded_imm[20]
.sym 58866 basesoc_picorv327[23]
.sym 58868 picorv32.decoded_imm[19]
.sym 58869 picorv32.decoded_imm[21]
.sym 58870 basesoc_picorv327[21]
.sym 58871 basesoc_picorv327[19]
.sym 58873 basesoc_picorv327[18]
.sym 58875 picorv32.decoded_imm[17]
.sym 58876 basesoc_picorv327[17]
.sym 58878 picorv32.decoded_imm[16]
.sym 58880 picorv32.decoded_imm[23]
.sym 58884 basesoc_picorv327[16]
.sym 58887 picorv32.decoded_imm[18]
.sym 58893 basesoc_picorv327[20]
.sym 58894 basesoc_picorv327[22]
.sym 58895 picorv32.decoded_imm[22]
.sym 58897 $auto$alumacc.cc:474:replace_alu$6011.C[17]
.sym 58899 basesoc_picorv327[16]
.sym 58900 picorv32.decoded_imm[16]
.sym 58901 $auto$alumacc.cc:474:replace_alu$6011.C[16]
.sym 58903 $auto$alumacc.cc:474:replace_alu$6011.C[18]
.sym 58905 basesoc_picorv327[17]
.sym 58906 picorv32.decoded_imm[17]
.sym 58907 $auto$alumacc.cc:474:replace_alu$6011.C[17]
.sym 58909 $auto$alumacc.cc:474:replace_alu$6011.C[19]
.sym 58911 basesoc_picorv327[18]
.sym 58912 picorv32.decoded_imm[18]
.sym 58913 $auto$alumacc.cc:474:replace_alu$6011.C[18]
.sym 58915 $auto$alumacc.cc:474:replace_alu$6011.C[20]
.sym 58917 basesoc_picorv327[19]
.sym 58918 picorv32.decoded_imm[19]
.sym 58919 $auto$alumacc.cc:474:replace_alu$6011.C[19]
.sym 58921 $auto$alumacc.cc:474:replace_alu$6011.C[21]
.sym 58923 basesoc_picorv327[20]
.sym 58924 picorv32.decoded_imm[20]
.sym 58925 $auto$alumacc.cc:474:replace_alu$6011.C[20]
.sym 58927 $auto$alumacc.cc:474:replace_alu$6011.C[22]
.sym 58929 picorv32.decoded_imm[21]
.sym 58930 basesoc_picorv327[21]
.sym 58931 $auto$alumacc.cc:474:replace_alu$6011.C[21]
.sym 58933 $auto$alumacc.cc:474:replace_alu$6011.C[23]
.sym 58935 picorv32.decoded_imm[22]
.sym 58936 basesoc_picorv327[22]
.sym 58937 $auto$alumacc.cc:474:replace_alu$6011.C[22]
.sym 58939 $auto$alumacc.cc:474:replace_alu$6011.C[24]
.sym 58941 picorv32.decoded_imm[23]
.sym 58942 basesoc_picorv327[23]
.sym 58943 $auto$alumacc.cc:474:replace_alu$6011.C[23]
.sym 58947 $abc$35911$n4068_1
.sym 58948 $abc$35911$n4083_1
.sym 58949 $abc$35911$n4290_1
.sym 58950 $abc$35911$n4070
.sym 58951 $abc$35911$n4308_1
.sym 58952 $abc$35911$n4069
.sym 58953 $abc$35911$n4296_1
.sym 58954 $abc$35911$n4084
.sym 58959 $abc$35911$n3392_1
.sym 58960 picorv32.mem_rdata_q[31]
.sym 58961 picorv32.decoded_imm_uj[3]
.sym 58962 basesoc_picorv327[16]
.sym 58963 $abc$35911$n7016
.sym 58964 $abc$35911$n3399_1
.sym 58965 picorv32.decoded_imm[21]
.sym 58966 picorv32.decoded_imm[16]
.sym 58967 $abc$35911$n4242
.sym 58968 basesoc_picorv327[23]
.sym 58969 basesoc_picorv327[18]
.sym 58971 picorv32.reg_pc[21]
.sym 58972 picorv32.decoded_imm[30]
.sym 58973 picorv32.decoded_imm[6]
.sym 58974 picorv32.alu_out_q[30]
.sym 58975 basesoc_picorv327[27]
.sym 58976 $abc$35911$n3023
.sym 58977 picorv32.instr_auipc
.sym 58978 picorv32.decoded_imm[25]
.sym 58979 basesoc_picorv327[29]
.sym 58980 picorv32.decoded_imm[26]
.sym 58981 $abc$35911$n2946_1
.sym 58982 picorv32.irq_state[1]
.sym 58983 $auto$alumacc.cc:474:replace_alu$6011.C[24]
.sym 58988 picorv32.decoded_imm[30]
.sym 58989 basesoc_picorv327[31]
.sym 58990 picorv32.decoded_imm[31]
.sym 58991 basesoc_picorv327[26]
.sym 58992 picorv32.decoded_imm[24]
.sym 58994 basesoc_picorv327[29]
.sym 58996 picorv32.decoded_imm[29]
.sym 58997 picorv32.decoded_imm[25]
.sym 58999 basesoc_picorv327[28]
.sym 59000 basesoc_picorv327[27]
.sym 59002 picorv32.decoded_imm[28]
.sym 59004 picorv32.decoded_imm[26]
.sym 59006 picorv32.decoded_imm[27]
.sym 59009 basesoc_picorv327[24]
.sym 59011 basesoc_picorv327[25]
.sym 59018 basesoc_picorv327[30]
.sym 59020 $auto$alumacc.cc:474:replace_alu$6011.C[25]
.sym 59022 basesoc_picorv327[24]
.sym 59023 picorv32.decoded_imm[24]
.sym 59024 $auto$alumacc.cc:474:replace_alu$6011.C[24]
.sym 59026 $auto$alumacc.cc:474:replace_alu$6011.C[26]
.sym 59028 picorv32.decoded_imm[25]
.sym 59029 basesoc_picorv327[25]
.sym 59030 $auto$alumacc.cc:474:replace_alu$6011.C[25]
.sym 59032 $auto$alumacc.cc:474:replace_alu$6011.C[27]
.sym 59034 basesoc_picorv327[26]
.sym 59035 picorv32.decoded_imm[26]
.sym 59036 $auto$alumacc.cc:474:replace_alu$6011.C[26]
.sym 59038 $auto$alumacc.cc:474:replace_alu$6011.C[28]
.sym 59040 picorv32.decoded_imm[27]
.sym 59041 basesoc_picorv327[27]
.sym 59042 $auto$alumacc.cc:474:replace_alu$6011.C[27]
.sym 59044 $auto$alumacc.cc:474:replace_alu$6011.C[29]
.sym 59046 picorv32.decoded_imm[28]
.sym 59047 basesoc_picorv327[28]
.sym 59048 $auto$alumacc.cc:474:replace_alu$6011.C[28]
.sym 59050 $auto$alumacc.cc:474:replace_alu$6011.C[30]
.sym 59052 basesoc_picorv327[29]
.sym 59053 picorv32.decoded_imm[29]
.sym 59054 $auto$alumacc.cc:474:replace_alu$6011.C[29]
.sym 59056 $auto$alumacc.cc:474:replace_alu$6011.C[31]
.sym 59058 basesoc_picorv327[30]
.sym 59059 picorv32.decoded_imm[30]
.sym 59060 $auto$alumacc.cc:474:replace_alu$6011.C[30]
.sym 59063 basesoc_picorv327[31]
.sym 59064 picorv32.decoded_imm[31]
.sym 59066 $auto$alumacc.cc:474:replace_alu$6011.C[31]
.sym 59070 $abc$35911$n3740_1
.sym 59071 $abc$35911$n3091
.sym 59072 picorv32.reg_pc[23]
.sym 59073 $abc$35911$n4441
.sym 59074 picorv32.cpuregs_wrdata[0]
.sym 59075 picorv32.reg_pc[20]
.sym 59076 picorv32.reg_pc[21]
.sym 59077 $abc$35911$n4600
.sym 59078 picorv32.decoded_imm[29]
.sym 59082 $abc$35911$n2866
.sym 59083 $abc$35911$n3716_1
.sym 59084 $abc$35911$n3392_1
.sym 59085 picorv32.cpuregs_rs1[29]
.sym 59086 picorv32.cpuregs_wrdata[16]
.sym 59087 picorv32.decoded_imm[14]
.sym 59088 $abc$35911$n3431_1
.sym 59089 basesoc_picorv327[26]
.sym 59090 picorv32.cpuregs_rs1[20]
.sym 59091 picorv32.decoded_imm[15]
.sym 59092 $PACKER_VCC_NET
.sym 59093 $abc$35911$n3077
.sym 59094 $abc$35911$n4290_1
.sym 59095 $abc$35911$n4606
.sym 59096 $abc$35911$n3994_1
.sym 59097 picorv32.alu_out_q[31]
.sym 59098 picorv32.cpu_state[2]
.sym 59099 $abc$35911$n2871_1
.sym 59100 picorv32.reg_next_pc[29]
.sym 59101 $abc$35911$n3630
.sym 59102 $abc$35911$n3685
.sym 59103 $abc$35911$n5394
.sym 59104 picorv32.decoded_imm[10]
.sym 59105 picorv32.cpuregs_rs1[16]
.sym 59111 $abc$35911$n3691
.sym 59112 picorv32.reg_next_pc[3]
.sym 59113 $abc$35911$n3685
.sym 59114 $abc$35911$n3756_1
.sym 59115 $abc$35911$n2866
.sym 59116 picorv32.reg_next_pc[19]
.sym 59117 picorv32.mem_rdata_q[28]
.sym 59118 picorv32.reg_next_pc[21]
.sym 59119 $abc$35911$n3691
.sym 59120 $abc$35911$n3764_1
.sym 59121 $abc$35911$n5382
.sym 59122 picorv32.is_lui_auipc_jal
.sym 59123 $abc$35911$n4361
.sym 59124 $abc$35911$n3075
.sym 59125 picorv32.instr_jal
.sym 59126 picorv32.instr_lui
.sym 59129 $abc$35911$n231
.sym 59131 $abc$35911$n3683
.sym 59132 $abc$35911$n2871_1
.sym 59133 picorv32.irq_state[0]
.sym 59134 picorv32.decoded_imm_uj[25]
.sym 59136 $abc$35911$n3091
.sym 59139 $abc$35911$n3683
.sym 59140 $abc$35911$n4360_1
.sym 59141 picorv32.decoded_imm_uj[8]
.sym 59144 $abc$35911$n3685
.sym 59145 $abc$35911$n3756_1
.sym 59146 $abc$35911$n3683
.sym 59147 picorv32.reg_next_pc[19]
.sym 59150 picorv32.decoded_imm_uj[25]
.sym 59151 $abc$35911$n3091
.sym 59152 picorv32.instr_jal
.sym 59153 $abc$35911$n3075
.sym 59156 $abc$35911$n3685
.sym 59157 picorv32.reg_next_pc[3]
.sym 59158 $abc$35911$n3683
.sym 59159 $abc$35911$n3691
.sym 59162 picorv32.instr_jal
.sym 59163 $abc$35911$n2866
.sym 59164 picorv32.decoded_imm_uj[8]
.sym 59165 picorv32.mem_rdata_q[28]
.sym 59168 $abc$35911$n3685
.sym 59169 $abc$35911$n3683
.sym 59170 $abc$35911$n3764_1
.sym 59171 picorv32.reg_next_pc[21]
.sym 59175 picorv32.instr_lui
.sym 59177 picorv32.is_lui_auipc_jal
.sym 59180 $abc$35911$n4360_1
.sym 59181 $abc$35911$n2871_1
.sym 59182 $abc$35911$n3691
.sym 59183 $abc$35911$n4361
.sym 59186 picorv32.reg_next_pc[19]
.sym 59187 picorv32.irq_state[0]
.sym 59188 $abc$35911$n5382
.sym 59189 $abc$35911$n231
.sym 59190 $abc$35911$n3049_$glb_ce
.sym 59191 clk12_$glb_clk
.sym 59192 $abc$35911$n229_$glb_sr
.sym 59193 picorv32.decoded_imm[30]
.sym 59194 $abc$35911$n3093
.sym 59195 $abc$35911$n4409
.sym 59196 picorv32.decoded_imm[10]
.sym 59197 picorv32.decoded_imm[26]
.sym 59198 picorv32.cpuregs_wrdata[19]
.sym 59199 $abc$35911$n3101
.sym 59200 $abc$35911$n3994_1
.sym 59202 $abc$35911$n3834
.sym 59205 $abc$35911$n3606
.sym 59206 $abc$35911$n3764_1
.sym 59207 $abc$35911$n5688
.sym 59208 $abc$35911$n4441
.sym 59209 $abc$35911$n3604_1
.sym 59210 $abc$35911$n3756_1
.sym 59211 $abc$35911$n4199
.sym 59212 $abc$35911$n3075
.sym 59213 picorv32.instr_jal
.sym 59214 $abc$35911$n3417
.sym 59215 $abc$35911$n3577
.sym 59216 $abc$35911$n3796_1
.sym 59217 picorv32.mem_do_wdata
.sym 59218 $abc$35911$n2844
.sym 59219 picorv32.reg_out[28]
.sym 59220 picorv32.mem_rdata_q[30]
.sym 59221 picorv32.decoded_imm_uj[10]
.sym 59222 $abc$35911$n3077
.sym 59223 picorv32.reg_pc[20]
.sym 59224 $abc$35911$n4260_1
.sym 59225 picorv32.reg_pc[21]
.sym 59226 picorv32.cpuregs_wrdata[3]
.sym 59227 picorv32.cpuregs_wrdata[12]
.sym 59228 picorv32.reg_out[15]
.sym 59234 $abc$35911$n4588
.sym 59235 $abc$35911$n3758_1
.sym 59236 $abc$35911$n4402
.sym 59239 $abc$35911$n4763
.sym 59241 $abc$35911$n3782_1
.sym 59242 $abc$35911$n2871_1
.sym 59243 $abc$35911$n4703
.sym 59244 $abc$35911$n3060
.sym 59245 $abc$35911$n3748_1
.sym 59246 $abc$35911$n4403
.sym 59248 $abc$35911$n4708
.sym 59249 $abc$35911$n4709
.sym 59253 $abc$35911$n3780_1
.sym 59255 $abc$35911$n3040
.sym 59256 $abc$35911$n4768
.sym 59258 $abc$35911$n4769
.sym 59259 $abc$35911$n3689
.sym 59261 picorv32.reg_next_pc[25]
.sym 59262 $abc$35911$n3685
.sym 59263 $abc$35911$n3687
.sym 59264 $abc$35911$n4606
.sym 59265 picorv32.irq_state[1]
.sym 59267 $abc$35911$n4768
.sym 59268 $abc$35911$n4708
.sym 59269 $abc$35911$n3689
.sym 59270 $abc$35911$n3060
.sym 59273 $abc$35911$n4763
.sym 59274 $abc$35911$n3689
.sym 59275 $abc$35911$n3060
.sym 59276 $abc$35911$n4703
.sym 59279 $abc$35911$n4402
.sym 59280 $abc$35911$n4403
.sym 59285 $abc$35911$n3782_1
.sym 59287 $abc$35911$n4606
.sym 59288 $abc$35911$n3687
.sym 59291 $abc$35911$n3748_1
.sym 59292 $abc$35911$n3040
.sym 59293 picorv32.irq_state[1]
.sym 59294 $abc$35911$n2871_1
.sym 59297 $abc$35911$n3758_1
.sym 59298 $abc$35911$n4588
.sym 59300 $abc$35911$n3687
.sym 59304 $abc$35911$n3780_1
.sym 59305 picorv32.reg_next_pc[25]
.sym 59306 $abc$35911$n3685
.sym 59309 $abc$35911$n3060
.sym 59310 $abc$35911$n3689
.sym 59311 $abc$35911$n4769
.sym 59312 $abc$35911$n4709
.sym 59313 $abc$35911$n3068_$glb_ce
.sym 59314 clk12_$glb_clk
.sym 59315 $abc$35911$n232_$glb_sr
.sym 59316 basesoc_picorv32_mem_instr
.sym 59317 $abc$35911$n4427
.sym 59318 $abc$35911$n4438_1
.sym 59319 $abc$35911$n3780_1
.sym 59320 $abc$35911$n4421
.sym 59321 picorv32.cpuregs_wrdata[25]
.sym 59322 picorv32.cpuregs_wrdata[23]
.sym 59323 $abc$35911$n3869_1
.sym 59328 picorv32.instr_lui
.sym 59329 picorv32.reg_next_pc[3]
.sym 59330 picorv32.reg_next_pc[19]
.sym 59331 $abc$35911$n3756_1
.sym 59332 picorv32.cpuregs_wrdata[5]
.sym 59333 $abc$35911$n2884_1
.sym 59334 picorv32.cpuregs_wrdata[17]
.sym 59335 picorv32.decoded_imm[30]
.sym 59336 picorv32.mem_wordsize[1]
.sym 59337 picorv32.mem_rdata_q[26]
.sym 59338 picorv32.mem_rdata_q[13]
.sym 59339 $abc$35911$n2866
.sym 59340 picorv32.cpu_state[3]
.sym 59341 picorv32.cpuregs_wrdata[17]
.sym 59342 $abc$35911$n3031
.sym 59343 $abc$35911$n2947
.sym 59345 picorv32.is_lui_auipc_jal
.sym 59346 $abc$35911$n2954
.sym 59348 $abc$35911$n4353_1
.sym 59349 $abc$35911$n2955_1
.sym 59350 picorv32.mem_rdata_latched[28]
.sym 59351 $abc$35911$n4420
.sym 59357 picorv32.mem_rdata_latched[28]
.sym 59358 $abc$35911$n4446_1
.sym 59360 picorv32.reg_next_pc[25]
.sym 59361 $abc$35911$n4447
.sym 59366 picorv32.latched_stalu
.sym 59367 picorv32.alu_out_q[31]
.sym 59368 $abc$35911$n5406
.sym 59369 $abc$35911$n2871_1
.sym 59370 $abc$35911$n3685
.sym 59371 $abc$35911$n3792_1
.sym 59372 $abc$35911$n3683
.sym 59373 $abc$35911$n3683
.sym 59374 picorv32.irq_state[1]
.sym 59376 picorv32.alu_out_q[28]
.sym 59377 picorv32.reg_out[31]
.sym 59378 picorv32.reg_next_pc[28]
.sym 59379 picorv32.reg_out[28]
.sym 59381 $abc$35911$n231
.sym 59384 $abc$35911$n3039
.sym 59385 picorv32.reg_out[31]
.sym 59386 picorv32.latched_stalu
.sym 59387 picorv32.mem_rdata_latched[31]
.sym 59388 picorv32.irq_state[0]
.sym 59391 picorv32.mem_rdata_latched[31]
.sym 59396 picorv32.alu_out_q[31]
.sym 59397 picorv32.reg_out[31]
.sym 59398 $abc$35911$n2871_1
.sym 59399 picorv32.latched_stalu
.sym 59402 picorv32.latched_stalu
.sym 59403 picorv32.alu_out_q[31]
.sym 59404 $abc$35911$n3683
.sym 59405 picorv32.reg_out[31]
.sym 59408 $abc$35911$n231
.sym 59409 $abc$35911$n5406
.sym 59410 $abc$35911$n4446_1
.sym 59411 $abc$35911$n4447
.sym 59414 picorv32.irq_state[0]
.sym 59415 picorv32.irq_state[1]
.sym 59416 $abc$35911$n3039
.sym 59417 picorv32.reg_next_pc[25]
.sym 59420 picorv32.reg_next_pc[28]
.sym 59421 $abc$35911$n3683
.sym 59422 $abc$35911$n3792_1
.sym 59423 $abc$35911$n3685
.sym 59426 picorv32.reg_out[28]
.sym 59428 picorv32.latched_stalu
.sym 59429 picorv32.alu_out_q[28]
.sym 59433 picorv32.mem_rdata_latched[28]
.sym 59436 $abc$35911$n3047_$glb_ce
.sym 59437 clk12_$glb_clk
.sym 59439 $abc$35911$n2945_1
.sym 59440 $abc$35911$n2836_1
.sym 59441 $abc$35911$n2845
.sym 59442 grant
.sym 59443 $abc$35911$n3188
.sym 59444 $abc$35911$n2957
.sym 59445 $abc$35911$n2962_1
.sym 59446 $abc$35911$n2953
.sym 59451 picorv32.mem_rdata_q[25]
.sym 59452 picorv32.cpuregs_wrdata[23]
.sym 59453 picorv32.cpuregs_rs1[10]
.sym 59454 $abc$35911$n3612
.sym 59455 picorv32.is_alu_reg_imm
.sym 59456 $abc$35911$n3527_1
.sym 59457 $abc$35911$n3683
.sym 59458 picorv32.latched_rd[2]
.sym 59459 picorv32.cpuregs_wrdata[31]
.sym 59460 picorv32.alu_out_q[25]
.sym 59461 $abc$35911$n4428
.sym 59462 picorv32.latched_stalu
.sym 59463 $abc$35911$n3023
.sym 59466 $abc$35911$n4112_1
.sym 59467 $abc$35911$n4129
.sym 59468 picorv32.instr_auipc
.sym 59469 $abc$35911$n2946_1
.sym 59470 picorv32.irq_state[0]
.sym 59471 picorv32.reg_out[25]
.sym 59472 $abc$35911$n2945_1
.sym 59473 picorv32.mem_rdata_latched[31]
.sym 59474 picorv32.irq_state[1]
.sym 59480 picorv32.mem_rdata_q[29]
.sym 59481 picorv32.irq_state[1]
.sym 59483 picorv32.instr_lui
.sym 59484 picorv32.instr_auipc
.sym 59485 picorv32.latched_branch
.sym 59486 picorv32.irq_state[0]
.sym 59488 $abc$35911$n3481_1
.sym 59489 $abc$35911$n2866
.sym 59491 $abc$35911$n232
.sym 59492 picorv32.cpu_state[0]
.sym 59493 $abc$35911$n3026
.sym 59494 $abc$35911$n2910
.sym 59495 $abc$35911$n3029
.sym 59496 $abc$35911$n231
.sym 59497 picorv32.mem_rdata_q[31]
.sym 59498 $abc$35911$n3189
.sym 59500 $abc$35911$n3188
.sym 59501 $abc$35911$n2911_1
.sym 59502 picorv32.mem_rdata_q[30]
.sym 59503 picorv32.reg_next_pc[31]
.sym 59504 $abc$35911$n3182
.sym 59505 picorv32.latched_compr
.sym 59507 $abc$35911$n3033
.sym 59508 $abc$35911$n4353_1
.sym 59510 basesoc_picorv32_trap
.sym 59511 $abc$35911$n188
.sym 59513 picorv32.instr_auipc
.sym 59514 picorv32.instr_lui
.sym 59515 $abc$35911$n2866
.sym 59516 picorv32.mem_rdata_q[31]
.sym 59519 $abc$35911$n3481_1
.sym 59520 picorv32.mem_rdata_q[29]
.sym 59521 picorv32.mem_rdata_q[31]
.sym 59522 picorv32.mem_rdata_q[30]
.sym 59525 $abc$35911$n188
.sym 59531 $abc$35911$n3182
.sym 59532 $abc$35911$n3188
.sym 59533 $abc$35911$n2910
.sym 59534 $abc$35911$n3189
.sym 59537 $abc$35911$n3029
.sym 59538 picorv32.irq_state[1]
.sym 59539 picorv32.irq_state[0]
.sym 59540 picorv32.reg_next_pc[31]
.sym 59543 $abc$35911$n4353_1
.sym 59544 $abc$35911$n231
.sym 59546 picorv32.latched_compr
.sym 59549 $abc$35911$n232
.sym 59550 picorv32.latched_branch
.sym 59551 $abc$35911$n231
.sym 59552 picorv32.cpu_state[0]
.sym 59555 $abc$35911$n2911_1
.sym 59556 $abc$35911$n232
.sym 59557 basesoc_picorv32_trap
.sym 59558 $abc$35911$n3188
.sym 59559 $abc$35911$n3033
.sym 59560 clk12_$glb_clk
.sym 59561 $abc$35911$n3026
.sym 59562 $abc$35911$n190
.sym 59563 $abc$35911$n192
.sym 59564 picorv32.mem_rdata_latched[30]
.sym 59565 picorv32.mem_rdata_latched[31]
.sym 59566 $abc$35911$n2907_1
.sym 59567 $abc$35911$n2843_1
.sym 59568 $abc$35911$n2905_1
.sym 59569 $abc$35911$n188
.sym 59574 $abc$35911$n2951
.sym 59575 picorv32.decoded_rs2[4]
.sym 59576 picorv32.cpuregs_wrdata[1]
.sym 59577 picorv32.decoded_rs2[3]
.sym 59578 picorv32.latched_rd[3]
.sym 59579 picorv32.instr_lui
.sym 59580 picorv32.latched_rd[1]
.sym 59581 $PACKER_VCC_NET
.sym 59582 $abc$35911$n2959_1
.sym 59583 $abc$35911$n4148_1
.sym 59584 $abc$35911$n4152
.sym 59585 $abc$35911$n2866
.sym 59586 $abc$35911$n2837_1
.sym 59588 picorv32.mem_rdata_q[30]
.sym 59589 picorv32.cpuregs_rs1[16]
.sym 59591 $abc$35911$n4290_1
.sym 59592 $abc$35911$n2957
.sym 59593 $abc$35911$n3033
.sym 59594 $abc$35911$n2962_1
.sym 59596 $abc$35911$n2953
.sym 59597 $abc$35911$n3033
.sym 59606 $abc$35911$n5771
.sym 59607 $abc$35911$n5773
.sym 59608 $abc$35911$n5775
.sym 59611 count[13]
.sym 59612 $abc$35911$n2836_1
.sym 59613 $abc$35911$n2845
.sym 59614 count[11]
.sym 59615 $abc$35911$n2835
.sym 59616 count[15]
.sym 59618 $abc$35911$n5779
.sym 59620 $abc$35911$n192
.sym 59623 $abc$35911$n5757
.sym 59626 count[12]
.sym 59630 $PACKER_VCC_NET
.sym 59637 $abc$35911$n5775
.sym 59639 $abc$35911$n2835
.sym 59644 $abc$35911$n192
.sym 59648 count[15]
.sym 59649 count[13]
.sym 59650 count[11]
.sym 59651 count[12]
.sym 59654 $abc$35911$n2835
.sym 59656 $abc$35911$n5771
.sym 59660 $abc$35911$n2836_1
.sym 59661 $abc$35911$n2845
.sym 59666 $abc$35911$n2835
.sym 59669 $abc$35911$n5779
.sym 59674 $abc$35911$n5757
.sym 59675 $abc$35911$n2835
.sym 59680 $abc$35911$n2835
.sym 59681 $abc$35911$n5773
.sym 59682 $PACKER_VCC_NET
.sym 59683 clk12_$glb_clk
.sym 59684 sys_rst_$glb_sr
.sym 59685 count[16]
.sym 59686 $abc$35911$n4190
.sym 59687 $abc$35911$n200
.sym 59688 $abc$35911$n194
.sym 59689 $abc$35911$n198
.sym 59690 $abc$35911$n196
.sym 59691 count[18]
.sym 59692 $abc$35911$n2842
.sym 59694 $abc$35911$n2960
.sym 59697 picorv32.mem_rdata_q[29]
.sym 59698 picorv32.cpuregs_wrdata[14]
.sym 59699 picorv32.latched_rd[5]
.sym 59700 picorv32.mem_rdata_latched[31]
.sym 59701 picorv32.cpuregs_rs1[14]
.sym 59702 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 59703 $abc$35911$n5688
.sym 59704 picorv32.decoded_rd[4]
.sym 59705 picorv32.instr_jalr
.sym 59706 picorv32.cpuregs_rs1[4]
.sym 59708 picorv32.latched_rd[0]
.sym 59709 picorv32.mem_rdata_latched[30]
.sym 59710 picorv32.irq_pending[10]
.sym 59711 $abc$35911$n4266_1
.sym 59712 picorv32.reg_out[15]
.sym 59713 picorv32.decoded_imm_uj[10]
.sym 59715 picorv32.reg_out[28]
.sym 59716 picorv32.mem_rdata_q[30]
.sym 59717 $abc$35911$n4260_1
.sym 59718 picorv32.cpuregs_rs1[10]
.sym 59719 $abc$35911$n3529
.sym 59728 $abc$35911$n2839
.sym 59729 $abc$35911$n2841
.sym 59730 $abc$35911$n2835
.sym 59732 count[4]
.sym 59735 count[10]
.sym 59738 count[2]
.sym 59739 count[3]
.sym 59740 count[5]
.sym 59741 count[7]
.sym 59743 count[10]
.sym 59747 count[1]
.sym 59748 count[8]
.sym 59750 $abc$35911$n5765
.sym 59751 $abc$35911$n5749
.sym 59752 $abc$35911$n5769
.sym 59753 $PACKER_VCC_NET
.sym 59754 $abc$35911$n2840_1
.sym 59756 count[8]
.sym 59759 $abc$35911$n2839
.sym 59760 $abc$35911$n2841
.sym 59762 $abc$35911$n2840_1
.sym 59765 $abc$35911$n5769
.sym 59766 $abc$35911$n2835
.sym 59771 count[3]
.sym 59772 count[2]
.sym 59773 count[10]
.sym 59774 count[5]
.sym 59777 count[2]
.sym 59778 count[3]
.sym 59779 count[1]
.sym 59780 count[4]
.sym 59783 count[8]
.sym 59784 count[10]
.sym 59785 count[7]
.sym 59786 count[5]
.sym 59789 count[8]
.sym 59790 count[4]
.sym 59791 count[1]
.sym 59792 count[7]
.sym 59795 $abc$35911$n2835
.sym 59798 $abc$35911$n5765
.sym 59802 $abc$35911$n5749
.sym 59804 $abc$35911$n2835
.sym 59805 $PACKER_VCC_NET
.sym 59806 clk12_$glb_clk
.sym 59807 sys_rst_$glb_sr
.sym 59808 picorv32.decoded_imm_uj[10]
.sym 59809 $abc$35911$n4163_1
.sym 59810 $abc$35911$n4192
.sym 59811 $abc$35911$n4292
.sym 59812 $abc$35911$n4317_1
.sym 59813 $abc$35911$n4316
.sym 59814 picorv32.cpuregs_wrdata[28]
.sym 59815 $abc$35911$n4293_1
.sym 59820 $abc$35911$n2838
.sym 59821 $PACKER_VCC_NET
.sym 59822 $abc$35911$n4433_1
.sym 59823 $abc$35911$n4112_1
.sym 59824 $abc$35911$n4112_1
.sym 59826 picorv32.cpuregs_rs1[0]
.sym 59827 picorv32.mem_wordsize[1]
.sym 59828 picorv32.decoded_imm_uj[28]
.sym 59829 picorv32.decoded_imm[0]
.sym 59830 picorv32.cpuregs_wrdata[1]
.sym 59831 $abc$35911$n200
.sym 59834 $abc$35911$n3031
.sym 59838 picorv32.reg_out[15]
.sym 59839 $PACKER_VCC_NET
.sym 59840 csrbankarray_csrbank0_leds_out0_w[2]
.sym 59842 $abc$35911$n4215
.sym 59849 picorv32.cpuregs_rs1[27]
.sym 59850 $abc$35911$n5400
.sym 59851 picorv32.cpuregs_rs1[24]
.sym 59853 $abc$35911$n4276_1
.sym 59854 $abc$35911$n4129
.sym 59855 $PACKER_VCC_NET
.sym 59856 count[0]
.sym 59857 $abc$35911$n4294_1
.sym 59858 $abc$35911$n4320_1
.sym 59860 $abc$35911$n7016
.sym 59861 $abc$35911$n4319
.sym 59862 picorv32.cpuregs_rs1[31]
.sym 59863 picorv32.cpu_state[3]
.sym 59864 $abc$35911$n3409
.sym 59867 $abc$35911$n231
.sym 59868 $abc$35911$n4274_1
.sym 59869 picorv32.mem_rdata_latched[30]
.sym 59870 $abc$35911$n4316
.sym 59871 picorv32.irq_state[1]
.sym 59872 picorv32.irq_mask[31]
.sym 59876 $abc$35911$n4292
.sym 59877 $abc$35911$n3030
.sym 59878 $abc$35911$n4318_1
.sym 59882 picorv32.irq_state[1]
.sym 59883 $abc$35911$n5400
.sym 59884 $abc$35911$n231
.sym 59885 $abc$35911$n3030
.sym 59889 picorv32.mem_rdata_latched[30]
.sym 59894 $abc$35911$n4318_1
.sym 59895 $abc$35911$n4316
.sym 59896 picorv32.cpuregs_rs1[31]
.sym 59897 $abc$35911$n4129
.sym 59900 $abc$35911$n4294_1
.sym 59901 picorv32.cpuregs_rs1[27]
.sym 59902 $abc$35911$n4129
.sym 59903 $abc$35911$n4292
.sym 59906 $abc$35911$n4320_1
.sym 59908 $abc$35911$n7016
.sym 59909 picorv32.cpu_state[3]
.sym 59912 picorv32.irq_mask[31]
.sym 59914 $abc$35911$n4319
.sym 59915 $abc$35911$n3409
.sym 59919 count[0]
.sym 59920 $PACKER_VCC_NET
.sym 59924 $abc$35911$n4129
.sym 59925 $abc$35911$n4276_1
.sym 59926 $abc$35911$n4274_1
.sym 59927 picorv32.cpuregs_rs1[24]
.sym 59929 clk12_$glb_clk
.sym 59931 $abc$35911$n4281_1
.sym 59932 picorv32.reg_out[15]
.sym 59933 picorv32.reg_out[20]
.sym 59934 $abc$35911$n4274_1
.sym 59935 picorv32.reg_out[14]
.sym 59936 $abc$35911$n4280_1
.sym 59937 $abc$35911$n4262_1
.sym 59938 picorv32.reg_out[25]
.sym 59943 $abc$35911$n3825
.sym 59944 picorv32.cpuregs_wrdata[28]
.sym 59945 picorv32.mem_rdata_latched[7]
.sym 59946 picorv32.cpuregs_rs1[29]
.sym 59947 picorv32.cpuregs_rs1[0]
.sym 59948 picorv32.cpuregs_rs1[4]
.sym 59950 picorv32.cpuregs_rs1[31]
.sym 59951 picorv32.latched_rd[2]
.sym 59953 $abc$35911$n3527_1
.sym 59954 picorv32.latched_rd[2]
.sym 59958 $abc$35911$n4112_1
.sym 59960 $abc$35911$n4129
.sym 59961 $abc$35911$n4112_1
.sym 59962 picorv32.reg_out[25]
.sym 59963 $abc$35911$n3409
.sym 59965 $abc$35911$n4129
.sym 59966 $abc$35911$n3023
.sym 59973 $abc$35911$n4129
.sym 59974 $abc$35911$n3409
.sym 59977 picorv32.irq_pending[18]
.sym 59978 picorv32.cpu_state[0]
.sym 59980 $abc$35911$n4254_1
.sym 59981 $abc$35911$n4253_1
.sym 59982 picorv32.cpuregs_rs1[22]
.sym 59983 $abc$35911$n4264_1
.sym 59985 $abc$35911$n4259_1
.sym 59986 picorv32.irq_mask[21]
.sym 59987 picorv32.cpu_state[3]
.sym 59989 $abc$35911$n4260_1
.sym 59990 picorv32.irq_mask[25]
.sym 59992 $abc$35911$n7010
.sym 59994 $abc$35911$n4262_1
.sym 59995 picorv32.irq_pending[20]
.sym 59997 picorv32.irq_pending[21]
.sym 59998 $abc$35911$n4284_1
.sym 60000 $abc$35911$n4283
.sym 60002 picorv32.irq_mask[20]
.sym 60003 $abc$35911$n4242
.sym 60005 picorv32.irq_mask[25]
.sym 60006 $abc$35911$n4283
.sym 60007 $abc$35911$n3409
.sym 60011 $abc$35911$n4254_1
.sym 60012 picorv32.cpu_state[0]
.sym 60013 picorv32.irq_pending[20]
.sym 60017 $abc$35911$n4253_1
.sym 60019 $abc$35911$n3409
.sym 60020 picorv32.irq_mask[20]
.sym 60023 picorv32.cpuregs_rs1[22]
.sym 60024 $abc$35911$n4264_1
.sym 60025 $abc$35911$n4129
.sym 60026 $abc$35911$n4262_1
.sym 60029 picorv32.cpu_state[3]
.sym 60031 $abc$35911$n7010
.sym 60032 $abc$35911$n4284_1
.sym 60035 $abc$35911$n4260_1
.sym 60036 picorv32.cpu_state[0]
.sym 60038 picorv32.irq_pending[21]
.sym 60041 $abc$35911$n4259_1
.sym 60042 picorv32.irq_mask[21]
.sym 60043 $abc$35911$n3409
.sym 60048 picorv32.cpu_state[0]
.sym 60049 picorv32.irq_pending[18]
.sym 60050 $abc$35911$n4242
.sym 60052 clk12_$glb_clk
.sym 60054 $abc$35911$n4305_1
.sym 60055 $abc$35911$n4229
.sym 60056 $abc$35911$n4304
.sym 60057 $abc$35911$n4311_1
.sym 60058 $abc$35911$n4228
.sym 60059 picorv32.reg_out[26]
.sym 60060 $abc$35911$n4248
.sym 60061 $abc$35911$n4310
.sym 60066 picorv32.cpuregs_rs1[20]
.sym 60070 picorv32.cpuregs_rs1[22]
.sym 60071 picorv32.latched_is_lu
.sym 60073 $PACKER_VCC_NET
.sym 60074 picorv32.latched_rd[3]
.sym 60075 $abc$35911$n4275_1
.sym 60077 picorv32.reg_out[9]
.sym 60079 $abc$35911$n4290_1
.sym 60080 picorv32.cpuregs_rs1[16]
.sym 60081 $abc$35911$n2953
.sym 60083 picorv32.cpuregs_rs1[19]
.sym 60084 $abc$35911$n2957
.sym 60086 picorv32.cpuregs_rs1[28]
.sym 60089 $abc$35911$n3033
.sym 60095 $abc$35911$n4290_1
.sym 60096 picorv32.irq_pending[19]
.sym 60097 picorv32.cpu_state[0]
.sym 60098 picorv32.cpuregs_rs1[16]
.sym 60099 picorv32.cpuregs_rs1[19]
.sym 60100 $abc$35911$n6999
.sym 60102 $abc$35911$n4241
.sym 60104 picorv32.irq_mask[18]
.sym 60105 picorv32.cpuregs_rs1[14]
.sym 60106 $abc$35911$n3121
.sym 60107 picorv32.cpu_state[0]
.sym 60108 $abc$35911$n3409
.sym 60111 $abc$35911$n4217
.sym 60114 $abc$35911$n4216
.sym 60116 picorv32.irq_mask[26]
.sym 60119 picorv32.cpu_state[3]
.sym 60120 $abc$35911$n4129
.sym 60121 $abc$35911$n4289
.sym 60122 picorv32.irq_mask[19]
.sym 60123 picorv32.irq_pending[26]
.sym 60124 picorv32.irq_pending[14]
.sym 60128 picorv32.irq_pending[14]
.sym 60129 picorv32.cpu_state[3]
.sym 60130 picorv32.cpu_state[0]
.sym 60131 $abc$35911$n6999
.sym 60134 picorv32.irq_pending[19]
.sym 60137 picorv32.irq_mask[19]
.sym 60140 $abc$35911$n4290_1
.sym 60141 picorv32.cpu_state[0]
.sym 60143 picorv32.irq_pending[26]
.sym 60147 picorv32.cpuregs_rs1[19]
.sym 60152 $abc$35911$n3409
.sym 60153 picorv32.irq_mask[26]
.sym 60155 $abc$35911$n4289
.sym 60158 picorv32.cpuregs_rs1[14]
.sym 60159 $abc$35911$n4129
.sym 60160 $abc$35911$n4216
.sym 60161 $abc$35911$n4217
.sym 60167 picorv32.cpuregs_rs1[16]
.sym 60171 picorv32.irq_mask[18]
.sym 60172 $abc$35911$n4241
.sym 60173 $abc$35911$n3409
.sym 60174 $abc$35911$n3121
.sym 60175 clk12_$glb_clk
.sym 60176 $abc$35911$n232_$glb_sr
.sym 60177 $abc$35911$n4234
.sym 60178 picorv32.reg_out[29]
.sym 60179 $abc$35911$n4306_1
.sym 60181 $abc$35911$n4307
.sym 60182 picorv32.reg_out[30]
.sym 60183 picorv32.reg_out[28]
.sym 60184 $abc$35911$n4235
.sym 60190 picorv32.cpuregs_rs1[18]
.sym 60191 csrbankarray_csrbank0_leds_out0_w[0]
.sym 60192 picorv32.cpuregs_rs1[26]
.sym 60193 picorv32.cpu_state[0]
.sym 60195 picorv32.cpu_state[0]
.sym 60197 picorv32.cpuregs_rs1[26]
.sym 60199 picorv32.cpu_state[0]
.sym 60200 picorv32.latched_is_lu
.sym 60206 picorv32.reg_out[28]
.sym 60208 picorv32.cpu_state[0]
.sym 60226 picorv32.cpuregs_rs1[29]
.sym 60228 picorv32.irq_mask[28]
.sym 60231 $abc$35911$n7013
.sym 60233 $abc$35911$n4302_1
.sym 60235 $abc$35911$n4301
.sym 60236 $abc$35911$n3121
.sym 60238 $abc$35911$n3409
.sym 60242 picorv32.cpu_state[3]
.sym 60246 picorv32.cpuregs_rs1[28]
.sym 60252 picorv32.irq_mask[28]
.sym 60253 $abc$35911$n3409
.sym 60254 $abc$35911$n4301
.sym 60257 picorv32.cpu_state[3]
.sym 60258 $abc$35911$n4302_1
.sym 60260 $abc$35911$n7013
.sym 60264 picorv32.cpuregs_rs1[28]
.sym 60278 picorv32.cpuregs_rs1[29]
.sym 60297 $abc$35911$n3121
.sym 60298 clk12_$glb_clk
.sym 60299 $abc$35911$n232_$glb_sr
.sym 60313 picorv32.cpuregs_rs1[29]
.sym 60314 picorv32.irq_mask[17]
.sym 60316 $abc$35911$n2929
.sym 60317 csrbankarray_csrbank0_leds_out0_w[1]
.sym 60324 picorv32.cpu_state[3]
.sym 60374 serial_tx
.sym 60398 serial_tx
.sym 60404 basesoc_timer0_value_status[6]
.sym 60405 basesoc_timer0_value_status[3]
.sym 60452 $abc$35911$n2913
.sym 60466 basesoc_ctrl_reset_reset_r
.sym 60493 basesoc_ctrl_reset_reset_r
.sym 60520 $abc$35911$n2913
.sym 60521 clk12_$glb_clk
.sym 60522 sys_rst_$glb_sr
.sym 60523 user_btn_n
.sym 60527 $abc$35911$n5017
.sym 60528 $abc$35911$n5053_1
.sym 60530 regs0
.sym 60531 basesoc_uart_phy_rx
.sym 60532 $abc$35911$n4834_1
.sym 60533 $abc$35911$n5019
.sym 60534 $abc$35911$n4833_1
.sym 60539 basesoc_dat_w[3]
.sym 60540 array_muxed0[14]
.sym 60543 basesoc_dat_w[7]
.sym 60546 basesoc_ctrl_storage[23]
.sym 60547 basesoc_timer0_en_storage
.sym 60556 serial_rx
.sym 60567 basesoc_timer0_en_storage
.sym 60570 basesoc_timer0_value[6]
.sym 60571 $abc$35911$n2913
.sym 60578 basesoc_timer0_value[7]
.sym 60579 $abc$35911$n4798_1
.sym 60584 basesoc_timer0_en_storage
.sym 60588 basesoc_timer0_value_status[6]
.sym 60590 $abc$35911$n4801_1
.sym 60591 basesoc_timer0_load_storage[13]
.sym 60593 basesoc_timer0_load_storage[4]
.sym 60604 $abc$35911$n3305
.sym 60605 basesoc_timer0_value[15]
.sym 60606 basesoc_timer0_value[12]
.sym 60607 basesoc_timer0_en_storage
.sym 60608 $abc$35911$n3308
.sym 60609 basesoc_timer0_value[5]
.sym 60610 $abc$35911$n5021
.sym 60611 $abc$35911$n5053_1
.sym 60612 basesoc_timer0_value[14]
.sym 60613 basesoc_timer0_value[4]
.sym 60614 basesoc_timer0_load_storage[3]
.sym 60615 basesoc_timer0_en_storage
.sym 60616 $abc$35911$n5941
.sym 60617 basesoc_timer0_reload_storage[20]
.sym 60618 basesoc_timer0_reload_storage[4]
.sym 60619 basesoc_timer0_value[13]
.sym 60620 basesoc_timer0_eventmanager_status_w
.sym 60621 $abc$35911$n4843_1
.sym 60622 basesoc_timer0_load_storage[4]
.sym 60623 $abc$35911$n3307
.sym 60626 $abc$35911$n5019
.sym 60629 basesoc_timer0_value[6]
.sym 60630 $abc$35911$n3306
.sym 60632 basesoc_timer0_value[7]
.sym 60633 basesoc_timer0_load_storage[20]
.sym 60634 $abc$35911$n4842_1
.sym 60635 $abc$35911$n3289
.sym 60637 basesoc_timer0_value[6]
.sym 60638 basesoc_timer0_value[5]
.sym 60639 basesoc_timer0_value[4]
.sym 60640 basesoc_timer0_value[7]
.sym 60643 basesoc_timer0_en_storage
.sym 60644 basesoc_timer0_load_storage[4]
.sym 60646 $abc$35911$n5021
.sym 60649 basesoc_timer0_en_storage
.sym 60651 basesoc_timer0_load_storage[20]
.sym 60652 $abc$35911$n5053_1
.sym 60655 basesoc_timer0_value[14]
.sym 60656 basesoc_timer0_value[13]
.sym 60657 basesoc_timer0_value[15]
.sym 60658 basesoc_timer0_value[12]
.sym 60661 basesoc_timer0_reload_storage[20]
.sym 60662 $abc$35911$n4843_1
.sym 60663 $abc$35911$n3289
.sym 60664 $abc$35911$n4842_1
.sym 60667 $abc$35911$n3307
.sym 60668 $abc$35911$n3305
.sym 60669 $abc$35911$n3306
.sym 60670 $abc$35911$n3308
.sym 60674 $abc$35911$n5941
.sym 60675 basesoc_timer0_eventmanager_status_w
.sym 60676 basesoc_timer0_reload_storage[4]
.sym 60679 basesoc_timer0_load_storage[3]
.sym 60681 basesoc_timer0_en_storage
.sym 60682 $abc$35911$n5019
.sym 60684 clk12_$glb_clk
.sym 60685 sys_rst_$glb_sr
.sym 60686 $abc$35911$n4835
.sym 60687 basesoc_timer0_value[6]
.sym 60688 $abc$35911$n5033
.sym 60689 $abc$35911$n5025
.sym 60690 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 60691 basesoc_timer0_value[10]
.sym 60692 basesoc_timer0_value[11]
.sym 60693 $abc$35911$n5035
.sym 60694 basesoc_dat_w[2]
.sym 60697 $abc$35911$n2845
.sym 60698 $abc$35911$n3362_1
.sym 60699 $abc$35911$n5989
.sym 60700 basesoc_dat_w[4]
.sym 60704 basesoc_dat_w[1]
.sym 60707 $abc$35911$n5053_1
.sym 60710 $abc$35911$n2972
.sym 60711 basesoc_timer0_value[20]
.sym 60712 $abc$35911$n3286
.sym 60713 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 60714 basesoc_timer0_value_status[11]
.sym 60715 array_muxed1[3]
.sym 60716 basesoc_timer0_value[22]
.sym 60717 $abc$35911$n3276
.sym 60718 basesoc_timer0_reload_storage[19]
.sym 60719 basesoc_timer0_en_storage
.sym 60721 $abc$35911$n3294
.sym 60728 $abc$35911$n5467
.sym 60729 basesoc_timer0_load_storage[14]
.sym 60730 $abc$35911$n5043
.sym 60731 basesoc_timer0_load_storage[15]
.sym 60733 $abc$35911$n4846_1
.sym 60734 $abc$35911$n5974
.sym 60735 basesoc_timer0_value[8]
.sym 60737 $abc$35911$n3274
.sym 60738 sys_rst
.sym 60739 $abc$35911$n4841
.sym 60740 $abc$35911$n4840_1
.sym 60741 $abc$35911$n3276
.sym 60742 $abc$35911$n4844
.sym 60743 $abc$35911$n5041
.sym 60745 $abc$35911$n3294
.sym 60748 basesoc_timer0_value[10]
.sym 60749 basesoc_timer0_value[11]
.sym 60750 basesoc_timer0_en_storage
.sym 60751 basesoc_timer0_eventmanager_status_w
.sym 60752 basesoc_timer0_value[9]
.sym 60753 $abc$35911$n5039
.sym 60754 basesoc_timer0_reload_storage[15]
.sym 60755 $abc$35911$n3275
.sym 60756 basesoc_timer0_load_storage[13]
.sym 60758 basesoc_timer0_load_storage[4]
.sym 60760 $abc$35911$n5041
.sym 60762 basesoc_timer0_load_storage[14]
.sym 60763 basesoc_timer0_en_storage
.sym 60766 $abc$35911$n5043
.sym 60767 basesoc_timer0_load_storage[15]
.sym 60768 basesoc_timer0_en_storage
.sym 60772 $abc$35911$n4846_1
.sym 60773 $abc$35911$n5467
.sym 60774 $abc$35911$n4840_1
.sym 60775 $abc$35911$n3275
.sym 60778 basesoc_timer0_eventmanager_status_w
.sym 60779 basesoc_timer0_reload_storage[15]
.sym 60780 $abc$35911$n5974
.sym 60784 basesoc_timer0_value[11]
.sym 60785 basesoc_timer0_value[10]
.sym 60786 basesoc_timer0_value[9]
.sym 60787 basesoc_timer0_value[8]
.sym 60790 $abc$35911$n3276
.sym 60791 $abc$35911$n4844
.sym 60792 $abc$35911$n4841
.sym 60793 basesoc_timer0_load_storage[4]
.sym 60796 $abc$35911$n3294
.sym 60797 $abc$35911$n3274
.sym 60798 sys_rst
.sym 60802 basesoc_timer0_en_storage
.sym 60804 $abc$35911$n5039
.sym 60805 basesoc_timer0_load_storage[13]
.sym 60807 clk12_$glb_clk
.sym 60808 sys_rst_$glb_sr
.sym 60809 basesoc_timer0_value_status[19]
.sym 60810 $abc$35911$n4836_1
.sym 60811 basesoc_timer0_value_status[8]
.sym 60812 basesoc_timer0_value_status[20]
.sym 60813 $abc$35911$n4837_1
.sym 60814 basesoc_timer0_value_status[22]
.sym 60815 $abc$35911$n4831_1
.sym 60816 $abc$35911$n4861_1
.sym 60821 array_muxed0[14]
.sym 60822 basesoc_timer0_reload_storage[18]
.sym 60823 basesoc_timer0_load_storage[14]
.sym 60824 sys_rst
.sym 60825 basesoc_timer0_value[12]
.sym 60827 $abc$35911$n2909
.sym 60828 $abc$35911$n3437_1
.sym 60830 $abc$35911$n2907
.sym 60831 basesoc_timer0_value[8]
.sym 60832 basesoc_timer0_reload_storage[10]
.sym 60833 basesoc_timer0_en_storage
.sym 60834 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 60835 $abc$35911$n3284
.sym 60837 basesoc_timer0_eventmanager_status_w
.sym 60838 basesoc_timer0_value[9]
.sym 60840 $abc$35911$n5950
.sym 60841 $abc$35911$n3198
.sym 60843 array_muxed0[4]
.sym 60844 $abc$35911$n2903
.sym 60851 basesoc_timer0_value[22]
.sym 60852 $abc$35911$n5466_1
.sym 60853 basesoc_timer0_load_storage[8]
.sym 60854 basesoc_timer0_value[20]
.sym 60855 $abc$35911$n3278
.sym 60856 basesoc_timer0_load_storage[0]
.sym 60860 basesoc_timer0_en_storage
.sym 60861 $abc$35911$n5986
.sym 60862 basesoc_timer0_load_storage[19]
.sym 60863 basesoc_timer0_value[21]
.sym 60864 $abc$35911$n4832
.sym 60865 $abc$35911$n5051_1
.sym 60867 $abc$35911$n5013
.sym 60868 basesoc_timer0_eventmanager_status_w
.sym 60869 basesoc_timer0_value_status[20]
.sym 60871 basesoc_timer0_value[23]
.sym 60872 $abc$35911$n4831_1
.sym 60873 basesoc_timer0_reload_storage[27]
.sym 60875 $abc$35911$n4805
.sym 60876 $abc$35911$n3292
.sym 60877 basesoc_timer0_reload_storage[16]
.sym 60878 basesoc_timer0_reload_storage[19]
.sym 60879 $abc$35911$n4830_1
.sym 60880 basesoc_adr[4]
.sym 60881 $abc$35911$n3289
.sym 60883 basesoc_timer0_value[20]
.sym 60884 basesoc_timer0_value[22]
.sym 60885 basesoc_timer0_value[21]
.sym 60886 basesoc_timer0_value[23]
.sym 60889 basesoc_adr[4]
.sym 60890 $abc$35911$n5466_1
.sym 60891 basesoc_timer0_value_status[20]
.sym 60892 $abc$35911$n4805
.sym 60895 $abc$35911$n4830_1
.sym 60896 $abc$35911$n3292
.sym 60898 basesoc_timer0_reload_storage[27]
.sym 60901 $abc$35911$n3278
.sym 60902 $abc$35911$n3289
.sym 60903 basesoc_timer0_load_storage[8]
.sym 60904 basesoc_timer0_reload_storage[16]
.sym 60908 basesoc_timer0_en_storage
.sym 60909 $abc$35911$n5051_1
.sym 60910 basesoc_timer0_load_storage[19]
.sym 60913 $abc$35911$n4832
.sym 60914 $abc$35911$n4831_1
.sym 60915 basesoc_timer0_reload_storage[19]
.sym 60916 $abc$35911$n3289
.sym 60920 $abc$35911$n5013
.sym 60921 basesoc_timer0_load_storage[0]
.sym 60922 basesoc_timer0_en_storage
.sym 60925 basesoc_timer0_reload_storage[19]
.sym 60926 basesoc_timer0_eventmanager_status_w
.sym 60928 $abc$35911$n5986
.sym 60930 clk12_$glb_clk
.sym 60931 sys_rst_$glb_sr
.sym 60932 $abc$35911$n5464_1
.sym 60933 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 60934 basesoc_timer0_value[26]
.sym 60935 $abc$35911$n5462_1
.sym 60936 $abc$35911$n4860_1
.sym 60937 $abc$35911$n5463
.sym 60938 $abc$35911$n5049_1
.sym 60939 basesoc_timer0_value[18]
.sym 60942 $abc$35911$n6259
.sym 60943 basesoc_uart_phy_storage[26]
.sym 60944 $abc$35911$n3300
.sym 60945 basesoc_timer0_load_storage[11]
.sym 60949 basesoc_timer0_load_storage[8]
.sym 60950 array_muxed0[10]
.sym 60951 spiflash_miso
.sym 60952 basesoc_timer0_reload_storage[3]
.sym 60953 $abc$35911$n3280
.sym 60955 basesoc_timer0_load_storage[15]
.sym 60956 basesoc_timer0_value[7]
.sym 60957 sys_rst
.sym 60958 $abc$35911$n4805
.sym 60959 basesoc_timer0_reload_storage[7]
.sym 60960 $abc$35911$n3326
.sym 60961 $abc$35911$n4798_1
.sym 60964 array_muxed0[8]
.sym 60966 basesoc_timer0_value_status[2]
.sym 60967 array_muxed1[14]
.sym 60974 $abc$35911$n2873
.sym 60975 basesoc_timer0_value_status[8]
.sym 60976 $abc$35911$n5956
.sym 60978 $abc$35911$n4802
.sym 60979 basesoc_timer0_reload_storage[26]
.sym 60980 $abc$35911$n4804_1
.sym 60981 $abc$35911$n5027
.sym 60983 $abc$35911$n6007
.sym 60984 $abc$35911$n4803_1
.sym 60986 basesoc_timer0_load_storage[9]
.sym 60987 basesoc_timer0_en_storage
.sym 60988 basesoc_timer0_reload_storage[9]
.sym 60989 $abc$35911$n4801_1
.sym 60990 $abc$35911$n3294
.sym 60991 $abc$35911$n4800_1
.sym 60992 $abc$35911$n5031
.sym 60997 basesoc_timer0_eventmanager_status_w
.sym 60999 basesoc_timer0_load_storage[27]
.sym 61000 basesoc_adr[4]
.sym 61001 $abc$35911$n3198
.sym 61002 basesoc_timer0_load_storage[7]
.sym 61007 $abc$35911$n5031
.sym 61008 basesoc_timer0_load_storage[9]
.sym 61009 basesoc_timer0_en_storage
.sym 61012 $abc$35911$n6007
.sym 61014 basesoc_timer0_eventmanager_status_w
.sym 61015 basesoc_timer0_reload_storage[26]
.sym 61018 $abc$35911$n4801_1
.sym 61019 $abc$35911$n3294
.sym 61020 basesoc_timer0_value_status[8]
.sym 61021 basesoc_timer0_en_storage
.sym 61024 $abc$35911$n5956
.sym 61026 basesoc_timer0_eventmanager_status_w
.sym 61027 basesoc_timer0_reload_storage[9]
.sym 61031 basesoc_timer0_en_storage
.sym 61032 basesoc_timer0_load_storage[7]
.sym 61033 $abc$35911$n5027
.sym 61036 $abc$35911$n3198
.sym 61039 basesoc_adr[4]
.sym 61042 basesoc_adr[4]
.sym 61043 $abc$35911$n2873
.sym 61045 basesoc_timer0_load_storage[27]
.sym 61048 $abc$35911$n4804_1
.sym 61049 $abc$35911$n4803_1
.sym 61050 $abc$35911$n4802
.sym 61051 $abc$35911$n4800_1
.sym 61053 clk12_$glb_clk
.sym 61054 sys_rst_$glb_sr
.sym 61056 basesoc_timer0_load_storage[26]
.sym 61057 $abc$35911$n2974
.sym 61058 $abc$35911$n4826
.sym 61059 $abc$35911$n2905
.sym 61062 basesoc_timer0_load_storage[30]
.sym 61068 $abc$35911$n3283
.sym 61069 basesoc_timer0_reload_storage[10]
.sym 61072 $abc$35911$n4805
.sym 61074 $abc$35911$n3280
.sym 61075 $abc$35911$n4796
.sym 61076 $abc$35911$n3276
.sym 61077 basesoc_timer0_value[7]
.sym 61078 $abc$35911$n3049
.sym 61079 $abc$35911$n3182
.sym 61081 array_muxed1[13]
.sym 61084 $abc$35911$n3358
.sym 61085 basesoc_timer0_load_storage[4]
.sym 61086 array_muxed2[0]
.sym 61087 basesoc_timer0_load_storage[7]
.sym 61090 basesoc_timer0_value_status[6]
.sym 61096 basesoc_timer0_load_storage[31]
.sym 61097 $abc$35911$n5476_1
.sym 61098 basesoc_timer0_load_storage[15]
.sym 61099 $abc$35911$n3289
.sym 61100 basesoc_timer0_reload_storage[18]
.sym 61101 $abc$35911$n2873
.sym 61104 basesoc_timer0_value_status[23]
.sym 61105 $abc$35911$n4805
.sym 61109 basesoc_timer0_eventmanager_status_w
.sym 61110 $abc$35911$n5950
.sym 61112 basesoc_picorv323[14]
.sym 61113 basesoc_timer0_load_storage[7]
.sym 61114 $abc$35911$n3028
.sym 61116 $abc$35911$n3276
.sym 61117 basesoc_picorv323[3]
.sym 61118 $abc$35911$n3198
.sym 61119 basesoc_timer0_reload_storage[7]
.sym 61121 basesoc_adr[4]
.sym 61123 basesoc_picorv323[13]
.sym 61124 $abc$35911$n3284
.sym 61125 $abc$35911$n4798_1
.sym 61126 basesoc_timer0_value_status[2]
.sym 61129 basesoc_timer0_eventmanager_status_w
.sym 61130 $abc$35911$n5950
.sym 61132 basesoc_timer0_reload_storage[7]
.sym 61135 basesoc_timer0_reload_storage[7]
.sym 61136 basesoc_timer0_load_storage[15]
.sym 61137 $abc$35911$n3284
.sym 61138 $abc$35911$n3198
.sym 61141 $abc$35911$n4798_1
.sym 61142 basesoc_timer0_value_status[2]
.sym 61143 basesoc_timer0_reload_storage[18]
.sym 61144 $abc$35911$n3289
.sym 61148 basesoc_picorv323[14]
.sym 61154 basesoc_picorv323[3]
.sym 61160 basesoc_picorv323[13]
.sym 61165 $abc$35911$n3276
.sym 61166 basesoc_timer0_load_storage[7]
.sym 61167 $abc$35911$n4805
.sym 61168 basesoc_timer0_value_status[23]
.sym 61171 $abc$35911$n5476_1
.sym 61172 basesoc_timer0_load_storage[31]
.sym 61173 $abc$35911$n2873
.sym 61174 basesoc_adr[4]
.sym 61175 $abc$35911$n3028
.sym 61176 clk12_$glb_clk
.sym 61179 $abc$35911$n2921
.sym 61180 spram_wren0
.sym 61181 spiflash_bus_ack
.sym 61188 csrbankarray_csrbank2_dat0_w[6]
.sym 61189 $abc$35911$n4230
.sym 61190 basesoc_dat_w[6]
.sym 61192 basesoc_timer0_load_storage[15]
.sym 61195 $abc$35911$n3289
.sym 61198 csrbankarray_csrbank3_bitbang_en0_w
.sym 61200 array_muxed1[3]
.sym 61201 basesoc_dat_w[7]
.sym 61202 $abc$35911$n2972
.sym 61205 basesoc_counter[0]
.sym 61206 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 61207 array_muxed1[3]
.sym 61212 basesoc_timer0_load_storage[30]
.sym 61220 sys_rst
.sym 61221 $abc$35911$n3022
.sym 61226 $abc$35911$n3381
.sym 61228 array_muxed2[0]
.sym 61233 $abc$35911$n3356
.sym 61234 $abc$35911$n3527_1
.sym 61238 array_muxed2[2]
.sym 61239 $abc$35911$n3182
.sym 61240 $abc$35911$n3526
.sym 61242 array_muxed2[1]
.sym 61244 $abc$35911$n3358
.sym 61246 array_muxed2[3]
.sym 61250 $abc$35911$n2845
.sym 61259 $abc$35911$n3182
.sym 61260 $abc$35911$n3526
.sym 61264 array_muxed2[0]
.sym 61265 array_muxed2[1]
.sym 61266 array_muxed2[3]
.sym 61267 array_muxed2[2]
.sym 61282 $abc$35911$n3381
.sym 61283 $abc$35911$n3527_1
.sym 61285 array_muxed2[0]
.sym 61294 sys_rst
.sym 61295 $abc$35911$n3358
.sym 61296 $abc$35911$n3356
.sym 61297 $abc$35911$n2845
.sym 61298 $abc$35911$n3022
.sym 61299 clk12_$glb_clk
.sym 61301 basesoc_bus_wishbone_dat_r[0]
.sym 61302 spram_bus_ack
.sym 61303 basesoc_we
.sym 61304 basesoc_bus_wishbone_dat_r[6]
.sym 61305 basesoc_bus_wishbone_dat_r[2]
.sym 61306 $abc$35911$n5275_1
.sym 61307 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 61308 $abc$35911$n2844
.sym 61311 basesoc_uart_phy_storage[10]
.sym 61314 sys_rst
.sym 61317 $abc$35911$n3022
.sym 61319 $abc$35911$n2873
.sym 61320 basesoc_dat_w[7]
.sym 61322 sys_rst
.sym 61325 $abc$35911$n2875_1
.sym 61326 csrbankarray_csrbank3_bitbang0_w[0]
.sym 61327 basesoc_uart_phy_storage[10]
.sym 61328 $abc$35911$n5
.sym 61333 $abc$35911$n5274
.sym 61335 array_muxed0[4]
.sym 61349 $abc$35911$n3202
.sym 61351 $abc$35911$n4880_1
.sym 61354 basesoc_dat_w[1]
.sym 61355 spiflash_miso
.sym 61356 basesoc_dat_w[4]
.sym 61360 $abc$35911$n2897
.sym 61361 $abc$35911$n3855
.sym 61362 basesoc_dat_w[7]
.sym 61365 csrbankarray_sel_r
.sym 61366 $abc$35911$n3199
.sym 61367 $abc$35911$n3812
.sym 61369 csrbankarray_csrbank3_bitbang_en0_w
.sym 61370 csrbankarray_csrbank3_bitbang0_w[1]
.sym 61371 $abc$35911$n3815
.sym 61375 $abc$35911$n4880_1
.sym 61376 csrbankarray_csrbank3_bitbang0_w[1]
.sym 61377 csrbankarray_csrbank3_bitbang_en0_w
.sym 61378 $abc$35911$n3199
.sym 61381 $abc$35911$n3202
.sym 61384 spiflash_miso
.sym 61387 $abc$35911$n3815
.sym 61388 csrbankarray_sel_r
.sym 61389 $abc$35911$n3812
.sym 61390 $abc$35911$n3855
.sym 61395 basesoc_dat_w[4]
.sym 61401 basesoc_dat_w[7]
.sym 61412 basesoc_dat_w[1]
.sym 61417 $abc$35911$n3855
.sym 61418 $abc$35911$n3815
.sym 61419 csrbankarray_sel_r
.sym 61420 $abc$35911$n3812
.sym 61421 $abc$35911$n2897
.sym 61422 clk12_$glb_clk
.sym 61423 sys_rst_$glb_sr
.sym 61426 $abc$35911$n138
.sym 61428 $abc$35911$n6770
.sym 61430 $abc$35911$n124
.sym 61431 $abc$35911$n2743
.sym 61436 basesoc_uart_phy_storage[3]
.sym 61438 basesoc_bus_wishbone_dat_r[5]
.sym 61439 basesoc_ctrl_reset_reset_r
.sym 61441 $abc$35911$n2844
.sym 61442 array_muxed1[15]
.sym 61444 $abc$35911$n2845
.sym 61445 basesoc_picorv323[0]
.sym 61446 $abc$35911$n5286
.sym 61447 basesoc_we
.sym 61448 basesoc_we
.sym 61449 sys_rst
.sym 61450 basesoc_picorv327[16]
.sym 61452 basesoc_dat_w[7]
.sym 61453 basesoc_uart_phy_storage[2]
.sym 61455 array_muxed0[8]
.sym 61456 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 61466 $abc$35911$n4758_1
.sym 61470 $abc$35911$n136
.sym 61471 csrbankarray_sel_r
.sym 61474 $abc$35911$n138
.sym 61477 basesoc_dat_w[2]
.sym 61478 $abc$35911$n4759_1
.sym 61480 basesoc_adr[0]
.sym 61482 $abc$35911$n3369
.sym 61483 csrbankarray_csrbank2_dat0_w[6]
.sym 61484 $abc$35911$n3220
.sym 61485 $abc$35911$n2875_1
.sym 61487 basesoc_adr[1]
.sym 61488 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 61489 $abc$35911$n3812
.sym 61490 $abc$35911$n3855
.sym 61491 $abc$35911$n3815
.sym 61492 sys_rst
.sym 61493 $abc$35911$n5280
.sym 61494 $abc$35911$n5281_1
.sym 61495 $abc$35911$n124
.sym 61496 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 61504 $abc$35911$n136
.sym 61505 basesoc_adr[1]
.sym 61506 $abc$35911$n124
.sym 61507 basesoc_adr[0]
.sym 61512 $abc$35911$n138
.sym 61516 $abc$35911$n4758_1
.sym 61517 $abc$35911$n4759_1
.sym 61518 $abc$35911$n3220
.sym 61522 $abc$35911$n3855
.sym 61523 $abc$35911$n3812
.sym 61524 csrbankarray_sel_r
.sym 61525 $abc$35911$n3815
.sym 61528 $abc$35911$n5280
.sym 61529 $abc$35911$n5281_1
.sym 61530 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 61531 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 61534 csrbankarray_csrbank2_dat0_w[6]
.sym 61536 $abc$35911$n2875_1
.sym 61537 $abc$35911$n3369
.sym 61542 basesoc_dat_w[2]
.sym 61543 sys_rst
.sym 61545 clk12_$glb_clk
.sym 61546 sys_rst_$glb_sr
.sym 61549 $abc$35911$n2976
.sym 61550 basesoc_bus_wishbone_dat_r[3]
.sym 61552 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 61553 basesoc_bus_wishbone_dat_r[1]
.sym 61554 $abc$35911$n3238
.sym 61559 $abc$35911$n3028
.sym 61560 eventmanager_status_w[1]
.sym 61561 basesoc_bus_wishbone_dat_r[4]
.sym 61563 sys_rst
.sym 61564 $abc$35911$n2743
.sym 61569 basesoc_picorv323[2]
.sym 61570 $abc$35911$n138
.sym 61572 $abc$35911$n4454_1
.sym 61573 basesoc_picorv327[29]
.sym 61575 basesoc_picorv327[22]
.sym 61577 $abc$35911$n3801
.sym 61578 $abc$35911$n3381
.sym 61580 basesoc_uart_phy_storage[23]
.sym 61581 $abc$35911$n3528_1
.sym 61588 csrbankarray_csrbank3_bitbang0_w[3]
.sym 61589 $abc$35911$n3855
.sym 61590 $abc$35911$n3815
.sym 61591 basesoc_adr[1]
.sym 61594 $abc$35911$n124
.sym 61595 $abc$35911$n128
.sym 61596 $abc$35911$n3812
.sym 61597 basesoc_adr[0]
.sym 61599 $abc$35911$n128
.sym 61601 csrbankarray_csrbank3_bitbang0_w[1]
.sym 61603 csrbankarray_sel_r
.sym 61608 basesoc_uart_phy_storage[26]
.sym 61616 $abc$35911$n2875_1
.sym 61617 $abc$35911$n3352
.sym 61623 $abc$35911$n124
.sym 61628 $abc$35911$n128
.sym 61633 $abc$35911$n3815
.sym 61634 $abc$35911$n3855
.sym 61635 csrbankarray_sel_r
.sym 61636 $abc$35911$n3812
.sym 61645 $abc$35911$n3352
.sym 61647 csrbankarray_csrbank3_bitbang0_w[3]
.sym 61648 $abc$35911$n2875_1
.sym 61651 basesoc_adr[1]
.sym 61652 basesoc_uart_phy_storage[26]
.sym 61653 $abc$35911$n128
.sym 61654 basesoc_adr[0]
.sym 61664 csrbankarray_csrbank3_bitbang0_w[1]
.sym 61665 $abc$35911$n2875_1
.sym 61666 $abc$35911$n3352
.sym 61668 clk12_$glb_clk
.sym 61669 sys_rst_$glb_sr
.sym 61670 $abc$35911$n5445
.sym 61671 $abc$35911$n4731
.sym 61672 array_muxed0[20]
.sym 61673 array_muxed0[8]
.sym 61675 array_muxed0[2]
.sym 61676 array_muxed0[5]
.sym 61681 $abc$35911$n3178
.sym 61682 $abc$35911$n2946_1
.sym 61683 basesoc_uart_phy_uart_clk_rxen
.sym 61684 array_muxed0[0]
.sym 61685 $abc$35911$n128
.sym 61686 csrbankarray_csrbank0_leds_out0_w[4]
.sym 61688 $abc$35911$n2999
.sym 61689 csrbankarray_csrbank3_bitbang0_w[1]
.sym 61691 $abc$35911$n128
.sym 61692 csrbankarray_csrbank3_bitbang0_w[3]
.sym 61693 basesoc_adr[0]
.sym 61694 $abc$35911$n4452_1
.sym 61696 $abc$35911$n6227
.sym 61697 basesoc_picorv328[29]
.sym 61699 $abc$35911$n2972
.sym 61700 $abc$35911$n4607_1
.sym 61702 $abc$35911$n6233
.sym 61703 basesoc_picorv328[15]
.sym 61704 $abc$35911$n6235
.sym 61713 $abc$35911$n6233
.sym 61714 $abc$35911$n6227
.sym 61717 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 61718 $abc$35911$n4800
.sym 61721 $abc$35911$n4801
.sym 61722 $abc$35911$n4788
.sym 61723 $abc$35911$n4789
.sym 61724 basesoc_uart_phy_tx_busy
.sym 61725 basesoc_uart_phy_storage[0]
.sym 61728 $abc$35911$n6245
.sym 61730 $abc$35911$n6235
.sym 61732 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61733 picorv32.instr_sub
.sym 61735 $abc$35911$n6225
.sym 61740 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61744 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 61747 basesoc_uart_phy_storage[0]
.sym 61752 $abc$35911$n6235
.sym 61753 basesoc_uart_phy_tx_busy
.sym 61756 $abc$35911$n6233
.sym 61758 basesoc_uart_phy_tx_busy
.sym 61762 $abc$35911$n6227
.sym 61765 basesoc_uart_phy_tx_busy
.sym 61768 $abc$35911$n4788
.sym 61769 $abc$35911$n4789
.sym 61770 picorv32.instr_sub
.sym 61771 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61774 $abc$35911$n6245
.sym 61777 basesoc_uart_phy_tx_busy
.sym 61781 $abc$35911$n6225
.sym 61782 basesoc_uart_phy_tx_busy
.sym 61786 $abc$35911$n4800
.sym 61787 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61788 $abc$35911$n4801
.sym 61789 picorv32.instr_sub
.sym 61791 clk12_$glb_clk
.sym 61792 sys_rst_$glb_sr
.sym 61793 $abc$35911$n3043
.sym 61794 $abc$35911$n4650
.sym 61795 $abc$35911$n4663
.sym 61796 $abc$35911$n4730
.sym 61797 basesoc_uart_phy_storage[23]
.sym 61798 $abc$35911$n4662
.sym 61799 $abc$35911$n4621_1
.sym 61800 $abc$35911$n3169
.sym 61803 picorv32.latched_stalu
.sym 61804 $abc$35911$n3683
.sym 61806 $abc$35911$n3873_1
.sym 61808 sys_rst
.sym 61809 $abc$35911$n3865
.sym 61810 basesoc_picorv327[3]
.sym 61811 basesoc_picorv323[3]
.sym 61812 $abc$35911$n5445
.sym 61813 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 61814 basesoc_dat_w[6]
.sym 61815 array_muxed0[18]
.sym 61816 array_muxed0[20]
.sym 61817 $abc$35911$n3829_1
.sym 61818 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 61819 array_muxed0[4]
.sym 61820 basesoc_picorv327[7]
.sym 61822 basesoc_picorv328[24]
.sym 61823 basesoc_picorv327[15]
.sym 61824 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 61825 $abc$35911$n3841_1
.sym 61826 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 61827 $abc$35911$n2884_1
.sym 61828 basesoc_picorv327[3]
.sym 61835 $abc$35911$n4846
.sym 61836 $abc$35911$n6229
.sym 61840 basesoc_uart_phy_tx_busy
.sym 61841 $abc$35911$n4824
.sym 61844 $abc$35911$n4825
.sym 61845 $abc$35911$n6231
.sym 61848 $abc$35911$n6237
.sym 61849 $abc$35911$n6239
.sym 61853 $abc$35911$n4866
.sym 61857 $abc$35911$n4867
.sym 61859 $abc$35911$n6259
.sym 61861 picorv32.instr_sub
.sym 61863 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61864 $abc$35911$n4845
.sym 61867 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61868 $abc$35911$n4867
.sym 61869 picorv32.instr_sub
.sym 61870 $abc$35911$n4866
.sym 61873 $abc$35911$n4825
.sym 61874 picorv32.instr_sub
.sym 61875 $abc$35911$n4824
.sym 61876 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61879 basesoc_uart_phy_tx_busy
.sym 61881 $abc$35911$n6259
.sym 61886 basesoc_uart_phy_tx_busy
.sym 61888 $abc$35911$n6239
.sym 61893 basesoc_uart_phy_tx_busy
.sym 61894 $abc$35911$n6237
.sym 61897 $abc$35911$n4846
.sym 61898 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61899 $abc$35911$n4845
.sym 61900 picorv32.instr_sub
.sym 61903 $abc$35911$n6231
.sym 61905 basesoc_uart_phy_tx_busy
.sym 61910 basesoc_uart_phy_tx_busy
.sym 61912 $abc$35911$n6229
.sym 61914 clk12_$glb_clk
.sym 61915 sys_rst_$glb_sr
.sym 61916 $abc$35911$n4675
.sym 61917 $abc$35911$n4679
.sym 61918 $abc$35911$n4684
.sym 61919 $abc$35911$n4703_1
.sym 61920 $abc$35911$n6708
.sym 61921 $abc$35911$n6728
.sym 61922 $abc$35911$n4693_1
.sym 61923 array_muxed0[4]
.sym 61927 $abc$35911$n4308_1
.sym 61928 basesoc_ctrl_reset_reset_r
.sym 61929 $abc$35911$n4621_1
.sym 61931 $abc$35911$n2884_1
.sym 61932 $abc$35911$n4667
.sym 61934 basesoc_picorv323[4]
.sym 61935 $abc$35911$n3043
.sym 61936 $abc$35911$n4807
.sym 61937 $abc$35911$n4650
.sym 61939 picorv32.decoded_imm[4]
.sym 61941 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 61942 basesoc_picorv327[16]
.sym 61943 $abc$35911$n6728
.sym 61944 basesoc_uart_phy_storage[23]
.sym 61945 sys_rst
.sym 61946 basesoc_uart_phy_storage[2]
.sym 61947 picorv32.instr_sub
.sym 61948 $abc$35911$n3833
.sym 61949 basesoc_dat_w[7]
.sym 61950 $abc$35911$n3169
.sym 61951 basesoc_uart_phy_storage[17]
.sym 61959 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 61960 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 61961 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 61962 basesoc_uart_phy_storage[0]
.sym 61963 basesoc_uart_phy_storage[4]
.sym 61964 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 61965 basesoc_uart_phy_storage[6]
.sym 61969 basesoc_uart_phy_storage[5]
.sym 61970 basesoc_uart_phy_storage[7]
.sym 61971 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 61972 basesoc_uart_phy_storage[2]
.sym 61973 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 61978 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 61979 basesoc_uart_phy_storage[3]
.sym 61986 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 61987 basesoc_uart_phy_storage[1]
.sym 61989 $auto$alumacc.cc:474:replace_alu$5972.C[1]
.sym 61991 basesoc_uart_phy_storage[0]
.sym 61992 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 61995 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 61997 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 61998 basesoc_uart_phy_storage[1]
.sym 61999 $auto$alumacc.cc:474:replace_alu$5972.C[1]
.sym 62001 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 62003 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 62004 basesoc_uart_phy_storage[2]
.sym 62005 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 62007 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 62009 basesoc_uart_phy_storage[3]
.sym 62010 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 62011 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 62013 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 62015 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 62016 basesoc_uart_phy_storage[4]
.sym 62017 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 62019 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 62021 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 62022 basesoc_uart_phy_storage[5]
.sym 62023 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 62025 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 62027 basesoc_uart_phy_storage[6]
.sym 62028 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 62029 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 62031 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 62033 basesoc_uart_phy_storage[7]
.sym 62034 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 62035 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 62039 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 62040 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 62041 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 62042 $abc$35911$n4741
.sym 62043 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 62044 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 62045 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 62046 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 62052 $abc$35911$n3608_1
.sym 62053 $abc$35911$n4713_1
.sym 62054 $abc$35911$n4833
.sym 62055 $abc$35911$n4487
.sym 62056 basesoc_picorv323[4]
.sym 62058 $abc$35911$n4843
.sym 62059 basesoc_picorv328[17]
.sym 62060 basesoc_picorv327[1]
.sym 62061 basesoc_picorv323[1]
.sym 62063 basesoc_uart_phy_storage[30]
.sym 62064 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62065 basesoc_picorv327[29]
.sym 62066 basesoc_picorv327[22]
.sym 62067 picorv32.reg_pc[2]
.sym 62068 picorv32.decoded_imm[2]
.sym 62069 $abc$35911$n3801
.sym 62070 $abc$35911$n3043
.sym 62071 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 62072 $abc$35911$n3528_1
.sym 62073 basesoc_uart_phy_storage[1]
.sym 62075 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 62082 basesoc_uart_phy_storage[11]
.sym 62087 basesoc_uart_phy_storage[12]
.sym 62091 basesoc_uart_phy_storage[14]
.sym 62094 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 62096 basesoc_uart_phy_storage[9]
.sym 62097 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 62098 basesoc_uart_phy_storage[10]
.sym 62099 basesoc_uart_phy_storage[8]
.sym 62100 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 62101 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 62102 basesoc_uart_phy_storage[15]
.sym 62104 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 62106 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 62109 basesoc_uart_phy_storage[13]
.sym 62110 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 62111 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 62112 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 62114 basesoc_uart_phy_storage[8]
.sym 62115 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 62116 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 62118 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 62120 basesoc_uart_phy_storage[9]
.sym 62121 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 62122 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 62124 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 62126 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 62127 basesoc_uart_phy_storage[10]
.sym 62128 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 62130 $auto$alumacc.cc:474:replace_alu$5972.C[12]
.sym 62132 basesoc_uart_phy_storage[11]
.sym 62133 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 62134 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 62136 $auto$alumacc.cc:474:replace_alu$5972.C[13]
.sym 62138 basesoc_uart_phy_storage[12]
.sym 62139 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 62140 $auto$alumacc.cc:474:replace_alu$5972.C[12]
.sym 62142 $auto$alumacc.cc:474:replace_alu$5972.C[14]
.sym 62144 basesoc_uart_phy_storage[13]
.sym 62145 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 62146 $auto$alumacc.cc:474:replace_alu$5972.C[13]
.sym 62148 $auto$alumacc.cc:474:replace_alu$5972.C[15]
.sym 62150 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 62151 basesoc_uart_phy_storage[14]
.sym 62152 $auto$alumacc.cc:474:replace_alu$5972.C[14]
.sym 62154 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 62156 basesoc_uart_phy_storage[15]
.sym 62157 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 62158 $auto$alumacc.cc:474:replace_alu$5972.C[15]
.sym 62162 $abc$35911$n6746
.sym 62163 $abc$35911$n3708_1
.sym 62164 $abc$35911$n3831_1
.sym 62165 $abc$35911$n4552
.sym 62166 array_muxed0[21]
.sym 62167 $abc$35911$n3867_1
.sym 62168 $abc$35911$n3772_1
.sym 62169 $abc$35911$n3835_1
.sym 62170 $abc$35911$n4500_1
.sym 62173 $abc$35911$n2845
.sym 62175 $abc$35911$n2884_1
.sym 62177 $abc$35911$n4741
.sym 62178 basesoc_picorv328[9]
.sym 62179 $abc$35911$n3130
.sym 62180 picorv32.decoded_imm[6]
.sym 62182 basesoc_picorv327[21]
.sym 62183 $abc$35911$n3600
.sym 62184 basesoc_picorv328[16]
.sym 62185 basesoc_dat_w[6]
.sym 62186 basesoc_picorv328[21]
.sym 62187 picorv32.decoded_imm[9]
.sym 62188 picorv32.reg_pc[4]
.sym 62190 $PACKER_VCC_NET
.sym 62191 $abc$35911$n3772_1
.sym 62192 $abc$35911$n2972
.sym 62193 picorv32.decoded_imm[5]
.sym 62194 picorv32.reg_pc[6]
.sym 62195 basesoc_uart_phy_storage[31]
.sym 62196 basesoc_picorv328[29]
.sym 62198 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 62203 basesoc_uart_phy_storage[22]
.sym 62204 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 62205 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 62207 basesoc_uart_phy_storage[16]
.sym 62208 basesoc_uart_phy_storage[18]
.sym 62209 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 62210 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 62211 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 62212 basesoc_uart_phy_storage[21]
.sym 62214 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 62215 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 62216 basesoc_uart_phy_storage[23]
.sym 62217 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 62220 basesoc_uart_phy_storage[19]
.sym 62221 basesoc_uart_phy_storage[17]
.sym 62231 basesoc_uart_phy_storage[20]
.sym 62235 $auto$alumacc.cc:474:replace_alu$5972.C[17]
.sym 62237 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 62238 basesoc_uart_phy_storage[16]
.sym 62239 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 62241 $auto$alumacc.cc:474:replace_alu$5972.C[18]
.sym 62243 basesoc_uart_phy_storage[17]
.sym 62244 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 62245 $auto$alumacc.cc:474:replace_alu$5972.C[17]
.sym 62247 $auto$alumacc.cc:474:replace_alu$5972.C[19]
.sym 62249 basesoc_uart_phy_storage[18]
.sym 62250 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 62251 $auto$alumacc.cc:474:replace_alu$5972.C[18]
.sym 62253 $auto$alumacc.cc:474:replace_alu$5972.C[20]
.sym 62255 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 62256 basesoc_uart_phy_storage[19]
.sym 62257 $auto$alumacc.cc:474:replace_alu$5972.C[19]
.sym 62259 $auto$alumacc.cc:474:replace_alu$5972.C[21]
.sym 62261 basesoc_uart_phy_storage[20]
.sym 62262 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 62263 $auto$alumacc.cc:474:replace_alu$5972.C[20]
.sym 62265 $auto$alumacc.cc:474:replace_alu$5972.C[22]
.sym 62267 basesoc_uart_phy_storage[21]
.sym 62268 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 62269 $auto$alumacc.cc:474:replace_alu$5972.C[21]
.sym 62271 $auto$alumacc.cc:474:replace_alu$5972.C[23]
.sym 62273 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 62274 basesoc_uart_phy_storage[22]
.sym 62275 $auto$alumacc.cc:474:replace_alu$5972.C[22]
.sym 62277 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 62279 basesoc_uart_phy_storage[23]
.sym 62280 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 62281 $auto$alumacc.cc:474:replace_alu$5972.C[23]
.sym 62286 $abc$35911$n6988
.sym 62287 $abc$35911$n6989
.sym 62288 $abc$35911$n6990
.sym 62289 $abc$35911$n6991
.sym 62290 $abc$35911$n6992
.sym 62291 $abc$35911$n6993
.sym 62292 $abc$35911$n6994
.sym 62297 basesoc_picorv327[3]
.sym 62298 $abc$35911$n6128
.sym 62299 $abc$35911$n6267
.sym 62301 picorv32.reg_next_pc[23]
.sym 62303 $abc$35911$n6261
.sym 62304 sys_rst
.sym 62305 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 62306 $abc$35911$n2781
.sym 62307 $abc$35911$n6265
.sym 62308 picorv32.reg_next_pc[13]
.sym 62309 picorv32.irq_state[0]
.sym 62310 $abc$35911$n4372_1
.sym 62311 picorv32.decoded_imm[10]
.sym 62312 $abc$35911$n3724
.sym 62313 $abc$35911$n3829_1
.sym 62314 basesoc_picorv328[24]
.sym 62315 picorv32.reg_out[23]
.sym 62316 $abc$35911$n3841_1
.sym 62318 picorv32.decoded_imm[13]
.sym 62319 basesoc_picorv327[15]
.sym 62320 picorv32.reg_next_pc[10]
.sym 62321 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 62326 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 62328 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 62331 basesoc_uart_phy_storage[29]
.sym 62334 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 62335 basesoc_uart_phy_storage[30]
.sym 62336 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 62337 basesoc_uart_phy_storage[28]
.sym 62338 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 62340 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 62342 basesoc_uart_phy_storage[26]
.sym 62343 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 62344 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 62350 basesoc_uart_phy_storage[25]
.sym 62352 basesoc_uart_phy_storage[27]
.sym 62355 basesoc_uart_phy_storage[31]
.sym 62357 basesoc_uart_phy_storage[24]
.sym 62358 $auto$alumacc.cc:474:replace_alu$5972.C[25]
.sym 62360 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 62361 basesoc_uart_phy_storage[24]
.sym 62362 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 62364 $auto$alumacc.cc:474:replace_alu$5972.C[26]
.sym 62366 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 62367 basesoc_uart_phy_storage[25]
.sym 62368 $auto$alumacc.cc:474:replace_alu$5972.C[25]
.sym 62370 $auto$alumacc.cc:474:replace_alu$5972.C[27]
.sym 62372 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 62373 basesoc_uart_phy_storage[26]
.sym 62374 $auto$alumacc.cc:474:replace_alu$5972.C[26]
.sym 62376 $auto$alumacc.cc:474:replace_alu$5972.C[28]
.sym 62378 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 62379 basesoc_uart_phy_storage[27]
.sym 62380 $auto$alumacc.cc:474:replace_alu$5972.C[27]
.sym 62382 $auto$alumacc.cc:474:replace_alu$5972.C[29]
.sym 62384 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 62385 basesoc_uart_phy_storage[28]
.sym 62386 $auto$alumacc.cc:474:replace_alu$5972.C[28]
.sym 62388 $auto$alumacc.cc:474:replace_alu$5972.C[30]
.sym 62390 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 62391 basesoc_uart_phy_storage[29]
.sym 62392 $auto$alumacc.cc:474:replace_alu$5972.C[29]
.sym 62394 $auto$alumacc.cc:474:replace_alu$5972.C[31]
.sym 62396 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 62397 basesoc_uart_phy_storage[30]
.sym 62398 $auto$alumacc.cc:474:replace_alu$5972.C[30]
.sym 62400 $auto$alumacc.cc:474:replace_alu$5972.C[32]
.sym 62402 basesoc_uart_phy_storage[31]
.sym 62403 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 62404 $auto$alumacc.cc:474:replace_alu$5972.C[31]
.sym 62408 $abc$35911$n6995
.sym 62409 $abc$35911$n6996
.sym 62410 $abc$35911$n6997
.sym 62411 $abc$35911$n6998
.sym 62412 $abc$35911$n6999
.sym 62413 $abc$35911$n7000
.sym 62414 $abc$35911$n7001
.sym 62415 $abc$35911$n7002
.sym 62416 $abc$35911$n6281
.sym 62418 picorv32.cpuregs_wrdata[25]
.sym 62420 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 62421 basesoc_picorv328[13]
.sym 62422 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 62423 basesoc_picorv323[0]
.sym 62424 $abc$35911$n6275
.sym 62425 picorv32.alu_out_q[11]
.sym 62426 $abc$35911$n6277
.sym 62427 $abc$35911$n4667
.sym 62428 $abc$35911$n6279
.sym 62429 $abc$35911$n3584_1
.sym 62430 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 62431 picorv32.decoded_imm[4]
.sym 62432 picorv32.decoded_imm[11]
.sym 62433 $abc$35911$n3683
.sym 62434 $abc$35911$n6990
.sym 62435 picorv32.decoded_imm[17]
.sym 62436 picorv32.reg_next_pc[7]
.sym 62437 picorv32.reg_pc[9]
.sym 62438 basesoc_picorv327[16]
.sym 62440 basesoc_picorv327[27]
.sym 62441 $abc$35911$n6995
.sym 62442 picorv32.latched_stalu
.sym 62443 $abc$35911$n231
.sym 62444 $auto$alumacc.cc:474:replace_alu$5972.C[32]
.sym 62449 $abc$35911$n3683
.sym 62450 $abc$35911$n231
.sym 62451 $abc$35911$n3130
.sym 62452 picorv32.reg_next_pc[17]
.sym 62456 $abc$35911$n5366
.sym 62457 $abc$35911$n3732
.sym 62458 picorv32.is_lui_auipc_jal
.sym 62459 $abc$35911$n3748_1
.sym 62461 $abc$35911$n5358
.sym 62462 picorv32.reg_next_pc[7]
.sym 62464 picorv32.reg_out[11]
.sym 62466 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62467 $abc$35911$n3636
.sym 62468 picorv32.latched_stalu
.sym 62469 picorv32.irq_state[0]
.sym 62470 picorv32.reg_next_pc[13]
.sym 62474 picorv32.reg_next_pc[11]
.sym 62475 picorv32.decoded_imm[29]
.sym 62476 picorv32.alu_out_q[11]
.sym 62477 picorv32.reg_out[10]
.sym 62478 $abc$35911$n3685
.sym 62480 picorv32.reg_next_pc[10]
.sym 62485 $auto$alumacc.cc:474:replace_alu$5972.C[32]
.sym 62489 $abc$35911$n3683
.sym 62490 picorv32.reg_out[10]
.sym 62491 picorv32.reg_next_pc[10]
.sym 62494 $abc$35911$n3685
.sym 62495 picorv32.reg_next_pc[13]
.sym 62496 $abc$35911$n3683
.sym 62497 $abc$35911$n3732
.sym 62500 picorv32.reg_next_pc[17]
.sym 62501 $abc$35911$n3683
.sym 62502 $abc$35911$n3748_1
.sym 62503 picorv32.irq_state[0]
.sym 62506 picorv32.irq_state[0]
.sym 62507 $abc$35911$n231
.sym 62508 picorv32.reg_next_pc[11]
.sym 62509 $abc$35911$n5366
.sym 62512 picorv32.decoded_imm[29]
.sym 62513 picorv32.is_lui_auipc_jal
.sym 62514 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 62515 $abc$35911$n3636
.sym 62518 picorv32.irq_state[0]
.sym 62519 $abc$35911$n231
.sym 62520 picorv32.reg_next_pc[7]
.sym 62521 $abc$35911$n5358
.sym 62524 picorv32.latched_stalu
.sym 62525 picorv32.reg_out[11]
.sym 62527 picorv32.alu_out_q[11]
.sym 62528 $abc$35911$n3130
.sym 62529 clk12_$glb_clk
.sym 62531 $abc$35911$n7003
.sym 62532 $abc$35911$n7004
.sym 62533 $abc$35911$n7005
.sym 62534 $abc$35911$n7006
.sym 62535 $abc$35911$n7007
.sym 62536 $abc$35911$n7008
.sym 62537 $abc$35911$n7009
.sym 62538 $abc$35911$n7010
.sym 62541 $abc$35911$n4266_1
.sym 62543 picorv32.reg_pc[10]
.sym 62545 $abc$35911$n3748_1
.sym 62546 picorv32.reg_next_pc[17]
.sym 62547 picorv32.reg_pc[13]
.sym 62548 picorv32.decoded_imm[17]
.sym 62549 picorv32.reg_next_pc[17]
.sym 62550 picorv32.reg_pc[15]
.sym 62551 picorv32.alu_out_q[15]
.sym 62552 picorv32.reg_out[11]
.sym 62553 picorv32.decoded_imm[25]
.sym 62554 picorv32.is_lui_auipc_jal
.sym 62555 picorv32.reg_pc[28]
.sym 62556 basesoc_picorv327[29]
.sym 62557 $abc$35911$n6998
.sym 62558 $abc$35911$n7008
.sym 62560 picorv32.decoded_imm[14]
.sym 62561 $abc$35911$n3618
.sym 62562 $abc$35911$n3043
.sym 62563 picorv32.reg_out[10]
.sym 62564 picorv32.reg_pc[27]
.sym 62565 $abc$35911$n7002
.sym 62566 picorv32.reg_pc[30]
.sym 62574 picorv32.reg_out[0]
.sym 62575 picorv32.reg_next_pc[4]
.sym 62576 $abc$35911$n2871_1
.sym 62578 $abc$35911$n7001
.sym 62581 basesoc_picorv327[22]
.sym 62582 picorv32.alu_out_q[0]
.sym 62583 basesoc_picorv327[21]
.sym 62584 $abc$35911$n4384
.sym 62585 $abc$35911$n7007
.sym 62588 basesoc_picorv327[24]
.sym 62590 $abc$35911$n3003
.sym 62591 $abc$35911$n3683
.sym 62592 picorv32.cpu_state[3]
.sym 62594 $abc$35911$n7009
.sym 62595 picorv32.cpu_state[4]
.sym 62596 $abc$35911$n4385
.sym 62597 picorv32.reg_out[4]
.sym 62598 basesoc_picorv327[16]
.sym 62599 $abc$35911$n7006
.sym 62600 picorv32.cpu_state[3]
.sym 62602 picorv32.latched_stalu
.sym 62603 basesoc_dat_w[3]
.sym 62605 picorv32.cpu_state[3]
.sym 62606 picorv32.cpu_state[4]
.sym 62607 $abc$35911$n7001
.sym 62608 basesoc_picorv327[16]
.sym 62611 picorv32.cpu_state[3]
.sym 62612 $abc$35911$n7006
.sym 62613 picorv32.cpu_state[4]
.sym 62614 basesoc_picorv327[21]
.sym 62618 picorv32.reg_next_pc[4]
.sym 62619 picorv32.reg_out[4]
.sym 62620 $abc$35911$n3683
.sym 62623 picorv32.cpu_state[4]
.sym 62624 basesoc_picorv327[22]
.sym 62625 picorv32.cpu_state[3]
.sym 62626 $abc$35911$n7007
.sym 62629 $abc$35911$n2871_1
.sym 62630 picorv32.alu_out_q[0]
.sym 62631 picorv32.reg_out[0]
.sym 62632 picorv32.latched_stalu
.sym 62635 $abc$35911$n4385
.sym 62637 $abc$35911$n4384
.sym 62641 basesoc_picorv327[24]
.sym 62642 picorv32.cpu_state[4]
.sym 62643 $abc$35911$n7009
.sym 62644 picorv32.cpu_state[3]
.sym 62648 basesoc_dat_w[3]
.sym 62651 $abc$35911$n3003
.sym 62652 clk12_$glb_clk
.sym 62653 sys_rst_$glb_sr
.sym 62654 $abc$35911$n7011
.sym 62655 $abc$35911$n7012
.sym 62656 $abc$35911$n7013
.sym 62657 $abc$35911$n7014
.sym 62658 $abc$35911$n7015
.sym 62659 $abc$35911$n7016
.sym 62660 picorv32.decoded_imm_uj[5]
.sym 62661 $abc$35911$n4242
.sym 62663 csrbankarray_csrbank2_dat0_w[6]
.sym 62665 $abc$35911$n4230
.sym 62666 $abc$35911$n3598_1
.sym 62667 picorv32.reg_pc[21]
.sym 62669 basesoc_picorv327[21]
.sym 62670 basesoc_picorv328[27]
.sym 62672 picorv32.decoded_imm[22]
.sym 62674 picorv32.decoded_imm[25]
.sym 62675 picorv32.reg_next_pc[18]
.sym 62676 picorv32.alu_out_q[30]
.sym 62677 basesoc_picorv327[22]
.sym 62678 picorv32.decoded_imm[29]
.sym 62679 $abc$35911$n3772_1
.sym 62680 picorv32.decoded_imm[5]
.sym 62681 picorv32.cpu_state[4]
.sym 62682 picorv32.reg_pc[23]
.sym 62683 picorv32.reg_out[4]
.sym 62684 $abc$35911$n2972
.sym 62685 picorv32.cpuregs_wrdata[11]
.sym 62686 picorv32.decoded_imm[9]
.sym 62687 picorv32.instr_jal
.sym 62688 picorv32.reg_pc[20]
.sym 62689 picorv32.reg_next_pc[16]
.sym 62695 $abc$35911$n4068_1
.sym 62696 $abc$35911$n4082
.sym 62698 $abc$35911$n3994_1
.sym 62699 basesoc_picorv327[27]
.sym 62701 basesoc_picorv327[29]
.sym 62702 $abc$35911$n4067
.sym 62703 $abc$35911$n4267
.sym 62704 $abc$35911$n4083_1
.sym 62705 $abc$35911$n3992_1
.sym 62706 basesoc_picorv327[16]
.sym 62707 basesoc_picorv327[27]
.sym 62708 $abc$35911$n3392_1
.sym 62709 $abc$35911$n3399_1
.sym 62713 $abc$35911$n3887_1
.sym 62714 $abc$35911$n4278
.sym 62716 $abc$35911$n4280
.sym 62719 $abc$35911$n3993_1
.sym 62720 picorv32.cpu_state[5]
.sym 62721 $abc$35911$n4085
.sym 62724 $abc$35911$n4081
.sym 62725 basesoc_picorv327[29]
.sym 62726 $abc$35911$n3997_1
.sym 62728 $abc$35911$n3392_1
.sym 62729 $abc$35911$n3994_1
.sym 62730 $abc$35911$n3997_1
.sym 62731 $abc$35911$n4267
.sym 62734 $abc$35911$n4085
.sym 62735 $abc$35911$n4083_1
.sym 62736 $abc$35911$n4280
.sym 62737 $abc$35911$n3392_1
.sym 62740 picorv32.cpu_state[5]
.sym 62741 $abc$35911$n4267
.sym 62742 basesoc_picorv327[16]
.sym 62743 $abc$35911$n3399_1
.sym 62746 $abc$35911$n3993_1
.sym 62747 basesoc_picorv327[16]
.sym 62748 $abc$35911$n3992_1
.sym 62749 $abc$35911$n3887_1
.sym 62752 $abc$35911$n4068_1
.sym 62753 basesoc_picorv327[27]
.sym 62754 $abc$35911$n3887_1
.sym 62755 $abc$35911$n4067
.sym 62758 $abc$35911$n4280
.sym 62759 picorv32.cpu_state[5]
.sym 62760 $abc$35911$n3399_1
.sym 62761 basesoc_picorv327[29]
.sym 62764 $abc$35911$n4081
.sym 62765 $abc$35911$n4082
.sym 62766 $abc$35911$n3887_1
.sym 62767 basesoc_picorv327[29]
.sym 62770 $abc$35911$n3399_1
.sym 62771 basesoc_picorv327[27]
.sym 62772 $abc$35911$n4278
.sym 62773 picorv32.cpu_state[5]
.sym 62774 $abc$35911$n3109_$glb_ce
.sym 62775 clk12_$glb_clk
.sym 62777 picorv32.decoded_imm[7]
.sym 62778 $abc$35911$n4400
.sym 62779 picorv32.decoded_imm[9]
.sym 62780 $abc$35911$n4579
.sym 62781 $abc$35911$n3099
.sym 62782 picorv32.cpuregs_wrdata[16]
.sym 62783 picorv32.decoded_imm[29]
.sym 62784 picorv32.decoded_imm[5]
.sym 62786 picorv32.reg_out[29]
.sym 62787 picorv32.reg_out[29]
.sym 62789 picorv32.reg_next_pc[29]
.sym 62790 picorv32.decoded_imm[1]
.sym 62791 picorv32.cpuregs_rs1[1]
.sym 62792 picorv32.decoded_imm[22]
.sym 62793 picorv32.reg_next_pc[16]
.sym 62794 $abc$35911$n3994_1
.sym 62796 picorv32.reg_pc[31]
.sym 62798 $abc$35911$n3634_1
.sym 62799 picorv32.alu_out_q[31]
.sym 62800 picorv32.decoded_imm[3]
.sym 62801 picorv32.decoded_imm[30]
.sym 62802 $abc$35911$n4372_1
.sym 62803 $abc$35911$n5442_1
.sym 62804 $abc$35911$n4600
.sym 62805 $abc$35911$n7015
.sym 62806 $abc$35911$n4399_1
.sym 62807 picorv32.decoded_imm[10]
.sym 62808 picorv32.mem_rdata_latched[25]
.sym 62809 picorv32.decoded_imm[26]
.sym 62810 picorv32.reg_pc[23]
.sym 62811 picorv32.reg_out[23]
.sym 62812 $abc$35911$n4109_1
.sym 62818 basesoc_picorv327[26]
.sym 62819 $abc$35911$n7012
.sym 62821 $abc$35911$n4278
.sym 62822 picorv32.cpu_state[3]
.sym 62823 $abc$35911$n4069
.sym 62824 basesoc_picorv327[29]
.sym 62825 $abc$35911$n4084
.sym 62826 $abc$35911$n7011
.sym 62827 picorv32.is_lui_auipc_jal
.sym 62828 picorv32.reg_pc[27]
.sym 62829 $abc$35911$n7014
.sym 62830 picorv32.cpu_state[3]
.sym 62831 basesoc_picorv327[27]
.sym 62832 picorv32.cpuregs_rs1[29]
.sym 62833 $abc$35911$n3392_1
.sym 62834 picorv32.cpu_state[2]
.sym 62835 picorv32.reg_pc[29]
.sym 62837 $abc$35911$n4070
.sym 62839 $abc$35911$n3899
.sym 62841 picorv32.cpu_state[4]
.sym 62845 $abc$35911$n4071_1
.sym 62846 picorv32.cpuregs_rs1[27]
.sym 62851 $abc$35911$n3392_1
.sym 62852 $abc$35911$n4278
.sym 62853 $abc$35911$n4071_1
.sym 62854 $abc$35911$n4069
.sym 62857 picorv32.cpuregs_rs1[29]
.sym 62858 picorv32.is_lui_auipc_jal
.sym 62859 $abc$35911$n4084
.sym 62860 picorv32.cpu_state[2]
.sym 62863 basesoc_picorv327[26]
.sym 62864 $abc$35911$n7011
.sym 62865 picorv32.cpu_state[3]
.sym 62866 picorv32.cpu_state[4]
.sym 62869 $abc$35911$n3899
.sym 62871 picorv32.reg_pc[27]
.sym 62875 $abc$35911$n7014
.sym 62876 picorv32.cpu_state[3]
.sym 62877 basesoc_picorv327[29]
.sym 62878 picorv32.cpu_state[4]
.sym 62881 picorv32.cpuregs_rs1[27]
.sym 62882 picorv32.is_lui_auipc_jal
.sym 62883 $abc$35911$n4070
.sym 62884 picorv32.cpu_state[2]
.sym 62887 basesoc_picorv327[27]
.sym 62888 $abc$35911$n7012
.sym 62889 picorv32.cpu_state[3]
.sym 62890 picorv32.cpu_state[4]
.sym 62893 picorv32.reg_pc[29]
.sym 62895 $abc$35911$n3899
.sym 62900 $abc$35911$n4440_1
.sym 62901 $abc$35911$n3879
.sym 62902 picorv32.reg_out[4]
.sym 62903 picorv32.cpuregs_wrdata[29]
.sym 62904 $abc$35911$n3606
.sym 62905 $abc$35911$n3604_1
.sym 62906 $abc$35911$n5443
.sym 62907 picorv32.cpuregs_wrdata[7]
.sym 62908 $abc$35911$n3077
.sym 62911 $abc$35911$n2945_1
.sym 62912 picorv32.decoded_imm_uj[12]
.sym 62913 picorv32.instr_jal
.sym 62914 picorv32.decoded_imm[18]
.sym 62915 $abc$35911$n4579
.sym 62916 picorv32.cpuregs_wrdata[12]
.sym 62917 picorv32.instr_jal
.sym 62918 $abc$35911$n3077
.sym 62919 picorv32.decoded_imm[7]
.sym 62920 picorv32.decoded_imm[12]
.sym 62921 picorv32.decoded_imm[0]
.sym 62922 picorv32.cpuregs_wrdata[11]
.sym 62923 picorv32.decoded_imm[9]
.sym 62924 basesoc_picorv327[0]
.sym 62925 $abc$35911$n3683
.sym 62926 $abc$35911$n6990
.sym 62927 $abc$35911$n231
.sym 62928 picorv32.decoded_imm[27]
.sym 62929 $abc$35911$n6995
.sym 62930 picorv32.irq_state[0]
.sym 62931 $abc$35911$n3075
.sym 62932 picorv32.cpuregs_rs1[27]
.sym 62933 picorv32.mem_rdata_q[25]
.sym 62934 picorv32.latched_stalu
.sym 62935 picorv32.irq_mask[4]
.sym 62942 $abc$35911$n4591
.sym 62943 picorv32.irq_state[0]
.sym 62944 picorv32.mem_rdata_q[25]
.sym 62945 $abc$35911$n3796_1
.sym 62946 picorv32.instr_auipc
.sym 62948 picorv32.irq_state[1]
.sym 62949 $abc$35911$n3772_1
.sym 62950 $abc$35911$n3023
.sym 62952 picorv32.instr_lui
.sym 62953 $abc$35911$n4594
.sym 62955 picorv32.alu_out_q[15]
.sym 62958 $abc$35911$n3685
.sym 62961 $abc$35911$n3683
.sym 62963 picorv32.reg_next_pc[23]
.sym 62964 $abc$35911$n4600
.sym 62965 $abc$35911$n3179
.sym 62966 $abc$35911$n3077
.sym 62967 picorv32.latched_compr
.sym 62968 $abc$35911$n3178
.sym 62969 $abc$35911$n2871_1
.sym 62970 picorv32.latched_stalu
.sym 62972 picorv32.reg_out[15]
.sym 62974 picorv32.reg_out[15]
.sym 62975 picorv32.alu_out_q[15]
.sym 62976 picorv32.latched_stalu
.sym 62980 picorv32.mem_rdata_q[25]
.sym 62981 $abc$35911$n3077
.sym 62982 picorv32.instr_auipc
.sym 62983 picorv32.instr_lui
.sym 62987 $abc$35911$n4600
.sym 62992 picorv32.irq_state[1]
.sym 62993 $abc$35911$n3023
.sym 62994 $abc$35911$n2871_1
.sym 62995 $abc$35911$n3796_1
.sym 62998 picorv32.irq_state[0]
.sym 62999 $abc$35911$n3179
.sym 63000 $abc$35911$n3178
.sym 63001 picorv32.latched_compr
.sym 63006 $abc$35911$n4591
.sym 63013 $abc$35911$n4594
.sym 63016 $abc$35911$n3772_1
.sym 63017 $abc$35911$n3683
.sym 63018 $abc$35911$n3685
.sym 63019 picorv32.reg_next_pc[23]
.sym 63020 $abc$35911$n3068_$glb_ce
.sym 63021 clk12_$glb_clk
.sym 63022 $abc$35911$n232_$glb_sr
.sym 63023 picorv32.decoded_imm[27]
.sym 63024 picorv32.decoded_imm[28]
.sym 63025 $abc$35911$n3528_1
.sym 63026 $abc$35911$n4139_1
.sym 63027 $abc$35911$n4144
.sym 63028 $abc$35911$n3097
.sym 63029 $abc$35911$n3095
.sym 63030 picorv32.decoded_imm[6]
.sym 63034 $abc$35911$n4438_1
.sym 63035 picorv32.cpuregs_wrdata[17]
.sym 63036 $abc$35911$n5443
.sym 63037 $abc$35911$n3608_1
.sym 63038 picorv32.instr_lui
.sym 63039 picorv32.irq_state[0]
.sym 63040 picorv32.decoded_imm[19]
.sym 63041 picorv32.decoded_imm_uj[22]
.sym 63042 picorv32.instr_auipc
.sym 63043 picorv32.cpu_state[3]
.sym 63044 $abc$35911$n2954
.sym 63045 picorv32.cpuregs_wrdata[0]
.sym 63046 $abc$35911$n4591
.sym 63047 picorv32.reg_out[10]
.sym 63048 picorv32.cpuregs_wrdata[23]
.sym 63049 picorv32.cpuregs_wrdata[29]
.sym 63050 $abc$35911$n7002
.sym 63051 picorv32.mem_rdata_q[27]
.sym 63052 picorv32.cpuregs_wrdata[0]
.sym 63053 $abc$35911$n3618
.sym 63054 $abc$35911$n3043
.sym 63055 picorv32.reg_out[5]
.sym 63056 picorv32.decoded_imm[27]
.sym 63057 $abc$35911$n6998
.sym 63058 $abc$35911$n7008
.sym 63064 picorv32.cpu_state[2]
.sym 63065 $abc$35911$n3093
.sym 63066 $abc$35911$n4409
.sym 63068 $abc$35911$n3995_1
.sym 63070 $abc$35911$n3756_1
.sym 63071 picorv32.cpuregs_rs1[16]
.sym 63073 $abc$35911$n2871_1
.sym 63074 picorv32.mem_rdata_q[26]
.sym 63076 $abc$35911$n2866
.sym 63077 picorv32.instr_lui
.sym 63078 picorv32.irq_state[1]
.sym 63079 picorv32.instr_auipc
.sym 63080 picorv32.decoded_imm_uj[26]
.sym 63081 picorv32.is_lui_auipc_jal
.sym 63082 picorv32.mem_rdata_q[30]
.sym 63083 picorv32.instr_auipc
.sym 63085 picorv32.decoded_imm_uj[30]
.sym 63086 $abc$35911$n3101
.sym 63088 picorv32.instr_jal
.sym 63091 $abc$35911$n3075
.sym 63092 $abc$35911$n3077
.sym 63093 picorv32.decoded_imm_uj[10]
.sym 63094 $abc$35911$n3031
.sym 63095 $abc$35911$n4408_1
.sym 63097 $abc$35911$n3075
.sym 63098 picorv32.decoded_imm_uj[30]
.sym 63099 $abc$35911$n3101
.sym 63100 picorv32.instr_jal
.sym 63103 $abc$35911$n3077
.sym 63104 picorv32.instr_lui
.sym 63105 picorv32.mem_rdata_q[26]
.sym 63106 picorv32.instr_auipc
.sym 63109 $abc$35911$n2871_1
.sym 63110 picorv32.irq_state[1]
.sym 63111 $abc$35911$n3756_1
.sym 63112 $abc$35911$n3031
.sym 63115 $abc$35911$n2866
.sym 63116 picorv32.mem_rdata_q[30]
.sym 63117 picorv32.instr_jal
.sym 63118 picorv32.decoded_imm_uj[10]
.sym 63121 $abc$35911$n3075
.sym 63122 $abc$35911$n3093
.sym 63123 picorv32.decoded_imm_uj[26]
.sym 63124 picorv32.instr_jal
.sym 63128 $abc$35911$n4409
.sym 63130 $abc$35911$n4408_1
.sym 63133 picorv32.mem_rdata_q[30]
.sym 63134 $abc$35911$n3077
.sym 63135 picorv32.instr_lui
.sym 63136 picorv32.instr_auipc
.sym 63139 picorv32.is_lui_auipc_jal
.sym 63140 picorv32.cpu_state[2]
.sym 63141 picorv32.cpuregs_rs1[16]
.sym 63142 $abc$35911$n3995_1
.sym 63143 $abc$35911$n3049_$glb_ce
.sym 63144 clk12_$glb_clk
.sym 63145 $abc$35911$n229_$glb_sr
.sym 63146 $abc$35911$n4214
.sym 63147 $abc$35911$n3618
.sym 63148 picorv32.reg_out[5]
.sym 63149 $abc$35911$n5680
.sym 63150 picorv32.mem_rdata_q[25]
.sym 63151 $abc$35911$n4155
.sym 63152 picorv32.reg_out[10]
.sym 63153 $abc$35911$n4156
.sym 63155 $abc$35911$n4519
.sym 63158 $abc$35911$n3576
.sym 63159 picorv32.cpuregs_wrdata[6]
.sym 63160 picorv32.cpuregs_wrdata[19]
.sym 63161 picorv32.decoded_rd[3]
.sym 63162 $abc$35911$n4112_1
.sym 63163 picorv32.decoded_imm[6]
.sym 63164 picorv32.decoded_imm_uj[27]
.sym 63165 $abc$35911$n4129
.sym 63166 picorv32.irq_state[1]
.sym 63167 picorv32.instr_auipc
.sym 63168 $abc$35911$n2866
.sym 63169 $abc$35911$n3528_1
.sym 63170 $abc$35911$n3528_1
.sym 63171 $abc$35911$n2963
.sym 63172 $abc$35911$n4174
.sym 63173 $abc$35911$n4155
.sym 63174 picorv32.instr_jal
.sym 63175 $abc$35911$n2958_1
.sym 63176 $abc$35911$n4174
.sym 63177 picorv32.cpu_state[4]
.sym 63178 $abc$35911$n3036_1
.sym 63179 $abc$35911$n3772_1
.sym 63181 $abc$35911$n2972
.sym 63189 $abc$35911$n3036_1
.sym 63190 $abc$35911$n3772_1
.sym 63191 picorv32.mem_do_wdata
.sym 63192 $abc$35911$n4428
.sym 63193 $abc$35911$n3792_1
.sym 63195 $abc$35911$n5394
.sym 63197 picorv32.alu_out_q[25]
.sym 63198 picorv32.reg_next_pc[28]
.sym 63199 $abc$35911$n4421
.sym 63200 $abc$35911$n3801
.sym 63201 picorv32.reg_out[28]
.sym 63202 $abc$35911$n231
.sym 63203 picorv32.latched_stalu
.sym 63204 $abc$35911$n2871_1
.sym 63206 picorv32.irq_state[0]
.sym 63207 picorv32.reg_out[25]
.sym 63208 $abc$35911$n3683
.sym 63212 $abc$35911$n4427
.sym 63213 $abc$35911$n4420
.sym 63214 $abc$35911$n3043
.sym 63215 picorv32.reg_out[25]
.sym 63216 $abc$35911$n3683
.sym 63218 picorv32.irq_state[1]
.sym 63220 $abc$35911$n3801
.sym 63226 picorv32.alu_out_q[25]
.sym 63227 picorv32.latched_stalu
.sym 63228 $abc$35911$n2871_1
.sym 63229 picorv32.reg_out[25]
.sym 63232 picorv32.reg_next_pc[28]
.sym 63233 picorv32.irq_state[0]
.sym 63234 $abc$35911$n3792_1
.sym 63235 $abc$35911$n2871_1
.sym 63238 picorv32.alu_out_q[25]
.sym 63239 $abc$35911$n3683
.sym 63240 picorv32.reg_out[25]
.sym 63241 picorv32.latched_stalu
.sym 63244 $abc$35911$n3036_1
.sym 63245 $abc$35911$n3772_1
.sym 63246 picorv32.irq_state[1]
.sym 63247 $abc$35911$n2871_1
.sym 63250 $abc$35911$n5394
.sym 63251 $abc$35911$n231
.sym 63252 $abc$35911$n4428
.sym 63253 $abc$35911$n4427
.sym 63257 $abc$35911$n4420
.sym 63259 $abc$35911$n4421
.sym 63262 picorv32.reg_out[28]
.sym 63263 picorv32.reg_next_pc[28]
.sym 63264 $abc$35911$n3683
.sym 63266 $abc$35911$n3043
.sym 63267 clk12_$glb_clk
.sym 63268 picorv32.mem_do_wdata
.sym 63269 $abc$35911$n4147
.sym 63270 $abc$35911$n3888
.sym 63271 $abc$35911$n2949_1
.sym 63272 $abc$35911$n2904
.sym 63273 $abc$35911$n2970_1
.sym 63274 $abc$35911$n4149
.sym 63275 $abc$35911$n2966
.sym 63276 picorv32.mem_rdata_latched[25]
.sym 63281 $abc$35911$n4112_1
.sym 63282 $abc$35911$n3630
.sym 63283 picorv32.cpuregs_wrdata[25]
.sym 63284 picorv32.latched_rd[2]
.sym 63286 picorv32.reg_next_pc[28]
.sym 63288 picorv32.mem_wordsize[1]
.sym 63289 picorv32.is_alu_reg_reg
.sym 63290 $abc$35911$n2837_1
.sym 63291 picorv32.latched_rd[3]
.sym 63292 picorv32.mem_wordsize[1]
.sym 63293 picorv32.mem_rdata_q[27]
.sym 63294 picorv32.decoded_imm_uj[7]
.sym 63295 $abc$35911$n4190
.sym 63296 picorv32.decoded_imm_uj[30]
.sym 63297 $abc$35911$n7015
.sym 63298 picorv32.decoded_imm_uj[29]
.sym 63299 picorv32.cpuregs_rs1[13]
.sym 63300 picorv32.mem_rdata_latched[25]
.sym 63301 $abc$35911$n3444_1
.sym 63302 picorv32.reg_out[23]
.sym 63303 picorv32.mem_rdata_latched[28]
.sym 63304 $abc$35911$n3888
.sym 63310 $abc$35911$n2844
.sym 63313 basesoc_picorv32_mem_valid
.sym 63314 $abc$35911$n2907_1
.sym 63316 $abc$35911$n2905_1
.sym 63317 $abc$35911$n2947
.sym 63318 basesoc_picorv32_mem_instr
.sym 63320 $abc$35911$n2954
.sym 63321 $abc$35911$n2959_1
.sym 63322 $abc$35911$n2907_1
.sym 63323 $abc$35911$n2955_1
.sym 63324 $abc$35911$n2905_1
.sym 63327 $abc$35911$n2836_1
.sym 63331 $abc$35911$n2963
.sym 63332 $abc$35911$n2964
.sym 63333 $abc$35911$n2946_1
.sym 63335 $abc$35911$n2958_1
.sym 63337 grant
.sym 63338 $abc$35911$n2837_1
.sym 63343 $abc$35911$n2907_1
.sym 63344 $abc$35911$n2946_1
.sym 63345 $abc$35911$n2905_1
.sym 63346 $abc$35911$n2947
.sym 63350 $abc$35911$n2844
.sym 63351 $abc$35911$n2837_1
.sym 63356 basesoc_picorv32_mem_valid
.sym 63357 grant
.sym 63358 basesoc_picorv32_mem_instr
.sym 63361 basesoc_picorv32_mem_instr
.sym 63363 basesoc_picorv32_mem_valid
.sym 63364 grant
.sym 63367 grant
.sym 63368 $abc$35911$n2836_1
.sym 63370 basesoc_picorv32_mem_instr
.sym 63373 $abc$35911$n2905_1
.sym 63374 $abc$35911$n2958_1
.sym 63375 $abc$35911$n2907_1
.sym 63376 $abc$35911$n2959_1
.sym 63379 $abc$35911$n2964
.sym 63380 $abc$35911$n2907_1
.sym 63381 $abc$35911$n2905_1
.sym 63382 $abc$35911$n2963
.sym 63385 $abc$35911$n2954
.sym 63386 $abc$35911$n2955_1
.sym 63387 $abc$35911$n2905_1
.sym 63388 $abc$35911$n2907_1
.sym 63390 clk12_$glb_clk
.sym 63391 sys_rst_$glb_sr
.sym 63392 $abc$35911$n2943
.sym 63393 picorv32.cpuregs_rs1[13]
.sym 63394 picorv32.mem_rdata_latched[29]
.sym 63395 picorv32.mem_rdata_latched[28]
.sym 63396 picorv32.mem_rdata_q[29]
.sym 63397 picorv32.cpuregs_rs1[14]
.sym 63398 picorv32.mem_rdata_q[27]
.sym 63399 picorv32.mem_rdata_latched[27]
.sym 63401 picorv32.mem_rdata_q[12]
.sym 63403 $abc$35911$n4308_1
.sym 63405 picorv32.mem_rdata_q[3]
.sym 63406 $abc$35911$n3584_1
.sym 63407 $abc$35911$n2904
.sym 63408 picorv32.cpuregs_wrdata[3]
.sym 63409 picorv32.latched_rd[0]
.sym 63410 $abc$35911$n3580
.sym 63411 picorv32.cpuregs_wrdata[12]
.sym 63412 picorv32.decoded_rs2[2]
.sym 63413 picorv32.is_lb_lh_lw_lbu_lhu
.sym 63414 picorv32.mem_rdata_latched[4]
.sym 63415 picorv32.mem_rdata_q[14]
.sym 63416 $abc$35911$n2949_1
.sym 63417 picorv32.mem_rdata_q[31]
.sym 63418 $abc$35911$n2843_1
.sym 63419 $abc$35911$n2842
.sym 63420 $abc$35911$n2970_1
.sym 63421 basesoc_picorv327[0]
.sym 63422 $abc$35911$n6995
.sym 63423 $abc$35911$n5684
.sym 63424 $abc$35911$n3825
.sym 63425 $abc$35911$n231
.sym 63427 $abc$35911$n2953
.sym 63433 picorv32.mem_rdata_q[31]
.sym 63434 $abc$35911$n192
.sym 63435 $abc$35911$n2949_1
.sym 63436 $abc$35911$n2904
.sym 63440 $abc$35911$n2842
.sym 63441 sys_rst
.sym 63443 $abc$35911$n2839
.sym 63444 $abc$35911$n194
.sym 63445 $abc$35911$n2835
.sym 63446 $abc$35911$n2957
.sym 63449 $abc$35911$n190
.sym 63451 $abc$35911$n5767
.sym 63452 picorv32.mem_rdata_q[30]
.sym 63453 $abc$35911$n5777
.sym 63456 $abc$35911$n188
.sym 63458 $abc$35911$n5761
.sym 63459 $abc$35911$n2906
.sym 63460 $PACKER_VCC_NET
.sym 63462 $abc$35911$n2908
.sym 63464 $abc$35911$n188
.sym 63467 $abc$35911$n2835
.sym 63468 $abc$35911$n5767
.sym 63469 sys_rst
.sym 63472 sys_rst
.sym 63474 $abc$35911$n2835
.sym 63475 $abc$35911$n5777
.sym 63478 $abc$35911$n2957
.sym 63479 picorv32.mem_rdata_q[30]
.sym 63481 $abc$35911$n2904
.sym 63484 $abc$35911$n2904
.sym 63485 picorv32.mem_rdata_q[31]
.sym 63487 $abc$35911$n2949_1
.sym 63490 $abc$35911$n190
.sym 63491 $abc$35911$n192
.sym 63492 $abc$35911$n2908
.sym 63493 $abc$35911$n2839
.sym 63496 $abc$35911$n188
.sym 63497 $abc$35911$n190
.sym 63498 $abc$35911$n192
.sym 63499 $abc$35911$n194
.sym 63502 $abc$35911$n194
.sym 63503 $abc$35911$n2906
.sym 63504 $abc$35911$n188
.sym 63505 $abc$35911$n2842
.sym 63508 sys_rst
.sym 63510 $abc$35911$n2835
.sym 63511 $abc$35911$n5761
.sym 63512 $PACKER_VCC_NET
.sym 63513 clk12_$glb_clk
.sym 63515 picorv32.decoded_imm_uj[7]
.sym 63516 picorv32.decoded_imm_uj[30]
.sym 63517 picorv32.decoded_imm_uj[29]
.sym 63518 picorv32.decoded_imm_uj[9]
.sym 63519 picorv32.cpuregs_wrdata[27]
.sym 63520 picorv32.instr_waitirq
.sym 63521 $abc$35911$n5440_1
.sym 63522 picorv32.decoded_imm_uj[28]
.sym 63527 $abc$35911$n190
.sym 63529 $abc$35911$n5604
.sym 63530 picorv32.mem_rdata_latched[28]
.sym 63531 picorv32.cpuregs_wrdata[22]
.sym 63532 picorv32.cpuregs_wrdata[30]
.sym 63533 picorv32.is_lui_auipc_jal
.sym 63534 picorv32.cpuregs_wrdata[26]
.sym 63535 picorv32.cpuregs_wrdata[17]
.sym 63536 picorv32.instr_jal
.sym 63537 sys_rst
.sym 63538 $abc$35911$n3047
.sym 63539 $abc$35911$n7008
.sym 63540 picorv32.mem_rdata_latched[30]
.sym 63541 picorv32.cpuregs_wrdata[23]
.sym 63542 $abc$35911$n7002
.sym 63543 picorv32.reg_out[20]
.sym 63546 basesoc_picorv327[1]
.sym 63547 picorv32.mem_rdata_q[27]
.sym 63549 picorv32.cpu_state[0]
.sym 63550 picorv32.cpuregs_wrdata[21]
.sym 63558 $abc$35911$n200
.sym 63559 $abc$35911$n4129
.sym 63565 sys_rst
.sym 63566 $abc$35911$n4192
.sym 63567 $abc$35911$n4191
.sym 63568 $abc$35911$n198
.sym 63571 count[0]
.sym 63572 picorv32.cpuregs_rs1[10]
.sym 63574 $abc$35911$n5783
.sym 63575 $abc$35911$n194
.sym 63576 $abc$35911$n5785
.sym 63577 $abc$35911$n196
.sym 63580 $abc$35911$n5781
.sym 63583 $PACKER_VCC_NET
.sym 63584 $abc$35911$n2835
.sym 63586 $abc$35911$n5787
.sym 63592 $abc$35911$n194
.sym 63595 $abc$35911$n4192
.sym 63596 $abc$35911$n4191
.sym 63597 $abc$35911$n4129
.sym 63598 picorv32.cpuregs_rs1[10]
.sym 63601 sys_rst
.sym 63602 $abc$35911$n2835
.sym 63604 $abc$35911$n5787
.sym 63607 $abc$35911$n2835
.sym 63609 $abc$35911$n5781
.sym 63610 sys_rst
.sym 63613 $abc$35911$n5785
.sym 63614 $abc$35911$n2835
.sym 63615 sys_rst
.sym 63620 sys_rst
.sym 63621 $abc$35911$n2835
.sym 63622 $abc$35911$n5783
.sym 63628 $abc$35911$n198
.sym 63631 $abc$35911$n198
.sym 63632 $abc$35911$n200
.sym 63633 $abc$35911$n196
.sym 63634 count[0]
.sym 63635 $PACKER_VCC_NET
.sym 63636 clk12_$glb_clk
.sym 63638 picorv32.reg_out[13]
.sym 63639 picorv32.reg_out[7]
.sym 63640 $abc$35911$n3885
.sym 63641 $abc$35911$n5684
.sym 63642 $abc$35911$n4208
.sym 63643 $abc$35911$n5441
.sym 63644 $abc$35911$n4220
.sym 63645 $abc$35911$n4207
.sym 63650 picorv32.decoded_imm[1]
.sym 63651 sys_rst
.sym 63652 picorv32.is_sb_sh_sw
.sym 63653 $abc$35911$n4129
.sym 63654 $abc$35911$n2945_1
.sym 63655 picorv32.cpuregs_wrdata[2]
.sym 63656 picorv32.instr_auipc
.sym 63657 picorv32.is_lb_lh_lw_lbu_lhu
.sym 63658 $abc$35911$n2983_1
.sym 63659 picorv32.cpuregs_rs1[1]
.sym 63660 picorv32.cpuregs_rs1[11]
.sym 63661 picorv32.cpuregs_rs1[3]
.sym 63662 $abc$35911$n3036_1
.sym 63664 picorv32.mem_wordsize[1]
.sym 63665 $abc$35911$n2984
.sym 63668 $abc$35911$n4174
.sym 63669 picorv32.cpu_state[4]
.sym 63670 picorv32.cpuregs_rs1[7]
.sym 63671 $abc$35911$n4112_1
.sym 63672 picorv32.cpuregs_wrdata[20]
.sym 63679 $abc$35911$n4437_1
.sym 63680 $abc$35911$n2962_1
.sym 63681 picorv32.cpuregs_rs1[7]
.sym 63684 picorv32.irq_pending[10]
.sym 63685 $abc$35911$n3529
.sym 63686 $abc$35911$n4293_1
.sym 63688 $abc$35911$n2949_1
.sym 63691 $abc$35911$n4317_1
.sym 63693 $abc$35911$n3529
.sym 63694 $abc$35911$n6995
.sym 63695 picorv32.latched_is_lu
.sym 63699 $abc$35911$n4438_1
.sym 63700 picorv32.mem_rdata_latched[30]
.sym 63701 $abc$35911$n4226
.sym 63702 $abc$35911$n4112_1
.sym 63703 $abc$35911$n4129
.sym 63704 $abc$35911$n4174
.sym 63705 $abc$35911$n4164
.sym 63706 picorv32.cpu_state[3]
.sym 63708 $abc$35911$n4171
.sym 63709 picorv32.cpu_state[0]
.sym 63715 picorv32.mem_rdata_latched[30]
.sym 63718 $abc$35911$n4129
.sym 63719 picorv32.cpuregs_rs1[7]
.sym 63720 $abc$35911$n4164
.sym 63721 $abc$35911$n4171
.sym 63724 $abc$35911$n6995
.sym 63725 picorv32.irq_pending[10]
.sym 63726 picorv32.cpu_state[3]
.sym 63727 picorv32.cpu_state[0]
.sym 63730 $abc$35911$n4293_1
.sym 63731 $abc$35911$n4226
.sym 63732 $abc$35911$n4112_1
.sym 63733 $abc$35911$n4174
.sym 63736 picorv32.latched_is_lu
.sym 63737 $abc$35911$n3529
.sym 63738 $abc$35911$n2949_1
.sym 63742 $abc$35911$n4112_1
.sym 63743 $abc$35911$n4174
.sym 63744 $abc$35911$n4317_1
.sym 63745 $abc$35911$n4226
.sym 63748 $abc$35911$n4437_1
.sym 63750 $abc$35911$n4438_1
.sym 63754 $abc$35911$n2962_1
.sym 63755 $abc$35911$n3529
.sym 63757 picorv32.latched_is_lu
.sym 63758 $abc$35911$n3047_$glb_ce
.sym 63759 clk12_$glb_clk
.sym 63761 $abc$35911$n4213
.sym 63762 $abc$35911$n4174
.sym 63763 $abc$35911$n4164
.sym 63764 $abc$35911$n4175_1
.sym 63765 $abc$35911$n4169_1
.sym 63766 $abc$35911$n4263_1
.sym 63767 $abc$35911$n4226
.sym 63768 $abc$35911$n4219
.sym 63773 picorv32.mem_wordsize[1]
.sym 63774 $abc$35911$n5689
.sym 63775 picorv32.cpuregs_rs1[19]
.sym 63776 $abc$35911$n5721
.sym 63777 picorv32.cpuregs_rs1[3]
.sym 63778 picorv32.cpuregs_rs1[28]
.sym 63779 picorv32.cpuregs_rs1[6]
.sym 63780 picorv32.latched_rd[3]
.sym 63781 picorv32.latched_rd[4]
.sym 63782 picorv32.cpuregs_rs1[25]
.sym 63783 picorv32.cpuregs_rs1[17]
.sym 63784 picorv32.cpuregs_rs1[16]
.sym 63785 $abc$35911$n7015
.sym 63786 picorv32.cpuregs_rs1[23]
.sym 63787 picorv32.cpuregs_rs1[13]
.sym 63789 picorv32.reg_out[23]
.sym 63793 $abc$35911$n3444_1
.sym 63796 $abc$35911$n4174
.sym 63802 $abc$35911$n4281_1
.sym 63804 $abc$35911$n4275_1
.sym 63807 $abc$35911$n4280_1
.sym 63808 picorv32.latched_is_lu
.sym 63810 $abc$35911$n4282_1
.sym 63812 $abc$35911$n4252_1
.sym 63815 picorv32.cpuregs_rs1[20]
.sym 63816 $abc$35911$n4215
.sym 63818 $abc$35911$n4213
.sym 63819 $abc$35911$n4174
.sym 63820 $abc$35911$n4221
.sym 63822 $abc$35911$n4129
.sym 63823 $abc$35911$n4263_1
.sym 63824 $abc$35911$n4226
.sym 63825 $abc$35911$n4219
.sym 63826 $abc$35911$n2945_1
.sym 63828 $abc$35911$n4250
.sym 63830 $abc$35911$n3529
.sym 63831 picorv32.cpuregs_rs1[25]
.sym 63832 $abc$35911$n4226
.sym 63833 $abc$35911$n4112_1
.sym 63836 $abc$35911$n2945_1
.sym 63837 picorv32.latched_is_lu
.sym 63838 $abc$35911$n3529
.sym 63841 $abc$35911$n4174
.sym 63842 $abc$35911$n4112_1
.sym 63843 $abc$35911$n4219
.sym 63844 $abc$35911$n4221
.sym 63847 $abc$35911$n4129
.sym 63848 $abc$35911$n4252_1
.sym 63849 picorv32.cpuregs_rs1[20]
.sym 63850 $abc$35911$n4250
.sym 63853 $abc$35911$n4226
.sym 63854 $abc$35911$n4275_1
.sym 63855 $abc$35911$n4174
.sym 63856 $abc$35911$n4112_1
.sym 63859 $abc$35911$n4213
.sym 63860 $abc$35911$n4174
.sym 63861 $abc$35911$n4112_1
.sym 63862 $abc$35911$n4215
.sym 63865 $abc$35911$n4226
.sym 63866 $abc$35911$n4281_1
.sym 63867 $abc$35911$n4174
.sym 63868 $abc$35911$n4112_1
.sym 63871 $abc$35911$n4112_1
.sym 63872 $abc$35911$n4174
.sym 63873 $abc$35911$n4226
.sym 63874 $abc$35911$n4263_1
.sym 63877 $abc$35911$n4282_1
.sym 63878 picorv32.cpuregs_rs1[25]
.sym 63879 $abc$35911$n4280_1
.sym 63880 $abc$35911$n4129
.sym 63882 clk12_$glb_clk
.sym 63884 picorv32.reg_out[23]
.sym 63885 $abc$35911$n4247
.sym 63886 $abc$35911$n4250
.sym 63887 $abc$35911$n4299_1
.sym 63888 $abc$35911$n4246
.sym 63889 $abc$35911$n4287_1
.sym 63890 $abc$35911$n4298
.sym 63891 $abc$35911$n4286
.sym 63893 picorv32.cpuregs_wrdata[25]
.sym 63897 picorv32.cpuregs_rs1[10]
.sym 63898 $abc$35911$n3416
.sym 63899 picorv32.latched_rd[1]
.sym 63901 picorv32.latched_rd[1]
.sym 63905 picorv32.mem_rdata_q[14]
.sym 63906 picorv32.cpuregs_rs1[10]
.sym 63908 $abc$35911$n2970_1
.sym 63915 picorv32.cpuregs_rs1[30]
.sym 63917 picorv32.cpuregs_rs1[25]
.sym 63925 picorv32.irq_pending[16]
.sym 63926 $abc$35911$n4129
.sym 63928 picorv32.cpuregs_rs1[26]
.sym 63929 $abc$35911$n4288_1
.sym 63930 picorv32.cpu_state[0]
.sym 63931 $abc$35911$n4226
.sym 63933 $abc$35911$n4305_1
.sym 63934 $abc$35911$n4174
.sym 63935 $abc$35911$n4112_1
.sym 63937 picorv32.latched_is_lu
.sym 63939 picorv32.irq_mask[16]
.sym 63941 basesoc_picorv327[19]
.sym 63943 picorv32.irq_pending[19]
.sym 63944 $abc$35911$n4311_1
.sym 63946 picorv32.cpu_state[4]
.sym 63947 $abc$35911$n3529
.sym 63948 $abc$35911$n2957
.sym 63949 $abc$35911$n3409
.sym 63950 $abc$35911$n4229
.sym 63951 $abc$35911$n2953
.sym 63952 $abc$35911$n4230
.sym 63956 $abc$35911$n4286
.sym 63958 $abc$35911$n3529
.sym 63959 $abc$35911$n2953
.sym 63961 picorv32.latched_is_lu
.sym 63965 picorv32.irq_pending[16]
.sym 63966 picorv32.cpu_state[0]
.sym 63967 $abc$35911$n4230
.sym 63970 $abc$35911$n4226
.sym 63971 $abc$35911$n4305_1
.sym 63972 $abc$35911$n4174
.sym 63973 $abc$35911$n4112_1
.sym 63976 $abc$35911$n2957
.sym 63978 picorv32.latched_is_lu
.sym 63979 $abc$35911$n3529
.sym 63982 $abc$35911$n4229
.sym 63983 $abc$35911$n3409
.sym 63985 picorv32.irq_mask[16]
.sym 63988 $abc$35911$n4129
.sym 63989 $abc$35911$n4286
.sym 63990 picorv32.cpuregs_rs1[26]
.sym 63991 $abc$35911$n4288_1
.sym 63994 basesoc_picorv327[19]
.sym 63995 picorv32.cpu_state[0]
.sym 63996 picorv32.irq_pending[19]
.sym 63997 picorv32.cpu_state[4]
.sym 64000 $abc$35911$n4112_1
.sym 64001 $abc$35911$n4226
.sym 64002 $abc$35911$n4311_1
.sym 64003 $abc$35911$n4174
.sym 64005 clk12_$glb_clk
.sym 64013 $abc$35911$n4236
.sym 64019 picorv32.irq_pending[16]
.sym 64020 picorv32.cpu_state[3]
.sym 64024 picorv32.latched_rd[2]
.sym 64029 $abc$35911$n4228
.sym 64030 csrbankarray_csrbank0_leds_out0_w[2]
.sym 64035 $abc$35911$n7002
.sym 64041 picorv32.cpu_state[0]
.sym 64048 $abc$35911$n4300_1
.sym 64050 $abc$35911$n4304
.sym 64051 $abc$35911$n4129
.sym 64052 picorv32.irq_mask[29]
.sym 64054 picorv32.cpuregs_rs1[29]
.sym 64055 $abc$35911$n4310
.sym 64057 picorv32.irq_mask[17]
.sym 64058 picorv32.irq_pending[17]
.sym 64059 $abc$35911$n4129
.sym 64060 picorv32.cpuregs_rs1[28]
.sym 64062 $abc$35911$n4298
.sym 64063 $abc$35911$n4235
.sym 64065 $abc$35911$n3409
.sym 64066 picorv32.irq_pending[29]
.sym 64067 picorv32.cpu_state[0]
.sym 64068 $abc$35911$n4308_1
.sym 64069 $abc$35911$n4312_1
.sym 64070 $abc$35911$n4236
.sym 64074 $abc$35911$n4306_1
.sym 64075 picorv32.cpuregs_rs1[30]
.sym 64076 $abc$35911$n4307
.sym 64078 picorv32.cpu_state[0]
.sym 64081 $abc$35911$n4235
.sym 64082 $abc$35911$n3409
.sym 64083 picorv32.irq_mask[17]
.sym 64087 $abc$35911$n4306_1
.sym 64088 picorv32.cpuregs_rs1[29]
.sym 64089 $abc$35911$n4129
.sym 64090 $abc$35911$n4304
.sym 64093 picorv32.irq_mask[29]
.sym 64094 $abc$35911$n3409
.sym 64096 $abc$35911$n4307
.sym 64105 picorv32.irq_pending[29]
.sym 64106 picorv32.cpu_state[0]
.sym 64107 $abc$35911$n4308_1
.sym 64111 $abc$35911$n4310
.sym 64112 picorv32.cpuregs_rs1[30]
.sym 64113 $abc$35911$n4312_1
.sym 64114 $abc$35911$n4129
.sym 64117 $abc$35911$n4300_1
.sym 64118 picorv32.cpuregs_rs1[28]
.sym 64119 $abc$35911$n4129
.sym 64120 $abc$35911$n4298
.sym 64123 picorv32.irq_pending[17]
.sym 64125 picorv32.cpu_state[0]
.sym 64126 $abc$35911$n4236
.sym 64128 clk12_$glb_clk
.sym 64142 picorv32.irq_pending[17]
.sym 64153 picorv32.cpu_state[4]
.sym 64234 basesoc_dat_w[3]
.sym 64246 user_btn_n
.sym 64254 $abc$35911$n3043
.sym 64283 $abc$35911$n2915
.sym 64290 basesoc_timer0_value[6]
.sym 64295 basesoc_timer0_value[3]
.sym 64338 basesoc_timer0_value[6]
.sym 64342 basesoc_timer0_value[3]
.sym 64351 $abc$35911$n2915
.sym 64352 clk12_$glb_clk
.sym 64353 sys_rst_$glb_sr
.sym 64359 array_muxed1[5]
.sym 64364 array_muxed1[6]
.sym 64372 basesoc_ctrl_storage[17]
.sym 64373 $abc$35911$n2915
.sym 64375 slave_sel_r[2]
.sym 64381 array_muxed1[3]
.sym 64387 basesoc_timer0_eventmanager_status_w
.sym 64398 basesoc_timer0_reload_storage[20]
.sym 64399 basesoc_dat_w[3]
.sym 64401 basesoc_timer0_reload_storage[6]
.sym 64406 basesoc_timer0_load_storage[10]
.sym 64413 basesoc_timer0_eventmanager_status_w
.sym 64415 basesoc_timer0_load_storage[11]
.sym 64417 basesoc_dat_w[3]
.sym 64420 $abc$35911$n2897
.sym 64422 basesoc_timer0_load_storage[3]
.sym 64435 basesoc_timer0_reload_storage[3]
.sym 64437 basesoc_timer0_reload_storage[2]
.sym 64438 basesoc_timer0_load_storage[3]
.sym 64439 $abc$35911$n5989
.sym 64440 $abc$35911$n4834_1
.sym 64441 basesoc_timer0_value_status[3]
.sym 64443 serial_rx
.sym 64446 regs0
.sym 64450 $abc$35911$n4798_1
.sym 64451 basesoc_timer0_value_status[11]
.sym 64452 $abc$35911$n4801_1
.sym 64453 basesoc_timer0_reload_storage[20]
.sym 64455 $abc$35911$n5935
.sym 64456 basesoc_timer0_eventmanager_status_w
.sym 64458 $abc$35911$n3276
.sym 64465 $abc$35911$n5938
.sym 64468 $abc$35911$n5935
.sym 64469 basesoc_timer0_eventmanager_status_w
.sym 64470 basesoc_timer0_reload_storage[2]
.sym 64474 basesoc_timer0_eventmanager_status_w
.sym 64475 basesoc_timer0_reload_storage[20]
.sym 64477 $abc$35911$n5989
.sym 64488 serial_rx
.sym 64492 regs0
.sym 64498 basesoc_timer0_load_storage[3]
.sym 64499 basesoc_timer0_value_status[3]
.sym 64500 $abc$35911$n3276
.sym 64501 $abc$35911$n4798_1
.sym 64505 basesoc_timer0_eventmanager_status_w
.sym 64506 basesoc_timer0_reload_storage[3]
.sym 64507 $abc$35911$n5938
.sym 64510 $abc$35911$n4834_1
.sym 64511 basesoc_timer0_value_status[11]
.sym 64512 $abc$35911$n4801_1
.sym 64515 clk12_$glb_clk
.sym 64517 basesoc_timer0_value[8]
.sym 64518 $abc$35911$n5029
.sym 64519 basesoc_timer0_value[2]
.sym 64520 $abc$35911$n4846_1
.sym 64522 basesoc_timer0_value[12]
.sym 64523 $abc$35911$n5037
.sym 64526 array_muxed0[8]
.sym 64527 array_muxed0[8]
.sym 64529 basesoc_timer0_reload_storage[3]
.sym 64530 array_muxed1[6]
.sym 64531 basesoc_timer0_reload_storage[2]
.sym 64533 $abc$35911$n2905
.sym 64535 array_muxed0[4]
.sym 64538 basesoc_dat_w[5]
.sym 64539 basesoc_uart_phy_rx
.sym 64540 array_muxed0[14]
.sym 64541 $abc$35911$n3274
.sym 64543 basesoc_timer0_value[10]
.sym 64544 $abc$35911$n3278
.sym 64545 basesoc_timer0_value[11]
.sym 64547 basesoc_timer0_load_storage[6]
.sym 64558 $abc$35911$n4835
.sym 64561 $abc$35911$n5025
.sym 64562 $abc$35911$n4837_1
.sym 64565 basesoc_timer0_en_storage
.sym 64566 basesoc_timer0_reload_storage[11]
.sym 64567 $abc$35911$n4836_1
.sym 64568 basesoc_timer0_reload_storage[6]
.sym 64570 basesoc_timer0_reload_storage[10]
.sym 64572 basesoc_timer0_load_storage[10]
.sym 64573 $abc$35911$n4833_1
.sym 64574 basesoc_timer0_eventmanager_status_w
.sym 64575 $abc$35911$n3275
.sym 64576 $abc$35911$n5033
.sym 64577 $abc$35911$n3286
.sym 64578 $abc$35911$n5959
.sym 64580 $abc$35911$n5962
.sym 64581 basesoc_timer0_load_storage[11]
.sym 64583 basesoc_timer0_load_storage[6]
.sym 64584 $abc$35911$n4829
.sym 64585 $abc$35911$n5947
.sym 64589 $abc$35911$n5035
.sym 64591 $abc$35911$n4837_1
.sym 64592 $abc$35911$n3286
.sym 64593 $abc$35911$n4836_1
.sym 64594 basesoc_timer0_reload_storage[11]
.sym 64597 basesoc_timer0_en_storage
.sym 64599 $abc$35911$n5025
.sym 64600 basesoc_timer0_load_storage[6]
.sym 64603 $abc$35911$n5959
.sym 64605 basesoc_timer0_eventmanager_status_w
.sym 64606 basesoc_timer0_reload_storage[10]
.sym 64610 $abc$35911$n5947
.sym 64611 basesoc_timer0_reload_storage[6]
.sym 64612 basesoc_timer0_eventmanager_status_w
.sym 64615 $abc$35911$n4833_1
.sym 64616 $abc$35911$n4829
.sym 64617 $abc$35911$n4835
.sym 64618 $abc$35911$n3275
.sym 64621 basesoc_timer0_en_storage
.sym 64623 basesoc_timer0_load_storage[10]
.sym 64624 $abc$35911$n5033
.sym 64628 basesoc_timer0_en_storage
.sym 64629 $abc$35911$n5035
.sym 64630 basesoc_timer0_load_storage[11]
.sym 64634 basesoc_timer0_eventmanager_status_w
.sym 64635 basesoc_timer0_reload_storage[11]
.sym 64636 $abc$35911$n5962
.sym 64638 clk12_$glb_clk
.sym 64639 sys_rst_$glb_sr
.sym 64640 basesoc_timer0_load_storage[2]
.sym 64641 basesoc_timer0_load_storage[6]
.sym 64642 $abc$35911$n4802
.sym 64643 $abc$35911$n2897
.sym 64644 basesoc_timer0_load_storage[3]
.sym 64646 basesoc_timer0_load_storage[5]
.sym 64647 basesoc_timer0_load_storage[0]
.sym 64650 $abc$35911$n2844
.sym 64652 basesoc_timer0_reload_storage[11]
.sym 64654 array_muxed1[14]
.sym 64656 array_muxed0[8]
.sym 64658 $abc$35911$n3362_1
.sym 64663 basesoc_picorv323[10]
.sym 64664 basesoc_timer0_value[2]
.sym 64665 $abc$35911$n3292
.sym 64666 $abc$35911$n3286
.sym 64668 basesoc_timer0_eventmanager_status_w
.sym 64669 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 64670 basesoc_timer0_reload_storage[2]
.sym 64671 $abc$35911$n5947
.sym 64672 $abc$35911$n3356
.sym 64673 $abc$35911$n55
.sym 64674 $abc$35911$n2901
.sym 64675 $abc$35911$n3276
.sym 64681 basesoc_timer0_value[8]
.sym 64683 $abc$35911$n3280
.sym 64684 basesoc_timer0_reload_storage[3]
.sym 64685 basesoc_timer0_value[19]
.sym 64686 basesoc_timer0_value_status[22]
.sym 64689 basesoc_timer0_load_storage[14]
.sym 64691 basesoc_timer0_value[22]
.sym 64693 basesoc_timer0_load_storage[11]
.sym 64694 basesoc_timer0_value[20]
.sym 64696 $abc$35911$n4796
.sym 64697 basesoc_timer0_value_status[19]
.sym 64698 basesoc_timer0_load_storage[19]
.sym 64701 $abc$35911$n3283
.sym 64702 basesoc_timer0_value_status[27]
.sym 64703 $abc$35911$n4805
.sym 64708 $abc$35911$n2915
.sym 64710 $abc$35911$n3278
.sym 64714 basesoc_timer0_value[19]
.sym 64720 basesoc_timer0_reload_storage[3]
.sym 64721 $abc$35911$n4796
.sym 64722 basesoc_timer0_value_status[27]
.sym 64723 $abc$35911$n3283
.sym 64726 basesoc_timer0_value[8]
.sym 64733 basesoc_timer0_value[20]
.sym 64738 $abc$35911$n4805
.sym 64740 basesoc_timer0_value_status[19]
.sym 64744 basesoc_timer0_value[22]
.sym 64750 $abc$35911$n3280
.sym 64751 basesoc_timer0_load_storage[19]
.sym 64752 $abc$35911$n3278
.sym 64753 basesoc_timer0_load_storage[11]
.sym 64756 basesoc_timer0_value_status[22]
.sym 64757 $abc$35911$n4805
.sym 64758 basesoc_timer0_load_storage[14]
.sym 64759 $abc$35911$n3278
.sym 64760 $abc$35911$n2915
.sym 64761 clk12_$glb_clk
.sym 64762 sys_rst_$glb_sr
.sym 64763 basesoc_timer0_value_status[26]
.sym 64764 basesoc_timer0_value_status[7]
.sym 64765 $abc$35911$n4824_1
.sym 64766 $abc$35911$n2899
.sym 64767 basesoc_timer0_value_status[18]
.sym 64768 $abc$35911$n4825_1
.sym 64769 $abc$35911$n4822_1
.sym 64770 basesoc_timer0_value_status[10]
.sym 64773 picorv32.reg_out[7]
.sym 64775 basesoc_timer0_load_storage[14]
.sym 64780 basesoc_timer0_load_storage[13]
.sym 64783 array_muxed2[0]
.sym 64784 $abc$35911$n4796
.sym 64785 array_muxed1[13]
.sym 64786 $abc$35911$n3286
.sym 64787 array_muxed0[9]
.sym 64791 spram_wren0
.sym 64792 basesoc_timer0_load_storage[10]
.sym 64794 $abc$35911$n2915
.sym 64795 basesoc_timer0_reload_storage[18]
.sym 64797 array_muxed0[4]
.sym 64798 $abc$35911$n2915
.sym 64804 basesoc_timer0_en_storage
.sym 64805 $abc$35911$n5065_1
.sym 64807 $abc$35911$n4826
.sym 64809 $abc$35911$n5463
.sym 64810 $abc$35911$n3284
.sym 64811 basesoc_timer0_reload_storage[10]
.sym 64812 basesoc_timer0_load_storage[18]
.sym 64813 basesoc_timer0_load_storage[26]
.sym 64815 $abc$35911$n5462_1
.sym 64816 $abc$35911$n3283
.sym 64817 $abc$35911$n3286
.sym 64818 $abc$35911$n5049_1
.sym 64820 $abc$35911$n5464_1
.sym 64821 basesoc_timer0_reload_storage[18]
.sym 64822 $abc$35911$n4824_1
.sym 64823 basesoc_adr[4]
.sym 64824 $abc$35911$n4798_1
.sym 64825 $abc$35911$n3292
.sym 64826 $abc$35911$n4822_1
.sym 64827 basesoc_timer0_value_status[6]
.sym 64828 basesoc_timer0_eventmanager_status_w
.sym 64829 $abc$35911$n5983
.sym 64830 basesoc_timer0_reload_storage[2]
.sym 64831 basesoc_timer0_reload_storage[26]
.sym 64832 $abc$35911$n2873
.sym 64834 $abc$35911$n3275
.sym 64835 basesoc_timer0_reload_storage[6]
.sym 64837 $abc$35911$n4822_1
.sym 64838 basesoc_adr[4]
.sym 64839 $abc$35911$n5462_1
.sym 64840 $abc$35911$n5463
.sym 64843 $abc$35911$n3275
.sym 64844 $abc$35911$n4824_1
.sym 64845 $abc$35911$n4826
.sym 64846 $abc$35911$n5464_1
.sym 64849 basesoc_timer0_load_storage[26]
.sym 64850 $abc$35911$n5065_1
.sym 64851 basesoc_timer0_en_storage
.sym 64855 basesoc_timer0_reload_storage[2]
.sym 64856 basesoc_timer0_load_storage[26]
.sym 64857 $abc$35911$n2873
.sym 64858 $abc$35911$n3284
.sym 64861 $abc$35911$n4798_1
.sym 64862 basesoc_timer0_value_status[6]
.sym 64863 basesoc_timer0_reload_storage[6]
.sym 64864 $abc$35911$n3283
.sym 64867 $abc$35911$n3292
.sym 64868 $abc$35911$n3286
.sym 64869 basesoc_timer0_reload_storage[10]
.sym 64870 basesoc_timer0_reload_storage[26]
.sym 64873 $abc$35911$n5983
.sym 64874 basesoc_timer0_eventmanager_status_w
.sym 64876 basesoc_timer0_reload_storage[18]
.sym 64879 basesoc_timer0_load_storage[18]
.sym 64880 basesoc_timer0_en_storage
.sym 64881 $abc$35911$n5049_1
.sym 64884 clk12_$glb_clk
.sym 64885 sys_rst_$glb_sr
.sym 64889 $abc$35911$n2901
.sym 64891 basesoc_timer0_load_storage[9]
.sym 64898 basesoc_timer0_load_storage[18]
.sym 64900 $abc$35911$n55
.sym 64901 $abc$35911$n2899
.sym 64902 array_muxed1[12]
.sym 64903 array_muxed2[1]
.sym 64905 $abc$35911$n3286
.sym 64908 $abc$35911$n4860_1
.sym 64910 $abc$35911$n2905
.sym 64913 $abc$35911$n2897
.sym 64917 array_muxed0[6]
.sym 64919 basesoc_dat_w[3]
.sym 64921 basesoc_timer0_value[18]
.sym 64927 $abc$35911$n3326
.sym 64929 $abc$35911$n2903
.sym 64930 basesoc_dat_w[2]
.sym 64932 sys_rst
.sym 64937 $abc$35911$n4827_1
.sym 64940 basesoc_dat_w[6]
.sym 64943 $abc$35911$n55
.sym 64948 $abc$35911$n3278
.sym 64952 basesoc_timer0_load_storage[10]
.sym 64953 $abc$35911$n3274
.sym 64956 $abc$35911$n3283
.sym 64966 basesoc_dat_w[2]
.sym 64972 $abc$35911$n55
.sym 64974 $abc$35911$n3326
.sym 64978 $abc$35911$n3278
.sym 64980 $abc$35911$n4827_1
.sym 64981 basesoc_timer0_load_storage[10]
.sym 64985 $abc$35911$n3274
.sym 64986 $abc$35911$n3283
.sym 64987 sys_rst
.sym 65003 basesoc_dat_w[6]
.sym 65006 $abc$35911$n2903
.sym 65007 clk12_$glb_clk
.sym 65008 sys_rst_$glb_sr
.sym 65014 $abc$35911$n3355
.sym 65021 basesoc_timer0_eventmanager_storage
.sym 65026 basesoc_dat_w[2]
.sym 65028 basesoc_picorv323[9]
.sym 65029 basesoc_uart_tx_fifo_wrport_we
.sym 65030 csrbankarray_csrbank3_bitbang_en0_w
.sym 65031 $abc$35911$n2905
.sym 65034 basesoc_dat_w[4]
.sym 65038 array_muxed0[11]
.sym 65039 $abc$35911$n3274
.sym 65042 basesoc_we
.sym 65043 array_muxed0[11]
.sym 65044 basesoc_counter[1]
.sym 65051 $abc$35911$n2873
.sym 65052 $abc$35911$n2974
.sym 65054 sys_rst
.sym 65057 $abc$35911$n3274
.sym 65060 $abc$35911$n4959_1
.sym 65063 $abc$35911$n3326
.sym 65068 basesoc_adr[4]
.sym 65076 $abc$35911$n5319_1
.sym 65089 $abc$35911$n2873
.sym 65090 sys_rst
.sym 65091 $abc$35911$n3274
.sym 65092 basesoc_adr[4]
.sym 65096 $abc$35911$n5319_1
.sym 65098 $abc$35911$n4959_1
.sym 65104 $abc$35911$n3326
.sym 65129 $abc$35911$n2974
.sym 65130 clk12_$glb_clk
.sym 65131 sys_rst_$glb_sr
.sym 65134 $abc$35911$n5319_1
.sym 65135 $abc$35911$n3358
.sym 65136 basesoc_uart_phy_storage[3]
.sym 65139 basesoc_uart_phy_storage[4]
.sym 65142 $abc$35911$n7004
.sym 65143 picorv32.decoded_imm[21]
.sym 65147 basesoc_uart_eventmanager_status_w[0]
.sym 65148 $abc$35911$n2921
.sym 65149 basesoc_picorv327[16]
.sym 65154 basesoc_uart_tx_fifo_wrport_we
.sym 65155 basesoc_timer0_reload_storage[7]
.sym 65160 $abc$35911$n3356
.sym 65163 basesoc_uart_phy_storage[4]
.sym 65164 basesoc_bus_wishbone_ack
.sym 65166 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 65167 $abc$35911$n2845
.sym 65173 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 65174 $abc$35911$n5265_1
.sym 65175 basesoc_bus_wishbone_ack
.sym 65176 spiflash_bus_ack
.sym 65178 $abc$35911$n5286
.sym 65180 basesoc_counter[0]
.sym 65181 $abc$35911$n4879_1
.sym 65183 $abc$35911$n5272
.sym 65184 $abc$35911$n2875_1
.sym 65185 $abc$35911$n5266
.sym 65187 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 65188 $abc$35911$n5285_1
.sym 65189 $abc$35911$n5273_1
.sym 65190 spram_bus_ack
.sym 65191 $abc$35911$n4959_1
.sym 65192 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 65193 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 65194 $abc$35911$n5275_1
.sym 65195 $abc$35911$n5263_1
.sym 65197 csrbankarray_csrbank3_bitbang0_w[0]
.sym 65198 $abc$35911$n5274
.sym 65199 $abc$35911$n5319_1
.sym 65200 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 65202 $abc$35911$n3352
.sym 65203 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 65204 basesoc_counter[1]
.sym 65206 $abc$35911$n5263_1
.sym 65207 $abc$35911$n5265_1
.sym 65209 $abc$35911$n5266
.sym 65212 $abc$35911$n5319_1
.sym 65214 spram_bus_ack
.sym 65218 $abc$35911$n4959_1
.sym 65219 basesoc_counter[0]
.sym 65220 basesoc_counter[1]
.sym 65224 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 65225 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 65226 $abc$35911$n5286
.sym 65227 $abc$35911$n5285_1
.sym 65230 $abc$35911$n5273_1
.sym 65231 $abc$35911$n5272
.sym 65232 $abc$35911$n5274
.sym 65233 $abc$35911$n5275_1
.sym 65236 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 65237 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 65238 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 65239 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 65242 $abc$35911$n3352
.sym 65243 csrbankarray_csrbank3_bitbang0_w[0]
.sym 65244 $abc$35911$n2875_1
.sym 65245 $abc$35911$n4879_1
.sym 65248 spiflash_bus_ack
.sym 65250 spram_bus_ack
.sym 65251 basesoc_bus_wishbone_ack
.sym 65253 clk12_$glb_clk
.sym 65254 sys_rst_$glb_sr
.sym 65255 $abc$35911$n2917
.sym 65256 $abc$35911$n2747
.sym 65257 basesoc_bus_wishbone_ack
.sym 65258 slave_sel[2]
.sym 65259 $abc$35911$n2938
.sym 65260 slave_sel[0]
.sym 65261 $abc$35911$n2930
.sym 65262 slave_sel[1]
.sym 65266 picorv32.decoded_imm[7]
.sym 65268 $abc$35911$n5265_1
.sym 65270 $abc$35911$n3358
.sym 65272 basesoc_uart_phy_storage[4]
.sym 65273 $abc$35911$n5266
.sym 65277 $abc$35911$n2983
.sym 65281 array_muxed0[4]
.sym 65282 array_muxed0[3]
.sym 65283 basesoc_uart_phy_storage[3]
.sym 65284 basesoc_timer0_load_storage[13]
.sym 65285 $abc$35911$n3352
.sym 65286 array_muxed0[28]
.sym 65287 user_btn1
.sym 65289 array_muxed0[2]
.sym 65290 array_muxed0[9]
.sym 65303 sys_rst
.sym 65305 basesoc_counter[1]
.sym 65311 $abc$35911$n5
.sym 65312 user_btn_n
.sym 65320 $abc$35911$n7
.sym 65323 $abc$35911$n2749
.sym 65344 $abc$35911$n7
.sym 65355 user_btn_n
.sym 65367 $abc$35911$n5
.sym 65371 sys_rst
.sym 65374 basesoc_counter[1]
.sym 65375 $abc$35911$n2749
.sym 65376 clk12_$glb_clk
.sym 65378 waittimer1_count[5]
.sym 65379 $abc$35911$n2915_1
.sym 65380 waittimer1_count[3]
.sym 65381 $abc$35911$n2940_1
.sym 65382 $abc$35911$n2946_1
.sym 65383 $abc$35911$n2932_1
.sym 65384 $abc$35911$n2934
.sym 65385 $abc$35911$n2942_1
.sym 65388 $abc$35911$n6992
.sym 65393 basesoc_uart_phy_rx_busy
.sym 65394 slave_sel_r[1]
.sym 65396 basesoc_bus_wishbone_dat_r[7]
.sym 65398 csrbankarray_csrbank2_dat0_w[4]
.sym 65399 $abc$35911$n2950
.sym 65401 basesoc_counter[0]
.sym 65402 $abc$35911$n3043
.sym 65403 array_muxed0[5]
.sym 65404 array_muxed0[6]
.sym 65406 $abc$35911$n3835_1
.sym 65408 spiflash_bus_dat_r[25]
.sym 65409 $abc$35911$n3043
.sym 65410 basesoc_picorv327[30]
.sym 65412 array_muxed0[13]
.sym 65413 $abc$35911$n2915_1
.sym 65420 $abc$35911$n5268
.sym 65423 $abc$35911$n3239
.sym 65424 csrbankarray_csrbank3_bitbang0_w[2]
.sym 65428 $abc$35911$n2875_1
.sym 65429 $abc$35911$n5270
.sym 65431 basesoc_we
.sym 65432 sys_rst
.sym 65433 $abc$35911$n3236
.sym 65445 $abc$35911$n3352
.sym 65446 $abc$35911$n5273_1
.sym 65447 $abc$35911$n5277_1
.sym 65464 sys_rst
.sym 65465 $abc$35911$n3352
.sym 65466 $abc$35911$n2875_1
.sym 65467 basesoc_we
.sym 65471 $abc$35911$n5273_1
.sym 65472 $abc$35911$n5277_1
.sym 65482 $abc$35911$n3352
.sym 65483 $abc$35911$n2875_1
.sym 65484 csrbankarray_csrbank3_bitbang0_w[2]
.sym 65489 $abc$35911$n5268
.sym 65491 $abc$35911$n5270
.sym 65494 $abc$35911$n3236
.sym 65495 $abc$35911$n3239
.sym 65499 clk12_$glb_clk
.sym 65500 sys_rst_$glb_sr
.sym 65501 array_muxed0[17]
.sym 65502 array_muxed0[1]
.sym 65504 array_muxed0[28]
.sym 65505 array_muxed0[19]
.sym 65506 array_muxed0[9]
.sym 65507 array_muxed0[27]
.sym 65508 array_muxed0[6]
.sym 65513 csrbankarray_csrbank3_bitbang0_w[0]
.sym 65514 $abc$35911$n2875_1
.sym 65515 $abc$35911$n4523
.sym 65516 $abc$35911$n2985
.sym 65517 $abc$35911$n5869
.sym 65518 $abc$35911$n2933_1
.sym 65519 $abc$35911$n2976
.sym 65520 waittimer1_count[5]
.sym 65522 $abc$35911$n2950
.sym 65523 $abc$35911$n5
.sym 65524 $abc$35911$n5268
.sym 65525 $abc$35911$n4533_1
.sym 65526 basesoc_picorv328[19]
.sym 65527 $abc$35911$n4667
.sym 65528 $abc$35911$n4647
.sym 65529 array_muxed0[5]
.sym 65530 $abc$35911$n3043
.sym 65531 basesoc_picorv328[19]
.sym 65532 $abc$35911$n3843_1
.sym 65533 basesoc_picorv327[19]
.sym 65534 array_muxed0[11]
.sym 65542 basesoc_picorv327[22]
.sym 65544 $abc$35911$n3801
.sym 65549 $abc$35911$n3865
.sym 65550 basesoc_picorv327[10]
.sym 65551 basesoc_picorv323[3]
.sym 65554 $abc$35911$n4562_1
.sym 65555 $abc$35911$n4454_1
.sym 65556 basesoc_picorv327[29]
.sym 65557 basesoc_picorv327[4]
.sym 65559 $abc$35911$n4452_1
.sym 65560 basesoc_picorv328[29]
.sym 65562 $abc$35911$n3841_1
.sym 65565 basesoc_picorv327[7]
.sym 65566 $abc$35911$n3835_1
.sym 65569 $abc$35911$n3043
.sym 65570 $abc$35911$n3829_1
.sym 65572 $abc$35911$n2884_1
.sym 65573 basesoc_picorv327[3]
.sym 65575 basesoc_picorv327[3]
.sym 65576 $abc$35911$n4452_1
.sym 65577 basesoc_picorv323[3]
.sym 65578 $abc$35911$n4562_1
.sym 65581 $abc$35911$n2884_1
.sym 65582 basesoc_picorv328[29]
.sym 65583 basesoc_picorv327[29]
.sym 65584 $abc$35911$n4454_1
.sym 65587 $abc$35911$n3801
.sym 65588 $abc$35911$n3865
.sym 65589 basesoc_picorv327[22]
.sym 65593 basesoc_picorv327[10]
.sym 65594 $abc$35911$n3801
.sym 65596 $abc$35911$n3841_1
.sym 65606 basesoc_picorv327[4]
.sym 65607 $abc$35911$n3829_1
.sym 65608 $abc$35911$n3801
.sym 65612 basesoc_picorv327[7]
.sym 65613 $abc$35911$n3801
.sym 65614 $abc$35911$n3835_1
.sym 65621 $abc$35911$n3043
.sym 65622 clk12_$glb_clk
.sym 65624 picorv32.alu_out_q[29]
.sym 65625 picorv32.alu_out_q[19]
.sym 65626 $abc$35911$n4683
.sym 65627 $abc$35911$n4606_1
.sym 65628 $abc$35911$n4605
.sym 65629 $abc$35911$n4682
.sym 65630 picorv32.alu_out_q[18]
.sym 65634 picorv32.decoded_imm[28]
.sym 65638 array_muxed0[2]
.sym 65639 $abc$35911$n2985
.sym 65641 array_muxed0[6]
.sym 65644 array_muxed0[8]
.sym 65645 basesoc_picorv327[4]
.sym 65646 basesoc_picorv327[10]
.sym 65648 basesoc_picorv327[6]
.sym 65649 basesoc_picorv328[16]
.sym 65650 $abc$35911$n4662
.sym 65652 $abc$35911$n3857
.sym 65653 array_muxed0[21]
.sym 65654 basesoc_picorv327[5]
.sym 65655 $abc$35911$n3855_1
.sym 65656 basesoc_picorv328[21]
.sym 65657 $abc$35911$n2915_1
.sym 65658 basesoc_picorv328[31]
.sym 65659 basesoc_picorv328[27]
.sym 65665 basesoc_picorv327[29]
.sym 65666 $abc$35911$n4731
.sym 65667 $abc$35911$n4663
.sym 65668 $abc$35911$n4454_1
.sym 65669 $abc$35911$n4452_1
.sym 65670 basesoc_picorv328[15]
.sym 65671 $abc$35911$n2884_1
.sym 65672 basesoc_picorv328[29]
.sym 65673 $abc$35911$n4732
.sym 65674 $abc$35911$n4664
.sym 65675 $abc$35911$n4806
.sym 65676 $abc$35911$n4807
.sym 65677 $abc$35911$n4452_1
.sym 65678 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65679 $abc$35911$n3381
.sym 65680 $abc$35911$n3169
.sym 65682 $abc$35911$n3162_1
.sym 65683 picorv32.instr_sub
.sym 65684 picorv32.instr_sub
.sym 65686 basesoc_dat_w[7]
.sym 65688 $abc$35911$n4819
.sym 65691 $abc$35911$n4818
.sym 65692 $abc$35911$n2753
.sym 65695 basesoc_picorv32_trap
.sym 65696 basesoc_picorv327[15]
.sym 65699 basesoc_picorv32_trap
.sym 65701 $abc$35911$n3381
.sym 65704 $abc$35911$n4818
.sym 65705 picorv32.instr_sub
.sym 65706 $abc$35911$n4819
.sym 65707 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65710 $abc$35911$n2884_1
.sym 65711 basesoc_picorv328[15]
.sym 65712 basesoc_picorv327[15]
.sym 65713 $abc$35911$n4454_1
.sym 65716 $abc$35911$n4731
.sym 65717 $abc$35911$n3169
.sym 65718 $abc$35911$n4732
.sym 65719 $abc$35911$n4452_1
.sym 65723 basesoc_dat_w[7]
.sym 65728 $abc$35911$n3162_1
.sym 65729 $abc$35911$n4663
.sym 65730 $abc$35911$n4452_1
.sym 65731 $abc$35911$n4664
.sym 65734 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65735 picorv32.instr_sub
.sym 65736 $abc$35911$n4807
.sym 65737 $abc$35911$n4806
.sym 65741 basesoc_picorv327[29]
.sym 65742 basesoc_picorv328[29]
.sym 65744 $abc$35911$n2753
.sym 65745 clk12_$glb_clk
.sym 65746 sys_rst_$glb_sr
.sym 65747 array_muxed0[16]
.sym 65748 $abc$35911$n4678
.sym 65749 $abc$35911$n3168
.sym 65750 array_muxed0[26]
.sym 65751 array_muxed0[11]
.sym 65752 $abc$35911$n4677
.sym 65753 array_muxed0[15]
.sym 65754 array_muxed0[3]
.sym 65757 $abc$35911$n3708_1
.sym 65758 $abc$35911$n3528_1
.sym 65759 $abc$35911$n3043
.sym 65760 basesoc_uart_phy_storage[30]
.sym 65761 $abc$35911$n4806
.sym 65762 $abc$35911$n4606_1
.sym 65763 array_muxed0[0]
.sym 65764 $abc$35911$n4454_1
.sym 65766 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65767 spiflash_bus_dat_r[23]
.sym 65769 basesoc_picorv327[29]
.sym 65771 $abc$35911$n4454_1
.sym 65773 $abc$35911$n6728
.sym 65774 basesoc_uart_phy_tx_busy
.sym 65775 $abc$35911$n3831_1
.sym 65776 basesoc_picorv327[18]
.sym 65777 array_muxed0[4]
.sym 65778 array_muxed0[3]
.sym 65779 $abc$35911$n3869_1
.sym 65780 $abc$35911$n3847_1
.sym 65781 picorv32.decoded_imm[16]
.sym 65789 $abc$35911$n4831
.sym 65792 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65793 $abc$35911$n4849
.sym 65796 $abc$35911$n4843
.sym 65798 $abc$35911$n4848
.sym 65800 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65802 $abc$35911$n4833
.sym 65805 $abc$35911$n3833
.sym 65806 $abc$35911$n4830
.sym 65807 $abc$35911$n4837
.sym 65808 basesoc_picorv327[6]
.sym 65809 basesoc_picorv328[9]
.sym 65810 picorv32.instr_sub
.sym 65812 $abc$35911$n4836
.sym 65813 $abc$35911$n4834
.sym 65814 $abc$35911$n4842
.sym 65815 $abc$35911$n3043
.sym 65816 $abc$35911$n3801
.sym 65817 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65818 picorv32.instr_sub
.sym 65819 basesoc_picorv328[27]
.sym 65821 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65822 $abc$35911$n4831
.sym 65823 $abc$35911$n4830
.sym 65824 picorv32.instr_sub
.sym 65827 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65828 picorv32.instr_sub
.sym 65829 $abc$35911$n4833
.sym 65830 $abc$35911$n4834
.sym 65833 picorv32.instr_sub
.sym 65834 $abc$35911$n4836
.sym 65835 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65836 $abc$35911$n4837
.sym 65839 $abc$35911$n4848
.sym 65840 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65841 $abc$35911$n4849
.sym 65842 picorv32.instr_sub
.sym 65846 basesoc_picorv328[9]
.sym 65854 basesoc_picorv328[27]
.sym 65857 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65858 $abc$35911$n4842
.sym 65859 picorv32.instr_sub
.sym 65860 $abc$35911$n4843
.sym 65863 $abc$35911$n3833
.sym 65865 $abc$35911$n3801
.sym 65866 basesoc_picorv327[6]
.sym 65867 $abc$35911$n3043
.sym 65868 clk12_$glb_clk
.sym 65870 basesoc_picorv328[16]
.sym 65871 $abc$35911$n4691_1
.sym 65872 $abc$35911$n4496_1
.sym 65873 $abc$35911$n4497
.sym 65874 basesoc_picorv328[18]
.sym 65875 basesoc_picorv328[9]
.sym 65876 $abc$35911$n4500_1
.sym 65877 $abc$35911$n4692_1
.sym 65881 picorv32.reg_out[5]
.sym 65882 $abc$35911$n4675
.sym 65883 $abc$35911$n4607_1
.sym 65884 $abc$35911$n3588
.sym 65886 basesoc_uart_phy_storage[31]
.sym 65887 $abc$35911$n4452_1
.sym 65888 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65889 $PACKER_VCC_NET
.sym 65890 $abc$35911$n4703_1
.sym 65891 $abc$35911$n4452_1
.sym 65892 basesoc_uart_phy_storage[31]
.sym 65893 picorv32.reg_pc[6]
.sym 65896 basesoc_picorv327[28]
.sym 65897 $abc$35911$n3835_1
.sym 65898 picorv32.decoded_imm[9]
.sym 65901 picorv32.reg_out[13]
.sym 65902 $abc$35911$n3801
.sym 65903 picorv32.alu_out_q[19]
.sym 65905 array_muxed0[4]
.sym 65912 $abc$35911$n6243
.sym 65914 $abc$35911$n6247
.sym 65916 $abc$35911$n4873
.sym 65918 $abc$35911$n6255
.sym 65919 $abc$35911$n6241
.sym 65922 picorv32.instr_sub
.sym 65923 $abc$35911$n6249
.sym 65924 $abc$35911$n6251
.sym 65925 $abc$35911$n6253
.sym 65927 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65934 basesoc_uart_phy_tx_busy
.sym 65941 $abc$35911$n4872
.sym 65945 basesoc_uart_phy_tx_busy
.sym 65947 $abc$35911$n6247
.sym 65950 basesoc_uart_phy_tx_busy
.sym 65952 $abc$35911$n6253
.sym 65957 basesoc_uart_phy_tx_busy
.sym 65959 $abc$35911$n6255
.sym 65962 $abc$35911$n4872
.sym 65963 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65964 $abc$35911$n4873
.sym 65965 picorv32.instr_sub
.sym 65969 $abc$35911$n6249
.sym 65971 basesoc_uart_phy_tx_busy
.sym 65974 basesoc_uart_phy_tx_busy
.sym 65977 $abc$35911$n6251
.sym 65981 $abc$35911$n6243
.sym 65983 basesoc_uart_phy_tx_busy
.sym 65986 $abc$35911$n6241
.sym 65988 basesoc_uart_phy_tx_busy
.sym 65991 clk12_$glb_clk
.sym 65992 sys_rst_$glb_sr
.sym 65993 $abc$35911$n4501
.sym 65994 $abc$35911$n4619_1
.sym 65995 basesoc_uart_phy_uart_clk_txen
.sym 65996 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 65997 $abc$35911$n3847_1
.sym 65998 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 65999 $abc$35911$n4620
.sym 66000 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 66005 $abc$35911$n3596_1
.sym 66006 $abc$35911$n4452_1
.sym 66007 $abc$35911$n4487
.sym 66009 $abc$35911$n2884_1
.sym 66010 $abc$35911$n3155
.sym 66011 basesoc_picorv327[7]
.sym 66012 basesoc_picorv327[8]
.sym 66013 $abc$35911$n2989_1
.sym 66014 basesoc_picorv327[3]
.sym 66015 basesoc_picorv327[9]
.sym 66016 $abc$35911$n3582
.sym 66017 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66018 picorv32.decoded_imm[19]
.sym 66019 $abc$35911$n6996
.sym 66020 picorv32.decoded_imm[8]
.sym 66021 picorv32.decoded_imm[18]
.sym 66022 basesoc_picorv328[19]
.sym 66023 picorv32.alu_out_q[1]
.sym 66024 $abc$35911$n3843_1
.sym 66025 picorv32.alu_out_q[17]
.sym 66028 basesoc_picorv323[0]
.sym 66036 $abc$35911$n3801
.sym 66039 $abc$35911$n3867_1
.sym 66040 picorv32.alu_out_q[23]
.sym 66041 picorv32.reg_next_pc[23]
.sym 66043 $abc$35911$n3708_1
.sym 66044 picorv32.alu_out_q[7]
.sym 66045 $abc$35911$n3043
.sym 66046 picorv32.latched_stalu
.sym 66051 picorv32.reg_next_pc[5]
.sym 66052 picorv32.reg_out[7]
.sym 66053 picorv32.reg_next_pc[7]
.sym 66054 $abc$35911$n3683
.sym 66059 basesoc_picorv327[23]
.sym 66060 picorv32.reg_out[23]
.sym 66061 basesoc_picorv328[24]
.sym 66062 picorv32.reg_out[5]
.sym 66064 $abc$35911$n3685
.sym 66067 basesoc_picorv328[24]
.sym 66073 picorv32.alu_out_q[7]
.sym 66075 picorv32.latched_stalu
.sym 66076 picorv32.reg_out[7]
.sym 66080 picorv32.reg_next_pc[5]
.sym 66081 $abc$35911$n3683
.sym 66082 picorv32.reg_out[5]
.sym 66085 $abc$35911$n3685
.sym 66086 $abc$35911$n3708_1
.sym 66087 picorv32.reg_next_pc[7]
.sym 66088 $abc$35911$n3683
.sym 66091 basesoc_picorv327[23]
.sym 66093 $abc$35911$n3801
.sym 66094 $abc$35911$n3867_1
.sym 66097 picorv32.reg_out[23]
.sym 66098 $abc$35911$n3683
.sym 66099 picorv32.reg_next_pc[23]
.sym 66104 picorv32.reg_out[23]
.sym 66105 picorv32.alu_out_q[23]
.sym 66106 picorv32.latched_stalu
.sym 66110 picorv32.reg_out[7]
.sym 66111 picorv32.reg_next_pc[7]
.sym 66112 $abc$35911$n3683
.sym 66113 $abc$35911$n3043
.sym 66114 clk12_$glb_clk
.sym 66116 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 66117 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 66118 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 66119 $abc$35911$n4511_1
.sym 66120 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 66121 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 66122 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 66123 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 66125 $abc$35911$n4519
.sym 66126 $abc$35911$n2844
.sym 66127 picorv32.mem_rdata_q[25]
.sym 66128 basesoc_picorv323[4]
.sym 66129 basesoc_picorv323[2]
.sym 66130 $abc$35911$n4561_1
.sym 66131 sys_rst
.sym 66132 picorv32.alu_out_q[7]
.sym 66133 basesoc_picorv323[4]
.sym 66134 picorv32.latched_stalu
.sym 66135 $abc$35911$n4501
.sym 66136 picorv32.alu_out_q[23]
.sym 66137 basesoc_picorv327[16]
.sym 66138 basesoc_picorv327[30]
.sym 66140 basesoc_picorv328[21]
.sym 66142 $abc$35911$n3855_1
.sym 66143 $abc$35911$n3857
.sym 66144 basesoc_picorv328[25]
.sym 66145 array_muxed0[21]
.sym 66147 basesoc_picorv328[24]
.sym 66149 basesoc_picorv328[31]
.sym 66150 $abc$35911$n2915_1
.sym 66151 basesoc_picorv328[27]
.sym 66160 picorv32.decoded_imm[5]
.sym 66161 picorv32.reg_pc[6]
.sym 66162 picorv32.decoded_imm[9]
.sym 66163 picorv32.reg_pc[4]
.sym 66167 picorv32.decoded_imm[2]
.sym 66168 picorv32.reg_pc[8]
.sym 66169 picorv32.decoded_imm[4]
.sym 66170 picorv32.reg_pc[2]
.sym 66172 picorv32.reg_pc[5]
.sym 66173 picorv32.decoded_imm[7]
.sym 66174 picorv32.reg_pc[7]
.sym 66177 picorv32.decoded_imm[3]
.sym 66180 picorv32.decoded_imm[8]
.sym 66181 picorv32.decoded_imm[6]
.sym 66182 picorv32.reg_pc[9]
.sym 66185 picorv32.reg_pc[3]
.sym 66189 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 66191 picorv32.decoded_imm[2]
.sym 66192 picorv32.reg_pc[2]
.sym 66195 $auto$alumacc.cc:474:replace_alu$6008.C[4]
.sym 66197 picorv32.decoded_imm[3]
.sym 66198 picorv32.reg_pc[3]
.sym 66199 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 66201 $auto$alumacc.cc:474:replace_alu$6008.C[5]
.sym 66203 picorv32.decoded_imm[4]
.sym 66204 picorv32.reg_pc[4]
.sym 66205 $auto$alumacc.cc:474:replace_alu$6008.C[4]
.sym 66207 $auto$alumacc.cc:474:replace_alu$6008.C[6]
.sym 66209 picorv32.reg_pc[5]
.sym 66210 picorv32.decoded_imm[5]
.sym 66211 $auto$alumacc.cc:474:replace_alu$6008.C[5]
.sym 66213 $auto$alumacc.cc:474:replace_alu$6008.C[7]
.sym 66215 picorv32.decoded_imm[6]
.sym 66216 picorv32.reg_pc[6]
.sym 66217 $auto$alumacc.cc:474:replace_alu$6008.C[6]
.sym 66219 $auto$alumacc.cc:474:replace_alu$6008.C[8]
.sym 66221 picorv32.decoded_imm[7]
.sym 66222 picorv32.reg_pc[7]
.sym 66223 $auto$alumacc.cc:474:replace_alu$6008.C[7]
.sym 66225 $auto$alumacc.cc:474:replace_alu$6008.C[9]
.sym 66227 picorv32.decoded_imm[8]
.sym 66228 picorv32.reg_pc[8]
.sym 66229 $auto$alumacc.cc:474:replace_alu$6008.C[8]
.sym 66231 $auto$alumacc.cc:474:replace_alu$6008.C[10]
.sym 66233 picorv32.reg_pc[9]
.sym 66234 picorv32.decoded_imm[9]
.sym 66235 $auto$alumacc.cc:474:replace_alu$6008.C[9]
.sym 66239 basesoc_picorv328[25]
.sym 66240 $abc$35911$n3748_1
.sym 66241 basesoc_picorv328[19]
.sym 66242 $abc$35911$n3843_1
.sym 66243 $abc$35911$n3732
.sym 66244 $abc$35911$n3837_1
.sym 66245 basesoc_picorv328[21]
.sym 66246 $abc$35911$n3855_1
.sym 66249 picorv32.reg_out[7]
.sym 66250 picorv32.decoded_imm_uj[29]
.sym 66252 $abc$35911$n4720
.sym 66253 picorv32.decoded_imm[2]
.sym 66255 basesoc_picorv327[21]
.sym 66256 basesoc_picorv327[25]
.sym 66257 picorv32.decoded_imm[2]
.sym 66258 basesoc_picorv327[29]
.sym 66260 picorv32.reg_pc[5]
.sym 66261 basesoc_picorv327[22]
.sym 66262 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 66263 picorv32.decoded_imm[3]
.sym 66264 $abc$35911$n6989
.sym 66265 picorv32.reg_pc[14]
.sym 66266 picorv32.reg_pc[22]
.sym 66267 picorv32.decoded_imm[6]
.sym 66268 picorv32.decoded_imm[27]
.sym 66269 basesoc_uart_phy_tx_busy
.sym 66270 $abc$35911$n3683
.sym 66271 $abc$35911$n3869_1
.sym 66272 $abc$35911$n6993
.sym 66273 basesoc_picorv328[24]
.sym 66274 picorv32.latched_stalu
.sym 66275 $auto$alumacc.cc:474:replace_alu$6008.C[10]
.sym 66280 picorv32.decoded_imm[16]
.sym 66281 picorv32.reg_pc[17]
.sym 66283 picorv32.reg_pc[14]
.sym 66285 picorv32.reg_pc[10]
.sym 66286 picorv32.decoded_imm[10]
.sym 66287 picorv32.reg_pc[13]
.sym 66288 picorv32.reg_pc[15]
.sym 66291 picorv32.decoded_imm[12]
.sym 66293 picorv32.decoded_imm[13]
.sym 66295 picorv32.reg_pc[11]
.sym 66297 picorv32.decoded_imm[11]
.sym 66298 picorv32.decoded_imm[17]
.sym 66299 picorv32.reg_pc[16]
.sym 66304 picorv32.reg_pc[12]
.sym 66305 picorv32.decoded_imm[14]
.sym 66311 picorv32.decoded_imm[15]
.sym 66312 $auto$alumacc.cc:474:replace_alu$6008.C[11]
.sym 66314 picorv32.reg_pc[10]
.sym 66315 picorv32.decoded_imm[10]
.sym 66316 $auto$alumacc.cc:474:replace_alu$6008.C[10]
.sym 66318 $auto$alumacc.cc:474:replace_alu$6008.C[12]
.sym 66320 picorv32.reg_pc[11]
.sym 66321 picorv32.decoded_imm[11]
.sym 66322 $auto$alumacc.cc:474:replace_alu$6008.C[11]
.sym 66324 $auto$alumacc.cc:474:replace_alu$6008.C[13]
.sym 66326 picorv32.reg_pc[12]
.sym 66327 picorv32.decoded_imm[12]
.sym 66328 $auto$alumacc.cc:474:replace_alu$6008.C[12]
.sym 66330 $auto$alumacc.cc:474:replace_alu$6008.C[14]
.sym 66332 picorv32.decoded_imm[13]
.sym 66333 picorv32.reg_pc[13]
.sym 66334 $auto$alumacc.cc:474:replace_alu$6008.C[13]
.sym 66336 $auto$alumacc.cc:474:replace_alu$6008.C[15]
.sym 66338 picorv32.reg_pc[14]
.sym 66339 picorv32.decoded_imm[14]
.sym 66340 $auto$alumacc.cc:474:replace_alu$6008.C[14]
.sym 66342 $auto$alumacc.cc:474:replace_alu$6008.C[16]
.sym 66344 picorv32.decoded_imm[15]
.sym 66345 picorv32.reg_pc[15]
.sym 66346 $auto$alumacc.cc:474:replace_alu$6008.C[15]
.sym 66348 $auto$alumacc.cc:474:replace_alu$6008.C[17]
.sym 66350 picorv32.reg_pc[16]
.sym 66351 picorv32.decoded_imm[16]
.sym 66352 $auto$alumacc.cc:474:replace_alu$6008.C[16]
.sym 66354 $auto$alumacc.cc:474:replace_alu$6008.C[18]
.sym 66356 picorv32.decoded_imm[17]
.sym 66357 picorv32.reg_pc[17]
.sym 66358 $auto$alumacc.cc:474:replace_alu$6008.C[17]
.sym 66362 $abc$35911$n4145_1
.sym 66363 $abc$35911$n3857
.sym 66364 $abc$35911$n4254_1
.sym 66365 basesoc_picorv328[24]
.sym 66366 basesoc_picorv328[31]
.sym 66367 basesoc_picorv328[27]
.sym 66368 $abc$35911$n3752
.sym 66369 basesoc_picorv328[23]
.sym 66372 picorv32.decoded_imm_uj[9]
.sym 66373 picorv32.mem_rdata_q[29]
.sym 66374 $abc$35911$n3594
.sym 66375 basesoc_picorv328[21]
.sym 66376 $abc$35911$n4575
.sym 66377 basesoc_picorv327[2]
.sym 66378 $abc$35911$n4487
.sym 66379 picorv32.decoded_imm[12]
.sym 66381 $PACKER_VCC_NET
.sym 66383 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66384 picorv32.decoded_imm[16]
.sym 66385 picorv32.reg_out[17]
.sym 66386 picorv32.decoded_imm[31]
.sym 66387 basesoc_picorv327[28]
.sym 66388 picorv32.reg_out[13]
.sym 66389 $abc$35911$n3130
.sym 66390 picorv32.decoded_imm[9]
.sym 66391 picorv32.alu_out_q[19]
.sym 66392 $abc$35911$n3130
.sym 66393 picorv32.alu_out_q[16]
.sym 66395 picorv32.reg_pc[26]
.sym 66396 picorv32.reg_next_pc[11]
.sym 66397 picorv32.decoded_imm[15]
.sym 66398 $auto$alumacc.cc:474:replace_alu$6008.C[18]
.sym 66405 picorv32.reg_pc[24]
.sym 66407 picorv32.reg_pc[18]
.sym 66410 picorv32.decoded_imm[20]
.sym 66412 picorv32.decoded_imm[22]
.sym 66414 picorv32.decoded_imm[25]
.sym 66415 picorv32.reg_pc[21]
.sym 66417 picorv32.decoded_imm[24]
.sym 66419 picorv32.reg_pc[23]
.sym 66420 picorv32.reg_pc[25]
.sym 66422 picorv32.decoded_imm[23]
.sym 66425 picorv32.reg_pc[20]
.sym 66426 picorv32.reg_pc[22]
.sym 66428 picorv32.decoded_imm[19]
.sym 66429 picorv32.decoded_imm[18]
.sym 66430 picorv32.decoded_imm[21]
.sym 66431 picorv32.reg_pc[19]
.sym 66435 $auto$alumacc.cc:474:replace_alu$6008.C[19]
.sym 66437 picorv32.decoded_imm[18]
.sym 66438 picorv32.reg_pc[18]
.sym 66439 $auto$alumacc.cc:474:replace_alu$6008.C[18]
.sym 66441 $auto$alumacc.cc:474:replace_alu$6008.C[20]
.sym 66443 picorv32.decoded_imm[19]
.sym 66444 picorv32.reg_pc[19]
.sym 66445 $auto$alumacc.cc:474:replace_alu$6008.C[19]
.sym 66447 $auto$alumacc.cc:474:replace_alu$6008.C[21]
.sym 66449 picorv32.decoded_imm[20]
.sym 66450 picorv32.reg_pc[20]
.sym 66451 $auto$alumacc.cc:474:replace_alu$6008.C[20]
.sym 66453 $auto$alumacc.cc:474:replace_alu$6008.C[22]
.sym 66455 picorv32.decoded_imm[21]
.sym 66456 picorv32.reg_pc[21]
.sym 66457 $auto$alumacc.cc:474:replace_alu$6008.C[21]
.sym 66459 $auto$alumacc.cc:474:replace_alu$6008.C[23]
.sym 66461 picorv32.reg_pc[22]
.sym 66462 picorv32.decoded_imm[22]
.sym 66463 $auto$alumacc.cc:474:replace_alu$6008.C[22]
.sym 66465 $auto$alumacc.cc:474:replace_alu$6008.C[24]
.sym 66467 picorv32.reg_pc[23]
.sym 66468 picorv32.decoded_imm[23]
.sym 66469 $auto$alumacc.cc:474:replace_alu$6008.C[23]
.sym 66471 $auto$alumacc.cc:474:replace_alu$6008.C[25]
.sym 66473 picorv32.decoded_imm[24]
.sym 66474 picorv32.reg_pc[24]
.sym 66475 $auto$alumacc.cc:474:replace_alu$6008.C[24]
.sym 66477 $auto$alumacc.cc:474:replace_alu$6008.C[26]
.sym 66479 picorv32.decoded_imm[25]
.sym 66480 picorv32.reg_pc[25]
.sym 66481 $auto$alumacc.cc:474:replace_alu$6008.C[25]
.sym 66485 $abc$35911$n3796_1
.sym 66486 $abc$35911$n3871
.sym 66487 $abc$35911$n3827_1
.sym 66488 $abc$35911$n3853_1
.sym 66489 $abc$35911$n3859
.sym 66490 $abc$35911$n3756_1
.sym 66491 $abc$35911$n3744_1
.sym 66492 basesoc_picorv328[28]
.sym 66493 $abc$35911$n3809
.sym 66495 $abc$35911$n3879
.sym 66496 $abc$35911$n3809
.sym 66497 $abc$35911$n2994
.sym 66498 $abc$35911$n3752
.sym 66499 $abc$35911$n4109_1
.sym 66500 basesoc_picorv328[24]
.sym 66502 picorv32.cpuregs_wrdata[8]
.sym 66504 basesoc_picorv327[15]
.sym 66505 picorv32.decoded_imm[24]
.sym 66506 picorv32.decoded_imm[20]
.sym 66507 picorv32.decoded_imm[13]
.sym 66509 basesoc_picorv327[4]
.sym 66510 picorv32.reg_out[9]
.sym 66511 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66512 picorv32.instr_lui
.sym 66513 $abc$35911$n3691
.sym 66514 picorv32.decoded_imm[19]
.sym 66515 picorv32.decoded_imm[18]
.sym 66516 $abc$35911$n6996
.sym 66517 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66518 $abc$35911$n3636
.sym 66519 picorv32.decoded_imm[8]
.sym 66520 $abc$35911$n4579
.sym 66521 $auto$alumacc.cc:474:replace_alu$6008.C[26]
.sym 66526 picorv32.reg_pc[31]
.sym 66531 picorv32.reg_pc[29]
.sym 66532 picorv32.decoded_imm[29]
.sym 66533 picorv32.reg_pc[30]
.sym 66534 $abc$35911$n7003
.sym 66536 picorv32.decoded_imm[27]
.sym 66538 picorv32.reg_pc[28]
.sym 66539 picorv32.reg_pc[27]
.sym 66542 basesoc_picorv327[18]
.sym 66546 picorv32.decoded_imm[30]
.sym 66551 picorv32.decoded_imm[28]
.sym 66552 picorv32.cpu_state[4]
.sym 66553 picorv32.mem_rdata_latched[25]
.sym 66554 picorv32.decoded_imm[26]
.sym 66555 picorv32.reg_pc[26]
.sym 66556 picorv32.decoded_imm[31]
.sym 66557 picorv32.cpu_state[3]
.sym 66558 $auto$alumacc.cc:474:replace_alu$6008.C[27]
.sym 66560 picorv32.decoded_imm[26]
.sym 66561 picorv32.reg_pc[26]
.sym 66562 $auto$alumacc.cc:474:replace_alu$6008.C[26]
.sym 66564 $auto$alumacc.cc:474:replace_alu$6008.C[28]
.sym 66566 picorv32.reg_pc[27]
.sym 66567 picorv32.decoded_imm[27]
.sym 66568 $auto$alumacc.cc:474:replace_alu$6008.C[27]
.sym 66570 $auto$alumacc.cc:474:replace_alu$6008.C[29]
.sym 66572 picorv32.reg_pc[28]
.sym 66573 picorv32.decoded_imm[28]
.sym 66574 $auto$alumacc.cc:474:replace_alu$6008.C[28]
.sym 66576 $auto$alumacc.cc:474:replace_alu$6008.C[30]
.sym 66578 picorv32.decoded_imm[29]
.sym 66579 picorv32.reg_pc[29]
.sym 66580 $auto$alumacc.cc:474:replace_alu$6008.C[29]
.sym 66582 $auto$alumacc.cc:474:replace_alu$6008.C[31]
.sym 66584 picorv32.reg_pc[30]
.sym 66585 picorv32.decoded_imm[30]
.sym 66586 $auto$alumacc.cc:474:replace_alu$6008.C[30]
.sym 66589 picorv32.decoded_imm[31]
.sym 66590 picorv32.reg_pc[31]
.sym 66592 $auto$alumacc.cc:474:replace_alu$6008.C[31]
.sym 66595 picorv32.mem_rdata_latched[25]
.sym 66601 $abc$35911$n7003
.sym 66602 basesoc_picorv327[18]
.sym 66603 picorv32.cpu_state[4]
.sym 66604 picorv32.cpu_state[3]
.sym 66605 $abc$35911$n3047_$glb_ce
.sym 66606 clk12_$glb_clk
.sym 66608 $abc$35911$n3691
.sym 66609 picorv32.decoded_imm[18]
.sym 66610 $abc$35911$n3716_1
.sym 66611 picorv32.decoded_imm[14]
.sym 66612 $abc$35911$n3135
.sym 66613 picorv32.decoded_imm[15]
.sym 66614 $abc$35911$n3077
.sym 66615 $abc$35911$n4134
.sym 66616 picorv32.decoded_imm[21]
.sym 66618 $abc$35911$n7004
.sym 66619 $abc$35911$n4214
.sym 66620 $abc$35911$n3075
.sym 66622 picorv32.decoded_imm[27]
.sym 66623 picorv32.decoded_imm_uj[2]
.sym 66624 picorv32.decoded_imm[17]
.sym 66625 basesoc_picorv327[27]
.sym 66628 picorv32.decoded_imm[22]
.sym 66629 picorv32.decoded_imm_uj[1]
.sym 66630 picorv32.decoded_imm[11]
.sym 66631 $abc$35911$n3576
.sym 66632 basesoc_picorv328[30]
.sym 66633 $abc$35911$n7013
.sym 66634 picorv32.decoded_imm[28]
.sym 66635 picorv32.cpuregs_wrdata[7]
.sym 66636 picorv32.instr_auipc
.sym 66637 $abc$35911$n3077
.sym 66638 picorv32.cpu_state[4]
.sym 66639 $abc$35911$n4145_1
.sym 66640 picorv32.decoded_imm_uj[7]
.sym 66641 $abc$35911$n3849
.sym 66642 $abc$35911$n2915_1
.sym 66643 picorv32.cpu_state[3]
.sym 66650 $abc$35911$n4400
.sym 66651 picorv32.mem_rdata_q[27]
.sym 66653 picorv32.instr_jal
.sym 66654 picorv32.instr_jal
.sym 66655 picorv32.decoded_imm_uj[5]
.sym 66656 picorv32.reg_next_pc[16]
.sym 66661 $abc$35911$n3099
.sym 66662 picorv32.instr_auipc
.sym 66663 $abc$35911$n3744_1
.sym 66664 picorv32.reg_next_pc[16]
.sym 66665 picorv32.decoded_imm_uj[29]
.sym 66666 picorv32.decoded_imm_uj[7]
.sym 66667 picorv32.irq_state[0]
.sym 66668 $abc$35911$n3075
.sym 66669 $abc$35911$n2871_1
.sym 66670 $abc$35911$n3683
.sym 66672 picorv32.instr_lui
.sym 66673 $abc$35911$n2866
.sym 66675 picorv32.decoded_imm_uj[9]
.sym 66676 picorv32.mem_rdata_q[29]
.sym 66677 $abc$35911$n4399_1
.sym 66678 $abc$35911$n3685
.sym 66679 $abc$35911$n3077
.sym 66680 picorv32.mem_rdata_q[25]
.sym 66682 picorv32.mem_rdata_q[27]
.sym 66683 $abc$35911$n2866
.sym 66684 picorv32.instr_jal
.sym 66685 picorv32.decoded_imm_uj[7]
.sym 66688 picorv32.reg_next_pc[16]
.sym 66689 $abc$35911$n2871_1
.sym 66690 $abc$35911$n3744_1
.sym 66691 picorv32.irq_state[0]
.sym 66694 picorv32.mem_rdata_q[29]
.sym 66695 picorv32.decoded_imm_uj[9]
.sym 66696 picorv32.instr_jal
.sym 66697 $abc$35911$n2866
.sym 66700 $abc$35911$n3683
.sym 66701 picorv32.reg_next_pc[16]
.sym 66702 $abc$35911$n3744_1
.sym 66703 $abc$35911$n3685
.sym 66706 picorv32.mem_rdata_q[29]
.sym 66707 $abc$35911$n3077
.sym 66708 picorv32.instr_auipc
.sym 66709 picorv32.instr_lui
.sym 66712 $abc$35911$n4400
.sym 66714 $abc$35911$n4399_1
.sym 66718 picorv32.decoded_imm_uj[29]
.sym 66719 $abc$35911$n3099
.sym 66720 picorv32.instr_jal
.sym 66721 $abc$35911$n3075
.sym 66724 picorv32.instr_jal
.sym 66725 picorv32.mem_rdata_q[25]
.sym 66726 $abc$35911$n2866
.sym 66727 picorv32.decoded_imm_uj[5]
.sym 66728 $abc$35911$n3049_$glb_ce
.sym 66729 clk12_$glb_clk
.sym 66730 $abc$35911$n229_$glb_sr
.sym 66731 $abc$35911$n3620_1
.sym 66732 $abc$35911$n3608_1
.sym 66733 $abc$35911$n3764_1
.sym 66734 $abc$35911$n3586_1
.sym 66735 $abc$35911$n3636
.sym 66736 $abc$35911$n3592_1
.sym 66737 basesoc_picorv328[30]
.sym 66738 $abc$35911$n3863_1
.sym 66740 $abc$35911$n3079
.sym 66743 $abc$35911$n3577
.sym 66744 $abc$35911$n3077
.sym 66745 picorv32.mem_rdata_q[27]
.sym 66746 picorv32.decoded_imm[14]
.sym 66747 basesoc_picorv327[30]
.sym 66748 basesoc_picorv327[25]
.sym 66751 picorv32.decoded_imm_uj[14]
.sym 66755 $abc$35911$n2871_1
.sym 66756 picorv32.reg_next_pc[29]
.sym 66757 spiflash_bus_dat_r[14]
.sym 66758 picorv32.decoded_imm[6]
.sym 66759 picorv32.cpuregs_rs1[19]
.sym 66760 picorv32.decoded_imm[27]
.sym 66761 $abc$35911$n5402
.sym 66762 $abc$35911$n3869_1
.sym 66763 picorv32.latched_stalu
.sym 66764 $abc$35911$n3685
.sym 66765 $abc$35911$n3829
.sym 66766 picorv32.irq_pending[4]
.sym 66772 picorv32.reg_next_pc[29]
.sym 66773 $abc$35911$n3878
.sym 66775 $abc$35911$n4139_1
.sym 66777 $abc$35911$n4372_1
.sym 66778 $abc$35911$n5442_1
.sym 66780 $abc$35911$n4440_1
.sym 66781 $abc$35911$n2871_1
.sym 66783 picorv32.cpu_state[3]
.sym 66785 $abc$35911$n3834
.sym 66786 $abc$35911$n6996
.sym 66787 $abc$35911$n5402
.sym 66788 $abc$35911$n3577
.sym 66790 picorv32.irq_pending[4]
.sym 66791 $abc$35911$n3829
.sym 66792 picorv32.cpu_state[0]
.sym 66793 picorv32.cpuregs_wrdata[13]
.sym 66795 picorv32.irq_state[0]
.sym 66796 $abc$35911$n3577
.sym 66797 $abc$35911$n3879
.sym 66798 $abc$35911$n231
.sym 66799 $abc$35911$n4441
.sym 66800 $abc$35911$n4199
.sym 66801 $abc$35911$n4373
.sym 66802 $abc$35911$n3708_1
.sym 66803 $abc$35911$n3835
.sym 66805 $abc$35911$n5402
.sym 66806 $abc$35911$n231
.sym 66807 picorv32.reg_next_pc[29]
.sym 66808 picorv32.irq_state[0]
.sym 66813 picorv32.cpuregs_wrdata[13]
.sym 66817 picorv32.irq_pending[4]
.sym 66819 picorv32.cpu_state[0]
.sym 66820 $abc$35911$n4139_1
.sym 66824 $abc$35911$n4441
.sym 66825 $abc$35911$n4440_1
.sym 66829 $abc$35911$n3834
.sym 66830 $abc$35911$n3829
.sym 66831 $abc$35911$n3835
.sym 66832 $abc$35911$n3577
.sym 66835 $abc$35911$n3878
.sym 66836 $abc$35911$n3577
.sym 66837 $abc$35911$n3829
.sym 66838 $abc$35911$n3879
.sym 66841 picorv32.cpu_state[3]
.sym 66842 $abc$35911$n6996
.sym 66843 $abc$35911$n5442_1
.sym 66844 $abc$35911$n4199
.sym 66847 $abc$35911$n4372_1
.sym 66848 $abc$35911$n2871_1
.sym 66849 $abc$35911$n3708_1
.sym 66850 $abc$35911$n4373
.sym 66852 clk12_$glb_clk
.sym 66854 $abc$35911$n3882
.sym 66855 $abc$35911$n4143
.sym 66856 $abc$35911$n3447
.sym 66857 $abc$35911$n3850
.sym 66858 $abc$35911$n4140
.sym 66859 $abc$35911$n4158
.sym 66860 $abc$35911$n4157_1
.sym 66861 $abc$35911$n4142_1
.sym 66864 $abc$35911$n6992
.sym 66866 $abc$35911$n2963
.sym 66867 $abc$35911$n3878
.sym 66868 $abc$35911$n3638
.sym 66870 $abc$35911$n5687
.sym 66871 picorv32.decoded_imm_uj[16]
.sym 66872 $abc$35911$n2958_1
.sym 66873 $abc$35911$n3976
.sym 66874 picorv32.cpuregs_wrdata[11]
.sym 66875 $abc$35911$n4174
.sym 66876 $abc$35911$n6615
.sym 66877 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 66878 picorv32.cpu_state[0]
.sym 66879 picorv32.reg_out[13]
.sym 66880 $abc$35911$n4108
.sym 66882 $abc$35911$n2950_1
.sym 66883 basesoc_picorv327[1]
.sym 66884 $abc$35911$n3130
.sym 66885 picorv32.reg_out[21]
.sym 66886 picorv32.decoded_imm_uj[6]
.sym 66887 $abc$35911$n4373
.sym 66888 picorv32.decoded_imm[28]
.sym 66889 basesoc_picorv327[1]
.sym 66897 picorv32.decoded_imm_uj[6]
.sym 66898 $abc$35911$n3075
.sym 66899 basesoc_picorv327[0]
.sym 66901 $abc$35911$n3095
.sym 66903 $abc$35911$n4129
.sym 66904 picorv32.decoded_imm_uj[27]
.sym 66905 picorv32.instr_auipc
.sym 66906 $abc$35911$n3075
.sym 66907 $abc$35911$n3077
.sym 66908 $abc$35911$n2866
.sym 66909 $abc$35911$n4145_1
.sym 66910 picorv32.irq_mask[4]
.sym 66911 picorv32.instr_lui
.sym 66914 $abc$35911$n3409
.sym 66915 $abc$35911$n4144
.sym 66916 $abc$35911$n3097
.sym 66917 picorv32.mem_rdata_q[28]
.sym 66918 picorv32.mem_rdata_q[26]
.sym 66919 picorv32.instr_jal
.sym 66922 picorv32.decoded_imm_uj[28]
.sym 66923 $abc$35911$n4140
.sym 66924 picorv32.mem_rdata_q[27]
.sym 66925 picorv32.mem_wordsize[1]
.sym 66926 picorv32.cpuregs_rs1[4]
.sym 66928 $abc$35911$n3095
.sym 66929 $abc$35911$n3075
.sym 66930 picorv32.decoded_imm_uj[27]
.sym 66931 picorv32.instr_jal
.sym 66934 picorv32.instr_jal
.sym 66935 picorv32.decoded_imm_uj[28]
.sym 66936 $abc$35911$n3097
.sym 66937 $abc$35911$n3075
.sym 66940 basesoc_picorv327[0]
.sym 66943 picorv32.mem_wordsize[1]
.sym 66946 $abc$35911$n4129
.sym 66947 $abc$35911$n4144
.sym 66948 $abc$35911$n4140
.sym 66949 picorv32.cpuregs_rs1[4]
.sym 66952 picorv32.irq_mask[4]
.sym 66953 $abc$35911$n4145_1
.sym 66955 $abc$35911$n3409
.sym 66958 $abc$35911$n3077
.sym 66959 picorv32.mem_rdata_q[28]
.sym 66960 picorv32.instr_auipc
.sym 66961 picorv32.instr_lui
.sym 66964 picorv32.mem_rdata_q[27]
.sym 66965 picorv32.instr_auipc
.sym 66966 picorv32.instr_lui
.sym 66967 $abc$35911$n3077
.sym 66970 picorv32.instr_jal
.sym 66971 picorv32.decoded_imm_uj[6]
.sym 66972 picorv32.mem_rdata_q[26]
.sym 66973 $abc$35911$n2866
.sym 66974 $abc$35911$n3049_$glb_ce
.sym 66975 clk12_$glb_clk
.sym 66976 $abc$35911$n229_$glb_sr
.sym 66977 picorv32.mem_rdata_latched[2]
.sym 66978 picorv32.mem_rdata_latched[3]
.sym 66979 $abc$35911$n3616_1
.sym 66980 $abc$35911$n3527_1
.sym 66981 $abc$35911$n3640
.sym 66982 picorv32.mem_rdata_q[0]
.sym 66983 picorv32.mem_rdata_latched[0]
.sym 66984 $abc$35911$n3612
.sym 66989 $abc$35911$n3426_1
.sym 66990 $abc$35911$n3582
.sym 66991 $abc$35911$n3888
.sym 66992 picorv32.cpuregs_rs1[9]
.sym 66994 $PACKER_GND_NET
.sym 66995 $abc$35911$n3528_1
.sym 66996 $abc$35911$n3448_1
.sym 66997 $abc$35911$n3735
.sym 66998 $abc$35911$n4141
.sym 66999 picorv32.mem_rdata_q[22]
.sym 67000 $abc$35911$n3444_1
.sym 67001 $abc$35911$n3577
.sym 67002 $abc$35911$n2968_1
.sym 67003 $abc$35911$n3850
.sym 67004 $abc$35911$n3838
.sym 67005 picorv32.cpuregs_wrdata[13]
.sym 67006 picorv32.reg_out[9]
.sym 67007 $abc$35911$n2971
.sym 67008 picorv32.decoded_imm_uj[28]
.sym 67009 picorv32.cpuregs_wrdata[10]
.sym 67011 $abc$35911$n5704
.sym 67012 picorv32.cpuregs_rs1[4]
.sym 67018 $abc$35911$n4147
.sym 67019 $abc$35911$n4188
.sym 67020 $abc$35911$n3528_1
.sym 67021 $abc$35911$n3829
.sym 67022 picorv32.mem_wordsize[1]
.sym 67023 $abc$35911$n5683
.sym 67024 $abc$35911$n5684
.sym 67025 $abc$35911$n4156
.sym 67027 $abc$35911$n3577
.sym 67028 $abc$35911$n3447
.sym 67029 $abc$35911$n6990
.sym 67031 $abc$35911$n4112_1
.sym 67032 $abc$35911$n4157_1
.sym 67033 picorv32.mem_rdata_latched[25]
.sym 67037 $abc$35911$n4174
.sym 67039 $abc$35911$n2957
.sym 67040 $abc$35911$n4190
.sym 67041 picorv32.cpu_state[3]
.sym 67043 picorv32.mem_wordsize[0]
.sym 67047 picorv32.cpuregs_wrdata[19]
.sym 67049 basesoc_picorv327[1]
.sym 67051 picorv32.mem_wordsize[1]
.sym 67052 $abc$35911$n4156
.sym 67053 picorv32.mem_wordsize[0]
.sym 67054 $abc$35911$n3447
.sym 67057 $abc$35911$n3829
.sym 67058 $abc$35911$n5684
.sym 67059 $abc$35911$n5683
.sym 67060 $abc$35911$n3577
.sym 67063 $abc$35911$n6990
.sym 67065 $abc$35911$n4147
.sym 67066 picorv32.cpu_state[3]
.sym 67072 picorv32.cpuregs_wrdata[19]
.sym 67075 picorv32.mem_rdata_latched[25]
.sym 67081 $abc$35911$n4156
.sym 67082 $abc$35911$n4112_1
.sym 67083 $abc$35911$n4157_1
.sym 67084 $abc$35911$n3528_1
.sym 67087 $abc$35911$n4190
.sym 67088 $abc$35911$n4188
.sym 67089 $abc$35911$n4112_1
.sym 67090 $abc$35911$n4174
.sym 67093 $abc$35911$n2957
.sym 67095 $abc$35911$n3447
.sym 67096 basesoc_picorv327[1]
.sym 67098 clk12_$glb_clk
.sym 67100 picorv32.mem_rdata_latched[4]
.sym 67101 $abc$35911$n3481_1
.sym 67102 picorv32.decoded_imm_uj[6]
.sym 67103 picorv32.mem_rdata_latched[6]
.sym 67104 $abc$35911$n3482
.sym 67105 $abc$35911$n4148_1
.sym 67106 picorv32.mem_rdata_latched[1]
.sym 67107 picorv32.mem_rdata_latched[5]
.sym 67113 picorv32.mem_wordsize[1]
.sym 67114 $abc$35911$n5679
.sym 67115 $abc$35911$n3829
.sym 67116 $abc$35911$n2842
.sym 67117 $abc$35911$n2843_1
.sym 67118 picorv32.cpuregs_rs1[27]
.sym 67119 $abc$35911$n5683
.sym 67120 $abc$35911$n5684
.sym 67121 $abc$35911$n4201
.sym 67122 $abc$35911$n5612
.sym 67123 $abc$35911$n4188
.sym 67124 picorv32.decoded_imm_uj[7]
.sym 67125 $abc$35911$n7013
.sym 67126 $abc$35911$n2978_1
.sym 67127 $abc$35911$n5680
.sym 67128 picorv32.cpuregs_wrdata[7]
.sym 67130 $abc$35911$n3542
.sym 67132 picorv32.instr_auipc
.sym 67133 picorv32.mem_rdata_q[6]
.sym 67134 picorv32.cpuregs_rs1[15]
.sym 67135 $abc$35911$n3529
.sym 67144 $abc$35911$n2904
.sym 67145 picorv32.mem_rdata_q[25]
.sym 67148 $abc$35911$n2953
.sym 67149 $abc$35911$n2945_1
.sym 67150 $abc$35911$n2967
.sym 67151 $abc$35911$n2845
.sym 67152 picorv32.cpuregs_rs1[5]
.sym 67153 picorv32.cpuregs_wrdata[0]
.sym 67154 $abc$35911$n2950_1
.sym 67156 $abc$35911$n2972
.sym 67157 $abc$35911$n2951
.sym 67158 $abc$35911$n3444_1
.sym 67159 basesoc_picorv327[1]
.sym 67161 $abc$35911$n2907_1
.sym 67162 $abc$35911$n2968_1
.sym 67163 $abc$35911$n2844
.sym 67164 $abc$35911$n4129
.sym 67165 $abc$35911$n4152
.sym 67166 basesoc_picorv327[0]
.sym 67167 $abc$35911$n2971
.sym 67169 $abc$35911$n2907_1
.sym 67170 $abc$35911$n231
.sym 67171 $abc$35911$n2905_1
.sym 67172 $abc$35911$n4148_1
.sym 67174 picorv32.cpuregs_rs1[5]
.sym 67175 $abc$35911$n4152
.sym 67176 $abc$35911$n4148_1
.sym 67177 $abc$35911$n4129
.sym 67180 picorv32.cpuregs_wrdata[0]
.sym 67186 $abc$35911$n2951
.sym 67187 $abc$35911$n2907_1
.sym 67188 $abc$35911$n2950_1
.sym 67189 $abc$35911$n2905_1
.sym 67192 $abc$35911$n2845
.sym 67193 $abc$35911$n2844
.sym 67194 $abc$35911$n2905_1
.sym 67195 $abc$35911$n2907_1
.sym 67198 $abc$35911$n2907_1
.sym 67199 $abc$35911$n2971
.sym 67200 $abc$35911$n2972
.sym 67201 $abc$35911$n2905_1
.sym 67204 $abc$35911$n2953
.sym 67205 basesoc_picorv327[0]
.sym 67206 $abc$35911$n3444_1
.sym 67207 basesoc_picorv327[1]
.sym 67210 $abc$35911$n2967
.sym 67211 $abc$35911$n2968_1
.sym 67212 $abc$35911$n2907_1
.sym 67213 $abc$35911$n2905_1
.sym 67216 $abc$35911$n2904
.sym 67218 $abc$35911$n2945_1
.sym 67219 picorv32.mem_rdata_q[25]
.sym 67221 clk12_$glb_clk
.sym 67222 $abc$35911$n231
.sym 67223 picorv32.cpuregs_rs1[0]
.sym 67224 $abc$35911$n3838
.sym 67225 picorv32.cpuregs_rs1[7]
.sym 67226 picorv32.cpuregs_rs1[15]
.sym 67227 picorv32.mem_rdata_latched[26]
.sym 67228 picorv32.cpuregs_rs1[4]
.sym 67229 picorv32.mem_rdata_q[5]
.sym 67230 $abc$35911$n2960
.sym 67235 picorv32.cpuregs_wrdata[23]
.sym 67236 $abc$35911$n2967
.sym 67237 $abc$35911$n2895_1
.sym 67238 picorv32.cpuregs_rs1[5]
.sym 67239 $abc$35911$n2926
.sym 67240 picorv32.cpuregs_wrdata[9]
.sym 67241 picorv32.mem_rdata_q[13]
.sym 67242 $abc$35911$n2962_1
.sym 67243 $abc$35911$n2904
.sym 67244 picorv32.mem_rdata_q[7]
.sym 67245 $abc$35911$n2970_1
.sym 67246 picorv32.cpuregs_wrdata[29]
.sym 67248 $abc$35911$n2949_1
.sym 67249 picorv32.mem_rdata_latched[6]
.sym 67250 picorv32.cpuregs_rs1[19]
.sym 67251 $abc$35911$n3885
.sym 67254 $abc$35911$n4149
.sym 67255 $abc$35911$n4170
.sym 67256 $abc$35911$n2966
.sym 67257 picorv32.cpuregs_rs1[13]
.sym 67265 $abc$35911$n5605
.sym 67266 picorv32.mem_rdata_latched[30]
.sym 67267 picorv32.mem_rdata_latched[31]
.sym 67270 picorv32.mem_rdata_q[27]
.sym 67271 $abc$35911$n5604
.sym 67274 picorv32.mem_rdata_latched[29]
.sym 67275 $abc$35911$n2904
.sym 67276 picorv32.mem_rdata_q[29]
.sym 67278 $abc$35911$n2966
.sym 67279 picorv32.mem_rdata_latched[25]
.sym 67280 $abc$35911$n3835
.sym 67281 picorv32.mem_rdata_q[28]
.sym 67282 $abc$35911$n3879
.sym 67287 picorv32.mem_rdata_latched[27]
.sym 67289 $abc$35911$n3825
.sym 67290 $abc$35911$n3542
.sym 67294 $abc$35911$n2962_1
.sym 67295 $abc$35911$n2953
.sym 67297 picorv32.mem_rdata_latched[30]
.sym 67298 picorv32.mem_rdata_latched[31]
.sym 67299 picorv32.mem_rdata_latched[25]
.sym 67300 picorv32.mem_rdata_latched[29]
.sym 67303 $abc$35911$n3542
.sym 67304 $abc$35911$n3825
.sym 67305 $abc$35911$n5605
.sym 67306 $abc$35911$n3879
.sym 67309 $abc$35911$n2953
.sym 67310 picorv32.mem_rdata_q[29]
.sym 67311 $abc$35911$n2904
.sym 67315 picorv32.mem_rdata_q[28]
.sym 67317 $abc$35911$n2966
.sym 67318 $abc$35911$n2904
.sym 67324 picorv32.mem_rdata_latched[29]
.sym 67327 $abc$35911$n3542
.sym 67328 $abc$35911$n3835
.sym 67329 $abc$35911$n5604
.sym 67330 $abc$35911$n3825
.sym 67334 picorv32.mem_rdata_latched[27]
.sym 67339 $abc$35911$n2962_1
.sym 67340 $abc$35911$n2904
.sym 67342 picorv32.mem_rdata_q[27]
.sym 67344 clk12_$glb_clk
.sym 67346 $abc$35911$n3828
.sym 67347 $abc$35911$n2985_1
.sym 67348 $abc$35911$n4183
.sym 67349 picorv32.mem_rdata_q[26]
.sym 67350 picorv32.mem_rdata_q[6]
.sym 67351 $abc$35911$n4116
.sym 67352 $abc$35911$n3824
.sym 67353 $abc$35911$n2983_1
.sym 67358 picorv32.cpuregs_rs1[9]
.sym 67359 $abc$35911$n5605
.sym 67360 picorv32.latched_rd[5]
.sym 67361 picorv32.cpuregs_wrdata[20]
.sym 67362 $abc$35911$n2984
.sym 67364 picorv32.cpuregs_wrdata[20]
.sym 67365 picorv32.instr_jal
.sym 67366 picorv32.mem_rdata_latched[31]
.sym 67367 $abc$35911$n3528_1
.sym 67368 picorv32.cpuregs_wrdata[2]
.sym 67369 picorv32.cpuregs_rs1[7]
.sym 67371 $abc$35911$n4254_1
.sym 67372 picorv32.cpuregs_rs1[15]
.sym 67373 picorv32.mem_rdata_latched[28]
.sym 67375 picorv32.reg_out[13]
.sym 67376 basesoc_picorv327[1]
.sym 67377 picorv32.reg_out[8]
.sym 67378 picorv32.cpuregs_rs1[21]
.sym 67380 $abc$35911$n3735
.sym 67381 picorv32.reg_out[21]
.sym 67388 basesoc_picorv327[0]
.sym 67389 picorv32.mem_rdata_latched[29]
.sym 67390 picorv32.mem_rdata_latched[28]
.sym 67391 $abc$35911$n4435_1
.sym 67398 $abc$35911$n2978_1
.sym 67402 picorv32.mem_rdata_latched[27]
.sym 67405 $abc$35911$n4433_1
.sym 67408 $abc$35911$n2949_1
.sym 67409 basesoc_picorv327[1]
.sym 67410 $abc$35911$n2984
.sym 67412 $abc$35911$n2985_1
.sym 67414 picorv32.mem_rdata_latched[31]
.sym 67422 picorv32.mem_rdata_latched[27]
.sym 67427 picorv32.mem_rdata_latched[31]
.sym 67434 picorv32.mem_rdata_latched[31]
.sym 67439 picorv32.mem_rdata_latched[29]
.sym 67444 $abc$35911$n4435_1
.sym 67446 $abc$35911$n4433_1
.sym 67450 picorv32.mem_rdata_latched[28]
.sym 67451 $abc$35911$n2985_1
.sym 67452 $abc$35911$n2984
.sym 67453 picorv32.mem_rdata_latched[27]
.sym 67456 basesoc_picorv327[1]
.sym 67457 basesoc_picorv327[0]
.sym 67458 $abc$35911$n2978_1
.sym 67459 $abc$35911$n2949_1
.sym 67465 picorv32.mem_rdata_latched[31]
.sym 67466 $abc$35911$n3047_$glb_ce
.sym 67467 clk12_$glb_clk
.sym 67469 picorv32.cpuregs_rs1[17]
.sym 67470 picorv32.cpuregs_rs1[19]
.sym 67471 picorv32.cpuregs_rs1[21]
.sym 67472 $abc$35911$n3873
.sym 67473 picorv32.cpuregs_rs1[31]
.sym 67474 $abc$35911$n4182
.sym 67475 picorv32.cpuregs_rs1[20]
.sym 67476 picorv32.cpuregs_rs1[29]
.sym 67481 picorv32.cpuregs_rs1[23]
.sym 67483 $abc$35911$n3542
.sym 67484 picorv32.is_alu_reg_imm
.sym 67486 picorv32.mem_do_rinst
.sym 67487 $abc$35911$n4435_1
.sym 67488 picorv32.is_sb_sh_sw
.sym 67489 $abc$35911$n3735
.sym 67490 picorv32.cpuregs_wrdata[24]
.sym 67491 picorv32.cpuregs_wrdata[27]
.sym 67492 picorv32.mem_wordsize[0]
.sym 67493 picorv32.reg_out[9]
.sym 67495 picorv32.mem_rdata_q[26]
.sym 67501 $abc$35911$n4240
.sym 67502 picorv32.cpuregs_rs1[17]
.sym 67503 $abc$35911$n4178_1
.sym 67504 picorv32.decoded_imm_uj[28]
.sym 67511 $abc$35911$n4174
.sym 67512 $abc$35911$n2953
.sym 67513 $abc$35911$n4175_1
.sym 67514 $abc$35911$n4208
.sym 67515 picorv32.mem_wordsize[1]
.sym 67516 $abc$35911$n5440_1
.sym 67518 $abc$35911$n2949_1
.sym 67519 $abc$35911$n4163_1
.sym 67521 $abc$35911$n4209
.sym 67523 picorv32.mem_wordsize[1]
.sym 67524 picorv32.cpuregs_wrdata[28]
.sym 67526 $abc$35911$n3527_1
.sym 67527 $abc$35911$n4170
.sym 67529 picorv32.cpuregs_wrdata[20]
.sym 67530 $abc$35911$n4170
.sym 67531 $abc$35911$n6992
.sym 67533 $abc$35911$n3809
.sym 67534 $abc$35911$n4112_1
.sym 67537 $abc$35911$n2978_1
.sym 67538 $abc$35911$n3444_1
.sym 67540 picorv32.cpu_state[3]
.sym 67541 $abc$35911$n4207
.sym 67543 $abc$35911$n4209
.sym 67544 $abc$35911$n4174
.sym 67545 $abc$35911$n4207
.sym 67546 $abc$35911$n4112_1
.sym 67549 picorv32.cpu_state[3]
.sym 67551 $abc$35911$n6992
.sym 67552 $abc$35911$n4163_1
.sym 67556 picorv32.cpuregs_wrdata[28]
.sym 67561 picorv32.cpuregs_wrdata[20]
.sym 67567 picorv32.mem_wordsize[1]
.sym 67568 $abc$35911$n4170
.sym 67569 $abc$35911$n2953
.sym 67570 $abc$35911$n3444_1
.sym 67573 $abc$35911$n3809
.sym 67574 $abc$35911$n5440_1
.sym 67576 $abc$35911$n3527_1
.sym 67579 $abc$35911$n4170
.sym 67580 picorv32.mem_wordsize[1]
.sym 67581 $abc$35911$n2978_1
.sym 67582 $abc$35911$n2949_1
.sym 67587 $abc$35911$n4175_1
.sym 67588 $abc$35911$n4208
.sym 67590 clk12_$glb_clk
.sym 67592 $abc$35911$n4244
.sym 67593 $abc$35911$n4168
.sym 67594 picorv32.reg_out[19]
.sym 67595 picorv32.reg_out[8]
.sym 67596 $abc$35911$n4256_1
.sym 67597 picorv32.reg_out[21]
.sym 67598 picorv32.reg_out[9]
.sym 67599 $abc$35911$n4269_1
.sym 67602 picorv32.latched_is_lh
.sym 67604 picorv32.cpuregs_rs1[30]
.sym 67605 $abc$35911$n5608
.sym 67606 picorv32.cpuregs_rs1[24]
.sym 67607 picorv32.cpuregs_wrdata[24]
.sym 67608 picorv32.cpuregs_rs1[25]
.sym 67609 picorv32.cpuregs_rs1[8]
.sym 67610 $abc$35911$n3885
.sym 67612 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 67614 picorv32.cpuregs_rs1[18]
.sym 67615 $abc$35911$n3825
.sym 67617 $abc$35911$n7013
.sym 67623 $abc$35911$n2978_1
.sym 67625 $abc$35911$n4234
.sym 67627 $abc$35911$n5680
.sym 67633 $abc$35911$n3529
.sym 67636 $abc$35911$n4175_1
.sym 67638 $abc$35911$n4112_1
.sym 67639 picorv32.mem_wordsize[1]
.sym 67640 $abc$35911$n3416
.sym 67646 $abc$35911$n5441
.sym 67647 $abc$35911$n4220
.sym 67650 $abc$35911$n4168
.sym 67653 $abc$35911$n4169_1
.sym 67655 $abc$35911$n4170
.sym 67656 $abc$35911$n4214
.sym 67660 picorv32.latched_is_lu
.sym 67661 $abc$35911$n3809
.sym 67663 picorv32.latched_is_lh
.sym 67667 $abc$35911$n4175_1
.sym 67669 $abc$35911$n4214
.sym 67672 $abc$35911$n4168
.sym 67673 $abc$35911$n5441
.sym 67674 $abc$35911$n4175_1
.sym 67675 $abc$35911$n4169_1
.sym 67678 $abc$35911$n5441
.sym 67679 $abc$35911$n4168
.sym 67680 $abc$35911$n4169_1
.sym 67681 $abc$35911$n4112_1
.sym 67685 picorv32.latched_is_lu
.sym 67686 picorv32.latched_is_lh
.sym 67690 picorv32.mem_wordsize[1]
.sym 67691 $abc$35911$n3809
.sym 67692 $abc$35911$n4170
.sym 67696 $abc$35911$n3416
.sym 67697 $abc$35911$n3529
.sym 67699 picorv32.latched_is_lu
.sym 67703 picorv32.latched_is_lh
.sym 67705 $abc$35911$n4220
.sym 67708 $abc$35911$n4175_1
.sym 67710 $abc$35911$n4220
.sym 67715 picorv32.reg_out[16]
.sym 67716 picorv32.reg_out[17]
.sym 67717 picorv32.reg_out[18]
.sym 67718 $abc$35911$n4268_1
.sym 67719 $abc$35911$n4238
.sym 67720 $abc$35911$n4232
.sym 67721 $abc$35911$n4225
.sym 67722 $abc$35911$n4251_1
.sym 67732 picorv32.cpuregs_wrdata[23]
.sym 67733 picorv32.cpuregs_wrdata[21]
.sym 67734 $abc$35911$n3529
.sym 67735 $abc$35911$n4175_1
.sym 67736 $abc$35911$n4258_1
.sym 67737 $abc$35911$n3529
.sym 67741 $abc$35911$n4170
.sym 67744 $abc$35911$n2966
.sym 67745 picorv32.cpuregs_rs1[16]
.sym 67746 basesoc_picorv327[17]
.sym 67757 $abc$35911$n4174
.sym 67758 $abc$35911$n4112_1
.sym 67759 $abc$35911$n4299_1
.sym 67760 picorv32.cpu_state[3]
.sym 67761 picorv32.cpuregs_rs1[23]
.sym 67762 $abc$35911$n4226
.sym 67765 $abc$35911$n4247
.sym 67767 $abc$35911$n3529
.sym 67768 $abc$35911$n2966
.sym 67769 $abc$35911$n4270_1
.sym 67770 $abc$35911$n4248
.sym 67773 $abc$35911$n2970_1
.sym 67775 $abc$35911$n4268_1
.sym 67776 $abc$35911$n4129
.sym 67777 $abc$35911$n4287_1
.sym 67779 $abc$35911$n4251_1
.sym 67781 picorv32.latched_is_lu
.sym 67783 $abc$35911$n3409
.sym 67785 $abc$35911$n7004
.sym 67786 picorv32.irq_mask[19]
.sym 67789 $abc$35911$n4129
.sym 67790 $abc$35911$n4268_1
.sym 67791 $abc$35911$n4270_1
.sym 67792 picorv32.cpuregs_rs1[23]
.sym 67796 $abc$35911$n7004
.sym 67797 $abc$35911$n4248
.sym 67798 picorv32.cpu_state[3]
.sym 67801 $abc$35911$n4112_1
.sym 67802 $abc$35911$n4174
.sym 67803 $abc$35911$n4226
.sym 67804 $abc$35911$n4251_1
.sym 67807 $abc$35911$n2966
.sym 67808 $abc$35911$n3529
.sym 67810 picorv32.latched_is_lu
.sym 67813 $abc$35911$n3409
.sym 67814 picorv32.irq_mask[19]
.sym 67815 $abc$35911$n4247
.sym 67819 $abc$35911$n2970_1
.sym 67820 picorv32.latched_is_lu
.sym 67822 $abc$35911$n3529
.sym 67825 $abc$35911$n4112_1
.sym 67826 $abc$35911$n4174
.sym 67827 $abc$35911$n4226
.sym 67828 $abc$35911$n4299_1
.sym 67831 $abc$35911$n4287_1
.sym 67832 $abc$35911$n4112_1
.sym 67833 $abc$35911$n4174
.sym 67834 $abc$35911$n4226
.sym 67836 clk12_$glb_clk
.sym 67852 $abc$35911$n4112_1
.sym 67853 $abc$35911$n3529
.sym 67857 picorv32.mem_wordsize[1]
.sym 67858 $abc$35911$n3529
.sym 67859 picorv32.reg_out[17]
.sym 67868 picorv32.cpu_state[3]
.sym 67870 $abc$35911$n4129
.sym 67886 picorv32.cpu_state[3]
.sym 67900 $abc$35911$n7002
.sym 67906 basesoc_picorv327[17]
.sym 67910 picorv32.cpu_state[4]
.sym 67948 basesoc_picorv327[17]
.sym 67949 $abc$35911$n7002
.sym 67950 picorv32.cpu_state[4]
.sym 67951 picorv32.cpu_state[3]
.sym 67976 picorv32.cpuregs_rs1[9]
.sym 68062 basesoc_ctrl_storage[17]
.sym 68065 basesoc_ctrl_storage[23]
.sym 68107 array_muxed1[3]
.sym 68160 array_muxed1[3]
.sym 68183 clk12_$glb_clk
.sym 68184 sys_rst_$glb_sr
.sym 68190 basesoc_timer0_reload_storage[2]
.sym 68193 basesoc_timer0_reload_storage[3]
.sym 68198 $abc$35911$n2941
.sym 68199 $abc$35911$n2941
.sym 68200 $abc$35911$n2968_1
.sym 68210 $abc$35911$n2723
.sym 68211 basesoc_dat_w[3]
.sym 68212 basesoc_dat_w[1]
.sym 68230 array_muxed1[6]
.sym 68231 basesoc_dat_w[3]
.sym 68243 basesoc_picorv323[5]
.sym 68245 basesoc_dat_w[4]
.sym 68248 csrbankarray_csrbank0_leds_out0_w[4]
.sym 68249 basesoc_dat_w[3]
.sym 68251 serial_tx
.sym 68255 sys_rst
.sym 68259 $PACKER_VCC_NET
.sym 68260 basesoc_dat_w[3]
.sym 68275 basesoc_picorv323[5]
.sym 68277 $abc$35911$n3028
.sym 68297 basesoc_picorv323[6]
.sym 68306 basesoc_picorv323[5]
.sym 68337 basesoc_picorv323[6]
.sym 68345 $abc$35911$n3028
.sym 68346 clk12_$glb_clk
.sym 68348 basesoc_timer0_reload_storage[8]
.sym 68350 basesoc_timer0_reload_storage[12]
.sym 68352 basesoc_timer0_reload_storage[11]
.sym 68353 basesoc_timer0_reload_storage[9]
.sym 68354 basesoc_timer0_reload_storage[10]
.sym 68363 $abc$35911$n3028
.sym 68364 array_muxed1[5]
.sym 68367 basesoc_timer0_reload_storage[20]
.sym 68369 basesoc_timer0_reload_storage[2]
.sym 68373 basesoc_dat_w[2]
.sym 68375 basesoc_timer0_reload_storage[9]
.sym 68376 basesoc_dat_w[3]
.sym 68377 $abc$35911$n2920
.sym 68381 $abc$35911$n4802
.sym 68382 basesoc_timer0_en_storage
.sym 68389 basesoc_timer0_en_storage
.sym 68394 basesoc_timer0_eventmanager_status_w
.sym 68397 basesoc_timer0_load_storage[2]
.sym 68402 basesoc_timer0_reload_storage[8]
.sym 68403 $abc$35911$n5037
.sym 68405 $abc$35911$n5017
.sym 68407 basesoc_timer0_reload_storage[12]
.sym 68408 basesoc_timer0_en_storage
.sym 68410 $abc$35911$n5953
.sym 68411 $abc$35911$n3286
.sym 68413 basesoc_timer0_load_storage[12]
.sym 68414 $abc$35911$n5029
.sym 68415 $abc$35911$n3278
.sym 68416 basesoc_timer0_load_storage[8]
.sym 68418 $abc$35911$n5965
.sym 68422 $abc$35911$n5029
.sym 68423 basesoc_timer0_en_storage
.sym 68424 basesoc_timer0_load_storage[8]
.sym 68428 basesoc_timer0_eventmanager_status_w
.sym 68429 basesoc_timer0_reload_storage[8]
.sym 68430 $abc$35911$n5953
.sym 68435 basesoc_timer0_load_storage[2]
.sym 68436 $abc$35911$n5017
.sym 68437 basesoc_timer0_en_storage
.sym 68440 $abc$35911$n3278
.sym 68441 basesoc_timer0_reload_storage[12]
.sym 68442 basesoc_timer0_load_storage[12]
.sym 68443 $abc$35911$n3286
.sym 68452 basesoc_timer0_load_storage[12]
.sym 68453 basesoc_timer0_en_storage
.sym 68454 $abc$35911$n5037
.sym 68458 basesoc_timer0_reload_storage[12]
.sym 68459 basesoc_timer0_eventmanager_status_w
.sym 68460 $abc$35911$n5965
.sym 68469 clk12_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68471 basesoc_timer0_load_storage[12]
.sym 68473 basesoc_timer0_load_storage[11]
.sym 68474 basesoc_timer0_load_storage[8]
.sym 68475 basesoc_timer0_load_storage[14]
.sym 68477 basesoc_timer0_load_storage[15]
.sym 68481 $abc$35911$n2932_1
.sym 68483 $abc$35911$n2909
.sym 68484 basesoc_timer0_load_storage[10]
.sym 68485 spram_wren0
.sym 68487 basesoc_timer0_reload_storage[6]
.sym 68489 array_muxed0[4]
.sym 68490 basesoc_timer0_reload_storage[8]
.sym 68491 basesoc_dat_w[1]
.sym 68493 array_muxed1[11]
.sym 68494 basesoc_timer0_reload_storage[18]
.sym 68495 basesoc_timer0_load_storage[3]
.sym 68496 user_btn2
.sym 68497 basesoc_dat_w[5]
.sym 68498 $abc$35911$n3362_1
.sym 68499 $abc$35911$n2995
.sym 68501 basesoc_timer0_reload_storage[9]
.sym 68502 basesoc_timer0_value_status[7]
.sym 68503 basesoc_dat_w[1]
.sym 68504 $abc$35911$n2975
.sym 68506 $abc$35911$n3853_1
.sym 68512 basesoc_timer0_reload_storage[8]
.sym 68514 basesoc_ctrl_reset_reset_r
.sym 68515 basesoc_dat_w[5]
.sym 68516 $abc$35911$n3286
.sym 68517 basesoc_dat_w[3]
.sym 68519 basesoc_timer0_load_storage[0]
.sym 68524 $abc$35911$n3274
.sym 68530 sys_rst
.sym 68533 basesoc_dat_w[2]
.sym 68538 $abc$35911$n3276
.sym 68539 $abc$35911$n2897
.sym 68543 basesoc_dat_w[6]
.sym 68548 basesoc_dat_w[2]
.sym 68554 basesoc_dat_w[6]
.sym 68557 $abc$35911$n3286
.sym 68558 basesoc_timer0_load_storage[0]
.sym 68559 basesoc_timer0_reload_storage[8]
.sym 68560 $abc$35911$n3276
.sym 68563 $abc$35911$n3274
.sym 68564 sys_rst
.sym 68565 $abc$35911$n3276
.sym 68572 basesoc_dat_w[3]
.sym 68582 basesoc_dat_w[5]
.sym 68588 basesoc_ctrl_reset_reset_r
.sym 68591 $abc$35911$n2897
.sym 68592 clk12_$glb_clk
.sym 68593 sys_rst_$glb_sr
.sym 68596 $abc$35911$n6668
.sym 68598 basesoc_timer0_load_storage[18]
.sym 68599 basesoc_timer0_load_storage[19]
.sym 68604 $abc$35911$n3863_1
.sym 68610 basesoc_ctrl_reset_reset_r
.sym 68614 array_muxed0[6]
.sym 68615 basesoc_dat_w[4]
.sym 68617 basesoc_timer0_load_storage[11]
.sym 68618 basesoc_dat_w[3]
.sym 68621 basesoc_dat_w[7]
.sym 68629 basesoc_dat_w[6]
.sym 68637 basesoc_timer0_value[26]
.sym 68638 $abc$35911$n4801_1
.sym 68639 basesoc_timer0_value_status[18]
.sym 68642 basesoc_timer0_value_status[10]
.sym 68643 basesoc_timer0_load_storage[2]
.sym 68645 $abc$35911$n3274
.sym 68646 basesoc_timer0_value[10]
.sym 68648 $abc$35911$n3278
.sym 68650 basesoc_timer0_value[18]
.sym 68651 basesoc_timer0_value_status[26]
.sym 68653 $abc$35911$n2915
.sym 68654 $abc$35911$n4805
.sym 68656 $abc$35911$n4825_1
.sym 68657 $abc$35911$n4796
.sym 68659 basesoc_timer0_value[7]
.sym 68662 sys_rst
.sym 68663 basesoc_timer0_load_storage[18]
.sym 68664 $abc$35911$n3280
.sym 68666 $abc$35911$n3276
.sym 68668 basesoc_timer0_value[26]
.sym 68674 basesoc_timer0_value[7]
.sym 68681 $abc$35911$n4805
.sym 68682 basesoc_timer0_value_status[18]
.sym 68683 $abc$35911$n4825_1
.sym 68686 $abc$35911$n3274
.sym 68687 $abc$35911$n3278
.sym 68689 sys_rst
.sym 68694 basesoc_timer0_value[18]
.sym 68698 basesoc_timer0_load_storage[18]
.sym 68699 $abc$35911$n3276
.sym 68700 basesoc_timer0_load_storage[2]
.sym 68701 $abc$35911$n3280
.sym 68704 basesoc_timer0_value_status[26]
.sym 68705 basesoc_timer0_value_status[10]
.sym 68706 $abc$35911$n4796
.sym 68707 $abc$35911$n4801_1
.sym 68713 basesoc_timer0_value[10]
.sym 68714 $abc$35911$n2915
.sym 68715 clk12_$glb_clk
.sym 68716 sys_rst_$glb_sr
.sym 68728 basesoc_picorv327[7]
.sym 68729 basesoc_dat_w[4]
.sym 68731 $abc$35911$n3274
.sym 68734 $abc$35911$n4801_1
.sym 68735 array_muxed0[11]
.sym 68736 $abc$35911$n3278
.sym 68737 basesoc_uart_tx_fifo_wrport_we
.sym 68738 $abc$35911$n3230
.sym 68739 $abc$35911$n3028
.sym 68740 basesoc_dat_w[1]
.sym 68741 basesoc_picorv323[5]
.sym 68743 basesoc_dat_w[4]
.sym 68744 csrbankarray_csrbank0_leds_out0_w[4]
.sym 68746 basesoc_dat_w[1]
.sym 68747 basesoc_timer0_load_storage[19]
.sym 68748 sys_rst
.sym 68749 user_btn2
.sym 68764 sys_rst
.sym 68766 $abc$35911$n3280
.sym 68769 $abc$35911$n2899
.sym 68775 basesoc_dat_w[1]
.sym 68784 $abc$35911$n3274
.sym 68809 $abc$35911$n3274
.sym 68811 $abc$35911$n3280
.sym 68812 sys_rst
.sym 68823 basesoc_dat_w[1]
.sym 68837 $abc$35911$n2899
.sym 68838 clk12_$glb_clk
.sym 68839 sys_rst_$glb_sr
.sym 68851 picorv32.alu_out_q[18]
.sym 68854 basesoc_timer0_load_storage[9]
.sym 68858 $abc$35911$n3028
.sym 68860 $abc$35911$n2901
.sym 68866 $abc$35911$n3355
.sym 68867 basesoc_uart_phy_storage[4]
.sym 68869 $abc$35911$n2920
.sym 68870 slave_sel[2]
.sym 68871 basesoc_timer0_load_storage[9]
.sym 68872 $PACKER_VCC_NET
.sym 68884 $abc$35911$n3358
.sym 68905 $abc$35911$n3356
.sym 68912 $abc$35911$n2845
.sym 68944 $abc$35911$n3356
.sym 68946 $abc$35911$n3358
.sym 68947 $abc$35911$n2845
.sym 68963 $abc$35911$n2983
.sym 68965 $abc$35911$n162
.sym 68966 $abc$35911$n164
.sym 68967 $abc$35911$n170
.sym 68970 $abc$35911$n168
.sym 68973 picorv32.reg_out[8]
.sym 68974 basesoc_picorv327[29]
.sym 68976 $abc$35911$n116
.sym 68977 eventmanager_status_w[1]
.sym 68978 basesoc_timer0_load_storage[10]
.sym 68979 array_muxed0[3]
.sym 68980 array_muxed0[9]
.sym 68981 array_muxed0[2]
.sym 68982 basesoc_dat_w[2]
.sym 68985 basesoc_timer0_load_storage[17]
.sym 68986 user_btn1
.sym 68990 $abc$35911$n3853_1
.sym 68991 $abc$35911$n3362_1
.sym 68992 $abc$35911$n2975
.sym 68994 $abc$35911$n3355
.sym 68995 $abc$35911$n3427_1
.sym 68996 $abc$35911$n2995
.sym 68998 array_muxed0[26]
.sym 69004 basesoc_dat_w[3]
.sym 69006 spiflash_i
.sym 69007 slave_sel[2]
.sym 69009 basesoc_dat_w[4]
.sym 69011 slave_sel[1]
.sym 69015 $abc$35911$n2749
.sym 69034 $abc$35911$n2845
.sym 69050 slave_sel[2]
.sym 69052 $abc$35911$n2845
.sym 69056 spiflash_i
.sym 69057 slave_sel[1]
.sym 69063 basesoc_dat_w[3]
.sym 69081 basesoc_dat_w[4]
.sym 69083 $abc$35911$n2749
.sym 69084 clk12_$glb_clk
.sym 69085 sys_rst_$glb_sr
.sym 69086 $abc$35911$n3811_1
.sym 69087 slave_sel_r[0]
.sym 69088 $abc$35911$n2925
.sym 69089 $abc$35911$n2923
.sym 69090 $abc$35911$n2928
.sym 69091 slave_sel_r[1]
.sym 69092 $abc$35911$n2921_1
.sym 69093 $abc$35911$n2936
.sym 69096 $abc$35911$n3871
.sym 69097 picorv32.alu_out_q[29]
.sym 69098 array_muxed0[13]
.sym 69099 spiflash_bus_dat_r[25]
.sym 69100 spiflash_i
.sym 69101 $abc$35911$n164
.sym 69102 basesoc_ctrl_reset_reset_r
.sym 69103 $abc$35911$n2749
.sym 69105 user_btn1
.sym 69106 $abc$35911$n3043
.sym 69107 $abc$35911$n2905
.sym 69108 csrbankarray_csrbank3_bitbang0_w[1]
.sym 69111 $abc$35911$n2990_1
.sym 69112 array_muxed0[1]
.sym 69113 slave_sel_r[1]
.sym 69117 basesoc_picorv327[8]
.sym 69121 $abc$35911$n3527_1
.sym 69131 basesoc_counter[0]
.sym 69132 slave_sel[0]
.sym 69134 $abc$35911$n2743
.sym 69137 basesoc_counter[1]
.sym 69142 $abc$35911$n2845
.sym 69143 spiflash_bus_dat_r[0]
.sym 69144 slave_sel_r[0]
.sym 69145 spiflash_bus_dat_r[6]
.sym 69146 basesoc_bus_wishbone_dat_r[6]
.sym 69147 basesoc_bus_wishbone_dat_r[2]
.sym 69148 array_muxed0[27]
.sym 69149 array_muxed0[28]
.sym 69151 basesoc_bus_wishbone_dat_r[0]
.sym 69154 $abc$35911$n2743
.sym 69156 slave_sel_r[1]
.sym 69157 spiflash_bus_dat_r[2]
.sym 69158 array_muxed0[26]
.sym 69160 slave_sel_r[1]
.sym 69161 basesoc_bus_wishbone_dat_r[6]
.sym 69162 spiflash_bus_dat_r[6]
.sym 69163 slave_sel_r[0]
.sym 69166 $abc$35911$n2743
.sym 69167 $abc$35911$n2845
.sym 69168 slave_sel[0]
.sym 69169 basesoc_counter[0]
.sym 69173 basesoc_counter[1]
.sym 69174 basesoc_counter[0]
.sym 69179 array_muxed0[26]
.sym 69180 array_muxed0[27]
.sym 69181 array_muxed0[28]
.sym 69184 basesoc_bus_wishbone_dat_r[2]
.sym 69185 slave_sel_r[0]
.sym 69186 slave_sel_r[1]
.sym 69187 spiflash_bus_dat_r[2]
.sym 69191 array_muxed0[28]
.sym 69192 array_muxed0[27]
.sym 69193 array_muxed0[26]
.sym 69196 spiflash_bus_dat_r[0]
.sym 69197 slave_sel_r[0]
.sym 69198 slave_sel_r[1]
.sym 69199 basesoc_bus_wishbone_dat_r[0]
.sym 69202 array_muxed0[27]
.sym 69203 array_muxed0[28]
.sym 69205 array_muxed0[26]
.sym 69206 $abc$35911$n2743
.sym 69207 clk12_$glb_clk
.sym 69208 sys_rst_$glb_sr
.sym 69209 spiflash_bus_dat_r[0]
.sym 69210 $abc$35911$n2919_1
.sym 69211 spiflash_bus_dat_r[6]
.sym 69212 spiflash_bus_dat_r[3]
.sym 69213 spiflash_bus_dat_r[4]
.sym 69214 spiflash_bus_dat_r[7]
.sym 69215 spiflash_bus_dat_r[2]
.sym 69216 spiflash_bus_dat_r[5]
.sym 69219 $abc$35911$n2940_1
.sym 69220 $abc$35911$n3620_1
.sym 69222 $PACKER_VCC_NET
.sym 69223 basesoc_counter[1]
.sym 69225 $abc$35911$n2747
.sym 69228 array_muxed0[5]
.sym 69229 $abc$35911$n2924
.sym 69230 $abc$35911$n2929_1
.sym 69231 array_muxed0[12]
.sym 69234 array_muxed0[27]
.sym 69236 csrbankarray_csrbank0_leds_out0_w[4]
.sym 69237 $abc$35911$n2928
.sym 69240 sys_rst
.sym 69243 $abc$35911$n2936
.sym 69244 $abc$35911$n2919_1
.sym 69251 slave_sel_r[0]
.sym 69252 $abc$35911$n2950
.sym 69253 $abc$35911$n5865
.sym 69255 slave_sel_r[1]
.sym 69256 $abc$35911$n2933_1
.sym 69258 $abc$35911$n2917
.sym 69259 slave_sel_r[0]
.sym 69260 $abc$35911$n2916
.sym 69261 basesoc_bus_wishbone_dat_r[3]
.sym 69262 user_btn1
.sym 69263 slave_sel_r[1]
.sym 69264 basesoc_bus_wishbone_dat_r[1]
.sym 69265 $abc$35911$n5869
.sym 69269 spiflash_bus_dat_r[3]
.sym 69272 $abc$35911$n2934
.sym 69273 spiflash_bus_dat_r[25]
.sym 69277 spiflash_bus_dat_r[1]
.sym 69280 $abc$35911$n2941
.sym 69281 $abc$35911$n2942_1
.sym 69285 $abc$35911$n5869
.sym 69286 user_btn1
.sym 69289 $abc$35911$n2916
.sym 69291 $abc$35911$n2917
.sym 69296 $abc$35911$n5865
.sym 69298 user_btn1
.sym 69301 $abc$35911$n2941
.sym 69304 $abc$35911$n2942_1
.sym 69307 slave_sel_r[1]
.sym 69308 spiflash_bus_dat_r[25]
.sym 69314 $abc$35911$n2934
.sym 69316 $abc$35911$n2933_1
.sym 69319 spiflash_bus_dat_r[1]
.sym 69320 slave_sel_r[1]
.sym 69321 slave_sel_r[0]
.sym 69322 basesoc_bus_wishbone_dat_r[1]
.sym 69325 spiflash_bus_dat_r[3]
.sym 69326 basesoc_bus_wishbone_dat_r[3]
.sym 69327 slave_sel_r[0]
.sym 69328 slave_sel_r[1]
.sym 69329 $abc$35911$n2950
.sym 69330 clk12_$glb_clk
.sym 69331 sys_rst_$glb_sr
.sym 69335 spiflash_bus_dat_r[1]
.sym 69337 spiflash_bus_dat_r[20]
.sym 69339 spiflash_bus_dat_r[19]
.sym 69344 basesoc_ctrl_reset_reset_r
.sym 69346 $abc$35911$n2845
.sym 69347 $abc$35911$n5865
.sym 69348 $abc$35911$n2915_1
.sym 69350 waittimer1_count[3]
.sym 69352 $abc$35911$n2751
.sym 69354 eventmanager_status_w[0]
.sym 69355 array_muxed0[21]
.sym 69356 array_muxed0[16]
.sym 69358 $abc$35911$n3355
.sym 69359 $abc$35911$n3837_1
.sym 69360 $abc$35911$n6770
.sym 69361 basesoc_picorv328[25]
.sym 69362 $abc$35911$n2920
.sym 69363 $abc$35911$n2932_1
.sym 69364 $abc$35911$n4452_1
.sym 69366 $abc$35911$n4452_1
.sym 69367 basesoc_uart_phy_storage[4]
.sym 69374 $abc$35911$n3801
.sym 69375 $abc$35911$n3837_1
.sym 69377 basesoc_picorv327[30]
.sym 69380 $abc$35911$n3827_1
.sym 69381 $abc$35911$n3859
.sym 69382 $abc$35911$n3801
.sym 69384 $abc$35911$n3043
.sym 69387 basesoc_picorv327[8]
.sym 69389 basesoc_picorv327[11]
.sym 69390 $abc$35911$n3873_1
.sym 69391 $abc$35911$n3871
.sym 69394 basesoc_picorv327[21]
.sym 69397 basesoc_picorv327[29]
.sym 69398 basesoc_picorv327[19]
.sym 69399 $abc$35911$n3863_1
.sym 69400 basesoc_picorv327[3]
.sym 69403 $abc$35911$n3843_1
.sym 69406 basesoc_picorv327[19]
.sym 69407 $abc$35911$n3859
.sym 69408 $abc$35911$n3801
.sym 69412 $abc$35911$n3827_1
.sym 69414 $abc$35911$n3801
.sym 69415 basesoc_picorv327[3]
.sym 69425 basesoc_picorv327[30]
.sym 69426 $abc$35911$n3873_1
.sym 69427 $abc$35911$n3801
.sym 69430 $abc$35911$n3801
.sym 69431 $abc$35911$n3863_1
.sym 69433 basesoc_picorv327[21]
.sym 69436 $abc$35911$n3801
.sym 69437 basesoc_picorv327[11]
.sym 69438 $abc$35911$n3843_1
.sym 69442 $abc$35911$n3801
.sym 69444 $abc$35911$n3871
.sym 69445 basesoc_picorv327[29]
.sym 69449 $abc$35911$n3837_1
.sym 69450 basesoc_picorv327[8]
.sym 69451 $abc$35911$n3801
.sym 69452 $abc$35911$n3043
.sym 69453 clk12_$glb_clk
.sym 69455 spiflash_bus_dat_r[15]
.sym 69456 spiflash_bus_dat_r[18]
.sym 69457 spiflash_bus_dat_r[22]
.sym 69458 $abc$35911$n2781
.sym 69459 spiflash_bus_dat_r[21]
.sym 69460 $abc$35911$n4681
.sym 69461 spiflash_bus_dat_r[17]
.sym 69462 spiflash_bus_dat_r[23]
.sym 69463 $abc$35911$n3859
.sym 69464 $abc$35911$n3801
.sym 69465 $abc$35911$n3801
.sym 69466 $abc$35911$n3859
.sym 69468 $abc$35911$n4454_1
.sym 69469 array_muxed0[9]
.sym 69470 basesoc_timer0_load_storage[13]
.sym 69471 array_muxed0[1]
.sym 69476 $abc$35911$n3827_1
.sym 69477 basesoc_dat_w[5]
.sym 69479 $abc$35911$n3422
.sym 69480 array_muxed0[15]
.sym 69482 basesoc_picorv327[13]
.sym 69483 $abc$35911$n2884_1
.sym 69484 $abc$35911$n2975
.sym 69486 $abc$35911$n3853_1
.sym 69487 $abc$35911$n3427_1
.sym 69488 $abc$35911$n3168
.sym 69489 $abc$35911$n2995
.sym 69490 array_muxed0[26]
.sym 69498 basesoc_picorv328[19]
.sym 69499 $abc$35911$n4730
.sym 69500 basesoc_picorv327[19]
.sym 69501 $abc$35911$n2884_1
.sym 69502 $abc$35911$n4667
.sym 69506 $abc$35911$n4683
.sym 69508 $abc$35911$n4533_1
.sym 69509 $abc$35911$n4677
.sym 69510 $abc$35911$n4454_1
.sym 69511 $abc$35911$n4647
.sym 69514 basesoc_picorv323[7]
.sym 69515 basesoc_picorv327[7]
.sym 69517 $abc$35911$n4682
.sym 69520 basesoc_picorv323[4]
.sym 69522 $abc$35911$n4684
.sym 69523 $abc$35911$n2884_1
.sym 69524 $abc$35911$n4452_1
.sym 69525 $abc$35911$n4681
.sym 69526 $abc$35911$n4452_1
.sym 69529 $abc$35911$n4647
.sym 69530 $abc$35911$n4730
.sym 69531 $abc$35911$n4667
.sym 69532 basesoc_picorv323[4]
.sym 69535 $abc$35911$n4684
.sym 69537 $abc$35911$n4682
.sym 69538 $abc$35911$n4681
.sym 69541 basesoc_picorv327[19]
.sym 69542 $abc$35911$n2884_1
.sym 69543 basesoc_picorv328[19]
.sym 69544 $abc$35911$n4454_1
.sym 69547 basesoc_picorv327[7]
.sym 69548 basesoc_picorv323[7]
.sym 69549 $abc$35911$n4454_1
.sym 69550 $abc$35911$n2884_1
.sym 69554 basesoc_picorv327[7]
.sym 69555 basesoc_picorv323[7]
.sym 69556 $abc$35911$n4452_1
.sym 69559 $abc$35911$n4452_1
.sym 69560 basesoc_picorv328[19]
.sym 69561 $abc$35911$n4683
.sym 69562 basesoc_picorv327[19]
.sym 69565 $abc$35911$n4677
.sym 69566 basesoc_picorv323[4]
.sym 69567 $abc$35911$n4667
.sym 69568 $abc$35911$n4533_1
.sym 69576 clk12_$glb_clk
.sym 69578 $abc$35911$n5745
.sym 69579 $abc$35911$n4673
.sym 69580 $abc$35911$n4674
.sym 69581 csrbankarray_csrbank0_leds_out0_w[3]
.sym 69582 $abc$35911$n4521
.sym 69583 $abc$35911$n4701_1
.sym 69584 $abc$35911$n4702_1
.sym 69585 csrbankarray_csrbank0_leds_out0_w[4]
.sym 69588 $abc$35911$n3586_1
.sym 69590 basesoc_picorv323[2]
.sym 69591 array_muxed0[7]
.sym 69593 array_muxed0[13]
.sym 69594 picorv32.alu_out_q[19]
.sym 69595 array_muxed0[4]
.sym 69596 $abc$35911$n2915_1
.sym 69597 spiflash_bus_dat_r[14]
.sym 69598 array_muxed0[5]
.sym 69599 array_muxed0[12]
.sym 69600 $abc$35911$n4605
.sym 69601 $abc$35911$n4552_1
.sym 69602 basesoc_uart_phy_tx_busy
.sym 69603 $abc$35911$n3610_1
.sym 69604 $abc$35911$n2990_1
.sym 69605 slave_sel_r[1]
.sym 69606 basesoc_uart_phy_uart_clk_txen
.sym 69607 basesoc_picorv327[17]
.sym 69608 basesoc_picorv327[23]
.sym 69609 $abc$35911$n2985
.sym 69610 $abc$35911$n2837_1
.sym 69611 basesoc_picorv328[23]
.sym 69612 $abc$35911$n2929
.sym 69613 $abc$35911$n3527_1
.sym 69619 $abc$35911$n3857
.sym 69620 $abc$35911$n4679
.sym 69621 $abc$35911$n3043
.sym 69623 basesoc_picorv328[18]
.sym 69628 $abc$35911$n4678
.sym 69629 basesoc_picorv327[5]
.sym 69630 $abc$35911$n3855_1
.sym 69631 basesoc_picorv327[17]
.sym 69633 $abc$35911$n4452_1
.sym 69635 $abc$35911$n3847_1
.sym 69636 $abc$35911$n3869_1
.sym 69637 $abc$35911$n3168
.sym 69639 $abc$35911$n4454_1
.sym 69640 $abc$35911$n3801
.sym 69641 basesoc_picorv327[28]
.sym 69642 basesoc_picorv327[13]
.sym 69643 $abc$35911$n2884_1
.sym 69647 basesoc_picorv327[18]
.sym 69648 $abc$35911$n3831_1
.sym 69653 basesoc_picorv327[18]
.sym 69654 $abc$35911$n3857
.sym 69655 $abc$35911$n3801
.sym 69658 basesoc_picorv327[18]
.sym 69659 basesoc_picorv328[18]
.sym 69660 $abc$35911$n2884_1
.sym 69661 $abc$35911$n4454_1
.sym 69665 basesoc_picorv327[18]
.sym 69666 basesoc_picorv328[18]
.sym 69670 $abc$35911$n3801
.sym 69671 basesoc_picorv327[28]
.sym 69672 $abc$35911$n3869_1
.sym 69676 $abc$35911$n3847_1
.sym 69677 $abc$35911$n3801
.sym 69679 basesoc_picorv327[13]
.sym 69682 $abc$35911$n4452_1
.sym 69683 $abc$35911$n3168
.sym 69684 $abc$35911$n4679
.sym 69685 $abc$35911$n4678
.sym 69689 $abc$35911$n3801
.sym 69690 $abc$35911$n3855_1
.sym 69691 basesoc_picorv327[17]
.sym 69694 $abc$35911$n3801
.sym 69695 $abc$35911$n3831_1
.sym 69696 basesoc_picorv327[5]
.sym 69698 $abc$35911$n3043
.sym 69699 clk12_$glb_clk
.sym 69701 $abc$35911$n4740
.sym 69702 $abc$35911$n4494_1
.sym 69703 $abc$35911$n4739
.sym 69705 picorv32.alu_out_q[15]
.sym 69706 $abc$35911$n4659
.sym 69707 picorv32.alu_out_q[31]
.sym 69708 $abc$35911$n2989_1
.sym 69711 picorv32.decoded_imm[15]
.sym 69712 $abc$35911$n2968_1
.sym 69713 $abc$35911$n4667
.sym 69714 picorv32.alu_out_q[1]
.sym 69715 $abc$35911$n3043
.sym 69716 csrbankarray_csrbank0_leds_out0_w[3]
.sym 69717 $abc$35911$n4647
.sym 69718 basesoc_dat_w[4]
.sym 69719 basesoc_picorv323[1]
.sym 69720 $abc$35911$n5745
.sym 69721 basesoc_picorv323[0]
.sym 69723 basesoc_picorv323[3]
.sym 69724 picorv32.alu_out_q[17]
.sym 69725 $abc$35911$n4454_1
.sym 69726 $abc$35911$n3592_1
.sym 69728 $abc$35911$n4454_1
.sym 69729 $abc$35911$n2928
.sym 69730 array_muxed0[11]
.sym 69731 $abc$35911$n2936
.sym 69732 $abc$35911$n4616_1
.sym 69733 picorv32.alu_out_q[9]
.sym 69735 csrbankarray_csrbank0_leds_out0_w[4]
.sym 69736 $abc$35911$n2919_1
.sym 69742 basesoc_picorv327[8]
.sym 69743 basesoc_picorv327[7]
.sym 69746 $abc$35911$n4454_1
.sym 69747 $abc$35911$n3596_1
.sym 69748 picorv32.decoded_imm[16]
.sym 69750 basesoc_picorv327[5]
.sym 69751 basesoc_picorv328[21]
.sym 69752 picorv32.is_lui_auipc_jal
.sym 69753 $abc$35911$n3614_1
.sym 69754 $abc$35911$n4452_1
.sym 69755 basesoc_picorv327[9]
.sym 69756 $abc$35911$n3155
.sym 69757 $abc$35911$n4692_1
.sym 69759 $abc$35911$n2884_1
.sym 69762 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 69763 $abc$35911$n3610_1
.sym 69764 $abc$35911$n4693_1
.sym 69765 basesoc_picorv327[10]
.sym 69766 picorv32.decoded_imm[18]
.sym 69767 basesoc_picorv327[6]
.sym 69769 $abc$35911$n3130
.sym 69771 picorv32.decoded_imm[9]
.sym 69772 basesoc_picorv327[21]
.sym 69773 basesoc_picorv323[0]
.sym 69775 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 69776 picorv32.is_lui_auipc_jal
.sym 69777 picorv32.decoded_imm[16]
.sym 69778 $abc$35911$n3610_1
.sym 69781 $abc$35911$n4452_1
.sym 69782 $abc$35911$n4692_1
.sym 69783 $abc$35911$n3155
.sym 69784 $abc$35911$n4693_1
.sym 69787 basesoc_picorv323[0]
.sym 69788 basesoc_picorv327[5]
.sym 69789 basesoc_picorv327[6]
.sym 69793 basesoc_picorv327[7]
.sym 69794 basesoc_picorv327[8]
.sym 69796 basesoc_picorv323[0]
.sym 69799 $abc$35911$n3614_1
.sym 69800 picorv32.decoded_imm[18]
.sym 69801 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 69802 picorv32.is_lui_auipc_jal
.sym 69805 $abc$35911$n3596_1
.sym 69806 picorv32.decoded_imm[9]
.sym 69807 picorv32.is_lui_auipc_jal
.sym 69808 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 69811 basesoc_picorv327[9]
.sym 69813 basesoc_picorv323[0]
.sym 69814 basesoc_picorv327[10]
.sym 69817 $abc$35911$n2884_1
.sym 69818 $abc$35911$n4454_1
.sym 69819 basesoc_picorv327[21]
.sym 69820 basesoc_picorv328[21]
.sym 69821 $abc$35911$n3130
.sym 69822 clk12_$glb_clk
.sym 69824 $abc$35911$n4734
.sym 69825 $abc$35911$n4561_1
.sym 69826 picorv32.alu_out_q[9]
.sym 69827 $abc$35911$n4735
.sym 69828 picorv32.alu_out_q[3]
.sym 69829 $abc$35911$n4736
.sym 69830 picorv32.alu_out_q[30]
.sym 69831 picorv32.alu_out_q[21]
.sym 69835 picorv32.reg_out[19]
.sym 69836 basesoc_picorv327[5]
.sym 69837 basesoc_picorv327[6]
.sym 69839 $abc$35911$n3614_1
.sym 69840 picorv32.is_lui_auipc_jal
.sym 69841 $abc$35911$n4662
.sym 69842 $abc$35911$n4496_1
.sym 69844 $abc$35911$n4497
.sym 69846 basesoc_picorv328[31]
.sym 69848 basesoc_picorv328[25]
.sym 69849 picorv32.alu_out_q[3]
.sym 69850 $abc$35911$n4452_1
.sym 69851 $abc$35911$n2932_1
.sym 69852 $abc$35911$n6770
.sym 69853 basesoc_picorv323[3]
.sym 69854 basesoc_picorv328[28]
.sym 69855 picorv32.alu_out_q[21]
.sym 69856 $abc$35911$n4452_1
.sym 69857 basesoc_picorv327[31]
.sym 69858 $abc$35911$n3837_1
.sym 69867 basesoc_uart_phy_tx_busy
.sym 69868 picorv32.reg_out[13]
.sym 69870 basesoc_picorv328[9]
.sym 69871 $abc$35911$n4620
.sym 69876 $abc$35911$n4452_1
.sym 69878 basesoc_picorv328[9]
.sym 69879 $abc$35911$n3683
.sym 69881 $abc$35911$n6265
.sym 69882 $abc$35911$n6128
.sym 69883 basesoc_picorv323[0]
.sym 69885 $abc$35911$n6261
.sym 69886 $abc$35911$n2884_1
.sym 69887 basesoc_picorv327[9]
.sym 69888 $abc$35911$n4454_1
.sym 69889 basesoc_picorv327[11]
.sym 69890 picorv32.reg_next_pc[13]
.sym 69891 $abc$35911$n6267
.sym 69892 basesoc_picorv327[12]
.sym 69895 basesoc_picorv327[9]
.sym 69898 basesoc_picorv327[12]
.sym 69899 basesoc_picorv327[11]
.sym 69900 basesoc_picorv323[0]
.sym 69904 basesoc_picorv328[9]
.sym 69905 $abc$35911$n4620
.sym 69906 basesoc_picorv327[9]
.sym 69907 $abc$35911$n4452_1
.sym 69910 basesoc_uart_phy_tx_busy
.sym 69911 $abc$35911$n6128
.sym 69917 basesoc_uart_phy_tx_busy
.sym 69919 $abc$35911$n6265
.sym 69923 $abc$35911$n3683
.sym 69924 picorv32.reg_next_pc[13]
.sym 69925 picorv32.reg_out[13]
.sym 69929 basesoc_uart_phy_tx_busy
.sym 69931 $abc$35911$n6261
.sym 69934 basesoc_picorv327[9]
.sym 69935 $abc$35911$n2884_1
.sym 69936 basesoc_picorv328[9]
.sym 69937 $abc$35911$n4454_1
.sym 69941 basesoc_uart_phy_tx_busy
.sym 69942 $abc$35911$n6267
.sym 69945 clk12_$glb_clk
.sym 69946 sys_rst_$glb_sr
.sym 69947 $abc$35911$n4648
.sym 69948 $abc$35911$n4512
.sym 69949 $abc$35911$n4711_1
.sym 69950 $abc$35911$n4710_1
.sym 69951 $abc$35911$n4649
.sym 69952 picorv32.alu_out_q[13]
.sym 69953 $abc$35911$n4712_1
.sym 69954 picorv32.alu_out_q[25]
.sym 69957 $abc$35911$n2932_1
.sym 69958 $abc$35911$n3640
.sym 69959 $abc$35911$n4501
.sym 69961 basesoc_picorv327[18]
.sym 69962 picorv32.decoded_imm[16]
.sym 69963 basesoc_uart_phy_tx_busy
.sym 69964 $abc$35911$n4592_1
.sym 69965 basesoc_uart_phy_uart_clk_txen
.sym 69967 $abc$35911$n3683
.sym 69968 basesoc_uart_phy_storage[31]
.sym 69969 basesoc_picorv327[17]
.sym 69971 $abc$35911$n3422
.sym 69972 $abc$35911$n2884_1
.sym 69973 basesoc_picorv328[30]
.sym 69974 basesoc_picorv327[13]
.sym 69975 $abc$35911$n2884_1
.sym 69976 $abc$35911$n2975
.sym 69977 $abc$35911$n2995
.sym 69978 $abc$35911$n3748_1
.sym 69979 $abc$35911$n3427_1
.sym 69980 basesoc_picorv328[30]
.sym 69981 $abc$35911$n3003
.sym 69982 $abc$35911$n3853_1
.sym 69990 $abc$35911$n6287
.sym 69992 $abc$35911$n6281
.sym 69993 basesoc_picorv327[22]
.sym 69996 $abc$35911$n6285
.sym 70003 basesoc_picorv327[21]
.sym 70006 $abc$35911$n6275
.sym 70007 basesoc_picorv323[0]
.sym 70008 $abc$35911$n6277
.sym 70010 $abc$35911$n6279
.sym 70012 $abc$35911$n6273
.sym 70014 basesoc_uart_phy_tx_busy
.sym 70022 basesoc_uart_phy_tx_busy
.sym 70023 $abc$35911$n6275
.sym 70027 basesoc_uart_phy_tx_busy
.sym 70029 $abc$35911$n6285
.sym 70033 $abc$35911$n6277
.sym 70034 basesoc_uart_phy_tx_busy
.sym 70039 basesoc_picorv323[0]
.sym 70041 basesoc_picorv327[22]
.sym 70042 basesoc_picorv327[21]
.sym 70046 basesoc_uart_phy_tx_busy
.sym 70048 $abc$35911$n6273
.sym 70051 basesoc_uart_phy_tx_busy
.sym 70052 $abc$35911$n6279
.sym 70057 $abc$35911$n6287
.sym 70058 basesoc_uart_phy_tx_busy
.sym 70065 basesoc_uart_phy_tx_busy
.sym 70066 $abc$35911$n6281
.sym 70068 clk12_$glb_clk
.sym 70069 sys_rst_$glb_sr
.sym 70071 rst1
.sym 70073 por_rst
.sym 70074 $abc$35911$n4518_1
.sym 70080 $abc$35911$n3863_1
.sym 70081 $abc$35911$n4254_1
.sym 70083 basesoc_picorv327[1]
.sym 70085 picorv32.decoded_imm[13]
.sym 70086 $abc$35911$n4645
.sym 70088 basesoc_picorv327[24]
.sym 70089 $abc$35911$n4618_1
.sym 70090 $abc$35911$n4511_1
.sym 70094 basesoc_picorv327[23]
.sym 70095 picorv32.decoded_imm[11]
.sym 70097 basesoc_picorv328[23]
.sym 70098 slave_sel_r[1]
.sym 70099 $abc$35911$n3683
.sym 70100 $abc$35911$n3626_1
.sym 70101 $abc$35911$n2837_1
.sym 70102 $abc$35911$n3610_1
.sym 70103 $abc$35911$n3632_1
.sym 70104 picorv32.alu_out_q[25]
.sym 70105 $abc$35911$n3527_1
.sym 70114 picorv32.decoded_imm[21]
.sym 70115 $abc$35911$n3683
.sym 70119 picorv32.decoded_imm[19]
.sym 70120 picorv32.alu_out_q[17]
.sym 70121 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70122 picorv32.is_lui_auipc_jal
.sym 70123 picorv32.reg_out[17]
.sym 70124 picorv32.alu_out_q[13]
.sym 70127 $abc$35911$n3620_1
.sym 70128 picorv32.reg_next_pc[8]
.sym 70129 $abc$35911$n3130
.sym 70132 picorv32.reg_out[8]
.sym 70133 picorv32.reg_next_pc[11]
.sym 70134 picorv32.reg_out[11]
.sym 70135 picorv32.decoded_imm[25]
.sym 70136 $abc$35911$n3616_1
.sym 70137 picorv32.latched_stalu
.sym 70138 $abc$35911$n3628_1
.sym 70139 picorv32.reg_next_pc[17]
.sym 70141 picorv32.reg_out[13]
.sym 70144 picorv32.is_lui_auipc_jal
.sym 70145 picorv32.decoded_imm[25]
.sym 70146 $abc$35911$n3628_1
.sym 70147 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70150 picorv32.reg_out[17]
.sym 70152 picorv32.latched_stalu
.sym 70153 picorv32.alu_out_q[17]
.sym 70156 picorv32.is_lui_auipc_jal
.sym 70157 picorv32.decoded_imm[19]
.sym 70158 $abc$35911$n3616_1
.sym 70159 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70162 picorv32.reg_out[11]
.sym 70163 $abc$35911$n3683
.sym 70165 picorv32.reg_next_pc[11]
.sym 70169 picorv32.reg_out[13]
.sym 70170 picorv32.alu_out_q[13]
.sym 70171 picorv32.latched_stalu
.sym 70174 picorv32.reg_out[8]
.sym 70175 $abc$35911$n3683
.sym 70176 picorv32.reg_next_pc[8]
.sym 70180 $abc$35911$n3620_1
.sym 70181 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70182 picorv32.is_lui_auipc_jal
.sym 70183 picorv32.decoded_imm[21]
.sym 70186 picorv32.reg_next_pc[17]
.sym 70188 picorv32.reg_out[17]
.sym 70189 $abc$35911$n3683
.sym 70190 $abc$35911$n3130
.sym 70191 clk12_$glb_clk
.sym 70193 $abc$35911$n4107
.sym 70194 $abc$35911$n2974_1
.sym 70195 $abc$35911$n2998
.sym 70196 $abc$35911$n2954
.sym 70197 $abc$35911$n2994
.sym 70198 $abc$35911$n3436
.sym 70199 $abc$35911$n3809
.sym 70200 csrbankarray_csrbank2_dat0_w[6]
.sym 70204 picorv32.reg_out[16]
.sym 70205 picorv32.decoded_imm[18]
.sym 70206 $PACKER_GND_NET
.sym 70208 picorv32.is_lui_auipc_jal
.sym 70209 picorv32.decoded_imm[2]
.sym 70210 picorv32.decoded_imm[21]
.sym 70211 basesoc_picorv323[0]
.sym 70212 $abc$35911$n4519
.sym 70213 basesoc_picorv327[20]
.sym 70214 basesoc_picorv327[19]
.sym 70216 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70217 $abc$35911$n2919_1
.sym 70218 picorv32.is_sb_sh_sw
.sym 70219 $abc$35911$n3622_1
.sym 70220 $abc$35911$n3436
.sym 70221 picorv32.alu_out_q[9]
.sym 70222 $abc$35911$n3616_1
.sym 70223 $abc$35911$n2936
.sym 70224 $abc$35911$n3628_1
.sym 70225 $abc$35911$n3592_1
.sym 70226 $abc$35911$n2928
.sym 70227 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70228 $abc$35911$n3602_1
.sym 70235 picorv32.decoded_imm[27]
.sym 70236 $abc$35911$n7005
.sym 70237 picorv32.decoded_imm[24]
.sym 70239 $abc$35911$n6989
.sym 70241 picorv32.latched_stalu
.sym 70244 picorv32.cpu_state[3]
.sym 70245 $abc$35911$n3683
.sym 70247 picorv32.is_lui_auipc_jal
.sym 70248 basesoc_picorv327[20]
.sym 70249 picorv32.cpu_state[4]
.sym 70250 picorv32.alu_out_q[18]
.sym 70251 picorv32.decoded_imm[31]
.sym 70252 $abc$35911$n3130
.sym 70253 picorv32.decoded_imm[23]
.sym 70254 basesoc_picorv327[4]
.sym 70256 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70259 $abc$35911$n3624
.sym 70260 $abc$35911$n3626_1
.sym 70261 $abc$35911$n3640
.sym 70262 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70263 $abc$35911$n3632_1
.sym 70264 picorv32.reg_out[18]
.sym 70265 picorv32.reg_next_pc[18]
.sym 70267 basesoc_picorv327[4]
.sym 70268 $abc$35911$n6989
.sym 70269 picorv32.cpu_state[4]
.sym 70270 picorv32.cpu_state[3]
.sym 70273 picorv32.reg_out[18]
.sym 70274 $abc$35911$n3683
.sym 70276 picorv32.reg_next_pc[18]
.sym 70279 $abc$35911$n7005
.sym 70280 picorv32.cpu_state[3]
.sym 70281 picorv32.cpu_state[4]
.sym 70282 basesoc_picorv327[20]
.sym 70285 picorv32.decoded_imm[24]
.sym 70286 picorv32.is_lui_auipc_jal
.sym 70287 $abc$35911$n3626_1
.sym 70288 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70291 picorv32.is_lui_auipc_jal
.sym 70292 picorv32.decoded_imm[31]
.sym 70293 $abc$35911$n3640
.sym 70294 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70297 picorv32.decoded_imm[27]
.sym 70298 picorv32.is_lui_auipc_jal
.sym 70299 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70300 $abc$35911$n3632_1
.sym 70304 picorv32.latched_stalu
.sym 70305 picorv32.alu_out_q[18]
.sym 70306 picorv32.reg_out[18]
.sym 70309 picorv32.decoded_imm[23]
.sym 70310 picorv32.is_lui_auipc_jal
.sym 70311 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70312 $abc$35911$n3624
.sym 70313 $abc$35911$n3130
.sym 70314 clk12_$glb_clk
.sym 70316 picorv32.decoded_imm[11]
.sym 70317 $abc$35911$n3085
.sym 70318 picorv32.decoded_imm[1]
.sym 70319 picorv32.decoded_imm[23]
.sym 70320 $abc$35911$n3075
.sym 70321 picorv32.decoded_imm[17]
.sym 70322 picorv32.decoded_imm[3]
.sym 70323 picorv32.decoded_imm[22]
.sym 70325 $abc$35911$n3436
.sym 70326 $abc$35911$n3436
.sym 70327 $abc$35911$n3882
.sym 70328 $abc$35911$n4145_1
.sym 70329 $abc$35911$n3003
.sym 70330 picorv32.cpu_state[3]
.sym 70331 basesoc_picorv327[14]
.sym 70333 picorv32.cpuregs_rs1[8]
.sym 70334 basesoc_picorv327[13]
.sym 70335 picorv32.is_lui_auipc_jal
.sym 70336 basesoc_picorv327[20]
.sym 70337 picorv32.cpu_state[4]
.sym 70340 $abc$35911$n2923
.sym 70341 $abc$35911$n3075
.sym 70342 $abc$35911$n3756_1
.sym 70344 $abc$35911$n2994
.sym 70345 $abc$35911$n3624
.sym 70346 basesoc_picorv328[28]
.sym 70347 picorv32.alu_out_q[21]
.sym 70348 $abc$35911$n3796_1
.sym 70349 picorv32.alu_out_q[3]
.sym 70350 picorv32.reg_out[18]
.sym 70351 $abc$35911$n2932_1
.sym 70357 $abc$35911$n3683
.sym 70359 $abc$35911$n3130
.sym 70362 picorv32.reg_out[29]
.sym 70364 picorv32.latched_stalu
.sym 70365 picorv32.is_lui_auipc_jal
.sym 70366 picorv32.alu_out_q[19]
.sym 70368 picorv32.alu_out_q[16]
.sym 70371 $abc$35911$n3683
.sym 70372 picorv32.latched_stalu
.sym 70375 picorv32.reg_next_pc[16]
.sym 70376 picorv32.alu_out_q[29]
.sym 70379 picorv32.decoded_imm[28]
.sym 70380 $abc$35911$n3634_1
.sym 70381 picorv32.reg_next_pc[29]
.sym 70382 picorv32.reg_next_pc[19]
.sym 70383 picorv32.reg_next_pc[3]
.sym 70384 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70385 picorv32.reg_out[16]
.sym 70387 picorv32.reg_out[3]
.sym 70388 picorv32.reg_out[19]
.sym 70390 picorv32.latched_stalu
.sym 70391 picorv32.reg_out[29]
.sym 70393 picorv32.alu_out_q[29]
.sym 70396 picorv32.reg_next_pc[29]
.sym 70397 $abc$35911$n3683
.sym 70398 picorv32.reg_out[29]
.sym 70403 picorv32.reg_next_pc[3]
.sym 70404 $abc$35911$n3683
.sym 70405 picorv32.reg_out[3]
.sym 70409 $abc$35911$n3683
.sym 70410 picorv32.reg_out[16]
.sym 70411 picorv32.reg_next_pc[16]
.sym 70414 picorv32.reg_out[19]
.sym 70416 picorv32.reg_next_pc[19]
.sym 70417 $abc$35911$n3683
.sym 70420 picorv32.latched_stalu
.sym 70421 picorv32.reg_out[19]
.sym 70423 picorv32.alu_out_q[19]
.sym 70426 picorv32.latched_stalu
.sym 70427 picorv32.reg_out[16]
.sym 70428 picorv32.alu_out_q[16]
.sym 70432 picorv32.is_lui_auipc_jal
.sym 70433 picorv32.decoded_imm[28]
.sym 70434 $abc$35911$n3634_1
.sym 70435 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70436 $abc$35911$n3130
.sym 70437 clk12_$glb_clk
.sym 70439 $abc$35911$n3876
.sym 70440 $abc$35911$n3600
.sym 70441 $abc$35911$n3129_1
.sym 70442 $abc$35911$n3590_1
.sym 70443 $abc$35911$n5616
.sym 70444 $abc$35911$n3602_1
.sym 70445 picorv32.reg_out[3]
.sym 70446 $abc$35911$n3841
.sym 70449 picorv32.reg_out[8]
.sym 70451 $abc$35911$n3683
.sym 70452 picorv32.decoded_imm[3]
.sym 70454 picorv32.decoded_imm[23]
.sym 70455 $abc$35911$n3141_1
.sym 70456 spiflash_bus_dat_r[14]
.sym 70457 $abc$35911$n3827_1
.sym 70458 picorv32.decoded_imm[20]
.sym 70460 picorv32.latched_stalu
.sym 70461 picorv32.is_lui_auipc_jal
.sym 70463 picorv32.cpuregs_wrdata[18]
.sym 70464 basesoc_picorv328[30]
.sym 70465 picorv32.decoded_imm[23]
.sym 70466 $abc$35911$n3853_1
.sym 70467 $abc$35911$n3427_1
.sym 70468 picorv32.reg_next_pc[19]
.sym 70469 picorv32.reg_next_pc[3]
.sym 70470 $abc$35911$n3756_1
.sym 70471 $abc$35911$n2884_1
.sym 70473 picorv32.decoded_imm[30]
.sym 70474 picorv32.cpuregs_wrdata[4]
.sym 70480 picorv32.mem_rdata_q[14]
.sym 70481 picorv32.decoded_imm_uj[15]
.sym 70482 picorv32.mem_rdata_q[31]
.sym 70483 picorv32.decoded_imm_uj[14]
.sym 70484 $abc$35911$n3075
.sym 70485 picorv32.reg_out[9]
.sym 70487 $abc$35911$n3137_1
.sym 70488 picorv32.is_sb_sh_sw
.sym 70489 picorv32.decoded_imm_uj[18]
.sym 70490 $abc$35911$n3079
.sym 70492 $abc$35911$n3075
.sym 70493 picorv32.alu_out_q[9]
.sym 70494 $abc$35911$n3077
.sym 70495 picorv32.instr_lui
.sym 70498 $abc$35911$n2940_1
.sym 70499 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70500 $abc$35911$n3135
.sym 70501 picorv32.instr_auipc
.sym 70506 $abc$35911$n3527_1
.sym 70507 picorv32.instr_jal
.sym 70508 picorv32.latched_stalu
.sym 70509 picorv32.alu_out_q[3]
.sym 70510 picorv32.reg_out[3]
.sym 70511 $abc$35911$n2837_1
.sym 70514 picorv32.latched_stalu
.sym 70515 picorv32.alu_out_q[3]
.sym 70516 picorv32.reg_out[3]
.sym 70519 $abc$35911$n3075
.sym 70520 picorv32.decoded_imm_uj[18]
.sym 70521 $abc$35911$n3079
.sym 70522 picorv32.instr_jal
.sym 70526 picorv32.reg_out[9]
.sym 70527 picorv32.alu_out_q[9]
.sym 70528 picorv32.latched_stalu
.sym 70531 picorv32.decoded_imm_uj[14]
.sym 70532 $abc$35911$n3135
.sym 70533 $abc$35911$n3075
.sym 70534 picorv32.instr_jal
.sym 70537 picorv32.mem_rdata_q[14]
.sym 70538 $abc$35911$n3077
.sym 70539 picorv32.instr_lui
.sym 70540 picorv32.instr_auipc
.sym 70543 $abc$35911$n3137_1
.sym 70544 picorv32.instr_jal
.sym 70545 picorv32.decoded_imm_uj[15]
.sym 70546 $abc$35911$n3075
.sym 70550 picorv32.is_sb_sh_sw
.sym 70551 picorv32.mem_rdata_q[31]
.sym 70552 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 70556 $abc$35911$n2837_1
.sym 70557 $abc$35911$n3527_1
.sym 70558 $abc$35911$n2940_1
.sym 70559 $abc$35911$n3049_$glb_ce
.sym 70560 clk12_$glb_clk
.sym 70561 $abc$35911$n229_$glb_sr
.sym 70562 $abc$35911$n5704
.sym 70563 $abc$35911$n3598_1
.sym 70564 $abc$35911$n5733
.sym 70565 picorv32.reg_out[11]
.sym 70566 $abc$35911$n3580
.sym 70567 $abc$35911$n5692
.sym 70568 $abc$35911$n3844
.sym 70569 $abc$35911$n3584_1
.sym 70574 $abc$35911$n5438_1
.sym 70575 picorv32.decoded_imm_uj[15]
.sym 70576 basesoc_picorv327[1]
.sym 70577 $abc$35911$n2950_1
.sym 70579 $abc$35911$n4132
.sym 70580 basesoc_picorv327[26]
.sym 70581 picorv32.decoded_imm_uj[15]
.sym 70582 basesoc_picorv327[28]
.sym 70583 $abc$35911$n3137_1
.sym 70584 picorv32.mem_rdata_q[14]
.sym 70585 picorv32.decoded_imm_uj[18]
.sym 70586 picorv32.mem_rdata_latched[2]
.sym 70587 $abc$35911$n3824
.sym 70588 $abc$35911$n3829
.sym 70589 picorv32.alu_out_q[25]
.sym 70590 slave_sel_r[1]
.sym 70591 $abc$35911$n3683
.sym 70592 $abc$35911$n3527_1
.sym 70593 $abc$35911$n3610_1
.sym 70594 $abc$35911$n3881
.sym 70595 $abc$35911$n3632_1
.sym 70596 $abc$35911$n3626_1
.sym 70597 $abc$35911$n2837_1
.sym 70603 $abc$35911$n3882
.sym 70605 $abc$35911$n3838
.sym 70606 $abc$35911$n3829
.sym 70607 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70608 $abc$35911$n3849
.sym 70609 picorv32.is_lui_auipc_jal
.sym 70610 $abc$35911$n3638
.sym 70611 $abc$35911$n3837
.sym 70613 picorv32.reg_next_pc[21]
.sym 70614 $abc$35911$n3850
.sym 70615 $abc$35911$n3683
.sym 70616 $abc$35911$n6615
.sym 70617 picorv32.alu_out_q[21]
.sym 70618 $abc$35911$n5687
.sym 70620 $abc$35911$n3881
.sym 70621 $abc$35911$n3130
.sym 70622 $abc$35911$n3829
.sym 70626 $abc$35911$n5688
.sym 70627 $abc$35911$n5704
.sym 70628 picorv32.latched_stalu
.sym 70630 picorv32.reg_out[21]
.sym 70632 $abc$35911$n3577
.sym 70633 picorv32.decoded_imm[30]
.sym 70636 $abc$35911$n5687
.sym 70637 $abc$35911$n3829
.sym 70638 $abc$35911$n3577
.sym 70639 $abc$35911$n5688
.sym 70642 $abc$35911$n3829
.sym 70643 $abc$35911$n3838
.sym 70644 $abc$35911$n3837
.sym 70645 $abc$35911$n3577
.sym 70648 picorv32.latched_stalu
.sym 70649 picorv32.alu_out_q[21]
.sym 70650 picorv32.reg_out[21]
.sym 70654 $abc$35911$n5704
.sym 70655 $abc$35911$n3577
.sym 70656 $abc$35911$n3829
.sym 70657 $abc$35911$n6615
.sym 70660 $abc$35911$n3577
.sym 70661 $abc$35911$n3829
.sym 70662 $abc$35911$n3882
.sym 70663 $abc$35911$n3881
.sym 70666 $abc$35911$n3829
.sym 70667 $abc$35911$n3577
.sym 70668 $abc$35911$n3849
.sym 70669 $abc$35911$n3850
.sym 70672 picorv32.is_lui_auipc_jal
.sym 70673 picorv32.decoded_imm[30]
.sym 70674 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 70675 $abc$35911$n3638
.sym 70678 picorv32.reg_next_pc[21]
.sym 70680 $abc$35911$n3683
.sym 70681 picorv32.reg_out[21]
.sym 70682 $abc$35911$n3130
.sym 70683 clk12_$glb_clk
.sym 70685 picorv32.mem_rdata_q[22]
.sym 70686 $abc$35911$n3430
.sym 70687 $abc$35911$n2978_1
.sym 70688 $abc$35911$n4125
.sym 70689 $abc$35911$n3426_1
.sym 70690 $abc$35911$n6772
.sym 70691 $abc$35911$n3416
.sym 70692 $abc$35911$n3870
.sym 70695 $abc$35911$n2940_1
.sym 70697 picorv32.cpuregs_wrdata[13]
.sym 70698 picorv32.cpuregs_wrdata[3]
.sym 70699 picorv32.reg_next_pc[21]
.sym 70700 picorv32.decoded_imm[19]
.sym 70701 $abc$35911$n3838
.sym 70702 picorv32.cpuregs_wrdata[14]
.sym 70703 picorv32.cpuregs_wrdata[10]
.sym 70704 $abc$35911$n5704
.sym 70705 picorv32.is_lui_auipc_jal
.sym 70706 $abc$35911$n2971
.sym 70707 $abc$35911$n3837
.sym 70708 picorv32.instr_lui
.sym 70709 $abc$35911$n2919_1
.sym 70710 picorv32.cpuregs_rs1[20]
.sym 70711 $abc$35911$n3628_1
.sym 70712 picorv32.cpuregs_wrdata[16]
.sym 70713 picorv32.cpuregs_rs1[29]
.sym 70714 picorv32.cpuregs_wrdata[1]
.sym 70715 $abc$35911$n3622_1
.sym 70716 $abc$35911$n3592_1
.sym 70717 $abc$35911$n3431_1
.sym 70718 $abc$35911$n3616_1
.sym 70719 $abc$35911$n2928
.sym 70720 $abc$35911$n2936
.sym 70726 $abc$35911$n3448_1
.sym 70727 $abc$35911$n4143
.sym 70728 $abc$35911$n4141
.sym 70729 $abc$35911$n2915_1
.sym 70732 spiflash_bus_dat_r[14]
.sym 70736 $abc$35911$n3528_1
.sym 70737 $abc$35911$n3527_1
.sym 70745 $abc$35911$n4108
.sym 70747 $abc$35911$n2837_1
.sym 70749 picorv32.cpuregs_wrdata[7]
.sym 70750 slave_sel_r[1]
.sym 70751 $abc$35911$n3430
.sym 70752 $abc$35911$n4112_1
.sym 70753 picorv32.cpuregs_wrdata[29]
.sym 70754 $abc$35911$n2923
.sym 70755 $abc$35911$n4158
.sym 70756 $abc$35911$n3416
.sym 70757 $abc$35911$n4142_1
.sym 70761 picorv32.cpuregs_wrdata[29]
.sym 70765 $abc$35911$n2923
.sym 70766 $abc$35911$n3527_1
.sym 70767 $abc$35911$n2837_1
.sym 70771 $abc$35911$n3448_1
.sym 70772 slave_sel_r[1]
.sym 70773 spiflash_bus_dat_r[14]
.sym 70774 $abc$35911$n2837_1
.sym 70777 picorv32.cpuregs_wrdata[7]
.sym 70783 $abc$35911$n4141
.sym 70784 $abc$35911$n4112_1
.sym 70785 $abc$35911$n4142_1
.sym 70786 $abc$35911$n3528_1
.sym 70789 $abc$35911$n2915_1
.sym 70791 $abc$35911$n2837_1
.sym 70792 $abc$35911$n3527_1
.sym 70796 $abc$35911$n4108
.sym 70797 $abc$35911$n4158
.sym 70798 $abc$35911$n3416
.sym 70801 $abc$35911$n4108
.sym 70803 $abc$35911$n4143
.sym 70804 $abc$35911$n3430
.sym 70806 clk12_$glb_clk
.sym 70808 $abc$35911$n3634_1
.sym 70809 $abc$35911$n3622_1
.sym 70810 $abc$35911$n3630
.sym 70811 $abc$35911$n3610_1
.sym 70812 $abc$35911$n3632_1
.sym 70813 $abc$35911$n2837_1
.sym 70814 $abc$35911$n3624
.sym 70815 $abc$35911$n3628_1
.sym 70820 picorv32.decoded_imm_uj[13]
.sym 70821 $abc$35911$n2979
.sym 70822 picorv32.mem_rdata_latched[22]
.sym 70823 picorv32.decoded_imm_uj[11]
.sym 70824 picorv32.cpuregs_wrdata[7]
.sym 70825 $abc$35911$n3870
.sym 70826 picorv32.decoded_imm_uj[24]
.sym 70828 picorv32.decoded_imm_uj[21]
.sym 70829 $abc$35911$n3430
.sym 70830 $abc$35911$n3849
.sym 70831 $abc$35911$n2978_1
.sym 70832 $abc$35911$n2994
.sym 70833 $abc$35911$n3447
.sym 70834 basesoc_dat_w[2]
.sym 70836 $abc$35911$n3426_1
.sym 70837 $abc$35911$n3624
.sym 70838 $abc$35911$n3417
.sym 70839 $abc$35911$n2932_1
.sym 70840 $abc$35911$n2923
.sym 70841 picorv32.reg_out[18]
.sym 70842 picorv32.mem_rdata_latched[3]
.sym 70843 $abc$35911$n5733
.sym 70849 $abc$35911$n3827
.sym 70850 $abc$35911$n3577
.sym 70852 $abc$35911$n5680
.sym 70854 $abc$35911$n5612
.sym 70855 $abc$35911$n3829
.sym 70856 $abc$35911$n5679
.sym 70857 $abc$35911$n3824
.sym 70858 $abc$35911$n3577
.sym 70860 picorv32.mem_rdata_q[3]
.sym 70862 picorv32.mem_rdata_q[0]
.sym 70863 $abc$35911$n3829
.sym 70864 basesoc_picorv327[1]
.sym 70867 $abc$35911$n2837_1
.sym 70868 $abc$35911$n2904
.sym 70869 $abc$35911$n3828
.sym 70870 $abc$35911$n2837_1
.sym 70871 picorv32.mem_rdata_latched[0]
.sym 70872 $abc$35911$n3529
.sym 70875 $abc$35911$n3528_1
.sym 70876 picorv32.mem_rdata_q[2]
.sym 70878 $abc$35911$n2940_1
.sym 70879 $abc$35911$n2928
.sym 70880 $abc$35911$n2936
.sym 70882 picorv32.mem_rdata_q[2]
.sym 70883 $abc$35911$n2837_1
.sym 70884 $abc$35911$n2936
.sym 70885 $abc$35911$n2904
.sym 70888 $abc$35911$n2904
.sym 70889 picorv32.mem_rdata_q[3]
.sym 70890 $abc$35911$n2837_1
.sym 70891 $abc$35911$n2940_1
.sym 70894 $abc$35911$n3829
.sym 70895 $abc$35911$n5680
.sym 70896 $abc$35911$n3577
.sym 70897 $abc$35911$n5679
.sym 70900 $abc$35911$n3528_1
.sym 70902 $abc$35911$n3529
.sym 70903 basesoc_picorv327[1]
.sym 70906 $abc$35911$n3828
.sym 70907 $abc$35911$n3577
.sym 70908 $abc$35911$n3827
.sym 70909 $abc$35911$n3829
.sym 70913 picorv32.mem_rdata_latched[0]
.sym 70918 picorv32.mem_rdata_q[0]
.sym 70919 $abc$35911$n2904
.sym 70920 $abc$35911$n2837_1
.sym 70921 $abc$35911$n2928
.sym 70924 $abc$35911$n3824
.sym 70925 $abc$35911$n3829
.sym 70926 $abc$35911$n5612
.sym 70927 $abc$35911$n3577
.sym 70929 clk12_$glb_clk
.sym 70931 $abc$35911$n4117
.sym 70932 $abc$35911$n3452_1
.sym 70933 $abc$35911$n4150
.sym 70934 picorv32.mem_rdata_q[2]
.sym 70935 picorv32.mem_rdata_latched[7]
.sym 70936 $abc$35911$n2926
.sym 70937 picorv32.mem_rdata_q[1]
.sym 70938 $abc$35911$n4151_1
.sym 70943 basesoc_timer0_eventmanager_storage
.sym 70944 $abc$35911$n2966
.sym 70945 $abc$35911$n3885
.sym 70946 picorv32.mem_rdata_q[3]
.sym 70947 picorv32.mem_rdata_latched[3]
.sym 70948 sys_rst
.sym 70949 picorv32.mem_wordsize[0]
.sym 70950 picorv32.irq_pending[4]
.sym 70951 $abc$35911$n3829
.sym 70952 $abc$35911$n4122
.sym 70953 $abc$35911$n3827
.sym 70954 $abc$35911$n3577
.sym 70955 $abc$35911$n3828
.sym 70956 $abc$35911$n2838
.sym 70957 $abc$35911$n4112_1
.sym 70958 picorv32.cpuregs_wrdata[1]
.sym 70959 $abc$35911$n5667
.sym 70960 picorv32.cpuregs_rs1[0]
.sym 70961 picorv32.mem_rdata_q[26]
.sym 70962 picorv32.cpuregs_wrdata[4]
.sym 70963 picorv32.cpuregs_wrdata[17]
.sym 70964 $abc$35911$n5794
.sym 70965 $abc$35911$n5703
.sym 70966 $abc$35911$n3452_1
.sym 70975 $abc$35911$n4112_1
.sym 70976 picorv32.mem_wordsize[1]
.sym 70977 $abc$35911$n2837_1
.sym 70978 picorv32.mem_rdata_q[4]
.sym 70980 $abc$35911$n2915_1
.sym 70981 $abc$35911$n2919_1
.sym 70983 $abc$35911$n2904
.sym 70984 picorv32.mem_rdata_latched[26]
.sym 70985 picorv32.mem_rdata_q[0]
.sym 70986 picorv32.mem_rdata_q[5]
.sym 70988 picorv32.mem_rdata_q[6]
.sym 70989 picorv32.mem_rdata_q[3]
.sym 70991 picorv32.mem_rdata_q[2]
.sym 70992 $abc$35911$n3482
.sym 70994 $abc$35911$n2932_1
.sym 70998 $abc$35911$n4150
.sym 70999 $abc$35911$n4149
.sym 71000 $abc$35911$n2923
.sym 71002 picorv32.mem_rdata_q[1]
.sym 71005 $abc$35911$n2904
.sym 71006 $abc$35911$n2837_1
.sym 71007 picorv32.mem_rdata_q[4]
.sym 71008 $abc$35911$n2923
.sym 71011 picorv32.mem_rdata_q[3]
.sym 71012 picorv32.mem_rdata_q[0]
.sym 71013 picorv32.mem_rdata_q[1]
.sym 71014 $abc$35911$n3482
.sym 71020 picorv32.mem_rdata_latched[26]
.sym 71023 $abc$35911$n2915_1
.sym 71024 picorv32.mem_rdata_q[6]
.sym 71025 $abc$35911$n2837_1
.sym 71026 $abc$35911$n2904
.sym 71029 picorv32.mem_rdata_q[6]
.sym 71030 picorv32.mem_rdata_q[5]
.sym 71031 picorv32.mem_rdata_q[4]
.sym 71032 picorv32.mem_rdata_q[2]
.sym 71035 $abc$35911$n4150
.sym 71036 picorv32.mem_wordsize[1]
.sym 71037 $abc$35911$n4112_1
.sym 71038 $abc$35911$n4149
.sym 71041 $abc$35911$n2904
.sym 71042 $abc$35911$n2837_1
.sym 71043 $abc$35911$n2932_1
.sym 71044 picorv32.mem_rdata_q[1]
.sym 71047 $abc$35911$n2837_1
.sym 71048 $abc$35911$n2904
.sym 71049 picorv32.mem_rdata_q[5]
.sym 71050 $abc$35911$n2919_1
.sym 71051 $abc$35911$n3047_$glb_ce
.sym 71052 clk12_$glb_clk
.sym 71054 picorv32.cpuregs_rs1[3]
.sym 71055 picorv32.cpuregs_rs1[6]
.sym 71056 picorv32.cpuregs_rs1[11]
.sym 71057 picorv32.cpuregs_rs1[2]
.sym 71058 $abc$35911$n2913_1
.sym 71059 $abc$35911$n2984
.sym 71060 picorv32.cpuregs_rs1[10]
.sym 71061 picorv32.cpuregs_rs1[1]
.sym 71066 $abc$35911$n3047
.sym 71067 picorv32.instr_retirq
.sym 71068 $abc$35911$n4108
.sym 71069 $abc$35911$n3735
.sym 71070 $abc$35911$n3481_1
.sym 71071 $abc$35911$n2904
.sym 71072 picorv32.decoded_imm_uj[6]
.sym 71073 picorv32.mem_rdata_q[14]
.sym 71074 picorv32.mem_rdata_q[4]
.sym 71075 picorv32.mem_rdata_q[12]
.sym 71076 $abc$35911$n2915_1
.sym 71077 $abc$35911$n2902
.sym 71078 picorv32.cpuregs_wrdata[23]
.sym 71079 $abc$35911$n3824
.sym 71080 picorv32.cpuregs_rs1[4]
.sym 71081 picorv32.mem_rdata_latched[6]
.sym 71082 picorv32.mem_rdata_latched[7]
.sym 71083 picorv32.cpuregs_rs1[10]
.sym 71084 $abc$35911$n3873
.sym 71085 picorv32.cpuregs_wrdata[31]
.sym 71086 picorv32.cpuregs_rs1[0]
.sym 71087 $abc$35911$n3527_1
.sym 71088 picorv32.decoded_rs1[1]
.sym 71089 picorv32.mem_rdata_latched[5]
.sym 71096 $abc$35911$n3838
.sym 71097 $abc$35911$n3825
.sym 71098 $abc$35911$n3850
.sym 71102 picorv32.mem_rdata_latched[5]
.sym 71103 $abc$35911$n5603
.sym 71105 $abc$35911$n3825
.sym 71106 $abc$35911$n5704
.sym 71108 picorv32.cpuregs_wrdata[15]
.sym 71110 picorv32.mem_rdata_latched[27]
.sym 71112 $abc$35911$n3888
.sym 71114 $abc$35911$n2904
.sym 71115 $abc$35911$n2970_1
.sym 71119 $abc$35911$n5667
.sym 71120 $abc$35911$n3542
.sym 71121 picorv32.mem_rdata_q[26]
.sym 71123 picorv32.mem_rdata_latched[26]
.sym 71124 $abc$35911$n5794
.sym 71125 $abc$35911$n5703
.sym 71126 picorv32.mem_rdata_latched[28]
.sym 71128 $abc$35911$n3542
.sym 71129 $abc$35911$n3825
.sym 71130 $abc$35911$n5794
.sym 71131 $abc$35911$n3888
.sym 71135 picorv32.cpuregs_wrdata[15]
.sym 71140 $abc$35911$n3542
.sym 71141 $abc$35911$n5667
.sym 71142 $abc$35911$n3825
.sym 71143 $abc$35911$n3850
.sym 71146 $abc$35911$n5603
.sym 71147 $abc$35911$n3542
.sym 71148 $abc$35911$n3838
.sym 71149 $abc$35911$n3825
.sym 71152 $abc$35911$n2970_1
.sym 71153 $abc$35911$n2904
.sym 71155 picorv32.mem_rdata_q[26]
.sym 71158 $abc$35911$n5703
.sym 71159 $abc$35911$n5704
.sym 71160 $abc$35911$n3825
.sym 71161 $abc$35911$n3542
.sym 71165 picorv32.mem_rdata_latched[5]
.sym 71170 picorv32.mem_rdata_latched[26]
.sym 71171 picorv32.mem_rdata_latched[28]
.sym 71173 picorv32.mem_rdata_latched[27]
.sym 71175 clk12_$glb_clk
.sym 71177 $abc$35911$n5678
.sym 71178 $abc$35911$n3542
.sym 71179 $abc$35911$n3853
.sym 71180 $abc$35911$n4114
.sym 71181 picorv32.cpuregs_rs1[23]
.sym 71182 $abc$35911$n5682
.sym 71183 $abc$35911$n4115_1
.sym 71184 $abc$35911$n3832
.sym 71189 picorv32.is_lui_auipc_jal
.sym 71190 $abc$35911$n3577
.sym 71191 $abc$35911$n3825
.sym 71192 picorv32.cpuregs_rs1[2]
.sym 71193 $PACKER_VCC_NET
.sym 71194 picorv32.cpuregs_wrdata[10]
.sym 71195 $PACKER_VCC_NET
.sym 71196 picorv32.cpuregs_wrdata[13]
.sym 71197 picorv32.decoded_rs2[0]
.sym 71198 picorv32.cpuregs_rs1[12]
.sym 71199 $abc$35911$n5603
.sym 71200 $PACKER_GND_NET
.sym 71201 $abc$35911$n3823
.sym 71202 picorv32.cpuregs_rs1[20]
.sym 71204 picorv32.cpuregs_rs1[29]
.sym 71205 picorv32.cpuregs_wrdata[16]
.sym 71206 $abc$35911$n5719
.sym 71208 $abc$35911$n4117
.sym 71209 picorv32.cpuregs_rs1[22]
.sym 71218 $abc$35911$n3816
.sym 71222 picorv32.mem_rdata_latched[26]
.sym 71224 picorv32.mem_rdata_latched[6]
.sym 71226 $abc$35911$n3816
.sym 71227 $abc$35911$n2985_1
.sym 71230 picorv32.mem_wordsize[0]
.sym 71231 $abc$35911$n2984
.sym 71234 $abc$35911$n2943
.sym 71235 picorv32.cpuregs_wrdata[17]
.sym 71237 picorv32.mem_rdata_latched[28]
.sym 71241 picorv32.mem_rdata_latched[27]
.sym 71242 picorv32.mem_wordsize[1]
.sym 71244 $abc$35911$n2945_1
.sym 71245 picorv32.cpuregs_wrdata[31]
.sym 71247 $abc$35911$n4116
.sym 71249 basesoc_picorv327[1]
.sym 71251 picorv32.cpuregs_wrdata[31]
.sym 71258 $abc$35911$n2943
.sym 71260 picorv32.mem_rdata_latched[26]
.sym 71263 $abc$35911$n3816
.sym 71264 picorv32.mem_wordsize[0]
.sym 71265 $abc$35911$n4116
.sym 71266 picorv32.mem_wordsize[1]
.sym 71270 picorv32.mem_rdata_latched[26]
.sym 71275 picorv32.mem_rdata_latched[6]
.sym 71281 $abc$35911$n2945_1
.sym 71283 $abc$35911$n3816
.sym 71284 basesoc_picorv327[1]
.sym 71288 picorv32.cpuregs_wrdata[17]
.sym 71293 picorv32.mem_rdata_latched[27]
.sym 71294 $abc$35911$n2984
.sym 71295 picorv32.mem_rdata_latched[28]
.sym 71296 $abc$35911$n2985_1
.sym 71298 clk12_$glb_clk
.sym 71300 picorv32.cpuregs_rs1[18]
.sym 71301 picorv32.cpuregs_rs1[24]
.sym 71302 picorv32.cpuregs_rs1[22]
.sym 71303 picorv32.cpuregs_rs1[28]
.sym 71304 picorv32.cpuregs_rs1[30]
.sym 71305 picorv32.cpuregs_rs1[25]
.sym 71306 picorv32.cpuregs_rs1[16]
.sym 71307 picorv32.cpuregs_rs1[26]
.sym 71311 picorv32.reg_out[19]
.sym 71312 $abc$35911$n3816
.sym 71314 $abc$35911$n3543
.sym 71315 picorv32.decoded_rd[2]
.sym 71316 picorv32.decoded_rd[1]
.sym 71317 $abc$35911$n3832
.sym 71318 picorv32.latched_rd[1]
.sym 71319 picorv32.cpuregs_wrdata[7]
.sym 71320 picorv32.mem_rdata_q[26]
.sym 71321 $abc$35911$n3542
.sym 71322 picorv32.decoded_rs1[0]
.sym 71323 picorv32.instr_auipc
.sym 71324 $abc$35911$n3426_1
.sym 71328 picorv32.reg_out[18]
.sym 71329 $abc$35911$n2994
.sym 71331 picorv32.cpuregs_rs1[26]
.sym 71332 $abc$35911$n5688
.sym 71333 picorv32.cpuregs_rs1[18]
.sym 71334 basesoc_dat_w[2]
.sym 71341 $abc$35911$n3828
.sym 71342 $abc$35911$n3542
.sym 71343 $abc$35911$n5688
.sym 71344 $abc$35911$n5684
.sym 71345 $abc$35911$n5608
.sym 71349 $abc$35911$n5611
.sym 71350 $abc$35911$n3542
.sym 71351 $abc$35911$n4183
.sym 71353 $abc$35911$n3825
.sym 71355 $abc$35911$n3824
.sym 71358 $abc$35911$n5689
.sym 71360 $abc$35911$n5721
.sym 71361 $abc$35911$n3823
.sym 71362 $abc$35911$n3825
.sym 71364 $abc$35911$n3882
.sym 71366 $abc$35911$n5719
.sym 71368 $abc$35911$n4175_1
.sym 71369 picorv32.cpuregs_wrdata[27]
.sym 71370 $abc$35911$n3825
.sym 71372 $abc$35911$n5680
.sym 71374 $abc$35911$n3823
.sym 71375 $abc$35911$n3824
.sym 71376 $abc$35911$n3542
.sym 71377 $abc$35911$n3825
.sym 71380 $abc$35911$n3825
.sym 71381 $abc$35911$n3542
.sym 71382 $abc$35911$n5721
.sym 71383 $abc$35911$n5680
.sym 71386 $abc$35911$n5688
.sym 71387 $abc$35911$n3825
.sym 71388 $abc$35911$n3542
.sym 71389 $abc$35911$n5689
.sym 71394 picorv32.cpuregs_wrdata[27]
.sym 71398 $abc$35911$n3825
.sym 71399 $abc$35911$n3542
.sym 71400 $abc$35911$n3828
.sym 71401 $abc$35911$n5611
.sym 71405 $abc$35911$n4175_1
.sym 71406 $abc$35911$n4183
.sym 71410 $abc$35911$n3542
.sym 71411 $abc$35911$n3825
.sym 71412 $abc$35911$n5719
.sym 71413 $abc$35911$n5684
.sym 71416 $abc$35911$n3882
.sym 71417 $abc$35911$n3542
.sym 71418 $abc$35911$n3825
.sym 71419 $abc$35911$n5608
.sym 71421 clk12_$glb_clk
.sym 71423 $abc$35911$n4257_1
.sym 71424 $abc$35911$n5658
.sym 71425 $abc$35911$n5686
.sym 71426 $abc$35911$n4227
.sym 71427 $abc$35911$n3867
.sym 71428 $abc$35911$n4245
.sym 71429 $abc$35911$n4239
.sym 71430 $abc$35911$n4176
.sym 71436 picorv32.cpuregs_rs1[16]
.sym 71438 picorv32.cpuregs_rs1[28]
.sym 71441 picorv32.cpuregs_rs1[21]
.sym 71442 picorv32.cpuregs_rs1[27]
.sym 71443 $abc$35911$n3873
.sym 71445 $abc$35911$n5611
.sym 71446 $abc$35911$n4170
.sym 71449 $abc$35911$n3430
.sym 71454 $abc$35911$n2929
.sym 71457 $abc$35911$n4112_1
.sym 71458 picorv32.cpuregs_rs1[29]
.sym 71464 $abc$35911$n4112_1
.sym 71465 $abc$35911$n4174
.sym 71466 picorv32.cpuregs_rs1[21]
.sym 71467 $abc$35911$n4184_1
.sym 71468 $abc$35911$n4108
.sym 71469 $abc$35911$n3529
.sym 71470 $abc$35911$n4226
.sym 71471 $abc$35911$n4129
.sym 71473 picorv32.cpuregs_rs1[19]
.sym 71474 $abc$35911$n4258_1
.sym 71477 $abc$35911$n4182
.sym 71478 $abc$35911$n4178_1
.sym 71480 $abc$35911$n4244
.sym 71484 $abc$35911$n4256_1
.sym 71485 $abc$35911$n4245
.sym 71488 $abc$35911$n4257_1
.sym 71492 $abc$35911$n4246
.sym 71493 $abc$35911$n3436
.sym 71494 picorv32.latched_is_lu
.sym 71495 $abc$35911$n4176
.sym 71497 $abc$35911$n4226
.sym 71498 $abc$35911$n4174
.sym 71499 $abc$35911$n4112_1
.sym 71500 $abc$35911$n4245
.sym 71504 $abc$35911$n3436
.sym 71506 $abc$35911$n4108
.sym 71509 $abc$35911$n4244
.sym 71510 $abc$35911$n4129
.sym 71511 picorv32.cpuregs_rs1[19]
.sym 71512 $abc$35911$n4246
.sym 71515 $abc$35911$n4174
.sym 71516 $abc$35911$n4112_1
.sym 71517 $abc$35911$n4178_1
.sym 71518 $abc$35911$n4176
.sym 71521 $abc$35911$n4112_1
.sym 71522 $abc$35911$n4174
.sym 71523 $abc$35911$n4226
.sym 71524 $abc$35911$n4257_1
.sym 71527 $abc$35911$n4129
.sym 71528 $abc$35911$n4256_1
.sym 71529 $abc$35911$n4258_1
.sym 71530 picorv32.cpuregs_rs1[21]
.sym 71533 $abc$35911$n4112_1
.sym 71534 $abc$35911$n4174
.sym 71535 $abc$35911$n4182
.sym 71536 $abc$35911$n4184_1
.sym 71539 $abc$35911$n3529
.sym 71541 picorv32.latched_is_lu
.sym 71542 $abc$35911$n3436
.sym 71544 clk12_$glb_clk
.sym 71549 $abc$35911$n4233
.sym 71552 csrbankarray_csrbank0_leds_out0_w[2]
.sym 71558 $abc$35911$n3047
.sym 71561 $abc$35911$n3735
.sym 71563 picorv32.decoded_imm_uj[19]
.sym 71564 $abc$35911$n4108
.sym 71567 $abc$35911$n4129
.sym 71588 $abc$35911$n4240
.sym 71590 $abc$35911$n3529
.sym 71591 $abc$35911$n4238
.sym 71592 $abc$35911$n4234
.sym 71593 $abc$35911$n4239
.sym 71594 $abc$35911$n4112_1
.sym 71595 picorv32.cpuregs_rs1[17]
.sym 71598 $abc$35911$n4227
.sym 71599 $abc$35911$n4129
.sym 71601 $abc$35911$n4225
.sym 71602 $abc$35911$n4269_1
.sym 71603 picorv32.cpuregs_rs1[18]
.sym 71607 $abc$35911$n4129
.sym 71609 $abc$35911$n3430
.sym 71611 $abc$35911$n4228
.sym 71612 $abc$35911$n4174
.sym 71614 $abc$35911$n4233
.sym 71615 picorv32.latched_is_lu
.sym 71616 $abc$35911$n4232
.sym 71617 $abc$35911$n4226
.sym 71618 picorv32.cpuregs_rs1[16]
.sym 71620 picorv32.cpuregs_rs1[16]
.sym 71621 $abc$35911$n4228
.sym 71622 $abc$35911$n4129
.sym 71623 $abc$35911$n4225
.sym 71626 picorv32.cpuregs_rs1[17]
.sym 71627 $abc$35911$n4232
.sym 71628 $abc$35911$n4234
.sym 71629 $abc$35911$n4129
.sym 71632 picorv32.cpuregs_rs1[18]
.sym 71633 $abc$35911$n4240
.sym 71634 $abc$35911$n4238
.sym 71635 $abc$35911$n4129
.sym 71638 $abc$35911$n4112_1
.sym 71639 $abc$35911$n4174
.sym 71640 $abc$35911$n4226
.sym 71641 $abc$35911$n4269_1
.sym 71644 $abc$35911$n4239
.sym 71645 $abc$35911$n4112_1
.sym 71646 $abc$35911$n4174
.sym 71647 $abc$35911$n4226
.sym 71650 $abc$35911$n4112_1
.sym 71651 $abc$35911$n4233
.sym 71652 $abc$35911$n4226
.sym 71653 $abc$35911$n4174
.sym 71656 $abc$35911$n4174
.sym 71657 $abc$35911$n4226
.sym 71658 $abc$35911$n4227
.sym 71659 $abc$35911$n4112_1
.sym 71662 picorv32.latched_is_lu
.sym 71663 $abc$35911$n3430
.sym 71664 $abc$35911$n3529
.sym 71667 clk12_$glb_clk
.sym 71687 $abc$35911$n4129
.sym 71823 csrbankarray_csrbank0_leds_out0_w[0]
.sym 71867 $PACKER_VCC_NET
.sym 71870 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71876 $PACKER_VCC_NET
.sym 71884 csrbankarray_csrbank0_leds_out0_w[4]
.sym 71936 $abc$35911$n2723
.sym 71959 basesoc_dat_w[1]
.sym 71965 basesoc_dat_w[7]
.sym 71976 basesoc_dat_w[1]
.sym 71993 basesoc_dat_w[7]
.sym 72013 $abc$35911$n2723
.sym 72014 clk12_$glb_clk
.sym 72015 sys_rst_$glb_sr
.sym 72018 user_btn0
.sym 72030 $abc$35911$n3422
.sym 72034 $abc$35911$n2920
.sym 72040 basesoc_dat_w[2]
.sym 72043 user_btn2
.sym 72053 basesoc_dat_w[1]
.sym 72057 user_btn0
.sym 72065 user_btn0
.sym 72067 $abc$35911$n3049
.sym 72074 basesoc_timer0_reload_storage[3]
.sym 72080 basesoc_ctrl_reset_reset_r
.sym 72083 user_btn0
.sym 72106 basesoc_dat_w[2]
.sym 72115 $abc$35911$n2905
.sym 72117 basesoc_dat_w[3]
.sym 72137 basesoc_dat_w[2]
.sym 72156 basesoc_dat_w[3]
.sym 72176 $abc$35911$n2905
.sym 72177 clk12_$glb_clk
.sym 72178 sys_rst_$glb_sr
.sym 72191 basesoc_timer0_reload_storage[20]
.sym 72192 basesoc_dat_w[2]
.sym 72193 $abc$35911$n3853_1
.sym 72196 basesoc_dat_w[5]
.sym 72199 user_btn2
.sym 72200 basesoc_dat_w[4]
.sym 72202 basesoc_dat_w[1]
.sym 72204 basesoc_dat_w[3]
.sym 72205 $abc$35911$n3049
.sym 72207 basesoc_timer0_reload_storage[10]
.sym 72213 $abc$35911$n2937
.sym 72221 basesoc_dat_w[3]
.sym 72223 basesoc_dat_w[1]
.sym 72226 basesoc_dat_w[4]
.sym 72228 basesoc_dat_w[2]
.sym 72238 $abc$35911$n2907
.sym 72245 basesoc_ctrl_reset_reset_r
.sym 72255 basesoc_ctrl_reset_reset_r
.sym 72265 basesoc_dat_w[4]
.sym 72278 basesoc_dat_w[3]
.sym 72283 basesoc_dat_w[1]
.sym 72290 basesoc_dat_w[2]
.sym 72299 $abc$35911$n2907
.sym 72300 clk12_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72319 basesoc_dat_w[5]
.sym 72323 basesoc_dat_w[3]
.sym 72324 basesoc_dat_w[2]
.sym 72327 $abc$35911$n3362_1
.sym 72329 basesoc_dat_w[4]
.sym 72330 basesoc_timer0_load_storage[15]
.sym 72331 basesoc_dat_w[1]
.sym 72345 basesoc_dat_w[4]
.sym 72350 basesoc_ctrl_reset_reset_r
.sym 72355 basesoc_dat_w[3]
.sym 72366 basesoc_dat_w[7]
.sym 72370 $abc$35911$n2899
.sym 72374 basesoc_dat_w[6]
.sym 72376 basesoc_dat_w[4]
.sym 72391 basesoc_dat_w[3]
.sym 72396 basesoc_ctrl_reset_reset_r
.sym 72400 basesoc_dat_w[6]
.sym 72413 basesoc_dat_w[7]
.sym 72422 $abc$35911$n2899
.sym 72423 clk12_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72435 $abc$35911$n2936
.sym 72438 serial_tx
.sym 72439 basesoc_dat_w[1]
.sym 72442 basesoc_dat_w[4]
.sym 72444 sys_rst
.sym 72448 user_btn2
.sym 72454 basesoc_timer0_load_storage[14]
.sym 72458 array_muxed0[14]
.sym 72460 $abc$35911$n3437_1
.sym 72471 basesoc_dat_w[2]
.sym 72477 basesoc_uart_tx_fifo_wrport_we
.sym 72479 basesoc_dat_w[3]
.sym 72493 $abc$35911$n2901
.sym 72511 basesoc_uart_tx_fifo_wrport_we
.sym 72526 basesoc_dat_w[2]
.sym 72530 basesoc_dat_w[3]
.sym 72545 $abc$35911$n2901
.sym 72546 clk12_$glb_clk
.sym 72547 sys_rst_$glb_sr
.sym 72548 basesoc_uart_phy_sink_payload_data[7]
.sym 72549 basesoc_uart_phy_sink_payload_data[6]
.sym 72550 basesoc_uart_phy_sink_payload_data[5]
.sym 72551 basesoc_uart_phy_sink_payload_data[4]
.sym 72552 basesoc_uart_phy_sink_payload_data[3]
.sym 72553 basesoc_uart_phy_sink_payload_data[2]
.sym 72554 basesoc_uart_phy_sink_payload_data[1]
.sym 72555 basesoc_uart_phy_sink_payload_data[0]
.sym 72558 basesoc_picorv327[4]
.sym 72559 basesoc_picorv327[8]
.sym 72560 slave_sel[2]
.sym 72563 basesoc_timer0_reload_storage[6]
.sym 72565 $abc$35911$n3355
.sym 72567 basesoc_dat_w[2]
.sym 72568 basesoc_uart_tx_fifo_consume[1]
.sym 72571 $PACKER_VCC_NET
.sym 72575 basesoc_uart_phy_sink_payload_data[2]
.sym 72581 basesoc_ctrl_reset_reset_r
.sym 72682 spiflash_bus_dat_r[17]
.sym 72685 $abc$35911$n3801
.sym 72686 array_muxed1[7]
.sym 72687 basesoc_uart_tx_fifo_consume[0]
.sym 72690 csrbankarray_csrbank3_bitbang_en0_w
.sym 72693 $PACKER_VCC_NET
.sym 72694 basesoc_uart_tx_fifo_produce[1]
.sym 72696 basesoc_dat_w[3]
.sym 72698 $abc$35911$n168
.sym 72704 $abc$35911$n162
.sym 72705 $abc$35911$n2937
.sym 72804 spiflash_bus_dat_r[23]
.sym 72808 $abc$35911$n2723
.sym 72810 $abc$35911$n3
.sym 72815 basesoc_dat_w[6]
.sym 72818 $abc$35911$n170
.sym 72819 $abc$35911$n3362_1
.sym 72820 $abc$35911$n3362_1
.sym 72821 $abc$35911$n2950
.sym 72826 $abc$35911$n2983
.sym 72829 array_muxed0[0]
.sym 72835 user_btn1
.sym 72837 $abc$35911$n2950
.sym 72838 $abc$35911$n5879
.sym 72843 $abc$35911$n5891
.sym 72850 spiflash_i
.sym 72861 sys_rst
.sym 72865 $abc$35911$n5889
.sym 72866 $abc$35911$n5883
.sym 72868 spiflash_i
.sym 72871 sys_rst
.sym 72881 sys_rst
.sym 72882 user_btn1
.sym 72883 $abc$35911$n5879
.sym 72887 user_btn1
.sym 72888 sys_rst
.sym 72889 $abc$35911$n5883
.sym 72892 user_btn1
.sym 72893 $abc$35911$n5891
.sym 72895 sys_rst
.sym 72910 $abc$35911$n5889
.sym 72911 user_btn1
.sym 72912 sys_rst
.sym 72914 $abc$35911$n2950
.sym 72915 clk12_$glb_clk
.sym 72927 $abc$35911$n2923
.sym 72929 $abc$35911$n5891
.sym 72934 $abc$35911$n5879
.sym 72939 $abc$35911$n170
.sym 72941 $abc$35911$n3437_1
.sym 72943 array_muxed0[20]
.sym 72945 basesoc_dat_w[7]
.sym 72946 array_muxed0[14]
.sym 72947 sys_rst
.sym 72949 $abc$35911$n3811_1
.sym 72950 array_muxed0[18]
.sym 72951 $abc$35911$n5889
.sym 72952 $abc$35911$n5883
.sym 72960 $abc$35911$n2929_1
.sym 72961 $abc$35911$n2924
.sym 72962 $abc$35911$n2938
.sym 72963 spiflash_bus_dat_r[7]
.sym 72965 spiflash_bus_dat_r[5]
.sym 72967 slave_sel_r[0]
.sym 72970 spiflash_bus_dat_r[4]
.sym 72971 slave_sel[0]
.sym 72972 $abc$35911$n2930
.sym 72973 slave_sel[1]
.sym 72975 slave_sel_r[0]
.sym 72976 $abc$35911$n2925
.sym 72977 $abc$35911$n2937
.sym 72981 basesoc_bus_wishbone_dat_r[4]
.sym 72986 basesoc_bus_wishbone_dat_r[7]
.sym 72987 slave_sel_r[1]
.sym 72989 basesoc_bus_wishbone_dat_r[5]
.sym 72991 slave_sel_r[0]
.sym 72992 spiflash_bus_dat_r[7]
.sym 72993 slave_sel_r[1]
.sym 72994 basesoc_bus_wishbone_dat_r[7]
.sym 73000 slave_sel[0]
.sym 73003 slave_sel_r[0]
.sym 73004 spiflash_bus_dat_r[4]
.sym 73005 slave_sel_r[1]
.sym 73006 basesoc_bus_wishbone_dat_r[4]
.sym 73009 $abc$35911$n2924
.sym 73010 $abc$35911$n2925
.sym 73017 $abc$35911$n2929_1
.sym 73018 $abc$35911$n2930
.sym 73022 slave_sel[1]
.sym 73027 basesoc_bus_wishbone_dat_r[5]
.sym 73028 slave_sel_r[0]
.sym 73029 slave_sel_r[1]
.sym 73030 spiflash_bus_dat_r[5]
.sym 73034 $abc$35911$n2938
.sym 73035 $abc$35911$n2937
.sym 73038 clk12_$glb_clk
.sym 73039 sys_rst_$glb_sr
.sym 73050 $abc$35911$n2989_1
.sym 73052 $PACKER_VCC_NET
.sym 73054 slave_sel_r[1]
.sym 73057 basesoc_uart_phy_rx_busy
.sym 73059 basesoc_dat_w[2]
.sym 73064 spiflash_bus_dat_r[15]
.sym 73066 spiflash_bus_dat_r[7]
.sym 73068 basesoc_ctrl_reset_reset_r
.sym 73069 spiflash_bus_dat_r[16]
.sym 73075 basesoc_bus_wishbone_dat_r[5]
.sym 73083 spiflash_bus_dat_r[6]
.sym 73085 spiflash_bus_dat_r[4]
.sym 73087 $abc$35911$n2921_1
.sym 73088 spiflash_bus_dat_r[5]
.sym 73089 $abc$35911$n3362_1
.sym 73090 spiflash_bus_dat_r[15]
.sym 73092 spiflash_bus_dat_r[1]
.sym 73093 array_muxed0[21]
.sym 73094 $abc$35911$n3362_1
.sym 73095 $abc$35911$n3355
.sym 73097 array_muxed0[17]
.sym 73099 $abc$35911$n2920
.sym 73100 spiflash_bus_dat_r[3]
.sym 73101 array_muxed0[19]
.sym 73103 array_muxed0[20]
.sym 73106 array_muxed0[14]
.sym 73108 $abc$35911$n2985
.sym 73109 array_muxed0[16]
.sym 73110 array_muxed0[18]
.sym 73111 spiflash_bus_dat_r[2]
.sym 73114 array_muxed0[14]
.sym 73115 $abc$35911$n3355
.sym 73116 spiflash_bus_dat_r[15]
.sym 73117 $abc$35911$n3362_1
.sym 73121 $abc$35911$n2920
.sym 73123 $abc$35911$n2921_1
.sym 73126 array_muxed0[20]
.sym 73127 $abc$35911$n3355
.sym 73128 $abc$35911$n3362_1
.sym 73129 spiflash_bus_dat_r[5]
.sym 73132 $abc$35911$n3355
.sym 73133 array_muxed0[17]
.sym 73134 spiflash_bus_dat_r[2]
.sym 73135 $abc$35911$n3362_1
.sym 73138 $abc$35911$n3362_1
.sym 73139 spiflash_bus_dat_r[3]
.sym 73140 array_muxed0[18]
.sym 73141 $abc$35911$n3355
.sym 73144 $abc$35911$n3355
.sym 73145 $abc$35911$n3362_1
.sym 73146 array_muxed0[21]
.sym 73147 spiflash_bus_dat_r[6]
.sym 73150 $abc$35911$n3362_1
.sym 73151 array_muxed0[16]
.sym 73152 spiflash_bus_dat_r[1]
.sym 73153 $abc$35911$n3355
.sym 73156 $abc$35911$n3355
.sym 73157 array_muxed0[19]
.sym 73158 $abc$35911$n3362_1
.sym 73159 spiflash_bus_dat_r[4]
.sym 73160 $abc$35911$n2985
.sym 73161 clk12_$glb_clk
.sym 73162 sys_rst_$glb_sr
.sym 73174 spiflash_bus_dat_r[22]
.sym 73177 eventmanager_status_w[0]
.sym 73183 $abc$35911$n3236
.sym 73189 basesoc_dat_w[3]
.sym 73197 $abc$35911$n4701_1
.sym 73204 spiflash_bus_dat_r[0]
.sym 73205 array_muxed0[1]
.sym 73213 spiflash_bus_dat_r[18]
.sym 73223 $abc$35911$n3355
.sym 73225 array_muxed0[15]
.sym 73226 $abc$35911$n3362_1
.sym 73230 array_muxed0[2]
.sym 73231 $abc$35911$n2985
.sym 73235 spiflash_bus_dat_r[19]
.sym 73255 array_muxed0[15]
.sym 73256 spiflash_bus_dat_r[0]
.sym 73257 $abc$35911$n3355
.sym 73258 $abc$35911$n3362_1
.sym 73267 array_muxed0[2]
.sym 73268 spiflash_bus_dat_r[19]
.sym 73270 $abc$35911$n3362_1
.sym 73280 spiflash_bus_dat_r[18]
.sym 73281 array_muxed0[1]
.sym 73282 $abc$35911$n3362_1
.sym 73283 $abc$35911$n2985
.sym 73284 clk12_$glb_clk
.sym 73285 sys_rst_$glb_sr
.sym 73298 $abc$35911$n2985
.sym 73301 $abc$35911$n2769
.sym 73302 slave_sel_r[1]
.sym 73304 basesoc_uart_phy_tx_busy
.sym 73308 basesoc_dat_w[1]
.sym 73312 $abc$35911$n3362_1
.sym 73313 csrbankarray_csrbank0_leds_out0_w[4]
.sym 73314 $abc$35911$n2983
.sym 73315 $abc$35911$n2999
.sym 73317 spiflash_bus_dat_r[20]
.sym 73318 spiflash_bus_dat_r[15]
.sym 73320 spiflash_bus_dat_r[18]
.sym 73321 spiflash_bus_dat_r[19]
.sym 73327 spiflash_bus_dat_r[14]
.sym 73329 spiflash_bus_dat_r[22]
.sym 73330 array_muxed0[5]
.sym 73331 $abc$35911$n4552_1
.sym 73332 spiflash_bus_dat_r[20]
.sym 73333 array_muxed0[4]
.sym 73334 $abc$35911$n3227
.sym 73335 $abc$35911$n5745
.sym 73339 spiflash_bus_dat_r[16]
.sym 73341 array_muxed0[13]
.sym 73342 $abc$35911$n3362_1
.sym 73344 basesoc_picorv323[4]
.sym 73345 array_muxed0[0]
.sym 73350 $abc$35911$n4667
.sym 73354 $abc$35911$n2985
.sym 73355 spiflash_bus_dat_r[21]
.sym 73357 spiflash_bus_dat_r[17]
.sym 73358 array_muxed0[3]
.sym 73360 spiflash_bus_dat_r[14]
.sym 73362 $abc$35911$n3362_1
.sym 73363 array_muxed0[13]
.sym 73367 array_muxed0[0]
.sym 73368 spiflash_bus_dat_r[17]
.sym 73369 $abc$35911$n3362_1
.sym 73372 array_muxed0[4]
.sym 73373 spiflash_bus_dat_r[21]
.sym 73374 $abc$35911$n3362_1
.sym 73378 $abc$35911$n5745
.sym 73380 $abc$35911$n3227
.sym 73384 $abc$35911$n3362_1
.sym 73385 spiflash_bus_dat_r[20]
.sym 73386 array_muxed0[3]
.sym 73390 basesoc_picorv323[4]
.sym 73391 $abc$35911$n4552_1
.sym 73392 $abc$35911$n4667
.sym 73396 $abc$35911$n3362_1
.sym 73399 spiflash_bus_dat_r[16]
.sym 73403 spiflash_bus_dat_r[22]
.sym 73404 array_muxed0[5]
.sym 73405 $abc$35911$n3362_1
.sym 73406 $abc$35911$n2985
.sym 73407 clk12_$glb_clk
.sym 73408 sys_rst_$glb_sr
.sym 73420 $abc$35911$n3809
.sym 73421 sys_rst
.sym 73426 $PACKER_VCC_NET
.sym 73427 array_muxed0[10]
.sym 73428 basesoc_ctrl_reset_reset_r
.sym 73429 sys_rst
.sym 73430 $abc$35911$n3227
.sym 73431 basesoc_picorv323[4]
.sym 73432 array_muxed0[11]
.sym 73433 $abc$35911$n3437_1
.sym 73434 picorv32.alu_out_q[31]
.sym 73436 $abc$35911$n2781
.sym 73438 spiflash_bus_dat_r[21]
.sym 73439 basesoc_dat_w[6]
.sym 73441 $abc$35911$n3811_1
.sym 73442 basesoc_dat_w[7]
.sym 73443 sys_rst
.sym 73444 $abc$35911$n5445
.sym 73450 $abc$35911$n2884_1
.sym 73452 $abc$35911$n4674
.sym 73454 $abc$35911$n3230
.sym 73456 $abc$35911$n4702_1
.sym 73459 basesoc_uart_phy_tx_bitcount[0]
.sym 73461 basesoc_dat_w[3]
.sym 73464 basesoc_dat_w[4]
.sym 73467 basesoc_uart_phy_tx_busy
.sym 73468 basesoc_picorv327[1]
.sym 73469 basesoc_picorv328[17]
.sym 73470 basesoc_picorv327[17]
.sym 73471 basesoc_uart_phy_uart_clk_txen
.sym 73473 $abc$35911$n4452_1
.sym 73474 basesoc_picorv328[23]
.sym 73477 $abc$35911$n2929
.sym 73478 $abc$35911$n4454_1
.sym 73479 basesoc_picorv323[1]
.sym 73481 basesoc_picorv327[23]
.sym 73483 $abc$35911$n3230
.sym 73484 basesoc_uart_phy_tx_busy
.sym 73485 basesoc_uart_phy_tx_bitcount[0]
.sym 73486 basesoc_uart_phy_uart_clk_txen
.sym 73489 $abc$35911$n4452_1
.sym 73490 $abc$35911$n4674
.sym 73491 basesoc_picorv328[17]
.sym 73492 basesoc_picorv327[17]
.sym 73495 $abc$35911$n2884_1
.sym 73496 $abc$35911$n4454_1
.sym 73497 basesoc_picorv327[17]
.sym 73498 basesoc_picorv328[17]
.sym 73502 basesoc_dat_w[3]
.sym 73507 basesoc_picorv327[1]
.sym 73508 $abc$35911$n4452_1
.sym 73509 basesoc_picorv323[1]
.sym 73510 $abc$35911$n4454_1
.sym 73513 $abc$35911$n4452_1
.sym 73514 basesoc_picorv327[23]
.sym 73515 basesoc_picorv328[23]
.sym 73516 $abc$35911$n4702_1
.sym 73519 basesoc_picorv327[23]
.sym 73520 $abc$35911$n4454_1
.sym 73521 $abc$35911$n2884_1
.sym 73522 basesoc_picorv328[23]
.sym 73527 basesoc_dat_w[4]
.sym 73529 $abc$35911$n2929
.sym 73530 clk12_$glb_clk
.sym 73531 sys_rst_$glb_sr
.sym 73542 csrbankarray_csrbank2_dat0_w[6]
.sym 73543 $abc$35911$n3580
.sym 73546 $abc$35911$n2763
.sym 73547 basesoc_picorv323[3]
.sym 73548 $abc$35911$n4673
.sym 73550 basesoc_picorv323[3]
.sym 73553 basesoc_picorv323[3]
.sym 73554 $abc$35911$n4521
.sym 73555 basesoc_uart_phy_tx_bitcount[0]
.sym 73558 $abc$35911$n4621_1
.sym 73559 csrbankarray_csrbank0_leds_out0_w[3]
.sym 73560 spiflash_bus_dat_r[16]
.sym 73562 $abc$35911$n4650
.sym 73564 basesoc_picorv323[4]
.sym 73566 basesoc_picorv323[0]
.sym 73567 $abc$35911$n4667
.sym 73573 basesoc_picorv323[0]
.sym 73574 $abc$35911$n4667
.sym 73577 $abc$35911$n2837_1
.sym 73578 basesoc_picorv328[31]
.sym 73579 $abc$35911$n4662
.sym 73580 slave_sel_r[1]
.sym 73581 $abc$35911$n4740
.sym 73583 $abc$35911$n4739
.sym 73584 $abc$35911$n4660
.sym 73586 $abc$35911$n4659
.sym 73587 $abc$35911$n2990_1
.sym 73588 $abc$35911$n4661
.sym 73590 basesoc_picorv323[4]
.sym 73591 spiflash_bus_dat_r[19]
.sym 73593 $abc$35911$n4452_1
.sym 73595 $abc$35911$n4741
.sym 73598 $abc$35911$n4454_1
.sym 73599 $abc$35911$n4487
.sym 73601 $abc$35911$n2884_1
.sym 73602 basesoc_picorv327[31]
.sym 73603 basesoc_picorv327[4]
.sym 73604 basesoc_picorv327[3]
.sym 73606 basesoc_picorv327[31]
.sym 73607 basesoc_picorv328[31]
.sym 73608 $abc$35911$n4454_1
.sym 73609 $abc$35911$n2884_1
.sym 73612 basesoc_picorv327[4]
.sym 73613 basesoc_picorv323[0]
.sym 73615 basesoc_picorv327[3]
.sym 73618 $abc$35911$n4452_1
.sym 73619 $abc$35911$n4740
.sym 73620 basesoc_picorv327[31]
.sym 73621 basesoc_picorv328[31]
.sym 73630 $abc$35911$n4662
.sym 73632 $abc$35911$n4659
.sym 73636 $abc$35911$n4487
.sym 73637 $abc$35911$n4660
.sym 73638 basesoc_picorv323[4]
.sym 73639 $abc$35911$n4661
.sym 73642 $abc$35911$n4741
.sym 73643 $abc$35911$n4667
.sym 73644 $abc$35911$n4661
.sym 73645 $abc$35911$n4739
.sym 73648 $abc$35911$n2990_1
.sym 73649 $abc$35911$n2837_1
.sym 73650 slave_sel_r[1]
.sym 73651 spiflash_bus_dat_r[19]
.sym 73653 clk12_$glb_clk
.sym 73665 $abc$35911$n5692
.sym 73668 basesoc_uart_phy_tx_bitcount[1]
.sym 73670 $abc$35911$n4633
.sym 73671 $abc$35911$n4494_1
.sym 73672 $abc$35911$n4660
.sym 73676 $abc$35911$n4661
.sym 73679 $abc$35911$n3608_1
.sym 73682 $abc$35911$n4579_1
.sym 73684 picorv32.alu_out_q[15]
.sym 73685 $abc$35911$n4487
.sym 73688 basesoc_picorv323[1]
.sym 73690 $abc$35911$n4713_1
.sym 73696 $abc$35911$n4734
.sym 73697 $abc$35911$n4619_1
.sym 73698 $abc$35911$n4579_1
.sym 73699 $abc$35911$n4616_1
.sym 73700 $abc$35911$n4454_1
.sym 73701 $abc$35911$n4736
.sym 73702 $abc$35911$n4592_1
.sym 73703 $abc$35911$n4487
.sym 73704 $abc$35911$n4737
.sym 73705 $abc$35911$n5447
.sym 73707 $abc$35911$n4735
.sym 73709 $abc$35911$n4519
.sym 73712 basesoc_picorv327[30]
.sym 73713 $abc$35911$n4691_1
.sym 73714 $abc$35911$n5445
.sym 73715 $abc$35911$n4452_1
.sym 73717 $abc$35911$n2884_1
.sym 73718 $abc$35911$n4621_1
.sym 73720 basesoc_picorv323[4]
.sym 73722 $abc$35911$n4561_1
.sym 73724 basesoc_picorv323[3]
.sym 73725 basesoc_picorv327[3]
.sym 73726 basesoc_picorv328[30]
.sym 73727 $abc$35911$n4667
.sym 73729 $abc$35911$n4735
.sym 73730 $abc$35911$n4736
.sym 73731 $abc$35911$n4667
.sym 73732 $abc$35911$n4737
.sym 73735 basesoc_picorv323[3]
.sym 73736 $abc$35911$n4454_1
.sym 73737 $abc$35911$n2884_1
.sym 73738 basesoc_picorv327[3]
.sym 73742 $abc$35911$n4619_1
.sym 73743 $abc$35911$n4621_1
.sym 73744 $abc$35911$n4616_1
.sym 73747 basesoc_picorv323[4]
.sym 73748 $abc$35911$n4519
.sym 73749 basesoc_picorv323[3]
.sym 73750 $abc$35911$n4592_1
.sym 73753 $abc$35911$n5447
.sym 73754 $abc$35911$n4487
.sym 73755 $abc$35911$n5445
.sym 73756 $abc$35911$n4561_1
.sym 73759 basesoc_picorv328[30]
.sym 73760 basesoc_picorv327[30]
.sym 73761 $abc$35911$n2884_1
.sym 73762 $abc$35911$n4454_1
.sym 73765 $abc$35911$n4734
.sym 73766 basesoc_picorv328[30]
.sym 73767 basesoc_picorv327[30]
.sym 73768 $abc$35911$n4452_1
.sym 73771 $abc$35911$n4691_1
.sym 73772 $abc$35911$n4667
.sym 73773 basesoc_picorv323[4]
.sym 73774 $abc$35911$n4579_1
.sym 73776 clk12_$glb_clk
.sym 73788 $abc$35911$n2974_1
.sym 73789 picorv32.cpuregs_rs1[11]
.sym 73801 $abc$35911$n5447
.sym 73802 $abc$35911$n2983
.sym 73803 $abc$35911$n2999
.sym 73805 $abc$35911$n3600
.sym 73806 spiflash_bus_dat_r[15]
.sym 73809 spiflash_bus_dat_r[20]
.sym 73810 basesoc_dat_w[6]
.sym 73811 picorv32.alu_out_q[30]
.sym 73812 spiflash_bus_dat_r[18]
.sym 73813 por_rst
.sym 73819 $abc$35911$n4648
.sym 73820 basesoc_picorv327[24]
.sym 73821 $abc$35911$n4711_1
.sym 73822 $abc$35911$n4710_1
.sym 73823 $abc$35911$n4649
.sym 73825 $abc$35911$n4452_1
.sym 73826 $abc$35911$n4645
.sym 73827 $abc$35911$n4618_1
.sym 73828 $abc$35911$n4454_1
.sym 73831 $abc$35911$n4454_1
.sym 73833 $abc$35911$n4712_1
.sym 73834 $abc$35911$n4650
.sym 73835 $abc$35911$n4667
.sym 73836 basesoc_picorv323[4]
.sym 73839 basesoc_picorv327[23]
.sym 73843 basesoc_picorv328[25]
.sym 73845 basesoc_picorv327[13]
.sym 73846 basesoc_picorv327[25]
.sym 73847 basesoc_picorv328[13]
.sym 73848 $abc$35911$n2884_1
.sym 73849 basesoc_picorv323[0]
.sym 73850 $abc$35911$n4713_1
.sym 73852 $abc$35911$n4452_1
.sym 73853 basesoc_picorv328[13]
.sym 73854 $abc$35911$n4649
.sym 73855 basesoc_picorv327[13]
.sym 73858 basesoc_picorv327[24]
.sym 73859 basesoc_picorv327[23]
.sym 73860 basesoc_picorv323[0]
.sym 73864 $abc$35911$n4452_1
.sym 73865 basesoc_picorv328[25]
.sym 73866 basesoc_picorv327[25]
.sym 73867 $abc$35911$n4712_1
.sym 73870 basesoc_picorv323[4]
.sym 73871 $abc$35911$n4667
.sym 73872 $abc$35911$n4618_1
.sym 73876 $abc$35911$n4454_1
.sym 73877 basesoc_picorv328[13]
.sym 73878 $abc$35911$n2884_1
.sym 73879 basesoc_picorv327[13]
.sym 73883 $abc$35911$n4648
.sym 73884 $abc$35911$n4645
.sym 73885 $abc$35911$n4650
.sym 73888 $abc$35911$n2884_1
.sym 73889 $abc$35911$n4454_1
.sym 73890 basesoc_picorv327[25]
.sym 73891 basesoc_picorv328[25]
.sym 73895 $abc$35911$n4711_1
.sym 73896 $abc$35911$n4710_1
.sym 73897 $abc$35911$n4713_1
.sym 73899 clk12_$glb_clk
.sym 73911 $abc$35911$n2936
.sym 73912 $abc$35911$n2998
.sym 73917 $abc$35911$n4512
.sym 73919 $abc$35911$n4454_1
.sym 73920 basesoc_picorv327[0]
.sym 73921 $abc$35911$n4616_1
.sym 73924 $abc$35911$n4454_1
.sym 73930 $abc$35911$n3437_1
.sym 73931 spiflash_bus_dat_r[21]
.sym 73933 $abc$35911$n3811_1
.sym 73934 picorv32.alu_out_q[31]
.sym 73935 sys_rst
.sym 73936 $abc$35911$n3810
.sym 73944 basesoc_picorv327[31]
.sym 73946 $PACKER_GND_NET
.sym 73955 $abc$35911$n6770
.sym 73959 rst1
.sym 73967 basesoc_picorv323[0]
.sym 73984 $PACKER_GND_NET
.sym 73995 rst1
.sym 73999 basesoc_picorv323[0]
.sym 74001 basesoc_picorv327[31]
.sym 74022 clk12_$glb_clk
.sym 74023 $abc$35911$n6770
.sym 74038 picorv32.decoded_imm[4]
.sym 74040 basesoc_picorv327[31]
.sym 74044 por_rst
.sym 74046 $abc$35911$n4518_1
.sym 74048 $abc$35911$n3584_1
.sym 74049 picorv32.instr_jal
.sym 74051 por_rst
.sym 74052 spiflash_bus_dat_r[16]
.sym 74053 basesoc_picorv323[0]
.sym 74058 $abc$35911$n2867_1
.sym 74059 csrbankarray_csrbank0_leds_out0_w[3]
.sym 74065 slave_sel_r[1]
.sym 74068 $abc$35911$n2837_1
.sym 74072 $abc$35911$n2995
.sym 74073 $abc$35911$n2999
.sym 74075 spiflash_bus_dat_r[29]
.sym 74076 $abc$35911$n3003
.sym 74077 $abc$35911$n2975
.sym 74078 spiflash_bus_dat_r[16]
.sym 74080 $abc$35911$n3527_1
.sym 74081 spiflash_bus_dat_r[17]
.sym 74082 basesoc_dat_w[6]
.sym 74084 spiflash_bus_dat_r[18]
.sym 74089 $abc$35911$n2928
.sym 74090 $abc$35911$n3437_1
.sym 74091 spiflash_bus_dat_r[23]
.sym 74092 $abc$35911$n2837_1
.sym 74093 $abc$35911$n3811_1
.sym 74096 $abc$35911$n3810
.sym 74098 $abc$35911$n3527_1
.sym 74099 $abc$35911$n2837_1
.sym 74101 $abc$35911$n2928
.sym 74104 $abc$35911$n2837_1
.sym 74105 slave_sel_r[1]
.sym 74106 $abc$35911$n2975
.sym 74107 spiflash_bus_dat_r[17]
.sym 74110 spiflash_bus_dat_r[16]
.sym 74111 $abc$35911$n2837_1
.sym 74112 slave_sel_r[1]
.sym 74113 $abc$35911$n2999
.sym 74117 slave_sel_r[1]
.sym 74118 spiflash_bus_dat_r[29]
.sym 74122 slave_sel_r[1]
.sym 74123 $abc$35911$n2995
.sym 74124 $abc$35911$n2837_1
.sym 74125 spiflash_bus_dat_r[18]
.sym 74128 $abc$35911$n2837_1
.sym 74129 slave_sel_r[1]
.sym 74130 spiflash_bus_dat_r[23]
.sym 74131 $abc$35911$n3437_1
.sym 74134 $abc$35911$n3810
.sym 74135 $abc$35911$n3811_1
.sym 74137 $abc$35911$n2837_1
.sym 74142 basesoc_dat_w[6]
.sym 74144 $abc$35911$n3003
.sym 74145 clk12_$glb_clk
.sym 74146 sys_rst_$glb_sr
.sym 74158 $abc$35911$n5686
.sym 74159 $abc$35911$n4107
.sym 74160 $abc$35911$n3422
.sym 74161 spiflash_bus_dat_r[29]
.sym 74163 $abc$35911$n2974_1
.sym 74165 $abc$35911$n2998
.sym 74167 picorv32.cpuregs_wrdata[4]
.sym 74168 picorv32.cpuregs_wrdata[18]
.sym 74171 $abc$35911$n3075
.sym 74172 picorv32.alu_out_q[15]
.sym 74173 picorv32.decoded_imm[17]
.sym 74174 $abc$35911$n2954
.sym 74175 picorv32.instr_jal
.sym 74176 $abc$35911$n3876
.sym 74177 picorv32.reg_out[11]
.sym 74178 $abc$35911$n2837_1
.sym 74179 picorv32.is_lui_auipc_jal
.sym 74180 picorv32.decoded_imm_uj[22]
.sym 74181 picorv32.instr_lui
.sym 74182 $abc$35911$n3608_1
.sym 74188 picorv32.decoded_imm_uj[23]
.sym 74190 $abc$35911$n3129_1
.sym 74191 $abc$35911$n3087
.sym 74192 picorv32.mem_rdata_q[31]
.sym 74193 $abc$35911$n3115
.sym 74195 $abc$35911$n3141_1
.sym 74197 $abc$35911$n3072_1
.sym 74199 picorv32.decoded_imm_uj[17]
.sym 74200 $abc$35911$n3075
.sym 74201 picorv32.instr_jal
.sym 74202 picorv32.instr_auipc
.sym 74203 picorv32.decoded_imm_uj[3]
.sym 74204 picorv32.decoded_imm_uj[22]
.sym 74205 $abc$35911$n3085
.sym 74207 picorv32.instr_lui
.sym 74208 picorv32.mem_rdata_q[22]
.sym 74209 picorv32.instr_jal
.sym 74210 $abc$35911$n3077
.sym 74212 picorv32.is_sb_sh_sw
.sym 74218 $abc$35911$n2867_1
.sym 74219 picorv32.decoded_imm_uj[1]
.sym 74221 $abc$35911$n3129_1
.sym 74222 $abc$35911$n2867_1
.sym 74223 picorv32.mem_rdata_q[31]
.sym 74224 picorv32.is_sb_sh_sw
.sym 74227 picorv32.instr_auipc
.sym 74228 $abc$35911$n3077
.sym 74229 picorv32.instr_lui
.sym 74230 picorv32.mem_rdata_q[22]
.sym 74233 picorv32.decoded_imm_uj[1]
.sym 74235 $abc$35911$n3072_1
.sym 74236 picorv32.instr_jal
.sym 74239 $abc$35911$n3087
.sym 74240 picorv32.decoded_imm_uj[23]
.sym 74241 $abc$35911$n3075
.sym 74242 picorv32.instr_jal
.sym 74245 picorv32.mem_rdata_q[31]
.sym 74246 $abc$35911$n2867_1
.sym 74251 $abc$35911$n3141_1
.sym 74252 picorv32.decoded_imm_uj[17]
.sym 74253 $abc$35911$n3075
.sym 74254 picorv32.instr_jal
.sym 74257 picorv32.instr_jal
.sym 74259 picorv32.decoded_imm_uj[3]
.sym 74260 $abc$35911$n3115
.sym 74263 $abc$35911$n3075
.sym 74264 picorv32.instr_jal
.sym 74265 $abc$35911$n3085
.sym 74266 picorv32.decoded_imm_uj[22]
.sym 74267 $abc$35911$n3049_$glb_ce
.sym 74268 clk12_$glb_clk
.sym 74269 $abc$35911$n229_$glb_sr
.sym 74278 $abc$35911$n3075
.sym 74280 $abc$35911$n3430
.sym 74282 picorv32.decoded_imm_uj[23]
.sym 74284 $abc$35911$n2837_1
.sym 74285 $abc$35911$n3087
.sym 74286 picorv32.decoded_imm[16]
.sym 74287 picorv32.decoded_imm_uj[17]
.sym 74288 picorv32.mem_rdata_q[31]
.sym 74289 $abc$35911$n3115
.sym 74290 picorv32.instr_auipc
.sym 74291 picorv32.decoded_imm_uj[3]
.sym 74292 picorv32.decoded_imm[21]
.sym 74293 $abc$35911$n3072_1
.sym 74294 picorv32.mem_rdata_q[22]
.sym 74295 picorv32.decoded_imm[1]
.sym 74296 picorv32.decoded_imm_uj[11]
.sym 74297 $abc$35911$n4112_1
.sym 74298 picorv32.is_sb_sh_sw
.sym 74300 $abc$35911$n3841
.sym 74301 $abc$35911$n3598_1
.sym 74302 spiflash_bus_dat_r[20]
.sym 74303 spiflash_bus_dat_r[15]
.sym 74304 $abc$35911$n3600
.sym 74305 picorv32.decoded_imm[22]
.sym 74311 $abc$35911$n3876
.sym 74313 $abc$35911$n4112_1
.sym 74314 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74316 $abc$35911$n5438_1
.sym 74318 $abc$35911$n3841
.sym 74319 picorv32.cpuregs_wrdata[6]
.sym 74322 picorv32.decoded_imm_uj[11]
.sym 74323 $abc$35911$n5616
.sym 74325 $abc$35911$n4132
.sym 74326 $abc$35911$n4134
.sym 74327 $abc$35911$n3577
.sym 74330 $abc$35911$n3875
.sym 74331 $abc$35911$n3840
.sym 74332 picorv32.cpuregs_wrdata[11]
.sym 74333 $abc$35911$n3829
.sym 74335 picorv32.instr_jal
.sym 74337 $abc$35911$n5615
.sym 74340 picorv32.mem_rdata_q[7]
.sym 74341 $abc$35911$n3829
.sym 74342 picorv32.cpuregs_wrdata[12]
.sym 74344 picorv32.cpuregs_wrdata[12]
.sym 74350 $abc$35911$n3841
.sym 74351 $abc$35911$n3577
.sym 74352 $abc$35911$n3829
.sym 74353 $abc$35911$n3840
.sym 74356 picorv32.decoded_imm_uj[11]
.sym 74357 picorv32.instr_jal
.sym 74358 picorv32.mem_rdata_q[7]
.sym 74359 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74362 $abc$35911$n5615
.sym 74363 $abc$35911$n3577
.sym 74364 $abc$35911$n5616
.sym 74365 $abc$35911$n3829
.sym 74369 picorv32.cpuregs_wrdata[6]
.sym 74374 $abc$35911$n3875
.sym 74375 $abc$35911$n3876
.sym 74376 $abc$35911$n3829
.sym 74377 $abc$35911$n3577
.sym 74380 $abc$35911$n4134
.sym 74381 $abc$35911$n4132
.sym 74382 $abc$35911$n4112_1
.sym 74383 $abc$35911$n5438_1
.sym 74386 picorv32.cpuregs_wrdata[11]
.sym 74391 clk12_$glb_clk
.sym 74393 $abc$35911$n3837
.sym 74394 $abc$35911$n3834
.sym 74395 $abc$35911$n3878
.sym 74396 $abc$35911$n3875
.sym 74397 $abc$35911$n3840
.sym 74398 $abc$35911$n3843
.sym 74399 $abc$35911$n3846
.sym 74400 $abc$35911$n3863
.sym 74405 $abc$35911$n3077
.sym 74406 picorv32.instr_auipc
.sym 74408 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74410 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 74411 $PACKER_VCC_NET
.sym 74413 picorv32.mem_rdata_q[12]
.sym 74414 picorv32.is_sb_sh_sw
.sym 74415 $abc$35911$n3436
.sym 74416 $abc$35911$n2866
.sym 74417 $abc$35911$n3634_1
.sym 74418 $abc$35911$n3416
.sym 74419 spiflash_bus_dat_r[21]
.sym 74420 picorv32.latched_rd[3]
.sym 74421 $abc$35911$n3844
.sym 74422 $abc$35911$n5616
.sym 74423 $abc$35911$n5615
.sym 74424 $abc$35911$n4112_1
.sym 74425 picorv32.latched_rd[4]
.sym 74426 picorv32.mem_rdata_q[7]
.sym 74427 picorv32.latched_rd[2]
.sym 74428 picorv32.cpuregs_rs1[1]
.sym 74435 picorv32.cpuregs_wrdata[10]
.sym 74436 $abc$35911$n4195
.sym 74438 picorv32.cpuregs_wrdata[3]
.sym 74440 $abc$35911$n3577
.sym 74442 $abc$35911$n3577
.sym 74448 $abc$35911$n4112_1
.sym 74449 picorv32.cpuregs_wrdata[4]
.sym 74451 picorv32.cpuregs_wrdata[1]
.sym 74454 $abc$35911$n5443
.sym 74455 $abc$35911$n5692
.sym 74456 $abc$35911$n6618
.sym 74457 $abc$35911$n4174
.sym 74460 $abc$35911$n5733
.sym 74461 $abc$35911$n3829
.sym 74462 $abc$35911$n6616
.sym 74463 $abc$35911$n3843
.sym 74464 $abc$35911$n3844
.sym 74467 picorv32.cpuregs_wrdata[4]
.sym 74473 $abc$35911$n3844
.sym 74474 $abc$35911$n3829
.sym 74475 $abc$35911$n3577
.sym 74476 $abc$35911$n3843
.sym 74482 picorv32.cpuregs_wrdata[1]
.sym 74485 $abc$35911$n4174
.sym 74486 $abc$35911$n5443
.sym 74487 $abc$35911$n4112_1
.sym 74488 $abc$35911$n4195
.sym 74491 $abc$35911$n6618
.sym 74492 $abc$35911$n5733
.sym 74493 $abc$35911$n3829
.sym 74494 $abc$35911$n3577
.sym 74498 picorv32.cpuregs_wrdata[3]
.sym 74504 picorv32.cpuregs_wrdata[10]
.sym 74509 $abc$35911$n6616
.sym 74510 $abc$35911$n3577
.sym 74511 $abc$35911$n5692
.sym 74512 $abc$35911$n3829
.sym 74514 clk12_$glb_clk
.sym 74516 $abc$35911$n3849
.sym 74517 $abc$35911$n5615
.sym 74518 $abc$35911$n6614
.sym 74519 $abc$35911$n6615
.sym 74520 $abc$35911$n6616
.sym 74521 $abc$35911$n6617
.sym 74522 $abc$35911$n6618
.sym 74523 $abc$35911$n3887
.sym 74525 picorv32.decoded_imm_uj[20]
.sym 74526 $abc$35911$n2989_1
.sym 74528 $abc$35911$n3577
.sym 74530 picorv32.instr_jal
.sym 74532 $abc$35911$n4195
.sym 74533 basesoc_dat_w[2]
.sym 74534 $abc$35911$n5733
.sym 74535 $abc$35911$n3447
.sym 74536 $abc$35911$n3577
.sym 74539 $abc$35911$n5702
.sym 74541 picorv32.instr_jal
.sym 74542 $abc$35911$n6772
.sym 74543 picorv32.cpuregs_wrdata[12]
.sym 74544 $abc$35911$n3416
.sym 74545 $abc$35911$n3580
.sym 74546 picorv32.latched_rd[1]
.sym 74547 csrbankarray_csrbank0_leds_out0_w[3]
.sym 74548 $abc$35911$n3867
.sym 74549 picorv32.cpuregs_wrdata[3]
.sym 74550 picorv32.latched_rd[0]
.sym 74551 $abc$35911$n3584_1
.sym 74557 slave_sel_r[1]
.sym 74558 picorv32.cpuregs_wrdata[18]
.sym 74561 $abc$35911$n2979
.sym 74562 $abc$35911$n2837_1
.sym 74564 picorv32.mem_rdata_latched[22]
.sym 74565 slave_sel_r[1]
.sym 74570 $abc$35911$n3427_1
.sym 74573 spiflash_bus_dat_r[15]
.sym 74574 spiflash_bus_dat_r[20]
.sym 74575 $abc$35911$n3417
.sym 74576 $abc$35911$n3527_1
.sym 74579 spiflash_bus_dat_r[21]
.sym 74581 spiflash_bus_dat_r[22]
.sym 74582 $abc$35911$n3431_1
.sym 74586 $abc$35911$n2936
.sym 74587 $abc$35911$n3735
.sym 74591 picorv32.mem_rdata_latched[22]
.sym 74596 $abc$35911$n2837_1
.sym 74597 slave_sel_r[1]
.sym 74598 spiflash_bus_dat_r[20]
.sym 74599 $abc$35911$n3431_1
.sym 74602 spiflash_bus_dat_r[15]
.sym 74603 $abc$35911$n2837_1
.sym 74604 $abc$35911$n2979
.sym 74605 slave_sel_r[1]
.sym 74608 $abc$35911$n2837_1
.sym 74609 $abc$35911$n2936
.sym 74610 $abc$35911$n3527_1
.sym 74614 $abc$35911$n3427_1
.sym 74615 slave_sel_r[1]
.sym 74616 spiflash_bus_dat_r[21]
.sym 74617 $abc$35911$n2837_1
.sym 74622 $abc$35911$n3735
.sym 74626 $abc$35911$n3417
.sym 74627 $abc$35911$n2837_1
.sym 74628 slave_sel_r[1]
.sym 74629 spiflash_bus_dat_r[22]
.sym 74632 picorv32.cpuregs_wrdata[18]
.sym 74637 clk12_$glb_clk
.sym 74639 $abc$35911$n3827
.sym 74640 $abc$35911$n3831
.sym 74641 $abc$35911$n3881
.sym 74642 $abc$35911$n3884
.sym 74643 $abc$35911$n3872
.sym 74644 $abc$35911$n3866
.sym 74645 $abc$35911$n5705
.sym 74646 $abc$35911$n5720
.sym 74647 picorv32.cpuregs_wrdata[2]
.sym 74649 picorv32.cpuregs_rs1[6]
.sym 74651 picorv32.mem_rdata_q[22]
.sym 74652 $abc$35911$n2866
.sym 74653 picorv32.cpuregs_wrdata[5]
.sym 74654 picorv32.cpuregs_wrdata[4]
.sym 74655 picorv32.mem_wordsize[1]
.sym 74657 $abc$35911$n2978_1
.sym 74659 $abc$35911$n4125
.sym 74660 picorv32.cpuregs_wrdata[1]
.sym 74661 picorv32.mem_rdata_q[13]
.sym 74662 picorv32.instr_lui
.sym 74663 picorv32.is_lui_auipc_jal
.sym 74664 $PACKER_VCC_NET
.sym 74665 $abc$35911$n2837_1
.sym 74666 picorv32.cpuregs_wrdata[22]
.sym 74667 picorv32.cpuregs_wrdata[17]
.sym 74668 picorv32.cpuregs_wrdata[0]
.sym 74669 $abc$35911$n3876
.sym 74670 $abc$35911$n6772
.sym 74671 picorv32.cpuregs_wrdata[30]
.sym 74672 picorv32.cpuregs_wrdata[0]
.sym 74673 picorv32.cpuregs_wrdata[26]
.sym 74674 $abc$35911$n3870
.sym 74680 $abc$35911$n3873
.sym 74683 $abc$35911$n3829
.sym 74684 $abc$35911$n3577
.sym 74691 $abc$35911$n3829
.sym 74692 $abc$35911$n3577
.sym 74695 $abc$35911$n3885
.sym 74696 $abc$35911$n5718
.sym 74698 $abc$35911$n2842
.sym 74699 $abc$35911$n3884
.sym 74700 $abc$35911$n3872
.sym 74701 $abc$35911$n2838
.sym 74702 $abc$35911$n5705
.sym 74703 $abc$35911$n5686
.sym 74704 $abc$35911$n3853
.sym 74705 $abc$35911$n5690
.sym 74706 $abc$35911$n5658
.sym 74707 $abc$35911$n2843_1
.sym 74708 $abc$35911$n3867
.sym 74709 $abc$35911$n3866
.sym 74710 $abc$35911$n5682
.sym 74711 $abc$35911$n5613
.sym 74713 $abc$35911$n3885
.sym 74714 $abc$35911$n3577
.sym 74715 $abc$35911$n3829
.sym 74716 $abc$35911$n3884
.sym 74719 $abc$35911$n3577
.sym 74720 $abc$35911$n3829
.sym 74721 $abc$35911$n5686
.sym 74722 $abc$35911$n5690
.sym 74725 $abc$35911$n3866
.sym 74726 $abc$35911$n3829
.sym 74727 $abc$35911$n3577
.sym 74728 $abc$35911$n3867
.sym 74731 $abc$35911$n3853
.sym 74732 $abc$35911$n5613
.sym 74733 $abc$35911$n3577
.sym 74734 $abc$35911$n3829
.sym 74737 $abc$35911$n3873
.sym 74738 $abc$35911$n3829
.sym 74739 $abc$35911$n3872
.sym 74740 $abc$35911$n3577
.sym 74744 $abc$35911$n2842
.sym 74745 $abc$35911$n2838
.sym 74746 $abc$35911$n2843_1
.sym 74749 $abc$35911$n3829
.sym 74750 $abc$35911$n3577
.sym 74751 $abc$35911$n5718
.sym 74752 $abc$35911$n5682
.sym 74755 $abc$35911$n3577
.sym 74756 $abc$35911$n3829
.sym 74757 $abc$35911$n5658
.sym 74758 $abc$35911$n5705
.sym 74762 $abc$35911$n5718
.sym 74763 $abc$35911$n5690
.sym 74764 $abc$35911$n5687
.sym 74765 $abc$35911$n5683
.sym 74766 $abc$35911$n5679
.sym 74767 $abc$35911$n5676
.sym 74768 $abc$35911$n5612
.sym 74769 $abc$35911$n5613
.sym 74773 picorv32.cpuregs_rs1[11]
.sym 74774 $abc$35911$n3873
.sym 74775 picorv32.mem_rdata_latched[2]
.sym 74776 $abc$35911$n2837_1
.sym 74777 picorv32.is_alu_reg_imm
.sym 74778 picorv32.cpuregs_wrdata[31]
.sym 74779 $abc$35911$n3829
.sym 74780 picorv32.cpuregs_wrdata[28]
.sym 74781 picorv32.latched_rd[2]
.sym 74782 $abc$35911$n3626_1
.sym 74783 $PACKER_VCC_NET
.sym 74785 $abc$35911$n3881
.sym 74786 picorv32.cpuregs_wrdata[6]
.sym 74787 picorv32.decoded_imm[1]
.sym 74788 $abc$35911$n3841
.sym 74789 picorv32.cpuregs_rs1[1]
.sym 74790 $abc$35911$n3853
.sym 74791 picorv32.cpuregs_rs1[3]
.sym 74792 $abc$35911$n5658
.sym 74793 $abc$35911$n2837_1
.sym 74794 $abc$35911$n3528_1
.sym 74795 picorv32.cpuregs_rs1[11]
.sym 74796 $abc$35911$n5682
.sym 74797 picorv32.cpuregs_wrdata[19]
.sym 74803 $abc$35911$n3426_1
.sym 74804 $abc$35911$n2919_1
.sym 74806 $abc$35911$n2932_1
.sym 74808 $abc$35911$n2837_1
.sym 74809 picorv32.mem_rdata_latched[1]
.sym 74816 $abc$35911$n2837_1
.sym 74818 $abc$35911$n4108
.sym 74819 picorv32.mem_rdata_latched[2]
.sym 74820 picorv32.mem_rdata_latched[3]
.sym 74822 $abc$35911$n3527_1
.sym 74825 $abc$35911$n2904
.sym 74826 $abc$35911$n4151_1
.sym 74827 $abc$35911$n3809
.sym 74830 $abc$35911$n3527_1
.sym 74833 picorv32.mem_rdata_latched[0]
.sym 74834 picorv32.mem_rdata_q[7]
.sym 74836 $abc$35911$n3527_1
.sym 74837 $abc$35911$n2837_1
.sym 74839 $abc$35911$n2932_1
.sym 74844 picorv32.mem_rdata_latched[0]
.sym 74845 picorv32.mem_rdata_latched[1]
.sym 74848 $abc$35911$n4108
.sym 74850 $abc$35911$n3426_1
.sym 74851 $abc$35911$n4151_1
.sym 74857 picorv32.mem_rdata_latched[2]
.sym 74860 $abc$35911$n2904
.sym 74861 $abc$35911$n3809
.sym 74862 picorv32.mem_rdata_q[7]
.sym 74866 picorv32.mem_rdata_latched[3]
.sym 74867 picorv32.mem_rdata_latched[1]
.sym 74868 picorv32.mem_rdata_latched[0]
.sym 74869 picorv32.mem_rdata_latched[2]
.sym 74874 picorv32.mem_rdata_latched[1]
.sym 74878 $abc$35911$n2919_1
.sym 74879 $abc$35911$n2837_1
.sym 74880 $abc$35911$n3527_1
.sym 74883 clk12_$glb_clk
.sym 74885 $abc$35911$n5603
.sym 74886 $abc$35911$n5604
.sym 74887 $abc$35911$n5605
.sym 74888 $abc$35911$n5610
.sym 74889 $abc$35911$n5606
.sym 74890 $abc$35911$n5607
.sym 74891 $abc$35911$n5614
.sym 74892 $abc$35911$n5656
.sym 74893 picorv32.mem_rdata_latched[7]
.sym 74897 $abc$35911$n4117
.sym 74898 $PACKER_VCC_NET
.sym 74899 picorv32.latched_rd[3]
.sym 74902 picorv32.decoded_rs2[3]
.sym 74903 picorv32.latched_rd[1]
.sym 74904 picorv32.decoded_rs2[4]
.sym 74906 picorv32.instr_lui
.sym 74907 picorv32.cpuregs_wrdata[16]
.sym 74908 $abc$35911$n2866
.sym 74909 picorv32.latched_rd[2]
.sym 74910 $abc$35911$n5616
.sym 74911 picorv32.cpuregs_wrdata[25]
.sym 74913 picorv32.latched_rd[3]
.sym 74914 $abc$35911$n5678
.sym 74915 picorv32.cpuregs_rs1[1]
.sym 74916 picorv32.latched_rd[4]
.sym 74917 picorv32.cpuregs_rs1[3]
.sym 74918 $abc$35911$n3844
.sym 74919 picorv32.cpuregs_rs1[6]
.sym 74920 $abc$35911$n4108
.sym 74927 $abc$35911$n3542
.sym 74928 $abc$35911$n5733
.sym 74929 $abc$35911$n3844
.sym 74930 $abc$35911$n5731
.sym 74931 $abc$35911$n2926
.sym 74933 $abc$35911$n3825
.sym 74934 $abc$35911$n5616
.sym 74938 $abc$35911$n2913_1
.sym 74941 $abc$35911$n3825
.sym 74942 picorv32.mem_rdata_latched[4]
.sym 74944 $abc$35911$n5692
.sym 74945 picorv32.mem_rdata_latched[6]
.sym 74946 $abc$35911$n5606
.sym 74947 $abc$35911$n5730
.sym 74948 $abc$35911$n3841
.sym 74949 picorv32.mem_rdata_latched[5]
.sym 74951 $abc$35911$n5655
.sym 74954 $abc$35911$n5691
.sym 74955 $abc$35911$n5607
.sym 74956 $abc$35911$n5732
.sym 74959 $abc$35911$n3825
.sym 74960 $abc$35911$n3542
.sym 74961 $abc$35911$n5692
.sym 74962 $abc$35911$n5691
.sym 74965 $abc$35911$n5616
.sym 74966 $abc$35911$n3825
.sym 74967 $abc$35911$n3542
.sym 74968 $abc$35911$n5655
.sym 74971 $abc$35911$n5606
.sym 74972 $abc$35911$n3542
.sym 74973 $abc$35911$n3841
.sym 74974 $abc$35911$n3825
.sym 74977 $abc$35911$n5730
.sym 74978 $abc$35911$n3825
.sym 74979 $abc$35911$n3542
.sym 74980 $abc$35911$n5731
.sym 74983 picorv32.mem_rdata_latched[4]
.sym 74984 picorv32.mem_rdata_latched[5]
.sym 74986 picorv32.mem_rdata_latched[6]
.sym 74989 $abc$35911$n2926
.sym 74991 $abc$35911$n2913_1
.sym 74995 $abc$35911$n5607
.sym 74996 $abc$35911$n3542
.sym 74997 $abc$35911$n3825
.sym 74998 $abc$35911$n3844
.sym 75001 $abc$35911$n5732
.sym 75002 $abc$35911$n5733
.sym 75003 $abc$35911$n3542
.sym 75004 $abc$35911$n3825
.sym 75008 $abc$35911$n5667
.sym 75009 $abc$35911$n5655
.sym 75010 $abc$35911$n5701
.sym 75011 $abc$35911$n5703
.sym 75012 $abc$35911$n5691
.sym 75013 $abc$35911$n5730
.sym 75014 $abc$35911$n5732
.sym 75015 $abc$35911$n5794
.sym 75020 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 75021 picorv32.cpuregs_wrdata[14]
.sym 75023 picorv32.mem_rdata_latched[3]
.sym 75024 picorv32.mem_rdata_latched[31]
.sym 75025 picorv32.instr_jalr
.sym 75026 $abc$35911$n5731
.sym 75027 picorv32.decoded_rd[4]
.sym 75028 picorv32.latched_rd[5]
.sym 75029 $abc$35911$n2994
.sym 75030 $abc$35911$n2913_1
.sym 75031 picorv32.latched_rd[0]
.sym 75033 $abc$35911$n5681
.sym 75034 picorv32.latched_rd[0]
.sym 75035 picorv32.cpuregs_wrdata[3]
.sym 75036 $abc$35911$n3416
.sym 75038 picorv32.mem_rdata_q[14]
.sym 75039 csrbankarray_csrbank0_leds_out0_w[3]
.sym 75040 $abc$35911$n3867
.sym 75041 picorv32.cpuregs_rs1[10]
.sym 75042 picorv32.latched_rd[1]
.sym 75043 picorv32.cpuregs_wrdata[12]
.sym 75049 $abc$35911$n5681
.sym 75051 $abc$35911$n4112_1
.sym 75053 picorv32.cpuregs_wrdata[23]
.sym 75054 picorv32.decoded_rs1[0]
.sym 75055 $abc$35911$n4115_1
.sym 75058 $abc$35911$n3542
.sym 75059 $abc$35911$n3825
.sym 75062 $abc$35911$n4116
.sym 75063 picorv32.decoded_rs1[1]
.sym 75064 $abc$35911$n3543
.sym 75066 $abc$35911$n3528_1
.sym 75070 $abc$35911$n5682
.sym 75071 picorv32.cpuregs_wrdata[30]
.sym 75072 picorv32.cpuregs_wrdata[24]
.sym 75075 $abc$35911$n2974_1
.sym 75078 picorv32.cpuregs_wrdata[16]
.sym 75079 $abc$35911$n4117
.sym 75080 $abc$35911$n4108
.sym 75085 picorv32.cpuregs_wrdata[24]
.sym 75088 picorv32.decoded_rs1[0]
.sym 75089 $abc$35911$n3543
.sym 75090 picorv32.decoded_rs1[1]
.sym 75096 picorv32.cpuregs_wrdata[16]
.sym 75101 $abc$35911$n4112_1
.sym 75102 $abc$35911$n4117
.sym 75103 $abc$35911$n4115_1
.sym 75106 $abc$35911$n3542
.sym 75107 $abc$35911$n3825
.sym 75108 $abc$35911$n5681
.sym 75109 $abc$35911$n5682
.sym 75115 picorv32.cpuregs_wrdata[23]
.sym 75118 $abc$35911$n4116
.sym 75119 $abc$35911$n3528_1
.sym 75120 $abc$35911$n4108
.sym 75121 $abc$35911$n2974_1
.sym 75127 picorv32.cpuregs_wrdata[30]
.sym 75129 clk12_$glb_clk
.sym 75131 $abc$35911$n5611
.sym 75132 $abc$35911$n5609
.sym 75133 $abc$35911$n5608
.sym 75134 $abc$35911$n4875
.sym 75135 $abc$35911$n4877
.sym 75136 $abc$35911$n4777
.sym 75137 $abc$35911$n5657
.sym 75138 $abc$35911$n5677
.sym 75144 $PACKER_VCC_NET
.sym 75145 $abc$35911$n4112_1
.sym 75146 $abc$35911$n5703
.sym 75147 $abc$35911$n3825
.sym 75148 $abc$35911$n5794
.sym 75149 $abc$35911$n3452_1
.sym 75150 $abc$35911$n5667
.sym 75151 picorv32.cpuregs_wrdata[4]
.sym 75152 picorv32.decoded_imm[0]
.sym 75153 picorv32.cpuregs_wrdata[1]
.sym 75157 picorv32.cpuregs_wrdata[30]
.sym 75158 $abc$35911$n6772
.sym 75159 picorv32.cpuregs_wrdata[26]
.sym 75160 picorv32.cpuregs_wrdata[0]
.sym 75161 picorv32.cpuregs_wrdata[22]
.sym 75162 $abc$35911$n229
.sym 75163 picorv32.latched_rd[2]
.sym 75165 picorv32.cpuregs_wrdata[17]
.sym 75166 $abc$35911$n3870
.sym 75172 $abc$35911$n5678
.sym 75173 $abc$35911$n3825
.sym 75174 $abc$35911$n5686
.sym 75179 $abc$35911$n3832
.sym 75181 $abc$35911$n3542
.sym 75182 $abc$35911$n3853
.sym 75184 $abc$35911$n3867
.sym 75189 $abc$35911$n5685
.sym 75190 $abc$35911$n3870
.sym 75193 $abc$35911$n3869
.sym 75194 $abc$35911$n5657
.sym 75195 $abc$35911$n5677
.sym 75197 $abc$35911$n5609
.sym 75199 $abc$35911$n4875
.sym 75200 $abc$35911$n3885
.sym 75201 $abc$35911$n4777
.sym 75202 $abc$35911$n5658
.sym 75203 $abc$35911$n3852
.sym 75205 $abc$35911$n3870
.sym 75206 $abc$35911$n3825
.sym 75207 $abc$35911$n3542
.sym 75208 $abc$35911$n3869
.sym 75211 $abc$35911$n3825
.sym 75212 $abc$35911$n5678
.sym 75213 $abc$35911$n5677
.sym 75214 $abc$35911$n3542
.sym 75217 $abc$35911$n3542
.sym 75218 $abc$35911$n3825
.sym 75219 $abc$35911$n5686
.sym 75220 $abc$35911$n5685
.sym 75223 $abc$35911$n3825
.sym 75224 $abc$35911$n4875
.sym 75225 $abc$35911$n3885
.sym 75226 $abc$35911$n3542
.sym 75229 $abc$35911$n3542
.sym 75230 $abc$35911$n3825
.sym 75231 $abc$35911$n5609
.sym 75232 $abc$35911$n3832
.sym 75235 $abc$35911$n3825
.sym 75236 $abc$35911$n5657
.sym 75237 $abc$35911$n5658
.sym 75238 $abc$35911$n3542
.sym 75241 $abc$35911$n3852
.sym 75242 $abc$35911$n3825
.sym 75243 $abc$35911$n3542
.sym 75244 $abc$35911$n3853
.sym 75247 $abc$35911$n3825
.sym 75248 $abc$35911$n3542
.sym 75249 $abc$35911$n3867
.sym 75250 $abc$35911$n4777
.sym 75254 $abc$35911$n5681
.sym 75255 $abc$35911$n5685
.sym 75256 $abc$35911$n5689
.sym 75257 $abc$35911$n5719
.sym 75258 $abc$35911$n5721
.sym 75259 $abc$35911$n3869
.sym 75260 $abc$35911$n3823
.sym 75261 $abc$35911$n3852
.sym 75264 $abc$35911$n2974_1
.sym 75266 picorv32.cpuregs_wrdata[31]
.sym 75267 $abc$35911$n255
.sym 75268 picorv32.mem_rdata_latched[5]
.sym 75270 picorv32.latched_rd[2]
.sym 75272 picorv32.cpuregs_wrdata[28]
.sym 75273 picorv32.latched_rd[2]
.sym 75274 picorv32.decoded_rs1[1]
.sym 75275 $PACKER_VCC_NET
.sym 75276 picorv32.mem_rdata_latched[6]
.sym 75277 $abc$35911$n3825
.sym 75288 $abc$35911$n5658
.sym 75289 picorv32.cpuregs_wrdata[19]
.sym 75297 $abc$35911$n4177
.sym 75298 picorv32.latched_is_lu
.sym 75301 picorv32.cpuregs_wrdata[25]
.sym 75304 $abc$35911$n2994
.sym 75307 $abc$35911$n3426_1
.sym 75311 $abc$35911$n2998
.sym 75313 $abc$35911$n2989_1
.sym 75316 $abc$35911$n3529
.sym 75319 picorv32.cpuregs_wrdata[26]
.sym 75321 picorv32.cpuregs_wrdata[22]
.sym 75324 $abc$35911$n3529
.sym 75325 $abc$35911$n4175_1
.sym 75328 $abc$35911$n3529
.sym 75329 picorv32.latched_is_lu
.sym 75331 $abc$35911$n3426_1
.sym 75335 picorv32.cpuregs_wrdata[25]
.sym 75343 picorv32.cpuregs_wrdata[22]
.sym 75346 $abc$35911$n3529
.sym 75347 $abc$35911$n2998
.sym 75348 picorv32.latched_is_lu
.sym 75355 picorv32.cpuregs_wrdata[26]
.sym 75358 $abc$35911$n3529
.sym 75359 $abc$35911$n2989_1
.sym 75360 picorv32.latched_is_lu
.sym 75365 picorv32.latched_is_lu
.sym 75366 $abc$35911$n2994
.sym 75367 $abc$35911$n3529
.sym 75371 $abc$35911$n4177
.sym 75372 $abc$35911$n4175_1
.sym 75375 clk12_$glb_clk
.sym 75390 $abc$35911$n3823
.sym 75392 $abc$35911$n5719
.sym 75393 $abc$35911$n4177
.sym 75394 picorv32.latched_is_lu
.sym 75395 $abc$35911$n4275_1
.sym 75396 picorv32.cpuregs_wrdata[16]
.sym 75397 picorv32.latched_rd[3]
.sym 75399 $PACKER_VCC_NET
.sym 75401 $abc$35911$n5689
.sym 75405 $abc$35911$n5721
.sym 75408 picorv32.latched_rd[4]
.sym 75421 basesoc_dat_w[2]
.sym 75427 picorv32.latched_is_lu
.sym 75429 $abc$35911$n2929
.sym 75439 $abc$35911$n2974_1
.sym 75445 $abc$35911$n3529
.sym 75470 picorv32.latched_is_lu
.sym 75471 $abc$35911$n2974_1
.sym 75472 $abc$35911$n3529
.sym 75488 basesoc_dat_w[2]
.sym 75497 $abc$35911$n2929
.sym 75498 clk12_$glb_clk
.sym 75499 sys_rst_$glb_sr
.sym 75523 picorv32.latched_is_lu
.sym 75531 csrbankarray_csrbank0_leds_out0_w[3]
.sym 75533 csrbankarray_csrbank0_leds_out0_w[2]
.sym 75651 $abc$35911$n229
.sym 75661 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75668 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75671 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75679 csrbankarray_csrbank0_leds_out0_w[0]
.sym 75687 csrbankarray_csrbank0_leds_out0_w[1]
.sym 75697 $abc$35911$n3049
.sym 75698 $PACKER_VCC_NET
.sym 75707 $PACKER_VCC_NET
.sym 75710 $abc$35911$n3049
.sym 75731 $PACKER_VCC_NET
.sym 75757 user_btn1
.sym 75803 basesoc_timer0_reload_storage[20]
.sym 75842 array_muxed0[14]
.sym 75846 spram_datain10[10]
.sym 75848 $abc$35911$n2937
.sym 75943 basesoc_timer0_reload_storage[18]
.sym 75983 basesoc_dat_w[4]
.sym 75985 basesoc_dat_w[1]
.sym 75990 user_btn0
.sym 75993 array_muxed2[1]
.sym 75999 $abc$35911$n3814
.sym 76000 $abc$35911$n2859
.sym 76039 basesoc_uart_phy_tx_reg[4]
.sym 76040 basesoc_uart_phy_tx_reg[2]
.sym 76041 basesoc_uart_phy_tx_reg[0]
.sym 76042 basesoc_uart_phy_tx_reg[6]
.sym 76043 basesoc_uart_phy_tx_reg[3]
.sym 76044 basesoc_uart_phy_tx_reg[7]
.sym 76045 basesoc_uart_phy_tx_reg[5]
.sym 76046 basesoc_uart_phy_tx_reg[1]
.sym 76082 basesoc_timer0_reload_storage[18]
.sym 76085 array_muxed0[14]
.sym 76087 user_btn0
.sym 76090 $abc$35911$n2909
.sym 76092 array_muxed0[14]
.sym 76093 basesoc_uart_phy_sink_payload_data[7]
.sym 76095 basesoc_dat_w[2]
.sym 76097 basesoc_uart_phy_sink_payload_data[5]
.sym 76099 basesoc_uart_phy_sink_payload_data[4]
.sym 76101 basesoc_uart_phy_sink_payload_data[3]
.sym 76102 $abc$35911$n2905
.sym 76103 basesoc_dat_w[5]
.sym 76143 basesoc_uart_tx_fifo_produce[2]
.sym 76144 basesoc_uart_tx_fifo_produce[3]
.sym 76145 $abc$35911$n2859
.sym 76146 basesoc_uart_tx_fifo_produce[0]
.sym 76147 $abc$35911$n2766
.sym 76148 $abc$35911$n2981
.sym 76183 array_muxed0[10]
.sym 76187 spiflash_miso
.sym 76188 user_btn0
.sym 76192 basesoc_uart_phy_sink_payload_data[2]
.sym 76196 basesoc_uart_phy_sink_payload_data[1]
.sym 76197 basesoc_picorv327[16]
.sym 76198 basesoc_uart_tx_fifo_wrport_we
.sym 76200 $abc$35911$n3362_1
.sym 76202 basesoc_uart_phy_sink_payload_data[6]
.sym 76206 basesoc_uart_tx_fifo_do_read
.sym 76213 $abc$35911$n6668
.sym 76215 $PACKER_VCC_NET
.sym 76221 $abc$35911$n6668
.sym 76222 basesoc_uart_tx_fifo_consume[1]
.sym 76223 $PACKER_VCC_NET
.sym 76229 basesoc_uart_tx_fifo_do_read
.sym 76232 basesoc_uart_tx_fifo_consume[0]
.sym 76237 basesoc_uart_tx_fifo_consume[2]
.sym 76238 basesoc_uart_tx_fifo_consume[3]
.sym 76245 basesoc_uart_tx_fifo_consume[2]
.sym 76246 basesoc_uart_tx_fifo_consume[3]
.sym 76248 basesoc_uart_tx_fifo_consume[0]
.sym 76251 $PACKER_VCC_NET
.sym 76252 $PACKER_VCC_NET
.sym 76253 $PACKER_VCC_NET
.sym 76254 $PACKER_VCC_NET
.sym 76255 $PACKER_VCC_NET
.sym 76256 $PACKER_VCC_NET
.sym 76257 $abc$35911$n6668
.sym 76258 $abc$35911$n6668
.sym 76259 basesoc_uart_tx_fifo_consume[0]
.sym 76260 basesoc_uart_tx_fifo_consume[1]
.sym 76262 basesoc_uart_tx_fifo_consume[2]
.sym 76263 basesoc_uart_tx_fifo_consume[3]
.sym 76270 clk12_$glb_clk
.sym 76271 basesoc_uart_tx_fifo_do_read
.sym 76272 $PACKER_VCC_NET
.sym 76286 basesoc_uart_tx_fifo_produce[1]
.sym 76289 sys_rst
.sym 76290 $abc$35911$n2981
.sym 76299 basesoc_timer0_load_storage[13]
.sym 76303 basesoc_uart_phy_sink_payload_data[0]
.sym 76305 $abc$35911$n2766
.sym 76307 $abc$35911$n3817
.sym 76313 basesoc_dat_w[6]
.sym 76315 basesoc_dat_w[4]
.sym 76317 basesoc_uart_tx_fifo_produce[1]
.sym 76318 basesoc_uart_tx_fifo_produce[0]
.sym 76321 basesoc_dat_w[7]
.sym 76323 basesoc_uart_tx_fifo_produce[2]
.sym 76324 basesoc_uart_tx_fifo_produce[3]
.sym 76325 basesoc_dat_w[1]
.sym 76326 $PACKER_VCC_NET
.sym 76329 basesoc_ctrl_reset_reset_r
.sym 76331 $abc$35911$n6668
.sym 76332 basesoc_dat_w[5]
.sym 76334 basesoc_dat_w[3]
.sym 76335 basesoc_dat_w[2]
.sym 76339 $abc$35911$n6668
.sym 76340 basesoc_uart_tx_fifo_wrport_we
.sym 76347 $abc$35911$n116
.sym 76353 $abc$35911$n6668
.sym 76354 $abc$35911$n6668
.sym 76355 $abc$35911$n6668
.sym 76356 $abc$35911$n6668
.sym 76357 $abc$35911$n6668
.sym 76358 $abc$35911$n6668
.sym 76359 $abc$35911$n6668
.sym 76360 $abc$35911$n6668
.sym 76361 basesoc_uart_tx_fifo_produce[0]
.sym 76362 basesoc_uart_tx_fifo_produce[1]
.sym 76364 basesoc_uart_tx_fifo_produce[2]
.sym 76365 basesoc_uart_tx_fifo_produce[3]
.sym 76372 clk12_$glb_clk
.sym 76373 basesoc_uart_tx_fifo_wrport_we
.sym 76374 basesoc_ctrl_reset_reset_r
.sym 76375 basesoc_dat_w[1]
.sym 76376 basesoc_dat_w[2]
.sym 76377 basesoc_dat_w[3]
.sym 76378 basesoc_dat_w[4]
.sym 76379 basesoc_dat_w[5]
.sym 76380 basesoc_dat_w[6]
.sym 76381 basesoc_dat_w[7]
.sym 76382 $PACKER_VCC_NET
.sym 76387 basesoc_dat_w[7]
.sym 76389 basesoc_uart_tx_fifo_consume[1]
.sym 76390 array_muxed1[3]
.sym 76392 array_muxed0[0]
.sym 76395 csrbankarray_csrbank3_bitbang_en0_w
.sym 76397 basesoc_dat_w[6]
.sym 76407 $abc$35911$n3814
.sym 76409 $abc$35911$n2899
.sym 76449 spiflash_bus_dat_r[25]
.sym 76452 spiflash_bus_dat_r[24]
.sym 76453 spiflash_mosi
.sym 76502 basesoc_timer0_eventmanager_storage
.sym 76504 spiflash_bus_dat_r[24]
.sym 76507 csrbankarray_csrbank3_bitbang_en0_w
.sym 76512 $abc$35911$n2933_1
.sym 76550 $abc$35911$n5859
.sym 76551 waittimer1_count[0]
.sym 76591 spiflash_miso
.sym 76592 spiflash_mosi
.sym 76593 basesoc_picorv323[0]
.sym 76596 spiflash_bus_dat_r[7]
.sym 76600 array_muxed1[15]
.sym 76604 $abc$35911$n3362_1
.sym 76609 $abc$35911$n2921
.sym 76611 sys_rst
.sym 76653 $abc$35911$n2950
.sym 76654 $abc$35911$n128
.sym 76693 $abc$35911$n3028
.sym 76695 eventmanager_status_w[1]
.sym 76696 sys_rst
.sym 76697 $abc$35911$n168
.sym 76699 basesoc_picorv323[2]
.sym 76703 $abc$35911$n162
.sym 76707 basesoc_timer0_load_storage[13]
.sym 76714 $abc$35911$n2983
.sym 76715 $abc$35911$n3817
.sym 76753 $abc$35911$n4522
.sym 76755 basesoc_timer0_load_storage[10]
.sym 76757 $abc$35911$n2985
.sym 76760 basesoc_timer0_load_storage[13]
.sym 76795 $abc$35911$n2955
.sym 76796 basesoc_uart_phy_uart_clk_rxen
.sym 76797 array_muxed0[0]
.sym 76798 $abc$35911$n128
.sym 76799 csrbankarray_csrbank3_bitbang0_w[1]
.sym 76804 $abc$35911$n170
.sym 76805 csrbankarray_csrbank3_bitbang0_w[3]
.sym 76806 $abc$35911$n2950
.sym 76807 $abc$35911$n2950
.sym 76808 csrbankarray_csrbank2_dat0_w[4]
.sym 76813 slave_sel_r[1]
.sym 76815 $abc$35911$n3814
.sym 76816 $abc$35911$n4522
.sym 76817 $abc$35911$n2899
.sym 76855 spiflash_bus_dat_r[9]
.sym 76856 spiflash_bus_dat_r[8]
.sym 76857 spiflash_bus_dat_r[11]
.sym 76858 spiflash_bus_dat_r[16]
.sym 76859 spiflash_bus_dat_r[14]
.sym 76860 spiflash_bus_dat_r[13]
.sym 76861 spiflash_bus_dat_r[10]
.sym 76862 spiflash_bus_dat_r[12]
.sym 76900 $abc$35911$n5889
.sym 76904 $abc$35911$n5883
.sym 76911 $abc$35911$n4523
.sym 76912 spiflash_bus_dat_r[24]
.sym 76913 $abc$35911$n2985
.sym 76914 basesoc_timer0_eventmanager_storage
.sym 76917 spiflash_bus_dat_r[31]
.sym 76918 $abc$35911$n2884_1
.sym 76920 spiflash_bus_dat_r[8]
.sym 76957 $abc$35911$n4489
.sym 76958 $abc$35911$n2763
.sym 76959 picorv32.alu_out_q[1]
.sym 76960 $abc$35911$n4493
.sym 76961 $abc$35911$n4672
.sym 76962 picorv32.alu_out_q[7]
.sym 76963 picorv32.alu_out_q[17]
.sym 76964 picorv32.alu_out_q[23]
.sym 76999 basesoc_ctrl_reset_reset_r
.sym 77002 spiflash_bus_dat_r[16]
.sym 77006 $abc$35911$n3043
.sym 77007 picorv32.decoded_imm[4]
.sym 77010 $abc$35911$n4621_1
.sym 77011 basesoc_picorv323[2]
.sym 77014 picorv32.alu_out_q[7]
.sym 77015 $abc$35911$n4501
.sym 77017 $abc$35911$n2921
.sym 77018 picorv32.alu_out_q[23]
.sym 77019 sys_rst
.sym 77020 array_muxed0[6]
.sym 77021 array_muxed0[8]
.sym 77059 $abc$35911$n4499
.sym 77060 $abc$35911$n4492_1
.sym 77061 basesoc_timer0_eventmanager_storage
.sym 77062 $abc$35911$n4547_1
.sym 77063 $abc$35911$n4548
.sym 77064 $abc$35911$n4495
.sym 77065 $abc$35911$n4491
.sym 77066 $abc$35911$n4490_1
.sym 77099 picorv32.cpuregs_wrdata[15]
.sym 77100 $PACKER_VCC_NET
.sym 77104 $abc$35911$n4701_1
.sym 77106 basesoc_picorv323[4]
.sym 77112 $abc$35911$n2940
.sym 77116 $abc$35911$n3817
.sym 77119 basesoc_uart_phy_storage[30]
.sym 77123 $abc$35911$n4606_1
.sym 77161 $abc$35911$n4508
.sym 77162 basesoc_uart_phy_storage[30]
.sym 77163 $abc$35911$n4503
.sym 77164 $abc$35911$n4502_1
.sym 77165 $abc$35911$n4577_1
.sym 77166 basesoc_uart_phy_storage[31]
.sym 77167 $abc$35911$n4498_1
.sym 77168 $abc$35911$n4504
.sym 77212 $abc$35911$n3600
.sym 77218 basesoc_uart_phy_storage[31]
.sym 77219 $abc$35911$n3814
.sym 77220 $abc$35911$n3588
.sym 77223 csrbankarray_csrbank2_dat0_w[4]
.sym 77224 $abc$35911$n4487
.sym 77225 basesoc_picorv327[2]
.sym 77226 slave_sel_r[1]
.sym 77263 $abc$35911$n4505_1
.sym 77264 $abc$35911$n4576_1
.sym 77265 csrbankarray_csrbank2_dat0_w[4]
.sym 77266 $abc$35911$n4507
.sym 77267 $abc$35911$n4618_1
.sym 77268 $abc$35911$n4578
.sym 77269 $abc$35911$n4617
.sym 77270 $abc$35911$n4616_1
.sym 77306 basesoc_dat_w[6]
.sym 77307 $abc$35911$n3810
.sym 77315 basesoc_dat_w[7]
.sym 77317 spiflash_bus_dat_r[8]
.sym 77318 $abc$35911$n3596_1
.sym 77321 basesoc_picorv327[15]
.sym 77324 spiflash_bus_dat_r[31]
.sym 77325 $abc$35911$n3582
.sym 77327 $abc$35911$n2989_1
.sym 77328 spiflash_bus_dat_r[24]
.sym 77365 $abc$35911$n4516
.sym 77366 $abc$35911$n4575
.sym 77367 $abc$35911$n4646
.sym 77368 $abc$35911$n4645
.sym 77369 $abc$35911$n4509
.sym 77370 $abc$35911$n4520
.sym 77371 $abc$35911$n4515
.sym 77372 $abc$35911$n3813
.sym 77407 picorv32.alu_out_q[11]
.sym 77411 por_rst
.sym 77412 basesoc_picorv323[4]
.sym 77414 $abc$35911$n4667
.sym 77415 picorv32.decoded_imm[4]
.sym 77418 basesoc_picorv323[4]
.sym 77426 sys_rst
.sym 77427 basesoc_picorv327[27]
.sym 77428 basesoc_picorv323[4]
.sym 77429 sys_rst
.sym 77467 spiflash_bus_dat_r[27]
.sym 77468 spiflash_bus_dat_r[29]
.sym 77469 $abc$35911$n3421_1
.sym 77470 spiflash_bus_dat_r[31]
.sym 77471 spiflash_bus_dat_r[30]
.sym 77472 spiflash_bus_dat_r[28]
.sym 77473 spiflash_bus_dat_r[26]
.sym 77474 $abc$35911$n2958_1
.sym 77511 $abc$35911$n4487
.sym 77513 $abc$35911$n4579_1
.sym 77517 $abc$35911$n2837_1
.sym 77519 basesoc_picorv323[1]
.sym 77521 $abc$35911$n2967
.sym 77523 basesoc_picorv327[25]
.sym 77524 basesoc_picorv327[30]
.sym 77525 basesoc_picorv327[29]
.sym 77526 picorv32.decoded_imm[2]
.sym 77527 $abc$35911$n3077
.sym 77530 $abc$35911$n2962_1
.sym 77531 $abc$35911$n3813
.sym 77532 $abc$35911$n3817
.sym 77569 picorv32.decoded_imm[21]
.sym 77570 $abc$35911$n2950_1
.sym 77571 $abc$35911$n3816
.sym 77572 $abc$35911$n3083
.sym 77573 $abc$35911$n2963
.sym 77574 picorv32.decoded_imm[16]
.sym 77575 $abc$35911$n2967
.sym 77576 $abc$35911$n2971
.sym 77610 picorv32.cpuregs_wrdata[18]
.sym 77611 $abc$35911$n2837_1
.sym 77615 $abc$35911$n4112_1
.sym 77617 por_rst
.sym 77620 $abc$35911$n2983
.sym 77623 slave_sel_r[1]
.sym 77624 $abc$35911$n2963
.sym 77625 picorv32.decoded_imm[12]
.sym 77626 picorv32.decoded_imm[16]
.sym 77627 $PACKER_VCC_NET
.sym 77628 $abc$35911$n3978
.sym 77629 picorv32.instr_jal
.sym 77630 $abc$35911$n3594
.sym 77631 picorv32.reg_out[17]
.sym 77632 $abc$35911$n3588
.sym 77633 $abc$35911$n2958_1
.sym 77634 $PACKER_VCC_NET
.sym 77671 $abc$35911$n4133_1
.sym 77672 $abc$35911$n4196
.sym 77673 picorv32.decoded_imm[2]
.sym 77674 $abc$35911$n4132
.sym 77675 picorv32.decoded_imm[24]
.sym 77676 picorv32.decoded_imm[13]
.sym 77677 $abc$35911$n3131
.sym 77678 picorv32.decoded_imm[12]
.sym 77716 sys_rst
.sym 77724 $abc$35911$n3816
.sym 77725 $abc$35911$n3582
.sym 77726 picorv32.decoded_imm[24]
.sym 77727 picorv32.cpuregs_wrdata[8]
.sym 77728 picorv32.decoded_imm[13]
.sym 77729 $abc$35911$n2994
.sym 77731 picorv32.decoded_imm[20]
.sym 77732 picorv32.decoded_imm_uj[2]
.sym 77733 $abc$35911$n3596_1
.sym 77735 $abc$35911$n2989_1
.sym 77736 $abc$35911$n3528_1
.sym 77773 $abc$35911$n3076_1
.sym 77774 picorv32.decoded_imm[20]
.sym 77775 $abc$35911$n3596_1
.sym 77776 $abc$35911$n3594
.sym 77777 $abc$35911$n3588
.sym 77778 $abc$35911$n4195
.sym 77779 $abc$35911$n3582
.sym 77780 picorv32.decoded_imm[19]
.sym 77813 picorv32.cpuregs_wrdata[9]
.sym 77815 picorv32.instr_jal
.sym 77816 picorv32.mem_rdata_q[13]
.sym 77818 $abc$35911$n2867_1
.sym 77819 por_rst
.sym 77820 picorv32.decoded_imm[12]
.sym 77821 picorv32.decoded_imm[0]
.sym 77822 picorv32.instr_jal
.sym 77823 picorv32.instr_lui
.sym 77826 picorv32.decoded_imm_uj[12]
.sym 77827 $abc$35911$n3972
.sym 77828 $abc$35911$n3075
.sym 77829 $abc$35911$n3970
.sym 77830 $abc$35911$n4201
.sym 77831 $abc$35911$n5683
.sym 77833 picorv32.mem_wordsize[1]
.sym 77835 $abc$35911$n3576
.sym 77836 $abc$35911$n4108
.sym 77837 picorv32.decoded_imm_uj[2]
.sym 77838 picorv32.mem_rdata_latched[21]
.sym 77846 $abc$35911$n3970
.sym 77852 $abc$35911$n3972
.sym 77855 $abc$35911$n3978
.sym 77856 $PACKER_VCC_NET
.sym 77859 $abc$35911$n3976
.sym 77860 picorv32.cpuregs_wrdata[15]
.sym 77861 $PACKER_VCC_NET
.sym 77862 picorv32.cpuregs_wrdata[11]
.sym 77863 picorv32.cpuregs_wrdata[10]
.sym 77864 $abc$35911$n6772
.sym 77865 picorv32.cpuregs_wrdata[8]
.sym 77866 $abc$35911$n3974
.sym 77867 picorv32.cpuregs_wrdata[13]
.sym 77868 $abc$35911$n3979
.sym 77870 picorv32.cpuregs_wrdata[14]
.sym 77872 $abc$35911$n6772
.sym 77873 picorv32.cpuregs_wrdata[9]
.sym 77874 picorv32.cpuregs_wrdata[12]
.sym 77875 $abc$35911$n4124_1
.sym 77876 $abc$35911$n4123
.sym 77877 $abc$35911$n3576
.sym 77878 picorv32.decoded_imm_uj[2]
.sym 77879 $abc$35911$n4189
.sym 77880 $abc$35911$n3614_1
.sym 77881 picorv32.decoded_imm_uj[27]
.sym 77882 $abc$35911$n4122
.sym 77883 $abc$35911$n6772
.sym 77884 $abc$35911$n6772
.sym 77885 $abc$35911$n6772
.sym 77886 $abc$35911$n6772
.sym 77887 $abc$35911$n6772
.sym 77888 $abc$35911$n6772
.sym 77889 $abc$35911$n6772
.sym 77890 $abc$35911$n6772
.sym 77891 $abc$35911$n3970
.sym 77892 $abc$35911$n3972
.sym 77894 $abc$35911$n3974
.sym 77895 $abc$35911$n3976
.sym 77896 $abc$35911$n3978
.sym 77897 $abc$35911$n3979
.sym 77902 clk12_$glb_clk
.sym 77903 $PACKER_VCC_NET
.sym 77904 $PACKER_VCC_NET
.sym 77905 picorv32.cpuregs_wrdata[10]
.sym 77906 picorv32.cpuregs_wrdata[11]
.sym 77907 picorv32.cpuregs_wrdata[12]
.sym 77908 picorv32.cpuregs_wrdata[13]
.sym 77909 picorv32.cpuregs_wrdata[14]
.sym 77910 picorv32.cpuregs_wrdata[15]
.sym 77911 picorv32.cpuregs_wrdata[8]
.sym 77912 picorv32.cpuregs_wrdata[9]
.sym 77919 picorv32.instr_lui
.sym 77920 picorv32.instr_lui
.sym 77922 picorv32.decoded_imm[19]
.sym 77923 picorv32.cpuregs_wrdata[0]
.sym 77924 picorv32.instr_jal
.sym 77926 $abc$35911$n3075
.sym 77927 picorv32.decoded_imm_uj[22]
.sym 77928 picorv32.instr_auipc
.sym 77929 $abc$35911$n2967
.sym 77930 $abc$35911$n2904
.sym 77931 $abc$35911$n4175_1
.sym 77932 $abc$35911$n3974
.sym 77933 $abc$35911$n2962_1
.sym 77934 $abc$35911$n3979
.sym 77935 $abc$35911$n3813
.sym 77936 $abc$35911$n3577
.sym 77937 picorv32.cpuregs_wrdata[29]
.sym 77938 $abc$35911$n2970_1
.sym 77939 $abc$35911$n5676
.sym 77940 $abc$35911$n3077
.sym 77947 picorv32.latched_rd[5]
.sym 77949 picorv32.cpuregs_wrdata[6]
.sym 77950 $abc$35911$n6772
.sym 77951 picorv32.cpuregs_wrdata[4]
.sym 77952 picorv32.cpuregs_wrdata[5]
.sym 77955 picorv32.cpuregs_wrdata[1]
.sym 77956 picorv32.cpuregs_wrdata[2]
.sym 77957 picorv32.latched_rd[4]
.sym 77958 $abc$35911$n6772
.sym 77959 picorv32.latched_rd[2]
.sym 77960 picorv32.latched_rd[3]
.sym 77964 picorv32.latched_rd[0]
.sym 77969 picorv32.cpuregs_wrdata[3]
.sym 77970 picorv32.cpuregs_wrdata[0]
.sym 77971 picorv32.cpuregs_wrdata[7]
.sym 77972 $abc$35911$n3735
.sym 77974 $PACKER_VCC_NET
.sym 77976 picorv32.latched_rd[1]
.sym 77977 $abc$35911$n4202
.sym 77978 $abc$35911$n4201
.sym 77979 $abc$35911$n4141
.sym 77980 $abc$35911$n4188
.sym 77981 picorv32.mem_rdata_latched[22]
.sym 77982 picorv32.mem_rdata_latched[21]
.sym 77983 $abc$35911$n3638
.sym 77984 $abc$35911$n3626_1
.sym 77985 $abc$35911$n6772
.sym 77986 $abc$35911$n6772
.sym 77987 $abc$35911$n6772
.sym 77988 $abc$35911$n6772
.sym 77989 $abc$35911$n6772
.sym 77990 $abc$35911$n6772
.sym 77991 $abc$35911$n6772
.sym 77992 $abc$35911$n6772
.sym 77993 picorv32.latched_rd[0]
.sym 77994 picorv32.latched_rd[1]
.sym 77996 picorv32.latched_rd[2]
.sym 77997 picorv32.latched_rd[3]
.sym 77998 picorv32.latched_rd[4]
.sym 77999 picorv32.latched_rd[5]
.sym 78004 clk12_$glb_clk
.sym 78005 $abc$35911$n3735
.sym 78006 picorv32.cpuregs_wrdata[0]
.sym 78007 picorv32.cpuregs_wrdata[1]
.sym 78008 picorv32.cpuregs_wrdata[2]
.sym 78009 picorv32.cpuregs_wrdata[3]
.sym 78010 picorv32.cpuregs_wrdata[4]
.sym 78011 picorv32.cpuregs_wrdata[5]
.sym 78012 picorv32.cpuregs_wrdata[6]
.sym 78013 picorv32.cpuregs_wrdata[7]
.sym 78014 $PACKER_VCC_NET
.sym 78019 $abc$35911$n2866
.sym 78020 picorv32.decoded_imm_uj[27]
.sym 78022 picorv32.instr_auipc
.sym 78023 $abc$35911$n4112_1
.sym 78024 picorv32.decoded_imm_uj[11]
.sym 78025 picorv32.cpuregs_wrdata[6]
.sym 78026 picorv32.is_sb_sh_sw
.sym 78027 $abc$35911$n2837_1
.sym 78029 picorv32.decoded_rd[3]
.sym 78030 $abc$35911$n3576
.sym 78031 $abc$35911$n3978
.sym 78032 picorv32.mem_rdata_latched[31]
.sym 78033 picorv32.latched_rd[5]
.sym 78034 $abc$35911$n6615
.sym 78035 $abc$35911$n3976
.sym 78036 $abc$35911$n3638
.sym 78037 picorv32.instr_jal
.sym 78038 $abc$35911$n3847
.sym 78039 picorv32.reg_out[17]
.sym 78040 $abc$35911$n5687
.sym 78041 picorv32.cpuregs_wrdata[11]
.sym 78042 picorv32.cpuregs_wrdata[20]
.sym 78048 picorv32.cpuregs_wrdata[25]
.sym 78049 $PACKER_VCC_NET
.sym 78051 $PACKER_VCC_NET
.sym 78054 picorv32.cpuregs_wrdata[31]
.sym 78056 picorv32.cpuregs_wrdata[28]
.sym 78061 $abc$35911$n6772
.sym 78063 $abc$35911$n3976
.sym 78064 $abc$35911$n3974
.sym 78065 $abc$35911$n3979
.sym 78067 $abc$35911$n3972
.sym 78068 $abc$35911$n3970
.sym 78070 picorv32.cpuregs_wrdata[27]
.sym 78072 picorv32.cpuregs_wrdata[30]
.sym 78074 picorv32.cpuregs_wrdata[26]
.sym 78075 picorv32.cpuregs_wrdata[29]
.sym 78076 $abc$35911$n6772
.sym 78077 $abc$35911$n3978
.sym 78078 picorv32.cpuregs_wrdata[24]
.sym 78079 $abc$35911$n3976
.sym 78080 $abc$35911$n3974
.sym 78081 $abc$35911$n3979
.sym 78082 picorv32.decoded_rs2[5]
.sym 78083 $abc$35911$n3972
.sym 78084 $abc$35911$n3970
.sym 78085 $abc$35911$n3978
.sym 78086 $abc$35911$n3735
.sym 78087 $abc$35911$n6772
.sym 78088 $abc$35911$n6772
.sym 78089 $abc$35911$n6772
.sym 78090 $abc$35911$n6772
.sym 78091 $abc$35911$n6772
.sym 78092 $abc$35911$n6772
.sym 78093 $abc$35911$n6772
.sym 78094 $abc$35911$n6772
.sym 78095 $abc$35911$n3970
.sym 78096 $abc$35911$n3972
.sym 78098 $abc$35911$n3974
.sym 78099 $abc$35911$n3976
.sym 78100 $abc$35911$n3978
.sym 78101 $abc$35911$n3979
.sym 78106 clk12_$glb_clk
.sym 78107 $PACKER_VCC_NET
.sym 78108 $PACKER_VCC_NET
.sym 78109 picorv32.cpuregs_wrdata[26]
.sym 78110 picorv32.cpuregs_wrdata[27]
.sym 78111 picorv32.cpuregs_wrdata[28]
.sym 78112 picorv32.cpuregs_wrdata[29]
.sym 78113 picorv32.cpuregs_wrdata[30]
.sym 78114 picorv32.cpuregs_wrdata[31]
.sym 78115 picorv32.cpuregs_wrdata[24]
.sym 78116 picorv32.cpuregs_wrdata[25]
.sym 78121 $abc$35911$n3416
.sym 78122 picorv32.cpuregs_wrdata[25]
.sym 78128 picorv32.mem_wordsize[1]
.sym 78129 picorv32.is_alu_reg_reg
.sym 78130 picorv32.latched_rd[2]
.sym 78131 picorv32.mem_rdata_q[7]
.sym 78132 $abc$35911$n5678
.sym 78133 $abc$35911$n4141
.sym 78134 $abc$35911$n3426_1
.sym 78135 picorv32.cpuregs_wrdata[8]
.sym 78136 picorv32.cpuregs_wrdata[27]
.sym 78137 picorv32.cpuregs_rs1[9]
.sym 78138 $abc$35911$n3542
.sym 78140 $abc$35911$n3735
.sym 78141 picorv32.mem_do_rinst
.sym 78142 picorv32.mem_rdata_q[22]
.sym 78143 $abc$35911$n2989_1
.sym 78144 picorv32.cpuregs_wrdata[24]
.sym 78150 picorv32.cpuregs_wrdata[21]
.sym 78152 $abc$35911$n6772
.sym 78153 $PACKER_VCC_NET
.sym 78157 picorv32.cpuregs_wrdata[17]
.sym 78158 picorv32.latched_rd[1]
.sym 78160 $abc$35911$n6772
.sym 78162 picorv32.cpuregs_wrdata[16]
.sym 78163 picorv32.latched_rd[0]
.sym 78164 picorv32.cpuregs_wrdata[22]
.sym 78165 picorv32.latched_rd[3]
.sym 78168 picorv32.latched_rd[4]
.sym 78169 picorv32.cpuregs_wrdata[18]
.sym 78170 picorv32.cpuregs_wrdata[23]
.sym 78171 picorv32.latched_rd[5]
.sym 78175 picorv32.cpuregs_wrdata[19]
.sym 78176 $abc$35911$n3735
.sym 78177 picorv32.latched_rd[2]
.sym 78180 picorv32.cpuregs_wrdata[20]
.sym 78181 picorv32.cpuregs_rs1[9]
.sym 78182 picorv32.cpuregs_rs1[8]
.sym 78183 $abc$35911$n3047
.sym 78184 $abc$35911$n3847
.sym 78185 picorv32.cpuregs_rs1[5]
.sym 78186 picorv32.cpuregs_rs1[12]
.sym 78187 $abc$35911$n5731
.sym 78188 $abc$35911$n3795
.sym 78189 $abc$35911$n6772
.sym 78190 $abc$35911$n6772
.sym 78191 $abc$35911$n6772
.sym 78192 $abc$35911$n6772
.sym 78193 $abc$35911$n6772
.sym 78194 $abc$35911$n6772
.sym 78195 $abc$35911$n6772
.sym 78196 $abc$35911$n6772
.sym 78197 picorv32.latched_rd[0]
.sym 78198 picorv32.latched_rd[1]
.sym 78200 picorv32.latched_rd[2]
.sym 78201 picorv32.latched_rd[3]
.sym 78202 picorv32.latched_rd[4]
.sym 78203 picorv32.latched_rd[5]
.sym 78208 clk12_$glb_clk
.sym 78209 $abc$35911$n3735
.sym 78210 picorv32.cpuregs_wrdata[16]
.sym 78211 picorv32.cpuregs_wrdata[17]
.sym 78212 picorv32.cpuregs_wrdata[18]
.sym 78213 picorv32.cpuregs_wrdata[19]
.sym 78214 picorv32.cpuregs_wrdata[20]
.sym 78215 picorv32.cpuregs_wrdata[21]
.sym 78216 picorv32.cpuregs_wrdata[22]
.sym 78217 picorv32.cpuregs_wrdata[23]
.sym 78218 $PACKER_VCC_NET
.sym 78223 picorv32.instr_jal
.sym 78224 picorv32.mem_rdata_q[14]
.sym 78225 picorv32.decoded_rs2[2]
.sym 78226 picorv32.mem_rdata_latched[4]
.sym 78227 $abc$35911$n2904
.sym 78228 picorv32.latched_rd[0]
.sym 78229 picorv32.is_lb_lh_lw_lbu_lhu
.sym 78230 picorv32.mem_rdata_q[3]
.sym 78231 picorv32.latched_rd[0]
.sym 78232 $abc$35911$n2904
.sym 78235 picorv32.cpuregs_rs1[27]
.sym 78236 $abc$35911$n4108
.sym 78238 $abc$35911$n5683
.sym 78239 $abc$35911$n3972
.sym 78240 $abc$35911$n5679
.sym 78241 $abc$35911$n3970
.sym 78242 $abc$35911$n3825
.sym 78244 $abc$35911$n5612
.sym 78245 $abc$35911$n3997
.sym 78246 picorv32.cpuregs_rs1[8]
.sym 78251 $abc$35911$n3997
.sym 78252 picorv32.cpuregs_wrdata[15]
.sym 78255 picorv32.cpuregs_wrdata[14]
.sym 78257 $abc$35911$n6772
.sym 78265 $abc$35911$n6772
.sym 78267 $abc$35911$n3984
.sym 78268 $abc$35911$n3990
.sym 78269 $PACKER_VCC_NET
.sym 78270 picorv32.cpuregs_wrdata[11]
.sym 78271 $PACKER_VCC_NET
.sym 78272 picorv32.cpuregs_wrdata[13]
.sym 78273 picorv32.cpuregs_wrdata[8]
.sym 78274 $abc$35911$n3986
.sym 78277 $abc$35911$n3982
.sym 78278 picorv32.cpuregs_wrdata[10]
.sym 78280 $abc$35911$n3988
.sym 78281 picorv32.cpuregs_wrdata[9]
.sym 78282 picorv32.cpuregs_wrdata[12]
.sym 78283 $abc$35911$n3984
.sym 78284 $abc$35911$n3990
.sym 78285 $abc$35911$n3982
.sym 78286 $abc$35911$n3997
.sym 78287 picorv32.instr_retirq
.sym 78288 $abc$35911$n3988
.sym 78289 $abc$35911$n2980
.sym 78290 $abc$35911$n3986
.sym 78291 $abc$35911$n6772
.sym 78292 $abc$35911$n6772
.sym 78293 $abc$35911$n6772
.sym 78294 $abc$35911$n6772
.sym 78295 $abc$35911$n6772
.sym 78296 $abc$35911$n6772
.sym 78297 $abc$35911$n6772
.sym 78298 $abc$35911$n6772
.sym 78299 $abc$35911$n3982
.sym 78300 $abc$35911$n3984
.sym 78302 $abc$35911$n3986
.sym 78303 $abc$35911$n3988
.sym 78304 $abc$35911$n3990
.sym 78305 $abc$35911$n3997
.sym 78310 clk12_$glb_clk
.sym 78311 $PACKER_VCC_NET
.sym 78312 $PACKER_VCC_NET
.sym 78313 picorv32.cpuregs_wrdata[10]
.sym 78314 picorv32.cpuregs_wrdata[11]
.sym 78315 picorv32.cpuregs_wrdata[12]
.sym 78316 picorv32.cpuregs_wrdata[13]
.sym 78317 picorv32.cpuregs_wrdata[14]
.sym 78318 picorv32.cpuregs_wrdata[15]
.sym 78319 picorv32.cpuregs_wrdata[8]
.sym 78320 picorv32.cpuregs_wrdata[9]
.sym 78322 picorv32.cpuregs_wrdata[15]
.sym 78325 sys_rst
.sym 78326 $abc$35911$n3876
.sym 78329 $abc$35911$n5604
.sym 78333 $abc$35911$n229
.sym 78334 picorv32.instr_jal
.sym 78335 picorv32.is_lui_auipc_jal
.sym 78336 $abc$35911$n3047
.sym 78338 $abc$35911$n4175_1
.sym 78340 $abc$35911$n2926
.sym 78341 picorv32.cpuregs_rs1[5]
.sym 78343 $abc$35911$n3813
.sym 78344 $abc$35911$n2904
.sym 78345 picorv32.cpuregs_wrdata[29]
.sym 78346 picorv32.cpuregs_wrdata[9]
.sym 78347 $abc$35911$n3529
.sym 78353 picorv32.latched_rd[3]
.sym 78356 picorv32.latched_rd[4]
.sym 78357 $PACKER_VCC_NET
.sym 78358 picorv32.cpuregs_wrdata[1]
.sym 78359 picorv32.cpuregs_wrdata[2]
.sym 78362 picorv32.cpuregs_wrdata[6]
.sym 78363 picorv32.cpuregs_wrdata[5]
.sym 78364 picorv32.cpuregs_wrdata[4]
.sym 78372 picorv32.latched_rd[0]
.sym 78373 picorv32.latched_rd[1]
.sym 78374 picorv32.cpuregs_wrdata[7]
.sym 78375 picorv32.latched_rd[5]
.sym 78376 $abc$35911$n6772
.sym 78378 picorv32.cpuregs_wrdata[0]
.sym 78379 picorv32.cpuregs_wrdata[3]
.sym 78380 $abc$35911$n3735
.sym 78381 picorv32.latched_rd[2]
.sym 78384 $abc$35911$n6772
.sym 78385 $abc$35911$n4108
.sym 78386 $abc$35911$n3468
.sym 78387 picorv32.mem_rdata_latched[19]
.sym 78388 picorv32.decoded_rs1[0]
.sym 78389 picorv32.cpuregs_rs1[27]
.sym 78390 picorv32.mem_rdata_q[19]
.sym 78391 $abc$35911$n4170
.sym 78392 picorv32.decoded_rs1[1]
.sym 78393 $abc$35911$n6772
.sym 78394 $abc$35911$n6772
.sym 78395 $abc$35911$n6772
.sym 78396 $abc$35911$n6772
.sym 78397 $abc$35911$n6772
.sym 78398 $abc$35911$n6772
.sym 78399 $abc$35911$n6772
.sym 78400 $abc$35911$n6772
.sym 78401 picorv32.latched_rd[0]
.sym 78402 picorv32.latched_rd[1]
.sym 78404 picorv32.latched_rd[2]
.sym 78405 picorv32.latched_rd[3]
.sym 78406 picorv32.latched_rd[4]
.sym 78407 picorv32.latched_rd[5]
.sym 78412 clk12_$glb_clk
.sym 78413 $abc$35911$n3735
.sym 78414 picorv32.cpuregs_wrdata[0]
.sym 78415 picorv32.cpuregs_wrdata[1]
.sym 78416 picorv32.cpuregs_wrdata[2]
.sym 78417 picorv32.cpuregs_wrdata[3]
.sym 78418 picorv32.cpuregs_wrdata[4]
.sym 78419 picorv32.cpuregs_wrdata[5]
.sym 78420 picorv32.cpuregs_wrdata[6]
.sym 78421 picorv32.cpuregs_wrdata[7]
.sym 78422 $PACKER_VCC_NET
.sym 78428 picorv32.instr_auipc
.sym 78429 sys_rst
.sym 78431 picorv32.is_lb_lh_lw_lbu_lhu
.sym 78435 picorv32.cpuregs_wrdata[2]
.sym 78436 picorv32.is_sb_sh_sw
.sym 78438 $abc$35911$n2983_1
.sym 78439 picorv32.reg_out[17]
.sym 78440 $abc$35911$n3528_1
.sym 78441 picorv32.latched_rd[5]
.sym 78444 picorv32.cpuregs_wrdata[20]
.sym 78449 picorv32.mem_wordsize[1]
.sym 78455 $abc$35911$n3984
.sym 78456 $abc$35911$n3990
.sym 78457 $PACKER_VCC_NET
.sym 78458 picorv32.cpuregs_wrdata[25]
.sym 78459 $PACKER_VCC_NET
.sym 78460 picorv32.cpuregs_wrdata[31]
.sym 78462 $abc$35911$n3986
.sym 78464 picorv32.cpuregs_wrdata[28]
.sym 78465 $abc$35911$n3982
.sym 78466 $abc$35911$n3997
.sym 78468 $abc$35911$n3988
.sym 78473 $abc$35911$n6772
.sym 78477 picorv32.cpuregs_wrdata[24]
.sym 78481 $abc$35911$n6772
.sym 78482 picorv32.cpuregs_wrdata[30]
.sym 78483 picorv32.cpuregs_wrdata[29]
.sym 78484 picorv32.cpuregs_wrdata[26]
.sym 78485 picorv32.cpuregs_wrdata[27]
.sym 78490 picorv32.decoded_imm_uj[19]
.sym 78492 $abc$35911$n4177
.sym 78493 $abc$35911$n4275_1
.sym 78495 $abc$35911$n6772
.sym 78496 $abc$35911$n6772
.sym 78497 $abc$35911$n6772
.sym 78498 $abc$35911$n6772
.sym 78499 $abc$35911$n6772
.sym 78500 $abc$35911$n6772
.sym 78501 $abc$35911$n6772
.sym 78502 $abc$35911$n6772
.sym 78503 $abc$35911$n3982
.sym 78504 $abc$35911$n3984
.sym 78506 $abc$35911$n3986
.sym 78507 $abc$35911$n3988
.sym 78508 $abc$35911$n3990
.sym 78509 $abc$35911$n3997
.sym 78514 clk12_$glb_clk
.sym 78515 $PACKER_VCC_NET
.sym 78516 $PACKER_VCC_NET
.sym 78517 picorv32.cpuregs_wrdata[26]
.sym 78518 picorv32.cpuregs_wrdata[27]
.sym 78519 picorv32.cpuregs_wrdata[28]
.sym 78520 picorv32.cpuregs_wrdata[29]
.sym 78521 picorv32.cpuregs_wrdata[30]
.sym 78522 picorv32.cpuregs_wrdata[31]
.sym 78523 picorv32.cpuregs_wrdata[24]
.sym 78524 picorv32.cpuregs_wrdata[25]
.sym 78530 picorv32.latched_rd[3]
.sym 78533 picorv32.latched_rd[4]
.sym 78536 $abc$35911$n4108
.sym 78539 picorv32.latched_rd[3]
.sym 78544 picorv32.mem_wordsize[0]
.sym 78545 picorv32.cpuregs_rs1[9]
.sym 78547 $abc$35911$n2989_1
.sym 78551 picorv32.cpuregs_wrdata[27]
.sym 78552 $abc$35911$n3542
.sym 78557 picorv32.cpuregs_wrdata[16]
.sym 78559 picorv32.cpuregs_wrdata[22]
.sym 78560 picorv32.latched_rd[0]
.sym 78561 picorv32.cpuregs_wrdata[18]
.sym 78563 picorv32.latched_rd[1]
.sym 78564 $abc$35911$n6772
.sym 78568 picorv32.latched_rd[3]
.sym 78569 picorv32.latched_rd[2]
.sym 78570 $PACKER_VCC_NET
.sym 78571 picorv32.cpuregs_wrdata[17]
.sym 78572 $abc$35911$n6772
.sym 78574 picorv32.cpuregs_wrdata[21]
.sym 78576 picorv32.latched_rd[4]
.sym 78579 picorv32.latched_rd[5]
.sym 78582 picorv32.cpuregs_wrdata[20]
.sym 78583 picorv32.cpuregs_wrdata[19]
.sym 78584 $abc$35911$n3735
.sym 78587 picorv32.cpuregs_wrdata[23]
.sym 78597 $abc$35911$n6772
.sym 78598 $abc$35911$n6772
.sym 78599 $abc$35911$n6772
.sym 78600 $abc$35911$n6772
.sym 78601 $abc$35911$n6772
.sym 78602 $abc$35911$n6772
.sym 78603 $abc$35911$n6772
.sym 78604 $abc$35911$n6772
.sym 78605 picorv32.latched_rd[0]
.sym 78606 picorv32.latched_rd[1]
.sym 78608 picorv32.latched_rd[2]
.sym 78609 picorv32.latched_rd[3]
.sym 78610 picorv32.latched_rd[4]
.sym 78611 picorv32.latched_rd[5]
.sym 78616 clk12_$glb_clk
.sym 78617 $abc$35911$n3735
.sym 78618 picorv32.cpuregs_wrdata[16]
.sym 78619 picorv32.cpuregs_wrdata[17]
.sym 78620 picorv32.cpuregs_wrdata[18]
.sym 78621 picorv32.cpuregs_wrdata[19]
.sym 78622 picorv32.cpuregs_wrdata[20]
.sym 78623 picorv32.cpuregs_wrdata[21]
.sym 78624 picorv32.cpuregs_wrdata[22]
.sym 78625 picorv32.cpuregs_wrdata[23]
.sym 78626 $PACKER_VCC_NET
.sym 78639 picorv32.latched_rd[1]
.sym 78867 $abc$35911$n229
.sym 78868 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78871 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78878 $abc$35911$n229
.sym 78882 csrbankarray_csrbank0_leds_out0_w[2]
.sym 78888 csrbankarray_csrbank0_leds_out0_w[3]
.sym 78924 spram_datain10[11]
.sym 78927 spram_datain00[11]
.sym 79049 user_btn1
.sym 79053 basesoc_dat_w[2]
.sym 79054 basesoc_dat_w[5]
.sym 79056 basesoc_dat_w[4]
.sym 79057 basesoc_dat_w[1]
.sym 79065 spram_datain10[4]
.sym 79068 $abc$35911$n3814
.sym 79072 slave_sel_r[2]
.sym 79073 array_muxed2[1]
.sym 79079 user_btn1
.sym 79093 basesoc_dat_w[1]
.sym 79096 user_btn1
.sym 79099 $abc$35911$n2909
.sym 79101 array_muxed1[11]
.sym 79102 basesoc_dat_w[2]
.sym 79104 basesoc_dat_w[5]
.sym 79108 basesoc_dat_w[4]
.sym 79109 user_btn1
.sym 79112 $abc$35911$n2769
.sym 79114 user_btn1
.sym 79155 $abc$35911$n2909
.sym 79157 basesoc_dat_w[4]
.sym 79185 basesoc_dat_w[4]
.sym 79207 $abc$35911$n2909
.sym 79208 clk12_$glb_clk
.sym 79209 sys_rst_$glb_sr
.sym 79211 array_muxed1[1]
.sym 79215 array_muxed1[8]
.sym 79217 array_muxed1[10]
.sym 79223 array_muxed0[14]
.sym 79225 basesoc_dat_w[5]
.sym 79228 array_muxed1[6]
.sym 79231 array_muxed0[4]
.sym 79232 basesoc_uart_phy_rx
.sym 79233 basesoc_dat_w[2]
.sym 79234 $abc$35911$n3230
.sym 79235 user_btn1
.sym 79236 $abc$35911$n2924
.sym 79237 $abc$35911$n3028
.sym 79239 basesoc_picorv323[1]
.sym 79240 basesoc_dat_w[4]
.sym 79241 $abc$35911$n2763
.sym 79242 basesoc_dat_w[1]
.sym 79244 $abc$35911$n2929_1
.sym 79253 $abc$35911$n2909
.sym 79261 basesoc_dat_w[2]
.sym 79323 basesoc_dat_w[2]
.sym 79330 $abc$35911$n2909
.sym 79331 clk12_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79335 serial_tx
.sym 79347 array_muxed0[8]
.sym 79352 basesoc_picorv323[10]
.sym 79353 array_muxed1[14]
.sym 79354 array_muxed1[1]
.sym 79355 basesoc_picorv327[16]
.sym 79357 $abc$35911$n3820
.sym 79359 $abc$35911$n3445_1
.sym 79362 user_btn1
.sym 79365 csrbankarray_csrbank3_bitbang0_w[2]
.sym 79375 basesoc_uart_phy_tx_reg[2]
.sym 79376 $abc$35911$n2766
.sym 79377 basesoc_uart_phy_tx_reg[6]
.sym 79381 basesoc_uart_phy_tx_reg[1]
.sym 79382 basesoc_uart_phy_sink_payload_data[0]
.sym 79384 basesoc_uart_phy_sink_payload_data[2]
.sym 79387 basesoc_uart_phy_tx_reg[7]
.sym 79389 $abc$35911$n2769
.sym 79391 basesoc_uart_phy_sink_payload_data[7]
.sym 79393 basesoc_uart_phy_sink_payload_data[6]
.sym 79395 basesoc_uart_phy_sink_payload_data[5]
.sym 79398 basesoc_uart_phy_tx_reg[4]
.sym 79399 basesoc_uart_phy_sink_payload_data[3]
.sym 79402 basesoc_uart_phy_tx_reg[3]
.sym 79403 basesoc_uart_phy_sink_payload_data[1]
.sym 79404 basesoc_uart_phy_tx_reg[5]
.sym 79405 basesoc_uart_phy_sink_payload_data[4]
.sym 79407 $abc$35911$n2769
.sym 79408 basesoc_uart_phy_tx_reg[5]
.sym 79409 basesoc_uart_phy_sink_payload_data[4]
.sym 79413 basesoc_uart_phy_sink_payload_data[2]
.sym 79414 $abc$35911$n2769
.sym 79415 basesoc_uart_phy_tx_reg[3]
.sym 79419 $abc$35911$n2769
.sym 79420 basesoc_uart_phy_tx_reg[1]
.sym 79422 basesoc_uart_phy_sink_payload_data[0]
.sym 79426 basesoc_uart_phy_tx_reg[7]
.sym 79427 basesoc_uart_phy_sink_payload_data[6]
.sym 79428 $abc$35911$n2769
.sym 79431 $abc$35911$n2769
.sym 79432 basesoc_uart_phy_tx_reg[4]
.sym 79433 basesoc_uart_phy_sink_payload_data[3]
.sym 79439 basesoc_uart_phy_sink_payload_data[7]
.sym 79440 $abc$35911$n2769
.sym 79443 $abc$35911$n2769
.sym 79444 basesoc_uart_phy_sink_payload_data[5]
.sym 79446 basesoc_uart_phy_tx_reg[6]
.sym 79449 basesoc_uart_phy_tx_reg[2]
.sym 79450 basesoc_uart_phy_sink_payload_data[1]
.sym 79452 $abc$35911$n2769
.sym 79453 $abc$35911$n2766
.sym 79454 clk12_$glb_clk
.sym 79455 sys_rst_$glb_sr
.sym 79457 $abc$35911$n186
.sym 79459 $abc$35911$n2860
.sym 79463 spiflash_cs_n
.sym 79466 basesoc_uart_phy_storage[30]
.sym 79467 $abc$35911$n4505_1
.sym 79468 basesoc_uart_phy_sink_payload_data[0]
.sym 79472 $abc$35911$n2766
.sym 79474 array_muxed1[13]
.sym 79475 $abc$35911$n3817
.sym 79476 array_muxed2[0]
.sym 79480 basesoc_timer0_load_storage[10]
.sym 79481 basesoc_dat_w[2]
.sym 79482 basesoc_timer0_load_storage[17]
.sym 79483 basesoc_timer0_reload_storage[6]
.sym 79485 user_btn1
.sym 79486 basesoc_dat_w[5]
.sym 79499 $abc$35911$n2859
.sym 79500 basesoc_uart_tx_fifo_produce[3]
.sym 79501 basesoc_uart_tx_fifo_produce[1]
.sym 79506 $abc$35911$n55
.sym 79507 basesoc_uart_tx_fifo_produce[2]
.sym 79510 basesoc_uart_tx_fifo_produce[0]
.sym 79511 $abc$35911$n2763
.sym 79512 sys_rst
.sym 79515 $abc$35911$n3230
.sym 79516 $abc$35911$n3355
.sym 79517 $abc$35911$n3227
.sym 79522 $PACKER_VCC_NET
.sym 79523 basesoc_uart_tx_fifo_wrport_we
.sym 79529 $nextpnr_ICESTORM_LC_17$O
.sym 79532 basesoc_uart_tx_fifo_produce[0]
.sym 79535 $auto$alumacc.cc:474:replace_alu$6035.C[2]
.sym 79537 basesoc_uart_tx_fifo_produce[1]
.sym 79541 $auto$alumacc.cc:474:replace_alu$6035.C[3]
.sym 79543 basesoc_uart_tx_fifo_produce[2]
.sym 79545 $auto$alumacc.cc:474:replace_alu$6035.C[2]
.sym 79550 basesoc_uart_tx_fifo_produce[3]
.sym 79551 $auto$alumacc.cc:474:replace_alu$6035.C[3]
.sym 79554 sys_rst
.sym 79557 basesoc_uart_tx_fifo_wrport_we
.sym 79561 $PACKER_VCC_NET
.sym 79563 basesoc_uart_tx_fifo_produce[0]
.sym 79566 $abc$35911$n3227
.sym 79568 $abc$35911$n3230
.sym 79569 $abc$35911$n2763
.sym 79572 $abc$35911$n3355
.sym 79573 $abc$35911$n55
.sym 79576 $abc$35911$n2859
.sym 79577 clk12_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79586 basesoc_timer0_load_storage[17]
.sym 79592 $abc$35911$n55
.sym 79595 $abc$35911$n2859
.sym 79596 spiflash_cs_n
.sym 79597 spiflash_clk
.sym 79598 array_muxed1[12]
.sym 79603 $abc$35911$n3227
.sym 79604 array_muxed0[13]
.sym 79607 user_btn1
.sym 79609 $abc$35911$n2905
.sym 79611 array_muxed0[12]
.sym 79612 basesoc_ctrl_reset_reset_r
.sym 79613 $abc$35911$n2769
.sym 79623 basesoc_uart_tx_fifo_consume[3]
.sym 79627 basesoc_uart_tx_fifo_consume[1]
.sym 79630 basesoc_uart_tx_fifo_consume[2]
.sym 79638 $abc$35911$n2840
.sym 79640 $PACKER_VCC_NET
.sym 79649 basesoc_uart_tx_fifo_consume[0]
.sym 79652 $nextpnr_ICESTORM_LC_16$O
.sym 79655 basesoc_uart_tx_fifo_consume[0]
.sym 79658 $auto$alumacc.cc:474:replace_alu$6032.C[2]
.sym 79661 basesoc_uart_tx_fifo_consume[1]
.sym 79664 $auto$alumacc.cc:474:replace_alu$6032.C[3]
.sym 79666 basesoc_uart_tx_fifo_consume[2]
.sym 79668 $auto$alumacc.cc:474:replace_alu$6032.C[2]
.sym 79673 basesoc_uart_tx_fifo_consume[3]
.sym 79674 $auto$alumacc.cc:474:replace_alu$6032.C[3]
.sym 79684 $PACKER_VCC_NET
.sym 79686 basesoc_uart_tx_fifo_consume[0]
.sym 79699 $abc$35911$n2840
.sym 79700 clk12_$glb_clk
.sym 79701 sys_rst_$glb_sr
.sym 79703 basesoc_timer0_reload_storage[6]
.sym 79704 $abc$35911$n2840
.sym 79707 $abc$35911$n2836
.sym 79708 basesoc_timer0_reload_storage[7]
.sym 79713 spiflash_bus_dat_r[25]
.sym 79716 $abc$35911$n2933_1
.sym 79724 basesoc_picorv323[9]
.sym 79726 $PACKER_VCC_NET
.sym 79727 user_btn1
.sym 79728 $abc$35911$n2763
.sym 79731 basesoc_picorv323[1]
.sym 79732 $abc$35911$n2929_1
.sym 79733 $abc$35911$n2924
.sym 79737 basesoc_dat_w[4]
.sym 79761 $abc$35911$n2723
.sym 79769 $abc$35911$n3
.sym 79791 $abc$35911$n3
.sym 79822 $abc$35911$n2723
.sym 79823 clk12_$glb_clk
.sym 79826 $abc$35911$n2989
.sym 79827 spiflash_miso1
.sym 79838 basesoc_timer0_reload_storage[7]
.sym 79839 basesoc_uart_tx_fifo_do_read
.sym 79843 basesoc_uart_tx_fifo_wrport_we
.sym 79847 basesoc_uart_eventmanager_status_w[0]
.sym 79849 $abc$35911$n3820
.sym 79850 user_btn1
.sym 79851 $abc$35911$n3445_1
.sym 79856 csrbankarray_csrbank3_bitbang0_w[2]
.sym 79858 waittimer1_count[0]
.sym 79872 spiflash_bus_dat_r[7]
.sym 79877 $abc$35911$n2983
.sym 79879 spiflash_bus_dat_r[24]
.sym 79884 spiflash_miso1
.sym 79889 csrbankarray_csrbank3_bitbang_en0_w
.sym 79894 csrbankarray_csrbank3_bitbang0_w[0]
.sym 79913 spiflash_bus_dat_r[24]
.sym 79932 spiflash_miso1
.sym 79936 csrbankarray_csrbank3_bitbang_en0_w
.sym 79937 spiflash_bus_dat_r[7]
.sym 79938 csrbankarray_csrbank3_bitbang0_w[0]
.sym 79945 $abc$35911$n2983
.sym 79946 clk12_$glb_clk
.sym 79947 sys_rst_$glb_sr
.sym 79948 waittimer1_count[12]
.sym 79949 eventmanager_status_w[1]
.sym 79952 $abc$35911$n3333
.sym 79953 basesoc_counter[1]
.sym 79954 basesoc_counter[0]
.sym 79955 waittimer1_count[10]
.sym 79959 spiflash_bus_dat_r[9]
.sym 79963 $abc$35911$n2983
.sym 79968 array_muxed1[0]
.sym 79969 $abc$35911$n2989
.sym 79972 waittimer1_count[4]
.sym 79973 user_btn1
.sym 79974 basesoc_dat_w[5]
.sym 79976 basesoc_timer0_load_storage[10]
.sym 79978 basesoc_uart_phy_sink_valid
.sym 79980 csrbankarray_csrbank3_bitbang0_w[0]
.sym 79981 $abc$35911$n2950
.sym 79983 eventmanager_status_w[1]
.sym 79991 $abc$35911$n2950
.sym 79998 $abc$35911$n5859
.sym 80010 user_btn1
.sym 80013 $PACKER_VCC_NET
.sym 80015 waittimer1_count[0]
.sym 80028 waittimer1_count[0]
.sym 80030 $PACKER_VCC_NET
.sym 80034 $abc$35911$n5859
.sym 80037 user_btn1
.sym 80068 $abc$35911$n2950
.sym 80069 clk12_$glb_clk
.sym 80070 sys_rst_$glb_sr
.sym 80071 csrbankarray_csrbank3_bitbang0_w[3]
.sym 80072 $abc$35911$n3332
.sym 80073 csrbankarray_csrbank3_bitbang0_w[0]
.sym 80074 csrbankarray_csrbank3_bitbang0_w[2]
.sym 80075 $abc$35911$n2955
.sym 80076 csrbankarray_csrbank3_bitbang0_w[1]
.sym 80077 $abc$35911$n3331_1
.sym 80078 $abc$35911$n3329
.sym 80084 basesoc_counter[0]
.sym 80085 $abc$35911$n2950
.sym 80086 basesoc_uart_phy_rx_busy
.sym 80095 array_muxed0[12]
.sym 80096 basesoc_dat_w[2]
.sym 80097 $abc$35911$n2769
.sym 80098 csrbankarray_csrbank3_bitbang0_w[1]
.sym 80101 basesoc_picorv327[1]
.sym 80103 array_muxed1[0]
.sym 80104 basesoc_ctrl_reset_reset_r
.sym 80105 $abc$35911$n164
.sym 80106 $abc$35911$n3227
.sym 80113 eventmanager_status_w[1]
.sym 80115 $abc$35911$n5
.sym 80116 sys_rst
.sym 80133 user_btn1
.sym 80139 $abc$35911$n2751
.sym 80158 eventmanager_status_w[1]
.sym 80159 sys_rst
.sym 80160 user_btn1
.sym 80165 $abc$35911$n5
.sym 80191 $abc$35911$n2751
.sym 80192 clk12_$glb_clk
.sym 80194 waittimer1_count[8]
.sym 80195 $abc$35911$n3330_1
.sym 80197 waittimer1_count[2]
.sym 80199 waittimer1_count[9]
.sym 80200 waittimer1_count[11]
.sym 80201 $abc$35911$n2769
.sym 80205 picorv32.decoded_imm[2]
.sym 80207 waittimer1_count[5]
.sym 80209 $abc$35911$n5
.sym 80210 $abc$35911$n5869
.sym 80212 $abc$35911$n2950
.sym 80215 $abc$35911$n2976
.sym 80217 csrbankarray_csrbank3_bitbang0_w[0]
.sym 80218 $abc$35911$n2985
.sym 80219 spiflash_bus_dat_r[10]
.sym 80220 $abc$35911$n2763
.sym 80222 $abc$35911$n5745
.sym 80223 basesoc_picorv323[1]
.sym 80225 $abc$35911$n2985
.sym 80229 basesoc_dat_w[4]
.sym 80235 $abc$35911$n3362_1
.sym 80240 $abc$35911$n2983
.sym 80246 basesoc_dat_w[5]
.sym 80247 basesoc_picorv323[1]
.sym 80256 basesoc_dat_w[2]
.sym 80257 $abc$35911$n4523
.sym 80261 basesoc_picorv327[1]
.sym 80262 $abc$35911$n2899
.sym 80264 $abc$35911$n2884_1
.sym 80268 $abc$35911$n4523
.sym 80269 basesoc_picorv327[1]
.sym 80270 $abc$35911$n2884_1
.sym 80271 basesoc_picorv323[1]
.sym 80281 basesoc_dat_w[2]
.sym 80292 $abc$35911$n3362_1
.sym 80295 $abc$35911$n2983
.sym 80313 basesoc_dat_w[5]
.sym 80314 $abc$35911$n2899
.sym 80315 clk12_$glb_clk
.sym 80316 sys_rst_$glb_sr
.sym 80317 waittimer1_count[16]
.sym 80321 basesoc_ctrl_reset_reset_r
.sym 80322 $abc$35911$n3227
.sym 80324 basesoc_uart_phy_sink_ready
.sym 80338 waittimer1_count[13]
.sym 80339 $abc$35911$n2985
.sym 80341 $abc$35911$n3820
.sym 80342 basesoc_ctrl_reset_reset_r
.sym 80343 $abc$35911$n3445_1
.sym 80344 eventmanager_status_w[0]
.sym 80347 spiflash_bus_dat_r[12]
.sym 80351 $abc$35911$n2769
.sym 80352 $abc$35911$n2845
.sym 80359 spiflash_bus_dat_r[8]
.sym 80360 spiflash_bus_dat_r[23]
.sym 80363 spiflash_bus_dat_r[13]
.sym 80365 spiflash_bus_dat_r[12]
.sym 80368 spiflash_bus_dat_r[11]
.sym 80369 $abc$35911$n3362_1
.sym 80372 spiflash_bus_dat_r[10]
.sym 80374 spiflash_bus_dat_r[9]
.sym 80375 spiflash_bus_dat_r[31]
.sym 80376 array_muxed0[12]
.sym 80378 array_muxed0[7]
.sym 80379 array_muxed0[6]
.sym 80380 array_muxed0[9]
.sym 80383 array_muxed0[11]
.sym 80385 $abc$35911$n2985
.sym 80386 array_muxed0[10]
.sym 80388 array_muxed0[8]
.sym 80391 array_muxed0[7]
.sym 80392 spiflash_bus_dat_r[8]
.sym 80393 $abc$35911$n3362_1
.sym 80398 $abc$35911$n3362_1
.sym 80399 array_muxed0[6]
.sym 80400 spiflash_bus_dat_r[23]
.sym 80403 array_muxed0[9]
.sym 80405 $abc$35911$n3362_1
.sym 80406 spiflash_bus_dat_r[10]
.sym 80411 spiflash_bus_dat_r[31]
.sym 80412 $abc$35911$n3362_1
.sym 80415 $abc$35911$n3362_1
.sym 80416 spiflash_bus_dat_r[13]
.sym 80417 array_muxed0[12]
.sym 80422 $abc$35911$n3362_1
.sym 80423 spiflash_bus_dat_r[12]
.sym 80424 array_muxed0[11]
.sym 80427 $abc$35911$n3362_1
.sym 80428 array_muxed0[8]
.sym 80429 spiflash_bus_dat_r[9]
.sym 80433 array_muxed0[10]
.sym 80434 $abc$35911$n3362_1
.sym 80435 spiflash_bus_dat_r[11]
.sym 80437 $abc$35911$n2985
.sym 80438 clk12_$glb_clk
.sym 80439 sys_rst_$glb_sr
.sym 80441 $abc$35911$n6194
.sym 80442 $abc$35911$n2772
.sym 80443 $abc$35911$n4700_1
.sym 80446 basesoc_uart_phy_tx_bitcount[0]
.sym 80456 spiflash_bus_dat_r[23]
.sym 80464 $abc$35911$n3827_1
.sym 80465 spiflash_bus_dat_r[11]
.sym 80466 array_muxed0[9]
.sym 80467 basesoc_uart_phy_tx_busy
.sym 80469 spiflash_bus_dat_r[14]
.sym 80471 spiflash_bus_dat_r[13]
.sym 80473 basesoc_timer0_eventmanager_storage
.sym 80475 basesoc_uart_phy_uart_clk_txen
.sym 80481 $abc$35911$n4487
.sym 80482 basesoc_uart_phy_uart_clk_txen
.sym 80483 basesoc_uart_phy_tx_busy
.sym 80484 $abc$35911$n4675
.sym 80485 $abc$35911$n4672
.sym 80486 $abc$35911$n3227
.sym 80487 basesoc_picorv323[4]
.sym 80488 $abc$35911$n4490_1
.sym 80489 $abc$35911$n4522
.sym 80490 $abc$35911$n4703_1
.sym 80492 basesoc_picorv327[2]
.sym 80493 $abc$35911$n4607_1
.sym 80495 $abc$35911$n4701_1
.sym 80497 $abc$35911$n4521
.sym 80499 $abc$35911$n4673
.sym 80500 basesoc_picorv323[0]
.sym 80501 $abc$35911$n4505_1
.sym 80502 $abc$35911$n4667
.sym 80504 $abc$35911$n4505_1
.sym 80505 $abc$35911$n4489
.sym 80506 $abc$35911$n4598_1
.sym 80507 basesoc_picorv327[1]
.sym 80508 $abc$35911$n4700_1
.sym 80510 $abc$35911$n4605
.sym 80511 $abc$35911$n4606_1
.sym 80514 basesoc_picorv323[4]
.sym 80515 $abc$35911$n4505_1
.sym 80516 $abc$35911$n4487
.sym 80517 $abc$35911$n4490_1
.sym 80520 $abc$35911$n3227
.sym 80522 basesoc_uart_phy_uart_clk_txen
.sym 80523 basesoc_uart_phy_tx_busy
.sym 80526 $abc$35911$n4521
.sym 80527 $abc$35911$n4489
.sym 80529 $abc$35911$n4522
.sym 80532 basesoc_picorv323[0]
.sym 80534 basesoc_picorv327[1]
.sym 80535 basesoc_picorv327[2]
.sym 80538 $abc$35911$n4505_1
.sym 80539 $abc$35911$n4667
.sym 80540 basesoc_picorv323[4]
.sym 80544 $abc$35911$n4607_1
.sym 80545 $abc$35911$n4605
.sym 80546 $abc$35911$n4606_1
.sym 80547 $abc$35911$n4598_1
.sym 80550 $abc$35911$n4672
.sym 80552 $abc$35911$n4673
.sym 80553 $abc$35911$n4675
.sym 80556 $abc$35911$n4701_1
.sym 80557 $abc$35911$n4700_1
.sym 80559 $abc$35911$n4703_1
.sym 80561 clk12_$glb_clk
.sym 80563 $abc$35911$n4546_1
.sym 80564 $abc$35911$n4598_1
.sym 80565 basesoc_uart_phy_tx_bitcount[1]
.sym 80566 $abc$35911$n4660
.sym 80567 $abc$35911$n4602
.sym 80568 $abc$35911$n4661
.sym 80569 $abc$35911$n4599
.sym 80570 $abc$35911$n4600_1
.sym 80576 $PACKER_VCC_NET
.sym 80578 basesoc_picorv327[2]
.sym 80580 $abc$35911$n4675
.sym 80581 $abc$35911$n4607_1
.sym 80582 $PACKER_VCC_NET
.sym 80585 $abc$35911$n4487
.sym 80586 $abc$35911$n4703_1
.sym 80587 $abc$35911$n4505_1
.sym 80589 $abc$35911$n4552_1
.sym 80591 basesoc_picorv323[2]
.sym 80593 basesoc_picorv327[1]
.sym 80595 $abc$35911$n2915_1
.sym 80596 $abc$35911$n4605
.sym 80604 $abc$35911$n4501
.sym 80605 $abc$35911$n4492_1
.sym 80606 $abc$35911$n2921
.sym 80607 $abc$35911$n4493
.sym 80612 basesoc_ctrl_reset_reset_r
.sym 80615 $abc$35911$n4500_1
.sym 80616 basesoc_picorv323[2]
.sym 80617 $abc$35911$n4495
.sym 80618 $abc$35911$n4498_1
.sym 80621 $abc$35911$n4496_1
.sym 80623 $abc$35911$n4497
.sym 80624 basesoc_picorv323[3]
.sym 80626 $abc$35911$n4491
.sym 80629 basesoc_picorv323[1]
.sym 80630 $abc$35911$n4494_1
.sym 80632 basesoc_picorv323[1]
.sym 80637 $abc$35911$n4500_1
.sym 80639 $abc$35911$n4501
.sym 80640 basesoc_picorv323[1]
.sym 80643 $abc$35911$n4493
.sym 80645 $abc$35911$n4494_1
.sym 80646 basesoc_picorv323[1]
.sym 80652 basesoc_ctrl_reset_reset_r
.sym 80655 $abc$35911$n4496_1
.sym 80657 $abc$35911$n4494_1
.sym 80658 basesoc_picorv323[1]
.sym 80661 basesoc_picorv323[1]
.sym 80663 $abc$35911$n4500_1
.sym 80664 $abc$35911$n4497
.sym 80667 $abc$35911$n4497
.sym 80668 basesoc_picorv323[1]
.sym 80669 $abc$35911$n4496_1
.sym 80674 $abc$35911$n4492_1
.sym 80675 $abc$35911$n4495
.sym 80676 basesoc_picorv323[2]
.sym 80680 $abc$35911$n4491
.sym 80681 $abc$35911$n4498_1
.sym 80682 basesoc_picorv323[3]
.sym 80683 $abc$35911$n2921
.sym 80684 clk12_$glb_clk
.sym 80685 sys_rst_$glb_sr
.sym 80686 $abc$35911$n4604_1
.sym 80687 $abc$35911$n4603_1
.sym 80688 $abc$35911$n4550_1
.sym 80689 $abc$35911$n4551
.sym 80690 $abc$35911$n4601_1
.sym 80691 $abc$35911$n4553_1
.sym 80692 $abc$35911$n5447
.sym 80693 $abc$35911$n4552_1
.sym 80702 $abc$35911$n2939
.sym 80710 basesoc_picorv323[3]
.sym 80712 spiflash_bus_dat_r[10]
.sym 80714 $abc$35911$n4667
.sym 80715 basesoc_picorv323[1]
.sym 80717 basesoc_picorv323[0]
.sym 80718 basesoc_picorv323[1]
.sym 80719 $abc$35911$n4647
.sym 80720 $abc$35911$n4519
.sym 80721 basesoc_dat_w[4]
.sym 80727 $abc$35911$n4499
.sym 80729 $abc$35911$n2755
.sym 80731 basesoc_picorv323[2]
.sym 80732 $abc$35911$n4495
.sym 80737 $abc$35911$n4503
.sym 80738 basesoc_picorv327[16]
.sym 80739 basesoc_dat_w[6]
.sym 80740 basesoc_dat_w[7]
.sym 80741 basesoc_picorv323[0]
.sym 80742 $abc$35911$n4504
.sym 80743 basesoc_picorv327[15]
.sym 80744 basesoc_picorv323[1]
.sym 80746 $abc$35911$n4502_1
.sym 80750 basesoc_picorv327[18]
.sym 80751 basesoc_picorv327[14]
.sym 80752 basesoc_picorv327[13]
.sym 80756 basesoc_picorv327[17]
.sym 80761 basesoc_picorv327[18]
.sym 80762 basesoc_picorv327[17]
.sym 80763 basesoc_picorv323[0]
.sym 80766 basesoc_dat_w[6]
.sym 80773 basesoc_picorv327[14]
.sym 80774 basesoc_picorv327[13]
.sym 80775 basesoc_picorv323[0]
.sym 80778 $abc$35911$n4503
.sym 80779 $abc$35911$n4504
.sym 80780 basesoc_picorv323[1]
.sym 80784 basesoc_picorv323[2]
.sym 80786 $abc$35911$n4499
.sym 80787 $abc$35911$n4495
.sym 80791 basesoc_dat_w[7]
.sym 80796 basesoc_picorv323[2]
.sym 80797 $abc$35911$n4502_1
.sym 80798 $abc$35911$n4499
.sym 80802 basesoc_picorv323[0]
.sym 80803 basesoc_picorv327[15]
.sym 80805 basesoc_picorv327[16]
.sym 80806 $abc$35911$n2755
.sym 80807 clk12_$glb_clk
.sym 80808 sys_rst_$glb_sr
.sym 80809 $abc$35911$n4720
.sym 80810 $abc$35911$n4556_1
.sym 80811 $abc$35911$n4557
.sym 80812 $abc$35911$n4510
.sym 80813 picorv32.alu_out_q[11]
.sym 80814 $abc$35911$n4506
.sym 80815 $abc$35911$n4555_1
.sym 80816 $abc$35911$n4554
.sym 80823 $abc$35911$n2755
.sym 80826 basesoc_picorv327[16]
.sym 80827 basesoc_picorv323[2]
.sym 80833 $abc$35911$n3820
.sym 80835 $abc$35911$n3445_1
.sym 80836 $abc$35911$n3003
.sym 80837 basesoc_picorv327[14]
.sym 80838 basesoc_picorv327[13]
.sym 80839 spiflash_bus_dat_r[12]
.sym 80842 picorv32.is_lui_auipc_jal
.sym 80843 $abc$35911$n3614_1
.sym 80850 $abc$35911$n4508
.sym 80852 $abc$35911$n3003
.sym 80853 $abc$35911$n4502_1
.sym 80854 $abc$35911$n4577_1
.sym 80855 $abc$35911$n4487
.sym 80856 basesoc_picorv323[4]
.sym 80862 $abc$35911$n4509
.sym 80863 basesoc_picorv323[2]
.sym 80864 $abc$35911$n4498_1
.sym 80870 basesoc_picorv323[3]
.sym 80871 $abc$35911$n4578
.sym 80872 $abc$35911$n4617
.sym 80875 basesoc_picorv323[1]
.sym 80876 $abc$35911$n4513_1
.sym 80877 $abc$35911$n4507
.sym 80878 $abc$35911$n4618_1
.sym 80879 $abc$35911$n4506
.sym 80880 $abc$35911$n4519
.sym 80881 basesoc_dat_w[4]
.sym 80883 basesoc_picorv323[3]
.sym 80884 $abc$35911$n4513_1
.sym 80885 $abc$35911$n4506
.sym 80889 $abc$35911$n4578
.sym 80890 basesoc_picorv323[3]
.sym 80892 $abc$35911$n4577_1
.sym 80895 basesoc_dat_w[4]
.sym 80901 $abc$35911$n4509
.sym 80902 $abc$35911$n4508
.sym 80904 basesoc_picorv323[1]
.sym 80907 basesoc_picorv323[3]
.sym 80908 $abc$35911$n4519
.sym 80910 $abc$35911$n4513_1
.sym 80914 $abc$35911$n4507
.sym 80915 $abc$35911$n4502_1
.sym 80916 basesoc_picorv323[2]
.sym 80919 $abc$35911$n4506
.sym 80920 $abc$35911$n4498_1
.sym 80921 basesoc_picorv323[3]
.sym 80925 $abc$35911$n4487
.sym 80926 basesoc_picorv323[4]
.sym 80927 $abc$35911$n4618_1
.sym 80928 $abc$35911$n4617
.sym 80929 $abc$35911$n3003
.sym 80930 clk12_$glb_clk
.sym 80931 sys_rst_$glb_sr
.sym 80932 $abc$35911$n4581
.sym 80933 $abc$35911$n4517_1
.sym 80934 $abc$35911$n4513_1
.sym 80935 $abc$35911$n4580_1
.sym 80936 $abc$35911$n4647
.sym 80937 $abc$35911$n4579_1
.sym 80938 $abc$35911$n4514
.sym 80939 $abc$35911$n4558_1
.sym 80942 basesoc_picorv327[1]
.sym 80943 $abc$35911$n3421_1
.sym 80951 $abc$35911$n4720
.sym 80956 picorv32.mem_rdata_q[21]
.sym 80957 spiflash_bus_dat_r[14]
.sym 80958 spiflash_bus_dat_r[11]
.sym 80959 $abc$35911$n3141_1
.sym 80961 basesoc_timer0_eventmanager_storage
.sym 80962 $abc$35911$n3813
.sym 80964 spiflash_bus_dat_r[13]
.sym 80966 picorv32.decoded_imm[16]
.sym 80967 $abc$35911$n3827_1
.sym 80974 $abc$35911$n4576_1
.sym 80975 slave_sel_r[1]
.sym 80978 $abc$35911$n3814
.sym 80979 $abc$35911$n4487
.sym 80982 basesoc_picorv323[3]
.sym 80983 $abc$35911$n4646
.sym 80984 $abc$35911$n2837_1
.sym 80985 spiflash_bus_dat_r[8]
.sym 80986 $abc$35911$n4578
.sym 80988 $abc$35911$n4579_1
.sym 80989 basesoc_picorv327[29]
.sym 80990 basesoc_picorv323[0]
.sym 80992 $abc$35911$n4580_1
.sym 80993 $abc$35911$n4647
.sym 80994 basesoc_picorv327[28]
.sym 80995 basesoc_picorv327[25]
.sym 80996 basesoc_picorv327[30]
.sym 80997 basesoc_picorv323[4]
.sym 80998 basesoc_picorv327[27]
.sym 80999 basesoc_picorv327[19]
.sym 81000 basesoc_picorv327[20]
.sym 81004 basesoc_picorv327[26]
.sym 81007 basesoc_picorv323[0]
.sym 81008 basesoc_picorv327[27]
.sym 81009 basesoc_picorv327[28]
.sym 81012 $abc$35911$n4576_1
.sym 81013 $abc$35911$n4579_1
.sym 81014 basesoc_picorv323[4]
.sym 81015 $abc$35911$n4487
.sym 81018 $abc$35911$n4578
.sym 81019 $abc$35911$n4580_1
.sym 81020 basesoc_picorv323[3]
.sym 81024 basesoc_picorv323[4]
.sym 81025 $abc$35911$n4487
.sym 81026 $abc$35911$n4646
.sym 81027 $abc$35911$n4647
.sym 81031 basesoc_picorv323[0]
.sym 81032 basesoc_picorv327[20]
.sym 81033 basesoc_picorv327[19]
.sym 81036 basesoc_picorv323[0]
.sym 81037 basesoc_picorv327[29]
.sym 81038 basesoc_picorv327[30]
.sym 81042 basesoc_picorv327[25]
.sym 81043 basesoc_picorv323[0]
.sym 81044 basesoc_picorv327[26]
.sym 81048 $abc$35911$n3814
.sym 81049 slave_sel_r[1]
.sym 81050 spiflash_bus_dat_r[8]
.sym 81051 $abc$35911$n2837_1
.sym 81055 $abc$35911$n4106_1
.sym 81058 picorv32.reg_out[0]
.sym 81059 $abc$35911$n4104
.sym 81061 picorv32.mem_rdata_q[21]
.sym 81062 $abc$35911$n4105
.sym 81066 picorv32.cpuregs_rs1[5]
.sym 81071 $abc$35911$n4575
.sym 81079 basesoc_picorv327[1]
.sym 81080 basesoc_picorv327[28]
.sym 81081 $abc$35911$n4108
.sym 81082 $abc$35911$n4645
.sym 81083 $abc$35911$n2915_1
.sym 81086 $abc$35911$n2950_1
.sym 81087 picorv32.mem_rdata_q[23]
.sym 81088 basesoc_picorv323[2]
.sym 81089 picorv32.decoded_imm[13]
.sym 81090 basesoc_picorv327[26]
.sym 81097 spiflash_bus_dat_r[29]
.sym 81098 $abc$35911$n2983
.sym 81100 spiflash_bus_dat_r[30]
.sym 81101 $abc$35911$n2837_1
.sym 81106 spiflash_bus_dat_r[24]
.sym 81109 spiflash_bus_dat_r[28]
.sym 81112 spiflash_bus_dat_r[27]
.sym 81116 slave_sel_r[1]
.sym 81118 spiflash_bus_dat_r[26]
.sym 81120 spiflash_bus_dat_r[25]
.sym 81121 $abc$35911$n3422
.sym 81129 spiflash_bus_dat_r[26]
.sym 81136 spiflash_bus_dat_r[28]
.sym 81141 slave_sel_r[1]
.sym 81142 $abc$35911$n2837_1
.sym 81143 $abc$35911$n3422
.sym 81144 spiflash_bus_dat_r[24]
.sym 81150 spiflash_bus_dat_r[30]
.sym 81154 spiflash_bus_dat_r[29]
.sym 81160 spiflash_bus_dat_r[27]
.sym 81166 spiflash_bus_dat_r[25]
.sym 81172 slave_sel_r[1]
.sym 81174 spiflash_bus_dat_r[30]
.sym 81175 $abc$35911$n2983
.sym 81176 clk12_$glb_clk
.sym 81177 sys_rst_$glb_sr
.sym 81179 $abc$35911$n3141_1
.sym 81180 $abc$35911$n3139
.sym 81181 picorv32.decoded_imm_uj[1]
.sym 81182 $abc$35911$n3115
.sym 81183 $abc$35911$n3822
.sym 81184 $abc$35911$n3072_1
.sym 81185 $abc$35911$n3087
.sym 81192 $abc$35911$n4109_1
.sym 81198 $abc$35911$n3016
.sym 81202 $abc$35911$n3577
.sym 81203 $abc$35911$n3421_1
.sym 81204 picorv32.is_lui_auipc_jal
.sym 81205 picorv32.decoded_imm_uj[16]
.sym 81206 picorv32.instr_lui
.sym 81207 $PACKER_GND_NET
.sym 81208 $abc$35911$n2971
.sym 81209 spiflash_bus_dat_r[10]
.sym 81210 picorv32.decoded_imm[21]
.sym 81211 picorv32.decoded_imm[2]
.sym 81212 picorv32.mem_rdata_latched[21]
.sym 81219 spiflash_bus_dat_r[27]
.sym 81221 $abc$35911$n3077
.sym 81222 $abc$35911$n3083
.sym 81223 $abc$35911$n3075
.sym 81224 picorv32.instr_lui
.sym 81225 spiflash_bus_dat_r[26]
.sym 81229 picorv32.decoded_imm_uj[16]
.sym 81230 spiflash_bus_dat_r[31]
.sym 81232 spiflash_bus_dat_r[28]
.sym 81233 picorv32.mem_rdata_q[21]
.sym 81234 $abc$35911$n3817
.sym 81237 $abc$35911$n3139
.sym 81238 spiflash_bus_dat_r[9]
.sym 81241 picorv32.instr_auipc
.sym 81242 picorv32.instr_jal
.sym 81244 slave_sel_r[1]
.sym 81245 $abc$35911$n2837_1
.sym 81250 picorv32.decoded_imm_uj[21]
.sym 81252 picorv32.decoded_imm_uj[21]
.sym 81253 picorv32.instr_jal
.sym 81254 $abc$35911$n3075
.sym 81255 $abc$35911$n3083
.sym 81259 slave_sel_r[1]
.sym 81261 spiflash_bus_dat_r[31]
.sym 81264 $abc$35911$n3817
.sym 81265 $abc$35911$n2837_1
.sym 81266 slave_sel_r[1]
.sym 81267 spiflash_bus_dat_r[9]
.sym 81270 picorv32.mem_rdata_q[21]
.sym 81271 picorv32.instr_auipc
.sym 81272 picorv32.instr_lui
.sym 81273 $abc$35911$n3077
.sym 81276 spiflash_bus_dat_r[27]
.sym 81278 slave_sel_r[1]
.sym 81282 picorv32.instr_jal
.sym 81283 $abc$35911$n3075
.sym 81284 picorv32.decoded_imm_uj[16]
.sym 81285 $abc$35911$n3139
.sym 81288 slave_sel_r[1]
.sym 81290 spiflash_bus_dat_r[28]
.sym 81295 spiflash_bus_dat_r[26]
.sym 81297 slave_sel_r[1]
.sym 81298 $abc$35911$n3049_$glb_ce
.sym 81299 clk12_$glb_clk
.sym 81300 $abc$35911$n229_$glb_sr
.sym 81301 $abc$35911$n3069_1
.sym 81302 $abc$35911$n3079
.sym 81303 $abc$35911$n3137_1
.sym 81304 $abc$35911$n3133
.sym 81305 $abc$35911$n3089
.sym 81306 picorv32.decoded_imm_uj[23]
.sym 81307 picorv32.decoded_imm_uj[24]
.sym 81308 picorv32.decoded_imm_uj[21]
.sym 81311 picorv32.decoded_imm_uj[19]
.sym 81316 picorv32.decoded_imm_uj[1]
.sym 81318 picorv32.mem_rdata_latched[21]
.sym 81320 $abc$35911$n3823_1
.sym 81321 sys_rst
.sym 81322 $abc$35911$n3016
.sym 81325 $abc$35911$n3820
.sym 81326 $abc$35911$n3816
.sym 81327 $abc$35911$n3445_1
.sym 81328 picorv32.decoded_imm_uj[13]
.sym 81329 picorv32.is_lui_auipc_jal
.sym 81330 picorv32.decoded_imm_uj[24]
.sym 81331 spiflash_bus_dat_r[12]
.sym 81332 picorv32.decoded_imm_uj[21]
.sym 81333 picorv32.cpuregs_rs1[8]
.sym 81334 picorv32.mem_rdata_q[18]
.sym 81335 $abc$35911$n3614_1
.sym 81336 picorv32.mem_rdata_q[17]
.sym 81342 $abc$35911$n2962_1
.sym 81344 picorv32.decoded_imm_uj[13]
.sym 81346 picorv32.decoded_imm_uj[12]
.sym 81348 $abc$35911$n3131
.sym 81350 $abc$35911$n4133_1
.sym 81351 picorv32.decoded_imm_uj[24]
.sym 81352 picorv32.instr_jal
.sym 81353 picorv32.instr_lui
.sym 81355 $abc$35911$n3822
.sym 81357 $abc$35911$n3077
.sym 81359 picorv32.instr_auipc
.sym 81360 $abc$35911$n3528_1
.sym 81361 $abc$35911$n2989_1
.sym 81362 $abc$35911$n3089
.sym 81363 $abc$35911$n3075
.sym 81364 picorv32.decoded_imm_uj[2]
.sym 81365 basesoc_picorv327[1]
.sym 81366 $abc$35911$n3069_1
.sym 81367 picorv32.mem_wordsize[0]
.sym 81368 picorv32.mem_wordsize[1]
.sym 81369 $abc$35911$n3133
.sym 81371 $abc$35911$n4108
.sym 81372 picorv32.mem_rdata_q[12]
.sym 81375 $abc$35911$n2962_1
.sym 81376 basesoc_picorv327[1]
.sym 81377 $abc$35911$n3822
.sym 81381 picorv32.mem_wordsize[1]
.sym 81382 picorv32.mem_wordsize[0]
.sym 81383 $abc$35911$n4133_1
.sym 81384 $abc$35911$n3822
.sym 81387 picorv32.decoded_imm_uj[2]
.sym 81388 $abc$35911$n3069_1
.sym 81390 picorv32.instr_jal
.sym 81393 $abc$35911$n4133_1
.sym 81394 $abc$35911$n3528_1
.sym 81395 $abc$35911$n2989_1
.sym 81396 $abc$35911$n4108
.sym 81399 picorv32.decoded_imm_uj[24]
.sym 81400 picorv32.instr_jal
.sym 81401 $abc$35911$n3089
.sym 81402 $abc$35911$n3075
.sym 81405 $abc$35911$n3075
.sym 81406 picorv32.decoded_imm_uj[13]
.sym 81407 picorv32.instr_jal
.sym 81408 $abc$35911$n3133
.sym 81411 $abc$35911$n3077
.sym 81412 picorv32.mem_rdata_q[12]
.sym 81413 picorv32.instr_lui
.sym 81414 picorv32.instr_auipc
.sym 81417 $abc$35911$n3075
.sym 81418 picorv32.decoded_imm_uj[12]
.sym 81419 picorv32.instr_jal
.sym 81420 $abc$35911$n3131
.sym 81421 $abc$35911$n3049_$glb_ce
.sym 81422 clk12_$glb_clk
.sym 81423 $abc$35911$n229_$glb_sr
.sym 81424 picorv32.decoded_imm_uj[22]
.sym 81425 picorv32.decoded_imm_uj[16]
.sym 81426 $abc$35911$n3819
.sym 81427 $abc$35911$n3081_1
.sym 81428 picorv32.decoded_imm_uj[15]
.sym 81429 picorv32.decoded_imm_uj[17]
.sym 81430 picorv32.decoded_imm_uj[18]
.sym 81431 picorv32.decoded_imm_uj[3]
.sym 81434 picorv32.mem_rdata_q[19]
.sym 81437 picorv32.decoded_imm_uj[24]
.sym 81438 picorv32.decoded_imm_uj[14]
.sym 81442 $abc$35911$n3077
.sym 81448 picorv32.mem_rdata_latched[15]
.sym 81449 spiflash_bus_dat_r[13]
.sym 81450 sys_rst
.sym 81451 $abc$35911$n4122
.sym 81452 $abc$35911$n5731
.sym 81453 picorv32.mem_wordsize[0]
.sym 81454 basesoc_timer0_eventmanager_storage
.sym 81455 $abc$35911$n3829
.sym 81456 picorv32.mem_rdata_q[21]
.sym 81457 picorv32.is_lui_auipc_jal
.sym 81458 picorv32.decoded_imm[20]
.sym 81459 $abc$35911$n3813
.sym 81465 picorv32.instr_jal
.sym 81466 $abc$35911$n4196
.sym 81467 $abc$35911$n3075
.sym 81470 picorv32.decoded_imm_uj[20]
.sym 81471 $abc$35911$n3829
.sym 81472 $abc$35911$n3863
.sym 81473 $abc$35911$n3076_1
.sym 81474 $abc$35911$n3577
.sym 81475 $abc$35911$n3075
.sym 81476 $abc$35911$n3847
.sym 81477 picorv32.instr_auipc
.sym 81478 $abc$35911$n5731
.sym 81479 $abc$35911$n3846
.sym 81480 picorv32.instr_lui
.sym 81482 $abc$35911$n5702
.sym 81483 picorv32.instr_jal
.sym 81484 $abc$35911$n3081_1
.sym 81486 $abc$35911$n6617
.sym 81487 $abc$35911$n4175_1
.sym 81489 $abc$35911$n3577
.sym 81490 $abc$35911$n3864
.sym 81491 $abc$35911$n6614
.sym 81494 picorv32.decoded_imm_uj[19]
.sym 81495 picorv32.mem_rdata_q[19]
.sym 81496 $abc$35911$n3077
.sym 81498 picorv32.instr_lui
.sym 81499 picorv32.instr_auipc
.sym 81500 $abc$35911$n3077
.sym 81501 picorv32.mem_rdata_q[19]
.sym 81504 $abc$35911$n3081_1
.sym 81505 $abc$35911$n3075
.sym 81506 picorv32.decoded_imm_uj[20]
.sym 81507 picorv32.instr_jal
.sym 81510 $abc$35911$n3847
.sym 81511 $abc$35911$n3846
.sym 81512 $abc$35911$n3829
.sym 81513 $abc$35911$n3577
.sym 81516 $abc$35911$n3863
.sym 81517 $abc$35911$n3864
.sym 81518 $abc$35911$n3577
.sym 81519 $abc$35911$n3829
.sym 81522 $abc$35911$n3829
.sym 81523 $abc$35911$n5702
.sym 81524 $abc$35911$n3577
.sym 81525 $abc$35911$n6614
.sym 81530 $abc$35911$n4196
.sym 81531 $abc$35911$n4175_1
.sym 81534 $abc$35911$n3829
.sym 81535 $abc$35911$n3577
.sym 81536 $abc$35911$n5731
.sym 81537 $abc$35911$n6617
.sym 81540 $abc$35911$n3076_1
.sym 81541 picorv32.instr_jal
.sym 81542 $abc$35911$n3075
.sym 81543 picorv32.decoded_imm_uj[19]
.sym 81544 $abc$35911$n3049_$glb_ce
.sym 81545 clk12_$glb_clk
.sym 81546 $abc$35911$n229_$glb_sr
.sym 81547 picorv32.mem_rdata_q[15]
.sym 81548 $abc$35911$n3864
.sym 81549 $abc$35911$n3444_1
.sym 81550 $abc$35911$n3441
.sym 81551 picorv32.mem_rdata_q[18]
.sym 81552 picorv32.mem_rdata_q[17]
.sym 81553 picorv32.mem_rdata_latched[15]
.sym 81554 picorv32.mem_rdata_q[23]
.sym 81562 $abc$35911$n3847
.sym 81568 picorv32.decoded_imm_uj[16]
.sym 81572 $abc$35911$n4108
.sym 81573 $abc$35911$n2904
.sym 81574 picorv32.mem_rdata_q[14]
.sym 81575 picorv32.decoded_imm_uj[15]
.sym 81578 picorv32.mem_rdata_q[23]
.sym 81579 picorv32.decoded_imm_uj[18]
.sym 81580 $abc$35911$n2915_1
.sym 81582 basesoc_picorv327[1]
.sym 81589 basesoc_picorv327[1]
.sym 81590 $abc$35911$n3819
.sym 81592 picorv32.mem_rdata_latched[22]
.sym 81593 $abc$35911$n4108
.sym 81594 $abc$35911$n3888
.sym 81595 $abc$35911$n3887
.sym 81597 $abc$35911$n4123
.sym 81598 picorv32.mem_wordsize[1]
.sym 81600 $abc$35911$n3528_1
.sym 81601 $abc$35911$n2994
.sym 81603 $abc$35911$n4112_1
.sym 81604 $abc$35911$n2970_1
.sym 81605 $abc$35911$n4123
.sym 81607 $abc$35911$n3829
.sym 81608 $abc$35911$n3577
.sym 81609 picorv32.mem_rdata_latched[31]
.sym 81610 $abc$35911$n4125
.sym 81612 $abc$35911$n4124_1
.sym 81613 picorv32.mem_wordsize[0]
.sym 81615 $abc$35911$n5676
.sym 81618 $abc$35911$n3870
.sym 81621 $abc$35911$n4125
.sym 81622 $abc$35911$n4108
.sym 81623 $abc$35911$n2994
.sym 81627 basesoc_picorv327[1]
.sym 81628 $abc$35911$n2970_1
.sym 81630 $abc$35911$n3819
.sym 81633 $abc$35911$n3577
.sym 81634 $abc$35911$n3887
.sym 81635 $abc$35911$n3888
.sym 81636 $abc$35911$n3829
.sym 81640 picorv32.mem_rdata_latched[22]
.sym 81645 picorv32.mem_wordsize[0]
.sym 81646 picorv32.mem_wordsize[1]
.sym 81647 $abc$35911$n3819
.sym 81648 $abc$35911$n4123
.sym 81651 $abc$35911$n3870
.sym 81652 $abc$35911$n3577
.sym 81653 $abc$35911$n3829
.sym 81654 $abc$35911$n5676
.sym 81658 picorv32.mem_rdata_latched[31]
.sym 81663 $abc$35911$n4124_1
.sym 81664 $abc$35911$n4112_1
.sym 81665 $abc$35911$n3528_1
.sym 81666 $abc$35911$n4123
.sym 81667 $abc$35911$n3047_$glb_ce
.sym 81668 clk12_$glb_clk
.sym 81670 picorv32.mem_rdata_latched[23]
.sym 81671 $abc$35911$n3423_1
.sym 81672 $abc$35911$n3235
.sym 81673 $abc$35911$n3829
.sym 81674 picorv32.mem_rdata_latched[20]
.sym 81675 $abc$35911$n3418_1
.sym 81676 $abc$35911$n3413_1
.sym 81677 picorv32.mem_rdata_latched[24]
.sym 81687 picorv32.cpuregs_wrdata[8]
.sym 81688 $abc$35911$n3528_1
.sym 81689 $abc$35911$n3448_1
.sym 81690 $abc$35911$n3888
.sym 81691 $PACKER_GND_NET
.sym 81693 $abc$35911$n3444_1
.sym 81694 $abc$35911$n3577
.sym 81695 picorv32.is_lui_auipc_jal
.sym 81696 picorv32.mem_rdata_latched[21]
.sym 81697 picorv32.mem_rdata_latched[18]
.sym 81698 picorv32.mem_rdata_q[18]
.sym 81699 $PACKER_GND_NET
.sym 81700 picorv32.mem_rdata_q[17]
.sym 81702 picorv32.instr_lui
.sym 81703 $abc$35911$n3421_1
.sym 81705 picorv32.mem_rdata_latched[17]
.sym 81711 picorv32.mem_wordsize[1]
.sym 81714 $abc$35911$n3441
.sym 81715 $abc$35911$n5678
.sym 81716 $abc$35911$n3416
.sym 81717 $abc$35911$n4175_1
.sym 81718 $abc$35911$n5720
.sym 81719 $abc$35911$n4202
.sym 81720 $abc$35911$n3831
.sym 81721 $abc$35911$n4141
.sym 81723 $abc$35911$n4189
.sym 81724 $abc$35911$n2904
.sym 81728 picorv32.mem_rdata_q[21]
.sym 81730 $abc$35911$n3829
.sym 81731 $abc$35911$n2966
.sym 81732 $abc$35911$n3426_1
.sym 81733 $abc$35911$n3832
.sym 81736 picorv32.mem_wordsize[0]
.sym 81738 $abc$35911$n3829
.sym 81740 picorv32.mem_rdata_q[22]
.sym 81741 $abc$35911$n3577
.sym 81742 basesoc_picorv327[1]
.sym 81744 picorv32.mem_wordsize[0]
.sym 81745 $abc$35911$n4141
.sym 81746 picorv32.mem_wordsize[1]
.sym 81747 $abc$35911$n3441
.sym 81750 $abc$35911$n4202
.sym 81753 $abc$35911$n4175_1
.sym 81756 $abc$35911$n2966
.sym 81757 $abc$35911$n3441
.sym 81758 basesoc_picorv327[1]
.sym 81762 $abc$35911$n4189
.sym 81763 $abc$35911$n4175_1
.sym 81768 $abc$35911$n2904
.sym 81770 picorv32.mem_rdata_q[22]
.sym 81771 $abc$35911$n3416
.sym 81774 $abc$35911$n3426_1
.sym 81776 picorv32.mem_rdata_q[21]
.sym 81777 $abc$35911$n2904
.sym 81780 $abc$35911$n3831
.sym 81781 $abc$35911$n3829
.sym 81782 $abc$35911$n3832
.sym 81783 $abc$35911$n3577
.sym 81786 $abc$35911$n3577
.sym 81787 $abc$35911$n3829
.sym 81788 $abc$35911$n5720
.sym 81789 $abc$35911$n5678
.sym 81793 $abc$35911$n3578
.sym 81794 picorv32.decoded_rs2[2]
.sym 81795 $abc$35911$n3433
.sym 81796 picorv32.decoded_rs2[3]
.sym 81797 picorv32.decoded_rs2[4]
.sym 81798 $abc$35911$n3432_1
.sym 81799 $abc$35911$n3577
.sym 81800 picorv32.decoded_rs2[1]
.sym 81806 picorv32.cpuregs_rs1[27]
.sym 81808 $abc$35911$n3829
.sym 81809 picorv32.mem_rdata_q[24]
.sym 81813 $abc$35911$n4188
.sym 81818 $abc$35911$n3816
.sym 81819 $abc$35911$n3832
.sym 81820 $abc$35911$n3864
.sym 81821 picorv32.is_lui_auipc_jal
.sym 81822 picorv32.mem_rdata_latched[22]
.sym 81823 $abc$35911$n3430
.sym 81824 picorv32.cpuregs_rs1[8]
.sym 81826 $abc$35911$n3047
.sym 81828 picorv32.latched_rd[1]
.sym 81834 picorv32.mem_rdata_latched[23]
.sym 81836 $abc$35911$n3047
.sym 81837 picorv32.decoded_rs2[5]
.sym 81838 picorv32.mem_rdata_latched[20]
.sym 81839 picorv32.mem_rdata_latched[21]
.sym 81842 $abc$35911$n3467
.sym 81844 $abc$35911$n3047
.sym 81846 picorv32.mem_rdata_latched[22]
.sym 81848 picorv32.latched_rd[0]
.sym 81849 picorv32.mem_rdata_latched[24]
.sym 81851 picorv32.decoded_rs2[2]
.sym 81852 picorv32.latched_rd[1]
.sym 81853 picorv32.decoded_rs2[3]
.sym 81856 $abc$35911$n3468
.sym 81861 picorv32.decoded_rs2[0]
.sym 81862 picorv32.decoded_rs2[4]
.sym 81863 $abc$35911$n3047
.sym 81865 picorv32.decoded_rs2[1]
.sym 81867 picorv32.mem_rdata_latched[23]
.sym 81868 picorv32.decoded_rs2[3]
.sym 81869 $abc$35911$n3047
.sym 81873 picorv32.mem_rdata_latched[22]
.sym 81875 picorv32.decoded_rs2[2]
.sym 81876 $abc$35911$n3047
.sym 81880 picorv32.decoded_rs2[5]
.sym 81881 $abc$35911$n3047
.sym 81887 picorv32.decoded_rs2[5]
.sym 81891 picorv32.decoded_rs2[1]
.sym 81893 $abc$35911$n3047
.sym 81894 picorv32.mem_rdata_latched[21]
.sym 81898 picorv32.mem_rdata_latched[20]
.sym 81899 $abc$35911$n3047
.sym 81900 picorv32.decoded_rs2[0]
.sym 81903 $abc$35911$n3047
.sym 81905 picorv32.mem_rdata_latched[24]
.sym 81906 picorv32.decoded_rs2[4]
.sym 81909 $abc$35911$n3467
.sym 81910 picorv32.latched_rd[1]
.sym 81911 picorv32.latched_rd[0]
.sym 81912 $abc$35911$n3468
.sym 81914 clk12_$glb_clk
.sym 81915 $abc$35911$n3047
.sym 81916 picorv32.is_lui_auipc_jal
.sym 81917 picorv32.mem_rdata_latched[18]
.sym 81918 picorv32.mem_rdata_latched[16]
.sym 81919 picorv32.decoded_rs2[0]
.sym 81920 $abc$35911$n5702
.sym 81921 picorv32.mem_rdata_latched[17]
.sym 81922 picorv32.mem_rdata_q[16]
.sym 81923 $abc$35911$n229
.sym 81929 $abc$35911$n3577
.sym 81930 $abc$35911$n2895_1
.sym 81934 picorv32.mem_rdata_q[7]
.sym 81938 picorv32.mem_rdata_q[13]
.sym 81942 $abc$35911$n3468
.sym 81944 $abc$35911$n5731
.sym 81945 picorv32.mem_rdata_latched[15]
.sym 81947 $abc$35911$n3813
.sym 81948 $abc$35911$n3577
.sym 81949 picorv32.is_lui_auipc_jal
.sym 81951 $abc$35911$n3735
.sym 81958 $abc$35911$n3542
.sym 81960 $abc$35911$n5610
.sym 81961 $abc$35911$n3876
.sym 81962 $abc$35911$n2960
.sym 81963 $abc$35911$n5614
.sym 81965 $abc$35911$n2943
.sym 81968 picorv32.cpuregs_wrdata[2]
.sym 81969 picorv32.mem_do_rinst
.sym 81972 $abc$35911$n5656
.sym 81973 $abc$35911$n2913_1
.sym 81977 $abc$35911$n5702
.sym 81979 $abc$35911$n3825
.sym 81980 $abc$35911$n3864
.sym 81983 $abc$35911$n5701
.sym 81984 $abc$35911$n3847
.sym 81985 $abc$35911$n2902
.sym 81986 picorv32.cpuregs_wrdata[9]
.sym 81987 $abc$35911$n3825
.sym 81988 $abc$35911$n2926
.sym 81990 $abc$35911$n3847
.sym 81991 $abc$35911$n3542
.sym 81992 $abc$35911$n5614
.sym 81993 $abc$35911$n3825
.sym 81996 $abc$35911$n3864
.sym 81997 $abc$35911$n5656
.sym 81998 $abc$35911$n3542
.sym 81999 $abc$35911$n3825
.sym 82003 $abc$35911$n2902
.sym 82005 picorv32.mem_do_rinst
.sym 82011 picorv32.cpuregs_wrdata[9]
.sym 82014 $abc$35911$n5702
.sym 82015 $abc$35911$n3542
.sym 82016 $abc$35911$n3825
.sym 82017 $abc$35911$n5701
.sym 82020 $abc$35911$n3542
.sym 82021 $abc$35911$n3876
.sym 82022 $abc$35911$n5610
.sym 82023 $abc$35911$n3825
.sym 82026 picorv32.cpuregs_wrdata[2]
.sym 82032 $abc$35911$n2943
.sym 82033 $abc$35911$n2926
.sym 82034 $abc$35911$n2960
.sym 82035 $abc$35911$n2913_1
.sym 82037 clk12_$glb_clk
.sym 82039 picorv32.decoded_rs1[2]
.sym 82040 $abc$35911$n3543
.sym 82041 picorv32.decoded_rs1[4]
.sym 82042 picorv32.decoded_rs1[5]
.sym 82043 $abc$35911$n2981_1
.sym 82044 picorv32.decoded_rs1[3]
.sym 82045 $abc$35911$n2982_1
.sym 82046 $abc$35911$n2987_1
.sym 82051 picorv32.cpuregs_rs1[9]
.sym 82053 picorv32.latched_rd[5]
.sym 82054 picorv32.cpuregs_wrdata[2]
.sym 82055 picorv32.instr_jal
.sym 82063 picorv32.instr_retirq
.sym 82064 $abc$35911$n3047
.sym 82065 $abc$35911$n2904
.sym 82068 $abc$35911$n4108
.sym 82071 $abc$35911$n2902
.sym 82072 $abc$35911$n2904
.sym 82082 picorv32.mem_rdata_latched[16]
.sym 82084 $abc$35911$n2983_1
.sym 82087 $abc$35911$n3795
.sym 82088 $abc$35911$n3047
.sym 82089 picorv32.mem_rdata_latched[18]
.sym 82090 picorv32.mem_rdata_latched[19]
.sym 82091 picorv32.decoded_rs1[0]
.sym 82093 picorv32.mem_rdata_latched[17]
.sym 82095 picorv32.decoded_rs1[1]
.sym 82096 picorv32.decoded_rs1[2]
.sym 82102 picorv32.latched_rd[5]
.sym 82105 picorv32.mem_rdata_latched[15]
.sym 82108 $abc$35911$n2981_1
.sym 82109 picorv32.decoded_rs1[3]
.sym 82110 $abc$35911$n2982_1
.sym 82111 $abc$35911$n2987_1
.sym 82113 picorv32.decoded_rs1[1]
.sym 82114 $abc$35911$n3047
.sym 82115 picorv32.mem_rdata_latched[16]
.sym 82116 $abc$35911$n3795
.sym 82119 $abc$35911$n2981_1
.sym 82120 $abc$35911$n2987_1
.sym 82121 picorv32.mem_rdata_latched[19]
.sym 82125 picorv32.decoded_rs1[0]
.sym 82126 $abc$35911$n3047
.sym 82127 picorv32.mem_rdata_latched[15]
.sym 82128 $abc$35911$n3795
.sym 82131 $abc$35911$n2981_1
.sym 82133 $abc$35911$n2982_1
.sym 82134 $abc$35911$n2983_1
.sym 82140 $abc$35911$n3795
.sym 82143 $abc$35911$n3047
.sym 82144 picorv32.decoded_rs1[3]
.sym 82145 $abc$35911$n3795
.sym 82146 picorv32.mem_rdata_latched[18]
.sym 82149 picorv32.latched_rd[5]
.sym 82150 $abc$35911$n2981_1
.sym 82151 $abc$35911$n2983_1
.sym 82152 $abc$35911$n2982_1
.sym 82155 $abc$35911$n3047
.sym 82156 picorv32.decoded_rs1[2]
.sym 82157 $abc$35911$n3795
.sym 82158 picorv32.mem_rdata_latched[17]
.sym 82159 $abc$35911$n3047_$glb_ce
.sym 82160 clk12_$glb_clk
.sym 82162 $abc$35911$n2991
.sym 82163 $abc$35911$n3048
.sym 82164 $abc$35911$n3073
.sym 82165 $abc$35911$n255
.sym 82166 picorv32.mem_rdata_latched[8]
.sym 82167 $abc$35911$n2986
.sym 82168 $abc$35911$n3825
.sym 82169 $abc$35911$n2899_1
.sym 82170 picorv32.instr_retirq
.sym 82176 picorv32.cpuregs_wrdata[24]
.sym 82177 picorv32.cpuregs_wrdata[27]
.sym 82178 picorv32.is_sb_sh_sw
.sym 82184 picorv32.is_alu_reg_imm
.sym 82191 $abc$35911$n3825
.sym 82203 $abc$35911$n3984
.sym 82205 $abc$35911$n3982
.sym 82207 $abc$35911$n4877
.sym 82208 picorv32.mem_rdata_q[19]
.sym 82213 picorv32.mem_rdata_latched[19]
.sym 82214 $abc$35911$n2904
.sym 82215 picorv32.latched_rd[3]
.sym 82217 $abc$35911$n3529
.sym 82218 picorv32.latched_rd[4]
.sym 82219 $abc$35911$n3528_1
.sym 82221 basesoc_picorv327[1]
.sym 82222 $abc$35911$n3873
.sym 82224 picorv32.latched_rd[2]
.sym 82225 $abc$35911$n3825
.sym 82226 $abc$35911$n3542
.sym 82229 $abc$35911$n2989_1
.sym 82230 picorv32.latched_rd[5]
.sym 82234 picorv32.mem_wordsize[0]
.sym 82236 $abc$35911$n3528_1
.sym 82238 basesoc_picorv327[1]
.sym 82239 $abc$35911$n3529
.sym 82242 picorv32.latched_rd[2]
.sym 82243 picorv32.latched_rd[5]
.sym 82244 picorv32.latched_rd[3]
.sym 82245 picorv32.latched_rd[4]
.sym 82248 $abc$35911$n2904
.sym 82249 $abc$35911$n2989_1
.sym 82251 picorv32.mem_rdata_q[19]
.sym 82257 $abc$35911$n3982
.sym 82260 $abc$35911$n3825
.sym 82261 $abc$35911$n3542
.sym 82262 $abc$35911$n4877
.sym 82263 $abc$35911$n3873
.sym 82266 picorv32.mem_rdata_latched[19]
.sym 82272 picorv32.mem_wordsize[0]
.sym 82274 basesoc_picorv327[1]
.sym 82279 $abc$35911$n3984
.sym 82283 clk12_$glb_clk
.sym 82290 picorv32.mem_rdata_q[8]
.sym 82298 $abc$35911$n3825
.sym 82305 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 82307 picorv32.cpuregs_rs1[27]
.sym 82312 picorv32.decoded_rs1[0]
.sym 82314 picorv32.latched_rd[1]
.sym 82319 $abc$35911$n3047
.sym 82328 picorv32.mem_rdata_latched[19]
.sym 82332 $abc$35911$n4170
.sym 82333 $abc$35911$n3813
.sym 82334 $abc$35911$n3529
.sym 82340 picorv32.mem_wordsize[1]
.sym 82342 $abc$35911$n3421_1
.sym 82353 picorv32.latched_is_lu
.sym 82380 picorv32.mem_rdata_latched[19]
.sym 82389 $abc$35911$n3813
.sym 82390 $abc$35911$n3421_1
.sym 82391 picorv32.mem_wordsize[1]
.sym 82392 $abc$35911$n4170
.sym 82395 picorv32.latched_is_lu
.sym 82396 $abc$35911$n3529
.sym 82397 $abc$35911$n3421_1
.sym 82405 $abc$35911$n3047_$glb_ce
.sym 82406 clk12_$glb_clk
.sym 82430 $abc$35911$n3529
.sym 82754 spram_datain00[4]
.sym 82755 spram_datain10[4]
.sym 82756 spram_datain00[9]
.sym 82757 spram_datain10[10]
.sym 82758 spram_maskwren10[2]
.sym 82759 spram_datain00[10]
.sym 82760 spram_maskwren00[2]
.sym 82761 spram_datain10[9]
.sym 82767 basesoc_dat_w[4]
.sym 82769 basesoc_dat_w[1]
.sym 82772 eventmanager_status_w[1]
.sym 82775 user_btn1
.sym 82778 basesoc_dat_w[2]
.sym 82783 basesoc_dat_w[2]
.sym 82786 array_muxed0[6]
.sym 82787 array_muxed0[7]
.sym 82788 spram_dataout00[3]
.sym 82789 spram_dataout00[13]
.sym 82820 array_muxed1[11]
.sym 82821 array_muxed0[14]
.sym 82837 array_muxed1[11]
.sym 82838 array_muxed0[14]
.sym 82853 array_muxed0[14]
.sym 82856 array_muxed1[11]
.sym 82880 user_btn2
.sym 82883 spram_datain10[2]
.sym 82886 spram_datain00[2]
.sym 82894 spram_datain10[15]
.sym 82897 spram_dataout00[11]
.sym 82898 spram_datain10[11]
.sym 82899 spram_datain10[9]
.sym 82901 $abc$35911$n2929_1
.sym 82904 spram_datain00[11]
.sym 82905 $abc$35911$n2924
.sym 82910 user_btn2
.sym 82919 spram_datain00[9]
.sym 82920 array_muxed1[2]
.sym 82923 basesoc_dat_w[1]
.sym 82927 spram_maskwren00[2]
.sym 82928 array_muxed1[4]
.sym 82932 basesoc_dat_w[2]
.sym 82933 basesoc_picorv323[8]
.sym 82934 basesoc_dat_w[5]
.sym 82938 basesoc_dat_w[4]
.sym 82939 array_muxed1[10]
.sym 82940 user_btn2
.sym 82941 basesoc_dat_w[1]
.sym 82945 user_btn2
.sym 82968 array_muxed1[1]
.sym 82969 array_muxed1[5]
.sym 82975 array_muxed1[2]
.sym 82983 array_muxed1[4]
.sym 83004 array_muxed1[2]
.sym 83010 array_muxed1[5]
.sym 83024 array_muxed1[4]
.sym 83028 array_muxed1[1]
.sym 83039 clk12_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83053 spram_datain00[3]
.sym 83054 $abc$35911$n3820
.sym 83055 spram_datain10[7]
.sym 83057 array_muxed1[5]
.sym 83059 spram_datain00[7]
.sym 83062 spram_datain10[2]
.sym 83063 spram_datain00[5]
.sym 83064 $abc$35911$n3445_1
.sym 83065 basesoc_uart_tx_fifo_consume[1]
.sym 83066 basesoc_dat_w[2]
.sym 83071 $abc$35911$n2864
.sym 83072 slave_sel[2]
.sym 83082 basesoc_picorv323[10]
.sym 83099 basesoc_picorv323[8]
.sym 83100 $abc$35911$n3028
.sym 83102 basesoc_picorv323[1]
.sym 83122 basesoc_picorv323[1]
.sym 83145 basesoc_picorv323[8]
.sym 83158 basesoc_picorv323[10]
.sym 83161 $abc$35911$n3028
.sym 83162 clk12_$glb_clk
.sym 83170 basesoc_uart_tx_fifo_consume[1]
.sym 83176 array_muxed0[4]
.sym 83177 spram_wren0
.sym 83178 array_muxed1[8]
.sym 83189 array_muxed1[2]
.sym 83192 array_muxed1[7]
.sym 83193 $abc$35911$n3442
.sym 83196 basesoc_uart_tx_fifo_produce[1]
.sym 83197 basesoc_uart_tx_fifo_consume[0]
.sym 83198 csrbankarray_csrbank3_bitbang_en0_w
.sym 83199 $abc$35911$n3801
.sym 83209 $abc$35911$n2769
.sym 83215 basesoc_uart_phy_tx_reg[0]
.sym 83216 $abc$35911$n2763
.sym 83217 $abc$35911$n3230
.sym 83251 basesoc_uart_phy_tx_reg[0]
.sym 83252 $abc$35911$n2769
.sym 83253 $abc$35911$n3230
.sym 83284 $abc$35911$n2763
.sym 83285 clk12_$glb_clk
.sym 83286 sys_rst_$glb_sr
.sym 83288 $abc$35911$n2864
.sym 83289 basesoc_uart_tx_fifo_produce[1]
.sym 83293 spiflash_clk
.sym 83303 array_muxed0[12]
.sym 83305 $abc$35911$n2769
.sym 83306 array_muxed0[13]
.sym 83310 array_muxed0[6]
.sym 83312 basesoc_dat_w[3]
.sym 83313 basesoc_dat_w[1]
.sym 83314 basesoc_uart_tx_fifo_do_read
.sym 83319 array_muxed1[4]
.sym 83321 $abc$35911$n2836
.sym 83332 $abc$35911$n55
.sym 83334 basesoc_uart_tx_fifo_wrport_we
.sym 83337 $abc$35911$n186
.sym 83340 csrbankarray_csrbank3_bitbang0_w[2]
.sym 83341 basesoc_uart_tx_fifo_produce[0]
.sym 83352 sys_rst
.sym 83355 $abc$35911$n2981
.sym 83358 csrbankarray_csrbank3_bitbang_en0_w
.sym 83370 $abc$35911$n55
.sym 83379 sys_rst
.sym 83380 basesoc_uart_tx_fifo_produce[0]
.sym 83382 basesoc_uart_tx_fifo_wrport_we
.sym 83403 csrbankarray_csrbank3_bitbang0_w[2]
.sym 83405 csrbankarray_csrbank3_bitbang_en0_w
.sym 83406 $abc$35911$n186
.sym 83407 $abc$35911$n2981
.sym 83408 clk12_$glb_clk
.sym 83410 array_muxed1[2]
.sym 83412 array_muxed1[4]
.sym 83413 array_muxed1[9]
.sym 83420 $abc$35911$n4487
.sym 83422 array_muxed0[11]
.sym 83423 $PACKER_VCC_NET
.sym 83428 array_muxed0[11]
.sym 83430 basesoc_uart_tx_fifo_wrport_we
.sym 83438 sys_rst
.sym 83439 basesoc_picorv323[4]
.sym 83444 csrbankarray_csrbank3_bitbang0_w[1]
.sym 83453 $abc$35911$n2901
.sym 83471 basesoc_dat_w[1]
.sym 83529 basesoc_dat_w[1]
.sym 83530 $abc$35911$n2901
.sym 83531 clk12_$glb_clk
.sym 83532 sys_rst_$glb_sr
.sym 83533 basesoc_uart_eventmanager_status_w[0]
.sym 83534 basesoc_uart_tx_fifo_do_read
.sym 83539 basesoc_uart_phy_sink_valid
.sym 83549 $abc$35911$n2901
.sym 83554 $abc$35911$n3028
.sym 83558 basesoc_dat_w[2]
.sym 83561 basesoc_uart_phy_sink_ready
.sym 83567 basesoc_timer0_reload_storage[6]
.sym 83576 $abc$35911$n2905
.sym 83579 basesoc_uart_phy_sink_ready
.sym 83584 $abc$35911$n2840
.sym 83589 basesoc_dat_w[7]
.sym 83598 sys_rst
.sym 83599 basesoc_uart_tx_fifo_do_read
.sym 83600 basesoc_dat_w[6]
.sym 83615 basesoc_dat_w[6]
.sym 83619 basesoc_uart_tx_fifo_do_read
.sym 83622 sys_rst
.sym 83637 $abc$35911$n2840
.sym 83639 basesoc_uart_phy_sink_ready
.sym 83643 basesoc_dat_w[7]
.sym 83653 $abc$35911$n2905
.sym 83654 clk12_$glb_clk
.sym 83655 sys_rst_$glb_sr
.sym 83663 array_muxed1[0]
.sym 83669 basesoc_uart_phy_sink_valid
.sym 83672 array_muxed0[3]
.sym 83673 array_muxed0[9]
.sym 83674 array_muxed0[2]
.sym 83681 $abc$35911$n3442
.sym 83699 $abc$35911$n2989
.sym 83707 spiflash_i
.sym 83710 sys_rst
.sym 83713 spiflash_miso
.sym 83738 spiflash_i
.sym 83739 sys_rst
.sym 83744 spiflash_miso
.sym 83776 $abc$35911$n2989
.sym 83777 clk12_$glb_clk
.sym 83778 sys_rst_$glb_sr
.sym 83779 waittimer1_count[7]
.sym 83780 $abc$35911$n160
.sym 83781 $abc$35911$n166
.sym 83782 waittimer1_count[15]
.sym 83783 $abc$35911$n158
.sym 83784 waittimer1_count[14]
.sym 83786 waittimer1_count[6]
.sym 83793 spiflash_i
.sym 83796 array_muxed1[0]
.sym 83805 basesoc_dat_w[1]
.sym 83806 waittimer1_count[14]
.sym 83811 waittimer1_count[12]
.sym 83812 basesoc_dat_w[3]
.sym 83813 basesoc_dat_w[1]
.sym 83822 $abc$35911$n2747
.sym 83827 $abc$35911$n3329
.sym 83832 $abc$35911$n3333
.sym 83838 $abc$35911$n166
.sym 83840 $abc$35911$n158
.sym 83842 $abc$35911$n164
.sym 83844 $abc$35911$n162
.sym 83845 $abc$35911$n160
.sym 83846 $abc$35911$n168
.sym 83849 basesoc_counter[1]
.sym 83850 basesoc_counter[0]
.sym 83855 $abc$35911$n164
.sym 83859 $abc$35911$n3333
.sym 83860 $abc$35911$n158
.sym 83861 $abc$35911$n3329
.sym 83862 $abc$35911$n160
.sym 83877 $abc$35911$n164
.sym 83878 $abc$35911$n168
.sym 83879 $abc$35911$n166
.sym 83880 $abc$35911$n162
.sym 83884 basesoc_counter[1]
.sym 83885 basesoc_counter[0]
.sym 83890 basesoc_counter[0]
.sym 83897 $abc$35911$n162
.sym 83899 $abc$35911$n2747
.sym 83900 clk12_$glb_clk
.sym 83901 sys_rst_$glb_sr
.sym 83904 $abc$35911$n5863
.sym 83905 $abc$35911$n5865
.sym 83906 $abc$35911$n5867
.sym 83907 $abc$35911$n5869
.sym 83908 $abc$35911$n5871
.sym 83909 $abc$35911$n5873
.sym 83916 basesoc_counter[1]
.sym 83918 $abc$35911$n2747
.sym 83921 array_muxed0[5]
.sym 83922 user_btn1
.sym 83924 array_muxed0[12]
.sym 83925 $PACKER_VCC_NET
.sym 83926 $abc$35911$n170
.sym 83927 $abc$35911$n5891
.sym 83928 csrbankarray_csrbank3_bitbang0_w[1]
.sym 83929 sys_rst
.sym 83933 sys_rst
.sym 83934 $abc$35911$n5879
.sym 83935 basesoc_picorv323[4]
.sym 83937 waittimer1_count[10]
.sym 83944 $abc$35911$n3330_1
.sym 83945 $abc$35911$n2976
.sym 83947 waittimer1_count[5]
.sym 83951 waittimer1_count[8]
.sym 83952 eventmanager_status_w[1]
.sym 83953 waittimer1_count[1]
.sym 83954 waittimer1_count[2]
.sym 83955 waittimer1_count[4]
.sym 83957 sys_rst
.sym 83958 waittimer1_count[3]
.sym 83960 $abc$35911$n3332
.sym 83961 waittimer1_count[0]
.sym 83962 user_btn1
.sym 83963 basesoc_dat_w[2]
.sym 83965 $abc$35911$n3331_1
.sym 83966 $abc$35911$n170
.sym 83967 basesoc_ctrl_reset_reset_r
.sym 83972 basesoc_dat_w[3]
.sym 83973 basesoc_dat_w[1]
.sym 83976 basesoc_dat_w[3]
.sym 83982 waittimer1_count[1]
.sym 83983 waittimer1_count[2]
.sym 83984 $abc$35911$n170
.sym 83985 waittimer1_count[0]
.sym 83991 basesoc_ctrl_reset_reset_r
.sym 83995 basesoc_dat_w[2]
.sym 84000 waittimer1_count[0]
.sym 84001 sys_rst
.sym 84002 eventmanager_status_w[1]
.sym 84003 user_btn1
.sym 84006 basesoc_dat_w[1]
.sym 84012 waittimer1_count[5]
.sym 84013 waittimer1_count[4]
.sym 84014 waittimer1_count[3]
.sym 84015 waittimer1_count[8]
.sym 84018 $abc$35911$n3332
.sym 84020 $abc$35911$n3330_1
.sym 84021 $abc$35911$n3331_1
.sym 84022 $abc$35911$n2976
.sym 84023 clk12_$glb_clk
.sym 84024 sys_rst_$glb_sr
.sym 84025 $abc$35911$n5875
.sym 84026 $abc$35911$n5877
.sym 84027 $abc$35911$n5879
.sym 84028 $abc$35911$n5881
.sym 84029 $abc$35911$n5883
.sym 84030 $abc$35911$n5885
.sym 84031 $abc$35911$n5887
.sym 84032 $abc$35911$n5889
.sym 84036 picorv32.mem_rdata_q[15]
.sym 84039 waittimer1_count[1]
.sym 84040 $abc$35911$n5865
.sym 84041 waittimer1_count[0]
.sym 84043 $abc$35911$n2819
.sym 84046 waittimer1_count[3]
.sym 84050 $PACKER_VCC_NET
.sym 84051 basesoc_dat_w[2]
.sym 84052 basesoc_uart_phy_sink_ready
.sym 84060 slave_sel_r[1]
.sym 84068 $abc$35911$n5863
.sym 84073 basesoc_uart_phy_sink_ready
.sym 84076 waittimer1_count[13]
.sym 84079 waittimer1_count[9]
.sym 84081 basesoc_uart_phy_sink_valid
.sym 84082 $abc$35911$n5875
.sym 84083 basesoc_uart_phy_tx_busy
.sym 84084 $abc$35911$n2950
.sym 84088 waittimer1_count[11]
.sym 84090 user_btn1
.sym 84091 $abc$35911$n5877
.sym 84093 $abc$35911$n5881
.sym 84099 $abc$35911$n5875
.sym 84102 user_btn1
.sym 84105 waittimer1_count[13]
.sym 84106 waittimer1_count[11]
.sym 84108 waittimer1_count[9]
.sym 84117 user_btn1
.sym 84118 $abc$35911$n5863
.sym 84129 user_btn1
.sym 84130 $abc$35911$n5877
.sym 84136 user_btn1
.sym 84137 $abc$35911$n5881
.sym 84141 basesoc_uart_phy_sink_ready
.sym 84143 basesoc_uart_phy_tx_busy
.sym 84144 basesoc_uart_phy_sink_valid
.sym 84145 $abc$35911$n2950
.sym 84146 clk12_$glb_clk
.sym 84147 sys_rst_$glb_sr
.sym 84148 $abc$35911$n5891
.sym 84156 user_btn1
.sym 84162 array_muxed0[1]
.sym 84164 $abc$35911$n2950
.sym 84170 waittimer1_count[4]
.sym 84177 eventmanager_status_w[0]
.sym 84181 $abc$35911$n3442
.sym 84183 $abc$35911$n2939
.sym 84189 $abc$35911$n5745
.sym 84190 array_muxed1[0]
.sym 84198 $abc$35911$n170
.sym 84199 sys_rst
.sym 84204 $abc$35911$n2769
.sym 84222 $abc$35911$n170
.sym 84247 array_muxed1[0]
.sym 84253 $abc$35911$n2769
.sym 84254 sys_rst
.sym 84265 $abc$35911$n5745
.sym 84269 clk12_$glb_clk
.sym 84270 sys_rst_$glb_sr
.sym 84273 waittimer0_count[1]
.sym 84277 $abc$35911$n2940
.sym 84282 $abc$35911$n2845
.sym 84294 array_muxed0[7]
.sym 84298 slave_sel_r[1]
.sym 84315 $abc$35911$n4667
.sym 84316 $abc$35911$n4602
.sym 84318 $abc$35911$n2769
.sym 84320 $PACKER_VCC_NET
.sym 84323 $abc$35911$n2763
.sym 84325 $abc$35911$n3227
.sym 84330 basesoc_uart_phy_uart_clk_txen
.sym 84332 basesoc_picorv323[4]
.sym 84337 $abc$35911$n6194
.sym 84338 basesoc_uart_phy_tx_busy
.sym 84342 basesoc_uart_phy_tx_bitcount[0]
.sym 84351 $PACKER_VCC_NET
.sym 84353 basesoc_uart_phy_tx_bitcount[0]
.sym 84357 $abc$35911$n3227
.sym 84358 basesoc_uart_phy_tx_busy
.sym 84359 basesoc_uart_phy_uart_clk_txen
.sym 84360 basesoc_uart_phy_tx_bitcount[0]
.sym 84364 $abc$35911$n4602
.sym 84365 $abc$35911$n4667
.sym 84366 basesoc_picorv323[4]
.sym 84381 $abc$35911$n6194
.sym 84383 $abc$35911$n2769
.sym 84391 $abc$35911$n2763
.sym 84392 clk12_$glb_clk
.sym 84393 sys_rst_$glb_sr
.sym 84394 waittimer0_count[7]
.sym 84395 $abc$35911$n3321
.sym 84396 eventmanager_status_w[0]
.sym 84397 waittimer0_count[6]
.sym 84398 $abc$35911$n144
.sym 84399 $abc$35911$n2939
.sym 84401 $abc$35911$n3318
.sym 84404 picorv32.latched_rd[4]
.sym 84407 $abc$35911$n2985
.sym 84411 $abc$35911$n4667
.sym 84418 basesoc_picorv323[4]
.sym 84419 $abc$35911$n146
.sym 84423 $abc$35911$n156
.sym 84425 sys_rst
.sym 84427 basesoc_picorv323[4]
.sym 84436 basesoc_picorv323[4]
.sym 84437 $abc$35911$n2772
.sym 84438 $abc$35911$n4547_1
.sym 84439 $abc$35911$n4548
.sym 84443 $abc$35911$n4604_1
.sym 84444 $abc$35911$n4603_1
.sym 84445 $abc$35911$n4550_1
.sym 84446 $abc$35911$n2769
.sym 84447 $abc$35911$n4601_1
.sym 84449 $abc$35911$n4599
.sym 84450 $abc$35911$n4600_1
.sym 84453 basesoc_uart_phy_tx_bitcount[1]
.sym 84455 $abc$35911$n4602
.sym 84457 $abc$35911$n4487
.sym 84460 basesoc_picorv323[3]
.sym 84463 basesoc_picorv323[3]
.sym 84464 basesoc_picorv323[2]
.sym 84465 $abc$35911$n4519
.sym 84468 basesoc_picorv323[2]
.sym 84469 $abc$35911$n4547_1
.sym 84470 $abc$35911$n4548
.sym 84474 $abc$35911$n4599
.sym 84475 $abc$35911$n4487
.sym 84476 basesoc_picorv323[4]
.sym 84477 $abc$35911$n4602
.sym 84480 basesoc_uart_phy_tx_bitcount[1]
.sym 84482 $abc$35911$n2769
.sym 84486 $abc$35911$n4601_1
.sym 84488 $abc$35911$n4604_1
.sym 84489 basesoc_picorv323[3]
.sym 84492 $abc$35911$n4603_1
.sym 84493 basesoc_picorv323[3]
.sym 84495 $abc$35911$n4604_1
.sym 84498 basesoc_picorv323[3]
.sym 84499 $abc$35911$n4603_1
.sym 84500 $abc$35911$n4519
.sym 84505 $abc$35911$n4601_1
.sym 84506 $abc$35911$n4600_1
.sym 84507 basesoc_picorv323[3]
.sym 84510 $abc$35911$n4550_1
.sym 84511 $abc$35911$n4548
.sym 84513 basesoc_picorv323[2]
.sym 84514 $abc$35911$n2772
.sym 84515 clk12_$glb_clk
.sym 84516 sys_rst_$glb_sr
.sym 84517 $abc$35911$n5446_1
.sym 84518 waittimer0_count[11]
.sym 84519 $abc$35911$n3319
.sym 84520 $abc$35911$n4631
.sym 84523 $abc$35911$n4549_1
.sym 84524 waittimer0_count[9]
.sym 84534 $abc$35911$n3320
.sym 84540 eventmanager_status_w[0]
.sym 84541 slave_sel_r[1]
.sym 84543 basesoc_dat_w[2]
.sym 84546 basesoc_picorv323[3]
.sym 84547 basesoc_picorv323[3]
.sym 84550 $abc$35911$n4518_1
.sym 84551 basesoc_picorv323[3]
.sym 84558 $abc$35911$n4508
.sym 84559 $abc$35911$n4556_1
.sym 84560 $abc$35911$n4557
.sym 84561 $abc$35911$n4551
.sym 84564 $abc$35911$n4555_1
.sym 84565 $abc$35911$n4554
.sym 84566 $abc$35911$n4546_1
.sym 84567 basesoc_picorv323[2]
.sym 84568 $abc$35911$n4503
.sym 84569 $abc$35911$n4501
.sym 84570 basesoc_picorv323[3]
.sym 84571 $abc$35911$n4553_1
.sym 84573 $abc$35911$n4504
.sym 84574 $abc$35911$n5446_1
.sym 84575 basesoc_picorv323[3]
.sym 84577 $abc$35911$n4519
.sym 84578 basesoc_picorv323[1]
.sym 84581 $abc$35911$n4558_1
.sym 84586 basesoc_picorv323[1]
.sym 84591 $abc$35911$n4555_1
.sym 84592 $abc$35911$n4558_1
.sym 84593 basesoc_picorv323[2]
.sym 84598 $abc$35911$n4557
.sym 84599 $abc$35911$n4519
.sym 84600 basesoc_picorv323[2]
.sym 84603 $abc$35911$n4501
.sym 84605 basesoc_picorv323[1]
.sym 84606 $abc$35911$n4503
.sym 84609 basesoc_picorv323[1]
.sym 84610 $abc$35911$n4508
.sym 84612 $abc$35911$n4504
.sym 84615 basesoc_picorv323[2]
.sym 84616 $abc$35911$n4554
.sym 84618 $abc$35911$n4551
.sym 84622 basesoc_picorv323[2]
.sym 84623 $abc$35911$n4554
.sym 84624 $abc$35911$n4555_1
.sym 84627 $abc$35911$n5446_1
.sym 84628 basesoc_picorv323[3]
.sym 84629 $abc$35911$n4553_1
.sym 84630 $abc$35911$n4546_1
.sym 84633 $abc$35911$n4556_1
.sym 84635 basesoc_picorv323[3]
.sym 84636 $abc$35911$n4553_1
.sym 84640 $abc$35911$n146
.sym 84641 $abc$35911$n150
.sym 84642 $abc$35911$n156
.sym 84644 $abc$35911$n4632
.sym 84645 $abc$35911$n4630
.sym 84646 waittimer0_count[16]
.sym 84647 waittimer0_count[12]
.sym 84651 picorv32.mem_rdata_latched[16]
.sym 84657 $abc$35911$n4501
.sym 84667 $abc$35911$n4558_1
.sym 84668 picorv32.mem_wordsize[1]
.sym 84669 $abc$35911$n4633
.sym 84671 $abc$35911$n2939
.sym 84673 $abc$35911$n3442
.sym 84683 $abc$35911$n4511_1
.sym 84685 $abc$35911$n4633
.sym 84686 basesoc_picorv323[2]
.sym 84688 $abc$35911$n4558_1
.sym 84689 $abc$35911$n4667
.sym 84690 basesoc_picorv323[1]
.sym 84692 $abc$35911$n4507
.sym 84695 $abc$35911$n4519
.sym 84697 basesoc_picorv323[4]
.sym 84699 $abc$35911$n4557
.sym 84701 $abc$35911$n4632
.sym 84702 $abc$35911$n4630
.sym 84703 $abc$35911$n4515
.sym 84704 $abc$35911$n4512
.sym 84708 $abc$35911$n4510
.sym 84709 $abc$35911$n4509
.sym 84710 $abc$35911$n4518_1
.sym 84714 basesoc_picorv323[4]
.sym 84716 $abc$35911$n4632
.sym 84717 $abc$35911$n4667
.sym 84720 $abc$35911$n4558_1
.sym 84721 $abc$35911$n4557
.sym 84722 basesoc_picorv323[2]
.sym 84726 $abc$35911$n4518_1
.sym 84728 basesoc_picorv323[1]
.sym 84729 $abc$35911$n4519
.sym 84732 $abc$35911$n4512
.sym 84733 $abc$35911$n4511_1
.sym 84735 basesoc_picorv323[1]
.sym 84738 $abc$35911$n4633
.sym 84741 $abc$35911$n4630
.sym 84744 basesoc_picorv323[2]
.sym 84745 $abc$35911$n4507
.sym 84747 $abc$35911$n4510
.sym 84750 basesoc_picorv323[1]
.sym 84751 $abc$35911$n4512
.sym 84752 $abc$35911$n4515
.sym 84756 $abc$35911$n4509
.sym 84757 basesoc_picorv323[1]
.sym 84759 $abc$35911$n4511_1
.sym 84761 clk12_$glb_clk
.sym 84779 $abc$35911$n4511_1
.sym 84788 picorv32.instr_auipc
.sym 84790 slave_sel_r[1]
.sym 84798 slave_sel_r[1]
.sym 84804 $abc$35911$n4581
.sym 84805 basesoc_picorv323[3]
.sym 84809 $abc$35911$n4519
.sym 84810 $abc$35911$n4515
.sym 84812 $abc$35911$n4516
.sym 84813 basesoc_picorv323[1]
.sym 84815 $abc$35911$n4510
.sym 84817 $abc$35911$n4520
.sym 84818 $abc$35911$n4514
.sym 84819 basesoc_picorv323[3]
.sym 84821 $abc$35911$n4517_1
.sym 84823 $abc$35911$n4580_1
.sym 84825 $abc$35911$n4518_1
.sym 84828 basesoc_picorv323[1]
.sym 84833 basesoc_picorv323[2]
.sym 84838 $abc$35911$n4517_1
.sym 84839 basesoc_picorv323[2]
.sym 84840 $abc$35911$n4519
.sym 84843 $abc$35911$n4518_1
.sym 84844 basesoc_picorv323[1]
.sym 84845 $abc$35911$n4519
.sym 84846 $abc$35911$n4520
.sym 84849 basesoc_picorv323[2]
.sym 84850 $abc$35911$n4514
.sym 84852 $abc$35911$n4517_1
.sym 84855 $abc$35911$n4514
.sym 84856 basesoc_picorv323[2]
.sym 84858 $abc$35911$n4510
.sym 84861 $abc$35911$n4581
.sym 84863 basesoc_picorv323[3]
.sym 84864 $abc$35911$n4519
.sym 84867 $abc$35911$n4580_1
.sym 84868 $abc$35911$n4581
.sym 84869 basesoc_picorv323[3]
.sym 84873 $abc$35911$n4515
.sym 84874 $abc$35911$n4516
.sym 84876 basesoc_picorv323[1]
.sym 84879 $abc$35911$n4516
.sym 84881 basesoc_picorv323[1]
.sym 84882 $abc$35911$n4520
.sym 84887 $abc$35911$n204
.sym 84888 $abc$35911$n3021
.sym 84900 $PACKER_GND_NET
.sym 84903 picorv32.is_lui_auipc_jal
.sym 84905 $abc$35911$n4519
.sym 84911 $abc$35911$n3077
.sym 84912 sys_rst
.sym 84917 $abc$35911$n2867_1
.sym 84919 picorv32.instr_auipc
.sym 84920 $abc$35911$n3073
.sym 84921 basesoc_picorv327[0]
.sym 84937 $abc$35911$n3421_1
.sym 84940 picorv32.mem_wordsize[1]
.sym 84942 $abc$35911$n4109_1
.sym 84944 $abc$35911$n2998
.sym 84945 basesoc_picorv327[0]
.sym 84946 $abc$35911$n4108
.sym 84948 $abc$35911$n4107
.sym 84950 $abc$35911$n3813
.sym 84951 $abc$35911$n4106_1
.sym 84952 basesoc_picorv327[1]
.sym 84953 $abc$35911$n4112_1
.sym 84955 $abc$35911$n4104
.sym 84957 picorv32.mem_rdata_latched[21]
.sym 84958 $abc$35911$n4105
.sym 84960 basesoc_picorv327[1]
.sym 84961 $abc$35911$n3421_1
.sym 84962 basesoc_picorv327[0]
.sym 84963 $abc$35911$n3813
.sym 84978 $abc$35911$n4112_1
.sym 84979 $abc$35911$n4109_1
.sym 84980 $abc$35911$n4104
.sym 84985 $abc$35911$n2998
.sym 84986 $abc$35911$n4105
.sym 84987 $abc$35911$n4108
.sym 84997 picorv32.mem_rdata_latched[21]
.sym 85002 $abc$35911$n4107
.sym 85004 $abc$35911$n4106_1
.sym 85005 picorv32.mem_wordsize[1]
.sym 85007 clk12_$glb_clk
.sym 85015 picorv32.decoded_imm[4]
.sym 85016 sys_rst
.sym 85032 $abc$35911$n3003
.sym 85033 slave_sel_r[1]
.sym 85035 basesoc_dat_w[2]
.sym 85037 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85038 picorv32.decoded_imm[4]
.sym 85039 picorv32.instr_lui
.sym 85040 picorv32.instr_jal
.sym 85042 picorv32.mem_rdata_latched[31]
.sym 85043 por_rst
.sym 85050 $abc$35911$n3823_1
.sym 85053 spiflash_bus_dat_r[11]
.sym 85054 picorv32.mem_rdata_q[23]
.sym 85056 picorv32.mem_rdata_latched[21]
.sym 85058 picorv32.instr_auipc
.sym 85062 picorv32.mem_rdata_q[23]
.sym 85064 picorv32.mem_rdata_q[21]
.sym 85065 picorv32.instr_lui
.sym 85066 $abc$35911$n3116_1
.sym 85068 slave_sel_r[1]
.sym 85071 $abc$35911$n3077
.sym 85073 $abc$35911$n2837_1
.sym 85077 $abc$35911$n2867_1
.sym 85079 picorv32.mem_rdata_q[16]
.sym 85080 $abc$35911$n3073
.sym 85081 picorv32.mem_rdata_q[17]
.sym 85089 $abc$35911$n3077
.sym 85090 picorv32.instr_lui
.sym 85091 picorv32.instr_auipc
.sym 85092 picorv32.mem_rdata_q[17]
.sym 85095 picorv32.mem_rdata_q[16]
.sym 85096 picorv32.instr_auipc
.sym 85097 picorv32.instr_lui
.sym 85098 $abc$35911$n3077
.sym 85102 picorv32.mem_rdata_latched[21]
.sym 85107 $abc$35911$n3116_1
.sym 85109 $abc$35911$n2867_1
.sym 85110 picorv32.mem_rdata_q[23]
.sym 85113 spiflash_bus_dat_r[11]
.sym 85114 $abc$35911$n3823_1
.sym 85115 $abc$35911$n2837_1
.sym 85116 slave_sel_r[1]
.sym 85119 $abc$35911$n2867_1
.sym 85120 picorv32.mem_rdata_q[21]
.sym 85122 $abc$35911$n3073
.sym 85125 $abc$35911$n3077
.sym 85126 picorv32.mem_rdata_q[23]
.sym 85127 picorv32.instr_auipc
.sym 85128 picorv32.instr_lui
.sym 85129 $abc$35911$n3047_$glb_ce
.sym 85130 clk12_$glb_clk
.sym 85132 $abc$35911$n3116_1
.sym 85133 picorv32.decoded_imm_uj[14]
.sym 85135 $abc$35911$n3121_1
.sym 85137 $abc$35911$n3120
.sym 85144 spiflash_bus_dat_r[14]
.sym 85148 $abc$35911$n3016
.sym 85149 sys_rst
.sym 85156 $abc$35911$n2866
.sym 85157 picorv32.mem_rdata_q[22]
.sym 85159 picorv32.mem_wordsize[1]
.sym 85160 picorv32.instr_lui
.sym 85161 $abc$35911$n3442
.sym 85162 $abc$35911$n2974_1
.sym 85163 $abc$35911$n3822
.sym 85164 $abc$35911$n2998
.sym 85165 picorv32.mem_rdata_q[16]
.sym 85166 picorv32.cpuregs_wrdata[4]
.sym 85173 picorv32.mem_rdata_q[22]
.sym 85182 $abc$35911$n3077
.sym 85185 $abc$35911$n3077
.sym 85186 picorv32.instr_lui
.sym 85187 $abc$35911$n2867_1
.sym 85193 picorv32.mem_rdata_q[15]
.sym 85194 picorv32.instr_auipc
.sym 85197 picorv32.mem_rdata_q[18]
.sym 85198 picorv32.mem_rdata_q[13]
.sym 85199 picorv32.instr_lui
.sym 85201 $abc$35911$n3070_1
.sym 85202 picorv32.mem_rdata_latched[31]
.sym 85204 picorv32.mem_rdata_q[24]
.sym 85206 picorv32.mem_rdata_q[22]
.sym 85207 $abc$35911$n2867_1
.sym 85209 $abc$35911$n3070_1
.sym 85212 picorv32.instr_auipc
.sym 85213 $abc$35911$n3077
.sym 85214 picorv32.mem_rdata_q[18]
.sym 85215 picorv32.instr_lui
.sym 85218 picorv32.mem_rdata_q[15]
.sym 85219 picorv32.instr_lui
.sym 85220 $abc$35911$n3077
.sym 85221 picorv32.instr_auipc
.sym 85224 picorv32.instr_auipc
.sym 85225 picorv32.mem_rdata_q[13]
.sym 85226 $abc$35911$n3077
.sym 85227 picorv32.instr_lui
.sym 85230 $abc$35911$n3077
.sym 85231 picorv32.instr_lui
.sym 85232 picorv32.mem_rdata_q[24]
.sym 85233 picorv32.instr_auipc
.sym 85237 picorv32.mem_rdata_latched[31]
.sym 85242 picorv32.mem_rdata_latched[31]
.sym 85251 picorv32.mem_rdata_latched[31]
.sym 85252 $abc$35911$n3047_$glb_ce
.sym 85253 clk12_$glb_clk
.sym 85256 picorv32.mem_rdata_q[10]
.sym 85257 picorv32.mem_rdata_latched[11]
.sym 85258 picorv32.mem_rdata_q[11]
.sym 85259 $abc$35911$n3070_1
.sym 85261 $abc$35911$n2866
.sym 85262 picorv32.mem_rdata_latched[10]
.sym 85273 $abc$35911$n3137_1
.sym 85274 picorv32.decoded_imm_uj[15]
.sym 85279 picorv32.mem_rdata_latched[23]
.sym 85280 picorv32.instr_auipc
.sym 85281 picorv32.decoded_imm_uj[17]
.sym 85282 picorv32.mem_rdata_q[20]
.sym 85283 slave_sel_r[1]
.sym 85284 $abc$35911$n2837_1
.sym 85285 picorv32.decoded_imm_uj[3]
.sym 85286 picorv32.decoded_imm_uj[23]
.sym 85288 picorv32.mem_rdata_q[9]
.sym 85290 picorv32.mem_rdata_q[24]
.sym 85296 picorv32.instr_auipc
.sym 85297 picorv32.mem_rdata_latched[23]
.sym 85298 picorv32.mem_rdata_q[20]
.sym 85299 picorv32.mem_rdata_latched[17]
.sym 85300 $abc$35911$n3820
.sym 85302 picorv32.mem_rdata_latched[15]
.sym 85305 slave_sel_r[1]
.sym 85306 picorv32.mem_rdata_latched[18]
.sym 85308 $abc$35911$n2837_1
.sym 85310 spiflash_bus_dat_r[10]
.sym 85312 picorv32.mem_rdata_latched[31]
.sym 85315 picorv32.instr_lui
.sym 85317 $abc$35911$n3077
.sym 85324 picorv32.mem_rdata_latched[16]
.sym 85329 picorv32.mem_rdata_latched[31]
.sym 85337 picorv32.mem_rdata_latched[16]
.sym 85341 slave_sel_r[1]
.sym 85342 $abc$35911$n2837_1
.sym 85343 $abc$35911$n3820
.sym 85344 spiflash_bus_dat_r[10]
.sym 85347 picorv32.instr_lui
.sym 85348 picorv32.instr_auipc
.sym 85349 $abc$35911$n3077
.sym 85350 picorv32.mem_rdata_q[20]
.sym 85353 picorv32.mem_rdata_latched[15]
.sym 85361 picorv32.mem_rdata_latched[17]
.sym 85366 picorv32.mem_rdata_latched[18]
.sym 85371 picorv32.mem_rdata_latched[23]
.sym 85375 $abc$35911$n3047_$glb_ce
.sym 85376 clk12_$glb_clk
.sym 85378 picorv32.decoded_imm_uj[12]
.sym 85379 picorv32.decoded_rd[3]
.sym 85380 picorv32.decoded_imm_uj[13]
.sym 85381 picorv32.decoded_imm_uj[11]
.sym 85382 $abc$35911$n3118
.sym 85383 picorv32.decoded_imm_uj[0]
.sym 85384 picorv32.decoded_imm_uj[4]
.sym 85385 picorv32.decoded_rd[4]
.sym 85388 $abc$35911$n232
.sym 85394 picorv32.mem_rdata_latched[18]
.sym 85395 picorv32.mem_rdata_latched[17]
.sym 85402 $abc$35911$n3436
.sym 85403 $abc$35911$n3077
.sym 85404 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85405 picorv32.is_sb_sh_sw
.sym 85409 picorv32.mem_rdata_q[12]
.sym 85410 $abc$35911$n2866
.sym 85411 $abc$35911$n3073
.sym 85412 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85413 $abc$35911$n2867_1
.sym 85419 picorv32.mem_rdata_latched[23]
.sym 85424 spiflash_bus_dat_r[13]
.sym 85425 picorv32.cpuregs_wrdata[8]
.sym 85427 picorv32.mem_rdata_q[15]
.sym 85430 $abc$35911$n3445_1
.sym 85431 $abc$35911$n3442
.sym 85433 picorv32.mem_rdata_latched[15]
.sym 85434 spiflash_bus_dat_r[12]
.sym 85438 $abc$35911$n2904
.sym 85441 $abc$35911$n2837_1
.sym 85442 picorv32.mem_rdata_latched[17]
.sym 85443 slave_sel_r[1]
.sym 85444 $abc$35911$n2978_1
.sym 85450 picorv32.mem_rdata_latched[18]
.sym 85455 picorv32.mem_rdata_latched[15]
.sym 85461 picorv32.cpuregs_wrdata[8]
.sym 85464 $abc$35911$n3445_1
.sym 85465 spiflash_bus_dat_r[13]
.sym 85466 $abc$35911$n2837_1
.sym 85467 slave_sel_r[1]
.sym 85470 slave_sel_r[1]
.sym 85471 $abc$35911$n2837_1
.sym 85472 $abc$35911$n3442
.sym 85473 spiflash_bus_dat_r[12]
.sym 85478 picorv32.mem_rdata_latched[18]
.sym 85484 picorv32.mem_rdata_latched[17]
.sym 85488 $abc$35911$n2978_1
.sym 85489 picorv32.mem_rdata_q[15]
.sym 85491 $abc$35911$n2904
.sym 85495 picorv32.mem_rdata_latched[23]
.sym 85499 clk12_$glb_clk
.sym 85501 picorv32.mem_rdata_latched[9]
.sym 85502 picorv32.mem_rdata_q[20]
.sym 85503 picorv32.mem_rdata_latched[14]
.sym 85504 picorv32.mem_rdata_latched[13]
.sym 85505 picorv32.mem_rdata_q[9]
.sym 85506 picorv32.mem_rdata_q[24]
.sym 85507 picorv32.mem_rdata_latched[12]
.sym 85508 picorv32.mem_rdata_q[3]
.sym 85515 $abc$35911$n2979
.sym 85516 picorv32.decoded_imm_uj[11]
.sym 85517 $abc$35911$n3864
.sym 85524 picorv32.decoded_imm_uj[13]
.sym 85526 $abc$35911$n3577
.sym 85527 picorv32.latched_rd[0]
.sym 85528 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85529 $abc$35911$n3447
.sym 85530 picorv32.instr_lui
.sym 85532 picorv32.latched_rd[5]
.sym 85533 $abc$35911$n5702
.sym 85534 picorv32.mem_rdata_latched[31]
.sym 85535 picorv32.decoded_rd[4]
.sym 85536 picorv32.instr_jal
.sym 85546 $abc$35911$n3235
.sym 85547 $abc$35911$n3432_1
.sym 85548 $abc$35911$n2904
.sym 85549 picorv32.mem_rdata_q[23]
.sym 85551 $abc$35911$n3423_1
.sym 85553 picorv32.latched_rd[0]
.sym 85555 $abc$35911$n3418_1
.sym 85556 $abc$35911$n3413_1
.sym 85557 picorv32.mem_rdata_q[24]
.sym 85558 picorv32.latched_rd[2]
.sym 85559 $abc$35911$n3974
.sym 85562 $abc$35911$n3436
.sym 85563 $abc$35911$n3970
.sym 85565 $abc$35911$n3735
.sym 85566 $abc$35911$n3421_1
.sym 85567 picorv32.mem_rdata_q[20]
.sym 85568 $abc$35911$n3430
.sym 85570 $abc$35911$n3972
.sym 85571 picorv32.latched_rd[4]
.sym 85572 $abc$35911$n3978
.sym 85573 picorv32.latched_rd[1]
.sym 85575 $abc$35911$n2904
.sym 85576 picorv32.mem_rdata_q[23]
.sym 85577 $abc$35911$n3436
.sym 85581 $abc$35911$n3970
.sym 85582 picorv32.latched_rd[1]
.sym 85583 $abc$35911$n3972
.sym 85584 picorv32.latched_rd[0]
.sym 85587 $abc$35911$n3423_1
.sym 85588 $abc$35911$n3432_1
.sym 85589 $abc$35911$n3418_1
.sym 85590 $abc$35911$n3413_1
.sym 85595 $abc$35911$n3735
.sym 85599 $abc$35911$n2904
.sym 85600 $abc$35911$n3430
.sym 85601 picorv32.mem_rdata_q[20]
.sym 85605 $abc$35911$n3978
.sym 85606 picorv32.latched_rd[4]
.sym 85611 picorv32.latched_rd[2]
.sym 85612 $abc$35911$n3974
.sym 85618 picorv32.mem_rdata_q[24]
.sym 85619 $abc$35911$n3421_1
.sym 85620 $abc$35911$n2904
.sym 85622 clk12_$glb_clk
.sym 85623 $abc$35911$n3235
.sym 85624 picorv32.mem_rdata_q[13]
.sym 85625 $abc$35911$n2895_1
.sym 85626 picorv32.mem_rdata_q[14]
.sym 85627 picorv32.mem_rdata_q[12]
.sym 85628 $abc$35911$n3523
.sym 85629 $abc$35911$n2867_1
.sym 85630 picorv32.mem_rdata_q[7]
.sym 85631 picorv32.mem_rdata_q[4]
.sym 85638 picorv32.mem_rdata_latched[3]
.sym 85641 picorv32.mem_rdata_q[3]
.sym 85642 $abc$35911$n3235
.sym 85644 $abc$35911$n3829
.sym 85648 $abc$35911$n2866
.sym 85649 picorv32.mem_rdata_q[16]
.sym 85650 picorv32.cpuregs_wrdata[5]
.sym 85652 $abc$35911$n2998
.sym 85653 $abc$35911$n3452_1
.sym 85654 picorv32.decoded_imm[0]
.sym 85656 picorv32.instr_lui
.sym 85657 picorv32.mem_rdata_q[13]
.sym 85659 $abc$35911$n2974_1
.sym 85665 $abc$35911$n3578
.sym 85668 picorv32.decoded_rs2[5]
.sym 85671 $abc$35911$n3978
.sym 85673 $abc$35911$n3976
.sym 85674 $abc$35911$n3974
.sym 85675 $abc$35911$n3433
.sym 85676 picorv32.decoded_rs2[0]
.sym 85677 $abc$35911$n3972
.sym 85683 $abc$35911$n3047
.sym 85684 picorv32.decoded_rs2[3]
.sym 85685 picorv32.decoded_rs2[4]
.sym 85688 picorv32.decoded_rs2[1]
.sym 85690 picorv32.decoded_rs2[2]
.sym 85692 picorv32.latched_rd[5]
.sym 85696 picorv32.latched_rd[3]
.sym 85698 picorv32.decoded_rs2[2]
.sym 85699 picorv32.decoded_rs2[3]
.sym 85700 picorv32.decoded_rs2[4]
.sym 85701 picorv32.decoded_rs2[5]
.sym 85707 $abc$35911$n3974
.sym 85710 picorv32.latched_rd[5]
.sym 85712 $abc$35911$n3047
.sym 85713 picorv32.decoded_rs2[5]
.sym 85718 $abc$35911$n3976
.sym 85722 $abc$35911$n3978
.sym 85728 $abc$35911$n3976
.sym 85729 picorv32.latched_rd[3]
.sym 85730 $abc$35911$n3433
.sym 85734 picorv32.decoded_rs2[0]
.sym 85736 $abc$35911$n3578
.sym 85737 picorv32.decoded_rs2[1]
.sym 85742 $abc$35911$n3972
.sym 85745 clk12_$glb_clk
.sym 85747 picorv32.instr_jalr
.sym 85748 $abc$35911$n727
.sym 85749 picorv32.instr_lui
.sym 85750 $abc$35911$n3459
.sym 85751 $abc$35911$n3451
.sym 85752 picorv32.instr_jal
.sym 85753 $abc$35911$n3453_1
.sym 85754 picorv32.is_lb_lh_lw_lbu_lhu
.sym 85762 picorv32.mem_rdata_q[12]
.sym 85764 picorv32.mem_rdata_q[4]
.sym 85770 picorv32.mem_rdata_q[14]
.sym 85771 picorv32.mem_rdata_latched[2]
.sym 85773 $abc$35911$n3048
.sym 85774 picorv32.mem_rdata_latched[6]
.sym 85775 picorv32.is_alu_reg_imm
.sym 85776 picorv32.mem_rdata_latched[5]
.sym 85777 $abc$35911$n255
.sym 85778 picorv32.mem_rdata_latched[9]
.sym 85779 picorv32.instr_auipc
.sym 85780 picorv32.mem_rdata_latched[6]
.sym 85781 $abc$35911$n2986
.sym 85782 picorv32.cpuregs_wrdata[28]
.sym 85793 picorv32.mem_rdata_q[18]
.sym 85795 picorv32.mem_rdata_q[17]
.sym 85798 picorv32.mem_rdata_latched[16]
.sym 85802 picorv32.mem_rdata_q[16]
.sym 85805 $abc$35911$n727
.sym 85806 $abc$35911$n2994
.sym 85808 $abc$35911$n2866
.sym 85809 $abc$35911$n3970
.sym 85810 picorv32.cpuregs_wrdata[5]
.sym 85812 $abc$35911$n2998
.sym 85817 $abc$35911$n2904
.sym 85818 $abc$35911$n2904
.sym 85819 $abc$35911$n2974_1
.sym 85824 $abc$35911$n727
.sym 85827 $abc$35911$n2904
.sym 85829 picorv32.mem_rdata_q[18]
.sym 85830 $abc$35911$n2994
.sym 85833 $abc$35911$n2904
.sym 85834 $abc$35911$n2998
.sym 85836 picorv32.mem_rdata_q[16]
.sym 85839 $abc$35911$n3970
.sym 85845 picorv32.cpuregs_wrdata[5]
.sym 85851 $abc$35911$n2904
.sym 85852 $abc$35911$n2974_1
.sym 85853 picorv32.mem_rdata_q[17]
.sym 85860 picorv32.mem_rdata_latched[16]
.sym 85865 $abc$35911$n727
.sym 85866 $abc$35911$n2866
.sym 85868 clk12_$glb_clk
.sym 85870 picorv32.is_alu_reg_imm
.sym 85871 $abc$35911$n3462
.sym 85872 picorv32.instr_auipc
.sym 85873 picorv32.decoded_rd[1]
.sym 85874 $abc$35911$n3455
.sym 85875 picorv32.is_sb_sh_sw
.sym 85876 $abc$35911$n3450
.sym 85877 picorv32.decoded_rd[2]
.sym 85882 picorv32.is_lui_auipc_jal
.sym 85890 picorv32.decoded_rs2[0]
.sym 85893 picorv32.instr_lui
.sym 85894 picorv32.instr_lui
.sym 85896 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 85897 picorv32.is_sb_sh_sw
.sym 85903 $abc$35911$n3073
.sym 85912 $abc$35911$n3990
.sym 85914 $abc$35911$n3997
.sym 85916 $abc$35911$n3988
.sym 85918 $abc$35911$n3986
.sym 85919 picorv32.decoded_rs1[2]
.sym 85921 picorv32.decoded_rs1[4]
.sym 85924 picorv32.decoded_rs1[3]
.sym 85929 $abc$35911$n3047
.sym 85934 $abc$35911$n3795
.sym 85938 picorv32.decoded_rs1[5]
.sym 85947 $abc$35911$n3986
.sym 85950 picorv32.decoded_rs1[2]
.sym 85951 picorv32.decoded_rs1[3]
.sym 85952 picorv32.decoded_rs1[4]
.sym 85953 picorv32.decoded_rs1[5]
.sym 85957 $abc$35911$n3990
.sym 85964 $abc$35911$n3997
.sym 85968 $abc$35911$n3047
.sym 85969 $abc$35911$n3795
.sym 85974 $abc$35911$n3988
.sym 85980 $abc$35911$n3047
.sym 85982 picorv32.decoded_rs1[5]
.sym 85988 picorv32.decoded_rs1[4]
.sym 85989 $abc$35911$n3047
.sym 85991 clk12_$glb_clk
.sym 86000 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 86008 picorv32.decoded_rd[1]
.sym 86009 $abc$35911$n3543
.sym 86010 picorv32.decoded_rd[2]
.sym 86016 picorv32.instr_auipc
.sym 86019 csrbankarray_csrbank2_ctrl0_w[1]
.sym 86024 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 86025 picorv32.latched_rd[0]
.sym 86036 picorv32.mem_rdata_latched[19]
.sym 86038 $abc$35911$n2981_1
.sym 86039 picorv32.mem_rdata_q[8]
.sym 86040 $abc$35911$n2904
.sym 86041 $abc$35911$n2987_1
.sym 86042 $abc$35911$n2991
.sym 86044 $abc$35911$n3735
.sym 86045 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 86047 picorv32.is_sb_sh_sw
.sym 86048 $abc$35911$n3813
.sym 86049 $abc$35911$n2899_1
.sym 86050 picorv32.latched_rd[3]
.sym 86051 picorv32.latched_rd[0]
.sym 86052 $abc$35911$n3982
.sym 86053 $abc$35911$n2986
.sym 86054 $abc$35911$n255
.sym 86055 $abc$35911$n3988
.sym 86056 $abc$35911$n2980
.sym 86057 $abc$35911$n3986
.sym 86058 $abc$35911$n3984
.sym 86059 picorv32.latched_rd[1]
.sym 86060 picorv32.latched_rd[4]
.sym 86063 $abc$35911$n232
.sym 86064 $abc$35911$n3047
.sym 86065 picorv32.latched_rd[2]
.sym 86067 picorv32.latched_rd[1]
.sym 86068 $abc$35911$n3988
.sym 86069 picorv32.latched_rd[3]
.sym 86070 $abc$35911$n3984
.sym 86073 $abc$35911$n3047
.sym 86074 $abc$35911$n232
.sym 86079 picorv32.is_sb_sh_sw
.sym 86080 picorv32.mem_rdata_q[8]
.sym 86081 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 86085 $abc$35911$n2991
.sym 86086 $abc$35911$n2899_1
.sym 86087 $abc$35911$n2986
.sym 86088 $abc$35911$n2980
.sym 86092 picorv32.mem_rdata_q[8]
.sym 86093 $abc$35911$n2904
.sym 86094 $abc$35911$n3813
.sym 86097 picorv32.latched_rd[4]
.sym 86098 picorv32.mem_rdata_latched[19]
.sym 86099 $abc$35911$n2987_1
.sym 86100 $abc$35911$n2981_1
.sym 86106 $abc$35911$n3735
.sym 86109 $abc$35911$n3986
.sym 86110 $abc$35911$n3982
.sym 86111 picorv32.latched_rd[0]
.sym 86112 picorv32.latched_rd[2]
.sym 86114 clk12_$glb_clk
.sym 86115 $abc$35911$n255
.sym 86149 $abc$35911$n3825
.sym 86169 picorv32.mem_rdata_latched[8]
.sym 86222 picorv32.mem_rdata_latched[8]
.sym 86237 clk12_$glb_clk
.sym 86585 $abc$35911$n3448_1
.sym 86586 $abc$35911$n3810
.sym 86587 spram_datain00[15]
.sym 86588 $abc$35911$n3814
.sym 86589 spram_datain10[15]
.sym 86590 slave_sel_r[2]
.sym 86591 $abc$35911$n3823_1
.sym 86592 spram_datain10[3]
.sym 86603 basesoc_picorv323[8]
.sym 86617 array_muxed0[13]
.sym 86618 spram_dataout00[10]
.sym 86619 spram_datain10[6]
.sym 86620 spram_datain10[8]
.sym 86627 array_muxed1[4]
.sym 86645 array_muxed0[14]
.sym 86651 array_muxed2[1]
.sym 86653 array_muxed1[9]
.sym 86658 array_muxed1[10]
.sym 86660 array_muxed0[14]
.sym 86662 array_muxed1[4]
.sym 86667 array_muxed1[4]
.sym 86669 array_muxed0[14]
.sym 86672 array_muxed0[14]
.sym 86675 array_muxed1[9]
.sym 86679 array_muxed0[14]
.sym 86681 array_muxed1[10]
.sym 86685 array_muxed2[1]
.sym 86686 array_muxed0[14]
.sym 86691 array_muxed1[10]
.sym 86693 array_muxed0[14]
.sym 86697 array_muxed2[1]
.sym 86698 array_muxed0[14]
.sym 86703 array_muxed0[14]
.sym 86704 array_muxed1[9]
.sym 86711 spiflash_miso
.sym 86713 spram_datain00[5]
.sym 86714 spram_datain10[7]
.sym 86715 array_muxed0[14]
.sym 86716 spram_datain10[1]
.sym 86717 spram_datain00[3]
.sym 86718 spram_datain00[1]
.sym 86719 spram_datain00[7]
.sym 86720 spram_datain10[5]
.sym 86725 spram_datain00[4]
.sym 86728 spram_dataout10[7]
.sym 86729 $abc$35911$n2920
.sym 86730 spram_datain10[3]
.sym 86732 spram_dataout10[4]
.sym 86733 slave_sel[2]
.sym 86736 spram_dataout10[6]
.sym 86742 user_btn1
.sym 86744 array_muxed1[3]
.sym 86746 spram_dataout10[14]
.sym 86747 array_muxed1[9]
.sym 86748 spram_datain00[10]
.sym 86755 spram_maskwren10[2]
.sym 86761 spram_dataout00[7]
.sym 86764 array_muxed0[14]
.sym 86765 $abc$35911$n3810
.sym 86766 array_muxed1[4]
.sym 86767 array_muxed1[15]
.sym 86768 array_muxed0[10]
.sym 86769 spiflash_mosi
.sym 86773 spram_dataout00[14]
.sym 86775 spram_datain00[10]
.sym 86776 spiflash_miso
.sym 86777 spram_dataout00[8]
.sym 86779 $abc$35911$n3043
.sym 86798 array_muxed1[2]
.sym 86808 array_muxed0[14]
.sym 86831 array_muxed1[2]
.sym 86832 array_muxed0[14]
.sym 86847 array_muxed0[14]
.sym 86850 array_muxed1[2]
.sym 86876 spram_datain10[13]
.sym 86878 spram_datain00[13]
.sym 86880 array_muxed0[10]
.sym 86884 array_muxed1[2]
.sym 86885 spram_dataout10[10]
.sym 86886 $abc$35911$n3442
.sym 86889 $abc$35911$n3801
.sym 86891 array_muxed1[7]
.sym 86892 $abc$35911$n3853_1
.sym 86895 spram_datain00[9]
.sym 86896 array_muxed0[14]
.sym 86901 spram_datain00[2]
.sym 86906 spram_datain10[5]
.sym 87009 spram_maskwren00[2]
.sym 87010 $PACKER_VCC_NET
.sym 87019 array_muxed0[0]
.sym 87021 array_muxed0[0]
.sym 87023 basesoc_uart_tx_fifo_consume[1]
.sym 87025 array_muxed1[9]
.sym 87026 csrbankarray_csrbank3_bitbang_en0_w
.sym 87027 user_btn0
.sym 87028 user_btn1
.sym 87029 array_muxed1[3]
.sym 87030 $abc$35911$n2849
.sym 87038 $abc$35911$n2864
.sym 87050 basesoc_uart_tx_fifo_consume[1]
.sym 87108 basesoc_uart_tx_fifo_consume[1]
.sym 87115 $abc$35911$n2864
.sym 87116 clk12_$glb_clk
.sym 87117 sys_rst_$glb_sr
.sym 87121 $abc$35911$n2850
.sym 87123 $abc$35911$n6102
.sym 87124 spiflash_clk1
.sym 87125 $abc$35911$n6103
.sym 87144 basesoc_uart_tx_fifo_do_read
.sym 87147 user_btn0
.sym 87149 $abc$35911$n3810
.sym 87151 array_muxed1[4]
.sym 87164 basesoc_uart_tx_fifo_consume[0]
.sym 87170 $abc$35911$n2860
.sym 87177 basesoc_uart_tx_fifo_do_read
.sym 87181 csrbankarray_csrbank3_bitbang0_w[1]
.sym 87183 sys_rst
.sym 87185 basesoc_uart_tx_fifo_produce[1]
.sym 87186 csrbankarray_csrbank3_bitbang_en0_w
.sym 87189 spiflash_clk1
.sym 87198 basesoc_uart_tx_fifo_consume[0]
.sym 87200 sys_rst
.sym 87201 basesoc_uart_tx_fifo_do_read
.sym 87207 basesoc_uart_tx_fifo_produce[1]
.sym 87228 csrbankarray_csrbank3_bitbang_en0_w
.sym 87230 csrbankarray_csrbank3_bitbang0_w[1]
.sym 87231 spiflash_clk1
.sym 87238 $abc$35911$n2860
.sym 87239 clk12_$glb_clk
.sym 87240 sys_rst_$glb_sr
.sym 87243 $abc$35911$n6106
.sym 87244 $abc$35911$n6109
.sym 87245 $abc$35911$n6112
.sym 87246 basesoc_uart_tx_fifo_level0[3]
.sym 87247 basesoc_uart_tx_fifo_level0[4]
.sym 87248 basesoc_uart_tx_fifo_level0[0]
.sym 87257 $abc$35911$n2864
.sym 87265 array_muxed1[15]
.sym 87266 spiflash_miso
.sym 87268 $abc$35911$n3043
.sym 87271 spiflash_mosi
.sym 87273 sys_rst
.sym 87274 user_btn0
.sym 87284 $abc$35911$n3028
.sym 87298 basesoc_picorv323[9]
.sym 87302 basesoc_picorv323[4]
.sym 87313 basesoc_picorv323[2]
.sym 87315 basesoc_picorv323[2]
.sym 87329 basesoc_picorv323[4]
.sym 87334 basesoc_picorv323[9]
.sym 87361 $abc$35911$n3028
.sym 87362 clk12_$glb_clk
.sym 87366 $abc$35911$n6105
.sym 87367 $abc$35911$n6108
.sym 87368 $abc$35911$n6111
.sym 87369 $abc$35911$n2849
.sym 87370 $abc$35911$n3245
.sym 87371 basesoc_uart_tx_fifo_level0[2]
.sym 87391 sys_rst
.sym 87395 $abc$35911$n3028
.sym 87399 basesoc_picorv323[2]
.sym 87411 basesoc_uart_tx_fifo_level0[4]
.sym 87416 $abc$35911$n2836
.sym 87419 basesoc_uart_phy_sink_valid
.sym 87430 basesoc_uart_tx_fifo_do_read
.sym 87434 basesoc_uart_phy_sink_ready
.sym 87435 $abc$35911$n3245
.sym 87438 basesoc_uart_tx_fifo_level0[4]
.sym 87439 $abc$35911$n3245
.sym 87444 $abc$35911$n3245
.sym 87445 basesoc_uart_phy_sink_ready
.sym 87446 basesoc_uart_phy_sink_valid
.sym 87447 basesoc_uart_tx_fifo_level0[4]
.sym 87474 basesoc_uart_tx_fifo_do_read
.sym 87484 $abc$35911$n2836
.sym 87485 clk12_$glb_clk
.sym 87486 sys_rst_$glb_sr
.sym 87488 spiflash_i
.sym 87512 user_btn0
.sym 87516 user_btn1
.sym 87517 $abc$35911$n2849
.sym 87522 array_muxed0[0]
.sym 87555 $abc$35911$n3028
.sym 87559 basesoc_picorv323[0]
.sym 87604 basesoc_picorv323[0]
.sym 87607 $abc$35911$n3028
.sym 87608 clk12_$glb_clk
.sym 87610 basesoc_uart_phy_rx_r
.sym 87617 basesoc_uart_phy_rx_busy
.sym 87634 $abc$35911$n2819
.sym 87640 user_btn0
.sym 87642 $abc$35911$n3810
.sym 87654 user_btn1
.sym 87665 $abc$35911$n5871
.sym 87666 $abc$35911$n5873
.sym 87668 $abc$35911$n160
.sym 87669 $abc$35911$n2950
.sym 87672 $abc$35911$n5887
.sym 87674 $abc$35911$n168
.sym 87677 $abc$35911$n166
.sym 87678 sys_rst
.sym 87679 $abc$35911$n158
.sym 87682 sys_rst
.sym 87687 $abc$35911$n160
.sym 87691 $abc$35911$n5873
.sym 87692 user_btn1
.sym 87693 sys_rst
.sym 87696 sys_rst
.sym 87697 $abc$35911$n5887
.sym 87699 user_btn1
.sym 87702 $abc$35911$n168
.sym 87709 user_btn1
.sym 87710 sys_rst
.sym 87711 $abc$35911$n5871
.sym 87716 $abc$35911$n166
.sym 87726 $abc$35911$n158
.sym 87730 $abc$35911$n2950
.sym 87731 clk12_$glb_clk
.sym 87733 $abc$35911$n5085_1
.sym 87734 waittimer1_count[1]
.sym 87735 $abc$35911$n3241
.sym 87736 $abc$35911$n2817
.sym 87739 $abc$35911$n2819
.sym 87750 basesoc_uart_phy_rx_busy
.sym 87757 sys_rst
.sym 87758 $abc$35911$n5887
.sym 87760 waittimer1_count[15]
.sym 87762 user_btn0
.sym 87766 user_btn0
.sym 87767 $abc$35911$n3043
.sym 87781 waittimer1_count[0]
.sym 87782 waittimer1_count[7]
.sym 87784 waittimer1_count[3]
.sym 87789 waittimer1_count[6]
.sym 87790 waittimer1_count[4]
.sym 87791 waittimer1_count[1]
.sym 87793 waittimer1_count[2]
.sym 87795 $PACKER_VCC_NET
.sym 87799 waittimer1_count[5]
.sym 87803 $PACKER_VCC_NET
.sym 87806 $nextpnr_ICESTORM_LC_7$O
.sym 87808 waittimer1_count[0]
.sym 87812 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 87814 $PACKER_VCC_NET
.sym 87815 waittimer1_count[1]
.sym 87818 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 87820 waittimer1_count[2]
.sym 87821 $PACKER_VCC_NET
.sym 87822 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 87824 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 87826 $PACKER_VCC_NET
.sym 87827 waittimer1_count[3]
.sym 87828 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 87830 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 87832 $PACKER_VCC_NET
.sym 87833 waittimer1_count[4]
.sym 87834 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 87836 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 87838 waittimer1_count[5]
.sym 87839 $PACKER_VCC_NET
.sym 87840 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 87842 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 87844 $PACKER_VCC_NET
.sym 87845 waittimer1_count[6]
.sym 87846 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 87848 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 87850 $PACKER_VCC_NET
.sym 87851 waittimer1_count[7]
.sym 87852 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 87856 waittimer1_count[4]
.sym 87861 waittimer1_count[13]
.sym 87876 $abc$35911$n3236
.sym 87882 $abc$35911$n2940
.sym 87890 sys_rst
.sym 87892 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 87897 waittimer1_count[8]
.sym 87898 waittimer1_count[12]
.sym 87899 waittimer1_count[14]
.sym 87902 waittimer1_count[9]
.sym 87904 waittimer1_count[10]
.sym 87911 waittimer1_count[11]
.sym 87913 $PACKER_VCC_NET
.sym 87918 waittimer1_count[13]
.sym 87920 waittimer1_count[15]
.sym 87921 $PACKER_VCC_NET
.sym 87929 $auto$alumacc.cc:474:replace_alu$5990.C[9]
.sym 87931 $PACKER_VCC_NET
.sym 87932 waittimer1_count[8]
.sym 87933 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 87935 $auto$alumacc.cc:474:replace_alu$5990.C[10]
.sym 87937 $PACKER_VCC_NET
.sym 87938 waittimer1_count[9]
.sym 87939 $auto$alumacc.cc:474:replace_alu$5990.C[9]
.sym 87941 $auto$alumacc.cc:474:replace_alu$5990.C[11]
.sym 87943 waittimer1_count[10]
.sym 87944 $PACKER_VCC_NET
.sym 87945 $auto$alumacc.cc:474:replace_alu$5990.C[10]
.sym 87947 $auto$alumacc.cc:474:replace_alu$5990.C[12]
.sym 87949 $PACKER_VCC_NET
.sym 87950 waittimer1_count[11]
.sym 87951 $auto$alumacc.cc:474:replace_alu$5990.C[11]
.sym 87953 $auto$alumacc.cc:474:replace_alu$5990.C[13]
.sym 87955 waittimer1_count[12]
.sym 87956 $PACKER_VCC_NET
.sym 87957 $auto$alumacc.cc:474:replace_alu$5990.C[12]
.sym 87959 $auto$alumacc.cc:474:replace_alu$5990.C[14]
.sym 87961 $PACKER_VCC_NET
.sym 87962 waittimer1_count[13]
.sym 87963 $auto$alumacc.cc:474:replace_alu$5990.C[13]
.sym 87965 $auto$alumacc.cc:474:replace_alu$5990.C[15]
.sym 87967 $PACKER_VCC_NET
.sym 87968 waittimer1_count[14]
.sym 87969 $auto$alumacc.cc:474:replace_alu$5990.C[14]
.sym 87971 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 87973 $PACKER_VCC_NET
.sym 87974 waittimer1_count[15]
.sym 87975 $auto$alumacc.cc:474:replace_alu$5990.C[15]
.sym 88004 user_btn0
.sym 88015 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 88020 waittimer1_count[16]
.sym 88023 $PACKER_VCC_NET
.sym 88054 $PACKER_VCC_NET
.sym 88055 waittimer1_count[16]
.sym 88056 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 88102 waittimer0_count[2]
.sym 88103 $abc$35911$n5894
.sym 88106 waittimer0_count[0]
.sym 88119 $PACKER_VCC_NET
.sym 88130 $abc$35911$n3810
.sym 88137 user_btn0
.sym 88145 eventmanager_status_w[0]
.sym 88153 waittimer0_count[1]
.sym 88154 $abc$35911$n2940
.sym 88164 user_btn0
.sym 88170 sys_rst
.sym 88171 waittimer0_count[0]
.sym 88189 waittimer0_count[1]
.sym 88191 user_btn0
.sym 88212 eventmanager_status_w[0]
.sym 88213 user_btn0
.sym 88214 sys_rst
.sym 88215 waittimer0_count[0]
.sym 88222 $abc$35911$n2940
.sym 88223 clk12_$glb_clk
.sym 88224 sys_rst_$glb_sr
.sym 88227 $abc$35911$n5898
.sym 88228 $abc$35911$n5900
.sym 88229 $abc$35911$n5902
.sym 88230 $abc$35911$n5904
.sym 88231 $abc$35911$n5906
.sym 88232 $abc$35911$n5908
.sym 88250 picorv32.decoded_imm[4]
.sym 88254 user_btn0
.sym 88255 user_btn0
.sym 88256 $abc$35911$n3322_1
.sym 88259 user_btn0
.sym 88260 sys_rst
.sym 88268 waittimer0_count[1]
.sym 88270 $abc$35911$n144
.sym 88272 $abc$35911$n3320
.sym 88274 waittimer0_count[2]
.sym 88276 $abc$35911$n3319
.sym 88278 waittimer0_count[0]
.sym 88280 $abc$35911$n3322_1
.sym 88282 $abc$35911$n146
.sym 88284 $abc$35911$n2939
.sym 88286 $abc$35911$n156
.sym 88288 $abc$35911$n5906
.sym 88289 $abc$35911$n3318
.sym 88291 $abc$35911$n3321
.sym 88292 eventmanager_status_w[0]
.sym 88296 sys_rst
.sym 88297 user_btn0
.sym 88301 $abc$35911$n146
.sym 88305 waittimer0_count[2]
.sym 88306 waittimer0_count[1]
.sym 88307 waittimer0_count[0]
.sym 88308 $abc$35911$n156
.sym 88311 $abc$35911$n144
.sym 88312 $abc$35911$n3322_1
.sym 88313 $abc$35911$n146
.sym 88314 $abc$35911$n3318
.sym 88318 $abc$35911$n144
.sym 88323 $abc$35911$n5906
.sym 88325 user_btn0
.sym 88326 sys_rst
.sym 88329 eventmanager_status_w[0]
.sym 88330 user_btn0
.sym 88331 sys_rst
.sym 88342 $abc$35911$n3321
.sym 88343 $abc$35911$n3319
.sym 88344 $abc$35911$n3320
.sym 88345 $abc$35911$n2939
.sym 88346 clk12_$glb_clk
.sym 88348 $abc$35911$n5910
.sym 88349 $abc$35911$n5912
.sym 88350 $abc$35911$n5914
.sym 88351 $abc$35911$n5916
.sym 88352 $abc$35911$n5918
.sym 88353 $abc$35911$n5920
.sym 88354 $abc$35911$n5922
.sym 88355 $abc$35911$n5924
.sym 88362 $abc$35911$n2939
.sym 88374 sys_rst
.sym 88379 $abc$35911$n2939
.sym 88382 $abc$35911$n5908
.sym 88383 $abc$35911$n4487
.sym 88391 $abc$35911$n4550_1
.sym 88394 $abc$35911$n4553_1
.sym 88398 waittimer0_count[11]
.sym 88399 waittimer0_count[13]
.sym 88400 $abc$35911$n4551
.sym 88401 basesoc_picorv323[4]
.sym 88403 $abc$35911$n4549_1
.sym 88404 waittimer0_count[9]
.sym 88406 $abc$35911$n5912
.sym 88408 $abc$35911$n5916
.sym 88414 $abc$35911$n4556_1
.sym 88416 $abc$35911$n2939
.sym 88417 basesoc_picorv323[2]
.sym 88419 user_btn0
.sym 88420 basesoc_picorv323[3]
.sym 88422 $abc$35911$n4556_1
.sym 88423 basesoc_picorv323[4]
.sym 88424 basesoc_picorv323[3]
.sym 88425 $abc$35911$n4549_1
.sym 88428 user_btn0
.sym 88430 $abc$35911$n5916
.sym 88434 waittimer0_count[11]
.sym 88435 waittimer0_count[13]
.sym 88436 waittimer0_count[9]
.sym 88440 $abc$35911$n4553_1
.sym 88441 basesoc_picorv323[3]
.sym 88442 $abc$35911$n4549_1
.sym 88458 $abc$35911$n4551
.sym 88459 basesoc_picorv323[2]
.sym 88460 $abc$35911$n4550_1
.sym 88464 $abc$35911$n5912
.sym 88466 user_btn0
.sym 88468 $abc$35911$n2939
.sym 88469 clk12_$glb_clk
.sym 88470 sys_rst_$glb_sr
.sym 88471 $abc$35911$n5926
.sym 88472 waittimer0_count[15]
.sym 88473 $abc$35911$n152
.sym 88474 $abc$35911$n3322_1
.sym 88475 $abc$35911$n148
.sym 88476 waittimer0_count[10]
.sym 88477 waittimer0_count[14]
.sym 88478 $abc$35911$n154
.sym 88485 waittimer0_count[13]
.sym 88501 $PACKER_GND_NET
.sym 88505 $abc$35911$n4519
.sym 88513 $abc$35911$n150
.sym 88515 $abc$35911$n4631
.sym 88516 $abc$35911$n5918
.sym 88518 basesoc_picorv323[3]
.sym 88520 sys_rst
.sym 88521 $abc$35911$n4556_1
.sym 88522 $abc$35911$n156
.sym 88524 $abc$35911$n4632
.sym 88527 user_btn0
.sym 88528 $abc$35911$n5926
.sym 88531 $abc$35911$n4519
.sym 88532 basesoc_picorv323[4]
.sym 88539 $abc$35911$n2939
.sym 88542 $abc$35911$n5908
.sym 88543 $abc$35911$n4487
.sym 88546 sys_rst
.sym 88547 user_btn0
.sym 88548 $abc$35911$n5908
.sym 88551 sys_rst
.sym 88552 $abc$35911$n5918
.sym 88554 user_btn0
.sym 88557 user_btn0
.sym 88559 $abc$35911$n5926
.sym 88560 sys_rst
.sym 88569 basesoc_picorv323[3]
.sym 88570 $abc$35911$n4519
.sym 88571 $abc$35911$n4556_1
.sym 88575 $abc$35911$n4632
.sym 88576 $abc$35911$n4487
.sym 88577 $abc$35911$n4631
.sym 88578 basesoc_picorv323[4]
.sym 88584 $abc$35911$n156
.sym 88589 $abc$35911$n150
.sym 88591 $abc$35911$n2939
.sym 88592 clk12_$glb_clk
.sym 88595 $PACKER_GND_NET
.sym 88605 picorv32.instr_auipc
.sym 88616 sys_rst
.sym 88620 picorv32.decoded_imm_uj[4]
.sym 88629 $abc$35911$n3016
.sym 88717 reset_delay[0]
.sym 88719 $abc$35911$n2803
.sym 88720 reset_delay[1]
.sym 88721 $abc$35911$n6344
.sym 88722 $abc$35911$n202
.sym 88742 picorv32.decoded_imm[4]
.sym 88744 sys_rst
.sym 88747 por_rst
.sym 88750 por_rst
.sym 88765 sys_rst
.sym 88767 $abc$35911$n204
.sym 88776 $abc$35911$n3021
.sym 88787 $abc$35911$n202
.sym 88788 por_rst
.sym 88797 por_rst
.sym 88800 $abc$35911$n204
.sym 88804 por_rst
.sym 88805 $abc$35911$n202
.sym 88806 sys_rst
.sym 88837 $abc$35911$n3021
.sym 88838 clk12_$glb_clk
.sym 88840 reset_delay[4]
.sym 88841 $abc$35911$n2802_1
.sym 88842 reset_delay[6]
.sym 88843 $abc$35911$n214
.sym 88844 $abc$35911$n216
.sym 88845 $abc$35911$n3016
.sym 88846 reset_delay[7]
.sym 88847 $abc$35911$n210
.sym 88850 csrbankarray_csrbank2_ctrl0_w[1]
.sym 88870 sys_rst
.sym 88891 $abc$35911$n2803
.sym 88892 picorv32.decoded_imm_uj[4]
.sym 88894 $abc$35911$n3120
.sym 88898 $abc$35911$n2802_1
.sym 88908 $abc$35911$n2801
.sym 88911 picorv32.instr_jal
.sym 88950 $abc$35911$n3120
.sym 88952 picorv32.decoded_imm_uj[4]
.sym 88953 picorv32.instr_jal
.sym 88956 $abc$35911$n2802_1
.sym 88957 $abc$35911$n2801
.sym 88958 $abc$35911$n2803
.sym 88960 $abc$35911$n3049_$glb_ce
.sym 88961 clk12_$glb_clk
.sym 88962 $abc$35911$n229_$glb_sr
.sym 88963 $abc$35911$n222
.sym 88965 $abc$35911$n224
.sym 88966 $abc$35911$n2801
.sym 88969 reset_delay[10]
.sym 88970 reset_delay[11]
.sym 88988 $abc$35911$n2866
.sym 88989 picorv32.decoded_rd[3]
.sym 88993 $PACKER_GND_NET
.sym 88994 $abc$35911$n2837_1
.sym 88996 $abc$35911$n4519
.sym 88997 picorv32.is_sb_sh_sw
.sym 88998 sys_rst
.sym 89006 $abc$35911$n2867_1
.sym 89012 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89013 picorv32.mem_rdata_q[10]
.sym 89015 picorv32.mem_rdata_q[11]
.sym 89023 picorv32.is_sb_sh_sw
.sym 89028 picorv32.mem_rdata_latched[14]
.sym 89031 $abc$35911$n3121_1
.sym 89034 picorv32.mem_rdata_q[24]
.sym 89037 picorv32.mem_rdata_q[10]
.sym 89038 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89040 picorv32.is_sb_sh_sw
.sym 89045 picorv32.mem_rdata_latched[14]
.sym 89055 picorv32.is_sb_sh_sw
.sym 89056 picorv32.mem_rdata_q[11]
.sym 89057 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89068 $abc$35911$n2867_1
.sym 89069 picorv32.mem_rdata_q[24]
.sym 89070 $abc$35911$n3121_1
.sym 89083 $abc$35911$n3047_$glb_ce
.sym 89084 clk12_$glb_clk
.sym 89100 $abc$35911$n2867_1
.sym 89104 $PACKER_VCC_NET
.sym 89107 picorv32.is_sb_sh_sw
.sym 89111 picorv32.decoded_imm_uj[4]
.sym 89113 $abc$35911$n3816
.sym 89114 picorv32.mem_rdata_latched[14]
.sym 89117 $abc$35911$n3016
.sym 89120 picorv32.mem_rdata_q[24]
.sym 89129 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89130 $abc$35911$n3822
.sym 89134 picorv32.mem_rdata_latched[10]
.sym 89136 picorv32.mem_rdata_q[10]
.sym 89137 $abc$35911$n3819
.sym 89138 picorv32.mem_rdata_q[11]
.sym 89143 picorv32.mem_rdata_q[9]
.sym 89145 picorv32.mem_rdata_latched[11]
.sym 89150 $abc$35911$n2867_1
.sym 89153 $abc$35911$n2904
.sym 89157 picorv32.is_sb_sh_sw
.sym 89166 picorv32.mem_rdata_latched[10]
.sym 89173 $abc$35911$n2904
.sym 89174 picorv32.mem_rdata_q[11]
.sym 89175 $abc$35911$n3822
.sym 89181 picorv32.mem_rdata_latched[11]
.sym 89184 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89186 picorv32.mem_rdata_q[9]
.sym 89187 picorv32.is_sb_sh_sw
.sym 89196 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89197 picorv32.is_sb_sh_sw
.sym 89199 $abc$35911$n2867_1
.sym 89202 $abc$35911$n3819
.sym 89204 $abc$35911$n2904
.sym 89205 picorv32.mem_rdata_q[10]
.sym 89207 clk12_$glb_clk
.sym 89210 picorv32.decoded_imm[0]
.sym 89225 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 89233 picorv32.mem_rdata_q[13]
.sym 89234 picorv32.instr_lui
.sym 89236 picorv32.mem_rdata_q[3]
.sym 89239 $abc$35911$n2904
.sym 89240 picorv32.instr_jal
.sym 89241 picorv32.decoded_imm_uj[12]
.sym 89242 $abc$35911$n2904
.sym 89243 $abc$35911$n2867_1
.sym 89244 picorv32.decoded_imm[0]
.sym 89252 picorv32.mem_rdata_latched[11]
.sym 89253 picorv32.mem_rdata_latched[13]
.sym 89257 picorv32.mem_rdata_latched[10]
.sym 89263 picorv32.decoded_imm_uj[0]
.sym 89264 picorv32.mem_rdata_latched[12]
.sym 89265 $PACKER_GND_NET
.sym 89266 picorv32.is_sb_sh_sw
.sym 89271 picorv32.mem_rdata_q[7]
.sym 89273 picorv32.mem_rdata_latched[24]
.sym 89278 picorv32.mem_rdata_latched[20]
.sym 89280 picorv32.instr_jal
.sym 89284 picorv32.mem_rdata_latched[12]
.sym 89289 picorv32.mem_rdata_latched[10]
.sym 89298 picorv32.mem_rdata_latched[13]
.sym 89303 picorv32.mem_rdata_latched[20]
.sym 89307 picorv32.is_sb_sh_sw
.sym 89308 picorv32.mem_rdata_q[7]
.sym 89309 picorv32.decoded_imm_uj[0]
.sym 89310 picorv32.instr_jal
.sym 89316 $PACKER_GND_NET
.sym 89320 picorv32.mem_rdata_latched[24]
.sym 89328 picorv32.mem_rdata_latched[11]
.sym 89329 $abc$35911$n3047_$glb_ce
.sym 89330 clk12_$glb_clk
.sym 89353 picorv32.decoded_imm[0]
.sym 89357 picorv32.mem_rdata_q[7]
.sym 89358 picorv32.instr_auipc
.sym 89360 picorv32.instr_lui
.sym 89362 sys_rst
.sym 89366 picorv32.instr_jal
.sym 89375 picorv32.mem_rdata_q[14]
.sym 89376 picorv32.mem_rdata_q[12]
.sym 89377 picorv32.mem_rdata_q[9]
.sym 89380 picorv32.mem_rdata_latched[3]
.sym 89381 picorv32.mem_rdata_q[13]
.sym 89383 $abc$35911$n3816
.sym 89385 picorv32.mem_rdata_latched[20]
.sym 89388 picorv32.mem_rdata_latched[24]
.sym 89389 picorv32.mem_rdata_latched[9]
.sym 89391 $abc$35911$n3444_1
.sym 89394 $abc$35911$n3447
.sym 89400 $abc$35911$n3441
.sym 89402 $abc$35911$n2904
.sym 89406 picorv32.mem_rdata_q[9]
.sym 89407 $abc$35911$n3816
.sym 89408 $abc$35911$n2904
.sym 89414 picorv32.mem_rdata_latched[20]
.sym 89418 $abc$35911$n2904
.sym 89420 picorv32.mem_rdata_q[14]
.sym 89421 $abc$35911$n3447
.sym 89424 picorv32.mem_rdata_q[13]
.sym 89425 $abc$35911$n3444_1
.sym 89427 $abc$35911$n2904
.sym 89432 picorv32.mem_rdata_latched[9]
.sym 89439 picorv32.mem_rdata_latched[24]
.sym 89442 $abc$35911$n3441
.sym 89443 picorv32.mem_rdata_q[12]
.sym 89444 $abc$35911$n2904
.sym 89450 picorv32.mem_rdata_latched[3]
.sym 89453 clk12_$glb_clk
.sym 89467 picorv32.mem_rdata_latched[9]
.sym 89482 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89483 picorv32.instr_auipc
.sym 89489 picorv32.is_sb_sh_sw
.sym 89490 sys_rst
.sym 89496 picorv32.instr_jalr
.sym 89498 picorv32.mem_rdata_latched[14]
.sym 89499 $abc$35911$n3459
.sym 89504 picorv32.mem_rdata_latched[7]
.sym 89505 $abc$35911$n727
.sym 89507 picorv32.mem_rdata_latched[13]
.sym 89510 picorv32.mem_rdata_latched[12]
.sym 89511 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89520 picorv32.is_alu_reg_imm
.sym 89526 picorv32.mem_rdata_latched[4]
.sym 89531 picorv32.mem_rdata_latched[13]
.sym 89536 picorv32.instr_jalr
.sym 89538 $abc$35911$n727
.sym 89543 picorv32.mem_rdata_latched[14]
.sym 89549 picorv32.mem_rdata_latched[12]
.sym 89553 picorv32.mem_rdata_latched[14]
.sym 89554 $abc$35911$n3459
.sym 89555 picorv32.mem_rdata_latched[13]
.sym 89556 picorv32.mem_rdata_latched[12]
.sym 89560 picorv32.instr_jalr
.sym 89561 picorv32.is_alu_reg_imm
.sym 89562 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89568 picorv32.mem_rdata_latched[7]
.sym 89571 picorv32.mem_rdata_latched[4]
.sym 89576 clk12_$glb_clk
.sym 89585 picorv32.is_alu_reg_reg
.sym 89609 picorv32.is_alu_reg_reg
.sym 89611 picorv32.mem_rdata_q[7]
.sym 89620 $abc$35911$n3462
.sym 89621 picorv32.instr_auipc
.sym 89623 $abc$35911$n3523
.sym 89624 picorv32.instr_jal
.sym 89625 $abc$35911$n3453_1
.sym 89626 picorv32.mem_rdata_latched[3]
.sym 89628 $abc$35911$n3452_1
.sym 89629 picorv32.instr_lui
.sym 89631 $abc$35911$n2913_1
.sym 89633 $abc$35911$n3450
.sym 89635 picorv32.mem_rdata_latched[6]
.sym 89636 picorv32.mem_rdata_latched[2]
.sym 89644 picorv32.mem_rdata_latched[4]
.sym 89646 $abc$35911$n3459
.sym 89647 picorv32.mem_rdata_latched[5]
.sym 89652 $abc$35911$n3523
.sym 89653 $abc$35911$n3462
.sym 89658 picorv32.instr_lui
.sym 89660 picorv32.instr_jal
.sym 89661 picorv32.instr_auipc
.sym 89665 $abc$35911$n3462
.sym 89666 $abc$35911$n3453_1
.sym 89670 picorv32.mem_rdata_latched[5]
.sym 89671 picorv32.mem_rdata_latched[6]
.sym 89673 picorv32.mem_rdata_latched[4]
.sym 89678 $abc$35911$n3452_1
.sym 89679 picorv32.mem_rdata_latched[3]
.sym 89682 picorv32.mem_rdata_latched[2]
.sym 89683 $abc$35911$n3459
.sym 89684 picorv32.mem_rdata_latched[3]
.sym 89685 $abc$35911$n3452_1
.sym 89688 picorv32.mem_rdata_latched[6]
.sym 89690 picorv32.mem_rdata_latched[4]
.sym 89691 picorv32.mem_rdata_latched[5]
.sym 89694 $abc$35911$n2913_1
.sym 89696 $abc$35911$n3450
.sym 89698 $abc$35911$n3047_$glb_ce
.sym 89699 clk12_$glb_clk
.sym 89713 picorv32.instr_jalr
.sym 89719 $abc$35911$n2913_1
.sym 89720 picorv32.decoded_rd[4]
.sym 89722 picorv32.mem_rdata_latched[3]
.sym 89726 picorv32.instr_lui
.sym 89728 $abc$35911$n3459
.sym 89730 picorv32.mem_rdata_latched[4]
.sym 89732 picorv32.instr_jal
.sym 89735 picorv32.mem_rdata_latched[4]
.sym 89736 picorv32.is_lb_lh_lw_lbu_lhu
.sym 89742 picorv32.mem_rdata_latched[4]
.sym 89743 picorv32.mem_rdata_latched[5]
.sym 89746 picorv32.mem_rdata_latched[2]
.sym 89747 picorv32.mem_rdata_latched[6]
.sym 89751 picorv32.mem_rdata_latched[5]
.sym 89753 picorv32.mem_rdata_latched[9]
.sym 89754 $abc$35911$n3451
.sym 89757 picorv32.mem_rdata_latched[6]
.sym 89761 picorv32.mem_rdata_latched[4]
.sym 89762 picorv32.mem_rdata_latched[8]
.sym 89764 $abc$35911$n3450
.sym 89767 $abc$35911$n3462
.sym 89770 $abc$35911$n3455
.sym 89776 $abc$35911$n3455
.sym 89777 $abc$35911$n3450
.sym 89781 $abc$35911$n3451
.sym 89782 picorv32.mem_rdata_latched[2]
.sym 89787 $abc$35911$n3462
.sym 89788 $abc$35911$n3455
.sym 89796 picorv32.mem_rdata_latched[8]
.sym 89799 picorv32.mem_rdata_latched[4]
.sym 89801 picorv32.mem_rdata_latched[5]
.sym 89802 picorv32.mem_rdata_latched[6]
.sym 89805 picorv32.mem_rdata_latched[4]
.sym 89806 picorv32.mem_rdata_latched[6]
.sym 89807 picorv32.mem_rdata_latched[5]
.sym 89808 $abc$35911$n3450
.sym 89811 picorv32.mem_rdata_latched[2]
.sym 89812 $abc$35911$n3451
.sym 89818 picorv32.mem_rdata_latched[9]
.sym 89821 $abc$35911$n3047_$glb_ce
.sym 89822 clk12_$glb_clk
.sym 89849 picorv32.instr_auipc
.sym 89871 $abc$35911$n3450
.sym 89876 $abc$35911$n3048
.sym 89888 $abc$35911$n3459
.sym 89940 $abc$35911$n3459
.sym 89941 $abc$35911$n3450
.sym 89944 $abc$35911$n3048
.sym 89945 clk12_$glb_clk
.sym 89946 $abc$35911$n232_$glb_sr
.sym 89960 $abc$35911$n255
.sym 90216 csrbankarray_csrbank2_ctrl0_w[1]
.sym 90391 spiflash_mosi
.sym 90406 spiflash_mosi
.sym 90416 $abc$35911$n2933_1
.sym 90417 $abc$35911$n2916
.sym 90418 $abc$35911$n2937
.sym 90419 $abc$35911$n2941
.sym 90420 $abc$35911$n2929_1
.sym 90421 $abc$35911$n2920
.sym 90422 $abc$35911$n2924
.sym 90423 $abc$35911$n2979
.sym 90448 spram_dataout00[6]
.sym 90450 array_muxed0[10]
.sym 90451 array_muxed0[12]
.sym 90460 array_muxed0[14]
.sym 90461 slave_sel[2]
.sym 90463 slave_sel_r[2]
.sym 90464 spram_dataout10[7]
.sym 90467 spram_dataout10[14]
.sym 90468 array_muxed0[14]
.sym 90473 array_muxed1[3]
.sym 90475 spram_dataout00[14]
.sym 90478 array_muxed1[15]
.sym 90479 spram_dataout00[8]
.sym 90480 spram_dataout00[7]
.sym 90485 spram_dataout00[11]
.sym 90487 slave_sel_r[2]
.sym 90488 spram_dataout10[11]
.sym 90489 spram_dataout10[8]
.sym 90491 array_muxed0[14]
.sym 90492 slave_sel_r[2]
.sym 90493 spram_dataout10[14]
.sym 90494 spram_dataout00[14]
.sym 90497 slave_sel_r[2]
.sym 90498 spram_dataout10[7]
.sym 90499 array_muxed0[14]
.sym 90500 spram_dataout00[7]
.sym 90504 array_muxed0[14]
.sym 90505 array_muxed1[15]
.sym 90509 spram_dataout00[8]
.sym 90510 spram_dataout10[8]
.sym 90511 slave_sel_r[2]
.sym 90512 array_muxed0[14]
.sym 90516 array_muxed0[14]
.sym 90517 array_muxed1[15]
.sym 90523 slave_sel[2]
.sym 90527 spram_dataout00[11]
.sym 90528 spram_dataout10[11]
.sym 90529 slave_sel_r[2]
.sym 90530 array_muxed0[14]
.sym 90534 array_muxed1[3]
.sym 90535 array_muxed0[14]
.sym 90538 clk12_$glb_clk
.sym 90539 sys_rst_$glb_sr
.sym 90544 spram_datain00[6]
.sym 90545 $abc$35911$n3442
.sym 90546 $abc$35911$n3820
.sym 90547 spram_maskwren00[0]
.sym 90548 $abc$35911$n3817
.sym 90549 spram_maskwren10[0]
.sym 90550 $abc$35911$n3445_1
.sym 90551 spram_datain10[6]
.sym 90558 spram_dataout10[1]
.sym 90559 spram_datain10[5]
.sym 90560 spram_dataout10[5]
.sym 90562 spram_datain00[2]
.sym 90564 spram_datain10[10]
.sym 90567 $abc$35911$n2937
.sym 90569 spiflash_clk
.sym 90576 $abc$35911$n2933_1
.sym 90577 $abc$35911$n3448_1
.sym 90582 spram_datain00[15]
.sym 90583 spram_dataout10[11]
.sym 90584 spram_dataout10[8]
.sym 90586 array_muxed1[1]
.sym 90587 basesoc_picorv327[16]
.sym 90590 $abc$35911$n3823_1
.sym 90591 spiflash_cs_n
.sym 90599 $abc$35911$n3817
.sym 90600 spram_dataout00[15]
.sym 90601 array_muxed1[0]
.sym 90606 array_muxed2[0]
.sym 90610 array_muxed1[13]
.sym 90621 array_muxed1[7]
.sym 90624 array_muxed1[3]
.sym 90627 $abc$35911$n3801
.sym 90631 array_muxed0[14]
.sym 90632 $abc$35911$n3853_1
.sym 90639 $abc$35911$n3043
.sym 90641 array_muxed1[1]
.sym 90644 basesoc_picorv327[16]
.sym 90647 array_muxed1[5]
.sym 90655 array_muxed0[14]
.sym 90657 array_muxed1[5]
.sym 90661 array_muxed1[7]
.sym 90662 array_muxed0[14]
.sym 90666 $abc$35911$n3801
.sym 90667 basesoc_picorv327[16]
.sym 90668 $abc$35911$n3853_1
.sym 90672 array_muxed0[14]
.sym 90675 array_muxed1[1]
.sym 90679 array_muxed0[14]
.sym 90681 array_muxed1[3]
.sym 90685 array_muxed1[1]
.sym 90686 array_muxed0[14]
.sym 90690 array_muxed1[7]
.sym 90693 array_muxed0[14]
.sym 90696 array_muxed1[5]
.sym 90698 array_muxed0[14]
.sym 90700 $abc$35911$n3043
.sym 90701 clk12_$glb_clk
.sym 90703 spram_datain10[14]
.sym 90704 spram_datain10[8]
.sym 90705 spram_datain00[8]
.sym 90706 spram_datain00[0]
.sym 90707 spram_datain10[12]
.sym 90708 spram_datain10[0]
.sym 90709 spram_datain00[14]
.sym 90710 spram_datain00[12]
.sym 90715 spram_dataout10[12]
.sym 90716 array_muxed0[0]
.sym 90718 array_muxed1[3]
.sym 90719 spram_dataout10[13]
.sym 90720 array_muxed0[0]
.sym 90721 spram_dataout10[14]
.sym 90723 spram_datain00[10]
.sym 90727 spram_datain10[13]
.sym 90729 spiflash_cs_n
.sym 90730 spram_datain10[1]
.sym 90734 spram_datain00[1]
.sym 90737 array_muxed1[12]
.sym 90738 spiflash_clk
.sym 90746 array_muxed0[14]
.sym 90775 array_muxed1[13]
.sym 90801 array_muxed1[13]
.sym 90803 array_muxed0[14]
.sym 90813 array_muxed0[14]
.sym 90815 array_muxed1[13]
.sym 90839 spram_maskwren10[2]
.sym 90846 spram_dataout00[7]
.sym 90850 basesoc_uart_phy_rx
.sym 90851 $abc$35911$n3448_1
.sym 90854 $abc$35911$n2933_1
.sym 90859 spram_datain00[13]
.sym 90967 spram_dataout00[14]
.sym 90971 spram_dataout00[8]
.sym 90973 $abc$35911$n3823_1
.sym 90984 basesoc_uart_tx_fifo_wrport_we
.sym 90997 basesoc_uart_tx_fifo_level0[0]
.sym 91007 $PACKER_VCC_NET
.sym 91008 basesoc_uart_tx_fifo_wrport_we
.sym 91012 spiflash_i
.sym 91017 basesoc_uart_tx_fifo_do_read
.sym 91018 sys_rst
.sym 91041 basesoc_uart_tx_fifo_level0[0]
.sym 91042 basesoc_uart_tx_fifo_do_read
.sym 91043 sys_rst
.sym 91044 basesoc_uart_tx_fifo_wrport_we
.sym 91053 $PACKER_VCC_NET
.sym 91055 basesoc_uart_tx_fifo_level0[0]
.sym 91061 spiflash_i
.sym 91065 $PACKER_VCC_NET
.sym 91067 basesoc_uart_tx_fifo_level0[0]
.sym 91070 clk12_$glb_clk
.sym 91071 sys_rst_$glb_sr
.sym 91073 basesoc_uart_tx_fifo_level0[1]
.sym 91098 spiflash_i
.sym 91103 array_muxed1[0]
.sym 91115 $abc$35911$n2849
.sym 91116 $abc$35911$n6109
.sym 91117 $abc$35911$n6112
.sym 91118 $abc$35911$n6102
.sym 91120 $abc$35911$n6103
.sym 91124 $abc$35911$n6108
.sym 91125 $abc$35911$n6111
.sym 91126 basesoc_uart_tx_fifo_level0[3]
.sym 91128 basesoc_uart_tx_fifo_level0[2]
.sym 91130 basesoc_uart_tx_fifo_level0[1]
.sym 91136 basesoc_uart_tx_fifo_level0[0]
.sym 91143 basesoc_uart_tx_fifo_level0[4]
.sym 91144 basesoc_uart_tx_fifo_wrport_we
.sym 91145 $nextpnr_ICESTORM_LC_15$O
.sym 91147 basesoc_uart_tx_fifo_level0[0]
.sym 91151 $auto$alumacc.cc:474:replace_alu$6029.C[2]
.sym 91154 basesoc_uart_tx_fifo_level0[1]
.sym 91157 $auto$alumacc.cc:474:replace_alu$6029.C[3]
.sym 91160 basesoc_uart_tx_fifo_level0[2]
.sym 91161 $auto$alumacc.cc:474:replace_alu$6029.C[2]
.sym 91163 $auto$alumacc.cc:474:replace_alu$6029.C[4]
.sym 91165 basesoc_uart_tx_fifo_level0[3]
.sym 91167 $auto$alumacc.cc:474:replace_alu$6029.C[3]
.sym 91171 basesoc_uart_tx_fifo_level0[4]
.sym 91173 $auto$alumacc.cc:474:replace_alu$6029.C[4]
.sym 91176 $abc$35911$n6109
.sym 91177 $abc$35911$n6108
.sym 91179 basesoc_uart_tx_fifo_wrport_we
.sym 91182 $abc$35911$n6112
.sym 91183 $abc$35911$n6111
.sym 91184 basesoc_uart_tx_fifo_wrport_we
.sym 91188 $abc$35911$n6102
.sym 91190 $abc$35911$n6103
.sym 91191 basesoc_uart_tx_fifo_wrport_we
.sym 91192 $abc$35911$n2849
.sym 91193 clk12_$glb_clk
.sym 91194 sys_rst_$glb_sr
.sym 91205 $PACKER_GND_NET
.sym 91221 $PACKER_VCC_NET
.sym 91237 basesoc_uart_tx_fifo_level0[1]
.sym 91238 $abc$35911$n2849
.sym 91239 $PACKER_VCC_NET
.sym 91241 basesoc_uart_tx_fifo_level0[3]
.sym 91242 basesoc_uart_tx_fifo_level0[4]
.sym 91245 basesoc_uart_tx_fifo_do_read
.sym 91246 $abc$35911$n6106
.sym 91247 $PACKER_VCC_NET
.sym 91248 sys_rst
.sym 91251 basesoc_uart_tx_fifo_level0[0]
.sym 91254 $abc$35911$n6105
.sym 91261 basesoc_uart_tx_fifo_wrport_we
.sym 91267 basesoc_uart_tx_fifo_level0[2]
.sym 91268 $nextpnr_ICESTORM_LC_3$O
.sym 91271 basesoc_uart_tx_fifo_level0[0]
.sym 91274 $auto$alumacc.cc:474:replace_alu$5978.C[2]
.sym 91276 $PACKER_VCC_NET
.sym 91277 basesoc_uart_tx_fifo_level0[1]
.sym 91280 $auto$alumacc.cc:474:replace_alu$5978.C[3]
.sym 91282 $PACKER_VCC_NET
.sym 91283 basesoc_uart_tx_fifo_level0[2]
.sym 91284 $auto$alumacc.cc:474:replace_alu$5978.C[2]
.sym 91286 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 91288 $PACKER_VCC_NET
.sym 91289 basesoc_uart_tx_fifo_level0[3]
.sym 91290 $auto$alumacc.cc:474:replace_alu$5978.C[3]
.sym 91293 $PACKER_VCC_NET
.sym 91295 basesoc_uart_tx_fifo_level0[4]
.sym 91296 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 91300 basesoc_uart_tx_fifo_wrport_we
.sym 91301 sys_rst
.sym 91302 basesoc_uart_tx_fifo_do_read
.sym 91305 basesoc_uart_tx_fifo_level0[2]
.sym 91306 basesoc_uart_tx_fifo_level0[1]
.sym 91307 basesoc_uart_tx_fifo_level0[0]
.sym 91308 basesoc_uart_tx_fifo_level0[3]
.sym 91312 $abc$35911$n6105
.sym 91313 $abc$35911$n6106
.sym 91314 basesoc_uart_tx_fifo_wrport_we
.sym 91315 $abc$35911$n2849
.sym 91316 clk12_$glb_clk
.sym 91317 sys_rst_$glb_sr
.sym 91332 $abc$35911$n2849
.sym 91344 $abc$35911$n3448_1
.sym 91347 basesoc_uart_phy_rx
.sym 91368 spiflash_i
.sym 91401 spiflash_i
.sym 91439 clk12_$glb_clk
.sym 91440 sys_rst_$glb_sr
.sym 91441 basesoc_uart_phy_rx_bitcount[1]
.sym 91471 basesoc_uart_phy_rx_busy
.sym 91473 $abc$35911$n3823_1
.sym 91490 $abc$35911$n5085_1
.sym 91498 basesoc_uart_phy_rx_r
.sym 91505 basesoc_uart_phy_rx_busy
.sym 91507 basesoc_uart_phy_rx
.sym 91515 basesoc_uart_phy_rx
.sym 91557 basesoc_uart_phy_rx_busy
.sym 91558 basesoc_uart_phy_rx_r
.sym 91559 $abc$35911$n5085_1
.sym 91560 basesoc_uart_phy_rx
.sym 91562 clk12_$glb_clk
.sym 91563 sys_rst_$glb_sr
.sym 91566 $abc$35911$n6123
.sym 91567 $abc$35911$n6125
.sym 91568 basesoc_uart_phy_rx_bitcount[2]
.sym 91569 basesoc_uart_phy_rx_bitcount[3]
.sym 91570 $abc$35911$n3239
.sym 91571 $abc$35911$n3236
.sym 91606 waittimer1_count[1]
.sym 91609 user_btn1
.sym 91613 basesoc_uart_phy_rx_r
.sym 91614 basesoc_uart_phy_uart_clk_rxen
.sym 91616 $abc$35911$n2955
.sym 91617 basesoc_uart_phy_rx
.sym 91620 basesoc_uart_phy_rx_busy
.sym 91622 basesoc_uart_phy_rx_bitcount[0]
.sym 91627 $abc$35911$n3239
.sym 91628 $abc$35911$n3236
.sym 91630 sys_rst
.sym 91631 $abc$35911$n3241
.sym 91638 basesoc_uart_phy_uart_clk_rxen
.sym 91639 $abc$35911$n3236
.sym 91640 $abc$35911$n3239
.sym 91641 basesoc_uart_phy_rx
.sym 91645 user_btn1
.sym 91646 waittimer1_count[1]
.sym 91650 basesoc_uart_phy_uart_clk_rxen
.sym 91651 basesoc_uart_phy_rx_r
.sym 91652 basesoc_uart_phy_rx_busy
.sym 91653 basesoc_uart_phy_rx
.sym 91656 basesoc_uart_phy_rx_bitcount[0]
.sym 91657 sys_rst
.sym 91658 $abc$35911$n3241
.sym 91659 basesoc_uart_phy_rx_busy
.sym 91674 sys_rst
.sym 91677 $abc$35911$n3241
.sym 91684 $abc$35911$n2955
.sym 91685 clk12_$glb_clk
.sym 91686 sys_rst_$glb_sr
.sym 91688 basesoc_uart_phy_rx_bitcount[0]
.sym 91693 $abc$35911$n6119
.sym 91704 $abc$35911$n2955
.sym 91710 basesoc_uart_phy_uart_clk_rxen
.sym 91717 $PACKER_VCC_NET
.sym 91733 $abc$35911$n5885
.sym 91740 user_btn1
.sym 91746 $abc$35911$n2950
.sym 91748 $abc$35911$n5867
.sym 91763 $abc$35911$n5867
.sym 91764 user_btn1
.sym 91791 $abc$35911$n5885
.sym 91793 user_btn1
.sym 91807 $abc$35911$n2950
.sym 91808 clk12_$glb_clk
.sym 91809 sys_rst_$glb_sr
.sym 91831 $abc$35911$n2819
.sym 91841 $abc$35911$n3448_1
.sym 91961 $abc$35911$n3823_1
.sym 91976 $abc$35911$n5898
.sym 91978 waittimer0_count[0]
.sym 91983 $abc$35911$n5894
.sym 91985 $abc$35911$n2939
.sym 91992 user_btn0
.sym 91994 $PACKER_VCC_NET
.sym 92007 user_btn0
.sym 92009 $abc$35911$n5898
.sym 92014 $PACKER_VCC_NET
.sym 92016 waittimer0_count[0]
.sym 92031 user_btn0
.sym 92033 $abc$35911$n5894
.sym 92053 $abc$35911$n2939
.sym 92054 clk12_$glb_clk
.sym 92055 sys_rst_$glb_sr
.sym 92056 waittimer0_count[3]
.sym 92059 $abc$35911$n3320
.sym 92062 waittimer0_count[5]
.sym 92063 waittimer0_count[4]
.sym 92071 $abc$35911$n2939
.sym 92097 waittimer0_count[7]
.sym 92101 waittimer0_count[0]
.sym 92105 waittimer0_count[2]
.sym 92108 waittimer0_count[6]
.sym 92113 waittimer0_count[3]
.sym 92119 waittimer0_count[5]
.sym 92120 waittimer0_count[4]
.sym 92121 $PACKER_VCC_NET
.sym 92123 waittimer0_count[1]
.sym 92124 $PACKER_VCC_NET
.sym 92129 $nextpnr_ICESTORM_LC_6$O
.sym 92132 waittimer0_count[0]
.sym 92135 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 92137 $PACKER_VCC_NET
.sym 92138 waittimer0_count[1]
.sym 92141 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 92143 waittimer0_count[2]
.sym 92144 $PACKER_VCC_NET
.sym 92145 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 92147 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 92149 waittimer0_count[3]
.sym 92150 $PACKER_VCC_NET
.sym 92151 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 92153 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 92155 waittimer0_count[4]
.sym 92156 $PACKER_VCC_NET
.sym 92157 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 92159 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 92161 waittimer0_count[5]
.sym 92162 $PACKER_VCC_NET
.sym 92163 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 92165 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 92167 $PACKER_VCC_NET
.sym 92168 waittimer0_count[6]
.sym 92169 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 92171 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 92173 waittimer0_count[7]
.sym 92174 $PACKER_VCC_NET
.sym 92175 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 92180 waittimer0_count[13]
.sym 92184 waittimer0_count[8]
.sym 92199 user_btn0
.sym 92207 $PACKER_VCC_NET
.sym 92210 $PACKER_VCC_NET
.sym 92215 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 92221 waittimer0_count[15]
.sym 92225 $PACKER_VCC_NET
.sym 92226 $PACKER_VCC_NET
.sym 92229 waittimer0_count[11]
.sym 92233 waittimer0_count[10]
.sym 92234 waittimer0_count[14]
.sym 92235 waittimer0_count[9]
.sym 92241 waittimer0_count[8]
.sym 92245 waittimer0_count[13]
.sym 92251 waittimer0_count[12]
.sym 92252 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 92254 waittimer0_count[8]
.sym 92255 $PACKER_VCC_NET
.sym 92256 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 92258 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 92260 waittimer0_count[9]
.sym 92261 $PACKER_VCC_NET
.sym 92262 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 92264 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 92266 $PACKER_VCC_NET
.sym 92267 waittimer0_count[10]
.sym 92268 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 92270 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 92272 waittimer0_count[11]
.sym 92273 $PACKER_VCC_NET
.sym 92274 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 92276 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 92278 $PACKER_VCC_NET
.sym 92279 waittimer0_count[12]
.sym 92280 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 92282 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 92284 waittimer0_count[13]
.sym 92285 $PACKER_VCC_NET
.sym 92286 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 92288 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 92290 waittimer0_count[14]
.sym 92291 $PACKER_VCC_NET
.sym 92292 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 92294 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 92296 $PACKER_VCC_NET
.sym 92297 waittimer0_count[15]
.sym 92298 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 92320 user_btn0
.sym 92329 $abc$35911$n3448_1
.sym 92332 $abc$35911$n2939
.sym 92333 $PACKER_GND_NET
.sym 92338 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 92344 $abc$35911$n150
.sym 92345 sys_rst
.sym 92347 user_btn0
.sym 92349 waittimer0_count[16]
.sym 92350 $abc$35911$n5924
.sym 92353 $abc$35911$n5914
.sym 92354 $abc$35911$n2939
.sym 92357 $abc$35911$n5922
.sym 92358 $abc$35911$n154
.sym 92363 $abc$35911$n148
.sym 92369 $abc$35911$n152
.sym 92370 $PACKER_VCC_NET
.sym 92376 waittimer0_count[16]
.sym 92378 $PACKER_VCC_NET
.sym 92379 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 92383 $abc$35911$n154
.sym 92388 user_btn0
.sym 92389 $abc$35911$n5922
.sym 92390 sys_rst
.sym 92394 $abc$35911$n150
.sym 92395 $abc$35911$n154
.sym 92396 $abc$35911$n152
.sym 92397 $abc$35911$n148
.sym 92400 user_btn0
.sym 92401 $abc$35911$n5914
.sym 92402 sys_rst
.sym 92407 $abc$35911$n148
.sym 92415 $abc$35911$n152
.sym 92418 $abc$35911$n5924
.sym 92419 user_btn0
.sym 92421 sys_rst
.sym 92422 $abc$35911$n2939
.sym 92423 clk12_$glb_clk
.sym 92441 sys_rst
.sym 92453 $abc$35911$n3823_1
.sym 92455 $abc$35911$n3016
.sym 92549 $abc$35911$n208
.sym 92550 $abc$35911$n212
.sym 92552 reset_delay[3]
.sym 92553 $abc$35911$n206
.sym 92554 reset_delay[2]
.sym 92555 reset_delay[5]
.sym 92593 por_rst
.sym 92597 reset_delay[0]
.sym 92598 $abc$35911$n204
.sym 92601 $abc$35911$n6344
.sym 92606 $abc$35911$n208
.sym 92610 $abc$35911$n206
.sym 92613 $PACKER_VCC_NET
.sym 92616 $abc$35911$n3016
.sym 92618 $abc$35911$n202
.sym 92622 $abc$35911$n202
.sym 92634 $abc$35911$n202
.sym 92635 $abc$35911$n208
.sym 92636 $abc$35911$n204
.sym 92637 $abc$35911$n206
.sym 92643 $abc$35911$n204
.sym 92647 reset_delay[0]
.sym 92649 $PACKER_VCC_NET
.sym 92653 por_rst
.sym 92654 $abc$35911$n6344
.sym 92668 $abc$35911$n3016
.sym 92669 clk12_$glb_clk
.sym 92673 $abc$35911$n6345
.sym 92674 $abc$35911$n6346
.sym 92675 $abc$35911$n6347
.sym 92676 $abc$35911$n6348
.sym 92677 $abc$35911$n6349
.sym 92678 $abc$35911$n6350
.sym 92689 por_rst
.sym 92699 $PACKER_VCC_NET
.sym 92714 $abc$35911$n212
.sym 92715 $abc$35911$n214
.sym 92716 $abc$35911$n216
.sym 92717 por_rst
.sym 92719 $abc$35911$n210
.sym 92722 por_rst
.sym 92727 sys_rst
.sym 92730 $abc$35911$n3016
.sym 92734 $abc$35911$n6349
.sym 92735 $abc$35911$n6350
.sym 92740 $abc$35911$n6347
.sym 92746 $abc$35911$n210
.sym 92751 $abc$35911$n210
.sym 92752 $abc$35911$n212
.sym 92753 $abc$35911$n214
.sym 92754 $abc$35911$n216
.sym 92760 $abc$35911$n214
.sym 92763 por_rst
.sym 92764 $abc$35911$n6349
.sym 92770 $abc$35911$n6350
.sym 92772 por_rst
.sym 92777 por_rst
.sym 92778 sys_rst
.sym 92783 $abc$35911$n216
.sym 92787 $abc$35911$n6347
.sym 92789 por_rst
.sym 92791 $abc$35911$n3016
.sym 92792 clk12_$glb_clk
.sym 92794 $abc$35911$n6351
.sym 92795 $abc$35911$n6352
.sym 92796 $abc$35911$n6353
.sym 92797 $abc$35911$n6354
.sym 92798 $abc$35911$n220
.sym 92799 reset_delay[8]
.sym 92800 $abc$35911$n218
.sym 92801 reset_delay[9]
.sym 92821 $PACKER_GND_NET
.sym 92822 $abc$35911$n3448_1
.sym 92825 $abc$35911$n3016
.sym 92840 por_rst
.sym 92843 $abc$35911$n222
.sym 92853 $abc$35911$n6353
.sym 92854 $abc$35911$n6354
.sym 92855 $abc$35911$n220
.sym 92857 $abc$35911$n218
.sym 92861 $abc$35911$n224
.sym 92862 $abc$35911$n3016
.sym 92869 por_rst
.sym 92870 $abc$35911$n6353
.sym 92881 por_rst
.sym 92883 $abc$35911$n6354
.sym 92886 $abc$35911$n224
.sym 92887 $abc$35911$n218
.sym 92888 $abc$35911$n222
.sym 92889 $abc$35911$n220
.sym 92905 $abc$35911$n222
.sym 92912 $abc$35911$n224
.sym 92914 $abc$35911$n3016
.sym 92915 clk12_$glb_clk
.sym 92936 por_rst
.sym 92947 $abc$35911$n3016
.sym 93054 picorv32.instr_lui
.sym 93085 $abc$35911$n3118
.sym 93100 $abc$35911$n2867_1
.sym 93106 picorv32.mem_rdata_q[20]
.sym 93121 picorv32.mem_rdata_q[20]
.sym 93122 $abc$35911$n2867_1
.sym 93123 $abc$35911$n3118
.sym 93160 $abc$35911$n3049_$glb_ce
.sym 93161 clk12_$glb_clk
.sym 93185 $abc$35911$n4519
.sym 93425 picorv32.mem_rdata_q[3]
.sym 93456 $abc$35911$n3453_1
.sym 93472 $abc$35911$n3450
.sym 93526 $abc$35911$n3453_1
.sym 93528 $abc$35911$n3450
.sym 93529 $abc$35911$n3047_$glb_ce
.sym 93530 clk12_$glb_clk
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94234 spiflash_cs_n
.sym 94240 spiflash_clk
.sym 94257 $abc$35911$n2916
.sym 94271 spram_dataout00[4]
.sym 94272 spram_datain10[12]
.sym 94273 spram_dataout00[5]
.sym 94274 array_muxed0[9]
.sym 94281 spram_dataout00[0]
.sym 94282 spram_dataout00[5]
.sym 94283 spram_dataout00[1]
.sym 94284 spram_dataout10[15]
.sym 94286 slave_sel_r[2]
.sym 94288 spram_dataout10[1]
.sym 94290 spram_dataout10[2]
.sym 94293 spram_dataout00[2]
.sym 94294 slave_sel_r[2]
.sym 94295 spram_dataout10[3]
.sym 94296 spram_dataout10[5]
.sym 94297 spram_dataout00[4]
.sym 94298 spram_dataout10[6]
.sym 94299 array_muxed0[14]
.sym 94301 spram_dataout00[6]
.sym 94302 spram_dataout10[4]
.sym 94303 spram_dataout00[15]
.sym 94305 spram_dataout10[0]
.sym 94307 array_muxed0[14]
.sym 94311 spram_dataout00[3]
.sym 94314 spram_dataout00[1]
.sym 94315 spram_dataout10[1]
.sym 94316 slave_sel_r[2]
.sym 94317 array_muxed0[14]
.sym 94320 slave_sel_r[2]
.sym 94321 array_muxed0[14]
.sym 94322 spram_dataout10[6]
.sym 94323 spram_dataout00[6]
.sym 94326 slave_sel_r[2]
.sym 94327 spram_dataout00[2]
.sym 94328 spram_dataout10[2]
.sym 94329 array_muxed0[14]
.sym 94332 spram_dataout00[3]
.sym 94333 array_muxed0[14]
.sym 94334 spram_dataout10[3]
.sym 94335 slave_sel_r[2]
.sym 94338 slave_sel_r[2]
.sym 94339 spram_dataout10[0]
.sym 94340 spram_dataout00[0]
.sym 94341 array_muxed0[14]
.sym 94344 spram_dataout00[5]
.sym 94345 array_muxed0[14]
.sym 94346 slave_sel_r[2]
.sym 94347 spram_dataout10[5]
.sym 94350 spram_dataout00[4]
.sym 94351 spram_dataout10[4]
.sym 94352 slave_sel_r[2]
.sym 94353 array_muxed0[14]
.sym 94356 slave_sel_r[2]
.sym 94357 array_muxed0[14]
.sym 94358 spram_dataout10[15]
.sym 94359 spram_dataout00[15]
.sym 94392 spram_datain10[4]
.sym 94394 spram_datain00[1]
.sym 94395 spram_datain10[1]
.sym 94399 spram_datain10[13]
.sym 94402 spram_dataout10[2]
.sym 94409 spram_dataout00[12]
.sym 94410 $abc$35911$n2979
.sym 94411 spram_dataout10[0]
.sym 94412 spram_datain10[7]
.sym 94413 spram_datain10[2]
.sym 94414 spram_datain00[3]
.sym 94417 spram_datain00[5]
.sym 94419 spram_datain00[7]
.sym 94420 spram_dataout00[0]
.sym 94421 array_muxed0[2]
.sym 94422 spram_dataout00[1]
.sym 94423 spram_dataout10[15]
.sym 94424 spram_dataout00[2]
.sym 94425 array_muxed0[3]
.sym 94427 array_muxed0[1]
.sym 94428 spram_datain00[0]
.sym 94431 spram_dataout10[3]
.sym 94441 spram_dataout00[13]
.sym 94442 array_muxed0[14]
.sym 94444 spram_dataout00[10]
.sym 94445 spram_dataout10[12]
.sym 94447 spram_dataout10[9]
.sym 94451 spram_dataout00[12]
.sym 94452 array_muxed1[6]
.sym 94455 spram_dataout10[13]
.sym 94457 spram_dataout10[10]
.sym 94461 slave_sel_r[2]
.sym 94462 array_muxed2[0]
.sym 94466 spram_dataout00[9]
.sym 94469 slave_sel_r[2]
.sym 94475 array_muxed0[14]
.sym 94476 array_muxed1[6]
.sym 94479 spram_dataout10[12]
.sym 94480 spram_dataout00[12]
.sym 94481 slave_sel_r[2]
.sym 94482 array_muxed0[14]
.sym 94485 array_muxed0[14]
.sym 94486 slave_sel_r[2]
.sym 94487 spram_dataout00[10]
.sym 94488 spram_dataout10[10]
.sym 94492 array_muxed2[0]
.sym 94494 array_muxed0[14]
.sym 94497 array_muxed0[14]
.sym 94498 spram_dataout10[9]
.sym 94499 slave_sel_r[2]
.sym 94500 spram_dataout00[9]
.sym 94504 array_muxed0[14]
.sym 94506 array_muxed2[0]
.sym 94509 spram_dataout10[13]
.sym 94510 spram_dataout00[13]
.sym 94511 array_muxed0[14]
.sym 94512 slave_sel_r[2]
.sym 94515 array_muxed1[6]
.sym 94518 array_muxed0[14]
.sym 94551 spram_datain00[13]
.sym 94552 array_muxed0[4]
.sym 94553 spram_dataout10[11]
.sym 94556 array_muxed1[6]
.sym 94557 spram_dataout10[8]
.sym 94559 spram_dataout10[9]
.sym 94560 spram_datain00[15]
.sym 94562 $PACKER_GND_NET
.sym 94563 array_muxed0[11]
.sym 94564 spram_datain10[0]
.sym 94565 array_muxed0[5]
.sym 94566 spram_datain00[14]
.sym 94567 array_muxed0[12]
.sym 94568 spram_dataout00[9]
.sym 94569 $PACKER_VCC_NET
.sym 94570 spram_datain10[14]
.sym 94571 spram_datain00[11]
.sym 94572 spram_dataout00[11]
.sym 94573 array_muxed0[11]
.sym 94593 array_muxed1[14]
.sym 94594 array_muxed1[0]
.sym 94597 array_muxed0[14]
.sym 94598 array_muxed1[12]
.sym 94610 array_muxed1[8]
.sym 94614 array_muxed0[14]
.sym 94615 array_muxed1[14]
.sym 94619 array_muxed0[14]
.sym 94621 array_muxed1[8]
.sym 94624 array_muxed0[14]
.sym 94626 array_muxed1[8]
.sym 94631 array_muxed1[0]
.sym 94633 array_muxed0[14]
.sym 94636 array_muxed0[14]
.sym 94637 array_muxed1[12]
.sym 94643 array_muxed0[14]
.sym 94645 array_muxed1[0]
.sym 94648 array_muxed0[14]
.sym 94649 array_muxed1[14]
.sym 94654 array_muxed1[12]
.sym 94655 array_muxed0[14]
.sym 94691 array_muxed0[8]
.sym 94697 array_muxed1[14]
.sym 94702 spram_dataout00[12]
.sym 94704 $abc$35911$n2979
.sym 94712 spram_datain00[12]
.sym 94833 spram_dataout00[15]
.sym 94842 array_muxed0[9]
.sym 94843 array_muxed0[3]
.sym 94847 array_muxed0[1]
.sym 94851 array_muxed0[2]
.sym 94983 array_muxed0[7]
.sym 95013 basesoc_uart_tx_fifo_level0[1]
.sym 95023 $abc$35911$n2850
.sym 95037 basesoc_uart_tx_fifo_level0[1]
.sym 95075 $abc$35911$n2850
.sym 95076 clk12_$glb_clk
.sym 95077 sys_rst_$glb_sr
.sym 95118 $PACKER_GND_NET
.sym 95120 $PACKER_VCC_NET
.sym 95127 array_muxed0[12]
.sym 95128 array_muxed0[5]
.sym 95260 $abc$35911$n2979
.sym 95268 $abc$35911$n2819
.sym 95407 array_muxed0[1]
.sym 95428 basesoc_uart_phy_rx_busy
.sym 95429 basesoc_uart_phy_rx_bitcount[1]
.sym 95440 $abc$35911$n2817
.sym 95446 basesoc_uart_phy_rx_bitcount[1]
.sym 95448 basesoc_uart_phy_rx_busy
.sym 95492 $abc$35911$n2817
.sym 95493 clk12_$glb_clk
.sym 95494 sys_rst_$glb_sr
.sym 95543 array_muxed0[7]
.sym 95552 basesoc_uart_phy_rx_bitcount[1]
.sym 95553 basesoc_uart_phy_rx_bitcount[0]
.sym 95556 basesoc_uart_phy_rx_bitcount[2]
.sym 95560 basesoc_uart_phy_rx_bitcount[1]
.sym 95563 $abc$35911$n6125
.sym 95564 basesoc_uart_phy_rx_bitcount[2]
.sym 95565 basesoc_uart_phy_rx_bitcount[3]
.sym 95570 $abc$35911$n2819
.sym 95575 basesoc_uart_phy_rx_busy
.sym 95578 $abc$35911$n6123
.sym 95584 $nextpnr_ICESTORM_LC_18$O
.sym 95586 basesoc_uart_phy_rx_bitcount[0]
.sym 95590 $auto$alumacc.cc:474:replace_alu$6041.C[2]
.sym 95593 basesoc_uart_phy_rx_bitcount[1]
.sym 95596 $auto$alumacc.cc:474:replace_alu$6041.C[3]
.sym 95598 basesoc_uart_phy_rx_bitcount[2]
.sym 95600 $auto$alumacc.cc:474:replace_alu$6041.C[2]
.sym 95604 basesoc_uart_phy_rx_bitcount[3]
.sym 95606 $auto$alumacc.cc:474:replace_alu$6041.C[3]
.sym 95610 basesoc_uart_phy_rx_busy
.sym 95612 $abc$35911$n6123
.sym 95616 $abc$35911$n6125
.sym 95617 basesoc_uart_phy_rx_busy
.sym 95621 basesoc_uart_phy_rx_bitcount[1]
.sym 95622 basesoc_uart_phy_rx_bitcount[0]
.sym 95623 basesoc_uart_phy_rx_bitcount[3]
.sym 95624 basesoc_uart_phy_rx_bitcount[2]
.sym 95627 basesoc_uart_phy_rx_bitcount[1]
.sym 95628 basesoc_uart_phy_rx_bitcount[2]
.sym 95629 basesoc_uart_phy_rx_bitcount[0]
.sym 95630 basesoc_uart_phy_rx_bitcount[3]
.sym 95631 $abc$35911$n2819
.sym 95632 clk12_$glb_clk
.sym 95633 sys_rst_$glb_sr
.sym 95685 $PACKER_GND_NET
.sym 95693 $abc$35911$n2819
.sym 95700 basesoc_uart_phy_rx_bitcount[0]
.sym 95706 basesoc_uart_phy_rx_busy
.sym 95714 $PACKER_VCC_NET
.sym 95721 $abc$35911$n6119
.sym 95732 $abc$35911$n6119
.sym 95733 basesoc_uart_phy_rx_busy
.sym 95761 $PACKER_VCC_NET
.sym 95762 basesoc_uart_phy_rx_bitcount[0]
.sym 95770 $abc$35911$n2819
.sym 95771 clk12_$glb_clk
.sym 95772 sys_rst_$glb_sr
.sym 95816 $abc$35911$n2979
.sym 96111 $abc$35911$n5900
.sym 96112 $abc$35911$n5902
.sym 96113 $abc$35911$n5904
.sym 96114 waittimer0_count[5]
.sym 96115 waittimer0_count[4]
.sym 96116 waittimer0_count[3]
.sym 96119 user_btn0
.sym 96121 waittimer0_count[8]
.sym 96126 $abc$35911$n2939
.sym 96141 user_btn0
.sym 96142 $abc$35911$n5900
.sym 96159 waittimer0_count[3]
.sym 96160 waittimer0_count[8]
.sym 96161 waittimer0_count[4]
.sym 96162 waittimer0_count[5]
.sym 96177 user_btn0
.sym 96180 $abc$35911$n5904
.sym 96184 $abc$35911$n5902
.sym 96186 user_btn0
.sym 96187 $abc$35911$n2939
.sym 96188 clk12_$glb_clk
.sym 96189 sys_rst_$glb_sr
.sym 96241 $PACKER_GND_NET
.sym 96255 $abc$35911$n5910
.sym 96256 user_btn0
.sym 96260 $abc$35911$n5920
.sym 96265 $abc$35911$n2939
.sym 96287 $abc$35911$n5920
.sym 96289 user_btn0
.sym 96312 $abc$35911$n5910
.sym 96313 user_btn0
.sym 96326 $abc$35911$n2939
.sym 96327 clk12_$glb_clk
.sym 96328 sys_rst_$glb_sr
.sym 96380 $abc$35911$n2979
.sym 96666 $abc$35911$n3016
.sym 96667 $abc$35911$n6346
.sym 96669 $abc$35911$n6348
.sym 96673 por_rst
.sym 96674 $abc$35911$n6345
.sym 96685 $abc$35911$n206
.sym 96689 $abc$35911$n208
.sym 96690 $abc$35911$n212
.sym 96703 $abc$35911$n6346
.sym 96704 por_rst
.sym 96711 por_rst
.sym 96712 $abc$35911$n6348
.sym 96721 $abc$35911$n208
.sym 96728 por_rst
.sym 96729 $abc$35911$n6345
.sym 96736 $abc$35911$n206
.sym 96739 $abc$35911$n212
.sym 96743 $abc$35911$n3016
.sym 96744 clk12_$glb_clk
.sym 96805 reset_delay[6]
.sym 96807 reset_delay[3]
.sym 96809 reset_delay[7]
.sym 96811 reset_delay[4]
.sym 96817 reset_delay[2]
.sym 96818 reset_delay[5]
.sym 96819 reset_delay[0]
.sym 96822 reset_delay[1]
.sym 96824 $PACKER_VCC_NET
.sym 96832 $PACKER_VCC_NET
.sym 96835 $nextpnr_ICESTORM_LC_2$O
.sym 96838 reset_delay[0]
.sym 96841 $auto$alumacc.cc:474:replace_alu$5975.C[2]
.sym 96843 $PACKER_VCC_NET
.sym 96844 reset_delay[1]
.sym 96847 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 96849 reset_delay[2]
.sym 96850 $PACKER_VCC_NET
.sym 96851 $auto$alumacc.cc:474:replace_alu$5975.C[2]
.sym 96853 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 96855 reset_delay[3]
.sym 96856 $PACKER_VCC_NET
.sym 96857 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 96859 $auto$alumacc.cc:474:replace_alu$5975.C[5]
.sym 96861 reset_delay[4]
.sym 96862 $PACKER_VCC_NET
.sym 96863 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 96865 $auto$alumacc.cc:474:replace_alu$5975.C[6]
.sym 96867 reset_delay[5]
.sym 96868 $PACKER_VCC_NET
.sym 96869 $auto$alumacc.cc:474:replace_alu$5975.C[5]
.sym 96871 $auto$alumacc.cc:474:replace_alu$5975.C[7]
.sym 96873 $PACKER_VCC_NET
.sym 96874 reset_delay[6]
.sym 96875 $auto$alumacc.cc:474:replace_alu$5975.C[6]
.sym 96877 $auto$alumacc.cc:474:replace_alu$5975.C[8]
.sym 96879 reset_delay[7]
.sym 96880 $PACKER_VCC_NET
.sym 96881 $auto$alumacc.cc:474:replace_alu$5975.C[7]
.sym 96936 $abc$35911$n2979
.sym 96937 $auto$alumacc.cc:474:replace_alu$5975.C[8]
.sym 96942 $abc$35911$n6351
.sym 96943 $abc$35911$n6352
.sym 96946 $abc$35911$n220
.sym 96948 reset_delay[10]
.sym 96949 reset_delay[11]
.sym 96950 por_rst
.sym 96957 reset_delay[9]
.sym 96960 $abc$35911$n3016
.sym 96962 $PACKER_VCC_NET
.sym 96963 reset_delay[8]
.sym 96970 $PACKER_VCC_NET
.sym 96972 $abc$35911$n218
.sym 96974 $auto$alumacc.cc:474:replace_alu$5975.C[9]
.sym 96976 reset_delay[8]
.sym 96977 $PACKER_VCC_NET
.sym 96978 $auto$alumacc.cc:474:replace_alu$5975.C[8]
.sym 96980 $auto$alumacc.cc:474:replace_alu$5975.C[10]
.sym 96982 reset_delay[9]
.sym 96983 $PACKER_VCC_NET
.sym 96984 $auto$alumacc.cc:474:replace_alu$5975.C[9]
.sym 96986 $auto$alumacc.cc:474:replace_alu$5975.C[11]
.sym 96988 $PACKER_VCC_NET
.sym 96989 reset_delay[10]
.sym 96990 $auto$alumacc.cc:474:replace_alu$5975.C[10]
.sym 96994 $PACKER_VCC_NET
.sym 96995 reset_delay[11]
.sym 96996 $auto$alumacc.cc:474:replace_alu$5975.C[11]
.sym 97000 $abc$35911$n6352
.sym 97002 por_rst
.sym 97005 $abc$35911$n218
.sym 97011 $abc$35911$n6351
.sym 97012 por_rst
.sym 97018 $abc$35911$n220
.sym 97021 $abc$35911$n3016
.sym 97022 clk12_$glb_clk
.sym 98492 clk12_$glb_clk
.sym 98497 spram_datain10[15]
.sym 98498 spram_datain10[14]
.sym 98499 spram_datain10[11]
.sym 98500 spram_datain00[3]
.sym 98502 spram_datain00[5]
.sym 98503 spram_datain10[9]
.sym 98504 spram_datain00[7]
.sym 98505 spram_datain10[0]
.sym 98506 spram_datain10[7]
.sym 98507 spram_datain10[2]
.sym 98508 spram_datain10[13]
.sym 98509 spram_datain10[4]
.sym 98511 spram_datain00[1]
.sym 98512 spram_datain10[1]
.sym 98513 spram_datain00[6]
.sym 98514 spram_datain10[12]
.sym 98516 spram_datain10[8]
.sym 98517 spram_datain00[2]
.sym 98519 spram_datain10[3]
.sym 98523 spram_datain10[6]
.sym 98524 spram_datain10[5]
.sym 98526 spram_datain00[4]
.sym 98527 spram_datain10[10]
.sym 98528 spram_datain00[0]
.sym 98529 spram_datain00[0]
.sym 98530 spram_datain10[8]
.sym 98531 spram_datain10[0]
.sym 98532 spram_datain00[1]
.sym 98533 spram_datain10[9]
.sym 98534 spram_datain10[1]
.sym 98535 spram_datain00[2]
.sym 98536 spram_datain10[10]
.sym 98537 spram_datain10[2]
.sym 98538 spram_datain00[3]
.sym 98539 spram_datain10[11]
.sym 98540 spram_datain10[3]
.sym 98541 spram_datain00[4]
.sym 98542 spram_datain10[12]
.sym 98543 spram_datain10[4]
.sym 98544 spram_datain00[5]
.sym 98545 spram_datain10[13]
.sym 98546 spram_datain10[5]
.sym 98547 spram_datain00[6]
.sym 98548 spram_datain10[14]
.sym 98549 spram_datain10[6]
.sym 98550 spram_datain00[7]
.sym 98551 spram_datain10[15]
.sym 98552 spram_datain10[7]
.sym 98600 spram_dataout10[0]
.sym 98601 spram_dataout10[1]
.sym 98602 spram_dataout10[2]
.sym 98603 spram_dataout10[3]
.sym 98604 spram_dataout10[4]
.sym 98605 spram_dataout10[5]
.sym 98606 spram_dataout10[6]
.sym 98607 spram_dataout10[7]
.sym 98636 spram_datain10[15]
.sym 98640 spram_datain10[11]
.sym 98644 spram_datain10[9]
.sym 98646 spram_datain10[0]
.sym 98647 spram_datain10[14]
.sym 98696 clk12_$glb_clk
.sym 98701 array_muxed0[3]
.sym 98703 array_muxed0[8]
.sym 98704 array_muxed0[1]
.sym 98705 spram_datain00[13]
.sym 98708 array_muxed0[4]
.sym 98711 spram_datain00[12]
.sym 98712 array_muxed0[1]
.sym 98713 array_muxed0[2]
.sym 98714 spram_datain00[15]
.sym 98715 array_muxed0[9]
.sym 98716 array_muxed0[10]
.sym 98717 array_muxed0[7]
.sym 98718 array_muxed0[6]
.sym 98719 array_muxed0[12]
.sym 98720 array_muxed0[0]
.sym 98721 spram_datain00[9]
.sym 98722 array_muxed0[13]
.sym 98724 array_muxed0[11]
.sym 98725 spram_datain00[14]
.sym 98726 array_muxed0[0]
.sym 98727 spram_datain00[8]
.sym 98730 spram_datain00[11]
.sym 98731 spram_datain00[10]
.sym 98732 array_muxed0[5]
.sym 98733 array_muxed0[8]
.sym 98734 array_muxed0[0]
.sym 98735 spram_datain00[8]
.sym 98736 array_muxed0[9]
.sym 98737 array_muxed0[1]
.sym 98738 spram_datain00[9]
.sym 98739 array_muxed0[10]
.sym 98740 array_muxed0[2]
.sym 98741 spram_datain00[10]
.sym 98742 array_muxed0[11]
.sym 98743 array_muxed0[3]
.sym 98744 spram_datain00[11]
.sym 98745 array_muxed0[12]
.sym 98746 array_muxed0[4]
.sym 98747 spram_datain00[12]
.sym 98748 array_muxed0[13]
.sym 98749 array_muxed0[5]
.sym 98750 spram_datain00[13]
.sym 98751 array_muxed0[0]
.sym 98752 array_muxed0[6]
.sym 98753 spram_datain00[14]
.sym 98754 array_muxed0[1]
.sym 98755 array_muxed0[7]
.sym 98756 spram_datain00[15]
.sym 98796 spram_dataout10[8]
.sym 98797 spram_dataout10[9]
.sym 98798 spram_dataout10[10]
.sym 98799 spram_dataout10[11]
.sym 98800 spram_dataout10[12]
.sym 98801 spram_dataout10[13]
.sym 98802 spram_dataout10[14]
.sym 98803 spram_dataout10[15]
.sym 98810 spram_datain00[12]
.sym 98873 array_muxed0[13]
.sym 98874 spram_wren0
.sym 98875 array_muxed0[3]
.sym 98880 array_muxed0[8]
.sym 98881 array_muxed0[4]
.sym 98882 spram_wren0
.sym 98883 array_muxed0[2]
.sym 98884 array_muxed0[9]
.sym 98885 array_muxed0[6]
.sym 98886 array_muxed0[7]
.sym 98887 array_muxed0[10]
.sym 98889 array_muxed0[11]
.sym 98890 spram_maskwren10[2]
.sym 98891 array_muxed0[5]
.sym 98892 spram_maskwren00[0]
.sym 98894 spram_maskwren10[0]
.sym 98895 $PACKER_VCC_NET
.sym 98896 spram_maskwren00[2]
.sym 98898 spram_maskwren10[2]
.sym 98900 spram_maskwren00[0]
.sym 98901 array_muxed0[12]
.sym 98902 spram_maskwren10[0]
.sym 98903 $PACKER_VCC_NET
.sym 98904 spram_maskwren00[2]
.sym 98905 spram_maskwren10[0]
.sym 98906 array_muxed0[10]
.sym 98907 array_muxed0[2]
.sym 98908 spram_maskwren10[0]
.sym 98909 array_muxed0[11]
.sym 98910 array_muxed0[3]
.sym 98911 spram_maskwren10[2]
.sym 98912 array_muxed0[12]
.sym 98913 array_muxed0[4]
.sym 98914 spram_maskwren10[2]
.sym 98915 array_muxed0[13]
.sym 98916 array_muxed0[5]
.sym 98917 spram_maskwren00[0]
.sym 98918 spram_wren0
.sym 98919 array_muxed0[6]
.sym 98920 spram_maskwren00[0]
.sym 98921 spram_wren0
.sym 98922 array_muxed0[7]
.sym 98923 spram_maskwren00[2]
.sym 98924 $PACKER_VCC_NET
.sym 98925 array_muxed0[8]
.sym 98926 spram_maskwren00[2]
.sym 98927 $PACKER_VCC_NET
.sym 98928 array_muxed0[9]
.sym 98968 spram_dataout00[0]
.sym 98969 spram_dataout00[1]
.sym 98970 spram_dataout00[2]
.sym 98971 spram_dataout00[3]
.sym 98972 spram_dataout00[4]
.sym 98973 spram_dataout00[5]
.sym 98974 spram_dataout00[6]
.sym 98975 spram_dataout00[7]
.sym 98982 array_muxed0[2]
.sym 98984 array_muxed0[3]
.sym 98985 array_muxed0[9]
.sym 98990 array_muxed0[4]
.sym 98991 spram_wren0
.sym 99048 $PACKER_VCC_NET
.sym 99049 $PACKER_GND_NET
.sym 99056 $PACKER_VCC_NET
.sym 99057 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout00[8]
.sym 99141 spram_dataout00[9]
.sym 99142 spram_dataout00[10]
.sym 99143 spram_dataout00[11]
.sym 99144 spram_dataout00[12]
.sym 99145 spram_dataout00[13]
.sym 99146 spram_dataout00[14]
.sym 99147 spram_dataout00[15]
.sym 103053 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103077 csrbankarray_csrbank2_ctrl0_w[1]
.sym 103399 spram_dataout01[6]
.sym 103400 spram_dataout11[6]
.sym 103401 array_muxed0[14]
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout01[3]
.sym 103404 spram_dataout11[3]
.sym 103405 array_muxed0[14]
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout01[1]
.sym 103408 spram_dataout11[1]
.sym 103409 array_muxed0[14]
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout01[8]
.sym 103412 spram_dataout11[8]
.sym 103413 array_muxed0[14]
.sym 103414 slave_sel_r[2]
.sym 103415 spram_dataout01[4]
.sym 103416 spram_dataout11[4]
.sym 103417 array_muxed0[14]
.sym 103418 slave_sel_r[2]
.sym 103419 spram_dataout01[11]
.sym 103420 spram_dataout11[11]
.sym 103421 array_muxed0[14]
.sym 103422 slave_sel_r[2]
.sym 103423 spram_dataout01[2]
.sym 103424 spram_dataout11[2]
.sym 103425 array_muxed0[14]
.sym 103426 slave_sel_r[2]
.sym 103427 spram_dataout01[5]
.sym 103428 spram_dataout11[5]
.sym 103429 array_muxed0[14]
.sym 103430 slave_sel_r[2]
.sym 103431 array_muxed0[14]
.sym 103432 array_muxed1[16]
.sym 103435 array_muxed0[14]
.sym 103436 array_muxed1[16]
.sym 103439 array_muxed0[14]
.sym 103440 array_muxed1[28]
.sym 103443 array_muxed0[14]
.sym 103444 array_muxed1[21]
.sym 103447 array_muxed0[14]
.sym 103448 array_muxed1[21]
.sym 103451 array_muxed0[14]
.sym 103452 array_muxed1[18]
.sym 103455 array_muxed0[14]
.sym 103456 array_muxed1[28]
.sym 103459 array_muxed0[14]
.sym 103460 array_muxed1[18]
.sym 103471 array_muxed0[14]
.sym 103472 array_muxed1[22]
.sym 103475 array_muxed0[14]
.sym 103476 array_muxed1[23]
.sym 103483 array_muxed0[14]
.sym 103484 array_muxed1[23]
.sym 103491 array_muxed0[14]
.sym 103492 array_muxed1[22]
.sym 103572 $PACKER_VCC_NET
.sym 103573 basesoc_ctrl_bus_errors[0]
.sym 103679 basesoc_uart_rx_fifo_consume[1]
.sym 103699 $abc$35911$n6090
.sym 103700 $abc$35911$n6091
.sym 103701 basesoc_uart_rx_fifo_wrport_we
.sym 103704 basesoc_uart_rx_fifo_level0[0]
.sym 103706 $PACKER_VCC_NET
.sym 103716 $PACKER_VCC_NET
.sym 103717 basesoc_uart_rx_fifo_level0[0]
.sym 103720 basesoc_uart_rx_fifo_level0[0]
.sym 103724 basesoc_uart_rx_fifo_level0[1]
.sym 103725 $PACKER_VCC_NET
.sym 103728 basesoc_uart_rx_fifo_level0[2]
.sym 103729 $PACKER_VCC_NET
.sym 103730 $auto$alumacc.cc:474:replace_alu$5981.C[2]
.sym 103732 basesoc_uart_rx_fifo_level0[3]
.sym 103733 $PACKER_VCC_NET
.sym 103734 $auto$alumacc.cc:474:replace_alu$5981.C[3]
.sym 103736 basesoc_uart_rx_fifo_level0[4]
.sym 103737 $PACKER_VCC_NET
.sym 103738 $auto$alumacc.cc:474:replace_alu$5981.C[4]
.sym 103739 $abc$35911$n6096
.sym 103740 $abc$35911$n6097
.sym 103741 basesoc_uart_rx_fifo_wrport_we
.sym 103943 csrbankarray_csrbank2_dat0_re
.sym 104359 array_muxed0[14]
.sym 104360 array_muxed1[25]
.sym 104363 array_muxed0[14]
.sym 104364 array_muxed1[25]
.sym 104367 array_muxed0[14]
.sym 104368 array_muxed2[2]
.sym 104371 array_muxed0[14]
.sym 104372 array_muxed1[29]
.sym 104375 array_muxed2[2]
.sym 104376 array_muxed0[14]
.sym 104379 array_muxed0[14]
.sym 104380 array_muxed1[31]
.sym 104383 array_muxed0[14]
.sym 104384 array_muxed1[29]
.sym 104387 array_muxed0[14]
.sym 104388 array_muxed1[31]
.sym 104391 array_muxed0[14]
.sym 104392 array_muxed1[24]
.sym 104395 array_muxed0[14]
.sym 104396 array_muxed1[20]
.sym 104399 array_muxed0[14]
.sym 104400 array_muxed1[26]
.sym 104403 array_muxed0[14]
.sym 104404 array_muxed1[17]
.sym 104407 array_muxed0[14]
.sym 104408 array_muxed1[20]
.sym 104411 array_muxed0[14]
.sym 104412 array_muxed1[24]
.sym 104415 array_muxed0[14]
.sym 104416 array_muxed1[26]
.sym 104419 array_muxed0[14]
.sym 104420 array_muxed1[17]
.sym 104459 basesoc_ctrl_bus_errors[1]
.sym 104483 basesoc_ctrl_bus_errors[0]
.sym 104484 sys_rst
.sym 104485 $abc$35911$n2739
.sym 104488 basesoc_ctrl_bus_errors[0]
.sym 104493 basesoc_ctrl_bus_errors[1]
.sym 104497 basesoc_ctrl_bus_errors[2]
.sym 104498 $auto$alumacc.cc:474:replace_alu$5963.C[2]
.sym 104501 basesoc_ctrl_bus_errors[3]
.sym 104502 $auto$alumacc.cc:474:replace_alu$5963.C[3]
.sym 104505 basesoc_ctrl_bus_errors[4]
.sym 104506 $auto$alumacc.cc:474:replace_alu$5963.C[4]
.sym 104509 basesoc_ctrl_bus_errors[5]
.sym 104510 $auto$alumacc.cc:474:replace_alu$5963.C[5]
.sym 104513 basesoc_ctrl_bus_errors[6]
.sym 104514 $auto$alumacc.cc:474:replace_alu$5963.C[6]
.sym 104517 basesoc_ctrl_bus_errors[7]
.sym 104518 $auto$alumacc.cc:474:replace_alu$5963.C[7]
.sym 104521 basesoc_ctrl_bus_errors[8]
.sym 104522 $auto$alumacc.cc:474:replace_alu$5963.C[8]
.sym 104525 basesoc_ctrl_bus_errors[9]
.sym 104526 $auto$alumacc.cc:474:replace_alu$5963.C[9]
.sym 104529 basesoc_ctrl_bus_errors[10]
.sym 104530 $auto$alumacc.cc:474:replace_alu$5963.C[10]
.sym 104533 basesoc_ctrl_bus_errors[11]
.sym 104534 $auto$alumacc.cc:474:replace_alu$5963.C[11]
.sym 104537 basesoc_ctrl_bus_errors[12]
.sym 104538 $auto$alumacc.cc:474:replace_alu$5963.C[12]
.sym 104541 basesoc_ctrl_bus_errors[13]
.sym 104542 $auto$alumacc.cc:474:replace_alu$5963.C[13]
.sym 104545 basesoc_ctrl_bus_errors[14]
.sym 104546 $auto$alumacc.cc:474:replace_alu$5963.C[14]
.sym 104549 basesoc_ctrl_bus_errors[15]
.sym 104550 $auto$alumacc.cc:474:replace_alu$5963.C[15]
.sym 104553 basesoc_ctrl_bus_errors[16]
.sym 104554 $auto$alumacc.cc:474:replace_alu$5963.C[16]
.sym 104557 basesoc_ctrl_bus_errors[17]
.sym 104558 $auto$alumacc.cc:474:replace_alu$5963.C[17]
.sym 104561 basesoc_ctrl_bus_errors[18]
.sym 104562 $auto$alumacc.cc:474:replace_alu$5963.C[18]
.sym 104565 basesoc_ctrl_bus_errors[19]
.sym 104566 $auto$alumacc.cc:474:replace_alu$5963.C[19]
.sym 104569 basesoc_ctrl_bus_errors[20]
.sym 104570 $auto$alumacc.cc:474:replace_alu$5963.C[20]
.sym 104573 basesoc_ctrl_bus_errors[21]
.sym 104574 $auto$alumacc.cc:474:replace_alu$5963.C[21]
.sym 104577 basesoc_ctrl_bus_errors[22]
.sym 104578 $auto$alumacc.cc:474:replace_alu$5963.C[22]
.sym 104581 basesoc_ctrl_bus_errors[23]
.sym 104582 $auto$alumacc.cc:474:replace_alu$5963.C[23]
.sym 104585 basesoc_ctrl_bus_errors[24]
.sym 104586 $auto$alumacc.cc:474:replace_alu$5963.C[24]
.sym 104589 basesoc_ctrl_bus_errors[25]
.sym 104590 $auto$alumacc.cc:474:replace_alu$5963.C[25]
.sym 104593 basesoc_ctrl_bus_errors[26]
.sym 104594 $auto$alumacc.cc:474:replace_alu$5963.C[26]
.sym 104597 basesoc_ctrl_bus_errors[27]
.sym 104598 $auto$alumacc.cc:474:replace_alu$5963.C[27]
.sym 104601 basesoc_ctrl_bus_errors[28]
.sym 104602 $auto$alumacc.cc:474:replace_alu$5963.C[28]
.sym 104605 basesoc_ctrl_bus_errors[29]
.sym 104606 $auto$alumacc.cc:474:replace_alu$5963.C[29]
.sym 104609 basesoc_ctrl_bus_errors[30]
.sym 104610 $auto$alumacc.cc:474:replace_alu$5963.C[30]
.sym 104613 basesoc_ctrl_bus_errors[31]
.sym 104614 $auto$alumacc.cc:474:replace_alu$5963.C[31]
.sym 104616 basesoc_uart_rx_fifo_produce[0]
.sym 104621 basesoc_uart_rx_fifo_produce[1]
.sym 104625 basesoc_uart_rx_fifo_produce[2]
.sym 104626 $auto$alumacc.cc:474:replace_alu$6026.C[2]
.sym 104629 basesoc_uart_rx_fifo_produce[3]
.sym 104630 $auto$alumacc.cc:474:replace_alu$6026.C[3]
.sym 104631 basesoc_uart_rx_fifo_do_read
.sym 104632 basesoc_uart_rx_fifo_consume[0]
.sym 104633 sys_rst
.sym 104639 sys_rst
.sym 104640 basesoc_uart_rx_fifo_wrport_we
.sym 104644 $PACKER_VCC_NET
.sym 104645 basesoc_uart_rx_fifo_produce[0]
.sym 104647 sys_rst
.sym 104648 basesoc_uart_rx_fifo_do_read
.sym 104649 basesoc_uart_rx_fifo_wrport_we
.sym 104655 basesoc_uart_rx_fifo_level0[1]
.sym 104659 sys_rst
.sym 104660 basesoc_uart_rx_fifo_do_read
.sym 104661 basesoc_uart_rx_fifo_wrport_we
.sym 104662 basesoc_uart_rx_fifo_level0[0]
.sym 104680 basesoc_uart_rx_fifo_level0[0]
.sym 104685 basesoc_uart_rx_fifo_level0[1]
.sym 104689 basesoc_uart_rx_fifo_level0[2]
.sym 104690 $auto$alumacc.cc:474:replace_alu$6020.C[2]
.sym 104693 basesoc_uart_rx_fifo_level0[3]
.sym 104694 $auto$alumacc.cc:474:replace_alu$6020.C[3]
.sym 104697 basesoc_uart_rx_fifo_level0[4]
.sym 104698 $auto$alumacc.cc:474:replace_alu$6020.C[4]
.sym 104699 basesoc_uart_rx_fifo_level0[0]
.sym 104700 basesoc_uart_rx_fifo_level0[1]
.sym 104701 basesoc_uart_rx_fifo_level0[2]
.sym 104702 basesoc_uart_rx_fifo_level0[3]
.sym 104703 $abc$35911$n6099
.sym 104704 $abc$35911$n6100
.sym 104705 basesoc_uart_rx_fifo_wrport_we
.sym 104707 $abc$35911$n6093
.sym 104708 $abc$35911$n6094
.sym 104709 basesoc_uart_rx_fifo_wrport_we
.sym 104744 basesoc_uart_phy_tx_bitcount[0]
.sym 104749 basesoc_uart_phy_tx_bitcount[1]
.sym 104753 basesoc_uart_phy_tx_bitcount[2]
.sym 104754 $auto$alumacc.cc:474:replace_alu$5969.C[2]
.sym 104757 basesoc_uart_phy_tx_bitcount[3]
.sym 104758 $auto$alumacc.cc:474:replace_alu$5969.C[3]
.sym 104759 $abc$35911$n2769
.sym 104760 $abc$35911$n6200
.sym 104763 $abc$35911$n2769
.sym 104764 $abc$35911$n6198
.sym 104767 basesoc_uart_phy_tx_bitcount[1]
.sym 104768 basesoc_uart_phy_tx_bitcount[2]
.sym 104769 basesoc_uart_phy_tx_bitcount[3]
.sym 104895 basesoc_ctrl_reset_reset_r
.sym 104903 basesoc_dat_w[3]
.sym 104907 basesoc_dat_w[1]
.sym 104911 basesoc_dat_w[2]
.sym 104927 basesoc_ctrl_reset_reset_r
.sym 104939 basesoc_dat_w[2]
.sym 104963 basesoc_dat_w[1]
.sym 105031 picorv32.mem_rdata_q[12]
.sym 105032 picorv32.mem_rdata_q[14]
.sym 105033 picorv32.mem_rdata_q[13]
.sym 105034 picorv32.is_alu_reg_imm
.sym 105035 picorv32.instr_slti
.sym 105036 picorv32.instr_sltiu
.sym 105037 picorv32.instr_slt
.sym 105038 picorv32.instr_sltu
.sym 105039 picorv32.mem_rdata_q[14]
.sym 105040 picorv32.mem_rdata_q[12]
.sym 105041 picorv32.mem_rdata_q[13]
.sym 105042 picorv32.is_alu_reg_imm
.sym 105043 picorv32.mem_rdata_q[14]
.sym 105044 picorv32.mem_rdata_q[12]
.sym 105045 picorv32.mem_rdata_q[13]
.sym 105046 $abc$35911$n3486
.sym 105047 picorv32.instr_and
.sym 105048 picorv32.instr_andi
.sym 105051 picorv32.is_alu_reg_imm
.sym 105052 picorv32.mem_rdata_q[12]
.sym 105053 picorv32.mem_rdata_q[13]
.sym 105054 picorv32.mem_rdata_q[14]
.sym 105055 $abc$35911$n3486
.sym 105056 picorv32.mem_rdata_q[12]
.sym 105057 picorv32.mem_rdata_q[13]
.sym 105058 picorv32.mem_rdata_q[14]
.sym 105059 picorv32.mem_rdata_q[12]
.sym 105060 picorv32.mem_rdata_q[14]
.sym 105061 picorv32.mem_rdata_q[13]
.sym 105062 $abc$35911$n3486
.sym 105087 $abc$35911$n3494
.sym 105088 picorv32.is_sb_sh_sw
.sym 105091 $abc$35911$n3475_1
.sym 105092 $abc$35911$n3494
.sym 105093 picorv32.is_alu_reg_imm
.sym 105319 array_muxed0[14]
.sym 105320 array_muxed1[30]
.sym 105323 spram_dataout01[0]
.sym 105324 spram_dataout11[0]
.sym 105325 array_muxed0[14]
.sym 105326 slave_sel_r[2]
.sym 105327 array_muxed2[3]
.sym 105328 array_muxed0[14]
.sym 105331 array_muxed0[14]
.sym 105332 array_muxed1[19]
.sym 105335 array_muxed0[14]
.sym 105336 array_muxed2[3]
.sym 105339 array_muxed0[14]
.sym 105340 array_muxed1[19]
.sym 105343 spram_dataout01[7]
.sym 105344 spram_dataout11[7]
.sym 105345 array_muxed0[14]
.sym 105346 slave_sel_r[2]
.sym 105347 array_muxed0[14]
.sym 105348 array_muxed1[30]
.sym 105359 array_muxed0[14]
.sym 105360 array_muxed1[27]
.sym 105379 array_muxed0[14]
.sym 105380 array_muxed1[27]
.sym 105395 basesoc_dat_w[3]
.sym 105419 basesoc_dat_w[5]
.sym 105427 basesoc_ctrl_reset_reset_r
.sym 105435 basesoc_dat_w[3]
.sym 105439 basesoc_dat_w[2]
.sym 105447 basesoc_ctrl_storage[7]
.sym 105448 basesoc_ctrl_bus_errors[7]
.sym 105449 basesoc_adr[3]
.sym 105450 basesoc_adr[2]
.sym 105451 basesoc_ctrl_bus_errors[0]
.sym 105452 basesoc_ctrl_bus_errors[1]
.sym 105453 basesoc_ctrl_bus_errors[2]
.sym 105454 basesoc_ctrl_bus_errors[3]
.sym 105455 basesoc_ctrl_bus_errors[21]
.sym 105456 $abc$35911$n3287
.sym 105457 $abc$35911$n3201
.sym 105458 basesoc_ctrl_storage[29]
.sym 105459 basesoc_we
.sym 105460 $abc$35911$n2876
.sym 105461 $abc$35911$n3195
.sym 105462 sys_rst
.sym 105463 basesoc_ctrl_bus_errors[19]
.sym 105464 $abc$35911$n3287
.sym 105465 $abc$35911$n3195
.sym 105466 basesoc_ctrl_storage[11]
.sym 105467 basesoc_ctrl_bus_errors[4]
.sym 105468 basesoc_ctrl_bus_errors[5]
.sym 105469 basesoc_ctrl_bus_errors[6]
.sym 105470 basesoc_ctrl_bus_errors[7]
.sym 105471 basesoc_dat_w[7]
.sym 105475 basesoc_ctrl_bus_errors[5]
.sym 105476 $abc$35911$n2874_1
.sym 105477 basesoc_adr[3]
.sym 105478 $abc$35911$n4931
.sym 105479 basesoc_ctrl_bus_errors[0]
.sym 105480 $abc$35911$n2874_1
.sym 105481 $abc$35911$n5481
.sym 105482 basesoc_adr[3]
.sym 105483 $abc$35911$n3284
.sym 105484 basesoc_ctrl_bus_errors[12]
.sym 105485 $abc$35911$n120
.sym 105486 $abc$35911$n3201
.sym 105487 basesoc_ctrl_bus_errors[12]
.sym 105488 basesoc_ctrl_bus_errors[13]
.sym 105489 basesoc_ctrl_bus_errors[14]
.sym 105490 basesoc_ctrl_bus_errors[15]
.sym 105491 $abc$35911$n3210
.sym 105492 $abc$35911$n3211
.sym 105493 $abc$35911$n3212
.sym 105494 $abc$35911$n3213
.sym 105495 basesoc_ctrl_bus_errors[15]
.sym 105496 $abc$35911$n3284
.sym 105497 $abc$35911$n3195
.sym 105498 basesoc_ctrl_storage[15]
.sym 105499 basesoc_ctrl_bus_errors[8]
.sym 105500 $abc$35911$n3196
.sym 105501 $abc$35911$n5480_1
.sym 105502 basesoc_adr[2]
.sym 105503 basesoc_dat_w[7]
.sym 105507 basesoc_ctrl_bus_errors[8]
.sym 105508 basesoc_ctrl_bus_errors[9]
.sym 105509 basesoc_ctrl_bus_errors[10]
.sym 105510 basesoc_ctrl_bus_errors[11]
.sym 105511 basesoc_ctrl_bus_errors[24]
.sym 105512 $abc$35911$n3202
.sym 105513 basesoc_ctrl_bus_errors[16]
.sym 105514 $abc$35911$n3199
.sym 105515 basesoc_ctrl_bus_errors[20]
.sym 105516 basesoc_ctrl_bus_errors[21]
.sym 105517 basesoc_ctrl_bus_errors[22]
.sym 105518 basesoc_ctrl_bus_errors[23]
.sym 105519 $abc$35911$n3290
.sym 105520 basesoc_ctrl_bus_errors[30]
.sym 105521 $abc$35911$n3287
.sym 105522 basesoc_ctrl_bus_errors[22]
.sym 105523 $abc$35911$n3290
.sym 105524 basesoc_ctrl_bus_errors[31]
.sym 105525 $abc$35911$n3287
.sym 105526 basesoc_ctrl_bus_errors[23]
.sym 105527 $abc$35911$n3205
.sym 105528 $abc$35911$n2837_1
.sym 105529 sys_rst
.sym 105531 $abc$35911$n2875_1
.sym 105532 $abc$35911$n5488_1
.sym 105533 $abc$35911$n4945
.sym 105534 $abc$35911$n4946
.sym 105535 basesoc_ctrl_bus_errors[16]
.sym 105536 basesoc_ctrl_bus_errors[17]
.sym 105537 basesoc_ctrl_bus_errors[18]
.sym 105538 basesoc_ctrl_bus_errors[19]
.sym 105539 $abc$35911$n3206
.sym 105540 $abc$35911$n3209
.sym 105541 $abc$35911$n3214
.sym 105542 $abc$35911$n3215
.sym 105543 basesoc_ctrl_bus_errors[24]
.sym 105544 basesoc_ctrl_bus_errors[25]
.sym 105545 basesoc_ctrl_bus_errors[26]
.sym 105546 basesoc_ctrl_bus_errors[27]
.sym 105551 basesoc_ctrl_bus_errors[4]
.sym 105552 $abc$35911$n2874_1
.sym 105553 $abc$35911$n5485
.sym 105554 basesoc_adr[3]
.sym 105555 basesoc_ctrl_bus_errors[28]
.sym 105556 basesoc_ctrl_bus_errors[29]
.sym 105557 basesoc_ctrl_bus_errors[30]
.sym 105558 basesoc_ctrl_bus_errors[31]
.sym 105559 basesoc_ctrl_bus_errors[20]
.sym 105560 $abc$35911$n114
.sym 105561 basesoc_adr[2]
.sym 105562 $abc$35911$n3199
.sym 105563 $abc$35911$n5486_1
.sym 105564 $abc$35911$n5484_1
.sym 105565 $abc$35911$n4925
.sym 105566 $abc$35911$n2876
.sym 105567 $abc$35911$n3207_1
.sym 105568 $abc$35911$n3208
.sym 105571 basesoc_ctrl_bus_errors[28]
.sym 105572 $abc$35911$n3290
.sym 105573 $abc$35911$n4926_1
.sym 105576 basesoc_uart_rx_fifo_consume[0]
.sym 105581 basesoc_uart_rx_fifo_consume[1]
.sym 105585 basesoc_uart_rx_fifo_consume[2]
.sym 105586 $auto$alumacc.cc:474:replace_alu$6023.C[2]
.sym 105589 basesoc_uart_rx_fifo_consume[3]
.sym 105590 $auto$alumacc.cc:474:replace_alu$6023.C[3]
.sym 105596 $PACKER_VCC_NET
.sym 105597 basesoc_uart_rx_fifo_consume[0]
.sym 105607 basesoc_uart_rx_fifo_do_read
.sym 105608 sys_rst
.sym 105611 basesoc_uart_rx_fifo_do_read
.sym 105615 $abc$35911$n2875
.sym 105616 $abc$35911$n3252
.sym 105623 basesoc_uart_rx_fifo_level0[4]
.sym 105624 $abc$35911$n3264
.sym 105625 $abc$35911$n3252
.sym 105626 basesoc_uart_rx_fifo_readable
.sym 105627 basesoc_uart_rx_fifo_level0[4]
.sym 105628 $abc$35911$n3264
.sym 105629 basesoc_uart_phy_source_valid
.sym 105651 basesoc_uart_rx_fifo_wrport_we
.sym 105652 basesoc_uart_rx_fifo_produce[0]
.sym 105653 sys_rst
.sym 105655 basesoc_dat_w[1]
.sym 105659 basesoc_dat_w[2]
.sym 105675 basesoc_uart_rx_fifo_produce[1]
.sym 105703 $abc$35911$n4481
.sym 105704 $abc$35911$n4477
.sym 105705 basesoc_picorv323[2]
.sym 105707 $abc$35911$n4569
.sym 105708 $abc$35911$n4567_1
.sym 105709 basesoc_picorv323[3]
.sym 105715 $abc$35911$n4570_1
.sym 105716 $abc$35911$n4569
.sym 105717 basesoc_picorv323[3]
.sym 105719 $abc$35911$n4639
.sym 105720 $abc$35911$n4638
.sym 105721 basesoc_picorv323[4]
.sym 105723 $abc$35911$n4567_1
.sym 105724 $abc$35911$n4566
.sym 105725 basesoc_picorv323[3]
.sym 105735 $abc$35911$n4484_1
.sym 105736 $abc$35911$n4481
.sym 105737 basesoc_picorv323[2]
.sym 105739 $abc$35911$n4519
.sym 105740 $abc$35911$n4484_1
.sym 105741 basesoc_picorv323[2]
.sym 105743 $abc$35911$n4474_1
.sym 105744 $abc$35911$n4469
.sym 105745 basesoc_picorv323[2]
.sym 105747 basesoc_we
.sym 105748 $abc$35911$n3369
.sym 105749 $abc$35911$n3199
.sym 105750 sys_rst
.sym 105755 $abc$35911$n4519
.sym 105756 $abc$35911$n4570_1
.sym 105757 basesoc_picorv323[3]
.sym 105759 $abc$35911$n4477
.sym 105760 $abc$35911$n4474_1
.sym 105761 basesoc_picorv323[2]
.sym 105767 $abc$35911$n4611
.sym 105768 $abc$35911$n4610_1
.sym 105769 basesoc_picorv323[4]
.sym 105770 $abc$35911$n4487
.sym 105771 basesoc_dat_w[7]
.sym 105775 $abc$35911$n4519
.sym 105776 $abc$35911$n4480_1
.sym 105777 basesoc_picorv323[3]
.sym 105779 basesoc_dat_w[5]
.sym 105783 $abc$35911$n4466_1
.sym 105784 $abc$35911$n4462_1
.sym 105785 basesoc_picorv323[2]
.sym 105787 $abc$35911$n4480_1
.sym 105788 $abc$35911$n4473
.sym 105789 basesoc_picorv323[3]
.sym 105791 $abc$35911$n4473
.sym 105792 $abc$35911$n4465
.sym 105793 basesoc_picorv323[3]
.sym 105795 $abc$35911$n4469
.sym 105796 $abc$35911$n4466_1
.sym 105797 basesoc_picorv323[2]
.sym 105807 $abc$35911$n4465
.sym 105808 $abc$35911$n4458_1
.sym 105809 basesoc_picorv323[3]
.sym 105815 $abc$35911$n4472_1
.sym 105816 $abc$35911$n4457
.sym 105817 basesoc_picorv323[4]
.sym 105823 $abc$35911$n4462_1
.sym 105824 $abc$35911$n4459
.sym 105825 basesoc_picorv323[2]
.sym 105835 $abc$35911$n3202
.sym 105836 csrbankarray_csrbank2_addr0_w[3]
.sym 105837 $abc$35911$n4891_1
.sym 105838 $abc$35911$n3369
.sym 105839 $abc$35911$n2875_1
.sym 105840 csrbankarray_csrbank2_dat0_w[1]
.sym 105841 $abc$35911$n4887_1
.sym 105842 $abc$35911$n3369
.sym 105843 basesoc_we
.sym 105844 $abc$35911$n3369
.sym 105845 $abc$35911$n3202
.sym 105846 sys_rst
.sym 105847 $abc$35911$n3202
.sym 105848 csrbankarray_csrbank2_addr0_w[2]
.sym 105849 $abc$35911$n4889_1
.sym 105850 $abc$35911$n3369
.sym 105855 $abc$35911$n2875_1
.sym 105856 csrbankarray_csrbank2_dat0_w[0]
.sym 105857 $abc$35911$n4885_1
.sym 105858 $abc$35911$n3369
.sym 105859 $abc$35911$n3369
.sym 105860 $abc$35911$n2875_1
.sym 105861 basesoc_we
.sym 105863 csrbankarray_csrbank2_addr0_w[1]
.sym 105864 csrbankarray_csrbank2_ctrl0_w[1]
.sym 105865 basesoc_adr[1]
.sym 105866 basesoc_adr[0]
.sym 105867 basesoc_dat_w[1]
.sym 105871 basesoc_dat_w[3]
.sym 105875 csrbankarray_csrbank2_dat0_w[2]
.sym 105876 csrbankarray_csrbank2_ctrl0_w[2]
.sym 105877 basesoc_adr[0]
.sym 105878 basesoc_adr[1]
.sym 105879 csrbankarray_csrbank2_addr0_w[0]
.sym 105880 csrbankarray_csrbank2_ctrl0_w[0]
.sym 105881 basesoc_adr[1]
.sym 105882 basesoc_adr[0]
.sym 105883 csrbankarray_csrbank2_dat0_w[3]
.sym 105884 csrbankarray_csrbank2_ctrl0_w[3]
.sym 105885 basesoc_adr[0]
.sym 105886 basesoc_adr[1]
.sym 105887 csrbankarray_csrbank2_dat0_re
.sym 105888 sys_rst
.sym 105891 basesoc_ctrl_reset_reset_r
.sym 105923 basesoc_dat_w[2]
.sym 105939 picorv32.instr_or
.sym 105940 picorv32.instr_ori
.sym 105959 $abc$35911$n3494
.sym 105960 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 105963 picorv32.instr_xor
.sym 105964 picorv32.instr_xori
.sym 105967 picorv32.instr_or
.sym 105968 picorv32.instr_xor
.sym 105969 picorv32.instr_ori
.sym 105970 picorv32.instr_xori
.sym 105971 picorv32.mem_rdata_q[12]
.sym 105972 picorv32.mem_rdata_q[13]
.sym 105973 $abc$35911$n3486
.sym 105974 picorv32.mem_rdata_q[14]
.sym 105975 $abc$35911$n3486
.sym 105976 $abc$35911$n3474_1
.sym 105979 picorv32.mem_rdata_q[12]
.sym 105980 picorv32.mem_rdata_q[13]
.sym 105981 picorv32.is_alu_reg_imm
.sym 105982 picorv32.mem_rdata_q[14]
.sym 105983 picorv32.mem_rdata_q[12]
.sym 105984 $abc$35911$n3486
.sym 105985 picorv32.mem_rdata_q[13]
.sym 105986 picorv32.mem_rdata_q[14]
.sym 105987 picorv32.mem_rdata_q[12]
.sym 105988 picorv32.is_alu_reg_imm
.sym 105989 picorv32.mem_rdata_q[13]
.sym 105990 picorv32.mem_rdata_q[14]
.sym 105991 picorv32.instr_slti
.sym 105992 picorv32.instr_blt
.sym 105993 picorv32.instr_slt
.sym 105995 $abc$35911$n232
.sym 105996 $abc$35911$n3049
.sym 105999 $abc$35911$n713
.sym 106000 $abc$35911$n2892_1
.sym 106001 $abc$35911$n2893
.sym 106002 $abc$35911$n2891_1
.sym 106011 $abc$35911$n3475_1
.sym 106012 picorv32.is_alu_reg_reg
.sym 106019 picorv32.instr_blt
.sym 106020 picorv32.instr_sh
.sym 106021 $abc$35911$n2884_1
.sym 106023 $abc$35911$n3471
.sym 106024 picorv32.is_alu_reg_reg
.sym 106027 picorv32.mem_rdata_q[12]
.sym 106028 picorv32.mem_rdata_q[13]
.sym 106029 picorv32.mem_rdata_q[14]
.sym 106030 picorv32.is_alu_reg_imm
.sym 106031 picorv32.instr_sll
.sym 106032 picorv32.instr_slli
.sym 106035 picorv32.mem_rdata_q[12]
.sym 106036 picorv32.mem_rdata_q[13]
.sym 106037 picorv32.mem_rdata_q[14]
.sym 106038 picorv32.is_alu_reg_reg
.sym 106039 picorv32.mem_rdata_q[12]
.sym 106040 picorv32.mem_rdata_q[13]
.sym 106041 picorv32.mem_rdata_q[14]
.sym 106042 $abc$35911$n3486
.sym 106043 $abc$35911$n3472
.sym 106044 $abc$35911$n3496
.sym 106047 $abc$35911$n3486
.sym 106048 $abc$35911$n3494
.sym 106051 picorv32.mem_rdata_q[12]
.sym 106052 picorv32.mem_rdata_q[13]
.sym 106053 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106054 picorv32.mem_rdata_q[14]
.sym 106055 picorv32.mem_rdata_q[13]
.sym 106056 picorv32.mem_rdata_q[14]
.sym 106057 picorv32.mem_rdata_q[12]
.sym 106059 $abc$35911$n3472
.sym 106060 $abc$35911$n3474_1
.sym 106071 picorv32.is_sll_srl_sra
.sym 106072 picorv32.is_sb_sh_sw
.sym 106073 picorv32.mem_do_prefetch
.sym 106075 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106076 $abc$35911$n3645
.sym 106077 picorv32.is_lui_auipc_jal
.sym 106078 $abc$35911$n3003_1
.sym 106083 picorv32.mem_rdata_q[12]
.sym 106084 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106085 picorv32.mem_rdata_q[13]
.sym 106086 picorv32.mem_rdata_q[14]
.sym 106087 $abc$35911$n3470
.sym 106088 picorv32.is_alu_reg_reg
.sym 106091 picorv32.is_slli_srli_srai
.sym 106092 $abc$35911$n3004
.sym 106095 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106096 picorv32.is_sll_srl_sra
.sym 106097 picorv32.is_sb_sh_sw
.sym 106098 $abc$35911$n3003_1
.sym 106099 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106100 $abc$35911$n3002_1
.sym 106101 picorv32.is_lui_auipc_jal
.sym 106102 $abc$35911$n3130
.sym 106103 $abc$35911$n3470
.sym 106104 picorv32.is_alu_reg_imm
.sym 106107 picorv32.is_slli_srli_srai
.sym 106108 picorv32.is_lui_auipc_jal
.sym 106109 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 106110 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106111 $abc$35911$n3494
.sym 106112 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106115 picorv32.mem_rdata_q[13]
.sym 106116 picorv32.mem_rdata_q[12]
.sym 106117 $abc$35911$n3475_1
.sym 106118 $abc$35911$n3471
.sym 106123 picorv32.mem_rdata_q[12]
.sym 106124 picorv32.mem_rdata_q[14]
.sym 106125 picorv32.mem_rdata_q[13]
.sym 106126 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106127 picorv32.instr_lhu
.sym 106128 picorv32.instr_lbu
.sym 106129 picorv32.instr_lw
.sym 106131 picorv32.mem_rdata_q[12]
.sym 106132 picorv32.mem_rdata_q[13]
.sym 106133 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106134 picorv32.mem_rdata_q[14]
.sym 106135 picorv32.mem_rdata_q[12]
.sym 106136 picorv32.mem_rdata_q[13]
.sym 106137 picorv32.mem_rdata_q[14]
.sym 106138 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106147 $abc$35911$n3474_1
.sym 106148 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106367 basesoc_ctrl_reset_reset_r
.sym 106375 $abc$35911$n5
.sym 106391 $abc$35911$n7
.sym 106395 $abc$35911$n9
.sym 106399 $abc$35911$n11
.sym 106403 $abc$35911$n3201
.sym 106404 basesoc_ctrl_storage[24]
.sym 106405 $abc$35911$n3198
.sym 106406 basesoc_ctrl_storage[16]
.sym 106407 basesoc_ctrl_storage[19]
.sym 106408 $abc$35911$n3198
.sym 106409 $abc$35911$n4918
.sym 106410 $abc$35911$n4919
.sym 106411 $abc$35911$n3284
.sym 106412 basesoc_ctrl_bus_errors[14]
.sym 106413 $abc$35911$n110
.sym 106414 $abc$35911$n3195
.sym 106415 basesoc_ctrl_bus_errors[17]
.sym 106416 $abc$35911$n3287
.sym 106417 $abc$35911$n3198
.sym 106418 basesoc_ctrl_storage[17]
.sym 106419 $abc$35911$n2874_1
.sym 106420 basesoc_adr[3]
.sym 106421 basesoc_ctrl_bus_errors[3]
.sym 106423 basesoc_ctrl_bus_errors[1]
.sym 106424 $abc$35911$n2874_1
.sym 106425 basesoc_adr[3]
.sym 106426 $abc$35911$n4906_1
.sym 106427 $abc$35911$n9
.sym 106431 $abc$35911$n118
.sym 106432 $abc$35911$n3201
.sym 106433 $abc$35911$n104
.sym 106434 $abc$35911$n3195
.sym 106435 $abc$35911$n11
.sym 106439 $abc$35911$n3201
.sym 106440 basesoc_ctrl_storage[26]
.sym 106441 $abc$35911$n112
.sym 106442 $abc$35911$n3198
.sym 106443 basesoc_dat_w[5]
.sym 106447 basesoc_ctrl_reset_reset_r
.sym 106451 basesoc_ctrl_bus_errors[10]
.sym 106452 $abc$35911$n3284
.sym 106453 $abc$35911$n4911_1
.sym 106454 $abc$35911$n4914_1
.sym 106455 basesoc_ctrl_bus_errors[27]
.sym 106456 $abc$35911$n3290
.sym 106457 $abc$35911$n4917_1
.sym 106458 $abc$35911$n4920_1
.sym 106459 basesoc_adr[3]
.sym 106460 $abc$35911$n3199
.sym 106461 basesoc_adr[2]
.sym 106463 basesoc_ctrl_bus_errors[11]
.sym 106464 $abc$35911$n3284
.sym 106465 $abc$35911$n3201
.sym 106466 basesoc_ctrl_storage[27]
.sym 106467 basesoc_ctrl_bus_errors[9]
.sym 106468 $abc$35911$n3284
.sym 106469 $abc$35911$n4905_1
.sym 106470 $abc$35911$n4907_1
.sym 106475 $abc$35911$n3195
.sym 106476 basesoc_ctrl_storage[8]
.sym 106477 $abc$35911$n3193
.sym 106478 basesoc_ctrl_storage[0]
.sym 106479 $abc$35911$n2874_1
.sym 106480 basesoc_adr[3]
.sym 106481 basesoc_ctrl_bus_errors[2]
.sym 106487 $abc$35911$n3287
.sym 106488 basesoc_ctrl_bus_errors[18]
.sym 106489 $abc$35911$n106
.sym 106490 $abc$35911$n3195
.sym 106491 $abc$35911$n108
.sym 106492 $abc$35911$n3195
.sym 106493 $abc$35911$n96
.sym 106494 $abc$35911$n3193
.sym 106495 basesoc_ctrl_bus_errors[26]
.sym 106496 $abc$35911$n3290
.sym 106497 $abc$35911$n4912
.sym 106498 $abc$35911$n4913
.sym 106499 basesoc_ctrl_reset_reset_r
.sym 106511 basesoc_ctrl_bus_errors[25]
.sym 106512 $abc$35911$n3290
.sym 106513 $abc$35911$n3193
.sym 106514 basesoc_ctrl_storage[1]
.sym 106523 $abc$35911$n9
.sym 106555 $abc$35911$n3248
.sym 106556 $abc$35911$n2875_1
.sym 106557 basesoc_adr[2]
.sym 106558 basesoc_dat_w[1]
.sym 106559 $abc$35911$n5
.sym 106563 $abc$35911$n9
.sym 106567 $abc$35911$n5742
.sym 106571 basesoc_uart_rx_fifo_readable
.sym 106572 basesoc_uart_rx_old_trigger
.sym 106575 csrbankarray_interface1_bank_bus_dat_r[2]
.sym 106576 csrbankarray_interface2_bank_bus_dat_r[2]
.sym 106577 csrbankarray_interface5_bank_bus_dat_r[2]
.sym 106583 $abc$35911$n4908_1
.sym 106584 $abc$35911$n4904_1
.sym 106585 $abc$35911$n2876
.sym 106591 basesoc_uart_rx_fifo_readable
.sym 106595 $abc$35911$n3193
.sym 106596 basesoc_ctrl_storage[2]
.sym 106597 $abc$35911$n4910
.sym 106598 $abc$35911$n2876
.sym 106627 basesoc_uart_phy_rx_reg[4]
.sym 106631 basesoc_picorv323[4]
.sym 106632 $abc$35911$n4568_1
.sym 106633 $abc$35911$n4667
.sym 106634 $abc$35911$n4686
.sym 106639 $abc$35911$n4637
.sym 106640 $abc$35911$n4487
.sym 106641 $abc$35911$n4640
.sym 106643 $abc$35911$n4534_1
.sym 106644 $abc$35911$n4530
.sym 106645 basesoc_picorv323[3]
.sym 106651 $abc$35911$n4568_1
.sym 106652 $abc$35911$n4565_1
.sym 106653 basesoc_picorv323[4]
.sym 106654 $abc$35911$n4487
.sym 106663 $abc$35911$n4535
.sym 106664 $abc$35911$n4532
.sym 106665 basesoc_picorv323[2]
.sym 106667 basesoc_ctrl_reset_reset_r
.sym 106671 $abc$35911$n4478_1
.sym 106672 $abc$35911$n4476_1
.sym 106673 basesoc_picorv323[1]
.sym 106675 $abc$35911$n4482_1
.sym 106676 $abc$35911$n4479
.sym 106677 basesoc_picorv323[1]
.sym 106679 $abc$35911$n4479
.sym 106680 $abc$35911$n4478_1
.sym 106681 basesoc_picorv323[1]
.sym 106683 $abc$35911$n4536
.sym 106684 $abc$35911$n4535
.sym 106685 basesoc_picorv323[2]
.sym 106687 basesoc_picorv327[21]
.sym 106688 basesoc_picorv327[20]
.sym 106689 basesoc_picorv323[0]
.sym 106691 basesoc_picorv327[23]
.sym 106692 basesoc_picorv327[22]
.sym 106693 basesoc_picorv323[0]
.sym 106695 basesoc_picorv327[25]
.sym 106696 basesoc_picorv327[24]
.sym 106697 basesoc_picorv323[0]
.sym 106699 $abc$35911$n4476_1
.sym 106700 $abc$35911$n4475
.sym 106701 basesoc_picorv323[1]
.sym 106703 $abc$35911$n4486_1
.sym 106704 $abc$35911$n4485
.sym 106705 basesoc_picorv323[1]
.sym 106707 $abc$35911$n4475
.sym 106708 $abc$35911$n4471
.sym 106709 basesoc_picorv323[1]
.sym 106711 basesoc_picorv327[17]
.sym 106712 basesoc_picorv327[16]
.sym 106713 basesoc_picorv323[0]
.sym 106715 $abc$35911$n4483
.sym 106716 $abc$35911$n4482_1
.sym 106717 basesoc_picorv323[1]
.sym 106719 $abc$35911$n4519
.sym 106720 $abc$35911$n4486_1
.sym 106721 basesoc_picorv323[1]
.sym 106723 basesoc_picorv327[19]
.sym 106724 basesoc_picorv327[18]
.sym 106725 basesoc_picorv323[0]
.sym 106727 $abc$35911$n4532
.sym 106728 $abc$35911$n4531
.sym 106729 basesoc_picorv323[2]
.sym 106731 $abc$35911$n4471
.sym 106732 $abc$35911$n4470_1
.sym 106733 basesoc_picorv323[1]
.sym 106735 $abc$35911$n4470_1
.sym 106736 $abc$35911$n4468_1
.sym 106737 basesoc_picorv323[1]
.sym 106739 $abc$35911$n4530
.sym 106740 $abc$35911$n4527
.sym 106741 basesoc_picorv323[3]
.sym 106743 $abc$35911$n4639
.sym 106744 basesoc_picorv323[4]
.sym 106745 $abc$35911$n4667
.sym 106746 $abc$35911$n4725
.sym 106747 $abc$35911$n4531
.sym 106748 $abc$35911$n4529
.sym 106749 basesoc_picorv323[2]
.sym 106751 basesoc_picorv327[13]
.sym 106752 basesoc_picorv327[12]
.sym 106753 basesoc_picorv323[0]
.sym 106755 $abc$35911$n3158
.sym 106756 $abc$35911$n4452_1
.sym 106757 $abc$35911$n4609_1
.sym 106758 $abc$35911$n4612_1
.sym 106759 $abc$35911$n4464_1
.sym 106760 $abc$35911$n4463
.sym 106761 basesoc_picorv323[1]
.sym 106763 $abc$35911$n4463
.sym 106764 $abc$35911$n4460_1
.sym 106765 basesoc_picorv323[1]
.sym 106767 basesoc_picorv323[4]
.sym 106768 $abc$35911$n4472_1
.sym 106769 $abc$35911$n4667
.sym 106771 basesoc_picorv323[4]
.sym 106772 $abc$35911$n4519
.sym 106773 $abc$35911$n4487
.sym 106775 basesoc_picorv327[11]
.sym 106776 basesoc_picorv327[10]
.sym 106777 basesoc_picorv323[0]
.sym 106779 $abc$35911$n4529
.sym 106780 $abc$35911$n4528
.sym 106781 basesoc_picorv323[2]
.sym 106783 $abc$35911$n4467
.sym 106784 $abc$35911$n4464_1
.sym 106785 basesoc_picorv323[1]
.sym 106787 $abc$35911$n4468_1
.sym 106788 $abc$35911$n4467
.sym 106789 basesoc_picorv323[1]
.sym 106795 basesoc_picorv327[0]
.sym 106796 basesoc_picorv327[1]
.sym 106797 basesoc_picorv323[0]
.sym 106803 picorv32.is_compare
.sym 106804 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 106805 $abc$35911$n2884_1
.sym 106806 $abc$35911$n2892_1
.sym 106819 $abc$35911$n4461
.sym 106820 $abc$35911$n4460_1
.sym 106821 basesoc_picorv323[1]
.sym 106823 $abc$35911$n3899
.sym 106824 picorv32.cpu_state[2]
.sym 106825 picorv32.reg_pc[18]
.sym 106827 $abc$35911$n2889
.sym 106828 basesoc_picorv327[16]
.sym 106839 $abc$35911$n2889
.sym 106840 basesoc_picorv327[18]
.sym 106843 $abc$35911$n3886
.sym 106844 basesoc_picorv327[22]
.sym 106845 $abc$35911$n4031
.sym 106846 $abc$35911$n3010
.sym 106847 $abc$35911$n2889
.sym 106848 basesoc_picorv327[20]
.sym 106851 $abc$35911$n3886
.sym 106852 basesoc_picorv327[18]
.sym 106853 $abc$35911$n4003
.sym 106854 $abc$35911$n3010
.sym 106855 picorv32.is_lui_auipc_jal
.sym 106856 picorv32.cpu_state[2]
.sym 106857 picorv32.cpuregs_rs1[17]
.sym 106858 $abc$35911$n4002_1
.sym 106859 $abc$35911$n2889
.sym 106860 basesoc_picorv327[0]
.sym 106863 $abc$35911$n3886
.sym 106864 basesoc_picorv327[20]
.sym 106865 $abc$35911$n4018
.sym 106866 $abc$35911$n3010
.sym 106867 $abc$35911$n4269
.sym 106868 $abc$35911$n3392_1
.sym 106869 $abc$35911$n4011_1
.sym 106870 $abc$35911$n4008_1
.sym 106871 $abc$35911$n3886
.sym 106872 basesoc_picorv327[2]
.sym 106873 $abc$35911$n3893
.sym 106874 $abc$35911$n3010
.sym 106875 basesoc_picorv327[18]
.sym 106876 $abc$35911$n3887_1
.sym 106877 $abc$35911$n4006
.sym 106878 $abc$35911$n4007
.sym 106879 basesoc_picorv327[18]
.sym 106880 $abc$35911$n4269
.sym 106881 $abc$35911$n3399_1
.sym 106882 picorv32.cpu_state[5]
.sym 106883 $abc$35911$n4272
.sym 106884 $abc$35911$n3392_1
.sym 106885 $abc$35911$n4030
.sym 106886 $abc$35911$n4028
.sym 106887 basesoc_picorv327[24]
.sym 106888 $abc$35911$n3887_1
.sym 106889 $abc$35911$n4047_1
.sym 106890 $abc$35911$n4048
.sym 106891 $abc$35911$n2889
.sym 106892 basesoc_picorv327[22]
.sym 106895 $abc$35911$n3886
.sym 106896 basesoc_picorv327[19]
.sym 106897 $abc$35911$n4010
.sym 106898 $abc$35911$n3010
.sym 106899 $abc$35911$n3899
.sym 106900 picorv32.reg_pc[21]
.sym 106903 basesoc_picorv327[24]
.sym 106904 $abc$35911$n4275
.sym 106905 $abc$35911$n3399_1
.sym 106906 picorv32.cpu_state[5]
.sym 106907 $abc$35911$n2889
.sym 106908 basesoc_picorv327[17]
.sym 106911 picorv32.is_lui_auipc_jal
.sym 106912 picorv32.cpuregs_rs1[21]
.sym 106913 $abc$35911$n4029_1
.sym 106914 picorv32.cpu_state[2]
.sym 106915 picorv32.is_lui_auipc_jal
.sym 106916 picorv32.cpu_state[2]
.sym 106917 picorv32.cpuregs_rs1[18]
.sym 106918 $abc$35911$n4009
.sym 106919 $abc$35911$n3886
.sym 106920 basesoc_picorv327[24]
.sym 106921 $abc$35911$n4044_1
.sym 106922 $abc$35911$n3010
.sym 106923 $abc$35911$n2889
.sym 106924 basesoc_picorv327[11]
.sym 106927 $abc$35911$n2889
.sym 106928 basesoc_picorv327[24]
.sym 106931 picorv32.instr_bge
.sym 106932 picorv32.instr_bne
.sym 106933 picorv32.instr_beq
.sym 106935 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106936 picorv32.mem_rdata_q[12]
.sym 106937 picorv32.mem_rdata_q[13]
.sym 106938 picorv32.mem_rdata_q[14]
.sym 106939 picorv32.mem_rdata_q[12]
.sym 106940 picorv32.mem_rdata_q[13]
.sym 106941 picorv32.mem_rdata_q[14]
.sym 106942 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106943 $abc$35911$n3474_1
.sym 106944 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106947 $abc$35911$n3886
.sym 106948 basesoc_picorv327[13]
.sym 106949 $abc$35911$n3969_1
.sym 106950 $abc$35911$n3010
.sym 106951 $abc$35911$n3011
.sym 106952 $abc$35911$n2888
.sym 106953 picorv32.cpu_state[4]
.sym 106954 basesoc_picorv327[31]
.sym 106955 $abc$35911$n3886
.sym 106956 basesoc_picorv327[23]
.sym 106957 $abc$35911$n4037
.sym 106958 $abc$35911$n3010
.sym 106959 picorv32.instr_srl
.sym 106960 picorv32.instr_srli
.sym 106961 $abc$35911$n2889
.sym 106963 $abc$35911$n2889
.sym 106964 picorv32.instr_srl
.sym 106965 picorv32.instr_srli
.sym 106967 $abc$35911$n3475_1
.sym 106968 $abc$35911$n3474_1
.sym 106969 picorv32.is_alu_reg_imm
.sym 106971 picorv32.instr_srai
.sym 106972 picorv32.instr_sra
.sym 106973 basesoc_picorv327[31]
.sym 106975 $abc$35911$n3471
.sym 106976 picorv32.is_alu_reg_imm
.sym 106979 $abc$35911$n2889
.sym 106980 basesoc_picorv327[21]
.sym 106983 picorv32.instr_addi
.sym 106984 picorv32.instr_add
.sym 106985 picorv32.instr_sub
.sym 106986 $abc$35911$n2895_1
.sym 106987 picorv32.instr_addi
.sym 106988 picorv32.instr_add
.sym 106989 picorv32.instr_sub
.sym 106990 $abc$35911$n2887_1
.sym 106991 picorv32.is_slli_srli_srai
.sym 106992 picorv32.cpu_state[2]
.sym 106993 $abc$35911$n3010
.sym 106994 $abc$35911$n232
.sym 106995 $abc$35911$n2889
.sym 106996 basesoc_picorv327[23]
.sym 106999 $abc$35911$n2886
.sym 107000 $abc$35911$n2888
.sym 107001 $abc$35911$n2890_1
.sym 107003 picorv32.instr_sra
.sym 107004 picorv32.instr_srai
.sym 107005 $abc$35911$n2883
.sym 107007 $abc$35911$n2889
.sym 107008 basesoc_picorv327[10]
.sym 107011 $abc$35911$n3886
.sym 107012 basesoc_picorv327[12]
.sym 107013 $abc$35911$n3962
.sym 107014 $abc$35911$n3010
.sym 107015 $abc$35911$n2881
.sym 107016 picorv32.is_lb_lh_lw_lbu_lhu
.sym 107019 picorv32.cpu_state[5]
.sym 107020 picorv32.cpu_state[6]
.sym 107021 picorv32.mem_do_prefetch
.sym 107023 picorv32.is_sb_sh_sw
.sym 107024 picorv32.is_sll_srl_sra
.sym 107025 $abc$35911$n3003_1
.sym 107026 picorv32.mem_do_rinst
.sym 107027 $abc$35911$n2882
.sym 107028 $abc$35911$n2885
.sym 107029 $abc$35911$n2895_1
.sym 107030 $abc$35911$n2896
.sym 107031 $abc$35911$n3644
.sym 107032 $abc$35911$n3643
.sym 107033 $abc$35911$n3646
.sym 107034 picorv32.cpu_state[2]
.sym 107035 $abc$35911$n4517
.sym 107036 $abc$35911$n3070
.sym 107039 $abc$35911$n4517
.sym 107043 picorv32.is_lui_auipc_jal
.sym 107044 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 107045 picorv32.mem_do_prefetch
.sym 107046 $abc$35911$n3439
.sym 107047 $abc$35911$n3007_1
.sym 107048 picorv32.is_sll_srl_sra
.sym 107049 $abc$35911$n3009
.sym 107051 picorv32.mem_wordsize[0]
.sym 107052 picorv32.instr_sh
.sym 107053 $abc$35911$n3399_1
.sym 107054 picorv32.cpu_state[5]
.sym 107055 picorv32.cpu_state[5]
.sym 107056 $abc$35911$n3062
.sym 107057 $abc$35911$n3007_1
.sym 107058 picorv32.is_sb_sh_sw
.sym 107059 picorv32.instr_lh
.sym 107060 picorv32.instr_lb
.sym 107061 picorv32.instr_bltu
.sym 107062 $abc$35911$n2897_1
.sym 107063 $abc$35911$n3130
.sym 107064 $abc$35911$n3004
.sym 107065 $abc$35911$n3008
.sym 107067 $abc$35911$n3062
.sym 107068 picorv32.cpu_state[6]
.sym 107069 $abc$35911$n3130
.sym 107070 $abc$35911$n3439
.sym 107071 $abc$35911$n2881
.sym 107072 $abc$35911$n2887_1
.sym 107075 $abc$35911$n3070
.sym 107076 picorv32.cpu_state[3]
.sym 107077 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107078 $abc$35911$n3001
.sym 107079 picorv32.mem_wordsize[0]
.sym 107080 $abc$35911$n3877
.sym 107081 $abc$35911$n3875_1
.sym 107082 $abc$35911$n3876_1
.sym 107083 picorv32.instr_lh
.sym 107084 picorv32.instr_lhu
.sym 107085 $abc$35911$n3392_1
.sym 107091 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107092 picorv32.cpu_state[3]
.sym 107093 picorv32.cpu_state[2]
.sym 107099 picorv32.cpu_state[5]
.sym 107100 $abc$35911$n3877
.sym 107107 picorv32.mem_rdata_q[13]
.sym 107108 picorv32.mem_rdata_q[12]
.sym 107109 picorv32.mem_rdata_q[14]
.sym 107139 $abc$35911$n713
.sym 107335 basesoc_dat_w[6]
.sym 107355 basesoc_dat_w[7]
.sym 107367 basesoc_ctrl_storage[30]
.sym 107368 $abc$35911$n3201
.sym 107369 $abc$35911$n4936
.sym 107370 $abc$35911$n4938_1
.sym 107371 basesoc_ctrl_bus_errors[6]
.sym 107372 $abc$35911$n2874_1
.sym 107373 basesoc_adr[3]
.sym 107374 $abc$35911$n4937
.sym 107379 basesoc_dat_w[3]
.sym 107383 $abc$35911$n3198
.sym 107384 basesoc_ctrl_storage[22]
.sym 107385 $abc$35911$n98
.sym 107386 $abc$35911$n3193
.sym 107387 basesoc_we
.sym 107388 $abc$35911$n2876
.sym 107389 $abc$35911$n3201
.sym 107390 sys_rst
.sym 107395 basesoc_dat_w[6]
.sym 107399 basesoc_adr[3]
.sym 107400 basesoc_adr[2]
.sym 107401 $abc$35911$n3202
.sym 107407 basesoc_ctrl_bus_errors[13]
.sym 107408 $abc$35911$n3284
.sym 107409 $abc$35911$n4930
.sym 107410 $abc$35911$n4932_1
.sym 107411 $abc$35911$n116
.sym 107412 $abc$35911$n3198
.sym 107413 $abc$35911$n3195
.sym 107414 basesoc_ctrl_storage[13]
.sym 107419 $abc$35911$n7
.sym 107431 $abc$35911$n3290
.sym 107432 basesoc_ctrl_bus_errors[29]
.sym 107433 $abc$35911$n100
.sym 107434 $abc$35911$n3193
.sym 107435 sys_rst
.sym 107436 basesoc_dat_w[6]
.sym 107439 $abc$35911$n4939
.sym 107440 $abc$35911$n4935_1
.sym 107441 $abc$35911$n2876
.sym 107443 $abc$35911$n4933
.sym 107444 $abc$35911$n4929_1
.sym 107445 $abc$35911$n2876
.sym 107447 basesoc_we
.sym 107448 $abc$35911$n2876
.sym 107449 $abc$35911$n3193
.sym 107450 sys_rst
.sym 107451 $abc$35911$n5482_1
.sym 107452 $abc$35911$n4898_1
.sym 107453 $abc$35911$n4902_1
.sym 107454 $abc$35911$n2876
.sym 107455 $abc$35911$n5451
.sym 107456 $abc$35911$n3249
.sym 107459 basesoc_adr[3]
.sym 107460 $abc$35911$n3202
.sym 107461 basesoc_adr[2]
.sym 107463 basesoc_dat_w[5]
.sym 107471 basesoc_ctrl_reset_reset_r
.sym 107479 $abc$35911$n5264
.sym 107480 csrbankarray_interface1_bank_bus_dat_r[0]
.sym 107481 csrbankarray_interface2_bank_bus_dat_r[0]
.sym 107482 csrbankarray_interface5_bank_bus_dat_r[0]
.sym 107495 basesoc_picorv323[11]
.sym 107496 basesoc_picorv328[27]
.sym 107497 $abc$35911$n3529
.sym 107499 basesoc_uart_rx_fifo_wrport_we
.sym 107503 basesoc_picorv323[1]
.sym 107504 basesoc_picorv328[17]
.sym 107505 $abc$35911$n3529
.sym 107507 basesoc_picorv323[7]
.sym 107508 basesoc_picorv328[23]
.sym 107509 $abc$35911$n3529
.sym 107511 basesoc_picorv323[0]
.sym 107512 basesoc_picorv328[16]
.sym 107513 $abc$35911$n3529
.sym 107515 basesoc_picorv323[2]
.sym 107516 basesoc_picorv328[18]
.sym 107517 $abc$35911$n3529
.sym 107519 basesoc_picorv323[4]
.sym 107520 basesoc_picorv328[20]
.sym 107521 $abc$35911$n3529
.sym 107523 basesoc_picorv323[3]
.sym 107524 basesoc_picorv328[19]
.sym 107525 $abc$35911$n3529
.sym 107527 $abc$35911$n3252
.sym 107528 sys_rst
.sym 107529 $abc$35911$n2829
.sym 107531 basesoc_uart_phy_rx_reg[6]
.sym 107535 basesoc_uart_phy_rx_reg[7]
.sym 107539 basesoc_uart_phy_rx_reg[1]
.sym 107543 basesoc_uart_phy_rx
.sym 107547 basesoc_uart_phy_rx_reg[4]
.sym 107551 sys_rst
.sym 107552 $abc$35911$n5742
.sym 107555 basesoc_uart_phy_rx_reg[5]
.sym 107559 basesoc_dat_w[1]
.sym 107575 basesoc_dat_w[3]
.sym 107595 basesoc_dat_w[3]
.sym 107603 $abc$35911$n2884_1
.sym 107604 $abc$35911$n4454_1
.sym 107605 basesoc_picorv327[20]
.sym 107606 basesoc_picorv328[20]
.sym 107607 $abc$35911$n4625_1
.sym 107608 $abc$35911$n4624_1
.sym 107609 basesoc_picorv323[4]
.sym 107610 $abc$35911$n4487
.sym 107611 $abc$35911$n4687
.sym 107612 $abc$35911$n4689_1
.sym 107613 $abc$35911$n4688_1
.sym 107615 $abc$35911$n4452_1
.sym 107616 basesoc_picorv327[20]
.sym 107617 basesoc_picorv328[20]
.sym 107619 basesoc_dat_w[6]
.sym 107623 $abc$35911$n4538_1
.sym 107624 $abc$35911$n4536
.sym 107625 basesoc_picorv323[2]
.sym 107627 $abc$35911$n4537_1
.sym 107628 $abc$35911$n4534_1
.sym 107629 basesoc_picorv323[3]
.sym 107631 $abc$35911$n4592_1
.sym 107632 $abc$35911$n4591_1
.sym 107633 basesoc_picorv323[3]
.sym 107635 $abc$35911$n3
.sym 107639 $abc$35911$n1
.sym 107643 $abc$35911$n4539
.sym 107644 $abc$35911$n4538_1
.sym 107645 basesoc_picorv323[2]
.sym 107647 $abc$35911$n4519
.sym 107648 $abc$35911$n4537_1
.sym 107649 basesoc_picorv323[3]
.sym 107651 $abc$35911$n4589_1
.sym 107652 $abc$35911$n4588_1
.sym 107653 basesoc_picorv323[3]
.sym 107655 basesoc_dat_w[1]
.sym 107659 $abc$35911$n126
.sym 107663 basesoc_dat_w[7]
.sym 107667 basesoc_picorv327[27]
.sym 107668 basesoc_picorv327[26]
.sym 107669 basesoc_picorv323[0]
.sym 107671 $abc$35911$n4485
.sym 107672 $abc$35911$n4483
.sym 107673 basesoc_picorv323[1]
.sym 107675 basesoc_picorv327[29]
.sym 107676 basesoc_picorv327[28]
.sym 107677 basesoc_picorv323[0]
.sym 107679 basesoc_picorv327[31]
.sym 107680 basesoc_picorv327[30]
.sym 107681 basesoc_picorv323[0]
.sym 107683 $abc$35911$n4519
.sym 107684 $abc$35911$n4539
.sym 107685 basesoc_picorv323[2]
.sym 107687 basesoc_picorv327[15]
.sym 107688 basesoc_picorv327[14]
.sym 107689 basesoc_picorv323[0]
.sym 107691 basesoc_dat_w[5]
.sym 107695 $abc$35911$n2884_1
.sym 107696 $abc$35911$n4454_1
.sym 107697 basesoc_picorv327[28]
.sym 107698 basesoc_picorv328[28]
.sym 107699 $abc$35911$n4726
.sym 107700 $abc$35911$n4728
.sym 107701 $abc$35911$n4727
.sym 107703 $abc$35911$n4716
.sym 107704 $abc$35911$n4718
.sym 107705 $abc$35911$n4717
.sym 107707 basesoc_ctrl_reset_reset_r
.sym 107711 $abc$35911$n4452_1
.sym 107712 basesoc_picorv327[28]
.sym 107713 basesoc_picorv328[28]
.sym 107715 $abc$35911$n4452_1
.sym 107716 basesoc_picorv327[26]
.sym 107717 basesoc_picorv328[26]
.sym 107719 $abc$35911$n4611
.sym 107720 basesoc_picorv323[4]
.sym 107721 $abc$35911$n4667
.sym 107722 $abc$35911$n4705_1
.sym 107723 $abc$35911$n4706_1
.sym 107724 $abc$35911$n4708_1
.sym 107725 $abc$35911$n4707_1
.sym 107727 basesoc_picorv327[9]
.sym 107728 basesoc_picorv327[8]
.sym 107729 basesoc_picorv323[0]
.sym 107731 $abc$35911$n2884_1
.sym 107732 $abc$35911$n4454_1
.sym 107733 basesoc_picorv327[24]
.sym 107734 basesoc_picorv328[24]
.sym 107735 $abc$35911$n2884_1
.sym 107736 $abc$35911$n4454_1
.sym 107737 basesoc_picorv327[26]
.sym 107738 basesoc_picorv328[26]
.sym 107739 $abc$35911$n4625_1
.sym 107740 basesoc_picorv323[4]
.sym 107741 $abc$35911$n4667
.sym 107742 $abc$35911$n4715_1
.sym 107743 $abc$35911$n4452_1
.sym 107744 basesoc_picorv327[24]
.sym 107745 basesoc_picorv328[24]
.sym 107747 basesoc_picorv327[5]
.sym 107748 basesoc_picorv327[4]
.sym 107749 basesoc_picorv323[0]
.sym 107751 $abc$35911$n3886
.sym 107752 basesoc_picorv327[8]
.sym 107753 $abc$35911$n3935
.sym 107754 $abc$35911$n3010
.sym 107755 basesoc_picorv327[3]
.sym 107756 basesoc_picorv327[2]
.sym 107757 basesoc_picorv323[0]
.sym 107759 $abc$35911$n3886
.sym 107760 basesoc_picorv327[4]
.sym 107761 $abc$35911$n3907
.sym 107762 $abc$35911$n3010
.sym 107763 basesoc_picorv327[7]
.sym 107764 basesoc_picorv327[6]
.sym 107765 basesoc_picorv323[0]
.sym 107767 $abc$35911$n2889
.sym 107768 basesoc_picorv327[6]
.sym 107771 $abc$35911$n3899
.sym 107772 picorv32.cpu_state[2]
.sym 107773 picorv32.reg_pc[11]
.sym 107775 $abc$35911$n2889
.sym 107776 basesoc_picorv327[2]
.sym 107779 $abc$35911$n4258
.sym 107780 $abc$35911$n3392_1
.sym 107781 $abc$35911$n3934
.sym 107782 $abc$35911$n3932
.sym 107783 $abc$35911$n2889
.sym 107784 basesoc_picorv327[14]
.sym 107787 basesoc_picorv327[11]
.sym 107788 $abc$35911$n3887_1
.sym 107789 $abc$35911$n3958
.sym 107790 $abc$35911$n3959
.sym 107791 basesoc_picorv327[15]
.sym 107792 $abc$35911$n3887_1
.sym 107793 $abc$35911$n3985
.sym 107794 $abc$35911$n3986_1
.sym 107795 $abc$35911$n3886
.sym 107796 basesoc_picorv327[16]
.sym 107797 $abc$35911$n3990_1
.sym 107798 $abc$35911$n3010
.sym 107799 $abc$35911$n3899
.sym 107800 picorv32.cpu_state[2]
.sym 107801 picorv32.reg_pc[17]
.sym 107803 basesoc_picorv327[11]
.sym 107804 $abc$35911$n4262
.sym 107805 $abc$35911$n3399_1
.sym 107806 picorv32.cpu_state[5]
.sym 107807 $abc$35911$n4266
.sym 107808 $abc$35911$n3392_1
.sym 107809 $abc$35911$n3989
.sym 107810 $abc$35911$n3987
.sym 107811 $abc$35911$n4262
.sym 107812 $abc$35911$n3392_1
.sym 107813 $abc$35911$n3963
.sym 107814 $abc$35911$n3960
.sym 107815 $abc$35911$n4268
.sym 107816 $abc$35911$n3392_1
.sym 107817 $abc$35911$n4004
.sym 107818 $abc$35911$n4001
.sym 107819 basesoc_picorv327[17]
.sym 107820 $abc$35911$n3887_1
.sym 107821 $abc$35911$n3999
.sym 107822 $abc$35911$n4000_1
.sym 107823 basesoc_picorv327[12]
.sym 107824 $abc$35911$n4263
.sym 107825 $abc$35911$n3399_1
.sym 107826 picorv32.cpu_state[5]
.sym 107827 $abc$35911$n4273
.sym 107828 $abc$35911$n3392_1
.sym 107829 $abc$35911$n4038_1
.sym 107830 $abc$35911$n4035_1
.sym 107831 basesoc_picorv327[12]
.sym 107832 $abc$35911$n3887_1
.sym 107833 $abc$35911$n3965
.sym 107834 $abc$35911$n3966
.sym 107835 $abc$35911$n3899
.sym 107836 picorv32.cpu_state[2]
.sym 107837 picorv32.reg_pc[24]
.sym 107839 basesoc_picorv327[17]
.sym 107840 $abc$35911$n4268
.sym 107841 $abc$35911$n3399_1
.sym 107842 picorv32.cpu_state[5]
.sym 107843 $abc$35911$n3899
.sym 107844 picorv32.cpu_state[2]
.sym 107845 picorv32.reg_pc[22]
.sym 107847 $abc$35911$n3899
.sym 107848 picorv32.cpu_state[2]
.sym 107849 picorv32.reg_pc[12]
.sym 107851 $abc$35911$n3886
.sym 107852 basesoc_picorv327[29]
.sym 107853 $abc$35911$n4078
.sym 107854 $abc$35911$n3010
.sym 107855 $abc$35911$n4567
.sym 107859 $abc$35911$n4275
.sym 107860 $abc$35911$n3392_1
.sym 107861 $abc$35911$n4052
.sym 107862 $abc$35911$n4049
.sym 107863 $abc$35911$n2889
.sym 107864 basesoc_picorv327[25]
.sym 107865 $abc$35911$n3886
.sym 107866 basesoc_picorv327[27]
.sym 107867 $abc$35911$n2889
.sym 107868 basesoc_picorv327[27]
.sym 107871 $abc$35911$n4263
.sym 107872 $abc$35911$n3392_1
.sym 107873 $abc$35911$n3970_1
.sym 107874 $abc$35911$n3967
.sym 107875 basesoc_picorv327[31]
.sym 107876 $abc$35911$n4282
.sym 107877 $abc$35911$n3399_1
.sym 107878 picorv32.cpu_state[5]
.sym 107879 $abc$35911$n3392_1
.sym 107880 $abc$35911$n4282
.sym 107881 $abc$35911$n4098
.sym 107882 $abc$35911$n4100_1
.sym 107883 $abc$35911$n3886
.sym 107884 basesoc_picorv327[5]
.sym 107885 $abc$35911$n3913
.sym 107886 $abc$35911$n3010
.sym 107887 $abc$35911$n2889
.sym 107888 basesoc_picorv327[3]
.sym 107891 $abc$35911$n3394
.sym 107892 basesoc_picorv327[31]
.sym 107893 picorv32.cpu_state[2]
.sym 107894 $abc$35911$n5433
.sym 107895 picorv32.is_lui_auipc_jal
.sym 107896 picorv32.cpu_state[2]
.sym 107897 picorv32.cpuregs_rs1[12]
.sym 107898 $abc$35911$n3968
.sym 107899 $abc$35911$n4095
.sym 107900 $abc$35911$n5435
.sym 107901 $abc$35911$n5434
.sym 107903 $abc$35911$n3886
.sym 107904 basesoc_picorv327[26]
.sym 107905 $abc$35911$n4058
.sym 107906 $abc$35911$n3010
.sym 107907 picorv32.is_lui_auipc_jal
.sym 107908 picorv32.cpu_state[2]
.sym 107909 picorv32.cpuregs_rs1[22]
.sym 107910 $abc$35911$n4036
.sym 107911 $abc$35911$n3011
.sym 107912 $abc$35911$n2889
.sym 107913 $abc$35911$n4099
.sym 107915 $abc$35911$n2889
.sym 107916 basesoc_picorv327[8]
.sym 107919 $abc$35911$n3011
.sym 107920 picorv32.cpu_state[4]
.sym 107923 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107924 $abc$35911$n2893
.sym 107925 $abc$35911$n3049
.sym 107927 $abc$35911$n3886
.sym 107928 basesoc_picorv327[17]
.sym 107929 $abc$35911$n3996
.sym 107930 $abc$35911$n3010
.sym 107931 $abc$35911$n3886
.sym 107932 basesoc_picorv327[10]
.sym 107933 $abc$35911$n3948
.sym 107934 $abc$35911$n3010
.sym 107935 $abc$35911$n2889
.sym 107936 basesoc_picorv327[15]
.sym 107939 $abc$35911$n3011
.sym 107940 picorv32.cpu_state[4]
.sym 107943 $abc$35911$n2889
.sym 107944 basesoc_picorv327[9]
.sym 107947 picorv32.is_lui_auipc_jal
.sym 107948 picorv32.cpu_state[2]
.sym 107949 picorv32.cpuregs_rs1[24]
.sym 107950 $abc$35911$n4050_1
.sym 107951 picorv32.instr_retirq
.sym 107952 picorv32.instr_jalr
.sym 107955 $abc$35911$n3886
.sym 107956 basesoc_picorv327[25]
.sym 107957 $abc$35911$n4051
.sym 107958 $abc$35911$n3010
.sym 107959 picorv32.cpu_state[0]
.sym 107960 $abc$35911$n3016_1
.sym 107961 $abc$35911$n3057
.sym 107962 $abc$35911$n3070
.sym 107963 picorv32.is_lui_auipc_jal
.sym 107964 picorv32.cpu_state[2]
.sym 107965 picorv32.cpuregs_rs1[10]
.sym 107966 $abc$35911$n3954
.sym 107967 $abc$35911$n3886
.sym 107968 basesoc_picorv327[11]
.sym 107969 $abc$35911$n3955
.sym 107970 $abc$35911$n3010
.sym 107971 picorv32.is_lui_auipc_jal
.sym 107972 picorv32.cpu_state[2]
.sym 107973 picorv32.cpuregs_rs1[11]
.sym 107974 $abc$35911$n3961
.sym 107975 $abc$35911$n232
.sym 107976 $abc$35911$n3051_1
.sym 107977 $abc$35911$n3053_1
.sym 107978 $abc$35911$n3055
.sym 107979 $abc$35911$n3016_1
.sym 107980 $abc$35911$n3057
.sym 107981 picorv32.cpu_state[0]
.sym 107982 $abc$35911$n5431
.sym 107983 picorv32.mem_do_rinst
.sym 107984 picorv32.mem_do_prefetch
.sym 107985 $abc$35911$n3011
.sym 107986 picorv32.cpu_state[4]
.sym 107987 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107988 $abc$35911$n3056
.sym 107989 $abc$35911$n2903_1
.sym 107990 picorv32.cpu_state[3]
.sym 107991 $abc$35911$n2887_1
.sym 107992 $abc$35911$n3052
.sym 107993 picorv32.cpu_state[2]
.sym 107995 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107996 picorv32.instr_jalr
.sym 107997 picorv32.cpu_state[3]
.sym 107999 $abc$35911$n3068
.sym 108000 picorv32.cpu_state[2]
.sym 108003 $abc$35911$n232
.sym 108004 picorv32.cpu_state[1]
.sym 108005 $abc$35911$n2879
.sym 108007 picorv32.irq_active
.sym 108008 picorv32.irq_mask[1]
.sym 108009 $abc$35911$n2881
.sym 108011 picorv32.irq_mask[1]
.sym 108012 picorv32.irq_active
.sym 108013 $abc$35911$n3130
.sym 108014 $abc$35911$n2881
.sym 108015 $abc$35911$n3391_1
.sym 108016 $abc$35911$n3392_1
.sym 108019 picorv32.irq_state[0]
.sym 108020 $abc$35911$n3067
.sym 108021 picorv32.irq_active
.sym 108022 picorv32.cpu_state[0]
.sym 108023 picorv32.instr_sb
.sym 108024 picorv32.instr_bgeu
.sym 108025 picorv32.instr_waitirq
.sym 108026 picorv32.instr_sw
.sym 108027 picorv32.mem_do_prefetch
.sym 108028 $abc$35911$n2903_1
.sym 108029 $abc$35911$n232
.sym 108031 $abc$35911$n3052
.sym 108032 picorv32.irq_pending[1]
.sym 108033 picorv32.cpu_state[2]
.sym 108034 $abc$35911$n3191
.sym 108035 picorv32.cpu_state[0]
.sym 108036 picorv32.cpu_state[1]
.sym 108037 picorv32.cpu_state[3]
.sym 108039 picorv32.cpu_state[2]
.sym 108040 picorv32.cpu_state[4]
.sym 108043 picorv32.cpu_state[1]
.sym 108044 picorv32.cpu_state[3]
.sym 108045 $abc$35911$n3395
.sym 108047 $abc$35911$n2887_1
.sym 108048 $abc$35911$n4351_1
.sym 108049 $abc$35911$n3393
.sym 108050 $abc$35911$n3106
.sym 108051 picorv32.cpu_state[5]
.sym 108052 $abc$35911$n3394
.sym 108055 picorv32.cpu_state[5]
.sym 108056 picorv32.cpu_state[1]
.sym 108057 picorv32.latched_store
.sym 108058 $abc$35911$n4350_1
.sym 108059 picorv32.instr_retirq
.sym 108060 picorv32.cpu_state[2]
.sym 108063 picorv32.mem_rdata_q[12]
.sym 108064 picorv32.mem_rdata_q[14]
.sym 108065 picorv32.mem_rdata_q[13]
.sym 108066 picorv32.is_sb_sh_sw
.sym 108067 $abc$35911$n3393
.sym 108068 $abc$35911$n3395
.sym 108091 $abc$35911$n4346
.sym 108092 picorv32.latched_is_lh
.sym 108093 $abc$35911$n3392_1
.sym 108094 picorv32.instr_lh
.sym 108095 $abc$35911$n4346
.sym 108096 picorv32.latched_is_lu
.sym 108097 $abc$35911$n3392_1
.sym 108098 picorv32.is_lbu_lhu_lw
.sym 108271 $abc$35911$n3247
.sym 108272 $abc$35911$n2825
.sym 108273 sys_rst
.sym 108279 $abc$35911$n2825
.sym 108299 basesoc_ctrl_storage[31]
.sym 108300 $abc$35911$n3201
.sym 108301 basesoc_ctrl_storage[23]
.sym 108302 $abc$35911$n3198
.sym 108303 $abc$35911$n11
.sym 108347 waittimer2_count[1]
.sym 108348 user_btn2
.sym 108359 waittimer2_count[0]
.sym 108360 eventmanager_status_w[2]
.sym 108361 sys_rst
.sym 108362 user_btn2
.sym 108367 $abc$35911$n3
.sym 108387 sys_rst
.sym 108388 basesoc_dat_w[3]
.sym 108391 basesoc_uart_eventmanager_status_w[0]
.sym 108392 $abc$35911$n5449
.sym 108393 basesoc_adr[2]
.sym 108394 $abc$35911$n5450_1
.sym 108395 $abc$35911$n2874_1
.sym 108396 $abc$35911$n3249
.sym 108397 basesoc_uart_rx_fifo_fifo_out_payload_data[4]
.sym 108403 basesoc_uart_eventmanager_pending_w[0]
.sym 108404 basesoc_uart_eventmanager_storage[0]
.sym 108405 basesoc_adr[2]
.sym 108406 basesoc_adr[0]
.sym 108407 $abc$35911$n3248
.sym 108408 $abc$35911$n2875_1
.sym 108409 basesoc_adr[2]
.sym 108410 basesoc_ctrl_reset_reset_r
.sym 108411 $abc$35911$n226
.sym 108412 $abc$35911$n3193
.sym 108413 $abc$35911$n4916
.sym 108414 $abc$35911$n2876
.sym 108419 $abc$35911$n5490_1
.sym 108420 $abc$35911$n5489
.sym 108421 $abc$35911$n2876
.sym 108423 user_btn2
.sym 108424 $abc$35911$n5850
.sym 108427 user_btn2
.sym 108428 $abc$35911$n5842
.sym 108439 waittimer2_count[9]
.sym 108440 waittimer2_count[11]
.sym 108441 waittimer2_count[13]
.sym 108443 user_btn2
.sym 108444 $abc$35911$n5828
.sym 108451 user_btn2
.sym 108452 $abc$35911$n5846
.sym 108455 basesoc_uart_phy_rx_reg[6]
.sym 108459 basesoc_uart_rx_fifo_readable
.sym 108460 basesoc_uart_rx_fifo_fifo_out_payload_data[0]
.sym 108461 basesoc_adr[2]
.sym 108462 basesoc_adr[1]
.sym 108463 basesoc_uart_phy_rx_reg[7]
.sym 108467 basesoc_uart_phy_rx_reg[1]
.sym 108471 basesoc_uart_phy_rx_reg[5]
.sym 108479 basesoc_uart_phy_rx_reg[3]
.sym 108507 $abc$35911$n2829
.sym 108515 sys_rst
.sym 108516 basesoc_dat_w[4]
.sym 108523 $abc$35911$n9
.sym 108531 $abc$35911$n1
.sym 108551 $abc$35911$n4641
.sym 108552 $abc$35911$n4643
.sym 108553 $abc$35911$n4642
.sym 108555 $abc$35911$n4623
.sym 108556 $abc$35911$n4628
.sym 108557 $abc$35911$n4626
.sym 108559 sys_rst
.sym 108560 basesoc_ctrl_reset_reset_r
.sym 108563 $abc$35911$n4452_1
.sym 108564 basesoc_picorv327[12]
.sym 108565 basesoc_picorv328[12]
.sym 108567 $abc$35911$n2884_1
.sym 108568 $abc$35911$n4454_1
.sym 108569 basesoc_picorv327[12]
.sym 108570 basesoc_picorv328[12]
.sym 108587 basesoc_uart_phy_rx_busy
.sym 108588 $abc$35911$n6144
.sym 108591 basesoc_uart_phy_rx_busy
.sym 108592 $abc$35911$n6132
.sym 108595 $abc$35911$n4590
.sym 108596 $abc$35911$n4587
.sym 108597 basesoc_picorv323[4]
.sym 108599 basesoc_uart_phy_rx_busy
.sym 108600 $abc$35911$n6140
.sym 108603 basesoc_uart_phy_storage[24]
.sym 108604 $abc$35911$n126
.sym 108605 basesoc_adr[0]
.sym 108606 basesoc_adr[1]
.sym 108607 $abc$35911$n4591_1
.sym 108608 $abc$35911$n4589_1
.sym 108609 basesoc_picorv323[4]
.sym 108610 basesoc_picorv323[3]
.sym 108611 basesoc_uart_phy_rx_busy
.sym 108612 $abc$35911$n6138
.sym 108615 basesoc_uart_phy_rx_busy
.sym 108616 $abc$35911$n6158
.sym 108619 basesoc_uart_phy_rx_busy
.sym 108620 $abc$35911$n6146
.sym 108623 basesoc_uart_phy_rx_busy
.sym 108624 $abc$35911$n6150
.sym 108627 basesoc_uart_phy_rx_busy
.sym 108628 $abc$35911$n6152
.sym 108631 basesoc_uart_phy_rx_busy
.sym 108632 $abc$35911$n6148
.sym 108635 basesoc_uart_phy_rx_busy
.sym 108636 $abc$35911$n6156
.sym 108639 basesoc_uart_phy_rx_busy
.sym 108640 $abc$35911$n6160
.sym 108643 basesoc_uart_phy_rx_busy
.sym 108644 $abc$35911$n6154
.sym 108647 basesoc_uart_phy_rx_busy
.sym 108648 $abc$35911$n6176
.sym 108651 basesoc_uart_phy_rx_busy
.sym 108652 $abc$35911$n6164
.sym 108655 basesoc_uart_phy_rx_busy
.sym 108656 $abc$35911$n6172
.sym 108659 basesoc_uart_phy_rx_busy
.sym 108660 $abc$35911$n6166
.sym 108663 $abc$35911$n4533_1
.sym 108664 $abc$35911$n4526
.sym 108665 basesoc_picorv323[4]
.sym 108666 $abc$35911$n4487
.sym 108667 basesoc_uart_phy_rx_busy
.sym 108668 $abc$35911$n6170
.sym 108679 basesoc_uart_phy_rx_busy
.sym 108680 $abc$35911$n6182
.sym 108683 basesoc_uart_phy_rx_busy
.sym 108684 $abc$35911$n6186
.sym 108687 $abc$35911$n6192
.sym 108688 basesoc_uart_phy_rx_busy
.sym 108695 basesoc_uart_phy_rx_busy
.sym 108696 $abc$35911$n6188
.sym 108699 basesoc_uart_phy_rx_busy
.sym 108700 $abc$35911$n6190
.sym 108703 basesoc_uart_phy_rx_busy
.sym 108704 $abc$35911$n6184
.sym 108707 basesoc_uart_phy_rx_busy
.sym 108708 $abc$35911$n6180
.sym 108711 basesoc_picorv327[3]
.sym 108712 $abc$35911$n3887_1
.sym 108713 $abc$35911$n3902
.sym 108714 $abc$35911$n3903
.sym 108715 picorv32.is_lui_auipc_jal
.sym 108716 picorv32.cpuregs_rs1[3]
.sym 108717 $abc$35911$n3905
.sym 108718 picorv32.cpu_state[2]
.sym 108719 $abc$35911$n4255
.sym 108720 $abc$35911$n3392_1
.sym 108721 $abc$35911$n3914
.sym 108722 $abc$35911$n3911
.sym 108723 $abc$35911$n4254
.sym 108724 $abc$35911$n3392_1
.sym 108725 $abc$35911$n3906
.sym 108726 $abc$35911$n3904
.sym 108727 $abc$35911$n3899
.sym 108728 picorv32.reg_pc[3]
.sym 108731 basesoc_picorv327[4]
.sym 108732 $abc$35911$n3887_1
.sym 108733 $abc$35911$n3909
.sym 108734 $abc$35911$n3910
.sym 108735 basesoc_picorv327[7]
.sym 108736 $abc$35911$n3887_1
.sym 108737 $abc$35911$n3930
.sym 108738 $abc$35911$n3931
.sym 108739 $abc$35911$n3899
.sym 108740 picorv32.cpu_state[2]
.sym 108741 picorv32.reg_pc[4]
.sym 108743 basesoc_picorv327[4]
.sym 108744 $abc$35911$n4255
.sym 108745 $abc$35911$n3399_1
.sym 108746 picorv32.cpu_state[5]
.sym 108747 $abc$35911$n4261
.sym 108748 $abc$35911$n3392_1
.sym 108749 $abc$35911$n3956
.sym 108750 $abc$35911$n3953_1
.sym 108751 basesoc_picorv327[3]
.sym 108752 $abc$35911$n4254
.sym 108753 $abc$35911$n3399_1
.sym 108754 picorv32.cpu_state[5]
.sym 108755 basesoc_picorv327[15]
.sym 108756 $abc$35911$n4266
.sym 108757 $abc$35911$n3399_1
.sym 108758 picorv32.cpu_state[5]
.sym 108763 basesoc_picorv327[10]
.sym 108764 $abc$35911$n4261
.sym 108765 $abc$35911$n3399_1
.sym 108766 picorv32.cpu_state[5]
.sym 108767 basesoc_picorv327[7]
.sym 108768 $abc$35911$n4258
.sym 108769 $abc$35911$n3399_1
.sym 108770 picorv32.cpu_state[5]
.sym 108771 basesoc_picorv327[10]
.sym 108772 $abc$35911$n3887_1
.sym 108773 $abc$35911$n3951
.sym 108774 $abc$35911$n3952
.sym 108775 $abc$35911$n3899
.sym 108776 picorv32.cpu_state[2]
.sym 108777 picorv32.reg_pc[23]
.sym 108779 basesoc_picorv327[22]
.sym 108780 $abc$35911$n4273
.sym 108781 $abc$35911$n3399_1
.sym 108782 picorv32.cpu_state[5]
.sym 108783 basesoc_picorv327[21]
.sym 108784 $abc$35911$n4272
.sym 108785 $abc$35911$n3399_1
.sym 108786 picorv32.cpu_state[5]
.sym 108787 basesoc_picorv327[23]
.sym 108788 $abc$35911$n3887_1
.sym 108789 $abc$35911$n4040
.sym 108790 $abc$35911$n4041_1
.sym 108791 basesoc_picorv327[23]
.sym 108792 $abc$35911$n4274
.sym 108793 $abc$35911$n3399_1
.sym 108794 picorv32.cpu_state[5]
.sym 108795 $abc$35911$n4274
.sym 108796 $abc$35911$n3392_1
.sym 108797 $abc$35911$n4045
.sym 108798 $abc$35911$n4042
.sym 108799 basesoc_picorv327[22]
.sym 108800 $abc$35911$n3887_1
.sym 108801 $abc$35911$n4033
.sym 108802 $abc$35911$n4034
.sym 108803 basesoc_picorv327[21]
.sym 108804 $abc$35911$n3887_1
.sym 108805 $abc$35911$n4026_1
.sym 108806 $abc$35911$n4027
.sym 108807 basesoc_picorv327[26]
.sym 108808 $abc$35911$n4277
.sym 108809 $abc$35911$n3399_1
.sym 108810 picorv32.cpu_state[5]
.sym 108811 picorv32.is_lui_auipc_jal
.sym 108812 picorv32.cpu_state[2]
.sym 108813 picorv32.cpuregs_rs1[26]
.sym 108814 $abc$35911$n4063
.sym 108815 basesoc_picorv327[25]
.sym 108816 $abc$35911$n4276
.sym 108817 $abc$35911$n3399_1
.sym 108818 picorv32.cpu_state[5]
.sym 108819 picorv32.reg_pc[26]
.sym 108820 $abc$35911$n3899
.sym 108821 picorv32.cpu_state[2]
.sym 108822 $abc$35911$n4064
.sym 108823 $abc$35911$n3392_1
.sym 108824 $abc$35911$n4277
.sym 108825 $abc$35911$n3887_1
.sym 108826 basesoc_picorv327[26]
.sym 108827 $abc$35911$n3399_1
.sym 108828 picorv32.cpu_state[5]
.sym 108831 $abc$35911$n4065_1
.sym 108832 $abc$35911$n3010
.sym 108833 $abc$35911$n4061
.sym 108834 $abc$35911$n4062_1
.sym 108835 basesoc_picorv327[25]
.sym 108836 $abc$35911$n3887_1
.sym 108837 $abc$35911$n4054
.sym 108838 $abc$35911$n4055
.sym 108839 picorv32.is_lui_auipc_jal
.sym 108840 picorv32.cpu_state[2]
.sym 108841 picorv32.cpuregs_rs1[4]
.sym 108842 $abc$35911$n3912
.sym 108843 picorv32.is_lui_auipc_jal
.sym 108844 picorv32.cpu_state[2]
.sym 108845 picorv32.cpuregs_rs1[25]
.sym 108846 $abc$35911$n4057
.sym 108847 $abc$35911$n3053_1
.sym 108848 $abc$35911$n3394
.sym 108851 $abc$35911$n3899
.sym 108852 picorv32.cpu_state[2]
.sym 108853 picorv32.reg_pc[25]
.sym 108855 $abc$35911$n4276
.sym 108856 $abc$35911$n3392_1
.sym 108857 $abc$35911$n4059_1
.sym 108858 $abc$35911$n4056_1
.sym 108859 picorv32.is_lui_auipc_jal
.sym 108860 picorv32.cpu_state[2]
.sym 108861 picorv32.cpuregs_rs1[23]
.sym 108862 $abc$35911$n4043
.sym 108863 $abc$35911$n4518
.sym 108864 $abc$35911$n3070
.sym 108867 $abc$35911$n4518
.sym 108871 $abc$35911$n3064
.sym 108872 $abc$35911$n3068
.sym 108875 picorv32.irq_state[1]
.sym 108876 picorv32.irq_state[0]
.sym 108879 $abc$35911$n3886
.sym 108880 basesoc_picorv327[15]
.sym 108881 $abc$35911$n3982_1
.sym 108882 $abc$35911$n3010
.sym 108883 $abc$35911$n4909
.sym 108887 $abc$35911$n2889
.sym 108888 basesoc_picorv327[13]
.sym 108891 $abc$35911$n2889
.sym 108892 basesoc_picorv327[5]
.sym 108895 picorv32.cpu_state[4]
.sym 108896 basesoc_picorv327[30]
.sym 108899 $abc$35911$n3886
.sym 108900 basesoc_picorv327[7]
.sym 108901 $abc$35911$n3927
.sym 108902 $abc$35911$n3010
.sym 108903 $abc$35911$n232
.sym 108904 $abc$35911$n3143
.sym 108911 $abc$35911$n3143
.sym 108912 $abc$35911$n3675
.sym 108913 $abc$35911$n3047
.sym 108914 $abc$35911$n4511
.sym 108919 $abc$35911$n3064
.sym 108920 $abc$35911$n3057
.sym 108927 picorv32.irq_state[0]
.sym 108928 picorv32.irq_state[1]
.sym 108931 $abc$35911$n3011
.sym 108932 $abc$35911$n3886
.sym 108933 picorv32.cpu_state[4]
.sym 108934 basesoc_picorv327[1]
.sym 108935 picorv32.do_waitirq
.sym 108936 picorv32.decoder_trigger
.sym 108937 picorv32.irq_state[0]
.sym 108939 picorv32.mem_do_prefetch
.sym 108940 $abc$35911$n3395
.sym 108941 $abc$35911$n3394
.sym 108942 $abc$35911$n2902
.sym 108943 picorv32.cpu_state[0]
.sym 108944 picorv32.cpu_state[1]
.sym 108945 $abc$35911$n3395
.sym 108947 $abc$35911$n3649
.sym 108948 $abc$35911$n3060
.sym 108951 $abc$35911$n3647
.sym 108952 $abc$35911$n3642
.sym 108953 $abc$35911$n3662
.sym 108954 $abc$35911$n3070
.sym 108955 $abc$35911$n3648
.sym 108956 $abc$35911$n3016_1
.sym 108957 $abc$35911$n3661
.sym 108958 picorv32.cpu_state[0]
.sym 108959 $abc$35911$n3060
.sym 108960 $abc$35911$n3058
.sym 108963 $abc$35911$n3143
.sym 108964 $abc$35911$n3070
.sym 108965 picorv32.cpu_state[0]
.sym 108966 $abc$35911$n3395
.sym 108967 picorv32.mem_wordsize[1]
.sym 108968 picorv32.instr_sb
.sym 108969 $abc$35911$n3399_1
.sym 108970 picorv32.cpu_state[5]
.sym 108971 picorv32.mem_rdata_q[29]
.sym 108972 picorv32.mem_rdata_q[31]
.sym 108973 picorv32.mem_rdata_q[30]
.sym 108974 $abc$35911$n3473
.sym 108975 picorv32.cpu_state[0]
.sym 108976 $abc$35911$n3016_1
.sym 108977 $abc$35911$n3058
.sym 108978 $abc$35911$n232
.sym 108979 picorv32.irq_active
.sym 108983 $abc$35911$n232
.sym 108984 $abc$35911$n2903_1
.sym 108987 $abc$35911$n3018
.sym 108988 picorv32.irq_delay
.sym 108989 picorv32.irq_active
.sym 108990 picorv32.decoder_trigger
.sym 108991 picorv32.mem_rdata_q[29]
.sym 108992 picorv32.mem_rdata_q[31]
.sym 108993 $abc$35911$n3473
.sym 108994 picorv32.mem_rdata_q[30]
.sym 108995 picorv32.irq_mask[1]
.sym 108996 picorv32.irq_state[1]
.sym 108997 picorv32.cpu_state[0]
.sym 108998 picorv32.irq_pending[1]
.sym 109007 $abc$35911$n3877
.sym 109008 picorv32.mem_wordsize[1]
.sym 109009 $abc$35911$n3879_1
.sym 109011 picorv32.cpu_state[0]
.sym 109012 picorv32.cpu_state[3]
.sym 109013 $abc$35911$n3395
.sym 109015 $abc$35911$n3391_1
.sym 109016 $abc$35911$n232
.sym 109017 $abc$35911$n3392_1
.sym 109019 picorv32.mem_wordsize[0]
.sym 109020 picorv32.mem_wordsize[1]
.sym 109023 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109024 picorv32.cpu_state[3]
.sym 109025 picorv32.latched_store
.sym 109026 picorv32.cpu_state[2]
.sym 109027 picorv32.instr_lbu
.sym 109028 picorv32.instr_lb
.sym 109029 $abc$35911$n3392_1
.sym 109030 $abc$35911$n3880
.sym 109032 picorv32.reg_sh[0]
.sym 109036 picorv32.reg_sh[1]
.sym 109037 $PACKER_VCC_NET
.sym 109040 picorv32.reg_sh[2]
.sym 109041 $PACKER_VCC_NET
.sym 109042 $auto$alumacc.cc:474:replace_alu$6064.C[2]
.sym 109044 picorv32.reg_sh[3]
.sym 109045 $PACKER_VCC_NET
.sym 109046 $auto$alumacc.cc:474:replace_alu$6064.C[3]
.sym 109048 picorv32.reg_sh[4]
.sym 109049 $PACKER_VCC_NET
.sym 109050 $auto$alumacc.cc:474:replace_alu$6064.C[4]
.sym 109051 $abc$35911$n232
.sym 109052 $abc$35911$n3059
.sym 109055 picorv32.reg_sh[0]
.sym 109056 picorv32.reg_sh[1]
.sym 109057 $abc$35911$n3012_1
.sym 109059 picorv32.reg_sh[1]
.sym 109060 $abc$35911$n3666
.sym 109061 picorv32.cpu_state[4]
.sym 109091 picorv32.cpu_state[4]
.sym 109092 picorv32.reg_sh[0]
.sym 109199 basesoc_dat_w[4]
.sym 109231 basesoc_uart_eventmanager_status_w[0]
.sym 109232 basesoc_uart_tx_old_trigger
.sym 109235 basesoc_uart_eventmanager_status_w[0]
.sym 109259 basesoc_dat_w[3]
.sym 109263 basesoc_dat_w[5]
.sym 109271 basesoc_dat_w[1]
.sym 109295 sys_rst
.sym 109296 $abc$35911$n5854
.sym 109297 user_btn2
.sym 109311 sys_rst
.sym 109312 $abc$35911$n5852
.sym 109313 user_btn2
.sym 109315 sys_rst
.sym 109316 basesoc_dat_w[1]
.sym 109319 user_btn2
.sym 109320 $abc$35911$n5834
.sym 109323 user_btn2
.sym 109324 $abc$35911$n5824
.sym 109327 user_btn2
.sym 109328 $abc$35911$n5832
.sym 109331 waittimer2_count[0]
.sym 109332 waittimer2_count[1]
.sym 109333 waittimer2_count[2]
.sym 109334 $abc$35911$n184
.sym 109335 waittimer2_count[3]
.sym 109336 waittimer2_count[4]
.sym 109337 waittimer2_count[5]
.sym 109338 waittimer2_count[8]
.sym 109340 waittimer2_count[0]
.sym 109342 $PACKER_VCC_NET
.sym 109343 $abc$35911$n3340
.sym 109344 $abc$35911$n3341_1
.sym 109345 $abc$35911$n3342
.sym 109347 user_btn2
.sym 109348 $abc$35911$n5830
.sym 109352 waittimer2_count[0]
.sym 109356 waittimer2_count[1]
.sym 109357 $PACKER_VCC_NET
.sym 109360 waittimer2_count[2]
.sym 109361 $PACKER_VCC_NET
.sym 109362 $auto$alumacc.cc:474:replace_alu$5993.C[2]
.sym 109364 waittimer2_count[3]
.sym 109365 $PACKER_VCC_NET
.sym 109366 $auto$alumacc.cc:474:replace_alu$5993.C[3]
.sym 109368 waittimer2_count[4]
.sym 109369 $PACKER_VCC_NET
.sym 109370 $auto$alumacc.cc:474:replace_alu$5993.C[4]
.sym 109372 waittimer2_count[5]
.sym 109373 $PACKER_VCC_NET
.sym 109374 $auto$alumacc.cc:474:replace_alu$5993.C[5]
.sym 109376 waittimer2_count[6]
.sym 109377 $PACKER_VCC_NET
.sym 109378 $auto$alumacc.cc:474:replace_alu$5993.C[6]
.sym 109380 waittimer2_count[7]
.sym 109381 $PACKER_VCC_NET
.sym 109382 $auto$alumacc.cc:474:replace_alu$5993.C[7]
.sym 109384 waittimer2_count[8]
.sym 109385 $PACKER_VCC_NET
.sym 109386 $auto$alumacc.cc:474:replace_alu$5993.C[8]
.sym 109388 waittimer2_count[9]
.sym 109389 $PACKER_VCC_NET
.sym 109390 $auto$alumacc.cc:474:replace_alu$5993.C[9]
.sym 109392 waittimer2_count[10]
.sym 109393 $PACKER_VCC_NET
.sym 109394 $auto$alumacc.cc:474:replace_alu$5993.C[10]
.sym 109396 waittimer2_count[11]
.sym 109397 $PACKER_VCC_NET
.sym 109398 $auto$alumacc.cc:474:replace_alu$5993.C[11]
.sym 109400 waittimer2_count[12]
.sym 109401 $PACKER_VCC_NET
.sym 109402 $auto$alumacc.cc:474:replace_alu$5993.C[12]
.sym 109404 waittimer2_count[13]
.sym 109405 $PACKER_VCC_NET
.sym 109406 $auto$alumacc.cc:474:replace_alu$5993.C[13]
.sym 109408 waittimer2_count[14]
.sym 109409 $PACKER_VCC_NET
.sym 109410 $auto$alumacc.cc:474:replace_alu$5993.C[14]
.sym 109412 waittimer2_count[15]
.sym 109413 $PACKER_VCC_NET
.sym 109414 $auto$alumacc.cc:474:replace_alu$5993.C[15]
.sym 109416 waittimer2_count[16]
.sym 109417 $PACKER_VCC_NET
.sym 109418 $auto$alumacc.cc:474:replace_alu$5993.C[16]
.sym 109419 basesoc_dat_w[1]
.sym 109420 $abc$35911$n3324
.sym 109421 sys_rst
.sym 109422 $abc$35911$n2945
.sym 109423 eventmanager_status_w[1]
.sym 109424 eventsourceprocess1_old_trigger
.sym 109427 basesoc_uart_rx_fifo_readable
.sym 109428 basesoc_uart_eventmanager_storage[1]
.sym 109429 basesoc_adr[2]
.sym 109430 basesoc_adr[1]
.sym 109431 basesoc_uart_eventmanager_storage[1]
.sym 109432 basesoc_uart_eventmanager_pending_w[1]
.sym 109433 basesoc_uart_eventmanager_storage[0]
.sym 109434 basesoc_uart_eventmanager_pending_w[0]
.sym 109435 basesoc_uart_rx_fifo_fifo_out_payload_data[1]
.sym 109436 basesoc_uart_eventmanager_pending_w[1]
.sym 109437 basesoc_adr[2]
.sym 109438 $abc$35911$n2875_1
.sym 109439 $abc$35911$n2945
.sym 109443 $abc$35911$n184
.sym 109447 $abc$35911$n4753_1
.sym 109448 $abc$35911$n4752_1
.sym 109449 $abc$35911$n3220
.sym 109451 basesoc_adr[0]
.sym 109452 $abc$35911$n5453
.sym 109453 $abc$35911$n4783_1
.sym 109454 $abc$35911$n3249
.sym 109456 basesoc_uart_phy_storage[0]
.sym 109457 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 109459 eventmanager_status_w[1]
.sym 109463 $abc$35911$n2874_1
.sym 109464 $abc$35911$n3249
.sym 109465 basesoc_uart_rx_fifo_fifo_out_payload_data[2]
.sym 109467 csrbankarray_interface1_bank_bus_dat_r[1]
.sym 109468 csrbankarray_interface2_bank_bus_dat_r[1]
.sym 109469 csrbankarray_interface5_bank_bus_dat_r[1]
.sym 109470 $abc$35911$n5269_1
.sym 109471 basesoc_uart_phy_rx_busy
.sym 109472 $abc$35911$n5820
.sym 109475 basesoc_uart_phy_rx_busy
.sym 109476 $abc$35911$n6130
.sym 109479 basesoc_uart_phy_storage[4]
.sym 109480 $abc$35911$n140
.sym 109481 basesoc_adr[1]
.sym 109482 basesoc_adr[0]
.sym 109483 basesoc_uart_phy_rx_reg[2]
.sym 109487 basesoc_uart_phy_rx_reg[0]
.sym 109491 basesoc_uart_phy_storage[0]
.sym 109492 $abc$35911$n132
.sym 109493 basesoc_adr[1]
.sym 109494 basesoc_adr[0]
.sym 109507 $abc$35911$n132
.sym 109511 basesoc_uart_phy_rx_busy
.sym 109512 $abc$35911$n6134
.sym 109515 $abc$35911$n4452_1
.sym 109516 basesoc_picorv327[10]
.sym 109517 basesoc_picorv328[10]
.sym 109518 $abc$35911$n4627
.sym 109519 basesoc_uart_phy_rx_busy
.sym 109520 $abc$35911$n6136
.sym 109523 basesoc_uart_phy_rx_busy
.sym 109524 $abc$35911$n6142
.sym 109527 $abc$35911$n2884_1
.sym 109528 $abc$35911$n4454_1
.sym 109529 basesoc_picorv327[16]
.sym 109530 basesoc_picorv328[16]
.sym 109531 $abc$35911$n122
.sym 109535 $abc$35911$n2884_1
.sym 109536 $abc$35911$n4454_1
.sym 109537 basesoc_picorv327[10]
.sym 109538 basesoc_picorv328[10]
.sym 109539 $abc$35911$n140
.sym 109544 basesoc_uart_phy_storage[0]
.sym 109545 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 109548 basesoc_uart_phy_storage[1]
.sym 109549 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 109550 $auto$alumacc.cc:474:replace_alu$6038.C[1]
.sym 109552 basesoc_uart_phy_storage[2]
.sym 109553 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 109554 $auto$alumacc.cc:474:replace_alu$6038.C[2]
.sym 109556 basesoc_uart_phy_storage[3]
.sym 109557 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 109558 $auto$alumacc.cc:474:replace_alu$6038.C[3]
.sym 109560 basesoc_uart_phy_storage[4]
.sym 109561 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 109562 $auto$alumacc.cc:474:replace_alu$6038.C[4]
.sym 109564 basesoc_uart_phy_storage[5]
.sym 109565 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 109566 $auto$alumacc.cc:474:replace_alu$6038.C[5]
.sym 109568 basesoc_uart_phy_storage[6]
.sym 109569 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 109570 $auto$alumacc.cc:474:replace_alu$6038.C[6]
.sym 109572 basesoc_uart_phy_storage[7]
.sym 109573 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 109574 $auto$alumacc.cc:474:replace_alu$6038.C[7]
.sym 109576 basesoc_uart_phy_storage[8]
.sym 109577 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 109578 $auto$alumacc.cc:474:replace_alu$6038.C[8]
.sym 109580 basesoc_uart_phy_storage[9]
.sym 109581 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 109582 $auto$alumacc.cc:474:replace_alu$6038.C[9]
.sym 109584 basesoc_uart_phy_storage[10]
.sym 109585 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 109586 $auto$alumacc.cc:474:replace_alu$6038.C[10]
.sym 109588 basesoc_uart_phy_storage[11]
.sym 109589 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 109590 $auto$alumacc.cc:474:replace_alu$6038.C[11]
.sym 109592 basesoc_uart_phy_storage[12]
.sym 109593 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 109594 $auto$alumacc.cc:474:replace_alu$6038.C[12]
.sym 109596 basesoc_uart_phy_storage[13]
.sym 109597 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 109598 $auto$alumacc.cc:474:replace_alu$6038.C[13]
.sym 109600 basesoc_uart_phy_storage[14]
.sym 109601 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 109602 $auto$alumacc.cc:474:replace_alu$6038.C[14]
.sym 109604 basesoc_uart_phy_storage[15]
.sym 109605 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 109606 $auto$alumacc.cc:474:replace_alu$6038.C[15]
.sym 109608 basesoc_uart_phy_storage[16]
.sym 109609 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 109610 $auto$alumacc.cc:474:replace_alu$6038.C[16]
.sym 109612 basesoc_uart_phy_storage[17]
.sym 109613 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 109614 $auto$alumacc.cc:474:replace_alu$6038.C[17]
.sym 109616 basesoc_uart_phy_storage[18]
.sym 109617 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 109618 $auto$alumacc.cc:474:replace_alu$6038.C[18]
.sym 109620 basesoc_uart_phy_storage[19]
.sym 109621 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 109622 $auto$alumacc.cc:474:replace_alu$6038.C[19]
.sym 109624 basesoc_uart_phy_storage[20]
.sym 109625 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 109626 $auto$alumacc.cc:474:replace_alu$6038.C[20]
.sym 109628 basesoc_uart_phy_storage[21]
.sym 109629 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 109630 $auto$alumacc.cc:474:replace_alu$6038.C[21]
.sym 109632 basesoc_uart_phy_storage[22]
.sym 109633 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 109634 $auto$alumacc.cc:474:replace_alu$6038.C[22]
.sym 109636 basesoc_uart_phy_storage[23]
.sym 109637 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 109638 $auto$alumacc.cc:474:replace_alu$6038.C[23]
.sym 109640 basesoc_uart_phy_storage[24]
.sym 109641 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 109642 $auto$alumacc.cc:474:replace_alu$6038.C[24]
.sym 109644 basesoc_uart_phy_storage[25]
.sym 109645 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 109646 $auto$alumacc.cc:474:replace_alu$6038.C[25]
.sym 109648 basesoc_uart_phy_storage[26]
.sym 109649 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 109650 $auto$alumacc.cc:474:replace_alu$6038.C[26]
.sym 109652 basesoc_uart_phy_storage[27]
.sym 109653 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 109654 $auto$alumacc.cc:474:replace_alu$6038.C[27]
.sym 109656 basesoc_uart_phy_storage[28]
.sym 109657 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 109658 $auto$alumacc.cc:474:replace_alu$6038.C[28]
.sym 109660 basesoc_uart_phy_storage[29]
.sym 109661 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 109662 $auto$alumacc.cc:474:replace_alu$6038.C[29]
.sym 109664 basesoc_uart_phy_storage[30]
.sym 109665 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 109666 $auto$alumacc.cc:474:replace_alu$6038.C[30]
.sym 109668 basesoc_uart_phy_storage[31]
.sym 109669 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 109670 $auto$alumacc.cc:474:replace_alu$6038.C[31]
.sym 109674 $auto$alumacc.cc:474:replace_alu$6038.C[32]
.sym 109675 $abc$35911$n3886
.sym 109676 basesoc_picorv327[9]
.sym 109677 $abc$35911$n3942
.sym 109678 $abc$35911$n3010
.sym 109679 $abc$35911$n2889
.sym 109680 basesoc_picorv327[1]
.sym 109681 $abc$35911$n3886
.sym 109682 basesoc_picorv327[3]
.sym 109683 $abc$35911$n3392_1
.sym 109684 $abc$35911$n4252
.sym 109685 $abc$35911$n3889
.sym 109687 $abc$35911$n3900
.sym 109688 $abc$35911$n3010
.sym 109689 $abc$35911$n3895
.sym 109690 $abc$35911$n3896
.sym 109691 $abc$35911$n4259
.sym 109692 $abc$35911$n3392_1
.sym 109693 $abc$35911$n3941
.sym 109694 $abc$35911$n3939
.sym 109695 basesoc_picorv327[8]
.sym 109696 $abc$35911$n3887_1
.sym 109697 $abc$35911$n3937
.sym 109698 $abc$35911$n3938
.sym 109699 $abc$35911$n2889
.sym 109700 basesoc_picorv327[7]
.sym 109703 basesoc_picorv327[1]
.sym 109704 $abc$35911$n3887_1
.sym 109705 $abc$35911$n3890
.sym 109706 $abc$35911$n3891
.sym 109707 $abc$35911$n3899
.sym 109708 picorv32.cpu_state[2]
.sym 109709 picorv32.reg_pc[14]
.sym 109711 $abc$35911$n4265
.sym 109712 $abc$35911$n3392_1
.sym 109713 $abc$35911$n3983
.sym 109714 $abc$35911$n3980_1
.sym 109715 basesoc_picorv327[2]
.sym 109716 $abc$35911$n4253
.sym 109717 $abc$35911$n3399_1
.sym 109718 picorv32.cpu_state[5]
.sym 109719 basesoc_picorv327[14]
.sym 109720 $abc$35911$n3887_1
.sym 109721 $abc$35911$n3978_1
.sym 109722 $abc$35911$n3979_1
.sym 109723 basesoc_picorv327[14]
.sym 109724 $abc$35911$n4265
.sym 109725 $abc$35911$n3399_1
.sym 109726 picorv32.cpu_state[5]
.sym 109727 basesoc_picorv327[1]
.sym 109728 $abc$35911$n4252
.sym 109729 $abc$35911$n3399_1
.sym 109730 picorv32.cpu_state[5]
.sym 109731 basesoc_picorv327[8]
.sym 109732 $abc$35911$n4259
.sym 109733 $abc$35911$n3399_1
.sym 109734 picorv32.cpu_state[5]
.sym 109735 basesoc_picorv327[19]
.sym 109736 $abc$35911$n4270
.sym 109737 $abc$35911$n3399_1
.sym 109738 picorv32.cpu_state[5]
.sym 109739 $abc$35911$n4270
.sym 109740 $abc$35911$n3392_1
.sym 109741 $abc$35911$n4017_1
.sym 109742 $abc$35911$n4015
.sym 109743 basesoc_picorv327[20]
.sym 109744 $abc$35911$n4271
.sym 109745 $abc$35911$n3399_1
.sym 109746 picorv32.cpu_state[5]
.sym 109747 picorv32.is_lui_auipc_jal
.sym 109748 picorv32.cpu_state[2]
.sym 109749 picorv32.cpuregs_rs1[1]
.sym 109750 $abc$35911$n3892_1
.sym 109751 picorv32.is_lui_auipc_jal
.sym 109752 picorv32.cpuregs_rs1[15]
.sym 109753 $abc$35911$n3988_1
.sym 109754 picorv32.cpu_state[2]
.sym 109755 basesoc_picorv327[19]
.sym 109756 $abc$35911$n3887_1
.sym 109757 $abc$35911$n4013
.sym 109758 $abc$35911$n4014_1
.sym 109759 picorv32.mem_do_prefetch
.sym 109760 $abc$35911$n2902
.sym 109761 picorv32.mem_do_wdata
.sym 109763 $abc$35911$n4024
.sym 109764 $abc$35911$n3010
.sym 109765 $abc$35911$n4020_1
.sym 109766 $abc$35911$n4021
.sym 109767 basesoc_picorv327[30]
.sym 109768 $abc$35911$n4281
.sym 109769 $abc$35911$n3399_1
.sym 109770 picorv32.cpu_state[5]
.sym 109771 $abc$35911$n3899
.sym 109772 picorv32.cpu_state[2]
.sym 109773 picorv32.reg_pc[30]
.sym 109775 $abc$35911$n2889
.sym 109776 basesoc_picorv327[19]
.sym 109777 $abc$35911$n3886
.sym 109778 basesoc_picorv327[21]
.sym 109779 $abc$35911$n4281
.sym 109780 $abc$35911$n3392_1
.sym 109781 $abc$35911$n4093
.sym 109782 $abc$35911$n4090
.sym 109783 picorv32.reg_pc[20]
.sym 109784 $abc$35911$n3899
.sym 109785 picorv32.cpu_state[2]
.sym 109786 $abc$35911$n4023_1
.sym 109787 basesoc_picorv327[30]
.sym 109788 $abc$35911$n3887_1
.sym 109789 $abc$35911$n4088
.sym 109790 $abc$35911$n4089_1
.sym 109791 $abc$35911$n3392_1
.sym 109792 $abc$35911$n4271
.sym 109793 $abc$35911$n3887_1
.sym 109794 basesoc_picorv327[20]
.sym 109795 picorv32.is_lui_auipc_jal
.sym 109796 picorv32.cpu_state[2]
.sym 109797 picorv32.cpuregs_rs1[20]
.sym 109798 $abc$35911$n4022
.sym 109799 picorv32.is_lui_auipc_jal
.sym 109800 picorv32.cpu_state[2]
.sym 109801 picorv32.cpuregs_rs1[2]
.sym 109802 $abc$35911$n3897
.sym 109803 $abc$35911$n3392_1
.sym 109804 $abc$35911$n4253
.sym 109805 $abc$35911$n3887_1
.sym 109806 basesoc_picorv327[2]
.sym 109807 $abc$35911$n3886
.sym 109808 basesoc_picorv327[31]
.sym 109809 $abc$35911$n4092_1
.sym 109810 $abc$35911$n3010
.sym 109811 $abc$35911$n2889
.sym 109812 basesoc_picorv327[29]
.sym 109815 picorv32.reg_pc[2]
.sym 109816 $abc$35911$n3899
.sym 109817 picorv32.cpu_state[2]
.sym 109818 $abc$35911$n3898
.sym 109819 picorv32.is_lui_auipc_jal
.sym 109820 picorv32.cpu_state[2]
.sym 109821 picorv32.cpuregs_rs1[30]
.sym 109822 $abc$35911$n4091
.sym 109823 $abc$35911$n2889
.sym 109824 basesoc_picorv327[26]
.sym 109827 $abc$35911$n3886
.sym 109828 basesoc_picorv327[28]
.sym 109829 $abc$35911$n4072
.sym 109830 $abc$35911$n3010
.sym 109831 picorv32.is_lui_auipc_jal
.sym 109832 picorv32.cpu_state[2]
.sym 109833 picorv32.cpuregs_rs1[14]
.sym 109834 $abc$35911$n3981
.sym 109835 $abc$35911$n232
.sym 109836 picorv32.cpu_state[0]
.sym 109839 picorv32.decoded_imm[2]
.sym 109840 picorv32.reg_pc[2]
.sym 109841 picorv32.cpu_state[3]
.sym 109843 $abc$35911$n231
.sym 109844 picorv32.reg_pc[2]
.sym 109845 picorv32.latched_compr
.sym 109846 $abc$35911$n4357_1
.sym 109847 picorv32.reg_next_pc[2]
.sym 109848 picorv32.irq_state[0]
.sym 109849 $abc$35911$n4358
.sym 109851 picorv32.is_lui_auipc_jal
.sym 109852 picorv32.cpu_state[2]
.sym 109853 picorv32.cpuregs_rs1[6]
.sym 109854 $abc$35911$n3926
.sym 109855 $abc$35911$n3684
.sym 109856 $abc$35911$n2871_1
.sym 109857 $abc$35911$n4356_1
.sym 109859 $PACKER_GND_NET
.sym 109863 picorv32.is_lui_auipc_jal
.sym 109864 picorv32.cpu_state[2]
.sym 109865 picorv32.cpuregs_rs1[0]
.sym 109866 $abc$35911$n3885_1
.sym 109867 picorv32.latched_stalu
.sym 109868 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109869 picorv32.cpu_state[3]
.sym 109871 $abc$35911$n3068
.sym 109872 picorv32.cpu_state[3]
.sym 109875 $abc$35911$n3144
.sym 109876 picorv32.cpu_state[3]
.sym 109877 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109879 $abc$35911$n2871_1
.sym 109880 $abc$35911$n4909
.sym 109883 $abc$35911$n232
.sym 109884 $abc$35911$n3016_1
.sym 109885 picorv32.cpu_state[0]
.sym 109887 picorv32.decoder_pseudo_trigger
.sym 109888 picorv32.decoder_trigger
.sym 109891 picorv32.mem_do_prefetch
.sym 109892 picorv32.mem_do_rinst
.sym 109895 $abc$35911$n3108
.sym 109896 $abc$35911$n3650
.sym 109897 $abc$35911$n3059_1
.sym 109899 $abc$35911$n3017
.sym 109900 $abc$35911$n4909
.sym 109903 picorv32.mem_do_rdata
.sym 109904 picorv32.mem_do_prefetch
.sym 109905 picorv32.mem_do_rinst
.sym 109906 $abc$35911$n2910
.sym 109907 picorv32.cpu_state[1]
.sym 109911 $abc$35911$n4511
.sym 109915 picorv32.mem_do_rdata
.sym 109916 picorv32.mem_do_wdata
.sym 109917 picorv32.mem_do_rinst
.sym 109918 $abc$35911$n2910
.sym 109919 $abc$35911$n3065
.sym 109920 picorv32.cpu_state[2]
.sym 109923 $abc$35911$n3649
.sym 109924 $abc$35911$n3108
.sym 109925 $abc$35911$n3143
.sym 109926 $abc$35911$n4349
.sym 109927 picorv32.instr_waitirq
.sym 109928 picorv32.decoder_trigger
.sym 109929 picorv32.instr_jal
.sym 109931 picorv32.do_waitirq
.sym 109932 picorv32.decoder_trigger
.sym 109933 picorv32.instr_waitirq
.sym 109935 $abc$35911$n3480_1
.sym 109936 $abc$35911$n3473
.sym 109939 picorv32.mem_do_prefetch
.sym 109940 $abc$35911$n2902
.sym 109941 picorv32.mem_do_rdata
.sym 109943 picorv32.mem_rdata_q[13]
.sym 109944 picorv32.mem_rdata_q[12]
.sym 109945 picorv32.is_alu_reg_imm
.sym 109946 picorv32.instr_jalr
.sym 109947 picorv32.mem_rdata_q[12]
.sym 109948 picorv32.mem_rdata_q[13]
.sym 109949 picorv32.mem_rdata_q[14]
.sym 109950 picorv32.is_sb_sh_sw
.sym 109951 $abc$35911$n3650
.sym 109952 $abc$35911$n3059_1
.sym 109955 $abc$35911$n3059_1
.sym 109956 picorv32.decoder_trigger
.sym 109959 picorv32.instr_getq
.sym 109960 picorv32.instr_setq
.sym 109961 picorv32.instr_retirq
.sym 109962 picorv32.instr_maskirq
.sym 109963 picorv32.irq_mask[3]
.sym 109964 picorv32.irq_state[1]
.sym 109965 picorv32.irq_pending[3]
.sym 109967 picorv32.instr_maskirq
.sym 109968 picorv32.cpu_state[2]
.sym 109971 picorv32.irq_pending[3]
.sym 109972 $abc$35911$n3679
.sym 109973 $abc$35911$n3678_1
.sym 109975 picorv32.irq_mask[2]
.sym 109976 $abc$35911$n3409
.sym 109977 $abc$35911$n4127_1
.sym 109978 $abc$35911$n4128
.sym 109979 picorv32.irq_mask[3]
.sym 109980 picorv32.irq_state[1]
.sym 109981 picorv32.cpu_state[0]
.sym 109983 picorv32.cpuregs_rs1[3]
.sym 109984 picorv32.irq_mask[3]
.sym 109985 picorv32.instr_maskirq
.sym 109986 picorv32.cpu_state[2]
.sym 109987 picorv32.instr_maskirq
.sym 109988 picorv32.cpu_state[2]
.sym 109992 picorv32.reg_sh[0]
.sym 109994 $PACKER_VCC_NET
.sym 109995 $abc$35911$n4436
.sym 109996 $abc$35911$n3670
.sym 109997 picorv32.cpu_state[4]
.sym 109999 $abc$35911$n4438
.sym 110000 $abc$35911$n3672
.sym 110001 picorv32.cpu_state[4]
.sym 110003 $abc$35911$n4434
.sym 110004 $abc$35911$n3668
.sym 110005 picorv32.cpu_state[4]
.sym 110007 $abc$35911$n4430
.sym 110008 $abc$35911$n3664
.sym 110009 picorv32.cpu_state[4]
.sym 110011 picorv32.mem_rdata_latched[31]
.sym 110015 picorv32.cpu_state[4]
.sym 110016 basesoc_picorv327[2]
.sym 110017 picorv32.cpu_state[0]
.sym 110018 picorv32.irq_pending[2]
.sym 110019 picorv32.reg_sh[2]
.sym 110020 picorv32.reg_sh[3]
.sym 110021 picorv32.reg_sh[4]
.sym 110043 picorv32.mem_rdata_latched[31]
.sym 110051 picorv32.irq_mask[2]
.sym 110052 picorv32.irq_state[1]
.sym 110053 picorv32.irq_pending[2]
.sym 110055 picorv32.cpuregs_rs1[15]
.sym 110059 picorv32.cpuregs_rs1[2]
.sym 110075 picorv32.cpuregs_rs1[14]
.sym 110119 spram_dataout01[12]
.sym 110120 spram_dataout11[12]
.sym 110121 array_muxed0[14]
.sym 110122 slave_sel_r[2]
.sym 110123 $abc$35911$n2918
.sym 110131 $abc$35911$n2918
.sym 110132 $abc$35911$n3310
.sym 110135 spram_dataout01[14]
.sym 110136 spram_dataout11[14]
.sym 110137 array_muxed0[14]
.sym 110138 slave_sel_r[2]
.sym 110143 spram_dataout01[10]
.sym 110144 spram_dataout11[10]
.sym 110145 array_muxed0[14]
.sym 110146 slave_sel_r[2]
.sym 110147 spram_dataout01[15]
.sym 110148 spram_dataout11[15]
.sym 110149 array_muxed0[14]
.sym 110150 slave_sel_r[2]
.sym 110155 $abc$35911$n3356
.sym 110156 spiflash_counter[1]
.sym 110183 array_muxed0[12]
.sym 110187 basesoc_adr[12]
.sym 110188 basesoc_adr[11]
.sym 110191 array_muxed0[9]
.sym 110195 array_muxed0[10]
.sym 110203 basesoc_adr[13]
.sym 110204 basesoc_adr[9]
.sym 110205 $abc$35911$n3221
.sym 110206 basesoc_adr[10]
.sym 110207 array_muxed0[13]
.sym 110211 array_muxed0[11]
.sym 110215 basesoc_adr[13]
.sym 110216 basesoc_adr[9]
.sym 110217 $abc$35911$n2877
.sym 110218 basesoc_adr[10]
.sym 110219 basesoc_dat_w[6]
.sym 110223 basesoc_adr[13]
.sym 110224 $abc$35911$n3221
.sym 110225 basesoc_adr[9]
.sym 110226 basesoc_adr[10]
.sym 110227 basesoc_adr[13]
.sym 110228 basesoc_adr[10]
.sym 110229 basesoc_adr[9]
.sym 110230 $abc$35911$n2877
.sym 110231 basesoc_adr[11]
.sym 110232 $abc$35911$n3222_1
.sym 110233 basesoc_adr[12]
.sym 110235 basesoc_adr[11]
.sym 110236 basesoc_adr[12]
.sym 110239 basesoc_adr[13]
.sym 110240 basesoc_adr[9]
.sym 110241 basesoc_adr[10]
.sym 110243 basesoc_adr[13]
.sym 110244 basesoc_adr[10]
.sym 110245 basesoc_adr[9]
.sym 110246 $abc$35911$n3221
.sym 110251 basesoc_we
.sym 110252 $abc$35911$n2876
.sym 110253 $abc$35911$n3198
.sym 110254 sys_rst
.sym 110255 $abc$35911$n11
.sym 110263 $abc$35911$n2877
.sym 110264 $abc$35911$n3222_1
.sym 110267 $abc$35911$n3221
.sym 110268 $abc$35911$n3222_1
.sym 110287 basesoc_adr[3]
.sym 110288 $abc$35911$n3196
.sym 110289 basesoc_adr[2]
.sym 110295 eventmanager_status_w[2]
.sym 110296 sys_rst
.sym 110297 user_btn2
.sym 110299 basesoc_adr[3]
.sym 110300 basesoc_adr[2]
.sym 110301 $abc$35911$n3196
.sym 110303 basesoc_dat_w[3]
.sym 110307 basesoc_adr[3]
.sym 110308 basesoc_adr[2]
.sym 110309 $abc$35911$n3199
.sym 110311 basesoc_adr[1]
.sym 110312 basesoc_adr[0]
.sym 110315 $abc$35911$n172
.sym 110319 basesoc_picorv323[10]
.sym 110320 basesoc_picorv328[26]
.sym 110321 $abc$35911$n3529
.sym 110323 basesoc_picorv323[5]
.sym 110324 basesoc_picorv328[21]
.sym 110325 $abc$35911$n3529
.sym 110327 basesoc_adr[0]
.sym 110328 basesoc_adr[1]
.sym 110331 basesoc_picorv323[15]
.sym 110332 basesoc_picorv328[31]
.sym 110333 $abc$35911$n3529
.sym 110335 $abc$35911$n3249
.sym 110336 basesoc_we
.sym 110339 basesoc_picorv323[12]
.sym 110340 basesoc_picorv328[28]
.sym 110341 $abc$35911$n3529
.sym 110343 user_btn2
.sym 110344 $abc$35911$n5840
.sym 110347 $abc$35911$n3339_1
.sym 110348 $abc$35911$n3343
.sym 110349 $abc$35911$n172
.sym 110350 $abc$35911$n174
.sym 110351 $abc$35911$n178
.sym 110355 $abc$35911$n176
.sym 110359 $abc$35911$n176
.sym 110360 $abc$35911$n178
.sym 110361 $abc$35911$n180
.sym 110362 $abc$35911$n182
.sym 110363 $abc$35911$n174
.sym 110367 $abc$35911$n182
.sym 110371 $abc$35911$n180
.sym 110375 sys_rst
.sym 110376 $abc$35911$n5844
.sym 110377 user_btn2
.sym 110379 sys_rst
.sym 110380 $abc$35911$n5838
.sym 110381 user_btn2
.sym 110387 $abc$35911$n3315
.sym 110388 $abc$35911$n3199
.sym 110389 basesoc_we
.sym 110395 sys_rst
.sym 110396 $abc$35911$n5848
.sym 110397 user_btn2
.sym 110399 sys_rst
.sym 110400 $abc$35911$n5856
.sym 110401 user_btn2
.sym 110403 sys_rst
.sym 110404 $abc$35911$n5836
.sym 110405 user_btn2
.sym 110407 basesoc_uart_phy_rx_busy
.sym 110408 $abc$35911$n3238
.sym 110409 basesoc_uart_phy_uart_clk_rxen
.sym 110410 sys_rst
.sym 110411 basesoc_we
.sym 110412 $abc$35911$n3220
.sym 110413 $abc$35911$n3199
.sym 110414 sys_rst
.sym 110415 array_muxed0[3]
.sym 110419 basesoc_we
.sym 110420 $abc$35911$n2873
.sym 110421 $abc$35911$n2876
.sym 110422 sys_rst
.sym 110423 eventmanager_pending_w[1]
.sym 110424 $abc$35911$n3199
.sym 110425 $abc$35911$n4952
.sym 110427 $abc$35911$n4765_1
.sym 110428 $abc$35911$n4764_1
.sym 110429 $abc$35911$n3220
.sym 110431 $abc$35911$n4756_1
.sym 110432 $abc$35911$n4755_1
.sym 110433 $abc$35911$n3220
.sym 110435 $abc$35911$n4762_1
.sym 110436 $abc$35911$n4761_1
.sym 110437 $abc$35911$n3220
.sym 110439 basesoc_uart_phy_storage[9]
.sym 110440 $abc$35911$n142
.sym 110441 basesoc_adr[0]
.sym 110442 basesoc_adr[1]
.sym 110443 basesoc_uart_phy_rx_reg[2]
.sym 110447 basesoc_uart_phy_storage[19]
.sym 110448 basesoc_uart_phy_storage[3]
.sym 110449 basesoc_adr[1]
.sym 110450 basesoc_adr[0]
.sym 110455 basesoc_uart_phy_storage[17]
.sym 110456 $abc$35911$n122
.sym 110457 basesoc_adr[1]
.sym 110458 basesoc_adr[0]
.sym 110459 basesoc_uart_phy_storage[27]
.sym 110460 basesoc_uart_phy_storage[11]
.sym 110461 basesoc_adr[0]
.sym 110462 basesoc_adr[1]
.sym 110463 basesoc_uart_phy_rx_reg[3]
.sym 110467 $abc$35911$n142
.sym 110471 $abc$35911$n4452_1
.sym 110472 basesoc_picorv327[14]
.sym 110473 basesoc_picorv328[14]
.sym 110475 $abc$35911$n4452_1
.sym 110476 basesoc_picorv327[16]
.sym 110477 basesoc_picorv328[16]
.sym 110478 $abc$35911$n4669
.sym 110479 basesoc_picorv327[14]
.sym 110480 $abc$35911$n3849_1
.sym 110481 $abc$35911$n3801
.sym 110483 basesoc_picorv327[15]
.sym 110484 $abc$35911$n3851
.sym 110485 $abc$35911$n3801
.sym 110487 $abc$35911$n2884_1
.sym 110488 $abc$35911$n4454_1
.sym 110489 basesoc_picorv327[8]
.sym 110490 basesoc_picorv328[8]
.sym 110491 $abc$35911$n4614
.sym 110492 $abc$35911$n4613_1
.sym 110495 $abc$35911$n2884_1
.sym 110496 $abc$35911$n4454_1
.sym 110497 basesoc_picorv327[14]
.sym 110498 basesoc_picorv328[14]
.sym 110499 $abc$35911$n4656
.sym 110500 $abc$35911$n4657
.sym 110501 $abc$35911$n4655
.sym 110503 basesoc_picorv323[4]
.sym 110504 $abc$35911$n4590
.sym 110505 $abc$35911$n4667
.sym 110506 $abc$35911$n4695_1
.sym 110507 $abc$35911$n4452_1
.sym 110508 basesoc_picorv327[22]
.sym 110509 basesoc_picorv328[22]
.sym 110511 $abc$35911$n2884_1
.sym 110512 $abc$35911$n4454_1
.sym 110513 basesoc_picorv327[2]
.sym 110514 basesoc_picorv323[2]
.sym 110515 $abc$35911$n3164
.sym 110516 $abc$35911$n4452_1
.sym 110517 $abc$35911$n4542
.sym 110518 $abc$35911$n4541_1
.sym 110519 $abc$35911$n4696_1
.sym 110520 $abc$35911$n4698_1
.sym 110521 $abc$35911$n4697_1
.sym 110523 $abc$35911$n2884_1
.sym 110524 $abc$35911$n4454_1
.sym 110525 basesoc_picorv327[22]
.sym 110526 basesoc_picorv328[22]
.sym 110527 $abc$35911$n4519
.sym 110528 $abc$35911$n4592_1
.sym 110529 basesoc_picorv323[3]
.sym 110530 basesoc_picorv323[4]
.sym 110531 $abc$35911$n4653
.sym 110532 $abc$35911$n4652
.sym 110533 $abc$35911$n4487
.sym 110534 $abc$35911$n4654
.sym 110535 basesoc_uart_phy_storage[28]
.sym 110536 basesoc_uart_phy_storage[12]
.sym 110537 basesoc_adr[0]
.sym 110538 basesoc_adr[1]
.sym 110539 $abc$35911$n130
.sym 110543 basesoc_uart_phy_storage[29]
.sym 110544 $abc$35911$n130
.sym 110545 basesoc_adr[0]
.sym 110546 basesoc_adr[1]
.sym 110547 basesoc_picorv327[21]
.sym 110548 basesoc_picorv328[21]
.sym 110551 $abc$35911$n3155
.sym 110552 basesoc_picorv327[22]
.sym 110553 basesoc_picorv328[22]
.sym 110554 $abc$35911$n3156
.sym 110555 $abc$35911$n4525
.sym 110556 $abc$35911$n4540_1
.sym 110559 basesoc_picorv327[17]
.sym 110560 basesoc_picorv328[17]
.sym 110561 basesoc_picorv327[30]
.sym 110562 basesoc_picorv328[30]
.sym 110563 $abc$35911$n3157_1
.sym 110564 $abc$35911$n3158
.sym 110565 $abc$35911$n3154
.sym 110566 $abc$35911$n3159_1
.sym 110567 basesoc_uart_phy_rx_busy
.sym 110568 $abc$35911$n6162
.sym 110571 basesoc_uart_phy_rx_busy
.sym 110572 $abc$35911$n6174
.sym 110575 basesoc_picorv327[8]
.sym 110576 basesoc_picorv328[8]
.sym 110579 basesoc_uart_phy_rx_busy
.sym 110580 $abc$35911$n6168
.sym 110583 basesoc_uart_phy_rx_busy
.sym 110584 $abc$35911$n6178
.sym 110591 picorv32.reg_out[12]
.sym 110592 picorv32.alu_out_q[12]
.sym 110593 picorv32.latched_stalu
.sym 110595 basesoc_picorv327[10]
.sym 110596 basesoc_picorv328[10]
.sym 110597 basesoc_picorv327[20]
.sym 110598 basesoc_picorv328[20]
.sym 110599 $abc$35911$n2889
.sym 110600 basesoc_picorv327[4]
.sym 110603 picorv32.is_lui_auipc_jal
.sym 110604 picorv32.cpuregs_rs1[8]
.sym 110605 $abc$35911$n3940
.sym 110606 picorv32.cpu_state[2]
.sym 110607 basesoc_dat_w[2]
.sym 110611 picorv32.is_compare
.sym 110612 $abc$35911$n3144
.sym 110613 $abc$35911$n4450_1
.sym 110615 picorv32.latched_compr
.sym 110619 basesoc_dat_w[4]
.sym 110623 csrbankarray_csrbank0_leds_out0_w[1]
.sym 110624 csrbankarray_csrbank0_buttons_ev_enable0_w[1]
.sym 110625 basesoc_adr[1]
.sym 110626 basesoc_adr[0]
.sym 110627 $abc$35911$n3899
.sym 110628 picorv32.reg_pc[8]
.sym 110631 picorv32.reg_next_pc[12]
.sym 110632 picorv32.irq_state[0]
.sym 110633 $abc$35911$n231
.sym 110634 $abc$35911$n5368
.sym 110635 picorv32.reg_pc[13]
.sym 110636 $abc$35911$n3899
.sym 110637 picorv32.cpu_state[2]
.sym 110638 $abc$35911$n3975_1
.sym 110639 $abc$35911$n4256
.sym 110640 $abc$35911$n3392_1
.sym 110641 $abc$35911$n3920
.sym 110642 $abc$35911$n3918
.sym 110643 $abc$35911$n4456_1
.sym 110644 $abc$35911$n4487
.sym 110645 $abc$35911$n4449
.sym 110647 $abc$35911$n4666
.sym 110648 $abc$35911$n4670
.sym 110649 $abc$35911$n4668
.sym 110651 $abc$35911$n3899
.sym 110652 picorv32.cpu_state[2]
.sym 110653 picorv32.reg_pc[10]
.sym 110655 $abc$35911$n3392_1
.sym 110656 $abc$35911$n4264
.sym 110657 $abc$35911$n3887_1
.sym 110658 basesoc_picorv327[13]
.sym 110659 $abc$35911$n3886
.sym 110660 basesoc_picorv327[6]
.sym 110661 $abc$35911$n3921
.sym 110662 $abc$35911$n3010
.sym 110663 basesoc_picorv327[13]
.sym 110664 $abc$35911$n4264
.sym 110665 $abc$35911$n3399_1
.sym 110666 picorv32.cpu_state[5]
.sym 110667 picorv32.is_lui_auipc_jal
.sym 110668 picorv32.cpu_state[2]
.sym 110669 picorv32.cpuregs_rs1[13]
.sym 110670 $abc$35911$n3974_1
.sym 110671 basesoc_picorv327[5]
.sym 110672 $abc$35911$n3887_1
.sym 110673 $abc$35911$n3916
.sym 110674 $abc$35911$n3917
.sym 110675 basesoc_picorv327[5]
.sym 110676 $abc$35911$n4256
.sym 110677 $abc$35911$n3399_1
.sym 110678 picorv32.cpu_state[5]
.sym 110679 $abc$35911$n3976_1
.sym 110680 $abc$35911$n3010
.sym 110681 $abc$35911$n3972_1
.sym 110682 $abc$35911$n3973_1
.sym 110683 basesoc_picorv327[9]
.sym 110684 $abc$35911$n4260
.sym 110685 $abc$35911$n3399_1
.sym 110686 picorv32.cpu_state[5]
.sym 110687 basesoc_picorv327[9]
.sym 110688 $abc$35911$n3887_1
.sym 110689 $abc$35911$n3944_1
.sym 110690 $abc$35911$n3945
.sym 110691 $abc$35911$n2889
.sym 110692 basesoc_picorv327[12]
.sym 110693 $abc$35911$n3886
.sym 110694 basesoc_picorv327[14]
.sym 110695 $abc$35911$n2889
.sym 110696 basesoc_picorv327[28]
.sym 110699 $abc$35911$n3886
.sym 110700 basesoc_picorv327[30]
.sym 110701 $abc$35911$n4086_1
.sym 110702 $abc$35911$n3010
.sym 110703 $abc$35911$n4260
.sym 110704 $abc$35911$n3392_1
.sym 110705 $abc$35911$n3949
.sym 110706 $abc$35911$n3946
.sym 110707 $abc$35911$n4573
.sym 110711 picorv32.is_lui_auipc_jal
.sym 110712 picorv32.cpuregs_rs1[19]
.sym 110713 $abc$35911$n4016
.sym 110714 picorv32.cpu_state[2]
.sym 110715 $abc$35911$n3899
.sym 110716 picorv32.reg_pc[15]
.sym 110719 $abc$35911$n3899
.sym 110720 picorv32.reg_pc[19]
.sym 110723 $abc$35911$n3899
.sym 110724 picorv32.cpu_state[2]
.sym 110725 picorv32.reg_pc[9]
.sym 110727 basesoc_picorv327[28]
.sym 110728 $abc$35911$n4279
.sym 110729 $abc$35911$n3399_1
.sym 110730 picorv32.cpu_state[5]
.sym 110731 picorv32.is_lui_auipc_jal
.sym 110732 picorv32.cpu_state[2]
.sym 110733 picorv32.cpuregs_rs1[28]
.sym 110734 $abc$35911$n4077_1
.sym 110735 $abc$35911$n6988
.sym 110736 picorv32.cpu_state[3]
.sym 110737 $abc$35911$n5437
.sym 110738 $abc$35911$n4137
.sym 110739 basesoc_picorv327[28]
.sym 110740 $abc$35911$n3887_1
.sym 110741 $abc$35911$n4074_1
.sym 110742 $abc$35911$n4075
.sym 110743 $abc$35911$n4279
.sym 110744 $abc$35911$n3392_1
.sym 110745 $abc$35911$n4079
.sym 110746 $abc$35911$n4076
.sym 110747 picorv32.reg_next_pc[12]
.sym 110748 $abc$35911$n3728
.sym 110749 $abc$35911$n3683
.sym 110750 $abc$35911$n3685
.sym 110751 $abc$35911$n3899
.sym 110752 picorv32.cpu_state[2]
.sym 110753 picorv32.reg_pc[28]
.sym 110755 $abc$35911$n3728
.sym 110756 $abc$35911$n2871_1
.sym 110757 $abc$35911$n4388
.sym 110758 $abc$35911$n4387_1
.sym 110759 $abc$35911$n4390
.sym 110760 $abc$35911$n4391
.sym 110763 picorv32.reg_pc[31]
.sym 110764 $abc$35911$n3899
.sym 110765 picorv32.is_lui_auipc_jal
.sym 110766 picorv32.cpuregs_rs1[31]
.sym 110767 picorv32.cpu_state[4]
.sym 110768 basesoc_picorv327[3]
.sym 110769 picorv32.cpu_state[0]
.sym 110770 picorv32.irq_pending[3]
.sym 110771 picorv32.irq_state[0]
.sym 110772 picorv32.reg_next_pc[13]
.sym 110773 $abc$35911$n3027
.sym 110774 picorv32.irq_state[1]
.sym 110775 picorv32.reg_next_pc[15]
.sym 110776 picorv32.reg_out[15]
.sym 110777 $abc$35911$n3683
.sym 110779 picorv32.mem_rdata_latched[31]
.sym 110783 picorv32.reg_next_pc[14]
.sym 110784 picorv32.reg_out[14]
.sym 110785 $abc$35911$n3683
.sym 110787 picorv32.mem_rdata_latched[31]
.sym 110791 picorv32.reg_next_pc[2]
.sym 110792 $abc$35911$n3684
.sym 110793 $abc$35911$n3683
.sym 110794 $abc$35911$n3685
.sym 110795 picorv32.reg_next_pc[2]
.sym 110796 picorv32.reg_out[2]
.sym 110797 $abc$35911$n3683
.sym 110799 picorv32.reg_out[2]
.sym 110800 picorv32.alu_out_q[2]
.sym 110801 picorv32.latched_stalu
.sym 110803 picorv32.reg_out[14]
.sym 110804 picorv32.alu_out_q[14]
.sym 110805 picorv32.latched_stalu
.sym 110807 basesoc_dat_w[1]
.sym 110811 $abc$35911$n4909
.sym 110812 $abc$35911$n5372
.sym 110813 $abc$35911$n3736
.sym 110814 $abc$35911$n2871_1
.sym 110815 picorv32.is_lui_auipc_jal
.sym 110816 picorv32.cpu_state[2]
.sym 110817 picorv32.cpuregs_rs1[9]
.sym 110818 $abc$35911$n3947_1
.sym 110819 picorv32.reg_next_pc[14]
.sym 110820 $abc$35911$n3736
.sym 110821 $abc$35911$n3683
.sym 110822 $abc$35911$n3685
.sym 110823 $abc$35911$n4129
.sym 110824 picorv32.cpuregs_rs1[2]
.sym 110825 $abc$35911$n4122
.sym 110826 $abc$35911$n4126
.sym 110827 picorv32.reg_out[26]
.sym 110828 picorv32.alu_out_q[26]
.sym 110829 picorv32.latched_stalu
.sym 110830 $abc$35911$n3683
.sym 110831 picorv32.latched_branch
.sym 110832 picorv32.latched_store
.sym 110835 picorv32.reg_out[22]
.sym 110836 picorv32.alu_out_q[22]
.sym 110837 picorv32.latched_stalu
.sym 110839 picorv32.irq_state[0]
.sym 110840 picorv32.latched_store
.sym 110841 picorv32.latched_branch
.sym 110843 picorv32.latched_branch
.sym 110844 picorv32.latched_store
.sym 110847 $abc$35911$n4393
.sym 110848 $abc$35911$n4394
.sym 110851 picorv32.irq_state[0]
.sym 110852 picorv32.reg_next_pc[14]
.sym 110853 $abc$35911$n3026_1
.sym 110854 picorv32.irq_state[1]
.sym 110855 picorv32.reg_out[20]
.sym 110856 picorv32.alu_out_q[20]
.sym 110857 picorv32.latched_stalu
.sym 110859 $abc$35911$n3060
.sym 110860 $abc$35911$n3108
.sym 110861 $abc$35911$n3143
.sym 110862 $abc$35911$n3175
.sym 110863 picorv32.mem_state[1]
.sym 110864 picorv32.mem_state[0]
.sym 110867 $abc$35911$n232
.sym 110868 $abc$35911$n2903_1
.sym 110871 picorv32.mem_state[1]
.sym 110872 picorv32.mem_state[0]
.sym 110875 picorv32.mem_state[1]
.sym 110876 picorv32.mem_do_rinst
.sym 110877 picorv32.mem_do_rdata
.sym 110878 picorv32.mem_state[0]
.sym 110879 $abc$35911$n2911_1
.sym 110880 picorv32.mem_do_rinst
.sym 110881 $abc$35911$n2904
.sym 110882 $abc$35911$n2909_1
.sym 110883 picorv32.instr_retirq
.sym 110884 picorv32.latched_branch
.sym 110885 picorv32.cpu_state[2]
.sym 110886 $abc$35911$n3176
.sym 110887 $abc$35911$n3016_1
.sym 110888 picorv32.decoded_rd[0]
.sym 110889 picorv32.irq_state[0]
.sym 110890 picorv32.cpu_state[0]
.sym 110891 picorv32.mem_rdata_latched[7]
.sym 110895 $abc$35911$n232
.sym 110896 $abc$35911$n3051
.sym 110899 $PACKER_GND_NET
.sym 110903 picorv32.mem_rdata_q[26]
.sym 110904 picorv32.mem_rdata_q[25]
.sym 110905 picorv32.mem_rdata_q[27]
.sym 110906 picorv32.mem_rdata_q[28]
.sym 110907 $abc$35911$n3016_1
.sym 110908 picorv32.cpu_state[0]
.sym 110911 picorv32.reg_out[26]
.sym 110912 picorv32.alu_out_q[26]
.sym 110913 picorv32.latched_stalu
.sym 110914 $abc$35911$n2871_1
.sym 110915 $abc$35911$n3480_1
.sym 110916 picorv32.mem_rdata_q[25]
.sym 110919 picorv32.irq_mask[12]
.sym 110920 picorv32.irq_state[1]
.sym 110921 picorv32.irq_pending[12]
.sym 110923 picorv32.cpu_state[3]
.sym 110924 $abc$35911$n6997
.sym 110925 picorv32.cpu_state[0]
.sym 110926 picorv32.irq_pending[12]
.sym 110927 basesoc_picorv327[12]
.sym 110928 picorv32.cpu_state[4]
.sym 110929 $abc$35911$n3409
.sym 110930 picorv32.irq_mask[12]
.sym 110931 $abc$35911$n4129
.sym 110932 picorv32.cpuregs_rs1[12]
.sym 110933 $abc$35911$n4204
.sym 110934 $abc$35911$n4205
.sym 110935 picorv32.mem_rdata_q[26]
.sym 110936 picorv32.mem_rdata_q[27]
.sym 110937 picorv32.mem_rdata_q[28]
.sym 110938 $abc$35911$n3479
.sym 110939 picorv32.mem_rdata_q[27]
.sym 110940 picorv32.mem_rdata_q[28]
.sym 110941 $abc$35911$n3479
.sym 110942 picorv32.mem_rdata_q[26]
.sym 110943 picorv32.instr_setq
.sym 110944 picorv32.cpu_state[2]
.sym 110945 picorv32.latched_rd[5]
.sym 110946 $abc$35911$n3106
.sym 110947 basesoc_picorv327[6]
.sym 110948 picorv32.cpu_state[4]
.sym 110949 $abc$35911$n3409
.sym 110950 picorv32.irq_mask[6]
.sym 110951 picorv32.irq_mask[12]
.sym 110952 picorv32.irq_pending[12]
.sym 110953 picorv32.irq_mask[3]
.sym 110954 picorv32.irq_pending[3]
.sym 110955 picorv32.cpuregs_rs1[13]
.sym 110959 picorv32.cpuregs_rs1[3]
.sym 110963 picorv32.irq_pending[0]
.sym 110964 picorv32.irq_pending[1]
.sym 110965 picorv32.irq_pending[2]
.sym 110966 picorv32.irq_pending[3]
.sym 110967 picorv32.cpuregs_rs1[6]
.sym 110971 picorv32.cpuregs_rs1[11]
.sym 110975 picorv32.cpuregs_rs1[0]
.sym 110979 picorv32.cpuregs_rs1[12]
.sym 110983 picorv32.irq_pending[2]
.sym 110984 picorv32.irq_mask[2]
.sym 110987 picorv32.irq_mask[13]
.sym 110988 picorv32.irq_pending[13]
.sym 110991 picorv32.irq_pending[12]
.sym 110992 picorv32.irq_mask[12]
.sym 110995 picorv32.irq_mask[15]
.sym 110996 picorv32.irq_pending[15]
.sym 110999 basesoc_picorv327[15]
.sym 111000 picorv32.cpu_state[4]
.sym 111001 $abc$35911$n3409
.sym 111002 picorv32.irq_mask[15]
.sym 111003 $abc$35911$n4129
.sym 111004 picorv32.cpuregs_rs1[15]
.sym 111005 $abc$35911$n4222
.sym 111006 $abc$35911$n4223
.sym 111007 picorv32.irq_pending[0]
.sym 111008 picorv32.irq_mask[0]
.sym 111011 picorv32.cpu_state[3]
.sym 111012 $abc$35911$n7000
.sym 111013 picorv32.cpu_state[0]
.sym 111014 picorv32.irq_pending[15]
.sym 111015 picorv32.irq_pending[12]
.sym 111016 picorv32.irq_pending[13]
.sym 111017 picorv32.irq_pending[14]
.sym 111018 picorv32.irq_pending[15]
.sym 111019 picorv32.irq_pending[15]
.sym 111020 picorv32.irq_mask[15]
.sym 111023 picorv32.irq_pending[14]
.sym 111024 picorv32.irq_mask[14]
.sym 111031 picorv32.irq_mask[14]
.sym 111032 picorv32.irq_pending[14]
.sym 111035 picorv32.irq_pending[13]
.sym 111036 picorv32.irq_mask[13]
.sym 111039 picorv32.irq_mask[2]
.sym 111040 picorv32.irq_pending[2]
.sym 111041 $abc$35911$n3026_1
.sym 111042 $abc$35911$n3027
.sym 111043 basesoc_picorv327[14]
.sym 111044 picorv32.cpu_state[4]
.sym 111045 $abc$35911$n3409
.sym 111046 picorv32.irq_mask[14]
.sym 111047 basesoc_dat_w[1]
.sym 111080 spiflash_counter[0]
.sym 111085 spiflash_counter[1]
.sym 111089 spiflash_counter[2]
.sym 111090 $auto$alumacc.cc:474:replace_alu$6014.C[2]
.sym 111093 spiflash_counter[3]
.sym 111094 $auto$alumacc.cc:474:replace_alu$6014.C[3]
.sym 111097 spiflash_counter[4]
.sym 111098 $auto$alumacc.cc:474:replace_alu$6014.C[4]
.sym 111101 spiflash_counter[5]
.sym 111102 $auto$alumacc.cc:474:replace_alu$6014.C[5]
.sym 111105 spiflash_counter[6]
.sym 111106 $auto$alumacc.cc:474:replace_alu$6014.C[6]
.sym 111109 spiflash_counter[7]
.sym 111110 $auto$alumacc.cc:474:replace_alu$6014.C[7]
.sym 111111 $abc$35911$n5795
.sym 111112 $abc$35911$n3356
.sym 111113 $abc$35911$n3367
.sym 111116 $PACKER_VCC_NET
.sym 111117 spiflash_counter[0]
.sym 111119 $abc$35911$n3356
.sym 111120 $abc$35911$n3367
.sym 111123 $abc$35911$n3366
.sym 111124 $abc$35911$n5801
.sym 111127 spiflash_counter[1]
.sym 111128 spiflash_counter[2]
.sym 111129 spiflash_counter[3]
.sym 111131 $abc$35911$n3366
.sym 111132 $abc$35911$n5799
.sym 111135 spiflash_counter[2]
.sym 111136 spiflash_counter[3]
.sym 111137 $abc$35911$n3350
.sym 111138 spiflash_counter[1]
.sym 111139 sys_rst
.sym 111140 spiflash_counter[0]
.sym 111141 $abc$35911$n3366
.sym 111142 $abc$35911$n2996
.sym 111143 basesoc_dat_w[5]
.sym 111147 basesoc_dat_w[6]
.sym 111171 basesoc_dat_w[7]
.sym 111175 basesoc_dat_w[5]
.sym 111183 basesoc_dat_w[1]
.sym 111187 basesoc_ctrl_reset_reset_r
.sym 111203 basesoc_dat_w[4]
.sym 111207 basesoc_ctrl_reset_reset_r
.sym 111208 $abc$35911$n3274
.sym 111209 $abc$35911$n3311
.sym 111210 sys_rst
.sym 111211 $abc$35911$n3292
.sym 111212 $abc$35911$n3274
.sym 111213 sys_rst
.sym 111215 basesoc_dat_w[6]
.sym 111219 $abc$35911$n3275
.sym 111220 basesoc_we
.sym 111223 basesoc_dat_w[2]
.sym 111231 basesoc_dat_w[4]
.sym 111251 basesoc_dat_w[7]
.sym 111263 basesoc_ctrl_reset_reset_r
.sym 111283 array_muxed0[1]
.sym 111287 basesoc_adr[3]
.sym 111288 $abc$35911$n2875_1
.sym 111289 basesoc_adr[2]
.sym 111291 array_muxed0[0]
.sym 111295 basesoc_adr[1]
.sym 111296 basesoc_adr[0]
.sym 111299 array_muxed0[2]
.sym 111303 eventmanager_status_w[2]
.sym 111307 $abc$35911$n3369
.sym 111308 $abc$35911$n2875_1
.sym 111309 csrbankarray_csrbank2_dat0_w[5]
.sym 111311 $abc$35911$n2874_1
.sym 111312 $abc$35911$n3249
.sym 111313 basesoc_uart_rx_fifo_fifo_out_payload_data[5]
.sym 111315 $abc$35911$n2874_1
.sym 111316 $abc$35911$n3249
.sym 111317 basesoc_uart_rx_fifo_fifo_out_payload_data[6]
.sym 111319 eventmanager_status_w[2]
.sym 111320 eventsourceprocess2_old_trigger
.sym 111323 eventmanager_status_w[2]
.sym 111324 $abc$35911$n3202
.sym 111325 $abc$35911$n4954
.sym 111326 $abc$35911$n3315
.sym 111327 $abc$35911$n2874_1
.sym 111328 $abc$35911$n3249
.sym 111329 basesoc_uart_rx_fifo_fifo_out_payload_data[7]
.sym 111331 $abc$35911$n5273_1
.sym 111332 csrbankarray_interface1_bank_bus_dat_r[5]
.sym 111333 csrbankarray_interface2_bank_bus_dat_r[5]
.sym 111334 csrbankarray_interface5_bank_bus_dat_r[5]
.sym 111335 basesoc_picorv328[11]
.sym 111336 basesoc_picorv323[3]
.sym 111337 picorv32.mem_wordsize[1]
.sym 111343 $abc$35911$n2958
.sym 111355 basesoc_adr[3]
.sym 111356 $abc$35911$n2874_1
.sym 111359 eventmanager_pending_w[2]
.sym 111360 $abc$35911$n3199
.sym 111361 $abc$35911$n4955
.sym 111363 basesoc_dat_w[2]
.sym 111364 $abc$35911$n3324
.sym 111365 sys_rst
.sym 111366 $abc$35911$n2958
.sym 111367 eventmanager_status_w[1]
.sym 111368 $abc$35911$n3202
.sym 111369 $abc$35911$n4951
.sym 111370 $abc$35911$n3315
.sym 111379 $abc$35911$n2874_1
.sym 111380 $abc$35911$n3249
.sym 111381 basesoc_uart_rx_fifo_fifo_out_payload_data[3]
.sym 111383 basesoc_picorv328[12]
.sym 111384 basesoc_picorv323[4]
.sym 111385 picorv32.mem_wordsize[1]
.sym 111387 basesoc_we
.sym 111388 $abc$35911$n3220
.sym 111389 $abc$35911$n2875_1
.sym 111390 sys_rst
.sym 111391 csrbankarray_interface0_bank_bus_dat_r[1]
.sym 111392 csrbankarray_interface3_bank_bus_dat_r[1]
.sym 111393 csrbankarray_interface4_bank_bus_dat_r[1]
.sym 111394 csrbankarray_interface6_bank_bus_dat_r[1]
.sym 111399 $abc$35911$n3022
.sym 111403 $abc$35911$n2884_1
.sym 111404 $abc$35911$n4454_1
.sym 111405 basesoc_picorv327[4]
.sym 111406 basesoc_picorv323[4]
.sym 111407 $abc$35911$n2884_1
.sym 111408 $abc$35911$n4454_1
.sym 111409 basesoc_picorv327[0]
.sym 111410 basesoc_picorv323[0]
.sym 111411 basesoc_we
.sym 111412 $abc$35911$n3315
.sym 111413 $abc$35911$n2875_1
.sym 111414 sys_rst
.sym 111415 $abc$35911$n232
.sym 111416 basesoc_picorv32_trap
.sym 111419 $abc$35911$n4564_1
.sym 111420 $abc$35911$n4571_1
.sym 111427 $abc$35911$n3152_1
.sym 111428 $abc$35911$n4452_1
.sym 111429 $abc$35911$n4573_1
.sym 111430 $abc$35911$n4572
.sym 111431 basesoc_picorv327[2]
.sym 111432 $abc$35911$n3825_1
.sym 111433 $abc$35911$n3801
.sym 111435 $abc$35911$n4815
.sym 111436 $abc$35911$n4816
.sym 111437 picorv32.instr_sub
.sym 111438 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111439 basesoc_picorv327[12]
.sym 111440 $abc$35911$n3845
.sym 111441 $abc$35911$n3801
.sym 111443 basesoc_picorv327[15]
.sym 111444 basesoc_picorv328[15]
.sym 111447 $abc$35911$n4821
.sym 111448 $abc$35911$n4822
.sym 111449 picorv32.instr_sub
.sym 111450 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111451 $abc$35911$n4803
.sym 111452 $abc$35911$n4804
.sym 111453 picorv32.instr_sub
.sym 111454 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111455 basesoc_picorv327[9]
.sym 111456 $abc$35911$n3839
.sym 111457 $abc$35911$n3801
.sym 111459 $abc$35911$n4809
.sym 111460 $abc$35911$n4810
.sym 111461 picorv32.instr_sub
.sym 111462 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111463 $abc$35911$n3164
.sym 111464 $abc$35911$n3161
.sym 111465 $abc$35911$n3165
.sym 111466 $abc$35911$n3166
.sym 111467 basesoc_picorv327[3]
.sym 111468 basesoc_picorv323[3]
.sym 111469 basesoc_picorv327[7]
.sym 111470 basesoc_picorv323[7]
.sym 111471 basesoc_picorv327[5]
.sym 111472 basesoc_picorv323[5]
.sym 111475 $abc$35911$n3162_1
.sym 111476 basesoc_picorv327[12]
.sym 111477 basesoc_picorv328[12]
.sym 111478 $abc$35911$n3163
.sym 111479 basesoc_picorv327[19]
.sym 111480 basesoc_picorv328[19]
.sym 111481 basesoc_picorv327[28]
.sym 111482 basesoc_picorv328[28]
.sym 111483 basesoc_picorv327[13]
.sym 111484 basesoc_picorv328[13]
.sym 111485 basesoc_picorv327[14]
.sym 111486 basesoc_picorv328[14]
.sym 111487 basesoc_picorv327[2]
.sym 111488 basesoc_picorv323[2]
.sym 111491 $abc$35911$n4586_1
.sym 111492 $abc$35911$n4487
.sym 111493 $abc$35911$n4593
.sym 111495 $abc$35911$n3157_1
.sym 111496 $abc$35911$n4452_1
.sym 111497 $abc$35911$n4635
.sym 111498 $abc$35911$n4634
.sym 111499 $abc$35911$n2884_1
.sym 111500 $abc$35911$n4454_1
.sym 111501 basesoc_picorv327[11]
.sym 111502 basesoc_picorv328[11]
.sym 111503 $abc$35911$n3148
.sym 111504 $abc$35911$n3149_1
.sym 111505 $abc$35911$n3150_1
.sym 111506 $abc$35911$n3151
.sym 111507 basesoc_picorv327[11]
.sym 111508 basesoc_picorv328[11]
.sym 111511 $abc$35911$n3146
.sym 111512 $abc$35911$n3153
.sym 111513 $abc$35911$n3160_1
.sym 111514 $abc$35911$n3167_1
.sym 111515 basesoc_picorv327[16]
.sym 111516 basesoc_picorv328[16]
.sym 111517 basesoc_picorv327[31]
.sym 111518 basesoc_picorv328[31]
.sym 111519 basesoc_dat_w[4]
.sym 111523 $abc$35911$n3152_1
.sym 111524 basesoc_picorv327[1]
.sym 111525 basesoc_picorv323[1]
.sym 111526 $abc$35911$n3147_1
.sym 111527 picorv32.reg_out[6]
.sym 111528 picorv32.alu_out_q[6]
.sym 111529 picorv32.latched_stalu
.sym 111531 picorv32.reg_next_pc[12]
.sym 111532 picorv32.reg_out[12]
.sym 111533 $abc$35911$n3683
.sym 111535 $abc$35911$n4909
.sym 111536 $abc$35911$n5356
.sym 111537 $abc$35911$n3704
.sym 111538 $abc$35911$n2871_1
.sym 111539 basesoc_picorv327[4]
.sym 111540 basesoc_picorv323[4]
.sym 111543 csrbankarray_csrbank0_leds_out0_w[2]
.sym 111544 csrbankarray_csrbank0_buttons_ev_enable0_w[2]
.sym 111545 basesoc_adr[1]
.sym 111546 basesoc_adr[0]
.sym 111547 basesoc_picorv327[25]
.sym 111548 basesoc_picorv328[25]
.sym 111549 basesoc_picorv327[26]
.sym 111550 basesoc_picorv328[26]
.sym 111551 basesoc_dat_w[2]
.sym 111555 picorv32.reg_next_pc[6]
.sym 111556 $abc$35911$n3704
.sym 111557 $abc$35911$n3683
.sym 111558 $abc$35911$n3685
.sym 111560 picorv32.reg_pc[2]
.sym 111561 $abc$35911$n6631
.sym 111564 picorv32.reg_pc[3]
.sym 111566 $auto$alumacc.cc:474:replace_alu$5999.C[3]
.sym 111568 picorv32.reg_pc[4]
.sym 111570 $auto$alumacc.cc:474:replace_alu$5999.C[4]
.sym 111572 picorv32.reg_pc[5]
.sym 111574 $auto$alumacc.cc:474:replace_alu$5999.C[5]
.sym 111576 picorv32.reg_pc[6]
.sym 111578 $auto$alumacc.cc:474:replace_alu$5999.C[6]
.sym 111580 picorv32.reg_pc[7]
.sym 111582 $auto$alumacc.cc:474:replace_alu$5999.C[7]
.sym 111584 picorv32.reg_pc[8]
.sym 111586 $auto$alumacc.cc:474:replace_alu$5999.C[8]
.sym 111588 picorv32.reg_pc[9]
.sym 111590 $auto$alumacc.cc:474:replace_alu$5999.C[9]
.sym 111592 picorv32.reg_pc[10]
.sym 111594 $auto$alumacc.cc:474:replace_alu$5999.C[10]
.sym 111596 picorv32.reg_pc[11]
.sym 111598 $auto$alumacc.cc:474:replace_alu$5999.C[11]
.sym 111600 picorv32.reg_pc[12]
.sym 111602 $auto$alumacc.cc:474:replace_alu$5999.C[12]
.sym 111604 picorv32.reg_pc[13]
.sym 111606 $auto$alumacc.cc:474:replace_alu$5999.C[13]
.sym 111608 picorv32.reg_pc[14]
.sym 111610 $auto$alumacc.cc:474:replace_alu$5999.C[14]
.sym 111612 picorv32.reg_pc[15]
.sym 111614 $auto$alumacc.cc:474:replace_alu$5999.C[15]
.sym 111616 picorv32.reg_pc[16]
.sym 111618 $auto$alumacc.cc:474:replace_alu$5999.C[16]
.sym 111620 picorv32.reg_pc[17]
.sym 111622 $auto$alumacc.cc:474:replace_alu$5999.C[17]
.sym 111624 picorv32.reg_pc[18]
.sym 111626 $auto$alumacc.cc:474:replace_alu$5999.C[18]
.sym 111628 picorv32.reg_pc[19]
.sym 111630 $auto$alumacc.cc:474:replace_alu$5999.C[19]
.sym 111632 picorv32.reg_pc[20]
.sym 111634 $auto$alumacc.cc:474:replace_alu$5999.C[20]
.sym 111636 picorv32.reg_pc[21]
.sym 111638 $auto$alumacc.cc:474:replace_alu$5999.C[21]
.sym 111640 picorv32.reg_pc[22]
.sym 111642 $auto$alumacc.cc:474:replace_alu$5999.C[22]
.sym 111644 picorv32.reg_pc[23]
.sym 111646 $auto$alumacc.cc:474:replace_alu$5999.C[23]
.sym 111648 picorv32.reg_pc[24]
.sym 111650 $auto$alumacc.cc:474:replace_alu$5999.C[24]
.sym 111652 picorv32.reg_pc[25]
.sym 111654 $auto$alumacc.cc:474:replace_alu$5999.C[25]
.sym 111656 picorv32.reg_pc[26]
.sym 111658 $auto$alumacc.cc:474:replace_alu$5999.C[26]
.sym 111660 picorv32.reg_pc[27]
.sym 111662 $auto$alumacc.cc:474:replace_alu$5999.C[27]
.sym 111664 picorv32.reg_pc[28]
.sym 111666 $auto$alumacc.cc:474:replace_alu$5999.C[28]
.sym 111668 picorv32.reg_pc[29]
.sym 111670 $auto$alumacc.cc:474:replace_alu$5999.C[29]
.sym 111672 picorv32.reg_pc[30]
.sym 111674 $auto$alumacc.cc:474:replace_alu$5999.C[30]
.sym 111676 picorv32.reg_pc[31]
.sym 111678 $auto$alumacc.cc:474:replace_alu$5999.C[31]
.sym 111679 $abc$35911$n4909
.sym 111680 $abc$35911$n5370
.sym 111681 $abc$35911$n3732
.sym 111682 $abc$35911$n2871_1
.sym 111683 $abc$35911$n5354
.sym 111684 $abc$35911$n231
.sym 111685 $abc$35911$n4367
.sym 111686 $abc$35911$n4366_1
.sym 111687 $abc$35911$n4576
.sym 111691 picorv32.reg_next_pc[3]
.sym 111692 picorv32.irq_state[0]
.sym 111693 $abc$35911$n231
.sym 111694 $abc$35911$n5350
.sym 111695 $abc$35911$n3037
.sym 111696 picorv32.irq_state[1]
.sym 111697 $abc$35911$n3716_1
.sym 111698 $abc$35911$n2871_1
.sym 111699 $abc$35911$n4609
.sym 111703 picorv32.reg_next_pc[6]
.sym 111704 picorv32.irq_state[0]
.sym 111705 $abc$35911$n4370
.sym 111706 $abc$35911$n4369_1
.sym 111707 picorv32.reg_next_pc[9]
.sym 111708 picorv32.reg_out[9]
.sym 111709 $abc$35911$n3683
.sym 111711 picorv32.reg_next_pc[9]
.sym 111712 picorv32.irq_state[0]
.sym 111713 $abc$35911$n231
.sym 111714 $abc$35911$n5362
.sym 111715 $abc$35911$n4378_1
.sym 111716 $abc$35911$n4379
.sym 111719 $abc$35911$n3730
.sym 111720 $abc$35911$n4567
.sym 111721 $abc$35911$n3687
.sym 111723 $abc$35911$n3060
.sym 111724 $abc$35911$n4758
.sym 111725 $abc$35911$n3689
.sym 111726 $abc$35911$n4698
.sym 111727 picorv32.reg_next_pc[15]
.sym 111728 picorv32.irq_state[0]
.sym 111729 $abc$35911$n231
.sym 111730 $abc$35911$n5374
.sym 111731 $abc$35911$n3742
.sym 111732 $abc$35911$n4576
.sym 111733 $abc$35911$n3687
.sym 111735 $abc$35911$n4909
.sym 111736 $abc$35911$n5386
.sym 111737 $abc$35911$n3764_1
.sym 111738 $abc$35911$n2871_1
.sym 111739 picorv32.reg_next_pc[15]
.sym 111740 $abc$35911$n3740_1
.sym 111741 $abc$35911$n3683
.sym 111742 $abc$35911$n3685
.sym 111743 $abc$35911$n3060
.sym 111744 $abc$35911$n4756
.sym 111745 $abc$35911$n3689
.sym 111746 $abc$35911$n4696
.sym 111747 $abc$35911$n3060
.sym 111748 $abc$35911$n4759
.sym 111749 $abc$35911$n3689
.sym 111750 $abc$35911$n4699
.sym 111751 $abc$35911$n3060
.sym 111752 $abc$35911$n4746
.sym 111753 $abc$35911$n3689
.sym 111754 $abc$35911$n4537
.sym 111755 $abc$35911$n3016_1
.sym 111756 $abc$35911$n3689
.sym 111757 $abc$35911$n4540
.sym 111758 $abc$35911$n4537
.sym 111759 $abc$35911$n3738_1
.sym 111760 $abc$35911$n4573
.sym 111761 $abc$35911$n3687
.sym 111763 $abc$35911$n3688
.sym 111764 $abc$35911$n4537
.sym 111765 $abc$35911$n3687
.sym 111767 $abc$35911$n4747
.sym 111768 $abc$35911$n3016_1
.sym 111769 $abc$35911$n3060
.sym 111770 $abc$35911$n3694_1
.sym 111771 $abc$35911$n3687
.sym 111772 $abc$35911$n4540
.sym 111773 $abc$35911$n3693
.sym 111775 $abc$35911$n4624
.sym 111779 $abc$35911$n3770_1
.sym 111780 $abc$35911$n4597
.sym 111781 $abc$35911$n3687
.sym 111783 picorv32.cpu_state[4]
.sym 111784 basesoc_picorv327[11]
.sym 111785 picorv32.cpu_state[0]
.sym 111786 picorv32.irq_pending[11]
.sym 111787 $abc$35911$n5388
.sym 111788 $abc$35911$n231
.sym 111789 $abc$35911$n4418
.sym 111790 $abc$35911$n4417
.sym 111791 $abc$35911$n3685
.sym 111792 picorv32.reg_next_pc[26]
.sym 111793 $abc$35911$n3784_1
.sym 111795 basesoc_timer0_eventmanager_storage
.sym 111796 basesoc_timer0_eventmanager_pending_w
.sym 111797 picorv32.irq_pending[4]
.sym 111798 $abc$35911$n3681
.sym 111799 picorv32.reg_next_pc[22]
.sym 111800 picorv32.reg_out[22]
.sym 111801 $abc$35911$n3683
.sym 111803 picorv32.reg_next_pc[22]
.sym 111804 $abc$35911$n3768
.sym 111805 $abc$35911$n3683
.sym 111806 $abc$35911$n3685
.sym 111807 picorv32.irq_mask[4]
.sym 111808 picorv32.irq_state[1]
.sym 111809 picorv32.cpu_state[0]
.sym 111811 picorv32.irq_state[0]
.sym 111812 picorv32.reg_next_pc[22]
.sym 111813 $abc$35911$n3768
.sym 111814 $abc$35911$n2871_1
.sym 111815 picorv32.mem_do_rinst
.sym 111816 $abc$35911$n2911_1
.sym 111819 $abc$35911$n232
.sym 111820 basesoc_picorv32_trap
.sym 111823 picorv32.reg_next_pc[20]
.sym 111824 $abc$35911$n3760_1
.sym 111825 $abc$35911$n3683
.sym 111826 $abc$35911$n3685
.sym 111827 picorv32.mem_do_wdata
.sym 111828 $abc$35911$n3182
.sym 111829 $abc$35911$n3184
.sym 111830 $abc$35911$n3183
.sym 111831 $abc$35911$n3184
.sym 111832 $abc$35911$n2904
.sym 111833 $abc$35911$n3183
.sym 111834 $abc$35911$n3186
.sym 111835 picorv32.mem_do_wdata
.sym 111836 $abc$35911$n2904
.sym 111837 picorv32.mem_state[0]
.sym 111838 picorv32.mem_state[1]
.sym 111839 $abc$35911$n2904
.sym 111840 picorv32.mem_state[1]
.sym 111841 picorv32.mem_state[0]
.sym 111842 $abc$35911$n3181
.sym 111843 $abc$35911$n4909
.sym 111844 $abc$35911$n5384
.sym 111845 $abc$35911$n3760_1
.sym 111846 $abc$35911$n2871_1
.sym 111847 $abc$35911$n4411
.sym 111848 $abc$35911$n4412_1
.sym 111851 picorv32.decoded_rd[5]
.sym 111852 $abc$35911$n3016_1
.sym 111853 picorv32.cpu_state[0]
.sym 111854 $abc$35911$n3113
.sym 111855 $abc$35911$n3045
.sym 111856 picorv32.irq_state[1]
.sym 111857 $abc$35911$n3740_1
.sym 111858 $abc$35911$n2871_1
.sym 111859 $abc$35911$n3106
.sym 111860 picorv32.latched_rd[0]
.sym 111861 $abc$35911$n3105
.sym 111863 picorv32.irq_state[0]
.sym 111864 picorv32.reg_next_pc[20]
.sym 111865 $abc$35911$n3035
.sym 111866 picorv32.irq_state[1]
.sym 111867 $abc$35911$n3106
.sym 111868 picorv32.latched_rd[4]
.sym 111869 $abc$35911$n3108
.sym 111870 picorv32.decoded_rd[4]
.sym 111871 $abc$35911$n3106
.sym 111872 picorv32.latched_rd[3]
.sym 111873 $abc$35911$n3108
.sym 111874 picorv32.decoded_rd[3]
.sym 111875 $abc$35911$n4396
.sym 111876 $abc$35911$n4397
.sym 111879 $abc$35911$n3106
.sym 111880 picorv32.latched_rd[1]
.sym 111881 $abc$35911$n3108
.sym 111882 picorv32.decoded_rd[1]
.sym 111883 picorv32.cpu_state[3]
.sym 111884 $abc$35911$n6991
.sym 111885 picorv32.cpu_state[0]
.sym 111886 picorv32.irq_pending[6]
.sym 111887 $abc$35911$n3106
.sym 111888 picorv32.latched_rd[2]
.sym 111889 $abc$35911$n3108
.sym 111890 picorv32.decoded_rd[2]
.sym 111891 $abc$35911$n4129
.sym 111892 picorv32.cpuregs_rs1[6]
.sym 111893 $abc$35911$n4160_1
.sym 111894 $abc$35911$n4161
.sym 111895 picorv32.irq_mask[5]
.sym 111896 $abc$35911$n3409
.sym 111897 $abc$35911$n4153
.sym 111899 picorv32.irq_mask[5]
.sym 111900 picorv32.irq_state[1]
.sym 111901 picorv32.irq_pending[5]
.sym 111903 picorv32.irq_mask[6]
.sym 111904 picorv32.irq_state[1]
.sym 111905 picorv32.irq_pending[6]
.sym 111907 picorv32.cpu_state[4]
.sym 111908 basesoc_picorv327[5]
.sym 111909 picorv32.cpu_state[0]
.sym 111910 picorv32.irq_pending[5]
.sym 111911 $abc$35911$n3044
.sym 111912 $abc$35911$n3045
.sym 111913 $abc$35911$n3046_1
.sym 111914 $abc$35911$n3047_1
.sym 111915 $abc$35911$n3657
.sym 111916 $abc$35911$n3658
.sym 111919 picorv32.irq_pending[7]
.sym 111920 picorv32.irq_mask[7]
.sym 111923 basesoc_picorv327[13]
.sym 111924 picorv32.cpu_state[4]
.sym 111925 $abc$35911$n3409
.sym 111926 picorv32.irq_mask[13]
.sym 111927 picorv32.irq_pending[4]
.sym 111928 picorv32.irq_pending[5]
.sym 111929 picorv32.irq_pending[6]
.sym 111930 picorv32.irq_pending[7]
.sym 111931 picorv32.irq_pending[11]
.sym 111932 picorv32.irq_mask[11]
.sym 111935 picorv32.irq_pending[5]
.sym 111936 picorv32.irq_mask[5]
.sym 111939 picorv32.irq_mask[11]
.sym 111940 picorv32.irq_pending[11]
.sym 111943 picorv32.irq_pending[8]
.sym 111944 picorv32.irq_pending[9]
.sym 111945 picorv32.irq_pending[10]
.sym 111946 picorv32.irq_pending[11]
.sym 111947 picorv32.irq_pending[6]
.sym 111948 picorv32.irq_mask[6]
.sym 111951 picorv32.irq_mask[0]
.sym 111952 picorv32.irq_pending[0]
.sym 111953 $abc$35911$n3049_1
.sym 111954 $abc$35911$n3050_1
.sym 111955 picorv32.cpu_state[0]
.sym 111956 picorv32.irq_state[1]
.sym 111957 $abc$35911$n232
.sym 111959 $abc$35911$n3019
.sym 111960 $abc$35911$n3024
.sym 111961 $abc$35911$n3043_1
.sym 111962 $abc$35911$n3048_1
.sym 111963 picorv32.irq_mask[6]
.sym 111964 picorv32.irq_pending[6]
.sym 111965 picorv32.irq_mask[5]
.sym 111966 picorv32.irq_pending[5]
.sym 111967 $abc$35911$n3651_1
.sym 111968 $abc$35911$n3656
.sym 111969 $abc$35911$n3659
.sym 111970 $abc$35911$n3660
.sym 111971 $abc$35911$n232
.sym 111972 $abc$35911$n3409
.sym 111975 $abc$35911$n3034
.sym 111976 $abc$35911$n3035
.sym 111977 $abc$35911$n3036_1
.sym 111978 $abc$35911$n3037
.sym 111979 picorv32.irq_mask[23]
.sym 111980 picorv32.irq_pending[23]
.sym 111983 picorv32.irq_pending[10]
.sym 111984 picorv32.irq_mask[10]
.sym 111987 $abc$35911$n3025_1
.sym 111988 $abc$35911$n3028_1
.sym 111989 $abc$35911$n3033_1
.sym 111990 $abc$35911$n3038
.sym 111991 picorv32.irq_pending[9]
.sym 111992 picorv32.irq_mask[9]
.sym 111995 picorv32.irq_mask[9]
.sym 111996 picorv32.irq_pending[9]
.sym 111999 basesoc_picorv327[9]
.sym 112000 picorv32.cpu_state[4]
.sym 112001 $abc$35911$n3409
.sym 112002 picorv32.irq_mask[9]
.sym 112003 picorv32.irq_pending[23]
.sym 112004 picorv32.irq_mask[23]
.sym 112023 picorv32.cpuregs_rs1[17]
.sym 112035 picorv32.cpuregs_rs1[9]
.sym 112047 $abc$35911$n3366
.sym 112048 $abc$35911$n5803
.sym 112051 $abc$35911$n3366
.sym 112052 $abc$35911$n5805
.sym 112055 $abc$35911$n3366
.sym 112056 $abc$35911$n5809
.sym 112059 $abc$35911$n3366
.sym 112060 $abc$35911$n5807
.sym 112071 spiflash_counter[6]
.sym 112072 spiflash_counter[7]
.sym 112075 $abc$35911$n3350
.sym 112076 $abc$35911$n2832_1
.sym 112079 spiflash_counter[5]
.sym 112080 $abc$35911$n3357
.sym 112081 $abc$35911$n2831
.sym 112082 spiflash_counter[4]
.sym 112083 spiflash_counter[5]
.sym 112084 spiflash_counter[6]
.sym 112085 spiflash_counter[4]
.sym 112086 spiflash_counter[7]
.sym 112087 $abc$35911$n2833_1
.sym 112088 $abc$35911$n2831
.sym 112089 sys_rst
.sym 112091 spiflash_counter[0]
.sym 112092 $abc$35911$n2832_1
.sym 112095 $abc$35911$n2833_1
.sym 112096 spiflash_counter[0]
.sym 112099 spiflash_counter[5]
.sym 112100 spiflash_counter[4]
.sym 112101 $abc$35911$n2831
.sym 112102 $abc$35911$n3357
.sym 112107 basesoc_dat_w[1]
.sym 112111 $abc$35911$n3286
.sym 112112 $abc$35911$n3274
.sym 112113 sys_rst
.sym 112123 basesoc_dat_w[5]
.sym 112127 basesoc_ctrl_reset_reset_r
.sym 112131 basesoc_dat_w[6]
.sym 112135 basesoc_timer0_value[24]
.sym 112139 $abc$35911$n4796
.sym 112140 basesoc_timer0_value_status[24]
.sym 112141 $abc$35911$n3283
.sym 112142 basesoc_timer0_reload_storage[0]
.sym 112143 $abc$35911$n4806_1
.sym 112144 basesoc_timer0_eventmanager_status_w
.sym 112145 $abc$35911$n4797_1
.sym 112146 $abc$35911$n4795_1
.sym 112147 basesoc_timer0_value[25]
.sym 112151 basesoc_timer0_value[30]
.sym 112155 basesoc_timer0_reload_storage[22]
.sym 112156 $abc$35911$n5995
.sym 112157 basesoc_timer0_eventmanager_status_w
.sym 112159 $abc$35911$n4796
.sym 112160 basesoc_timer0_value_status[30]
.sym 112163 basesoc_timer0_value[16]
.sym 112167 $abc$35911$n5456_1
.sym 112168 $abc$35911$n5457
.sym 112169 $abc$35911$n4799
.sym 112170 $abc$35911$n3275
.sym 112171 $abc$35911$n4805
.sym 112172 basesoc_timer0_value_status[16]
.sym 112173 $abc$35911$n3311
.sym 112174 basesoc_timer0_eventmanager_pending_w
.sym 112175 basesoc_timer0_load_storage[22]
.sym 112176 $abc$35911$n5057_1
.sym 112177 basesoc_timer0_en_storage
.sym 112179 $abc$35911$n3280
.sym 112180 basesoc_timer0_load_storage[22]
.sym 112181 basesoc_timer0_reload_storage[22]
.sym 112182 $abc$35911$n3289
.sym 112183 basesoc_timer0_load_storage[30]
.sym 112184 $abc$35911$n5073_1
.sym 112185 basesoc_timer0_en_storage
.sym 112187 $abc$35911$n5474_1
.sym 112188 $abc$35911$n5473
.sym 112189 $abc$35911$n4859
.sym 112190 $abc$35911$n3275
.sym 112191 basesoc_timer0_load_storage[16]
.sym 112192 $abc$35911$n5045
.sym 112193 basesoc_timer0_en_storage
.sym 112195 basesoc_timer0_reload_storage[30]
.sym 112196 $abc$35911$n6019
.sym 112197 basesoc_timer0_eventmanager_status_w
.sym 112199 basesoc_adr[4]
.sym 112200 $abc$35911$n3196
.sym 112201 basesoc_adr[3]
.sym 112202 basesoc_adr[2]
.sym 112203 basesoc_adr[4]
.sym 112204 $abc$35911$n3193
.sym 112207 basesoc_timer0_load_storage[24]
.sym 112208 $abc$35911$n2873
.sym 112209 basesoc_adr[4]
.sym 112210 $abc$35911$n5455
.sym 112211 basesoc_ctrl_reset_reset_r
.sym 112215 basesoc_adr[4]
.sym 112216 $abc$35911$n3287
.sym 112219 basesoc_timer0_reload_storage[24]
.sym 112220 $abc$35911$n3193
.sym 112221 basesoc_timer0_eventmanager_storage
.sym 112222 basesoc_adr[4]
.sym 112223 basesoc_adr[4]
.sym 112224 $abc$35911$n3201
.sym 112227 basesoc_adr[4]
.sym 112228 $abc$35911$n3199
.sym 112229 basesoc_adr[3]
.sym 112230 basesoc_adr[2]
.sym 112231 basesoc_we
.sym 112232 $abc$35911$n3352
.sym 112233 $abc$35911$n3199
.sym 112234 sys_rst
.sym 112235 basesoc_adr[4]
.sym 112236 basesoc_adr[2]
.sym 112237 basesoc_adr[3]
.sym 112238 $abc$35911$n3199
.sym 112239 basesoc_adr[4]
.sym 112240 basesoc_adr[2]
.sym 112241 basesoc_adr[3]
.sym 112242 $abc$35911$n3202
.sym 112247 $abc$35911$n4796
.sym 112248 basesoc_timer0_value_status[25]
.sym 112251 basesoc_adr[4]
.sym 112252 basesoc_adr[2]
.sym 112253 basesoc_adr[3]
.sym 112254 $abc$35911$n3196
.sym 112255 $abc$35911$n3274
.sym 112256 $abc$35911$n3296
.sym 112257 sys_rst
.sym 112259 basesoc_ctrl_reset_reset_r
.sym 112263 csrbankarray_interface4_bank_bus_dat_r[6]
.sym 112264 csrbankarray_interface5_bank_bus_dat_r[6]
.sym 112265 csrbankarray_interface6_bank_bus_dat_r[6]
.sym 112267 csrbankarray_interface4_bank_bus_dat_r[7]
.sym 112268 csrbankarray_interface5_bank_bus_dat_r[7]
.sym 112269 csrbankarray_interface6_bank_bus_dat_r[7]
.sym 112271 basesoc_we
.sym 112272 $abc$35911$n3315
.sym 112273 $abc$35911$n3196
.sym 112274 sys_rst
.sym 112275 $abc$35911$n4774_1
.sym 112276 $abc$35911$n4773_1
.sym 112277 $abc$35911$n3220
.sym 112279 basesoc_adr[1]
.sym 112280 basesoc_adr[0]
.sym 112283 $abc$35911$n3369
.sym 112284 $abc$35911$n2875_1
.sym 112285 csrbankarray_csrbank2_dat0_w[7]
.sym 112287 basesoc_adr[2]
.sym 112288 $abc$35911$n2875_1
.sym 112291 csrbankarray_interface1_bank_bus_dat_r[7]
.sym 112292 csrbankarray_interface2_bank_bus_dat_r[7]
.sym 112293 $abc$35911$n5321_1
.sym 112295 basesoc_picorv323[9]
.sym 112296 basesoc_picorv328[25]
.sym 112297 $abc$35911$n3529
.sym 112303 basesoc_picorv323[8]
.sym 112304 basesoc_picorv328[24]
.sym 112305 $abc$35911$n3529
.sym 112315 basesoc_picorv323[6]
.sym 112316 basesoc_picorv328[22]
.sym 112317 $abc$35911$n3529
.sym 112327 basesoc_uart_phy_storage[23]
.sym 112328 basesoc_uart_phy_storage[7]
.sym 112329 basesoc_adr[1]
.sym 112330 basesoc_adr[0]
.sym 112335 basesoc_picorv328[10]
.sym 112336 basesoc_picorv323[2]
.sym 112337 picorv32.mem_wordsize[1]
.sym 112339 $abc$35911$n3236
.sym 112340 basesoc_uart_phy_rx
.sym 112341 basesoc_uart_phy_uart_clk_rxen
.sym 112342 basesoc_uart_phy_rx_busy
.sym 112347 basesoc_picorv328[8]
.sym 112348 basesoc_picorv323[0]
.sym 112349 picorv32.mem_wordsize[1]
.sym 112359 $abc$35911$n2884_1
.sym 112360 $abc$35911$n4454_1
.sym 112361 basesoc_picorv327[5]
.sym 112362 basesoc_picorv323[5]
.sym 112363 $abc$35911$n2884_1
.sym 112364 $abc$35911$n4454_1
.sym 112365 basesoc_picorv327[6]
.sym 112366 basesoc_picorv323[6]
.sym 112367 $abc$35911$n4452_1
.sym 112368 basesoc_picorv327[0]
.sym 112369 basesoc_picorv323[0]
.sym 112371 $abc$35911$n4594_1
.sym 112372 $abc$35911$n4596
.sym 112373 $abc$35911$n4595_1
.sym 112375 basesoc_picorv327[20]
.sym 112376 $abc$35911$n3861
.sym 112377 $abc$35911$n3801
.sym 112379 $abc$35911$n4451
.sym 112380 $abc$35911$n4455
.sym 112381 $abc$35911$n4453
.sym 112383 $abc$35911$n4452_1
.sym 112384 basesoc_picorv327[6]
.sym 112385 basesoc_picorv323[6]
.sym 112387 $abc$35911$n3148
.sym 112388 $abc$35911$n4452_1
.sym 112389 $abc$35911$n4584
.sym 112390 $abc$35911$n4583_1
.sym 112391 basesoc_picorv328[15]
.sym 112395 $abc$35911$n3588
.sym 112396 picorv32.decoded_imm[5]
.sym 112397 picorv32.is_lui_auipc_jal
.sym 112398 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112399 $abc$35911$n3586_1
.sym 112400 picorv32.decoded_imm[4]
.sym 112401 picorv32.is_lui_auipc_jal
.sym 112402 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112403 $abc$35911$n3592_1
.sym 112404 picorv32.decoded_imm[7]
.sym 112405 picorv32.is_lui_auipc_jal
.sym 112406 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112407 basesoc_picorv323[1]
.sym 112411 basesoc_picorv323[3]
.sym 112415 $abc$35911$n4812
.sym 112416 $abc$35911$n4813
.sym 112417 picorv32.instr_sub
.sym 112418 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112419 $abc$35911$n3582
.sym 112420 picorv32.decoded_imm[2]
.sym 112421 picorv32.is_lui_auipc_jal
.sym 112422 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112423 $abc$35911$n3580
.sym 112424 picorv32.decoded_imm[1]
.sym 112425 picorv32.is_lui_auipc_jal
.sym 112426 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112427 $abc$35911$n3608_1
.sym 112428 picorv32.decoded_imm[15]
.sym 112429 picorv32.is_lui_auipc_jal
.sym 112430 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112431 basesoc_picorv323[6]
.sym 112435 basesoc_picorv328[12]
.sym 112439 basesoc_picorv328[11]
.sym 112443 $abc$35911$n4839
.sym 112444 $abc$35911$n4840
.sym 112445 picorv32.instr_sub
.sym 112446 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112447 $abc$35911$n3584_1
.sym 112448 picorv32.decoded_imm[3]
.sym 112449 picorv32.is_lui_auipc_jal
.sym 112450 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112451 $abc$35911$n4827
.sym 112452 $abc$35911$n4828
.sym 112453 picorv32.instr_sub
.sym 112454 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112455 basesoc_uart_phy_storage[30]
.sym 112456 basesoc_uart_phy_storage[14]
.sym 112457 basesoc_adr[0]
.sym 112458 basesoc_adr[1]
.sym 112459 basesoc_picorv328[8]
.sym 112463 $abc$35911$n3600
.sym 112464 picorv32.decoded_imm[11]
.sym 112465 picorv32.is_lui_auipc_jal
.sym 112466 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112467 $abc$35911$n3168
.sym 112468 $abc$35911$n3169
.sym 112469 $abc$35911$n3170
.sym 112470 $abc$35911$n3171
.sym 112471 basesoc_picorv328[18]
.sym 112475 basesoc_uart_phy_storage[31]
.sym 112476 basesoc_uart_phy_storage[15]
.sym 112477 basesoc_adr[0]
.sym 112478 basesoc_adr[1]
.sym 112479 basesoc_picorv328[16]
.sym 112483 $abc$35911$n3590_1
.sym 112484 picorv32.decoded_imm[6]
.sym 112485 picorv32.is_lui_auipc_jal
.sym 112486 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112487 basesoc_picorv328[22]
.sym 112491 basesoc_picorv327[9]
.sym 112492 basesoc_picorv328[9]
.sym 112493 basesoc_picorv327[23]
.sym 112494 basesoc_picorv328[23]
.sym 112495 picorv32.reg_next_pc[6]
.sym 112496 picorv32.reg_out[6]
.sym 112497 $abc$35911$n3683
.sym 112499 basesoc_picorv328[23]
.sym 112503 $abc$35911$n3594
.sym 112504 picorv32.decoded_imm[8]
.sym 112505 picorv32.is_lui_auipc_jal
.sym 112506 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112507 basesoc_picorv327[0]
.sym 112508 basesoc_picorv323[0]
.sym 112509 basesoc_picorv327[6]
.sym 112510 basesoc_picorv323[6]
.sym 112511 basesoc_picorv327[24]
.sym 112512 basesoc_picorv328[24]
.sym 112513 basesoc_picorv328[27]
.sym 112514 basesoc_picorv327[27]
.sym 112515 basesoc_picorv328[20]
.sym 112519 $abc$35911$n4251
.sym 112520 $abc$35911$n3392_1
.sym 112521 $abc$35911$n3884_1
.sym 112523 $abc$35911$n3899
.sym 112524 picorv32.reg_pc[5]
.sym 112527 $abc$35911$n3899
.sym 112528 picorv32.reg_pc[7]
.sym 112531 basesoc_picorv327[0]
.sym 112532 $abc$35911$n3887_1
.sym 112533 $abc$35911$n3882_1
.sym 112534 $abc$35911$n3883
.sym 112535 picorv32.instr_bne
.sym 112536 picorv32.instr_beq
.sym 112537 $abc$35911$n3145
.sym 112538 $abc$35911$n3172_1
.sym 112539 $abc$35911$n232
.sym 112540 picorv32.cpu_state[2]
.sym 112544 basesoc_picorv327[0]
.sym 112545 picorv32.decoded_imm[0]
.sym 112547 basesoc_picorv327[0]
.sym 112548 $abc$35911$n4251
.sym 112549 $abc$35911$n3399_1
.sym 112550 picorv32.cpu_state[5]
.sym 112551 $abc$35911$n4549
.sym 112555 $abc$35911$n4543
.sym 112559 $abc$35911$n4561
.sym 112563 $abc$35911$n4570
.sym 112567 picorv32.is_lui_auipc_jal
.sym 112568 picorv32.cpuregs_rs1[5]
.sym 112569 $abc$35911$n3919
.sym 112570 picorv32.cpu_state[2]
.sym 112571 $abc$35911$n4546
.sym 112575 $abc$35911$n4564
.sym 112579 picorv32.is_lui_auipc_jal
.sym 112580 picorv32.cpuregs_rs1[7]
.sym 112581 $abc$35911$n3933
.sym 112582 picorv32.cpu_state[2]
.sym 112583 picorv32.reg_out[4]
.sym 112584 picorv32.alu_out_q[4]
.sym 112585 picorv32.latched_stalu
.sym 112587 $abc$35911$n5352
.sym 112588 $abc$35911$n231
.sym 112589 $abc$35911$n4364
.sym 112590 $abc$35911$n4363_1
.sym 112591 picorv32.reg_next_pc[18]
.sym 112592 picorv32.irq_state[0]
.sym 112593 $abc$35911$n231
.sym 112594 $abc$35911$n5380
.sym 112595 picorv32.irq_state[0]
.sym 112596 picorv32.reg_next_pc[5]
.sym 112597 $abc$35911$n3700_1
.sym 112598 $abc$35911$n2871_1
.sym 112599 picorv32.reg_next_pc[23]
.sym 112600 picorv32.irq_state[0]
.sym 112601 $abc$35911$n231
.sym 112602 $abc$35911$n5390
.sym 112603 picorv32.irq_state[1]
.sym 112604 $abc$35911$n3034
.sym 112605 $abc$35911$n231
.sym 112606 $abc$35911$n5364
.sym 112607 picorv32.reg_next_pc[4]
.sym 112608 $abc$35911$n3696
.sym 112609 picorv32.irq_state[0]
.sym 112610 $abc$35911$n3683
.sym 112611 picorv32.irq_state[0]
.sym 112612 picorv32.reg_next_pc[4]
.sym 112613 $abc$35911$n3696
.sym 112614 $abc$35911$n2871_1
.sym 112615 $abc$35911$n3698_1
.sym 112616 $abc$35911$n4543
.sym 112617 $abc$35911$n3687
.sym 112619 $abc$35911$n3060
.sym 112620 $abc$35911$n4749
.sym 112621 $abc$35911$n3689
.sym 112622 $abc$35911$n4689
.sym 112623 $abc$35911$n3060
.sym 112624 $abc$35911$n4748
.sym 112625 $abc$35911$n3689
.sym 112626 $abc$35911$n4688
.sym 112627 $abc$35911$n3706
.sym 112628 $abc$35911$n4549
.sym 112629 $abc$35911$n3687
.sym 112631 $abc$35911$n4597
.sym 112635 $abc$35911$n4558
.sym 112639 $abc$35911$n4537
.sym 112643 $abc$35911$n3702
.sym 112644 $abc$35911$n4546
.sym 112645 $abc$35911$n3687
.sym 112647 $abc$35911$n4615
.sym 112651 $abc$35911$n4612
.sym 112655 $abc$35911$n4621
.sym 112659 $abc$35911$n3718
.sym 112660 $abc$35911$n4558
.sym 112661 $abc$35911$n3687
.sym 112663 $abc$35911$n3060
.sym 112664 $abc$35911$n4753
.sym 112665 $abc$35911$n3689
.sym 112666 $abc$35911$n4693
.sym 112667 $abc$35911$n3726
.sym 112668 $abc$35911$n4564
.sym 112669 $abc$35911$n3687
.sym 112671 picorv32.reg_next_pc[9]
.sym 112672 $abc$35911$n3716_1
.sym 112673 $abc$35911$n3683
.sym 112674 $abc$35911$n3685
.sym 112675 $abc$35911$n3060
.sym 112676 $abc$35911$n4755
.sym 112677 $abc$35911$n3689
.sym 112678 $abc$35911$n4695
.sym 112679 $abc$35911$n3060
.sym 112680 $abc$35911$n4757
.sym 112681 $abc$35911$n3689
.sym 112682 $abc$35911$n4697
.sym 112683 $abc$35911$n3734
.sym 112684 $abc$35911$n4570
.sym 112685 $abc$35911$n3687
.sym 112687 $abc$35911$n3060
.sym 112688 $abc$35911$n4754
.sym 112689 $abc$35911$n3689
.sym 112690 $abc$35911$n4694
.sym 112691 $abc$35911$n3722
.sym 112692 $abc$35911$n4561
.sym 112693 $abc$35911$n3687
.sym 112695 $abc$35911$n3750
.sym 112696 $abc$35911$n4582
.sym 112697 $abc$35911$n3687
.sym 112699 $abc$35911$n3746
.sym 112700 $abc$35911$n4579
.sym 112701 $abc$35911$n3687
.sym 112703 $abc$35911$n3060
.sym 112704 $abc$35911$n4760
.sym 112705 $abc$35911$n3689
.sym 112706 $abc$35911$n4700
.sym 112707 $abc$35911$n3060
.sym 112708 $abc$35911$n4761
.sym 112709 $abc$35911$n3689
.sym 112710 $abc$35911$n4701
.sym 112711 $abc$35911$n3058
.sym 112712 $abc$35911$n3649
.sym 112713 $abc$35911$n3016_1
.sym 112715 $abc$35911$n3754
.sym 112716 $abc$35911$n4585
.sym 112717 $abc$35911$n3687
.sym 112719 $abc$35911$n3649
.sym 112720 $abc$35911$n3057
.sym 112723 $abc$35911$n3060
.sym 112724 $abc$35911$n4766
.sym 112725 $abc$35911$n3689
.sym 112726 $abc$35911$n4706
.sym 112727 $abc$35911$n3060
.sym 112728 $abc$35911$n4762
.sym 112729 $abc$35911$n3689
.sym 112730 $abc$35911$n4702
.sym 112731 $abc$35911$n3060
.sym 112732 $abc$35911$n4767
.sym 112733 $abc$35911$n3689
.sym 112734 $abc$35911$n4707
.sym 112735 $abc$35911$n3060
.sym 112736 $abc$35911$n4764
.sym 112737 $abc$35911$n3689
.sym 112738 $abc$35911$n4704
.sym 112739 $abc$35911$n3774_1
.sym 112740 $abc$35911$n4600
.sym 112741 $abc$35911$n3687
.sym 112743 $abc$35911$n3794_1
.sym 112744 $abc$35911$n4615
.sym 112745 $abc$35911$n3687
.sym 112747 $abc$35911$n3790_1
.sym 112748 $abc$35911$n4612
.sym 112749 $abc$35911$n3687
.sym 112751 $abc$35911$n3806
.sym 112752 $abc$35911$n4624
.sym 112753 $abc$35911$n3687
.sym 112755 $abc$35911$n3762_1
.sym 112756 $abc$35911$n4591
.sym 112757 $abc$35911$n3687
.sym 112759 $abc$35911$n3685
.sym 112760 picorv32.reg_next_pc[27]
.sym 112761 $abc$35911$n3788_1
.sym 112763 $abc$35911$n3786_1
.sym 112764 $abc$35911$n4609
.sym 112765 $abc$35911$n3687
.sym 112767 picorv32.reg_next_pc[27]
.sym 112768 picorv32.irq_state[0]
.sym 112769 $abc$35911$n231
.sym 112770 $abc$35911$n5398
.sym 112771 $abc$35911$n3802_1
.sym 112772 $abc$35911$n4621
.sym 112773 $abc$35911$n3687
.sym 112775 picorv32.reg_next_pc[20]
.sym 112776 picorv32.reg_out[20]
.sym 112777 $abc$35911$n3683
.sym 112779 picorv32.decoded_rs2[4]
.sym 112780 $abc$35911$n3586_1
.sym 112781 picorv32.is_slli_srli_srai
.sym 112783 $abc$35911$n4155
.sym 112784 $abc$35911$n4159
.sym 112787 picorv32.irq_mask[4]
.sym 112788 picorv32.irq_state[1]
.sym 112789 picorv32.irq_pending[4]
.sym 112791 picorv32.decoded_rs2[1]
.sym 112792 $abc$35911$n3580
.sym 112793 picorv32.is_slli_srli_srai
.sym 112795 $abc$35911$n3685
.sym 112796 picorv32.reg_next_pc[30]
.sym 112797 $abc$35911$n3800
.sym 112799 picorv32.decoded_rs2[2]
.sym 112800 $abc$35911$n3582
.sym 112801 picorv32.is_slli_srli_srai
.sym 112803 picorv32.decoded_rs2[3]
.sym 112804 $abc$35911$n3584_1
.sym 112805 picorv32.is_slli_srli_srai
.sym 112807 $abc$35911$n5404
.sym 112808 $abc$35911$n231
.sym 112809 $abc$35911$n4443
.sym 112810 $abc$35911$n4444_1
.sym 112811 $abc$35911$n5396
.sym 112812 $abc$35911$n231
.sym 112813 $abc$35911$n4430_1
.sym 112814 $abc$35911$n4431_1
.sym 112815 picorv32.reg_out[30]
.sym 112816 picorv32.alu_out_q[30]
.sym 112817 picorv32.latched_stalu
.sym 112818 $abc$35911$n2871_1
.sym 112819 picorv32.reg_out[30]
.sym 112820 picorv32.alu_out_q[30]
.sym 112821 picorv32.latched_stalu
.sym 112822 $abc$35911$n3683
.sym 112823 picorv32.irq_state[0]
.sym 112824 picorv32.reg_next_pc[30]
.sym 112825 $abc$35911$n3042
.sym 112826 picorv32.irq_state[1]
.sym 112827 picorv32.reg_next_pc[30]
.sym 112828 picorv32.reg_out[30]
.sym 112829 $abc$35911$n3683
.sym 112831 picorv32.irq_state[0]
.sym 112832 picorv32.reg_next_pc[26]
.sym 112833 $abc$35911$n3041
.sym 112834 picorv32.irq_state[1]
.sym 112835 picorv32.decoded_rs2[0]
.sym 112836 $abc$35911$n3576
.sym 112837 picorv32.is_slli_srli_srai
.sym 112839 picorv32.irq_mask[0]
.sym 112840 picorv32.cpuregs_rs1[0]
.sym 112841 picorv32.instr_maskirq
.sym 112842 picorv32.cpu_state[2]
.sym 112843 picorv32.cpuregs_rs1[1]
.sym 112847 picorv32.irq_mask[0]
.sym 112848 picorv32.irq_state[1]
.sym 112849 picorv32.irq_pending[0]
.sym 112851 picorv32.cpu_state[3]
.sym 112852 $abc$35911$n6987
.sym 112853 picorv32.cpu_state[0]
.sym 112854 picorv32.irq_pending[0]
.sym 112855 picorv32.cpuregs_rs1[11]
.sym 112856 picorv32.irq_mask[11]
.sym 112857 picorv32.instr_maskirq
.sym 112858 picorv32.cpu_state[2]
.sym 112859 basesoc_picorv327[0]
.sym 112860 picorv32.cpu_state[4]
.sym 112861 $abc$35911$n4110
.sym 112862 $abc$35911$n4111
.sym 112865 picorv32.decoded_imm[0]
.sym 112867 picorv32.irq_mask[1]
.sym 112868 picorv32.cpuregs_rs1[1]
.sym 112869 picorv32.instr_maskirq
.sym 112870 picorv32.cpu_state[2]
.sym 112871 picorv32.cpuregs_rs1[8]
.sym 112875 picorv32.cpu_state[3]
.sym 112876 $abc$35911$n6998
.sym 112877 picorv32.cpu_state[0]
.sym 112878 picorv32.irq_pending[13]
.sym 112879 picorv32.cpuregs_rs1[7]
.sym 112883 picorv32.irq_mask[7]
.sym 112884 picorv32.irq_pending[7]
.sym 112885 picorv32.irq_mask[4]
.sym 112886 picorv32.irq_pending[4]
.sym 112887 $abc$35911$n4129
.sym 112888 picorv32.cpuregs_rs1[13]
.sym 112889 $abc$35911$n4210
.sym 112890 $abc$35911$n4211
.sym 112891 picorv32.cpuregs_rs1[4]
.sym 112895 picorv32.irq_mask[1]
.sym 112896 picorv32.irq_pending[1]
.sym 112897 $abc$35911$n3021_1
.sym 112898 $abc$35911$n3022_1
.sym 112899 picorv32.irq_mask[8]
.sym 112900 picorv32.irq_pending[8]
.sym 112903 picorv32.irq_pending[20]
.sym 112904 picorv32.irq_pending[21]
.sym 112905 picorv32.irq_pending[22]
.sym 112906 picorv32.irq_pending[23]
.sym 112907 picorv32.irq_pending[20]
.sym 112908 picorv32.irq_mask[20]
.sym 112911 picorv32.irq_pending[21]
.sym 112912 picorv32.irq_mask[21]
.sym 112915 picorv32.irq_mask[18]
.sym 112916 picorv32.irq_pending[18]
.sym 112917 $abc$35911$n3023
.sym 112918 $abc$35911$n3020
.sym 112919 picorv32.irq_mask[20]
.sym 112920 picorv32.irq_pending[20]
.sym 112923 picorv32.irq_mask[22]
.sym 112924 picorv32.irq_state[1]
.sym 112925 picorv32.irq_pending[22]
.sym 112927 picorv32.irq_pending[22]
.sym 112928 picorv32.irq_mask[22]
.sym 112931 picorv32.irq_pending[8]
.sym 112932 picorv32.irq_mask[8]
.sym 112935 picorv32.irq_mask[26]
.sym 112936 picorv32.irq_pending[26]
.sym 112939 $abc$35911$n3039
.sym 112940 $abc$35911$n3040
.sym 112941 $abc$35911$n3041
.sym 112942 $abc$35911$n3042
.sym 112943 picorv32.irq_mask[10]
.sym 112944 picorv32.irq_pending[10]
.sym 112947 picorv32.cpuregs_rs1[23]
.sym 112951 picorv32.cpuregs_rs1[26]
.sym 112955 $abc$35911$n3652
.sym 112956 $abc$35911$n3653
.sym 112957 $abc$35911$n3654
.sym 112958 $abc$35911$n3655
.sym 112959 picorv32.cpuregs_rs1[18]
.sym 112963 picorv32.cpuregs_rs1[5]
.sym 112967 picorv32.irq_pending[30]
.sym 112968 picorv32.irq_mask[30]
.sym 112979 picorv32.irq_pending[17]
.sym 112980 picorv32.irq_mask[17]
.sym 112983 picorv32.irq_mask[17]
.sym 112984 picorv32.irq_pending[17]
.sym 112987 picorv32.irq_mask[30]
.sym 112988 picorv32.irq_pending[30]
.sym 113015 basesoc_timer0_eventmanager_status_w
.sym 113016 basesoc_timer0_zero_old_trigger
.sym 113023 basesoc_timer0_eventmanager_status_w
.sym 113027 spram_dataout01[9]
.sym 113028 spram_dataout11[9]
.sym 113029 array_muxed0[14]
.sym 113030 slave_sel_r[2]
.sym 113043 $abc$35911$n4801_1
.sym 113044 basesoc_timer0_value_status[15]
.sym 113047 basesoc_dat_w[3]
.sym 113059 basesoc_dat_w[5]
.sym 113063 basesoc_timer0_value[31]
.sym 113067 basesoc_timer0_reload_storage[15]
.sym 113068 $abc$35911$n3286
.sym 113069 $abc$35911$n4872_1
.sym 113070 $abc$35911$n4871
.sym 113071 $abc$35911$n4796
.sym 113072 basesoc_timer0_value_status[29]
.sym 113073 $abc$35911$n3289
.sym 113074 basesoc_timer0_reload_storage[21]
.sym 113075 basesoc_timer0_value[29]
.sym 113079 $abc$35911$n4801_1
.sym 113080 basesoc_timer0_value_status[14]
.sym 113081 $abc$35911$n3286
.sym 113082 basesoc_timer0_reload_storage[14]
.sym 113083 $abc$35911$n4796
.sym 113084 basesoc_timer0_value_status[31]
.sym 113085 $abc$35911$n3289
.sym 113086 basesoc_timer0_reload_storage[23]
.sym 113087 $abc$35911$n3289
.sym 113088 $abc$35911$n3274
.sym 113089 sys_rst
.sym 113091 basesoc_timer0_value[0]
.sym 113095 basesoc_dat_w[1]
.sym 113100 basesoc_timer0_value[0]
.sym 113102 $PACKER_VCC_NET
.sym 113103 basesoc_timer0_reload_storage[0]
.sym 113104 $abc$35911$n5929
.sym 113105 basesoc_timer0_eventmanager_status_w
.sym 113107 $abc$35911$n5472_1
.sym 113108 basesoc_adr[4]
.sym 113109 $abc$35911$n4864_1
.sym 113110 $abc$35911$n4867_1
.sym 113111 basesoc_ctrl_reset_reset_r
.sym 113115 basesoc_timer0_reload_storage[16]
.sym 113116 $abc$35911$n5977
.sym 113117 basesoc_timer0_eventmanager_status_w
.sym 113119 basesoc_timer0_reload_storage[29]
.sym 113120 $abc$35911$n3292
.sym 113121 $abc$35911$n4850
.sym 113122 $abc$35911$n4851_1
.sym 113123 $abc$35911$n4798_1
.sym 113124 basesoc_timer0_value_status[0]
.sym 113125 $abc$35911$n3280
.sym 113126 basesoc_timer0_load_storage[16]
.sym 113127 basesoc_timer0_reload_storage[30]
.sym 113128 $abc$35911$n3292
.sym 113129 $abc$35911$n4860_1
.sym 113130 $abc$35911$n4861_1
.sym 113131 basesoc_picorv323[12]
.sym 113135 basesoc_adr[4]
.sym 113136 $abc$35911$n2874_1
.sym 113137 basesoc_adr[3]
.sym 113139 basesoc_adr[4]
.sym 113140 $abc$35911$n3195
.sym 113143 $abc$35911$n2873
.sym 113144 basesoc_timer0_load_storage[30]
.sym 113145 basesoc_timer0_load_storage[6]
.sym 113146 $abc$35911$n3195
.sym 113147 basesoc_picorv323[11]
.sym 113151 basesoc_adr[4]
.sym 113152 $abc$35911$n3284
.sym 113155 $abc$35911$n2873
.sym 113156 basesoc_timer0_load_storage[29]
.sym 113157 basesoc_timer0_reload_storage[13]
.sym 113158 $abc$35911$n3287
.sym 113159 $abc$35911$n3280
.sym 113160 basesoc_timer0_load_storage[17]
.sym 113161 basesoc_timer0_reload_storage[25]
.sym 113162 $abc$35911$n3292
.sym 113163 basesoc_adr[4]
.sym 113164 $abc$35911$n3290
.sym 113167 basesoc_adr[4]
.sym 113168 $abc$35911$n2873
.sym 113169 $abc$35911$n3274
.sym 113170 sys_rst
.sym 113171 sys_rst
.sym 113172 basesoc_timer0_value[0]
.sym 113173 basesoc_timer0_en_storage
.sym 113175 basesoc_timer0_reload_storage[1]
.sym 113176 basesoc_timer0_value[1]
.sym 113177 basesoc_timer0_eventmanager_status_w
.sym 113179 basesoc_timer0_load_storage[1]
.sym 113180 $abc$35911$n5015
.sym 113181 basesoc_timer0_en_storage
.sym 113183 $abc$35911$n5492_1
.sym 113184 $abc$35911$n5493
.sym 113185 $abc$35911$n4810_1
.sym 113186 $abc$35911$n4815_1
.sym 113187 basesoc_timer0_reload_storage[1]
.sym 113188 $abc$35911$n3283
.sym 113189 $abc$35911$n3276
.sym 113190 basesoc_timer0_load_storage[1]
.sym 113191 basesoc_adr[2]
.sym 113192 $abc$35911$n3248
.sym 113193 $abc$35911$n3202
.sym 113194 sys_rst
.sym 113195 $abc$35911$n3381
.sym 113196 array_muxed2[1]
.sym 113197 $abc$35911$n3531_1
.sym 113198 $abc$35911$n3182
.sym 113199 basesoc_adr[4]
.sym 113200 $abc$35911$n3202
.sym 113201 basesoc_adr[3]
.sym 113202 basesoc_adr[2]
.sym 113203 $abc$35911$n3381
.sym 113204 array_muxed2[2]
.sym 113205 $abc$35911$n3534_1
.sym 113206 $abc$35911$n3182
.sym 113207 basesoc_uart_eventmanager_status_w[0]
.sym 113208 $abc$35911$n2874_1
.sym 113209 $abc$35911$n3248
.sym 113215 basesoc_timer0_value_status[17]
.sym 113216 $abc$35911$n4805
.sym 113217 $abc$35911$n4817
.sym 113218 $abc$35911$n4816_1
.sym 113219 basesoc_adr[4]
.sym 113220 $abc$35911$n2875_1
.sym 113221 basesoc_adr[3]
.sym 113222 basesoc_adr[2]
.sym 113223 eventmanager_status_w[0]
.sym 113224 $abc$35911$n3202
.sym 113225 $abc$35911$n4948
.sym 113226 $abc$35911$n3315
.sym 113227 $abc$35911$n5265_1
.sym 113228 csrbankarray_interface4_bank_bus_dat_r[5]
.sym 113229 csrbankarray_interface6_bank_bus_dat_r[5]
.sym 113230 $abc$35911$n5283_1
.sym 113231 csrbankarray_interface0_bank_bus_dat_r[0]
.sym 113232 csrbankarray_interface3_bank_bus_dat_r[0]
.sym 113233 csrbankarray_interface4_bank_bus_dat_r[0]
.sym 113234 csrbankarray_interface6_bank_bus_dat_r[0]
.sym 113235 csrbankarray_csrbank0_buttons_ev_enable0_w[0]
.sym 113236 $abc$35911$n3196
.sym 113237 $abc$35911$n4949
.sym 113247 basesoc_we
.sym 113248 $abc$35911$n3220
.sym 113249 $abc$35911$n3196
.sym 113250 sys_rst
.sym 113255 csrbankarray_interface2_bank_bus_dat_r[4]
.sym 113256 csrbankarray_interface4_bank_bus_dat_r[4]
.sym 113257 csrbankarray_interface5_bank_bus_dat_r[4]
.sym 113258 csrbankarray_interface6_bank_bus_dat_r[4]
.sym 113259 csrbankarray_csrbank0_leds_out0_w[0]
.sym 113260 eventmanager_pending_w[0]
.sym 113261 basesoc_adr[0]
.sym 113262 basesoc_adr[1]
.sym 113263 $abc$35911$n3022
.sym 113264 $abc$35911$n2910
.sym 113265 picorv32.mem_do_wdata
.sym 113267 $abc$35911$n4771_1
.sym 113268 $abc$35911$n4770_1
.sym 113269 $abc$35911$n3220
.sym 113271 $abc$35911$n3369
.sym 113272 $abc$35911$n2875_1
.sym 113273 csrbankarray_csrbank2_dat0_w[4]
.sym 113275 $abc$35911$n4768_1
.sym 113276 $abc$35911$n4767_1
.sym 113277 $abc$35911$n3220
.sym 113283 basesoc_picorv328[15]
.sym 113284 basesoc_picorv323[7]
.sym 113285 picorv32.mem_wordsize[1]
.sym 113288 basesoc_picorv327[0]
.sym 113289 $abc$35911$n6701
.sym 113290 $PACKER_VCC_NET
.sym 113291 basesoc_picorv328[9]
.sym 113292 basesoc_picorv323[1]
.sym 113293 picorv32.mem_wordsize[1]
.sym 113300 basesoc_picorv327[0]
.sym 113301 basesoc_picorv323[0]
.sym 113303 $abc$35911$n4779
.sym 113304 $abc$35911$n4780
.sym 113305 picorv32.instr_sub
.sym 113306 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113307 csrbankarray_interface0_bank_bus_dat_r[3]
.sym 113308 csrbankarray_interface1_bank_bus_dat_r[3]
.sym 113309 csrbankarray_interface2_bank_bus_dat_r[3]
.sym 113310 csrbankarray_interface3_bank_bus_dat_r[3]
.sym 113311 csrbankarray_interface4_bank_bus_dat_r[3]
.sym 113312 csrbankarray_interface5_bank_bus_dat_r[3]
.sym 113313 csrbankarray_interface6_bank_bus_dat_r[3]
.sym 113314 $abc$35911$n5278
.sym 113315 basesoc_dat_w[7]
.sym 113319 basesoc_picorv323[2]
.sym 113323 $abc$35911$n4794
.sym 113324 $abc$35911$n4795
.sym 113325 picorv32.instr_sub
.sym 113326 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113327 basesoc_picorv323[4]
.sym 113331 basesoc_picorv323[0]
.sym 113335 $abc$35911$n4797
.sym 113336 $abc$35911$n4798
.sym 113337 picorv32.instr_sub
.sym 113338 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113339 basesoc_picorv323[7]
.sym 113343 basesoc_picorv323[5]
.sym 113347 $abc$35911$n4785
.sym 113348 $abc$35911$n4786
.sym 113349 picorv32.instr_sub
.sym 113350 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113352 basesoc_picorv327[0]
.sym 113353 $abc$35911$n6701
.sym 113356 basesoc_picorv327[1]
.sym 113357 $abc$35911$n6729
.sym 113360 basesoc_picorv327[2]
.sym 113361 $abc$35911$n6730
.sym 113364 basesoc_picorv327[3]
.sym 113365 $abc$35911$n6731
.sym 113368 basesoc_picorv327[4]
.sym 113369 $abc$35911$n6732
.sym 113372 basesoc_picorv327[5]
.sym 113373 $abc$35911$n6702
.sym 113376 basesoc_picorv327[6]
.sym 113377 $abc$35911$n6703
.sym 113380 basesoc_picorv327[7]
.sym 113381 $abc$35911$n6704
.sym 113384 basesoc_picorv327[8]
.sym 113385 $abc$35911$n6706
.sym 113388 basesoc_picorv327[9]
.sym 113389 $abc$35911$n6708
.sym 113392 basesoc_picorv327[10]
.sym 113393 $abc$35911$n6710
.sym 113396 basesoc_picorv327[11]
.sym 113397 $abc$35911$n6712
.sym 113400 basesoc_picorv327[12]
.sym 113401 $abc$35911$n6734
.sym 113404 basesoc_picorv327[13]
.sym 113405 $abc$35911$n6714
.sym 113408 basesoc_picorv327[14]
.sym 113409 $abc$35911$n6736
.sym 113412 basesoc_picorv327[15]
.sym 113413 $abc$35911$n6716
.sym 113416 basesoc_picorv327[16]
.sym 113417 $abc$35911$n6738
.sym 113420 basesoc_picorv327[17]
.sym 113421 $abc$35911$n6718
.sym 113424 basesoc_picorv327[18]
.sym 113425 $abc$35911$n6740
.sym 113428 basesoc_picorv327[19]
.sym 113429 $abc$35911$n6720
.sym 113432 basesoc_picorv327[20]
.sym 113433 $abc$35911$n6742
.sym 113436 basesoc_picorv327[21]
.sym 113437 $abc$35911$n6722
.sym 113440 basesoc_picorv327[22]
.sym 113441 $abc$35911$n6744
.sym 113444 basesoc_picorv327[23]
.sym 113445 $abc$35911$n6724
.sym 113448 basesoc_picorv327[24]
.sym 113449 $abc$35911$n6746
.sym 113452 basesoc_picorv327[25]
.sym 113453 $abc$35911$n6726
.sym 113456 basesoc_picorv327[26]
.sym 113457 $abc$35911$n6748
.sym 113460 basesoc_picorv327[27]
.sym 113461 $abc$35911$n6728
.sym 113464 basesoc_picorv327[28]
.sym 113465 $abc$35911$n6750
.sym 113468 basesoc_picorv327[29]
.sym 113469 $abc$35911$n6752
.sym 113472 basesoc_picorv327[30]
.sym 113473 $abc$35911$n6754
.sym 113476 $PACKER_VCC_NET
.sym 113478 $nextpnr_ICESTORM_LC_19$I3
.sym 113480 basesoc_picorv327[31]
.sym 113481 $abc$35911$n6756
.sym 113482 $nextpnr_ICESTORM_LC_19$COUT
.sym 113486 $nextpnr_ICESTORM_LC_20$I3
.sym 113487 $abc$35911$n7241
.sym 113488 $abc$35911$n7242
.sym 113489 $abc$35911$n7335
.sym 113491 $abc$35911$n3576
.sym 113492 picorv32.decoded_imm[0]
.sym 113493 picorv32.is_lui_auipc_jal
.sym 113494 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113495 $abc$35911$n3618
.sym 113496 picorv32.decoded_imm[20]
.sym 113497 picorv32.is_lui_auipc_jal
.sym 113498 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 113499 basesoc_picorv328[30]
.sym 113503 picorv32.instr_bge
.sym 113504 picorv32.is_slti_blt_slt
.sym 113505 $abc$35911$n3173
.sym 113506 $abc$35911$n3174
.sym 113507 basesoc_picorv328[31]
.sym 113511 picorv32.reg_out[5]
.sym 113512 picorv32.alu_out_q[5]
.sym 113513 picorv32.latched_stalu
.sym 113515 $abc$35911$n4575
.sym 113516 $abc$35911$n4582_1
.sym 113519 picorv32.reg_next_pc[8]
.sym 113520 picorv32.irq_state[0]
.sym 113521 $abc$35911$n231
.sym 113522 $abc$35911$n5360
.sym 113523 picorv32.reg_out[8]
.sym 113524 picorv32.alu_out_q[8]
.sym 113525 picorv32.latched_stalu
.sym 113527 picorv32.reg_next_pc[10]
.sym 113528 $abc$35911$n3720
.sym 113529 $abc$35911$n3683
.sym 113530 $abc$35911$n3685
.sym 113531 picorv32.irq_state[0]
.sym 113532 picorv32.reg_next_pc[10]
.sym 113533 $abc$35911$n3720
.sym 113534 $abc$35911$n2871_1
.sym 113535 picorv32.reg_out[10]
.sym 113536 picorv32.alu_out_q[10]
.sym 113537 picorv32.latched_stalu
.sym 113539 $abc$35911$n4720
.sym 113540 $abc$35911$n4723
.sym 113541 $abc$35911$n4721
.sym 113543 $abc$35911$n4375_1
.sym 113544 $abc$35911$n4376
.sym 113547 picorv32.reg_next_pc[8]
.sym 113548 $abc$35911$n3712
.sym 113549 $abc$35911$n3683
.sym 113550 $abc$35911$n3685
.sym 113551 $abc$35911$n4588
.sym 113555 picorv32.reg_next_pc[5]
.sym 113556 $abc$35911$n3700_1
.sym 113557 $abc$35911$n3683
.sym 113558 $abc$35911$n3685
.sym 113559 $abc$35911$n3044
.sym 113560 picorv32.irq_state[1]
.sym 113561 $abc$35911$n3712
.sym 113562 $abc$35911$n2871_1
.sym 113563 $abc$35911$n4603
.sym 113567 $abc$35911$n4585
.sym 113571 $abc$35911$n4381
.sym 113572 $abc$35911$n4382
.sym 113576 $abc$35911$n5570
.sym 113577 picorv32.decoded_imm_uj[1]
.sym 113580 $abc$35911$n4537
.sym 113581 picorv32.decoded_imm_uj[2]
.sym 113582 $auto$alumacc.cc:474:replace_alu$6005.C[2]
.sym 113584 $abc$35911$n4540
.sym 113585 picorv32.decoded_imm_uj[3]
.sym 113586 $auto$alumacc.cc:474:replace_alu$6005.C[3]
.sym 113588 $abc$35911$n4543
.sym 113589 picorv32.decoded_imm_uj[4]
.sym 113590 $auto$alumacc.cc:474:replace_alu$6005.C[4]
.sym 113592 $abc$35911$n4546
.sym 113593 picorv32.decoded_imm_uj[5]
.sym 113594 $auto$alumacc.cc:474:replace_alu$6005.C[5]
.sym 113596 $abc$35911$n4549
.sym 113597 picorv32.decoded_imm_uj[6]
.sym 113598 $auto$alumacc.cc:474:replace_alu$6005.C[6]
.sym 113600 $abc$35911$n4552
.sym 113601 picorv32.decoded_imm_uj[7]
.sym 113602 $auto$alumacc.cc:474:replace_alu$6005.C[7]
.sym 113604 $abc$35911$n4555
.sym 113605 picorv32.decoded_imm_uj[8]
.sym 113606 $auto$alumacc.cc:474:replace_alu$6005.C[8]
.sym 113608 $abc$35911$n4558
.sym 113609 picorv32.decoded_imm_uj[9]
.sym 113610 $auto$alumacc.cc:474:replace_alu$6005.C[9]
.sym 113612 $abc$35911$n4561
.sym 113613 picorv32.decoded_imm_uj[10]
.sym 113614 $auto$alumacc.cc:474:replace_alu$6005.C[10]
.sym 113616 $abc$35911$n4564
.sym 113617 picorv32.decoded_imm_uj[11]
.sym 113618 $auto$alumacc.cc:474:replace_alu$6005.C[11]
.sym 113620 $abc$35911$n4567
.sym 113621 picorv32.decoded_imm_uj[12]
.sym 113622 $auto$alumacc.cc:474:replace_alu$6005.C[12]
.sym 113624 $abc$35911$n4570
.sym 113625 picorv32.decoded_imm_uj[13]
.sym 113626 $auto$alumacc.cc:474:replace_alu$6005.C[13]
.sym 113628 $abc$35911$n4573
.sym 113629 picorv32.decoded_imm_uj[14]
.sym 113630 $auto$alumacc.cc:474:replace_alu$6005.C[14]
.sym 113632 $abc$35911$n4576
.sym 113633 picorv32.decoded_imm_uj[15]
.sym 113634 $auto$alumacc.cc:474:replace_alu$6005.C[15]
.sym 113636 $abc$35911$n4579
.sym 113637 picorv32.decoded_imm_uj[16]
.sym 113638 $auto$alumacc.cc:474:replace_alu$6005.C[16]
.sym 113640 $abc$35911$n4582
.sym 113641 picorv32.decoded_imm_uj[17]
.sym 113642 $auto$alumacc.cc:474:replace_alu$6005.C[17]
.sym 113644 $abc$35911$n4585
.sym 113645 picorv32.decoded_imm_uj[18]
.sym 113646 $auto$alumacc.cc:474:replace_alu$6005.C[18]
.sym 113648 $abc$35911$n4588
.sym 113649 picorv32.decoded_imm_uj[19]
.sym 113650 $auto$alumacc.cc:474:replace_alu$6005.C[19]
.sym 113652 $abc$35911$n4591
.sym 113653 picorv32.decoded_imm_uj[20]
.sym 113654 $auto$alumacc.cc:474:replace_alu$6005.C[20]
.sym 113656 $abc$35911$n4594
.sym 113657 picorv32.decoded_imm_uj[21]
.sym 113658 $auto$alumacc.cc:474:replace_alu$6005.C[21]
.sym 113660 $abc$35911$n4597
.sym 113661 picorv32.decoded_imm_uj[22]
.sym 113662 $auto$alumacc.cc:474:replace_alu$6005.C[22]
.sym 113664 $abc$35911$n4600
.sym 113665 picorv32.decoded_imm_uj[23]
.sym 113666 $auto$alumacc.cc:474:replace_alu$6005.C[23]
.sym 113668 $abc$35911$n4603
.sym 113669 picorv32.decoded_imm_uj[24]
.sym 113670 $auto$alumacc.cc:474:replace_alu$6005.C[24]
.sym 113672 $abc$35911$n4606
.sym 113673 picorv32.decoded_imm_uj[25]
.sym 113674 $auto$alumacc.cc:474:replace_alu$6005.C[25]
.sym 113676 $abc$35911$n4609
.sym 113677 picorv32.decoded_imm_uj[26]
.sym 113678 $auto$alumacc.cc:474:replace_alu$6005.C[26]
.sym 113680 $abc$35911$n4612
.sym 113681 picorv32.decoded_imm_uj[27]
.sym 113682 $auto$alumacc.cc:474:replace_alu$6005.C[27]
.sym 113684 $abc$35911$n4615
.sym 113685 picorv32.decoded_imm_uj[28]
.sym 113686 $auto$alumacc.cc:474:replace_alu$6005.C[28]
.sym 113688 $abc$35911$n4618
.sym 113689 picorv32.decoded_imm_uj[29]
.sym 113690 $auto$alumacc.cc:474:replace_alu$6005.C[29]
.sym 113692 $abc$35911$n4621
.sym 113693 picorv32.decoded_imm_uj[30]
.sym 113694 $auto$alumacc.cc:474:replace_alu$6005.C[30]
.sym 113696 $abc$35911$n4624
.sym 113697 picorv32.decoded_imm_uj[31]
.sym 113698 $auto$alumacc.cc:474:replace_alu$6005.C[31]
.sym 113699 $abc$35911$n3060
.sym 113700 $abc$35911$n4765
.sym 113701 $abc$35911$n3689
.sym 113702 $abc$35911$n4705
.sym 113703 $abc$35911$n3766_1
.sym 113704 $abc$35911$n4594
.sym 113705 $abc$35911$n3687
.sym 113707 $abc$35911$n3060
.sym 113708 $abc$35911$n4772
.sym 113709 $abc$35911$n3689
.sym 113710 $abc$35911$n4712
.sym 113711 $abc$35911$n3060
.sym 113712 $abc$35911$n4774
.sym 113713 $abc$35911$n3689
.sym 113714 $abc$35911$n4714
.sym 113715 $abc$35911$n3060
.sym 113716 $abc$35911$n4775
.sym 113717 $abc$35911$n3689
.sym 113718 $abc$35911$n4715
.sym 113719 $abc$35911$n3060
.sym 113720 $abc$35911$n4770
.sym 113721 $abc$35911$n3689
.sym 113722 $abc$35911$n4710
.sym 113723 $abc$35911$n3060
.sym 113724 $abc$35911$n4771
.sym 113725 $abc$35911$n3689
.sym 113726 $abc$35911$n4711
.sym 113727 $abc$35911$n3798
.sym 113728 $abc$35911$n4618
.sym 113729 $abc$35911$n3687
.sym 113731 $abc$35911$n3060
.sym 113732 $abc$35911$n4773
.sym 113733 $abc$35911$n3689
.sym 113734 $abc$35911$n4713
.sym 113735 $abc$35911$n3685
.sym 113736 picorv32.reg_next_pc[24]
.sym 113737 $abc$35911$n3776_1
.sym 113739 picorv32.mem_do_wdata
.sym 113740 basesoc_picorv32_mem_valid
.sym 113741 picorv32.mem_state[1]
.sym 113742 picorv32.mem_state[0]
.sym 113743 picorv32.reg_out[24]
.sym 113744 picorv32.alu_out_q[24]
.sym 113745 picorv32.latched_stalu
.sym 113746 $abc$35911$n2871_1
.sym 113747 picorv32.instr_jal
.sym 113748 picorv32.decoded_imm_uj[31]
.sym 113749 $abc$35911$n3103
.sym 113751 picorv32.reg_out[24]
.sym 113752 picorv32.alu_out_q[24]
.sym 113753 picorv32.latched_stalu
.sym 113754 $abc$35911$n3683
.sym 113755 picorv32.reg_next_pc[21]
.sym 113756 picorv32.irq_state[0]
.sym 113757 $abc$35911$n4415
.sym 113758 $abc$35911$n4414_1
.sym 113759 $abc$35911$n5392
.sym 113760 $abc$35911$n231
.sym 113761 $abc$35911$n4423
.sym 113762 $abc$35911$n4424
.sym 113763 picorv32.reg_next_pc[24]
.sym 113764 picorv32.irq_state[0]
.sym 113765 $abc$35911$n4425
.sym 113767 picorv32.reg_out[1]
.sym 113768 picorv32.alu_out_q[1]
.sym 113769 picorv32.latched_stalu
.sym 113770 $abc$35911$n2871_1
.sym 113771 $abc$35911$n190
.sym 113775 picorv32.cpuregs_wrdata[14]
.sym 113779 picorv32.reg_out[1]
.sym 113780 picorv32.alu_out_q[1]
.sym 113781 picorv32.latched_stalu
.sym 113782 $abc$35911$n3683
.sym 113783 picorv32.reg_out[27]
.sym 113784 picorv32.alu_out_q[27]
.sym 113785 picorv32.latched_stalu
.sym 113786 $abc$35911$n2871_1
.sym 113787 picorv32.reg_out[27]
.sym 113788 picorv32.alu_out_q[27]
.sym 113789 picorv32.latched_stalu
.sym 113790 $abc$35911$n3683
.sym 113791 picorv32.cpuregs_wrdata[21]
.sym 113795 picorv32.irq_mask[1]
.sym 113796 picorv32.irq_state[1]
.sym 113797 picorv32.irq_pending[1]
.sym 113798 $abc$35911$n4354_1
.sym 113799 $abc$35911$n4201
.sym 113800 $abc$35911$n4174
.sym 113801 $abc$35911$n4112_1
.sym 113802 $abc$35911$n4203
.sym 113803 $abc$35911$n196
.sym 113807 picorv32.cpu_state[3]
.sym 113808 picorv32.decoded_imm[1]
.sym 113809 picorv32.cpu_state[0]
.sym 113810 picorv32.irq_pending[1]
.sym 113811 $abc$35911$n4114
.sym 113812 $abc$35911$n4118_1
.sym 113813 $abc$35911$n4119
.sym 113815 picorv32.mem_rdata_latched[28]
.sym 113819 picorv32.irq_mask[27]
.sym 113820 picorv32.irq_state[1]
.sym 113821 picorv32.irq_pending[27]
.sym 113822 $abc$35911$n4434_1
.sym 113823 basesoc_picorv327[10]
.sym 113824 picorv32.cpu_state[4]
.sym 113825 $abc$35911$n3409
.sym 113826 picorv32.irq_mask[10]
.sym 113827 basesoc_picorv327[1]
.sym 113828 picorv32.cpu_state[4]
.sym 113829 $abc$35911$n4120
.sym 113831 picorv32.irq_mask[7]
.sym 113832 $abc$35911$n3409
.sym 113833 $abc$35911$n4172_1
.sym 113835 picorv32.cpu_state[4]
.sym 113836 basesoc_picorv327[7]
.sym 113837 picorv32.cpu_state[0]
.sym 113838 picorv32.irq_pending[7]
.sym 113839 picorv32.irq_mask[24]
.sym 113840 picorv32.irq_state[1]
.sym 113841 picorv32.irq_pending[24]
.sym 113843 picorv32.cpu_state[3]
.sym 113844 $abc$35911$n6993
.sym 113845 picorv32.cpu_state[0]
.sym 113846 picorv32.irq_pending[8]
.sym 113847 basesoc_picorv327[8]
.sym 113848 picorv32.cpu_state[4]
.sym 113849 $abc$35911$n3409
.sym 113850 picorv32.irq_mask[8]
.sym 113851 picorv32.cpuregs_rs1[24]
.sym 113855 $abc$35911$n4129
.sym 113856 picorv32.cpuregs_rs1[8]
.sym 113857 $abc$35911$n4179
.sym 113858 $abc$35911$n4180
.sym 113859 picorv32.irq_mask[7]
.sym 113860 picorv32.irq_state[1]
.sym 113861 picorv32.irq_pending[7]
.sym 113863 picorv32.irq_mask[21]
.sym 113864 picorv32.irq_state[1]
.sym 113865 picorv32.irq_pending[21]
.sym 113867 picorv32.cpuregs_rs1[22]
.sym 113871 picorv32.irq_mask[22]
.sym 113872 picorv32.irq_pending[22]
.sym 113873 picorv32.irq_mask[21]
.sym 113874 picorv32.irq_pending[21]
.sym 113875 picorv32.cpuregs_rs1[20]
.sym 113879 $abc$35911$n4129
.sym 113880 picorv32.cpuregs_rs1[9]
.sym 113881 $abc$35911$n4185
.sym 113882 $abc$35911$n4186
.sym 113883 picorv32.irq_mask[27]
.sym 113884 picorv32.irq_pending[27]
.sym 113885 picorv32.irq_mask[24]
.sym 113886 picorv32.irq_pending[24]
.sym 113887 picorv32.cpu_state[3]
.sym 113888 $abc$35911$n6994
.sym 113889 picorv32.cpu_state[0]
.sym 113890 picorv32.irq_pending[9]
.sym 113891 picorv32.cpuregs_rs1[10]
.sym 113895 picorv32.irq_pending[27]
.sym 113896 picorv32.irq_mask[27]
.sym 113899 picorv32.irq_pending[24]
.sym 113900 picorv32.irq_pending[25]
.sym 113901 picorv32.irq_pending[26]
.sym 113902 picorv32.irq_pending[27]
.sym 113903 picorv32.irq_pending[26]
.sym 113904 picorv32.irq_mask[26]
.sym 113907 picorv32.irq_pending[24]
.sym 113908 picorv32.irq_mask[24]
.sym 113911 picorv32.irq_mask[25]
.sym 113912 picorv32.irq_pending[25]
.sym 113915 picorv32.irq_pending[18]
.sym 113916 picorv32.irq_mask[18]
.sym 113919 picorv32.irq_pending[16]
.sym 113920 picorv32.irq_pending[17]
.sym 113921 picorv32.irq_pending[18]
.sym 113922 picorv32.irq_pending[19]
.sym 113923 picorv32.irq_pending[25]
.sym 113924 picorv32.irq_mask[25]
.sym 113927 picorv32.irq_mask[30]
.sym 113928 $abc$35911$n3409
.sym 113929 $abc$35911$n4313
.sym 113931 $abc$35911$n7015
.sym 113932 picorv32.cpu_state[3]
.sym 113933 $abc$35911$n4099
.sym 113934 $abc$35911$n4314_1
.sym 113935 picorv32.irq_pending[28]
.sym 113936 picorv32.irq_pending[29]
.sym 113937 picorv32.irq_pending[30]
.sym 113938 picorv32.irq_pending[31]
.sym 113947 picorv32.cpu_state[0]
.sym 113948 picorv32.irq_pending[30]
.sym 113951 picorv32.cpuregs_rs1[25]
.sym 113955 picorv32.cpuregs_rs1[30]
.sym 113959 basesoc_dat_w[7]
.sym 113963 spram_dataout01[13]
.sym 113964 spram_dataout11[13]
.sym 113965 array_muxed0[14]
.sym 113966 slave_sel_r[2]
.sym 113967 basesoc_dat_w[3]
.sym 113991 $abc$35911$n3299
.sym 113992 $abc$35911$n3304
.sym 113995 basesoc_timer0_value[0]
.sym 113996 basesoc_timer0_value[1]
.sym 113997 basesoc_timer0_value[2]
.sym 113998 basesoc_timer0_value[3]
.sym 113999 basesoc_dat_w[7]
.sym 114003 basesoc_dat_w[5]
.sym 114011 basesoc_timer0_reload_storage[5]
.sym 114012 $abc$35911$n5944
.sym 114013 basesoc_timer0_eventmanager_status_w
.sym 114015 basesoc_ctrl_reset_reset_r
.sym 114019 $abc$35911$n3280
.sym 114020 basesoc_timer0_load_storage[20]
.sym 114023 basesoc_timer0_reload_storage[14]
.sym 114024 $abc$35911$n5971
.sym 114025 basesoc_timer0_eventmanager_status_w
.sym 114027 basesoc_timer0_load_storage[29]
.sym 114028 $abc$35911$n5071_1
.sym 114029 basesoc_timer0_en_storage
.sym 114031 basesoc_timer0_reload_storage[23]
.sym 114032 $abc$35911$n5998
.sym 114033 basesoc_timer0_eventmanager_status_w
.sym 114035 basesoc_timer0_reload_storage[21]
.sym 114036 $abc$35911$n5992
.sym 114037 basesoc_timer0_eventmanager_status_w
.sym 114039 basesoc_timer0_load_storage[23]
.sym 114040 $abc$35911$n5059_1
.sym 114041 basesoc_timer0_en_storage
.sym 114043 basesoc_timer0_reload_storage[13]
.sym 114044 $abc$35911$n5968
.sym 114045 basesoc_timer0_eventmanager_status_w
.sym 114047 basesoc_timer0_load_storage[21]
.sym 114048 $abc$35911$n5055_1
.sym 114049 basesoc_timer0_en_storage
.sym 114051 basesoc_timer0_load_storage[5]
.sym 114052 $abc$35911$n5023
.sym 114053 basesoc_timer0_en_storage
.sym 114055 basesoc_timer0_value[27]
.sym 114059 basesoc_timer0_reload_storage[5]
.sym 114060 $abc$35911$n3283
.sym 114061 $abc$35911$n3276
.sym 114062 basesoc_timer0_load_storage[5]
.sym 114063 basesoc_timer0_value[28]
.sym 114064 basesoc_timer0_value[29]
.sym 114065 basesoc_timer0_value[30]
.sym 114066 basesoc_timer0_value[31]
.sym 114067 $abc$35911$n3300
.sym 114068 $abc$35911$n3301
.sym 114069 $abc$35911$n3302
.sym 114070 $abc$35911$n3303
.sym 114071 basesoc_timer0_reload_storage[29]
.sym 114072 $abc$35911$n6016
.sym 114073 basesoc_timer0_eventmanager_status_w
.sym 114075 $abc$35911$n4796
.sym 114076 basesoc_timer0_value_status[28]
.sym 114077 $abc$35911$n3283
.sym 114078 basesoc_timer0_reload_storage[4]
.sym 114079 basesoc_timer0_value[16]
.sym 114080 basesoc_timer0_value[17]
.sym 114081 basesoc_timer0_value[18]
.sym 114082 basesoc_timer0_value[19]
.sym 114083 basesoc_timer0_value[28]
.sym 114087 basesoc_timer0_reload_storage[28]
.sym 114088 $abc$35911$n6013
.sym 114089 basesoc_timer0_eventmanager_status_w
.sym 114091 basesoc_timer0_load_storage[27]
.sym 114092 $abc$35911$n5067_1
.sym 114093 basesoc_timer0_en_storage
.sym 114095 basesoc_timer0_value[24]
.sym 114096 basesoc_timer0_value[25]
.sym 114097 basesoc_timer0_value[26]
.sym 114098 basesoc_timer0_value[27]
.sym 114099 $abc$35911$n2873
.sym 114100 basesoc_timer0_load_storage[28]
.sym 114101 basesoc_timer0_reload_storage[28]
.sym 114102 $abc$35911$n3193
.sym 114103 basesoc_timer0_load_storage[25]
.sym 114104 $abc$35911$n5063_1
.sym 114105 basesoc_timer0_en_storage
.sym 114107 basesoc_timer0_reload_storage[25]
.sym 114108 $abc$35911$n6004
.sym 114109 basesoc_timer0_eventmanager_status_w
.sym 114111 basesoc_timer0_load_storage[28]
.sym 114112 $abc$35911$n5069_1
.sym 114113 basesoc_timer0_en_storage
.sym 114115 basesoc_timer0_reload_storage[27]
.sym 114116 $abc$35911$n6010
.sym 114117 basesoc_timer0_eventmanager_status_w
.sym 114119 $abc$35911$n5478_1
.sym 114120 $abc$35911$n5477
.sym 114121 $abc$35911$n4870_1
.sym 114122 $abc$35911$n3275
.sym 114123 $abc$35911$n5470_1
.sym 114124 $abc$35911$n4849_1
.sym 114125 $abc$35911$n4855_1
.sym 114126 $abc$35911$n3275
.sym 114127 basesoc_timer0_load_storage[21]
.sym 114128 $abc$35911$n3280
.sym 114129 basesoc_adr[4]
.sym 114130 $abc$35911$n5469
.sym 114131 basesoc_timer0_load_storage[25]
.sym 114132 $abc$35911$n2873
.sym 114133 $abc$35911$n5459
.sym 114134 basesoc_adr[4]
.sym 114135 basesoc_timer0_reload_storage[24]
.sym 114136 $abc$35911$n6001
.sym 114137 basesoc_timer0_eventmanager_status_w
.sym 114139 $abc$35911$n3198
.sym 114140 basesoc_timer0_load_storage[9]
.sym 114141 basesoc_timer0_reload_storage[17]
.sym 114142 $abc$35911$n3290
.sym 114143 basesoc_timer0_reload_storage[9]
.sym 114144 $abc$35911$n3286
.sym 114145 $abc$35911$n5494_1
.sym 114146 $abc$35911$n3275
.sym 114147 basesoc_timer0_load_storage[24]
.sym 114148 $abc$35911$n5061_1
.sym 114149 basesoc_timer0_en_storage
.sym 114151 basesoc_timer0_value[2]
.sym 114155 basesoc_timer0_value[21]
.sym 114159 basesoc_timer0_value[13]
.sym 114163 $abc$35911$n4801_1
.sym 114164 basesoc_timer0_value_status[9]
.sym 114165 $abc$35911$n4798_1
.sym 114166 basesoc_timer0_value_status[1]
.sym 114167 basesoc_timer0_value[9]
.sym 114171 basesoc_timer0_value[17]
.sym 114175 basesoc_timer0_value[5]
.sym 114179 basesoc_timer0_value[1]
.sym 114183 basesoc_picorv323[15]
.sym 114187 basesoc_picorv327[1]
.sym 114188 $abc$35911$n3529
.sym 114189 $abc$35911$n3532
.sym 114190 $abc$35911$n3382
.sym 114191 basesoc_picorv323[13]
.sym 114192 basesoc_picorv328[29]
.sym 114193 $abc$35911$n3529
.sym 114195 basesoc_picorv323[14]
.sym 114196 basesoc_picorv328[30]
.sym 114197 $abc$35911$n3529
.sym 114199 basesoc_picorv327[1]
.sym 114200 $abc$35911$n3529
.sym 114201 $abc$35911$n3528_1
.sym 114202 $abc$35911$n3382
.sym 114203 basesoc_picorv323[7]
.sym 114207 $abc$35911$n3182
.sym 114208 $abc$35911$n232
.sym 114209 $abc$35911$n3382
.sym 114211 basesoc_picorv327[1]
.sym 114212 $abc$35911$n3529
.sym 114213 $abc$35911$n3532
.sym 114214 $abc$35911$n3382
.sym 114215 basesoc_uart_phy_storage[5]
.sym 114216 $abc$35911$n134
.sym 114217 basesoc_adr[1]
.sym 114218 basesoc_adr[0]
.sym 114219 basesoc_ctrl_reset_reset_r
.sym 114220 $abc$35911$n3324
.sym 114221 sys_rst
.sym 114222 $abc$35911$n2932
.sym 114227 basesoc_picorv328[13]
.sym 114228 basesoc_picorv323[5]
.sym 114229 picorv32.mem_wordsize[1]
.sym 114231 basesoc_picorv327[0]
.sym 114232 picorv32.mem_wordsize[1]
.sym 114235 $abc$35911$n2932
.sym 114239 $abc$35911$n232
.sym 114240 $abc$35911$n2910
.sym 114241 picorv32.mem_do_wdata
.sym 114247 eventmanager_status_w[0]
.sym 114259 eventmanager_status_w[0]
.sym 114260 eventsourceprocess0_old_trigger
.sym 114263 basesoc_we
.sym 114264 $abc$35911$n3220
.sym 114265 $abc$35911$n3202
.sym 114266 sys_rst
.sym 114267 $abc$35911$n3315
.sym 114268 $abc$35911$n2875_1
.sym 114269 csrbankarray_csrbank0_leds_out0_w[4]
.sym 114271 $abc$35911$n4791
.sym 114272 $abc$35911$n4792
.sym 114273 picorv32.instr_sub
.sym 114274 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114275 $abc$35911$n3315
.sym 114276 $abc$35911$n2875_1
.sym 114277 csrbankarray_csrbank0_leds_out0_w[3]
.sym 114280 basesoc_picorv327[0]
.sym 114281 $abc$35911$n6701
.sym 114284 basesoc_picorv327[1]
.sym 114285 $abc$35911$n6729
.sym 114286 $auto$alumacc.cc:474:replace_alu$6054.C[1]
.sym 114288 basesoc_picorv327[2]
.sym 114289 $abc$35911$n6730
.sym 114290 $auto$alumacc.cc:474:replace_alu$6054.C[2]
.sym 114292 basesoc_picorv327[3]
.sym 114293 $abc$35911$n6731
.sym 114294 $auto$alumacc.cc:474:replace_alu$6054.C[3]
.sym 114296 basesoc_picorv327[4]
.sym 114297 $abc$35911$n6732
.sym 114298 $auto$alumacc.cc:474:replace_alu$6054.C[4]
.sym 114300 basesoc_picorv327[5]
.sym 114301 $abc$35911$n6702
.sym 114302 $auto$alumacc.cc:474:replace_alu$6054.C[5]
.sym 114304 basesoc_picorv327[6]
.sym 114305 $abc$35911$n6703
.sym 114306 $auto$alumacc.cc:474:replace_alu$6054.C[6]
.sym 114308 basesoc_picorv327[7]
.sym 114309 $abc$35911$n6704
.sym 114310 $auto$alumacc.cc:474:replace_alu$6054.C[7]
.sym 114312 basesoc_picorv327[8]
.sym 114313 $abc$35911$n6706
.sym 114314 $auto$alumacc.cc:474:replace_alu$6054.C[8]
.sym 114316 basesoc_picorv327[9]
.sym 114317 $abc$35911$n6708
.sym 114318 $auto$alumacc.cc:474:replace_alu$6054.C[9]
.sym 114320 basesoc_picorv327[10]
.sym 114321 $abc$35911$n6710
.sym 114322 $auto$alumacc.cc:474:replace_alu$6054.C[10]
.sym 114324 basesoc_picorv327[11]
.sym 114325 $abc$35911$n6712
.sym 114326 $auto$alumacc.cc:474:replace_alu$6054.C[11]
.sym 114328 basesoc_picorv327[12]
.sym 114329 $abc$35911$n6734
.sym 114330 $auto$alumacc.cc:474:replace_alu$6054.C[12]
.sym 114332 basesoc_picorv327[13]
.sym 114333 $abc$35911$n6714
.sym 114334 $auto$alumacc.cc:474:replace_alu$6054.C[13]
.sym 114336 basesoc_picorv327[14]
.sym 114337 $abc$35911$n6736
.sym 114338 $auto$alumacc.cc:474:replace_alu$6054.C[14]
.sym 114340 basesoc_picorv327[15]
.sym 114341 $abc$35911$n6716
.sym 114342 $auto$alumacc.cc:474:replace_alu$6054.C[15]
.sym 114344 basesoc_picorv327[16]
.sym 114345 $abc$35911$n6738
.sym 114346 $auto$alumacc.cc:474:replace_alu$6054.C[16]
.sym 114348 basesoc_picorv327[17]
.sym 114349 $abc$35911$n6718
.sym 114350 $auto$alumacc.cc:474:replace_alu$6054.C[17]
.sym 114352 basesoc_picorv327[18]
.sym 114353 $abc$35911$n6740
.sym 114354 $auto$alumacc.cc:474:replace_alu$6054.C[18]
.sym 114356 basesoc_picorv327[19]
.sym 114357 $abc$35911$n6720
.sym 114358 $auto$alumacc.cc:474:replace_alu$6054.C[19]
.sym 114360 basesoc_picorv327[20]
.sym 114361 $abc$35911$n6742
.sym 114362 $auto$alumacc.cc:474:replace_alu$6054.C[20]
.sym 114364 basesoc_picorv327[21]
.sym 114365 $abc$35911$n6722
.sym 114366 $auto$alumacc.cc:474:replace_alu$6054.C[21]
.sym 114368 basesoc_picorv327[22]
.sym 114369 $abc$35911$n6744
.sym 114370 $auto$alumacc.cc:474:replace_alu$6054.C[22]
.sym 114372 basesoc_picorv327[23]
.sym 114373 $abc$35911$n6724
.sym 114374 $auto$alumacc.cc:474:replace_alu$6054.C[23]
.sym 114376 basesoc_picorv327[24]
.sym 114377 $abc$35911$n6746
.sym 114378 $auto$alumacc.cc:474:replace_alu$6054.C[24]
.sym 114380 basesoc_picorv327[25]
.sym 114381 $abc$35911$n6726
.sym 114382 $auto$alumacc.cc:474:replace_alu$6054.C[25]
.sym 114384 basesoc_picorv327[26]
.sym 114385 $abc$35911$n6748
.sym 114386 $auto$alumacc.cc:474:replace_alu$6054.C[26]
.sym 114388 basesoc_picorv327[27]
.sym 114389 $abc$35911$n6728
.sym 114390 $auto$alumacc.cc:474:replace_alu$6054.C[27]
.sym 114392 basesoc_picorv327[28]
.sym 114393 $abc$35911$n6750
.sym 114394 $auto$alumacc.cc:474:replace_alu$6054.C[28]
.sym 114396 basesoc_picorv327[29]
.sym 114397 $abc$35911$n6752
.sym 114398 $auto$alumacc.cc:474:replace_alu$6054.C[29]
.sym 114400 basesoc_picorv327[30]
.sym 114401 $abc$35911$n6754
.sym 114402 $auto$alumacc.cc:474:replace_alu$6054.C[30]
.sym 114404 basesoc_picorv327[31]
.sym 114405 $abc$35911$n6756
.sym 114406 $auto$alumacc.cc:474:replace_alu$6054.C[31]
.sym 114407 picorv32.is_slti_blt_slt
.sym 114408 $abc$35911$n2891_1
.sym 114409 picorv32.instr_bgeu
.sym 114410 $abc$35911$n6667
.sym 114411 $abc$35911$n2769
.sym 114415 basesoc_picorv328[17]
.sym 114419 basesoc_picorv328[21]
.sym 114423 basesoc_picorv328[10]
.sym 114427 basesoc_picorv328[19]
.sym 114431 $abc$35911$n4857
.sym 114432 $abc$35911$n4858
.sym 114433 picorv32.instr_sub
.sym 114434 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114435 $abc$35911$n4863
.sym 114436 $abc$35911$n4864
.sym 114437 picorv32.instr_sub
.sym 114438 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114439 basesoc_picorv328[13]
.sym 114443 basesoc_picorv328[26]
.sym 114447 $abc$35911$n4552
.sym 114451 basesoc_picorv328[25]
.sym 114455 $abc$35911$n4860
.sym 114456 $abc$35911$n4861
.sym 114457 picorv32.instr_sub
.sym 114458 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114459 basesoc_picorv328[28]
.sym 114463 $abc$35911$n4555
.sym 114467 basesoc_picorv328[14]
.sym 114471 $abc$35911$n3899
.sym 114472 picorv32.cpu_state[2]
.sym 114473 picorv32.reg_pc[6]
.sym 114475 $abc$35911$n4582
.sym 114479 $abc$35911$n4452_1
.sym 114480 basesoc_picorv327[27]
.sym 114481 basesoc_picorv328[27]
.sym 114482 $abc$35911$n4722
.sym 114483 $abc$35911$n4579
.sym 114487 $abc$35911$n2884_1
.sym 114488 $abc$35911$n4454_1
.sym 114489 basesoc_picorv327[27]
.sym 114490 basesoc_picorv328[27]
.sym 114491 $abc$35911$n3899
.sym 114492 picorv32.cpu_state[2]
.sym 114493 picorv32.reg_pc[16]
.sym 114495 $abc$35911$n4540
.sym 114499 picorv32.reg_next_pc[17]
.sym 114500 picorv32.irq_state[0]
.sym 114501 $abc$35911$n231
.sym 114502 $abc$35911$n5378
.sym 114503 basesoc_picorv327[6]
.sym 114504 $abc$35911$n4257
.sym 114505 $abc$35911$n3399_1
.sym 114506 picorv32.cpu_state[5]
.sym 114507 picorv32.reg_next_pc[11]
.sym 114508 $abc$35911$n3724
.sym 114509 $abc$35911$n3683
.sym 114510 $abc$35911$n3685
.sym 114511 $abc$35911$n3752
.sym 114512 $abc$35911$n2871_1
.sym 114513 $abc$35911$n4406_1
.sym 114514 $abc$35911$n4405
.sym 114515 picorv32.irq_state[1]
.sym 114516 $abc$35911$n3032
.sym 114517 $abc$35911$n231
.sym 114518 $abc$35911$n5376
.sym 114519 $abc$35911$n3046_1
.sym 114520 picorv32.irq_state[1]
.sym 114521 $abc$35911$n3724
.sym 114522 $abc$35911$n2871_1
.sym 114523 basesoc_picorv327[6]
.sym 114524 $abc$35911$n3887_1
.sym 114525 $abc$35911$n3923
.sym 114526 $abc$35911$n3924
.sym 114527 $abc$35911$n4257
.sym 114528 $abc$35911$n3392_1
.sym 114529 $abc$35911$n3928
.sym 114530 $abc$35911$n3925
.sym 114531 picorv32.reg_next_pc[18]
.sym 114532 $abc$35911$n3752
.sym 114533 $abc$35911$n3683
.sym 114534 $abc$35911$n3685
.sym 114535 $abc$35911$n3060
.sym 114536 $abc$35911$n4751
.sym 114537 $abc$35911$n3689
.sym 114538 $abc$35911$n4691
.sym 114539 $abc$35911$n3714
.sym 114540 $abc$35911$n4555
.sym 114541 $abc$35911$n3687
.sym 114543 picorv32.reg_next_pc[29]
.sym 114544 $abc$35911$n3796_1
.sym 114545 picorv32.irq_state[0]
.sym 114546 $abc$35911$n3683
.sym 114547 $abc$35911$n3710
.sym 114548 $abc$35911$n4552
.sym 114549 $abc$35911$n3687
.sym 114551 $abc$35911$n3060
.sym 114552 $abc$35911$n4750
.sym 114553 $abc$35911$n3689
.sym 114554 $abc$35911$n4690
.sym 114555 $abc$35911$n3060
.sym 114556 $abc$35911$n4752
.sym 114557 $abc$35911$n3689
.sym 114558 $abc$35911$n4692
.sym 114559 $abc$35911$n4606
.sym 114563 $abc$35911$n4618
.sym 114568 $abc$35911$n4537
.sym 114573 $abc$35911$n4540
.sym 114577 $abc$35911$n4543
.sym 114578 $auto$alumacc.cc:474:replace_alu$6002.C[4]
.sym 114581 $abc$35911$n4546
.sym 114582 $auto$alumacc.cc:474:replace_alu$6002.C[5]
.sym 114585 $abc$35911$n4549
.sym 114586 $auto$alumacc.cc:474:replace_alu$6002.C[6]
.sym 114589 $abc$35911$n4552
.sym 114590 $auto$alumacc.cc:474:replace_alu$6002.C[7]
.sym 114593 $abc$35911$n4555
.sym 114594 $auto$alumacc.cc:474:replace_alu$6002.C[8]
.sym 114597 $abc$35911$n4558
.sym 114598 $auto$alumacc.cc:474:replace_alu$6002.C[9]
.sym 114601 $abc$35911$n4561
.sym 114602 $auto$alumacc.cc:474:replace_alu$6002.C[10]
.sym 114605 $abc$35911$n4564
.sym 114606 $auto$alumacc.cc:474:replace_alu$6002.C[11]
.sym 114609 $abc$35911$n4567
.sym 114610 $auto$alumacc.cc:474:replace_alu$6002.C[12]
.sym 114613 $abc$35911$n4570
.sym 114614 $auto$alumacc.cc:474:replace_alu$6002.C[13]
.sym 114617 $abc$35911$n4573
.sym 114618 $auto$alumacc.cc:474:replace_alu$6002.C[14]
.sym 114621 $abc$35911$n4576
.sym 114622 $auto$alumacc.cc:474:replace_alu$6002.C[15]
.sym 114625 $abc$35911$n4579
.sym 114626 $auto$alumacc.cc:474:replace_alu$6002.C[16]
.sym 114629 $abc$35911$n4582
.sym 114630 $auto$alumacc.cc:474:replace_alu$6002.C[17]
.sym 114633 $abc$35911$n4585
.sym 114634 $auto$alumacc.cc:474:replace_alu$6002.C[18]
.sym 114637 $abc$35911$n4588
.sym 114638 $auto$alumacc.cc:474:replace_alu$6002.C[19]
.sym 114641 $abc$35911$n4591
.sym 114642 $auto$alumacc.cc:474:replace_alu$6002.C[20]
.sym 114645 $abc$35911$n4594
.sym 114646 $auto$alumacc.cc:474:replace_alu$6002.C[21]
.sym 114649 $abc$35911$n4597
.sym 114650 $auto$alumacc.cc:474:replace_alu$6002.C[22]
.sym 114653 $abc$35911$n4600
.sym 114654 $auto$alumacc.cc:474:replace_alu$6002.C[23]
.sym 114657 $abc$35911$n4603
.sym 114658 $auto$alumacc.cc:474:replace_alu$6002.C[24]
.sym 114661 $abc$35911$n4606
.sym 114662 $auto$alumacc.cc:474:replace_alu$6002.C[25]
.sym 114665 $abc$35911$n4609
.sym 114666 $auto$alumacc.cc:474:replace_alu$6002.C[26]
.sym 114669 $abc$35911$n4612
.sym 114670 $auto$alumacc.cc:474:replace_alu$6002.C[27]
.sym 114673 $abc$35911$n4615
.sym 114674 $auto$alumacc.cc:474:replace_alu$6002.C[28]
.sym 114677 $abc$35911$n4618
.sym 114678 $auto$alumacc.cc:474:replace_alu$6002.C[29]
.sym 114681 $abc$35911$n4621
.sym 114682 $auto$alumacc.cc:474:replace_alu$6002.C[30]
.sym 114685 $abc$35911$n4624
.sym 114686 $auto$alumacc.cc:474:replace_alu$6002.C[31]
.sym 114687 $abc$35911$n3778_1
.sym 114688 $abc$35911$n4603
.sym 114689 $abc$35911$n3687
.sym 114691 $abc$35911$n3685
.sym 114692 picorv32.reg_next_pc[31]
.sym 114693 $abc$35911$n3804
.sym 114696 count[0]
.sym 114700 count[1]
.sym 114701 $PACKER_VCC_NET
.sym 114704 count[2]
.sym 114705 $PACKER_VCC_NET
.sym 114706 $auto$alumacc.cc:474:replace_alu$5996.C[2]
.sym 114708 count[3]
.sym 114709 $PACKER_VCC_NET
.sym 114710 $auto$alumacc.cc:474:replace_alu$5996.C[3]
.sym 114712 count[4]
.sym 114713 $PACKER_VCC_NET
.sym 114714 $auto$alumacc.cc:474:replace_alu$5996.C[4]
.sym 114716 count[5]
.sym 114717 $PACKER_VCC_NET
.sym 114718 $auto$alumacc.cc:474:replace_alu$5996.C[5]
.sym 114720 count[6]
.sym 114721 $PACKER_VCC_NET
.sym 114722 $auto$alumacc.cc:474:replace_alu$5996.C[6]
.sym 114724 count[7]
.sym 114725 $PACKER_VCC_NET
.sym 114726 $auto$alumacc.cc:474:replace_alu$5996.C[7]
.sym 114728 count[8]
.sym 114729 $PACKER_VCC_NET
.sym 114730 $auto$alumacc.cc:474:replace_alu$5996.C[8]
.sym 114732 count[9]
.sym 114733 $PACKER_VCC_NET
.sym 114734 $auto$alumacc.cc:474:replace_alu$5996.C[9]
.sym 114736 count[10]
.sym 114737 $PACKER_VCC_NET
.sym 114738 $auto$alumacc.cc:474:replace_alu$5996.C[10]
.sym 114740 count[11]
.sym 114741 $PACKER_VCC_NET
.sym 114742 $auto$alumacc.cc:474:replace_alu$5996.C[11]
.sym 114744 count[12]
.sym 114745 $PACKER_VCC_NET
.sym 114746 $auto$alumacc.cc:474:replace_alu$5996.C[12]
.sym 114748 count[13]
.sym 114749 $PACKER_VCC_NET
.sym 114750 $auto$alumacc.cc:474:replace_alu$5996.C[13]
.sym 114752 count[14]
.sym 114753 $PACKER_VCC_NET
.sym 114754 $auto$alumacc.cc:474:replace_alu$5996.C[14]
.sym 114756 count[15]
.sym 114757 $PACKER_VCC_NET
.sym 114758 $auto$alumacc.cc:474:replace_alu$5996.C[15]
.sym 114760 count[16]
.sym 114761 $PACKER_VCC_NET
.sym 114762 $auto$alumacc.cc:474:replace_alu$5996.C[16]
.sym 114764 count[17]
.sym 114765 $PACKER_VCC_NET
.sym 114766 $auto$alumacc.cc:474:replace_alu$5996.C[17]
.sym 114768 count[18]
.sym 114769 $PACKER_VCC_NET
.sym 114770 $auto$alumacc.cc:474:replace_alu$5996.C[18]
.sym 114772 count[19]
.sym 114773 $PACKER_VCC_NET
.sym 114774 $auto$alumacc.cc:474:replace_alu$5996.C[19]
.sym 114775 $abc$35911$n2835
.sym 114776 $abc$35911$n5753
.sym 114779 $abc$35911$n2835
.sym 114780 $abc$35911$n5755
.sym 114783 $abc$35911$n2835
.sym 114784 $abc$35911$n5759
.sym 114787 $abc$35911$n2835
.sym 114788 $abc$35911$n5763
.sym 114791 picorv32.irq_mask[27]
.sym 114792 $abc$35911$n3409
.sym 114793 $abc$35911$n4295
.sym 114795 picorv32.cpu_state[4]
.sym 114796 basesoc_picorv327[31]
.sym 114797 picorv32.cpu_state[0]
.sym 114798 picorv32.irq_pending[31]
.sym 114799 picorv32.irq_pending[27]
.sym 114800 picorv32.cpu_state[0]
.sym 114801 $abc$35911$n4296_1
.sym 114803 sys_rst
.sym 114804 $abc$35911$n2835
.sym 114805 count[0]
.sym 114807 picorv32.irq_mask[24]
.sym 114808 $abc$35911$n3409
.sym 114809 $abc$35911$n4277_1
.sym 114811 count[1]
.sym 114812 $abc$35911$n2835
.sym 114815 $abc$35911$n200
.sym 114819 picorv32.irq_pending[24]
.sym 114820 picorv32.cpu_state[0]
.sym 114821 $abc$35911$n4278_1
.sym 114823 picorv32.cpu_state[4]
.sym 114824 basesoc_picorv327[23]
.sym 114825 picorv32.cpu_state[0]
.sym 114826 picorv32.irq_pending[23]
.sym 114827 picorv32.irq_mask[18]
.sym 114828 picorv32.irq_state[1]
.sym 114829 picorv32.irq_pending[18]
.sym 114831 picorv32.cpuregs_rs1[27]
.sym 114835 picorv32.irq_mask[22]
.sym 114836 $abc$35911$n3409
.sym 114837 $abc$35911$n4265_1
.sym 114839 $abc$35911$n7008
.sym 114840 picorv32.cpu_state[3]
.sym 114841 $abc$35911$n4272_1
.sym 114843 picorv32.irq_pending[22]
.sym 114844 picorv32.cpu_state[0]
.sym 114845 $abc$35911$n4266_1
.sym 114847 picorv32.cpuregs_rs1[21]
.sym 114851 picorv32.cpuregs_rs1[31]
.sym 114855 picorv32.irq_pending[31]
.sym 114856 picorv32.irq_mask[31]
.sym 114859 picorv32.irq_pending[19]
.sym 114860 picorv32.irq_mask[19]
.sym 114863 picorv32.cpu_state[4]
.sym 114864 basesoc_picorv327[25]
.sym 114865 picorv32.cpu_state[0]
.sym 114866 picorv32.irq_pending[25]
.sym 114867 $abc$35911$n3029
.sym 114868 $abc$35911$n3030
.sym 114869 $abc$35911$n3031
.sym 114870 $abc$35911$n3032
.sym 114871 picorv32.irq_mask[16]
.sym 114872 picorv32.irq_pending[16]
.sym 114875 picorv32.irq_mask[31]
.sym 114876 picorv32.irq_pending[31]
.sym 114879 picorv32.irq_pending[16]
.sym 114880 picorv32.irq_mask[16]
.sym 114883 picorv32.irq_mask[23]
.sym 114884 $abc$35911$n3409
.sym 114885 $abc$35911$n4271_1
.sym 114887 picorv32.irq_mask[28]
.sym 114888 picorv32.irq_pending[28]
.sym 114891 picorv32.irq_mask[29]
.sym 114892 picorv32.irq_pending[29]
.sym 114895 picorv32.irq_pending[28]
.sym 114896 picorv32.irq_mask[28]
.sym 114907 picorv32.irq_pending[29]
.sym 114908 picorv32.irq_mask[29]
.sym 114915 picorv32.cpu_state[4]
.sym 114916 basesoc_picorv327[28]
.sym 114917 picorv32.cpu_state[0]
.sym 114918 picorv32.irq_pending[28]
.sym 114923 $abc$35911$n4801_1
.sym 114924 basesoc_timer0_value_status[12]
.sym 114925 $abc$35911$n4798_1
.sym 114926 basesoc_timer0_value_status[4]
.sym 114927 basesoc_timer0_value[23]
.sym 114931 basesoc_timer0_value[14]
.sym 114935 basesoc_timer0_value[11]
.sym 114939 basesoc_timer0_value[15]
.sym 114943 basesoc_timer0_value[4]
.sym 114947 basesoc_timer0_value[12]
.sym 114952 basesoc_timer0_value[0]
.sym 114956 basesoc_timer0_value[1]
.sym 114957 $PACKER_VCC_NET
.sym 114960 basesoc_timer0_value[2]
.sym 114961 $PACKER_VCC_NET
.sym 114962 $auto$alumacc.cc:474:replace_alu$5984.C[2]
.sym 114964 basesoc_timer0_value[3]
.sym 114965 $PACKER_VCC_NET
.sym 114966 $auto$alumacc.cc:474:replace_alu$5984.C[3]
.sym 114968 basesoc_timer0_value[4]
.sym 114969 $PACKER_VCC_NET
.sym 114970 $auto$alumacc.cc:474:replace_alu$5984.C[4]
.sym 114972 basesoc_timer0_value[5]
.sym 114973 $PACKER_VCC_NET
.sym 114974 $auto$alumacc.cc:474:replace_alu$5984.C[5]
.sym 114976 basesoc_timer0_value[6]
.sym 114977 $PACKER_VCC_NET
.sym 114978 $auto$alumacc.cc:474:replace_alu$5984.C[6]
.sym 114980 basesoc_timer0_value[7]
.sym 114981 $PACKER_VCC_NET
.sym 114982 $auto$alumacc.cc:474:replace_alu$5984.C[7]
.sym 114984 basesoc_timer0_value[8]
.sym 114985 $PACKER_VCC_NET
.sym 114986 $auto$alumacc.cc:474:replace_alu$5984.C[8]
.sym 114988 basesoc_timer0_value[9]
.sym 114989 $PACKER_VCC_NET
.sym 114990 $auto$alumacc.cc:474:replace_alu$5984.C[9]
.sym 114992 basesoc_timer0_value[10]
.sym 114993 $PACKER_VCC_NET
.sym 114994 $auto$alumacc.cc:474:replace_alu$5984.C[10]
.sym 114996 basesoc_timer0_value[11]
.sym 114997 $PACKER_VCC_NET
.sym 114998 $auto$alumacc.cc:474:replace_alu$5984.C[11]
.sym 115000 basesoc_timer0_value[12]
.sym 115001 $PACKER_VCC_NET
.sym 115002 $auto$alumacc.cc:474:replace_alu$5984.C[12]
.sym 115004 basesoc_timer0_value[13]
.sym 115005 $PACKER_VCC_NET
.sym 115006 $auto$alumacc.cc:474:replace_alu$5984.C[13]
.sym 115008 basesoc_timer0_value[14]
.sym 115009 $PACKER_VCC_NET
.sym 115010 $auto$alumacc.cc:474:replace_alu$5984.C[14]
.sym 115012 basesoc_timer0_value[15]
.sym 115013 $PACKER_VCC_NET
.sym 115014 $auto$alumacc.cc:474:replace_alu$5984.C[15]
.sym 115016 basesoc_timer0_value[16]
.sym 115017 $PACKER_VCC_NET
.sym 115018 $auto$alumacc.cc:474:replace_alu$5984.C[16]
.sym 115020 basesoc_timer0_value[17]
.sym 115021 $PACKER_VCC_NET
.sym 115022 $auto$alumacc.cc:474:replace_alu$5984.C[17]
.sym 115024 basesoc_timer0_value[18]
.sym 115025 $PACKER_VCC_NET
.sym 115026 $auto$alumacc.cc:474:replace_alu$5984.C[18]
.sym 115028 basesoc_timer0_value[19]
.sym 115029 $PACKER_VCC_NET
.sym 115030 $auto$alumacc.cc:474:replace_alu$5984.C[19]
.sym 115032 basesoc_timer0_value[20]
.sym 115033 $PACKER_VCC_NET
.sym 115034 $auto$alumacc.cc:474:replace_alu$5984.C[20]
.sym 115036 basesoc_timer0_value[21]
.sym 115037 $PACKER_VCC_NET
.sym 115038 $auto$alumacc.cc:474:replace_alu$5984.C[21]
.sym 115040 basesoc_timer0_value[22]
.sym 115041 $PACKER_VCC_NET
.sym 115042 $auto$alumacc.cc:474:replace_alu$5984.C[22]
.sym 115044 basesoc_timer0_value[23]
.sym 115045 $PACKER_VCC_NET
.sym 115046 $auto$alumacc.cc:474:replace_alu$5984.C[23]
.sym 115048 basesoc_timer0_value[24]
.sym 115049 $PACKER_VCC_NET
.sym 115050 $auto$alumacc.cc:474:replace_alu$5984.C[24]
.sym 115052 basesoc_timer0_value[25]
.sym 115053 $PACKER_VCC_NET
.sym 115054 $auto$alumacc.cc:474:replace_alu$5984.C[25]
.sym 115056 basesoc_timer0_value[26]
.sym 115057 $PACKER_VCC_NET
.sym 115058 $auto$alumacc.cc:474:replace_alu$5984.C[26]
.sym 115060 basesoc_timer0_value[27]
.sym 115061 $PACKER_VCC_NET
.sym 115062 $auto$alumacc.cc:474:replace_alu$5984.C[27]
.sym 115064 basesoc_timer0_value[28]
.sym 115065 $PACKER_VCC_NET
.sym 115066 $auto$alumacc.cc:474:replace_alu$5984.C[28]
.sym 115068 basesoc_timer0_value[29]
.sym 115069 $PACKER_VCC_NET
.sym 115070 $auto$alumacc.cc:474:replace_alu$5984.C[29]
.sym 115072 basesoc_timer0_value[30]
.sym 115073 $PACKER_VCC_NET
.sym 115074 $auto$alumacc.cc:474:replace_alu$5984.C[30]
.sym 115076 basesoc_timer0_value[31]
.sym 115077 $PACKER_VCC_NET
.sym 115078 $auto$alumacc.cc:474:replace_alu$5984.C[31]
.sym 115079 basesoc_dat_w[7]
.sym 115083 basesoc_dat_w[1]
.sym 115087 basesoc_timer0_reload_storage[31]
.sym 115088 $abc$35911$n6022
.sym 115089 basesoc_timer0_eventmanager_status_w
.sym 115091 basesoc_ctrl_reset_reset_r
.sym 115095 $abc$35911$n4798_1
.sym 115096 basesoc_timer0_value_status[7]
.sym 115097 $abc$35911$n3280
.sym 115098 basesoc_timer0_load_storage[23]
.sym 115099 basesoc_timer0_reload_storage[17]
.sym 115100 $abc$35911$n5980
.sym 115101 basesoc_timer0_eventmanager_status_w
.sym 115103 basesoc_dat_w[4]
.sym 115107 $abc$35911$n3292
.sym 115108 basesoc_timer0_reload_storage[31]
.sym 115109 $abc$35911$n4875_1
.sym 115110 $abc$35911$n4877_1
.sym 115111 $abc$35911$n4805
.sym 115112 basesoc_timer0_value_status[21]
.sym 115115 array_muxed0[4]
.sym 115119 array_muxed1[6]
.sym 115123 basesoc_timer0_load_storage[31]
.sym 115124 $abc$35911$n5075_1
.sym 115125 basesoc_timer0_en_storage
.sym 115127 array_muxed1[7]
.sym 115131 $abc$35911$n4801_1
.sym 115132 basesoc_timer0_value_status[13]
.sym 115133 $abc$35911$n4798_1
.sym 115134 basesoc_timer0_value_status[5]
.sym 115135 basesoc_timer0_load_storage[13]
.sym 115136 $abc$35911$n3278
.sym 115137 $abc$35911$n4856
.sym 115138 $abc$35911$n4857_1
.sym 115139 basesoc_timer0_load_storage[17]
.sym 115140 $abc$35911$n5047_1
.sym 115141 basesoc_timer0_en_storage
.sym 115143 $abc$35911$n3815
.sym 115144 $abc$35911$n3812
.sym 115145 $abc$35911$n3855
.sym 115146 csrbankarray_sel_r
.sym 115147 $abc$35911$n3815
.sym 115148 $abc$35911$n3812
.sym 115149 $abc$35911$n3855
.sym 115150 csrbankarray_sel_r
.sym 115155 $abc$35911$n3381
.sym 115156 array_muxed2[3]
.sym 115157 $abc$35911$n3536
.sym 115158 $abc$35911$n3182
.sym 115179 $abc$35911$n7
.sym 115183 basesoc_picorv328[14]
.sym 115184 basesoc_picorv323[6]
.sym 115185 picorv32.mem_wordsize[1]
.sym 115187 $abc$35911$n3815
.sym 115188 $abc$35911$n3812
.sym 115189 $abc$35911$n3855
.sym 115190 csrbankarray_sel_r
.sym 115191 $abc$35911$n3
.sym 115195 $abc$35911$n5
.sym 115199 $abc$35911$n138
.sym 115200 $abc$35911$n102
.sym 115201 basesoc_adr[1]
.sym 115202 basesoc_adr[0]
.sym 115207 basesoc_adr[0]
.sym 115211 basesoc_adr[2]
.sym 115215 basesoc_adr[1]
.sym 115219 sys_rst
.sym 115220 basesoc_dat_w[5]
.sym 115223 $abc$35911$n134
.sym 115227 $abc$35911$n4782
.sym 115228 $abc$35911$n4783
.sym 115229 picorv32.instr_sub
.sym 115230 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115231 $abc$35911$n102
.sym 115235 $abc$35911$n136
.sym 115240 basesoc_picorv327[0]
.sym 115241 basesoc_picorv323[0]
.sym 115244 basesoc_picorv327[1]
.sym 115245 basesoc_picorv323[1]
.sym 115246 $auto$alumacc.cc:474:replace_alu$6051.C[1]
.sym 115248 basesoc_picorv327[2]
.sym 115249 basesoc_picorv323[2]
.sym 115250 $auto$alumacc.cc:474:replace_alu$6051.C[2]
.sym 115252 basesoc_picorv327[3]
.sym 115253 basesoc_picorv323[3]
.sym 115254 $auto$alumacc.cc:474:replace_alu$6051.C[3]
.sym 115256 basesoc_picorv327[4]
.sym 115257 basesoc_picorv323[4]
.sym 115258 $auto$alumacc.cc:474:replace_alu$6051.C[4]
.sym 115260 basesoc_picorv327[5]
.sym 115261 basesoc_picorv323[5]
.sym 115262 $auto$alumacc.cc:474:replace_alu$6051.C[5]
.sym 115264 basesoc_picorv327[6]
.sym 115265 basesoc_picorv323[6]
.sym 115266 $auto$alumacc.cc:474:replace_alu$6051.C[6]
.sym 115268 basesoc_picorv327[7]
.sym 115269 basesoc_picorv323[7]
.sym 115270 $auto$alumacc.cc:474:replace_alu$6051.C[7]
.sym 115272 basesoc_picorv327[8]
.sym 115273 basesoc_picorv328[8]
.sym 115274 $auto$alumacc.cc:474:replace_alu$6051.C[8]
.sym 115276 basesoc_picorv327[9]
.sym 115277 basesoc_picorv328[9]
.sym 115278 $auto$alumacc.cc:474:replace_alu$6051.C[9]
.sym 115280 basesoc_picorv327[10]
.sym 115281 basesoc_picorv328[10]
.sym 115282 $auto$alumacc.cc:474:replace_alu$6051.C[10]
.sym 115284 basesoc_picorv327[11]
.sym 115285 basesoc_picorv328[11]
.sym 115286 $auto$alumacc.cc:474:replace_alu$6051.C[11]
.sym 115288 basesoc_picorv327[12]
.sym 115289 basesoc_picorv328[12]
.sym 115290 $auto$alumacc.cc:474:replace_alu$6051.C[12]
.sym 115292 basesoc_picorv327[13]
.sym 115293 basesoc_picorv328[13]
.sym 115294 $auto$alumacc.cc:474:replace_alu$6051.C[13]
.sym 115296 basesoc_picorv327[14]
.sym 115297 basesoc_picorv328[14]
.sym 115298 $auto$alumacc.cc:474:replace_alu$6051.C[14]
.sym 115300 basesoc_picorv327[15]
.sym 115301 basesoc_picorv328[15]
.sym 115302 $auto$alumacc.cc:474:replace_alu$6051.C[15]
.sym 115304 basesoc_picorv327[16]
.sym 115305 basesoc_picorv328[16]
.sym 115306 $auto$alumacc.cc:474:replace_alu$6051.C[16]
.sym 115308 basesoc_picorv327[17]
.sym 115309 basesoc_picorv328[17]
.sym 115310 $auto$alumacc.cc:474:replace_alu$6051.C[17]
.sym 115312 basesoc_picorv327[18]
.sym 115313 basesoc_picorv328[18]
.sym 115314 $auto$alumacc.cc:474:replace_alu$6051.C[18]
.sym 115316 basesoc_picorv327[19]
.sym 115317 basesoc_picorv328[19]
.sym 115318 $auto$alumacc.cc:474:replace_alu$6051.C[19]
.sym 115320 basesoc_picorv327[20]
.sym 115321 basesoc_picorv328[20]
.sym 115322 $auto$alumacc.cc:474:replace_alu$6051.C[20]
.sym 115324 basesoc_picorv327[21]
.sym 115325 basesoc_picorv328[21]
.sym 115326 $auto$alumacc.cc:474:replace_alu$6051.C[21]
.sym 115328 basesoc_picorv327[22]
.sym 115329 basesoc_picorv328[22]
.sym 115330 $auto$alumacc.cc:474:replace_alu$6051.C[22]
.sym 115332 basesoc_picorv327[23]
.sym 115333 basesoc_picorv328[23]
.sym 115334 $auto$alumacc.cc:474:replace_alu$6051.C[23]
.sym 115336 basesoc_picorv327[24]
.sym 115337 basesoc_picorv328[24]
.sym 115338 $auto$alumacc.cc:474:replace_alu$6051.C[24]
.sym 115340 basesoc_picorv327[25]
.sym 115341 basesoc_picorv328[25]
.sym 115342 $auto$alumacc.cc:474:replace_alu$6051.C[25]
.sym 115344 basesoc_picorv327[26]
.sym 115345 basesoc_picorv328[26]
.sym 115346 $auto$alumacc.cc:474:replace_alu$6051.C[26]
.sym 115348 basesoc_picorv327[27]
.sym 115349 basesoc_picorv328[27]
.sym 115350 $auto$alumacc.cc:474:replace_alu$6051.C[27]
.sym 115352 basesoc_picorv327[28]
.sym 115353 basesoc_picorv328[28]
.sym 115354 $auto$alumacc.cc:474:replace_alu$6051.C[28]
.sym 115356 basesoc_picorv327[29]
.sym 115357 basesoc_picorv328[29]
.sym 115358 $auto$alumacc.cc:474:replace_alu$6051.C[29]
.sym 115360 basesoc_picorv327[30]
.sym 115361 basesoc_picorv328[30]
.sym 115362 $auto$alumacc.cc:474:replace_alu$6051.C[30]
.sym 115364 basesoc_picorv327[31]
.sym 115365 basesoc_picorv328[31]
.sym 115366 $auto$alumacc.cc:474:replace_alu$6051.C[31]
.sym 115367 $abc$35911$n4869
.sym 115368 $abc$35911$n4870
.sym 115369 picorv32.instr_sub
.sym 115370 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115371 basesoc_uart_phy_tx_busy
.sym 115372 $abc$35911$n6257
.sym 115375 basesoc_uart_phy_tx_busy
.sym 115376 $abc$35911$n6283
.sym 115379 basesoc_uart_phy_tx_busy
.sym 115380 $abc$35911$n6263
.sym 115383 basesoc_uart_phy_tx_busy
.sym 115384 $abc$35911$n6271
.sym 115387 $abc$35911$n4851
.sym 115388 $abc$35911$n4852
.sym 115389 picorv32.instr_sub
.sym 115390 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115391 $abc$35911$n4854
.sym 115392 $abc$35911$n4855
.sym 115393 picorv32.instr_sub
.sym 115394 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115395 basesoc_uart_phy_tx_busy
.sym 115396 $abc$35911$n6269
.sym 115399 $abc$35911$n3598_1
.sym 115400 picorv32.decoded_imm[10]
.sym 115401 picorv32.is_lui_auipc_jal
.sym 115402 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115403 $abc$35911$n3612
.sym 115404 picorv32.decoded_imm[17]
.sym 115405 picorv32.is_lui_auipc_jal
.sym 115406 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115407 basesoc_picorv328[29]
.sym 115411 $abc$35911$n3630
.sym 115412 picorv32.decoded_imm[26]
.sym 115413 picorv32.is_lui_auipc_jal
.sym 115414 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115415 $abc$35911$n3604_1
.sym 115416 picorv32.decoded_imm[13]
.sym 115417 picorv32.is_lui_auipc_jal
.sym 115418 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115419 $abc$35911$n3602_1
.sym 115420 picorv32.decoded_imm[12]
.sym 115421 picorv32.is_lui_auipc_jal
.sym 115422 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115423 $abc$35911$n3606
.sym 115424 picorv32.decoded_imm[14]
.sym 115425 picorv32.is_lui_auipc_jal
.sym 115426 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115427 $abc$35911$n3622_1
.sym 115428 picorv32.decoded_imm[22]
.sym 115429 picorv32.is_lui_auipc_jal
.sym 115430 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 115432 basesoc_picorv327[0]
.sym 115433 picorv32.decoded_imm[0]
.sym 115436 basesoc_picorv327[1]
.sym 115437 picorv32.decoded_imm[1]
.sym 115438 $auto$alumacc.cc:474:replace_alu$6011.C[1]
.sym 115440 basesoc_picorv327[2]
.sym 115441 picorv32.decoded_imm[2]
.sym 115442 $auto$alumacc.cc:474:replace_alu$6011.C[2]
.sym 115444 basesoc_picorv327[3]
.sym 115445 picorv32.decoded_imm[3]
.sym 115446 $auto$alumacc.cc:474:replace_alu$6011.C[3]
.sym 115448 basesoc_picorv327[4]
.sym 115449 picorv32.decoded_imm[4]
.sym 115450 $auto$alumacc.cc:474:replace_alu$6011.C[4]
.sym 115452 basesoc_picorv327[5]
.sym 115453 picorv32.decoded_imm[5]
.sym 115454 $auto$alumacc.cc:474:replace_alu$6011.C[5]
.sym 115456 basesoc_picorv327[6]
.sym 115457 picorv32.decoded_imm[6]
.sym 115458 $auto$alumacc.cc:474:replace_alu$6011.C[6]
.sym 115460 basesoc_picorv327[7]
.sym 115461 picorv32.decoded_imm[7]
.sym 115462 $auto$alumacc.cc:474:replace_alu$6011.C[7]
.sym 115464 basesoc_picorv327[8]
.sym 115465 picorv32.decoded_imm[8]
.sym 115466 $auto$alumacc.cc:474:replace_alu$6011.C[8]
.sym 115468 basesoc_picorv327[9]
.sym 115469 picorv32.decoded_imm[9]
.sym 115470 $auto$alumacc.cc:474:replace_alu$6011.C[9]
.sym 115472 basesoc_picorv327[10]
.sym 115473 picorv32.decoded_imm[10]
.sym 115474 $auto$alumacc.cc:474:replace_alu$6011.C[10]
.sym 115476 basesoc_picorv327[11]
.sym 115477 picorv32.decoded_imm[11]
.sym 115478 $auto$alumacc.cc:474:replace_alu$6011.C[11]
.sym 115480 basesoc_picorv327[12]
.sym 115481 picorv32.decoded_imm[12]
.sym 115482 $auto$alumacc.cc:474:replace_alu$6011.C[12]
.sym 115484 basesoc_picorv327[13]
.sym 115485 picorv32.decoded_imm[13]
.sym 115486 $auto$alumacc.cc:474:replace_alu$6011.C[13]
.sym 115488 basesoc_picorv327[14]
.sym 115489 picorv32.decoded_imm[14]
.sym 115490 $auto$alumacc.cc:474:replace_alu$6011.C[14]
.sym 115492 basesoc_picorv327[15]
.sym 115493 picorv32.decoded_imm[15]
.sym 115494 $auto$alumacc.cc:474:replace_alu$6011.C[15]
.sym 115496 basesoc_picorv327[16]
.sym 115497 picorv32.decoded_imm[16]
.sym 115498 $auto$alumacc.cc:474:replace_alu$6011.C[16]
.sym 115500 basesoc_picorv327[17]
.sym 115501 picorv32.decoded_imm[17]
.sym 115502 $auto$alumacc.cc:474:replace_alu$6011.C[17]
.sym 115504 basesoc_picorv327[18]
.sym 115505 picorv32.decoded_imm[18]
.sym 115506 $auto$alumacc.cc:474:replace_alu$6011.C[18]
.sym 115508 basesoc_picorv327[19]
.sym 115509 picorv32.decoded_imm[19]
.sym 115510 $auto$alumacc.cc:474:replace_alu$6011.C[19]
.sym 115512 basesoc_picorv327[20]
.sym 115513 picorv32.decoded_imm[20]
.sym 115514 $auto$alumacc.cc:474:replace_alu$6011.C[20]
.sym 115516 basesoc_picorv327[21]
.sym 115517 picorv32.decoded_imm[21]
.sym 115518 $auto$alumacc.cc:474:replace_alu$6011.C[21]
.sym 115520 basesoc_picorv327[22]
.sym 115521 picorv32.decoded_imm[22]
.sym 115522 $auto$alumacc.cc:474:replace_alu$6011.C[22]
.sym 115524 basesoc_picorv327[23]
.sym 115525 picorv32.decoded_imm[23]
.sym 115526 $auto$alumacc.cc:474:replace_alu$6011.C[23]
.sym 115528 basesoc_picorv327[24]
.sym 115529 picorv32.decoded_imm[24]
.sym 115530 $auto$alumacc.cc:474:replace_alu$6011.C[24]
.sym 115532 basesoc_picorv327[25]
.sym 115533 picorv32.decoded_imm[25]
.sym 115534 $auto$alumacc.cc:474:replace_alu$6011.C[25]
.sym 115536 basesoc_picorv327[26]
.sym 115537 picorv32.decoded_imm[26]
.sym 115538 $auto$alumacc.cc:474:replace_alu$6011.C[26]
.sym 115540 basesoc_picorv327[27]
.sym 115541 picorv32.decoded_imm[27]
.sym 115542 $auto$alumacc.cc:474:replace_alu$6011.C[27]
.sym 115544 basesoc_picorv327[28]
.sym 115545 picorv32.decoded_imm[28]
.sym 115546 $auto$alumacc.cc:474:replace_alu$6011.C[28]
.sym 115548 basesoc_picorv327[29]
.sym 115549 picorv32.decoded_imm[29]
.sym 115550 $auto$alumacc.cc:474:replace_alu$6011.C[29]
.sym 115552 basesoc_picorv327[30]
.sym 115553 picorv32.decoded_imm[30]
.sym 115554 $auto$alumacc.cc:474:replace_alu$6011.C[30]
.sym 115556 basesoc_picorv327[31]
.sym 115557 picorv32.decoded_imm[31]
.sym 115558 $auto$alumacc.cc:474:replace_alu$6011.C[31]
.sym 115559 picorv32.reg_next_pc[19]
.sym 115560 $abc$35911$n3756_1
.sym 115561 $abc$35911$n3683
.sym 115562 $abc$35911$n3685
.sym 115563 picorv32.decoded_imm_uj[25]
.sym 115564 picorv32.instr_jal
.sym 115565 $abc$35911$n3075
.sym 115566 $abc$35911$n3091
.sym 115567 picorv32.reg_next_pc[3]
.sym 115568 $abc$35911$n3691
.sym 115569 $abc$35911$n3683
.sym 115570 $abc$35911$n3685
.sym 115571 picorv32.instr_jal
.sym 115572 picorv32.decoded_imm_uj[8]
.sym 115573 $abc$35911$n2866
.sym 115574 picorv32.mem_rdata_q[28]
.sym 115575 picorv32.reg_next_pc[21]
.sym 115576 $abc$35911$n3764_1
.sym 115577 $abc$35911$n3683
.sym 115578 $abc$35911$n3685
.sym 115579 picorv32.instr_lui
.sym 115580 picorv32.is_lui_auipc_jal
.sym 115583 $abc$35911$n3691
.sym 115584 $abc$35911$n2871_1
.sym 115585 $abc$35911$n4361
.sym 115586 $abc$35911$n4360_1
.sym 115587 picorv32.reg_next_pc[19]
.sym 115588 picorv32.irq_state[0]
.sym 115589 $abc$35911$n231
.sym 115590 $abc$35911$n5382
.sym 115591 $abc$35911$n3060
.sym 115592 $abc$35911$n4768
.sym 115593 $abc$35911$n3689
.sym 115594 $abc$35911$n4708
.sym 115595 $abc$35911$n3060
.sym 115596 $abc$35911$n4763
.sym 115597 $abc$35911$n3689
.sym 115598 $abc$35911$n4703
.sym 115599 $abc$35911$n4402
.sym 115600 $abc$35911$n4403
.sym 115603 $abc$35911$n3782_1
.sym 115604 $abc$35911$n4606
.sym 115605 $abc$35911$n3687
.sym 115607 $abc$35911$n3040
.sym 115608 picorv32.irq_state[1]
.sym 115609 $abc$35911$n3748_1
.sym 115610 $abc$35911$n2871_1
.sym 115611 $abc$35911$n3758_1
.sym 115612 $abc$35911$n4588
.sym 115613 $abc$35911$n3687
.sym 115615 $abc$35911$n3685
.sym 115616 picorv32.reg_next_pc[25]
.sym 115617 $abc$35911$n3780_1
.sym 115619 $abc$35911$n3060
.sym 115620 $abc$35911$n4769
.sym 115621 $abc$35911$n3689
.sym 115622 $abc$35911$n4709
.sym 115623 picorv32.mem_rdata_latched[31]
.sym 115627 picorv32.reg_out[31]
.sym 115628 picorv32.alu_out_q[31]
.sym 115629 picorv32.latched_stalu
.sym 115630 $abc$35911$n2871_1
.sym 115631 picorv32.reg_out[31]
.sym 115632 picorv32.alu_out_q[31]
.sym 115633 picorv32.latched_stalu
.sym 115634 $abc$35911$n3683
.sym 115635 $abc$35911$n5406
.sym 115636 $abc$35911$n231
.sym 115637 $abc$35911$n4446_1
.sym 115638 $abc$35911$n4447
.sym 115639 picorv32.irq_state[0]
.sym 115640 picorv32.reg_next_pc[25]
.sym 115641 $abc$35911$n3039
.sym 115642 picorv32.irq_state[1]
.sym 115643 picorv32.reg_next_pc[28]
.sym 115644 $abc$35911$n3792_1
.sym 115645 $abc$35911$n3683
.sym 115646 $abc$35911$n3685
.sym 115647 picorv32.reg_out[28]
.sym 115648 picorv32.alu_out_q[28]
.sym 115649 picorv32.latched_stalu
.sym 115651 picorv32.mem_rdata_latched[28]
.sym 115655 picorv32.instr_auipc
.sym 115656 picorv32.instr_lui
.sym 115657 $abc$35911$n2866
.sym 115658 picorv32.mem_rdata_q[31]
.sym 115659 picorv32.mem_rdata_q[29]
.sym 115660 picorv32.mem_rdata_q[31]
.sym 115661 picorv32.mem_rdata_q[30]
.sym 115662 $abc$35911$n3481_1
.sym 115663 $abc$35911$n188
.sym 115667 $abc$35911$n2910
.sym 115668 $abc$35911$n3188
.sym 115669 $abc$35911$n3189
.sym 115670 $abc$35911$n3182
.sym 115671 picorv32.irq_state[0]
.sym 115672 picorv32.reg_next_pc[31]
.sym 115673 $abc$35911$n3029
.sym 115674 picorv32.irq_state[1]
.sym 115675 $abc$35911$n231
.sym 115676 picorv32.latched_compr
.sym 115677 $abc$35911$n4353_1
.sym 115679 picorv32.latched_branch
.sym 115680 $abc$35911$n231
.sym 115681 $abc$35911$n232
.sym 115682 picorv32.cpu_state[0]
.sym 115683 $abc$35911$n2911_1
.sym 115684 $abc$35911$n3188
.sym 115685 $abc$35911$n232
.sym 115686 basesoc_picorv32_trap
.sym 115687 $abc$35911$n2835
.sym 115688 $abc$35911$n5775
.sym 115691 $abc$35911$n192
.sym 115695 count[11]
.sym 115696 count[12]
.sym 115697 count[13]
.sym 115698 count[15]
.sym 115699 $abc$35911$n2835
.sym 115700 $abc$35911$n5771
.sym 115703 $abc$35911$n2836_1
.sym 115704 $abc$35911$n2845
.sym 115707 $abc$35911$n2835
.sym 115708 $abc$35911$n5779
.sym 115711 $abc$35911$n2835
.sym 115712 $abc$35911$n5757
.sym 115715 $abc$35911$n2835
.sym 115716 $abc$35911$n5773
.sym 115719 $abc$35911$n2839
.sym 115720 $abc$35911$n2840_1
.sym 115721 $abc$35911$n2841
.sym 115723 $abc$35911$n2835
.sym 115724 $abc$35911$n5769
.sym 115727 count[2]
.sym 115728 count[3]
.sym 115729 count[5]
.sym 115730 count[10]
.sym 115731 count[1]
.sym 115732 count[2]
.sym 115733 count[3]
.sym 115734 count[4]
.sym 115735 count[5]
.sym 115736 count[7]
.sym 115737 count[8]
.sym 115738 count[10]
.sym 115739 count[1]
.sym 115740 count[4]
.sym 115741 count[7]
.sym 115742 count[8]
.sym 115743 $abc$35911$n2835
.sym 115744 $abc$35911$n5765
.sym 115747 $abc$35911$n2835
.sym 115748 $abc$35911$n5749
.sym 115751 picorv32.irq_state[1]
.sym 115752 $abc$35911$n3030
.sym 115753 $abc$35911$n231
.sym 115754 $abc$35911$n5400
.sym 115755 picorv32.mem_rdata_latched[30]
.sym 115759 $abc$35911$n4129
.sym 115760 picorv32.cpuregs_rs1[31]
.sym 115761 $abc$35911$n4316
.sym 115762 $abc$35911$n4318_1
.sym 115763 $abc$35911$n4129
.sym 115764 picorv32.cpuregs_rs1[27]
.sym 115765 $abc$35911$n4292
.sym 115766 $abc$35911$n4294_1
.sym 115767 $abc$35911$n7016
.sym 115768 picorv32.cpu_state[3]
.sym 115769 $abc$35911$n4320_1
.sym 115771 picorv32.irq_mask[31]
.sym 115772 $abc$35911$n3409
.sym 115773 $abc$35911$n4319
.sym 115776 count[0]
.sym 115778 $PACKER_VCC_NET
.sym 115779 $abc$35911$n4129
.sym 115780 picorv32.cpuregs_rs1[24]
.sym 115781 $abc$35911$n4274_1
.sym 115782 $abc$35911$n4276_1
.sym 115783 picorv32.irq_mask[25]
.sym 115784 $abc$35911$n3409
.sym 115785 $abc$35911$n4283
.sym 115787 picorv32.irq_pending[20]
.sym 115788 picorv32.cpu_state[0]
.sym 115789 $abc$35911$n4254_1
.sym 115791 picorv32.irq_mask[20]
.sym 115792 $abc$35911$n3409
.sym 115793 $abc$35911$n4253_1
.sym 115795 $abc$35911$n4129
.sym 115796 picorv32.cpuregs_rs1[22]
.sym 115797 $abc$35911$n4262_1
.sym 115798 $abc$35911$n4264_1
.sym 115799 $abc$35911$n7010
.sym 115800 picorv32.cpu_state[3]
.sym 115801 $abc$35911$n4284_1
.sym 115803 picorv32.irq_pending[21]
.sym 115804 picorv32.cpu_state[0]
.sym 115805 $abc$35911$n4260_1
.sym 115807 picorv32.irq_mask[21]
.sym 115808 $abc$35911$n3409
.sym 115809 $abc$35911$n4259_1
.sym 115811 picorv32.irq_pending[18]
.sym 115812 picorv32.cpu_state[0]
.sym 115813 $abc$35911$n4242
.sym 115815 picorv32.cpu_state[3]
.sym 115816 $abc$35911$n6999
.sym 115817 picorv32.cpu_state[0]
.sym 115818 picorv32.irq_pending[14]
.sym 115819 picorv32.irq_mask[19]
.sym 115820 picorv32.irq_pending[19]
.sym 115823 picorv32.irq_pending[26]
.sym 115824 picorv32.cpu_state[0]
.sym 115825 $abc$35911$n4290_1
.sym 115827 picorv32.cpuregs_rs1[19]
.sym 115831 picorv32.irq_mask[26]
.sym 115832 $abc$35911$n3409
.sym 115833 $abc$35911$n4289
.sym 115835 $abc$35911$n4129
.sym 115836 picorv32.cpuregs_rs1[14]
.sym 115837 $abc$35911$n4216
.sym 115838 $abc$35911$n4217
.sym 115839 picorv32.cpuregs_rs1[16]
.sym 115843 picorv32.irq_mask[18]
.sym 115844 $abc$35911$n3409
.sym 115845 $abc$35911$n4241
.sym 115847 picorv32.irq_mask[28]
.sym 115848 $abc$35911$n3409
.sym 115849 $abc$35911$n4301
.sym 115851 $abc$35911$n7013
.sym 115852 picorv32.cpu_state[3]
.sym 115853 $abc$35911$n4302_1
.sym 115855 picorv32.cpuregs_rs1[28]
.sym 115863 picorv32.cpuregs_rs1[29]
.sym 115891 basesoc_ctrl_reset_reset_r
.sym 115911 basesoc_timer0_value[4]
.sym 115912 basesoc_timer0_value[5]
.sym 115913 basesoc_timer0_value[6]
.sym 115914 basesoc_timer0_value[7]
.sym 115915 basesoc_timer0_load_storage[4]
.sym 115916 $abc$35911$n5021
.sym 115917 basesoc_timer0_en_storage
.sym 115919 basesoc_timer0_load_storage[20]
.sym 115920 $abc$35911$n5053_1
.sym 115921 basesoc_timer0_en_storage
.sym 115923 basesoc_timer0_value[12]
.sym 115924 basesoc_timer0_value[13]
.sym 115925 basesoc_timer0_value[14]
.sym 115926 basesoc_timer0_value[15]
.sym 115927 basesoc_timer0_reload_storage[20]
.sym 115928 $abc$35911$n3289
.sym 115929 $abc$35911$n4842_1
.sym 115930 $abc$35911$n4843_1
.sym 115931 $abc$35911$n3305
.sym 115932 $abc$35911$n3306
.sym 115933 $abc$35911$n3307
.sym 115934 $abc$35911$n3308
.sym 115935 basesoc_timer0_reload_storage[4]
.sym 115936 $abc$35911$n5941
.sym 115937 basesoc_timer0_eventmanager_status_w
.sym 115939 basesoc_timer0_load_storage[3]
.sym 115940 $abc$35911$n5019
.sym 115941 basesoc_timer0_en_storage
.sym 115943 basesoc_timer0_load_storage[14]
.sym 115944 $abc$35911$n5041
.sym 115945 basesoc_timer0_en_storage
.sym 115947 basesoc_timer0_load_storage[15]
.sym 115948 $abc$35911$n5043
.sym 115949 basesoc_timer0_en_storage
.sym 115951 $abc$35911$n5467
.sym 115952 $abc$35911$n4840_1
.sym 115953 $abc$35911$n4846_1
.sym 115954 $abc$35911$n3275
.sym 115955 basesoc_timer0_reload_storage[15]
.sym 115956 $abc$35911$n5974
.sym 115957 basesoc_timer0_eventmanager_status_w
.sym 115959 basesoc_timer0_value[8]
.sym 115960 basesoc_timer0_value[9]
.sym 115961 basesoc_timer0_value[10]
.sym 115962 basesoc_timer0_value[11]
.sym 115963 basesoc_timer0_load_storage[4]
.sym 115964 $abc$35911$n3276
.sym 115965 $abc$35911$n4841
.sym 115966 $abc$35911$n4844
.sym 115967 $abc$35911$n3294
.sym 115968 $abc$35911$n3274
.sym 115969 sys_rst
.sym 115971 basesoc_timer0_load_storage[13]
.sym 115972 $abc$35911$n5039
.sym 115973 basesoc_timer0_en_storage
.sym 115975 basesoc_timer0_value[20]
.sym 115976 basesoc_timer0_value[21]
.sym 115977 basesoc_timer0_value[22]
.sym 115978 basesoc_timer0_value[23]
.sym 115979 basesoc_timer0_value_status[20]
.sym 115980 $abc$35911$n4805
.sym 115981 basesoc_adr[4]
.sym 115982 $abc$35911$n5466_1
.sym 115983 basesoc_timer0_reload_storage[27]
.sym 115984 $abc$35911$n3292
.sym 115985 $abc$35911$n4830_1
.sym 115987 basesoc_timer0_reload_storage[16]
.sym 115988 $abc$35911$n3289
.sym 115989 $abc$35911$n3278
.sym 115990 basesoc_timer0_load_storage[8]
.sym 115991 basesoc_timer0_load_storage[19]
.sym 115992 $abc$35911$n5051_1
.sym 115993 basesoc_timer0_en_storage
.sym 115995 basesoc_timer0_reload_storage[19]
.sym 115996 $abc$35911$n3289
.sym 115997 $abc$35911$n4832
.sym 115998 $abc$35911$n4831_1
.sym 115999 basesoc_timer0_load_storage[0]
.sym 116000 $abc$35911$n5013
.sym 116001 basesoc_timer0_en_storage
.sym 116003 basesoc_timer0_reload_storage[19]
.sym 116004 $abc$35911$n5986
.sym 116005 basesoc_timer0_eventmanager_status_w
.sym 116007 basesoc_timer0_load_storage[9]
.sym 116008 $abc$35911$n5031
.sym 116009 basesoc_timer0_en_storage
.sym 116011 basesoc_timer0_reload_storage[26]
.sym 116012 $abc$35911$n6007
.sym 116013 basesoc_timer0_eventmanager_status_w
.sym 116015 $abc$35911$n4801_1
.sym 116016 basesoc_timer0_value_status[8]
.sym 116017 $abc$35911$n3294
.sym 116018 basesoc_timer0_en_storage
.sym 116019 basesoc_timer0_reload_storage[9]
.sym 116020 $abc$35911$n5956
.sym 116021 basesoc_timer0_eventmanager_status_w
.sym 116023 basesoc_timer0_load_storage[7]
.sym 116024 $abc$35911$n5027
.sym 116025 basesoc_timer0_en_storage
.sym 116027 basesoc_adr[4]
.sym 116028 $abc$35911$n3198
.sym 116031 basesoc_adr[4]
.sym 116032 $abc$35911$n2873
.sym 116033 basesoc_timer0_load_storage[27]
.sym 116035 $abc$35911$n4800_1
.sym 116036 $abc$35911$n4802
.sym 116037 $abc$35911$n4803_1
.sym 116038 $abc$35911$n4804_1
.sym 116039 basesoc_timer0_reload_storage[7]
.sym 116040 $abc$35911$n5950
.sym 116041 basesoc_timer0_eventmanager_status_w
.sym 116043 $abc$35911$n3198
.sym 116044 basesoc_timer0_load_storage[15]
.sym 116045 basesoc_timer0_reload_storage[7]
.sym 116046 $abc$35911$n3284
.sym 116047 $abc$35911$n4798_1
.sym 116048 basesoc_timer0_value_status[2]
.sym 116049 $abc$35911$n3289
.sym 116050 basesoc_timer0_reload_storage[18]
.sym 116051 basesoc_picorv323[14]
.sym 116055 basesoc_picorv323[3]
.sym 116059 basesoc_picorv323[13]
.sym 116063 $abc$35911$n4805
.sym 116064 basesoc_timer0_value_status[23]
.sym 116065 $abc$35911$n3276
.sym 116066 basesoc_timer0_load_storage[7]
.sym 116067 basesoc_timer0_load_storage[31]
.sym 116068 $abc$35911$n2873
.sym 116069 $abc$35911$n5476_1
.sym 116070 basesoc_adr[4]
.sym 116075 $abc$35911$n3526
.sym 116076 $abc$35911$n3182
.sym 116079 array_muxed2[0]
.sym 116080 array_muxed2[1]
.sym 116081 array_muxed2[2]
.sym 116082 array_muxed2[3]
.sym 116091 $abc$35911$n3527_1
.sym 116092 array_muxed2[0]
.sym 116093 $abc$35911$n3381
.sym 116099 $abc$35911$n2845
.sym 116100 $abc$35911$n3358
.sym 116101 sys_rst
.sym 116102 $abc$35911$n3356
.sym 116103 $abc$35911$n4880_1
.sym 116104 csrbankarray_csrbank3_bitbang0_w[1]
.sym 116105 $abc$35911$n3199
.sym 116106 csrbankarray_csrbank3_bitbang_en0_w
.sym 116107 $abc$35911$n3202
.sym 116108 spiflash_miso
.sym 116111 $abc$35911$n3855
.sym 116112 $abc$35911$n3815
.sym 116113 $abc$35911$n3812
.sym 116114 csrbankarray_sel_r
.sym 116115 basesoc_dat_w[4]
.sym 116119 basesoc_dat_w[7]
.sym 116127 basesoc_dat_w[1]
.sym 116131 $abc$35911$n3812
.sym 116132 $abc$35911$n3815
.sym 116133 $abc$35911$n3855
.sym 116134 csrbankarray_sel_r
.sym 116139 $abc$35911$n136
.sym 116140 $abc$35911$n124
.sym 116141 basesoc_adr[1]
.sym 116142 basesoc_adr[0]
.sym 116143 $abc$35911$n138
.sym 116147 $abc$35911$n4759_1
.sym 116148 $abc$35911$n4758_1
.sym 116149 $abc$35911$n3220
.sym 116151 $abc$35911$n3812
.sym 116152 $abc$35911$n3815
.sym 116153 $abc$35911$n3855
.sym 116154 csrbankarray_sel_r
.sym 116155 $abc$35911$n5280
.sym 116156 csrbankarray_interface0_bank_bus_dat_r[4]
.sym 116157 csrbankarray_interface1_bank_bus_dat_r[4]
.sym 116158 $abc$35911$n5281_1
.sym 116159 $abc$35911$n3369
.sym 116160 $abc$35911$n2875_1
.sym 116161 csrbankarray_csrbank2_dat0_w[6]
.sym 116163 sys_rst
.sym 116164 basesoc_dat_w[2]
.sym 116167 $abc$35911$n124
.sym 116171 $abc$35911$n128
.sym 116175 $abc$35911$n3815
.sym 116176 $abc$35911$n3855
.sym 116177 $abc$35911$n3812
.sym 116178 csrbankarray_sel_r
.sym 116183 $abc$35911$n3352
.sym 116184 $abc$35911$n2875_1
.sym 116185 csrbankarray_csrbank3_bitbang0_w[3]
.sym 116187 basesoc_uart_phy_storage[26]
.sym 116188 $abc$35911$n128
.sym 116189 basesoc_adr[0]
.sym 116190 basesoc_adr[1]
.sym 116195 $abc$35911$n3352
.sym 116196 $abc$35911$n2875_1
.sym 116197 csrbankarray_csrbank3_bitbang0_w[1]
.sym 116200 basesoc_uart_phy_storage[0]
.sym 116201 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 116203 basesoc_uart_phy_tx_busy
.sym 116204 $abc$35911$n6235
.sym 116207 basesoc_uart_phy_tx_busy
.sym 116208 $abc$35911$n6233
.sym 116211 basesoc_uart_phy_tx_busy
.sym 116212 $abc$35911$n6227
.sym 116215 $abc$35911$n4788
.sym 116216 $abc$35911$n4789
.sym 116217 picorv32.instr_sub
.sym 116218 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116219 basesoc_uart_phy_tx_busy
.sym 116220 $abc$35911$n6245
.sym 116223 basesoc_uart_phy_tx_busy
.sym 116224 $abc$35911$n6225
.sym 116227 $abc$35911$n4800
.sym 116228 $abc$35911$n4801
.sym 116229 picorv32.instr_sub
.sym 116230 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116231 $abc$35911$n4866
.sym 116232 $abc$35911$n4867
.sym 116233 picorv32.instr_sub
.sym 116234 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116235 $abc$35911$n4824
.sym 116236 $abc$35911$n4825
.sym 116237 picorv32.instr_sub
.sym 116238 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116239 basesoc_uart_phy_tx_busy
.sym 116240 $abc$35911$n6259
.sym 116243 basesoc_uart_phy_tx_busy
.sym 116244 $abc$35911$n6239
.sym 116247 basesoc_uart_phy_tx_busy
.sym 116248 $abc$35911$n6237
.sym 116251 $abc$35911$n4845
.sym 116252 $abc$35911$n4846
.sym 116253 picorv32.instr_sub
.sym 116254 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 116255 basesoc_uart_phy_tx_busy
.sym 116256 $abc$35911$n6231
.sym 116259 basesoc_uart_phy_tx_busy
.sym 116260 $abc$35911$n6229
.sym 116264 basesoc_uart_phy_storage[0]
.sym 116265 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 116268 basesoc_uart_phy_storage[1]
.sym 116269 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 116270 $auto$alumacc.cc:474:replace_alu$5972.C[1]
.sym 116272 basesoc_uart_phy_storage[2]
.sym 116273 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 116274 $auto$alumacc.cc:474:replace_alu$5972.C[2]
.sym 116276 basesoc_uart_phy_storage[3]
.sym 116277 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 116278 $auto$alumacc.cc:474:replace_alu$5972.C[3]
.sym 116280 basesoc_uart_phy_storage[4]
.sym 116281 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 116282 $auto$alumacc.cc:474:replace_alu$5972.C[4]
.sym 116284 basesoc_uart_phy_storage[5]
.sym 116285 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 116286 $auto$alumacc.cc:474:replace_alu$5972.C[5]
.sym 116288 basesoc_uart_phy_storage[6]
.sym 116289 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 116290 $auto$alumacc.cc:474:replace_alu$5972.C[6]
.sym 116292 basesoc_uart_phy_storage[7]
.sym 116293 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 116294 $auto$alumacc.cc:474:replace_alu$5972.C[7]
.sym 116296 basesoc_uart_phy_storage[8]
.sym 116297 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 116298 $auto$alumacc.cc:474:replace_alu$5972.C[8]
.sym 116300 basesoc_uart_phy_storage[9]
.sym 116301 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 116302 $auto$alumacc.cc:474:replace_alu$5972.C[9]
.sym 116304 basesoc_uart_phy_storage[10]
.sym 116305 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 116306 $auto$alumacc.cc:474:replace_alu$5972.C[10]
.sym 116308 basesoc_uart_phy_storage[11]
.sym 116309 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 116310 $auto$alumacc.cc:474:replace_alu$5972.C[11]
.sym 116312 basesoc_uart_phy_storage[12]
.sym 116313 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 116314 $auto$alumacc.cc:474:replace_alu$5972.C[12]
.sym 116316 basesoc_uart_phy_storage[13]
.sym 116317 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 116318 $auto$alumacc.cc:474:replace_alu$5972.C[13]
.sym 116320 basesoc_uart_phy_storage[14]
.sym 116321 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 116322 $auto$alumacc.cc:474:replace_alu$5972.C[14]
.sym 116324 basesoc_uart_phy_storage[15]
.sym 116325 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 116326 $auto$alumacc.cc:474:replace_alu$5972.C[15]
.sym 116328 basesoc_uart_phy_storage[16]
.sym 116329 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 116330 $auto$alumacc.cc:474:replace_alu$5972.C[16]
.sym 116332 basesoc_uart_phy_storage[17]
.sym 116333 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 116334 $auto$alumacc.cc:474:replace_alu$5972.C[17]
.sym 116336 basesoc_uart_phy_storage[18]
.sym 116337 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 116338 $auto$alumacc.cc:474:replace_alu$5972.C[18]
.sym 116340 basesoc_uart_phy_storage[19]
.sym 116341 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 116342 $auto$alumacc.cc:474:replace_alu$5972.C[19]
.sym 116344 basesoc_uart_phy_storage[20]
.sym 116345 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 116346 $auto$alumacc.cc:474:replace_alu$5972.C[20]
.sym 116348 basesoc_uart_phy_storage[21]
.sym 116349 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 116350 $auto$alumacc.cc:474:replace_alu$5972.C[21]
.sym 116352 basesoc_uart_phy_storage[22]
.sym 116353 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 116354 $auto$alumacc.cc:474:replace_alu$5972.C[22]
.sym 116356 basesoc_uart_phy_storage[23]
.sym 116357 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 116358 $auto$alumacc.cc:474:replace_alu$5972.C[23]
.sym 116360 basesoc_uart_phy_storage[24]
.sym 116361 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 116362 $auto$alumacc.cc:474:replace_alu$5972.C[24]
.sym 116364 basesoc_uart_phy_storage[25]
.sym 116365 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 116366 $auto$alumacc.cc:474:replace_alu$5972.C[25]
.sym 116368 basesoc_uart_phy_storage[26]
.sym 116369 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 116370 $auto$alumacc.cc:474:replace_alu$5972.C[26]
.sym 116372 basesoc_uart_phy_storage[27]
.sym 116373 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 116374 $auto$alumacc.cc:474:replace_alu$5972.C[27]
.sym 116376 basesoc_uart_phy_storage[28]
.sym 116377 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 116378 $auto$alumacc.cc:474:replace_alu$5972.C[28]
.sym 116380 basesoc_uart_phy_storage[29]
.sym 116381 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 116382 $auto$alumacc.cc:474:replace_alu$5972.C[29]
.sym 116384 basesoc_uart_phy_storage[30]
.sym 116385 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 116386 $auto$alumacc.cc:474:replace_alu$5972.C[30]
.sym 116388 basesoc_uart_phy_storage[31]
.sym 116389 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 116390 $auto$alumacc.cc:474:replace_alu$5972.C[31]
.sym 116394 $auto$alumacc.cc:474:replace_alu$5972.C[32]
.sym 116395 picorv32.reg_next_pc[10]
.sym 116396 picorv32.reg_out[10]
.sym 116397 $abc$35911$n3683
.sym 116399 picorv32.reg_next_pc[13]
.sym 116400 $abc$35911$n3732
.sym 116401 $abc$35911$n3683
.sym 116402 $abc$35911$n3685
.sym 116403 picorv32.reg_next_pc[17]
.sym 116404 $abc$35911$n3748_1
.sym 116405 picorv32.irq_state[0]
.sym 116406 $abc$35911$n3683
.sym 116407 picorv32.reg_next_pc[11]
.sym 116408 picorv32.irq_state[0]
.sym 116409 $abc$35911$n231
.sym 116410 $abc$35911$n5366
.sym 116411 $abc$35911$n3636
.sym 116412 picorv32.decoded_imm[29]
.sym 116413 picorv32.is_lui_auipc_jal
.sym 116414 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 116415 picorv32.reg_next_pc[7]
.sym 116416 picorv32.irq_state[0]
.sym 116417 $abc$35911$n231
.sym 116418 $abc$35911$n5358
.sym 116419 picorv32.reg_out[11]
.sym 116420 picorv32.alu_out_q[11]
.sym 116421 picorv32.latched_stalu
.sym 116423 basesoc_picorv327[16]
.sym 116424 picorv32.cpu_state[4]
.sym 116425 picorv32.cpu_state[3]
.sym 116426 $abc$35911$n7001
.sym 116427 basesoc_picorv327[21]
.sym 116428 picorv32.cpu_state[4]
.sym 116429 picorv32.cpu_state[3]
.sym 116430 $abc$35911$n7006
.sym 116431 picorv32.reg_next_pc[4]
.sym 116432 picorv32.reg_out[4]
.sym 116433 $abc$35911$n3683
.sym 116435 basesoc_picorv327[22]
.sym 116436 picorv32.cpu_state[4]
.sym 116437 picorv32.cpu_state[3]
.sym 116438 $abc$35911$n7007
.sym 116439 picorv32.reg_out[0]
.sym 116440 picorv32.alu_out_q[0]
.sym 116441 picorv32.latched_stalu
.sym 116442 $abc$35911$n2871_1
.sym 116443 $abc$35911$n4384
.sym 116444 $abc$35911$n4385
.sym 116447 basesoc_picorv327[24]
.sym 116448 picorv32.cpu_state[4]
.sym 116449 picorv32.cpu_state[3]
.sym 116450 $abc$35911$n7009
.sym 116451 basesoc_dat_w[3]
.sym 116455 $abc$35911$n4267
.sym 116456 $abc$35911$n3392_1
.sym 116457 $abc$35911$n3997_1
.sym 116458 $abc$35911$n3994_1
.sym 116459 $abc$35911$n4280
.sym 116460 $abc$35911$n3392_1
.sym 116461 $abc$35911$n4085
.sym 116462 $abc$35911$n4083_1
.sym 116463 basesoc_picorv327[16]
.sym 116464 $abc$35911$n4267
.sym 116465 $abc$35911$n3399_1
.sym 116466 picorv32.cpu_state[5]
.sym 116467 basesoc_picorv327[16]
.sym 116468 $abc$35911$n3887_1
.sym 116469 $abc$35911$n3992_1
.sym 116470 $abc$35911$n3993_1
.sym 116471 basesoc_picorv327[27]
.sym 116472 $abc$35911$n3887_1
.sym 116473 $abc$35911$n4067
.sym 116474 $abc$35911$n4068_1
.sym 116475 basesoc_picorv327[29]
.sym 116476 $abc$35911$n4280
.sym 116477 $abc$35911$n3399_1
.sym 116478 picorv32.cpu_state[5]
.sym 116479 basesoc_picorv327[29]
.sym 116480 $abc$35911$n3887_1
.sym 116481 $abc$35911$n4081
.sym 116482 $abc$35911$n4082
.sym 116483 basesoc_picorv327[27]
.sym 116484 $abc$35911$n4278
.sym 116485 $abc$35911$n3399_1
.sym 116486 picorv32.cpu_state[5]
.sym 116487 $abc$35911$n4278
.sym 116488 $abc$35911$n3392_1
.sym 116489 $abc$35911$n4071_1
.sym 116490 $abc$35911$n4069
.sym 116491 picorv32.is_lui_auipc_jal
.sym 116492 picorv32.cpuregs_rs1[29]
.sym 116493 $abc$35911$n4084
.sym 116494 picorv32.cpu_state[2]
.sym 116495 basesoc_picorv327[26]
.sym 116496 picorv32.cpu_state[4]
.sym 116497 picorv32.cpu_state[3]
.sym 116498 $abc$35911$n7011
.sym 116499 $abc$35911$n3899
.sym 116500 picorv32.reg_pc[27]
.sym 116503 basesoc_picorv327[29]
.sym 116504 picorv32.cpu_state[4]
.sym 116505 picorv32.cpu_state[3]
.sym 116506 $abc$35911$n7014
.sym 116507 picorv32.is_lui_auipc_jal
.sym 116508 picorv32.cpuregs_rs1[27]
.sym 116509 $abc$35911$n4070
.sym 116510 picorv32.cpu_state[2]
.sym 116511 basesoc_picorv327[27]
.sym 116512 picorv32.cpu_state[4]
.sym 116513 picorv32.cpu_state[3]
.sym 116514 $abc$35911$n7012
.sym 116515 $abc$35911$n3899
.sym 116516 picorv32.reg_pc[29]
.sym 116519 picorv32.reg_out[15]
.sym 116520 picorv32.alu_out_q[15]
.sym 116521 picorv32.latched_stalu
.sym 116523 picorv32.instr_auipc
.sym 116524 picorv32.instr_lui
.sym 116525 picorv32.mem_rdata_q[25]
.sym 116526 $abc$35911$n3077
.sym 116527 $abc$35911$n4600
.sym 116531 $abc$35911$n3023
.sym 116532 picorv32.irq_state[1]
.sym 116533 $abc$35911$n3796_1
.sym 116534 $abc$35911$n2871_1
.sym 116535 picorv32.latched_compr
.sym 116536 picorv32.irq_state[0]
.sym 116537 $abc$35911$n3178
.sym 116538 $abc$35911$n3179
.sym 116539 $abc$35911$n4591
.sym 116543 $abc$35911$n4594
.sym 116547 picorv32.reg_next_pc[23]
.sym 116548 $abc$35911$n3772_1
.sym 116549 $abc$35911$n3683
.sym 116550 $abc$35911$n3685
.sym 116551 picorv32.decoded_imm_uj[30]
.sym 116552 picorv32.instr_jal
.sym 116553 $abc$35911$n3075
.sym 116554 $abc$35911$n3101
.sym 116555 picorv32.instr_auipc
.sym 116556 picorv32.instr_lui
.sym 116557 picorv32.mem_rdata_q[26]
.sym 116558 $abc$35911$n3077
.sym 116559 $abc$35911$n3031
.sym 116560 picorv32.irq_state[1]
.sym 116561 $abc$35911$n3756_1
.sym 116562 $abc$35911$n2871_1
.sym 116563 picorv32.instr_jal
.sym 116564 picorv32.decoded_imm_uj[10]
.sym 116565 $abc$35911$n2866
.sym 116566 picorv32.mem_rdata_q[30]
.sym 116567 picorv32.decoded_imm_uj[26]
.sym 116568 picorv32.instr_jal
.sym 116569 $abc$35911$n3075
.sym 116570 $abc$35911$n3093
.sym 116571 $abc$35911$n4408_1
.sym 116572 $abc$35911$n4409
.sym 116575 picorv32.instr_auipc
.sym 116576 picorv32.instr_lui
.sym 116577 picorv32.mem_rdata_q[30]
.sym 116578 $abc$35911$n3077
.sym 116579 picorv32.is_lui_auipc_jal
.sym 116580 picorv32.cpu_state[2]
.sym 116581 picorv32.cpuregs_rs1[16]
.sym 116582 $abc$35911$n3995_1
.sym 116583 $abc$35911$n3801
.sym 116587 picorv32.reg_out[25]
.sym 116588 picorv32.alu_out_q[25]
.sym 116589 picorv32.latched_stalu
.sym 116590 $abc$35911$n2871_1
.sym 116591 picorv32.irq_state[0]
.sym 116592 picorv32.reg_next_pc[28]
.sym 116593 $abc$35911$n3792_1
.sym 116594 $abc$35911$n2871_1
.sym 116595 picorv32.reg_out[25]
.sym 116596 picorv32.alu_out_q[25]
.sym 116597 picorv32.latched_stalu
.sym 116598 $abc$35911$n3683
.sym 116599 $abc$35911$n3036_1
.sym 116600 picorv32.irq_state[1]
.sym 116601 $abc$35911$n3772_1
.sym 116602 $abc$35911$n2871_1
.sym 116603 $abc$35911$n5394
.sym 116604 $abc$35911$n231
.sym 116605 $abc$35911$n4427
.sym 116606 $abc$35911$n4428
.sym 116607 $abc$35911$n4420
.sym 116608 $abc$35911$n4421
.sym 116611 picorv32.reg_next_pc[28]
.sym 116612 picorv32.reg_out[28]
.sym 116613 $abc$35911$n3683
.sym 116615 $abc$35911$n2907_1
.sym 116616 $abc$35911$n2905_1
.sym 116617 $abc$35911$n2946_1
.sym 116618 $abc$35911$n2947
.sym 116619 $abc$35911$n2837_1
.sym 116620 $abc$35911$n2844
.sym 116623 grant
.sym 116624 basesoc_picorv32_mem_instr
.sym 116625 basesoc_picorv32_mem_valid
.sym 116627 grant
.sym 116628 basesoc_picorv32_mem_instr
.sym 116629 basesoc_picorv32_mem_valid
.sym 116631 $abc$35911$n2836_1
.sym 116632 grant
.sym 116633 basesoc_picorv32_mem_instr
.sym 116635 $abc$35911$n2907_1
.sym 116636 $abc$35911$n2905_1
.sym 116637 $abc$35911$n2958_1
.sym 116638 $abc$35911$n2959_1
.sym 116639 $abc$35911$n2907_1
.sym 116640 $abc$35911$n2905_1
.sym 116641 $abc$35911$n2963
.sym 116642 $abc$35911$n2964
.sym 116643 $abc$35911$n2907_1
.sym 116644 $abc$35911$n2905_1
.sym 116645 $abc$35911$n2954
.sym 116646 $abc$35911$n2955_1
.sym 116647 sys_rst
.sym 116648 $abc$35911$n5767
.sym 116649 $abc$35911$n2835
.sym 116651 sys_rst
.sym 116652 $abc$35911$n5777
.sym 116653 $abc$35911$n2835
.sym 116655 picorv32.mem_rdata_q[30]
.sym 116656 $abc$35911$n2957
.sym 116657 $abc$35911$n2904
.sym 116659 picorv32.mem_rdata_q[31]
.sym 116660 $abc$35911$n2949_1
.sym 116661 $abc$35911$n2904
.sym 116663 $abc$35911$n2839
.sym 116664 $abc$35911$n2908
.sym 116665 $abc$35911$n190
.sym 116666 $abc$35911$n192
.sym 116667 $abc$35911$n188
.sym 116668 $abc$35911$n190
.sym 116669 $abc$35911$n192
.sym 116670 $abc$35911$n194
.sym 116671 $abc$35911$n2842
.sym 116672 $abc$35911$n2906
.sym 116673 $abc$35911$n188
.sym 116674 $abc$35911$n194
.sym 116675 sys_rst
.sym 116676 $abc$35911$n5761
.sym 116677 $abc$35911$n2835
.sym 116679 $abc$35911$n194
.sym 116683 $abc$35911$n4129
.sym 116684 picorv32.cpuregs_rs1[10]
.sym 116685 $abc$35911$n4191
.sym 116686 $abc$35911$n4192
.sym 116687 sys_rst
.sym 116688 $abc$35911$n5787
.sym 116689 $abc$35911$n2835
.sym 116691 sys_rst
.sym 116692 $abc$35911$n5781
.sym 116693 $abc$35911$n2835
.sym 116695 sys_rst
.sym 116696 $abc$35911$n5785
.sym 116697 $abc$35911$n2835
.sym 116699 sys_rst
.sym 116700 $abc$35911$n5783
.sym 116701 $abc$35911$n2835
.sym 116703 $abc$35911$n198
.sym 116707 count[0]
.sym 116708 $abc$35911$n198
.sym 116709 $abc$35911$n200
.sym 116710 $abc$35911$n196
.sym 116711 picorv32.mem_rdata_latched[30]
.sym 116715 $abc$35911$n4129
.sym 116716 picorv32.cpuregs_rs1[7]
.sym 116717 $abc$35911$n4164
.sym 116718 $abc$35911$n4171
.sym 116719 picorv32.cpu_state[3]
.sym 116720 $abc$35911$n6995
.sym 116721 picorv32.cpu_state[0]
.sym 116722 picorv32.irq_pending[10]
.sym 116723 $abc$35911$n4174
.sym 116724 $abc$35911$n4226
.sym 116725 $abc$35911$n4293_1
.sym 116726 $abc$35911$n4112_1
.sym 116727 $abc$35911$n2949_1
.sym 116728 $abc$35911$n3529
.sym 116729 picorv32.latched_is_lu
.sym 116731 $abc$35911$n4174
.sym 116732 $abc$35911$n4226
.sym 116733 $abc$35911$n4317_1
.sym 116734 $abc$35911$n4112_1
.sym 116735 $abc$35911$n4437_1
.sym 116736 $abc$35911$n4438_1
.sym 116739 $abc$35911$n2962_1
.sym 116740 $abc$35911$n3529
.sym 116741 picorv32.latched_is_lu
.sym 116743 $abc$35911$n2945_1
.sym 116744 $abc$35911$n3529
.sym 116745 picorv32.latched_is_lu
.sym 116747 $abc$35911$n4219
.sym 116748 $abc$35911$n4174
.sym 116749 $abc$35911$n4112_1
.sym 116750 $abc$35911$n4221
.sym 116751 $abc$35911$n4129
.sym 116752 picorv32.cpuregs_rs1[20]
.sym 116753 $abc$35911$n4250
.sym 116754 $abc$35911$n4252_1
.sym 116755 $abc$35911$n4174
.sym 116756 $abc$35911$n4226
.sym 116757 $abc$35911$n4275_1
.sym 116758 $abc$35911$n4112_1
.sym 116759 $abc$35911$n4213
.sym 116760 $abc$35911$n4174
.sym 116761 $abc$35911$n4112_1
.sym 116762 $abc$35911$n4215
.sym 116763 $abc$35911$n4174
.sym 116764 $abc$35911$n4226
.sym 116765 $abc$35911$n4281_1
.sym 116766 $abc$35911$n4112_1
.sym 116767 $abc$35911$n4174
.sym 116768 $abc$35911$n4226
.sym 116769 $abc$35911$n4263_1
.sym 116770 $abc$35911$n4112_1
.sym 116771 $abc$35911$n4129
.sym 116772 picorv32.cpuregs_rs1[25]
.sym 116773 $abc$35911$n4280_1
.sym 116774 $abc$35911$n4282_1
.sym 116775 $abc$35911$n2953
.sym 116776 $abc$35911$n3529
.sym 116777 picorv32.latched_is_lu
.sym 116779 picorv32.irq_pending[16]
.sym 116780 picorv32.cpu_state[0]
.sym 116781 $abc$35911$n4230
.sym 116783 $abc$35911$n4174
.sym 116784 $abc$35911$n4226
.sym 116785 $abc$35911$n4305_1
.sym 116786 $abc$35911$n4112_1
.sym 116787 $abc$35911$n2957
.sym 116788 $abc$35911$n3529
.sym 116789 picorv32.latched_is_lu
.sym 116791 picorv32.irq_mask[16]
.sym 116792 $abc$35911$n3409
.sym 116793 $abc$35911$n4229
.sym 116795 $abc$35911$n4129
.sym 116796 picorv32.cpuregs_rs1[26]
.sym 116797 $abc$35911$n4286
.sym 116798 $abc$35911$n4288_1
.sym 116799 picorv32.cpu_state[4]
.sym 116800 basesoc_picorv327[19]
.sym 116801 picorv32.cpu_state[0]
.sym 116802 picorv32.irq_pending[19]
.sym 116803 $abc$35911$n4174
.sym 116804 $abc$35911$n4226
.sym 116805 $abc$35911$n4311_1
.sym 116806 $abc$35911$n4112_1
.sym 116807 picorv32.irq_mask[17]
.sym 116808 $abc$35911$n3409
.sym 116809 $abc$35911$n4235
.sym 116811 $abc$35911$n4129
.sym 116812 picorv32.cpuregs_rs1[29]
.sym 116813 $abc$35911$n4304
.sym 116814 $abc$35911$n4306_1
.sym 116815 picorv32.irq_mask[29]
.sym 116816 $abc$35911$n3409
.sym 116817 $abc$35911$n4307
.sym 116823 picorv32.irq_pending[29]
.sym 116824 picorv32.cpu_state[0]
.sym 116825 $abc$35911$n4308_1
.sym 116827 $abc$35911$n4129
.sym 116828 picorv32.cpuregs_rs1[30]
.sym 116829 $abc$35911$n4310
.sym 116830 $abc$35911$n4312_1
.sym 116831 $abc$35911$n4129
.sym 116832 picorv32.cpuregs_rs1[28]
.sym 116833 $abc$35911$n4298
.sym 116834 $abc$35911$n4300_1
.sym 116835 picorv32.irq_pending[17]
.sym 116836 picorv32.cpu_state[0]
.sym 116837 $abc$35911$n4236
.sym 116859 basesoc_timer0_value[6]
.sym 116863 basesoc_timer0_value[3]
.sym 116871 basesoc_timer0_reload_storage[2]
.sym 116872 $abc$35911$n5935
.sym 116873 basesoc_timer0_eventmanager_status_w
.sym 116875 basesoc_timer0_reload_storage[20]
.sym 116876 $abc$35911$n5989
.sym 116877 basesoc_timer0_eventmanager_status_w
.sym 116883 serial_rx
.sym 116887 regs0
.sym 116891 $abc$35911$n4798_1
.sym 116892 basesoc_timer0_value_status[3]
.sym 116893 $abc$35911$n3276
.sym 116894 basesoc_timer0_load_storage[3]
.sym 116895 basesoc_timer0_reload_storage[3]
.sym 116896 $abc$35911$n5938
.sym 116897 basesoc_timer0_eventmanager_status_w
.sym 116899 basesoc_timer0_value_status[11]
.sym 116900 $abc$35911$n4801_1
.sym 116901 $abc$35911$n4834_1
.sym 116903 basesoc_timer0_reload_storage[11]
.sym 116904 $abc$35911$n3286
.sym 116905 $abc$35911$n4837_1
.sym 116906 $abc$35911$n4836_1
.sym 116907 basesoc_timer0_load_storage[6]
.sym 116908 $abc$35911$n5025
.sym 116909 basesoc_timer0_en_storage
.sym 116911 basesoc_timer0_reload_storage[10]
.sym 116912 $abc$35911$n5959
.sym 116913 basesoc_timer0_eventmanager_status_w
.sym 116915 basesoc_timer0_reload_storage[6]
.sym 116916 $abc$35911$n5947
.sym 116917 basesoc_timer0_eventmanager_status_w
.sym 116919 $abc$35911$n4829
.sym 116920 $abc$35911$n4833_1
.sym 116921 $abc$35911$n4835
.sym 116922 $abc$35911$n3275
.sym 116923 basesoc_timer0_load_storage[10]
.sym 116924 $abc$35911$n5033
.sym 116925 basesoc_timer0_en_storage
.sym 116927 basesoc_timer0_load_storage[11]
.sym 116928 $abc$35911$n5035
.sym 116929 basesoc_timer0_en_storage
.sym 116931 basesoc_timer0_reload_storage[11]
.sym 116932 $abc$35911$n5962
.sym 116933 basesoc_timer0_eventmanager_status_w
.sym 116935 basesoc_timer0_value[19]
.sym 116939 $abc$35911$n4796
.sym 116940 basesoc_timer0_value_status[27]
.sym 116941 $abc$35911$n3283
.sym 116942 basesoc_timer0_reload_storage[3]
.sym 116943 basesoc_timer0_value[8]
.sym 116947 basesoc_timer0_value[20]
.sym 116951 $abc$35911$n4805
.sym 116952 basesoc_timer0_value_status[19]
.sym 116955 basesoc_timer0_value[22]
.sym 116959 $abc$35911$n3280
.sym 116960 basesoc_timer0_load_storage[19]
.sym 116961 $abc$35911$n3278
.sym 116962 basesoc_timer0_load_storage[11]
.sym 116963 $abc$35911$n4805
.sym 116964 basesoc_timer0_value_status[22]
.sym 116965 $abc$35911$n3278
.sym 116966 basesoc_timer0_load_storage[14]
.sym 116967 $abc$35911$n5462_1
.sym 116968 basesoc_adr[4]
.sym 116969 $abc$35911$n5463
.sym 116970 $abc$35911$n4822_1
.sym 116971 $abc$35911$n5464_1
.sym 116972 $abc$35911$n4824_1
.sym 116973 $abc$35911$n4826
.sym 116974 $abc$35911$n3275
.sym 116975 basesoc_timer0_load_storage[26]
.sym 116976 $abc$35911$n5065_1
.sym 116977 basesoc_timer0_en_storage
.sym 116979 $abc$35911$n2873
.sym 116980 basesoc_timer0_load_storage[26]
.sym 116981 basesoc_timer0_reload_storage[2]
.sym 116982 $abc$35911$n3284
.sym 116983 $abc$35911$n4798_1
.sym 116984 basesoc_timer0_value_status[6]
.sym 116985 $abc$35911$n3283
.sym 116986 basesoc_timer0_reload_storage[6]
.sym 116987 basesoc_timer0_reload_storage[26]
.sym 116988 $abc$35911$n3292
.sym 116989 basesoc_timer0_reload_storage[10]
.sym 116990 $abc$35911$n3286
.sym 116991 basesoc_timer0_reload_storage[18]
.sym 116992 $abc$35911$n5983
.sym 116993 basesoc_timer0_eventmanager_status_w
.sym 116995 basesoc_timer0_load_storage[18]
.sym 116996 $abc$35911$n5049_1
.sym 116997 basesoc_timer0_en_storage
.sym 117003 basesoc_dat_w[2]
.sym 117007 $abc$35911$n55
.sym 117008 $abc$35911$n3326
.sym 117011 basesoc_timer0_load_storage[10]
.sym 117012 $abc$35911$n3278
.sym 117013 $abc$35911$n4827_1
.sym 117015 $abc$35911$n3283
.sym 117016 $abc$35911$n3274
.sym 117017 sys_rst
.sym 117027 basesoc_dat_w[6]
.sym 117035 basesoc_adr[4]
.sym 117036 $abc$35911$n3274
.sym 117037 $abc$35911$n2873
.sym 117038 sys_rst
.sym 117039 $abc$35911$n4959_1
.sym 117040 $abc$35911$n5319_1
.sym 117043 $abc$35911$n3326
.sym 117063 $abc$35911$n5265_1
.sym 117064 $abc$35911$n5263_1
.sym 117065 $abc$35911$n5266
.sym 117067 spram_bus_ack
.sym 117068 $abc$35911$n5319_1
.sym 117071 $abc$35911$n4959_1
.sym 117072 basesoc_counter[1]
.sym 117073 basesoc_counter[0]
.sym 117075 $abc$35911$n5285_1
.sym 117076 csrbankarray_interface1_bank_bus_dat_r[6]
.sym 117077 csrbankarray_interface2_bank_bus_dat_r[6]
.sym 117078 $abc$35911$n5286
.sym 117079 $abc$35911$n5272
.sym 117080 $abc$35911$n5273_1
.sym 117081 $abc$35911$n5274
.sym 117082 $abc$35911$n5275_1
.sym 117083 csrbankarray_interface0_bank_bus_dat_r[2]
.sym 117084 csrbankarray_interface3_bank_bus_dat_r[2]
.sym 117085 csrbankarray_interface4_bank_bus_dat_r[2]
.sym 117086 csrbankarray_interface6_bank_bus_dat_r[2]
.sym 117087 $abc$35911$n2875_1
.sym 117088 csrbankarray_csrbank3_bitbang0_w[0]
.sym 117089 $abc$35911$n4879_1
.sym 117090 $abc$35911$n3352
.sym 117091 spram_bus_ack
.sym 117092 basesoc_bus_wishbone_ack
.sym 117093 spiflash_bus_ack
.sym 117103 $abc$35911$n7
.sym 117111 user_btn_n
.sym 117119 $abc$35911$n5
.sym 117123 sys_rst
.sym 117124 basesoc_counter[1]
.sym 117135 basesoc_we
.sym 117136 $abc$35911$n3352
.sym 117137 $abc$35911$n2875_1
.sym 117138 sys_rst
.sym 117139 $abc$35911$n5273_1
.sym 117140 $abc$35911$n5277_1
.sym 117147 $abc$35911$n3352
.sym 117148 $abc$35911$n2875_1
.sym 117149 csrbankarray_csrbank3_bitbang0_w[2]
.sym 117151 $abc$35911$n5270
.sym 117152 $abc$35911$n5268
.sym 117155 $abc$35911$n3236
.sym 117156 $abc$35911$n3239
.sym 117159 $abc$35911$n4452_1
.sym 117160 basesoc_picorv323[3]
.sym 117161 basesoc_picorv327[3]
.sym 117162 $abc$35911$n4562_1
.sym 117163 $abc$35911$n2884_1
.sym 117164 $abc$35911$n4454_1
.sym 117165 basesoc_picorv327[29]
.sym 117166 basesoc_picorv328[29]
.sym 117167 basesoc_picorv327[22]
.sym 117168 $abc$35911$n3865
.sym 117169 $abc$35911$n3801
.sym 117171 basesoc_picorv327[10]
.sym 117172 $abc$35911$n3841_1
.sym 117173 $abc$35911$n3801
.sym 117179 basesoc_picorv327[4]
.sym 117180 $abc$35911$n3829_1
.sym 117181 $abc$35911$n3801
.sym 117183 basesoc_picorv327[7]
.sym 117184 $abc$35911$n3835_1
.sym 117185 $abc$35911$n3801
.sym 117191 $abc$35911$n3381
.sym 117192 basesoc_picorv32_trap
.sym 117195 $abc$35911$n4818
.sym 117196 $abc$35911$n4819
.sym 117197 picorv32.instr_sub
.sym 117198 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117199 $abc$35911$n2884_1
.sym 117200 $abc$35911$n4454_1
.sym 117201 basesoc_picorv327[15]
.sym 117202 basesoc_picorv328[15]
.sym 117203 $abc$35911$n3169
.sym 117204 $abc$35911$n4452_1
.sym 117205 $abc$35911$n4732
.sym 117206 $abc$35911$n4731
.sym 117207 basesoc_dat_w[7]
.sym 117211 $abc$35911$n3162_1
.sym 117212 $abc$35911$n4452_1
.sym 117213 $abc$35911$n4664
.sym 117214 $abc$35911$n4663
.sym 117215 $abc$35911$n4806
.sym 117216 $abc$35911$n4807
.sym 117217 picorv32.instr_sub
.sym 117218 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117219 basesoc_picorv327[29]
.sym 117220 basesoc_picorv328[29]
.sym 117223 $abc$35911$n4830
.sym 117224 $abc$35911$n4831
.sym 117225 picorv32.instr_sub
.sym 117226 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117227 $abc$35911$n4833
.sym 117228 $abc$35911$n4834
.sym 117229 picorv32.instr_sub
.sym 117230 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117231 $abc$35911$n4836
.sym 117232 $abc$35911$n4837
.sym 117233 picorv32.instr_sub
.sym 117234 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117235 $abc$35911$n4848
.sym 117236 $abc$35911$n4849
.sym 117237 picorv32.instr_sub
.sym 117238 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117239 basesoc_picorv328[9]
.sym 117243 basesoc_picorv328[27]
.sym 117247 $abc$35911$n4842
.sym 117248 $abc$35911$n4843
.sym 117249 picorv32.instr_sub
.sym 117250 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117251 basesoc_picorv327[6]
.sym 117252 $abc$35911$n3833
.sym 117253 $abc$35911$n3801
.sym 117255 basesoc_uart_phy_tx_busy
.sym 117256 $abc$35911$n6247
.sym 117259 basesoc_uart_phy_tx_busy
.sym 117260 $abc$35911$n6253
.sym 117263 basesoc_uart_phy_tx_busy
.sym 117264 $abc$35911$n6255
.sym 117267 $abc$35911$n4872
.sym 117268 $abc$35911$n4873
.sym 117269 picorv32.instr_sub
.sym 117270 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 117271 basesoc_uart_phy_tx_busy
.sym 117272 $abc$35911$n6249
.sym 117275 basesoc_uart_phy_tx_busy
.sym 117276 $abc$35911$n6251
.sym 117279 basesoc_uart_phy_tx_busy
.sym 117280 $abc$35911$n6243
.sym 117283 basesoc_uart_phy_tx_busy
.sym 117284 $abc$35911$n6241
.sym 117287 basesoc_picorv328[24]
.sym 117291 picorv32.reg_out[7]
.sym 117292 picorv32.alu_out_q[7]
.sym 117293 picorv32.latched_stalu
.sym 117295 picorv32.reg_next_pc[5]
.sym 117296 picorv32.reg_out[5]
.sym 117297 $abc$35911$n3683
.sym 117299 picorv32.reg_next_pc[7]
.sym 117300 $abc$35911$n3708_1
.sym 117301 $abc$35911$n3683
.sym 117302 $abc$35911$n3685
.sym 117303 basesoc_picorv327[23]
.sym 117304 $abc$35911$n3867_1
.sym 117305 $abc$35911$n3801
.sym 117307 picorv32.reg_next_pc[23]
.sym 117308 picorv32.reg_out[23]
.sym 117309 $abc$35911$n3683
.sym 117311 picorv32.reg_out[23]
.sym 117312 picorv32.alu_out_q[23]
.sym 117313 picorv32.latched_stalu
.sym 117315 picorv32.reg_next_pc[7]
.sym 117316 picorv32.reg_out[7]
.sym 117317 $abc$35911$n3683
.sym 117320 picorv32.reg_pc[2]
.sym 117321 picorv32.decoded_imm[2]
.sym 117324 picorv32.reg_pc[3]
.sym 117325 picorv32.decoded_imm[3]
.sym 117326 $auto$alumacc.cc:474:replace_alu$6008.C[3]
.sym 117328 picorv32.reg_pc[4]
.sym 117329 picorv32.decoded_imm[4]
.sym 117330 $auto$alumacc.cc:474:replace_alu$6008.C[4]
.sym 117332 picorv32.reg_pc[5]
.sym 117333 picorv32.decoded_imm[5]
.sym 117334 $auto$alumacc.cc:474:replace_alu$6008.C[5]
.sym 117336 picorv32.reg_pc[6]
.sym 117337 picorv32.decoded_imm[6]
.sym 117338 $auto$alumacc.cc:474:replace_alu$6008.C[6]
.sym 117340 picorv32.reg_pc[7]
.sym 117341 picorv32.decoded_imm[7]
.sym 117342 $auto$alumacc.cc:474:replace_alu$6008.C[7]
.sym 117344 picorv32.reg_pc[8]
.sym 117345 picorv32.decoded_imm[8]
.sym 117346 $auto$alumacc.cc:474:replace_alu$6008.C[8]
.sym 117348 picorv32.reg_pc[9]
.sym 117349 picorv32.decoded_imm[9]
.sym 117350 $auto$alumacc.cc:474:replace_alu$6008.C[9]
.sym 117352 picorv32.reg_pc[10]
.sym 117353 picorv32.decoded_imm[10]
.sym 117354 $auto$alumacc.cc:474:replace_alu$6008.C[10]
.sym 117356 picorv32.reg_pc[11]
.sym 117357 picorv32.decoded_imm[11]
.sym 117358 $auto$alumacc.cc:474:replace_alu$6008.C[11]
.sym 117360 picorv32.reg_pc[12]
.sym 117361 picorv32.decoded_imm[12]
.sym 117362 $auto$alumacc.cc:474:replace_alu$6008.C[12]
.sym 117364 picorv32.reg_pc[13]
.sym 117365 picorv32.decoded_imm[13]
.sym 117366 $auto$alumacc.cc:474:replace_alu$6008.C[13]
.sym 117368 picorv32.reg_pc[14]
.sym 117369 picorv32.decoded_imm[14]
.sym 117370 $auto$alumacc.cc:474:replace_alu$6008.C[14]
.sym 117372 picorv32.reg_pc[15]
.sym 117373 picorv32.decoded_imm[15]
.sym 117374 $auto$alumacc.cc:474:replace_alu$6008.C[15]
.sym 117376 picorv32.reg_pc[16]
.sym 117377 picorv32.decoded_imm[16]
.sym 117378 $auto$alumacc.cc:474:replace_alu$6008.C[16]
.sym 117380 picorv32.reg_pc[17]
.sym 117381 picorv32.decoded_imm[17]
.sym 117382 $auto$alumacc.cc:474:replace_alu$6008.C[17]
.sym 117384 picorv32.reg_pc[18]
.sym 117385 picorv32.decoded_imm[18]
.sym 117386 $auto$alumacc.cc:474:replace_alu$6008.C[18]
.sym 117388 picorv32.reg_pc[19]
.sym 117389 picorv32.decoded_imm[19]
.sym 117390 $auto$alumacc.cc:474:replace_alu$6008.C[19]
.sym 117392 picorv32.reg_pc[20]
.sym 117393 picorv32.decoded_imm[20]
.sym 117394 $auto$alumacc.cc:474:replace_alu$6008.C[20]
.sym 117396 picorv32.reg_pc[21]
.sym 117397 picorv32.decoded_imm[21]
.sym 117398 $auto$alumacc.cc:474:replace_alu$6008.C[21]
.sym 117400 picorv32.reg_pc[22]
.sym 117401 picorv32.decoded_imm[22]
.sym 117402 $auto$alumacc.cc:474:replace_alu$6008.C[22]
.sym 117404 picorv32.reg_pc[23]
.sym 117405 picorv32.decoded_imm[23]
.sym 117406 $auto$alumacc.cc:474:replace_alu$6008.C[23]
.sym 117408 picorv32.reg_pc[24]
.sym 117409 picorv32.decoded_imm[24]
.sym 117410 $auto$alumacc.cc:474:replace_alu$6008.C[24]
.sym 117412 picorv32.reg_pc[25]
.sym 117413 picorv32.decoded_imm[25]
.sym 117414 $auto$alumacc.cc:474:replace_alu$6008.C[25]
.sym 117416 picorv32.reg_pc[26]
.sym 117417 picorv32.decoded_imm[26]
.sym 117418 $auto$alumacc.cc:474:replace_alu$6008.C[26]
.sym 117420 picorv32.reg_pc[27]
.sym 117421 picorv32.decoded_imm[27]
.sym 117422 $auto$alumacc.cc:474:replace_alu$6008.C[27]
.sym 117424 picorv32.reg_pc[28]
.sym 117425 picorv32.decoded_imm[28]
.sym 117426 $auto$alumacc.cc:474:replace_alu$6008.C[28]
.sym 117428 picorv32.reg_pc[29]
.sym 117429 picorv32.decoded_imm[29]
.sym 117430 $auto$alumacc.cc:474:replace_alu$6008.C[29]
.sym 117432 picorv32.reg_pc[30]
.sym 117433 picorv32.decoded_imm[30]
.sym 117434 $auto$alumacc.cc:474:replace_alu$6008.C[30]
.sym 117436 picorv32.reg_pc[31]
.sym 117437 picorv32.decoded_imm[31]
.sym 117438 $auto$alumacc.cc:474:replace_alu$6008.C[31]
.sym 117439 picorv32.mem_rdata_latched[25]
.sym 117443 basesoc_picorv327[18]
.sym 117444 picorv32.cpu_state[4]
.sym 117445 picorv32.cpu_state[3]
.sym 117446 $abc$35911$n7003
.sym 117447 picorv32.instr_jal
.sym 117448 picorv32.decoded_imm_uj[7]
.sym 117449 $abc$35911$n2866
.sym 117450 picorv32.mem_rdata_q[27]
.sym 117451 picorv32.irq_state[0]
.sym 117452 picorv32.reg_next_pc[16]
.sym 117453 $abc$35911$n3744_1
.sym 117454 $abc$35911$n2871_1
.sym 117455 picorv32.instr_jal
.sym 117456 picorv32.decoded_imm_uj[9]
.sym 117457 $abc$35911$n2866
.sym 117458 picorv32.mem_rdata_q[29]
.sym 117459 picorv32.reg_next_pc[16]
.sym 117460 $abc$35911$n3744_1
.sym 117461 $abc$35911$n3683
.sym 117462 $abc$35911$n3685
.sym 117463 picorv32.instr_auipc
.sym 117464 picorv32.instr_lui
.sym 117465 picorv32.mem_rdata_q[29]
.sym 117466 $abc$35911$n3077
.sym 117467 $abc$35911$n4399_1
.sym 117468 $abc$35911$n4400
.sym 117471 picorv32.decoded_imm_uj[29]
.sym 117472 picorv32.instr_jal
.sym 117473 $abc$35911$n3075
.sym 117474 $abc$35911$n3099
.sym 117475 picorv32.instr_jal
.sym 117476 picorv32.decoded_imm_uj[5]
.sym 117477 $abc$35911$n2866
.sym 117478 picorv32.mem_rdata_q[25]
.sym 117479 picorv32.reg_next_pc[29]
.sym 117480 picorv32.irq_state[0]
.sym 117481 $abc$35911$n231
.sym 117482 $abc$35911$n5402
.sym 117483 picorv32.cpuregs_wrdata[13]
.sym 117487 picorv32.cpu_state[0]
.sym 117488 picorv32.irq_pending[4]
.sym 117489 $abc$35911$n4139_1
.sym 117491 $abc$35911$n4440_1
.sym 117492 $abc$35911$n4441
.sym 117495 $abc$35911$n3834
.sym 117496 $abc$35911$n3835
.sym 117497 $abc$35911$n3577
.sym 117498 $abc$35911$n3829
.sym 117499 $abc$35911$n3878
.sym 117500 $abc$35911$n3879
.sym 117501 $abc$35911$n3577
.sym 117502 $abc$35911$n3829
.sym 117503 $abc$35911$n6996
.sym 117504 picorv32.cpu_state[3]
.sym 117505 $abc$35911$n5442_1
.sym 117506 $abc$35911$n4199
.sym 117507 $abc$35911$n3708_1
.sym 117508 $abc$35911$n2871_1
.sym 117509 $abc$35911$n4373
.sym 117510 $abc$35911$n4372_1
.sym 117511 picorv32.decoded_imm_uj[27]
.sym 117512 picorv32.instr_jal
.sym 117513 $abc$35911$n3075
.sym 117514 $abc$35911$n3095
.sym 117515 picorv32.decoded_imm_uj[28]
.sym 117516 picorv32.instr_jal
.sym 117517 $abc$35911$n3075
.sym 117518 $abc$35911$n3097
.sym 117519 picorv32.mem_wordsize[1]
.sym 117520 basesoc_picorv327[0]
.sym 117523 $abc$35911$n4129
.sym 117524 picorv32.cpuregs_rs1[4]
.sym 117525 $abc$35911$n4140
.sym 117526 $abc$35911$n4144
.sym 117527 picorv32.irq_mask[4]
.sym 117528 $abc$35911$n3409
.sym 117529 $abc$35911$n4145_1
.sym 117531 picorv32.instr_auipc
.sym 117532 picorv32.instr_lui
.sym 117533 picorv32.mem_rdata_q[28]
.sym 117534 $abc$35911$n3077
.sym 117535 picorv32.instr_auipc
.sym 117536 picorv32.instr_lui
.sym 117537 picorv32.mem_rdata_q[27]
.sym 117538 $abc$35911$n3077
.sym 117539 picorv32.instr_jal
.sym 117540 picorv32.decoded_imm_uj[6]
.sym 117541 $abc$35911$n2866
.sym 117542 picorv32.mem_rdata_q[26]
.sym 117543 $abc$35911$n3447
.sym 117544 $abc$35911$n4156
.sym 117545 picorv32.mem_wordsize[1]
.sym 117546 picorv32.mem_wordsize[0]
.sym 117547 $abc$35911$n5683
.sym 117548 $abc$35911$n5684
.sym 117549 $abc$35911$n3577
.sym 117550 $abc$35911$n3829
.sym 117551 picorv32.cpu_state[3]
.sym 117552 $abc$35911$n6990
.sym 117553 $abc$35911$n4147
.sym 117555 picorv32.cpuregs_wrdata[19]
.sym 117559 picorv32.mem_rdata_latched[25]
.sym 117563 $abc$35911$n4156
.sym 117564 $abc$35911$n3528_1
.sym 117565 $abc$35911$n4157_1
.sym 117566 $abc$35911$n4112_1
.sym 117567 $abc$35911$n4188
.sym 117568 $abc$35911$n4174
.sym 117569 $abc$35911$n4112_1
.sym 117570 $abc$35911$n4190
.sym 117571 $abc$35911$n2957
.sym 117572 $abc$35911$n3447
.sym 117573 basesoc_picorv327[1]
.sym 117575 $abc$35911$n4129
.sym 117576 picorv32.cpuregs_rs1[5]
.sym 117577 $abc$35911$n4148_1
.sym 117578 $abc$35911$n4152
.sym 117579 picorv32.cpuregs_wrdata[0]
.sym 117583 $abc$35911$n2907_1
.sym 117584 $abc$35911$n2905_1
.sym 117585 $abc$35911$n2950_1
.sym 117586 $abc$35911$n2951
.sym 117587 $abc$35911$n2907_1
.sym 117588 $abc$35911$n2905_1
.sym 117589 $abc$35911$n2844
.sym 117590 $abc$35911$n2845
.sym 117591 $abc$35911$n2907_1
.sym 117592 $abc$35911$n2905_1
.sym 117593 $abc$35911$n2971
.sym 117594 $abc$35911$n2972
.sym 117595 $abc$35911$n2953
.sym 117596 $abc$35911$n3444_1
.sym 117597 basesoc_picorv327[1]
.sym 117598 basesoc_picorv327[0]
.sym 117599 $abc$35911$n2907_1
.sym 117600 $abc$35911$n2905_1
.sym 117601 $abc$35911$n2967
.sym 117602 $abc$35911$n2968_1
.sym 117603 picorv32.mem_rdata_q[25]
.sym 117604 $abc$35911$n2945_1
.sym 117605 $abc$35911$n2904
.sym 117607 picorv32.mem_rdata_latched[25]
.sym 117608 picorv32.mem_rdata_latched[31]
.sym 117609 picorv32.mem_rdata_latched[29]
.sym 117610 picorv32.mem_rdata_latched[30]
.sym 117611 $abc$35911$n5605
.sym 117612 $abc$35911$n3879
.sym 117613 $abc$35911$n3542
.sym 117614 $abc$35911$n3825
.sym 117615 picorv32.mem_rdata_q[29]
.sym 117616 $abc$35911$n2953
.sym 117617 $abc$35911$n2904
.sym 117619 picorv32.mem_rdata_q[28]
.sym 117620 $abc$35911$n2966
.sym 117621 $abc$35911$n2904
.sym 117623 picorv32.mem_rdata_latched[29]
.sym 117627 $abc$35911$n5604
.sym 117628 $abc$35911$n3835
.sym 117629 $abc$35911$n3542
.sym 117630 $abc$35911$n3825
.sym 117631 picorv32.mem_rdata_latched[27]
.sym 117635 picorv32.mem_rdata_q[27]
.sym 117636 $abc$35911$n2962_1
.sym 117637 $abc$35911$n2904
.sym 117639 picorv32.mem_rdata_latched[27]
.sym 117643 picorv32.mem_rdata_latched[31]
.sym 117647 picorv32.mem_rdata_latched[31]
.sym 117651 picorv32.mem_rdata_latched[29]
.sym 117655 $abc$35911$n4433_1
.sym 117656 $abc$35911$n4435_1
.sym 117659 picorv32.mem_rdata_latched[28]
.sym 117660 $abc$35911$n2985_1
.sym 117661 picorv32.mem_rdata_latched[27]
.sym 117662 $abc$35911$n2984
.sym 117663 $abc$35911$n2978_1
.sym 117664 $abc$35911$n2949_1
.sym 117665 basesoc_picorv327[1]
.sym 117666 basesoc_picorv327[0]
.sym 117667 picorv32.mem_rdata_latched[31]
.sym 117671 $abc$35911$n4207
.sym 117672 $abc$35911$n4174
.sym 117673 $abc$35911$n4112_1
.sym 117674 $abc$35911$n4209
.sym 117675 picorv32.cpu_state[3]
.sym 117676 $abc$35911$n6992
.sym 117677 $abc$35911$n4163_1
.sym 117679 picorv32.cpuregs_wrdata[28]
.sym 117683 picorv32.cpuregs_wrdata[20]
.sym 117687 $abc$35911$n2953
.sym 117688 $abc$35911$n3444_1
.sym 117689 picorv32.mem_wordsize[1]
.sym 117690 $abc$35911$n4170
.sym 117691 $abc$35911$n3809
.sym 117692 $abc$35911$n3527_1
.sym 117693 $abc$35911$n5440_1
.sym 117695 $abc$35911$n2949_1
.sym 117696 $abc$35911$n2978_1
.sym 117697 picorv32.mem_wordsize[1]
.sym 117698 $abc$35911$n4170
.sym 117699 $abc$35911$n4208
.sym 117700 $abc$35911$n4175_1
.sym 117703 $abc$35911$n4214
.sym 117704 $abc$35911$n4175_1
.sym 117707 $abc$35911$n5441
.sym 117708 $abc$35911$n4169_1
.sym 117709 $abc$35911$n4168
.sym 117710 $abc$35911$n4175_1
.sym 117711 $abc$35911$n5441
.sym 117712 $abc$35911$n4169_1
.sym 117713 $abc$35911$n4168
.sym 117714 $abc$35911$n4112_1
.sym 117715 picorv32.latched_is_lh
.sym 117716 picorv32.latched_is_lu
.sym 117719 $abc$35911$n4170
.sym 117720 $abc$35911$n3809
.sym 117721 picorv32.mem_wordsize[1]
.sym 117723 $abc$35911$n3416
.sym 117724 $abc$35911$n3529
.sym 117725 picorv32.latched_is_lu
.sym 117727 $abc$35911$n4220
.sym 117728 picorv32.latched_is_lh
.sym 117731 $abc$35911$n4220
.sym 117732 $abc$35911$n4175_1
.sym 117735 $abc$35911$n4129
.sym 117736 picorv32.cpuregs_rs1[23]
.sym 117737 $abc$35911$n4268_1
.sym 117738 $abc$35911$n4270_1
.sym 117739 $abc$35911$n7004
.sym 117740 picorv32.cpu_state[3]
.sym 117741 $abc$35911$n4248
.sym 117743 $abc$35911$n4174
.sym 117744 $abc$35911$n4226
.sym 117745 $abc$35911$n4251_1
.sym 117746 $abc$35911$n4112_1
.sym 117747 $abc$35911$n2966
.sym 117748 $abc$35911$n3529
.sym 117749 picorv32.latched_is_lu
.sym 117751 picorv32.irq_mask[19]
.sym 117752 $abc$35911$n3409
.sym 117753 $abc$35911$n4247
.sym 117755 $abc$35911$n2970_1
.sym 117756 $abc$35911$n3529
.sym 117757 picorv32.latched_is_lu
.sym 117759 $abc$35911$n4174
.sym 117760 $abc$35911$n4226
.sym 117761 $abc$35911$n4299_1
.sym 117762 $abc$35911$n4112_1
.sym 117763 $abc$35911$n4174
.sym 117764 $abc$35911$n4226
.sym 117765 $abc$35911$n4287_1
.sym 117766 $abc$35911$n4112_1
.sym 117791 basesoc_picorv327[17]
.sym 117792 picorv32.cpu_state[4]
.sym 117793 picorv32.cpu_state[3]
.sym 117794 $abc$35911$n7002
.sym 117815 array_muxed1[3]
.sym 117835 basesoc_picorv323[5]
.sym 117855 basesoc_picorv323[6]
.sym 117863 basesoc_timer0_load_storage[8]
.sym 117864 $abc$35911$n5029
.sym 117865 basesoc_timer0_en_storage
.sym 117867 basesoc_timer0_reload_storage[8]
.sym 117868 $abc$35911$n5953
.sym 117869 basesoc_timer0_eventmanager_status_w
.sym 117871 basesoc_timer0_load_storage[2]
.sym 117872 $abc$35911$n5017
.sym 117873 basesoc_timer0_en_storage
.sym 117875 basesoc_timer0_reload_storage[12]
.sym 117876 $abc$35911$n3286
.sym 117877 $abc$35911$n3278
.sym 117878 basesoc_timer0_load_storage[12]
.sym 117883 basesoc_timer0_load_storage[12]
.sym 117884 $abc$35911$n5037
.sym 117885 basesoc_timer0_en_storage
.sym 117887 basesoc_timer0_reload_storage[12]
.sym 117888 $abc$35911$n5965
.sym 117889 basesoc_timer0_eventmanager_status_w
.sym 117895 basesoc_dat_w[2]
.sym 117899 basesoc_dat_w[6]
.sym 117903 basesoc_timer0_reload_storage[8]
.sym 117904 $abc$35911$n3286
.sym 117905 $abc$35911$n3276
.sym 117906 basesoc_timer0_load_storage[0]
.sym 117907 $abc$35911$n3276
.sym 117908 $abc$35911$n3274
.sym 117909 sys_rst
.sym 117911 basesoc_dat_w[3]
.sym 117919 basesoc_dat_w[5]
.sym 117923 basesoc_ctrl_reset_reset_r
.sym 117927 basesoc_timer0_value[26]
.sym 117931 basesoc_timer0_value[7]
.sym 117935 basesoc_timer0_value_status[18]
.sym 117936 $abc$35911$n4805
.sym 117937 $abc$35911$n4825_1
.sym 117939 $abc$35911$n3278
.sym 117940 $abc$35911$n3274
.sym 117941 sys_rst
.sym 117943 basesoc_timer0_value[18]
.sym 117947 $abc$35911$n3280
.sym 117948 basesoc_timer0_load_storage[18]
.sym 117949 $abc$35911$n3276
.sym 117950 basesoc_timer0_load_storage[2]
.sym 117951 basesoc_timer0_value_status[10]
.sym 117952 $abc$35911$n4801_1
.sym 117953 $abc$35911$n4796
.sym 117954 basesoc_timer0_value_status[26]
.sym 117955 basesoc_timer0_value[10]
.sym 117971 $abc$35911$n3280
.sym 117972 $abc$35911$n3274
.sym 117973 sys_rst
.sym 117979 basesoc_dat_w[1]
.sym 118011 $abc$35911$n3356
.sym 118012 $abc$35911$n3358
.sym 118013 $abc$35911$n2845
.sym 118031 $abc$35911$n2845
.sym 118032 slave_sel[2]
.sym 118035 slave_sel[1]
.sym 118036 spiflash_i
.sym 118039 basesoc_dat_w[3]
.sym 118051 basesoc_dat_w[4]
.sym 118055 basesoc_bus_wishbone_dat_r[6]
.sym 118056 slave_sel_r[0]
.sym 118057 spiflash_bus_dat_r[6]
.sym 118058 slave_sel_r[1]
.sym 118059 slave_sel[0]
.sym 118060 $abc$35911$n2845
.sym 118061 $abc$35911$n2743
.sym 118062 basesoc_counter[0]
.sym 118063 basesoc_counter[0]
.sym 118064 basesoc_counter[1]
.sym 118067 array_muxed0[28]
.sym 118068 array_muxed0[27]
.sym 118069 array_muxed0[26]
.sym 118071 basesoc_bus_wishbone_dat_r[2]
.sym 118072 slave_sel_r[0]
.sym 118073 spiflash_bus_dat_r[2]
.sym 118074 slave_sel_r[1]
.sym 118075 array_muxed0[26]
.sym 118076 array_muxed0[28]
.sym 118077 array_muxed0[27]
.sym 118079 basesoc_bus_wishbone_dat_r[0]
.sym 118080 slave_sel_r[0]
.sym 118081 spiflash_bus_dat_r[0]
.sym 118082 slave_sel_r[1]
.sym 118083 array_muxed0[28]
.sym 118084 array_muxed0[26]
.sym 118085 array_muxed0[27]
.sym 118087 user_btn1
.sym 118088 $abc$35911$n5869
.sym 118091 $abc$35911$n2916
.sym 118092 $abc$35911$n2917
.sym 118095 user_btn1
.sym 118096 $abc$35911$n5865
.sym 118099 $abc$35911$n2941
.sym 118100 $abc$35911$n2942_1
.sym 118103 slave_sel_r[1]
.sym 118104 spiflash_bus_dat_r[25]
.sym 118107 $abc$35911$n2933_1
.sym 118108 $abc$35911$n2934
.sym 118111 basesoc_bus_wishbone_dat_r[1]
.sym 118112 slave_sel_r[0]
.sym 118113 spiflash_bus_dat_r[1]
.sym 118114 slave_sel_r[1]
.sym 118115 basesoc_bus_wishbone_dat_r[3]
.sym 118116 slave_sel_r[0]
.sym 118117 spiflash_bus_dat_r[3]
.sym 118118 slave_sel_r[1]
.sym 118119 basesoc_picorv327[19]
.sym 118120 $abc$35911$n3859
.sym 118121 $abc$35911$n3801
.sym 118123 basesoc_picorv327[3]
.sym 118124 $abc$35911$n3827_1
.sym 118125 $abc$35911$n3801
.sym 118131 basesoc_picorv327[30]
.sym 118132 $abc$35911$n3873_1
.sym 118133 $abc$35911$n3801
.sym 118135 basesoc_picorv327[21]
.sym 118136 $abc$35911$n3863_1
.sym 118137 $abc$35911$n3801
.sym 118139 basesoc_picorv327[11]
.sym 118140 $abc$35911$n3843_1
.sym 118141 $abc$35911$n3801
.sym 118143 basesoc_picorv327[29]
.sym 118144 $abc$35911$n3871
.sym 118145 $abc$35911$n3801
.sym 118147 basesoc_picorv327[8]
.sym 118148 $abc$35911$n3837_1
.sym 118149 $abc$35911$n3801
.sym 118151 $abc$35911$n4647
.sym 118152 basesoc_picorv323[4]
.sym 118153 $abc$35911$n4667
.sym 118154 $abc$35911$n4730
.sym 118155 $abc$35911$n4681
.sym 118156 $abc$35911$n4684
.sym 118157 $abc$35911$n4682
.sym 118159 $abc$35911$n2884_1
.sym 118160 $abc$35911$n4454_1
.sym 118161 basesoc_picorv327[19]
.sym 118162 basesoc_picorv328[19]
.sym 118163 $abc$35911$n2884_1
.sym 118164 $abc$35911$n4454_1
.sym 118165 basesoc_picorv327[7]
.sym 118166 basesoc_picorv323[7]
.sym 118167 $abc$35911$n4452_1
.sym 118168 basesoc_picorv327[7]
.sym 118169 basesoc_picorv323[7]
.sym 118171 $abc$35911$n4452_1
.sym 118172 basesoc_picorv327[19]
.sym 118173 basesoc_picorv328[19]
.sym 118174 $abc$35911$n4683
.sym 118175 basesoc_picorv323[4]
.sym 118176 $abc$35911$n4533_1
.sym 118177 $abc$35911$n4667
.sym 118178 $abc$35911$n4677
.sym 118183 basesoc_picorv327[18]
.sym 118184 $abc$35911$n3857
.sym 118185 $abc$35911$n3801
.sym 118187 $abc$35911$n2884_1
.sym 118188 $abc$35911$n4454_1
.sym 118189 basesoc_picorv327[18]
.sym 118190 basesoc_picorv328[18]
.sym 118191 basesoc_picorv327[18]
.sym 118192 basesoc_picorv328[18]
.sym 118195 basesoc_picorv327[28]
.sym 118196 $abc$35911$n3869_1
.sym 118197 $abc$35911$n3801
.sym 118199 basesoc_picorv327[13]
.sym 118200 $abc$35911$n3847_1
.sym 118201 $abc$35911$n3801
.sym 118203 $abc$35911$n3168
.sym 118204 $abc$35911$n4452_1
.sym 118205 $abc$35911$n4679
.sym 118206 $abc$35911$n4678
.sym 118207 basesoc_picorv327[17]
.sym 118208 $abc$35911$n3855_1
.sym 118209 $abc$35911$n3801
.sym 118211 basesoc_picorv327[5]
.sym 118212 $abc$35911$n3831_1
.sym 118213 $abc$35911$n3801
.sym 118215 $abc$35911$n3610_1
.sym 118216 picorv32.decoded_imm[16]
.sym 118217 picorv32.is_lui_auipc_jal
.sym 118218 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118219 $abc$35911$n3155
.sym 118220 $abc$35911$n4452_1
.sym 118221 $abc$35911$n4693_1
.sym 118222 $abc$35911$n4692_1
.sym 118223 basesoc_picorv327[6]
.sym 118224 basesoc_picorv327[5]
.sym 118225 basesoc_picorv323[0]
.sym 118227 basesoc_picorv327[8]
.sym 118228 basesoc_picorv327[7]
.sym 118229 basesoc_picorv323[0]
.sym 118231 $abc$35911$n3614_1
.sym 118232 picorv32.decoded_imm[18]
.sym 118233 picorv32.is_lui_auipc_jal
.sym 118234 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118235 $abc$35911$n3596_1
.sym 118236 picorv32.decoded_imm[9]
.sym 118237 picorv32.is_lui_auipc_jal
.sym 118238 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118239 basesoc_picorv327[10]
.sym 118240 basesoc_picorv327[9]
.sym 118241 basesoc_picorv323[0]
.sym 118243 $abc$35911$n2884_1
.sym 118244 $abc$35911$n4454_1
.sym 118245 basesoc_picorv327[21]
.sym 118246 basesoc_picorv328[21]
.sym 118247 basesoc_picorv327[12]
.sym 118248 basesoc_picorv327[11]
.sym 118249 basesoc_picorv323[0]
.sym 118251 $abc$35911$n4452_1
.sym 118252 basesoc_picorv327[9]
.sym 118253 basesoc_picorv328[9]
.sym 118254 $abc$35911$n4620
.sym 118255 basesoc_uart_phy_tx_busy
.sym 118256 $abc$35911$n6128
.sym 118259 basesoc_uart_phy_tx_busy
.sym 118260 $abc$35911$n6265
.sym 118263 picorv32.reg_next_pc[13]
.sym 118264 picorv32.reg_out[13]
.sym 118265 $abc$35911$n3683
.sym 118267 basesoc_uart_phy_tx_busy
.sym 118268 $abc$35911$n6261
.sym 118271 $abc$35911$n2884_1
.sym 118272 $abc$35911$n4454_1
.sym 118273 basesoc_picorv327[9]
.sym 118274 basesoc_picorv328[9]
.sym 118275 basesoc_uart_phy_tx_busy
.sym 118276 $abc$35911$n6267
.sym 118279 basesoc_uart_phy_tx_busy
.sym 118280 $abc$35911$n6275
.sym 118283 basesoc_uart_phy_tx_busy
.sym 118284 $abc$35911$n6285
.sym 118287 basesoc_uart_phy_tx_busy
.sym 118288 $abc$35911$n6277
.sym 118291 basesoc_picorv327[22]
.sym 118292 basesoc_picorv327[21]
.sym 118293 basesoc_picorv323[0]
.sym 118295 basesoc_uart_phy_tx_busy
.sym 118296 $abc$35911$n6273
.sym 118299 basesoc_uart_phy_tx_busy
.sym 118300 $abc$35911$n6279
.sym 118303 basesoc_uart_phy_tx_busy
.sym 118304 $abc$35911$n6287
.sym 118307 basesoc_uart_phy_tx_busy
.sym 118308 $abc$35911$n6281
.sym 118311 $abc$35911$n3628_1
.sym 118312 picorv32.decoded_imm[25]
.sym 118313 picorv32.is_lui_auipc_jal
.sym 118314 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118315 picorv32.reg_out[17]
.sym 118316 picorv32.alu_out_q[17]
.sym 118317 picorv32.latched_stalu
.sym 118319 $abc$35911$n3616_1
.sym 118320 picorv32.decoded_imm[19]
.sym 118321 picorv32.is_lui_auipc_jal
.sym 118322 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118323 picorv32.reg_next_pc[11]
.sym 118324 picorv32.reg_out[11]
.sym 118325 $abc$35911$n3683
.sym 118327 picorv32.reg_out[13]
.sym 118328 picorv32.alu_out_q[13]
.sym 118329 picorv32.latched_stalu
.sym 118331 picorv32.reg_next_pc[8]
.sym 118332 picorv32.reg_out[8]
.sym 118333 $abc$35911$n3683
.sym 118335 $abc$35911$n3620_1
.sym 118336 picorv32.decoded_imm[21]
.sym 118337 picorv32.is_lui_auipc_jal
.sym 118338 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118339 picorv32.reg_next_pc[17]
.sym 118340 picorv32.reg_out[17]
.sym 118341 $abc$35911$n3683
.sym 118343 basesoc_picorv327[4]
.sym 118344 picorv32.cpu_state[4]
.sym 118345 picorv32.cpu_state[3]
.sym 118346 $abc$35911$n6989
.sym 118347 picorv32.reg_next_pc[18]
.sym 118348 picorv32.reg_out[18]
.sym 118349 $abc$35911$n3683
.sym 118351 basesoc_picorv327[20]
.sym 118352 picorv32.cpu_state[4]
.sym 118353 picorv32.cpu_state[3]
.sym 118354 $abc$35911$n7005
.sym 118355 $abc$35911$n3626_1
.sym 118356 picorv32.decoded_imm[24]
.sym 118357 picorv32.is_lui_auipc_jal
.sym 118358 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118359 $abc$35911$n3640
.sym 118360 picorv32.decoded_imm[31]
.sym 118361 picorv32.is_lui_auipc_jal
.sym 118362 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118363 $abc$35911$n3632_1
.sym 118364 picorv32.decoded_imm[27]
.sym 118365 picorv32.is_lui_auipc_jal
.sym 118366 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118367 picorv32.reg_out[18]
.sym 118368 picorv32.alu_out_q[18]
.sym 118369 picorv32.latched_stalu
.sym 118371 $abc$35911$n3624
.sym 118372 picorv32.decoded_imm[23]
.sym 118373 picorv32.is_lui_auipc_jal
.sym 118374 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118375 picorv32.reg_out[29]
.sym 118376 picorv32.alu_out_q[29]
.sym 118377 picorv32.latched_stalu
.sym 118379 picorv32.reg_next_pc[29]
.sym 118380 picorv32.reg_out[29]
.sym 118381 $abc$35911$n3683
.sym 118383 picorv32.reg_next_pc[3]
.sym 118384 picorv32.reg_out[3]
.sym 118385 $abc$35911$n3683
.sym 118387 picorv32.reg_next_pc[16]
.sym 118388 picorv32.reg_out[16]
.sym 118389 $abc$35911$n3683
.sym 118391 picorv32.reg_next_pc[19]
.sym 118392 picorv32.reg_out[19]
.sym 118393 $abc$35911$n3683
.sym 118395 picorv32.reg_out[19]
.sym 118396 picorv32.alu_out_q[19]
.sym 118397 picorv32.latched_stalu
.sym 118399 picorv32.reg_out[16]
.sym 118400 picorv32.alu_out_q[16]
.sym 118401 picorv32.latched_stalu
.sym 118403 $abc$35911$n3634_1
.sym 118404 picorv32.decoded_imm[28]
.sym 118405 picorv32.is_lui_auipc_jal
.sym 118406 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118407 picorv32.reg_out[3]
.sym 118408 picorv32.alu_out_q[3]
.sym 118409 picorv32.latched_stalu
.sym 118411 picorv32.decoded_imm_uj[18]
.sym 118412 picorv32.instr_jal
.sym 118413 $abc$35911$n3075
.sym 118414 $abc$35911$n3079
.sym 118415 picorv32.reg_out[9]
.sym 118416 picorv32.alu_out_q[9]
.sym 118417 picorv32.latched_stalu
.sym 118419 picorv32.decoded_imm_uj[14]
.sym 118420 picorv32.instr_jal
.sym 118421 $abc$35911$n3075
.sym 118422 $abc$35911$n3135
.sym 118423 picorv32.instr_auipc
.sym 118424 picorv32.instr_lui
.sym 118425 picorv32.mem_rdata_q[14]
.sym 118426 $abc$35911$n3077
.sym 118427 picorv32.decoded_imm_uj[15]
.sym 118428 picorv32.instr_jal
.sym 118429 $abc$35911$n3075
.sym 118430 $abc$35911$n3137_1
.sym 118431 picorv32.is_sb_sh_sw
.sym 118432 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 118433 picorv32.mem_rdata_q[31]
.sym 118435 $abc$35911$n2940_1
.sym 118436 $abc$35911$n2837_1
.sym 118437 $abc$35911$n3527_1
.sym 118439 $abc$35911$n5687
.sym 118440 $abc$35911$n5688
.sym 118441 $abc$35911$n3577
.sym 118442 $abc$35911$n3829
.sym 118443 $abc$35911$n3837
.sym 118444 $abc$35911$n3838
.sym 118445 $abc$35911$n3577
.sym 118446 $abc$35911$n3829
.sym 118447 picorv32.reg_out[21]
.sym 118448 picorv32.alu_out_q[21]
.sym 118449 picorv32.latched_stalu
.sym 118451 $abc$35911$n6615
.sym 118452 $abc$35911$n5704
.sym 118453 $abc$35911$n3577
.sym 118454 $abc$35911$n3829
.sym 118455 $abc$35911$n3881
.sym 118456 $abc$35911$n3882
.sym 118457 $abc$35911$n3577
.sym 118458 $abc$35911$n3829
.sym 118459 $abc$35911$n3849
.sym 118460 $abc$35911$n3850
.sym 118461 $abc$35911$n3577
.sym 118462 $abc$35911$n3829
.sym 118463 $abc$35911$n3638
.sym 118464 picorv32.decoded_imm[30]
.sym 118465 picorv32.is_lui_auipc_jal
.sym 118466 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 118467 picorv32.reg_next_pc[21]
.sym 118468 picorv32.reg_out[21]
.sym 118469 $abc$35911$n3683
.sym 118471 picorv32.cpuregs_wrdata[29]
.sym 118475 $abc$35911$n2923
.sym 118476 $abc$35911$n2837_1
.sym 118477 $abc$35911$n3527_1
.sym 118479 slave_sel_r[1]
.sym 118480 spiflash_bus_dat_r[14]
.sym 118481 $abc$35911$n2837_1
.sym 118482 $abc$35911$n3448_1
.sym 118483 picorv32.cpuregs_wrdata[7]
.sym 118487 $abc$35911$n4141
.sym 118488 $abc$35911$n3528_1
.sym 118489 $abc$35911$n4142_1
.sym 118490 $abc$35911$n4112_1
.sym 118491 $abc$35911$n2915_1
.sym 118492 $abc$35911$n2837_1
.sym 118493 $abc$35911$n3527_1
.sym 118495 $abc$35911$n4108
.sym 118496 $abc$35911$n3416
.sym 118497 $abc$35911$n4158
.sym 118499 $abc$35911$n4108
.sym 118500 $abc$35911$n3430
.sym 118501 $abc$35911$n4143
.sym 118503 $abc$35911$n2837_1
.sym 118504 $abc$35911$n2936
.sym 118505 picorv32.mem_rdata_q[2]
.sym 118506 $abc$35911$n2904
.sym 118507 $abc$35911$n2837_1
.sym 118508 $abc$35911$n2940_1
.sym 118509 picorv32.mem_rdata_q[3]
.sym 118510 $abc$35911$n2904
.sym 118511 $abc$35911$n5679
.sym 118512 $abc$35911$n5680
.sym 118513 $abc$35911$n3577
.sym 118514 $abc$35911$n3829
.sym 118515 basesoc_picorv327[1]
.sym 118516 $abc$35911$n3529
.sym 118517 $abc$35911$n3528_1
.sym 118519 $abc$35911$n3828
.sym 118520 $abc$35911$n3827
.sym 118521 $abc$35911$n3577
.sym 118522 $abc$35911$n3829
.sym 118523 picorv32.mem_rdata_latched[0]
.sym 118527 $abc$35911$n2837_1
.sym 118528 $abc$35911$n2928
.sym 118529 picorv32.mem_rdata_q[0]
.sym 118530 $abc$35911$n2904
.sym 118531 $abc$35911$n5612
.sym 118532 $abc$35911$n3824
.sym 118533 $abc$35911$n3577
.sym 118534 $abc$35911$n3829
.sym 118535 $abc$35911$n2837_1
.sym 118536 $abc$35911$n2923
.sym 118537 picorv32.mem_rdata_q[4]
.sym 118538 $abc$35911$n2904
.sym 118539 $abc$35911$n3482
.sym 118540 picorv32.mem_rdata_q[0]
.sym 118541 picorv32.mem_rdata_q[1]
.sym 118542 picorv32.mem_rdata_q[3]
.sym 118543 picorv32.mem_rdata_latched[26]
.sym 118547 $abc$35911$n2837_1
.sym 118548 $abc$35911$n2915_1
.sym 118549 picorv32.mem_rdata_q[6]
.sym 118550 $abc$35911$n2904
.sym 118551 picorv32.mem_rdata_q[2]
.sym 118552 picorv32.mem_rdata_q[4]
.sym 118553 picorv32.mem_rdata_q[5]
.sym 118554 picorv32.mem_rdata_q[6]
.sym 118555 $abc$35911$n4149
.sym 118556 picorv32.mem_wordsize[1]
.sym 118557 $abc$35911$n4150
.sym 118558 $abc$35911$n4112_1
.sym 118559 $abc$35911$n2837_1
.sym 118560 $abc$35911$n2932_1
.sym 118561 picorv32.mem_rdata_q[1]
.sym 118562 $abc$35911$n2904
.sym 118563 $abc$35911$n2837_1
.sym 118564 $abc$35911$n2919_1
.sym 118565 picorv32.mem_rdata_q[5]
.sym 118566 $abc$35911$n2904
.sym 118567 $abc$35911$n5794
.sym 118568 $abc$35911$n3888
.sym 118569 $abc$35911$n3542
.sym 118570 $abc$35911$n3825
.sym 118571 picorv32.cpuregs_wrdata[15]
.sym 118575 $abc$35911$n5667
.sym 118576 $abc$35911$n3850
.sym 118577 $abc$35911$n3542
.sym 118578 $abc$35911$n3825
.sym 118579 $abc$35911$n5603
.sym 118580 $abc$35911$n3838
.sym 118581 $abc$35911$n3542
.sym 118582 $abc$35911$n3825
.sym 118583 picorv32.mem_rdata_q[26]
.sym 118584 $abc$35911$n2970_1
.sym 118585 $abc$35911$n2904
.sym 118587 $abc$35911$n5703
.sym 118588 $abc$35911$n5704
.sym 118589 $abc$35911$n3542
.sym 118590 $abc$35911$n3825
.sym 118591 picorv32.mem_rdata_latched[5]
.sym 118595 picorv32.mem_rdata_latched[27]
.sym 118596 picorv32.mem_rdata_latched[28]
.sym 118597 picorv32.mem_rdata_latched[26]
.sym 118599 picorv32.cpuregs_wrdata[31]
.sym 118603 picorv32.mem_rdata_latched[26]
.sym 118604 $abc$35911$n2943
.sym 118607 $abc$35911$n3816
.sym 118608 $abc$35911$n4116
.sym 118609 picorv32.mem_wordsize[1]
.sym 118610 picorv32.mem_wordsize[0]
.sym 118611 picorv32.mem_rdata_latched[26]
.sym 118615 picorv32.mem_rdata_latched[6]
.sym 118619 $abc$35911$n2945_1
.sym 118620 $abc$35911$n3816
.sym 118621 basesoc_picorv327[1]
.sym 118623 picorv32.cpuregs_wrdata[17]
.sym 118627 picorv32.mem_rdata_latched[27]
.sym 118628 picorv32.mem_rdata_latched[28]
.sym 118629 $abc$35911$n2984
.sym 118630 $abc$35911$n2985_1
.sym 118631 $abc$35911$n3824
.sym 118632 $abc$35911$n3823
.sym 118633 $abc$35911$n3542
.sym 118634 $abc$35911$n3825
.sym 118635 $abc$35911$n5721
.sym 118636 $abc$35911$n5680
.sym 118637 $abc$35911$n3542
.sym 118638 $abc$35911$n3825
.sym 118639 $abc$35911$n5689
.sym 118640 $abc$35911$n5688
.sym 118641 $abc$35911$n3542
.sym 118642 $abc$35911$n3825
.sym 118643 picorv32.cpuregs_wrdata[27]
.sym 118647 $abc$35911$n5611
.sym 118648 $abc$35911$n3828
.sym 118649 $abc$35911$n3542
.sym 118650 $abc$35911$n3825
.sym 118651 $abc$35911$n4183
.sym 118652 $abc$35911$n4175_1
.sym 118655 $abc$35911$n5719
.sym 118656 $abc$35911$n5684
.sym 118657 $abc$35911$n3542
.sym 118658 $abc$35911$n3825
.sym 118659 $abc$35911$n5608
.sym 118660 $abc$35911$n3882
.sym 118661 $abc$35911$n3542
.sym 118662 $abc$35911$n3825
.sym 118663 $abc$35911$n4174
.sym 118664 $abc$35911$n4226
.sym 118665 $abc$35911$n4245
.sym 118666 $abc$35911$n4112_1
.sym 118667 $abc$35911$n3436
.sym 118668 $abc$35911$n4108
.sym 118671 $abc$35911$n4129
.sym 118672 picorv32.cpuregs_rs1[19]
.sym 118673 $abc$35911$n4244
.sym 118674 $abc$35911$n4246
.sym 118675 $abc$35911$n4176
.sym 118676 $abc$35911$n4174
.sym 118677 $abc$35911$n4112_1
.sym 118678 $abc$35911$n4178_1
.sym 118679 $abc$35911$n4174
.sym 118680 $abc$35911$n4226
.sym 118681 $abc$35911$n4257_1
.sym 118682 $abc$35911$n4112_1
.sym 118683 $abc$35911$n4129
.sym 118684 picorv32.cpuregs_rs1[21]
.sym 118685 $abc$35911$n4256_1
.sym 118686 $abc$35911$n4258_1
.sym 118687 $abc$35911$n4182
.sym 118688 $abc$35911$n4174
.sym 118689 $abc$35911$n4112_1
.sym 118690 $abc$35911$n4184_1
.sym 118691 $abc$35911$n3436
.sym 118692 $abc$35911$n3529
.sym 118693 picorv32.latched_is_lu
.sym 118695 $abc$35911$n4129
.sym 118696 picorv32.cpuregs_rs1[16]
.sym 118697 $abc$35911$n4225
.sym 118698 $abc$35911$n4228
.sym 118699 $abc$35911$n4129
.sym 118700 picorv32.cpuregs_rs1[17]
.sym 118701 $abc$35911$n4232
.sym 118702 $abc$35911$n4234
.sym 118703 $abc$35911$n4129
.sym 118704 picorv32.cpuregs_rs1[18]
.sym 118705 $abc$35911$n4238
.sym 118706 $abc$35911$n4240
.sym 118707 $abc$35911$n4174
.sym 118708 $abc$35911$n4226
.sym 118709 $abc$35911$n4269_1
.sym 118710 $abc$35911$n4112_1
.sym 118711 $abc$35911$n4174
.sym 118712 $abc$35911$n4226
.sym 118713 $abc$35911$n4239
.sym 118714 $abc$35911$n4112_1
.sym 118715 $abc$35911$n4174
.sym 118716 $abc$35911$n4226
.sym 118717 $abc$35911$n4233
.sym 118718 $abc$35911$n4112_1
.sym 118719 $abc$35911$n4174
.sym 118720 $abc$35911$n4226
.sym 118721 $abc$35911$n4227
.sym 118722 $abc$35911$n4112_1
.sym 118723 $abc$35911$n3430
.sym 118724 $abc$35911$n3529
.sym 118725 picorv32.latched_is_lu
.sym 118763 basesoc_dat_w[1]
.sym 118775 basesoc_dat_w[7]
.sym 118795 basesoc_dat_w[2]
.sym 118807 basesoc_dat_w[3]
.sym 118823 basesoc_ctrl_reset_reset_r
.sym 118831 basesoc_dat_w[4]
.sym 118839 basesoc_dat_w[3]
.sym 118843 basesoc_dat_w[1]
.sym 118847 basesoc_dat_w[2]
.sym 118855 basesoc_dat_w[4]
.sym 118863 basesoc_dat_w[3]
.sym 118867 basesoc_ctrl_reset_reset_r
.sym 118871 basesoc_dat_w[6]
.sym 118879 basesoc_dat_w[7]
.sym 118895 basesoc_uart_tx_fifo_wrport_we
.sym 118903 basesoc_dat_w[2]
.sym 118907 basesoc_dat_w[3]
.sym 118983 sys_rst
.sym 118984 spiflash_i
.sym 118991 sys_rst
.sym 118992 $abc$35911$n5879
.sym 118993 user_btn1
.sym 118995 sys_rst
.sym 118996 $abc$35911$n5883
.sym 118997 user_btn1
.sym 118999 sys_rst
.sym 119000 $abc$35911$n5891
.sym 119001 user_btn1
.sym 119011 sys_rst
.sym 119012 $abc$35911$n5889
.sym 119013 user_btn1
.sym 119015 basesoc_bus_wishbone_dat_r[7]
.sym 119016 slave_sel_r[0]
.sym 119017 spiflash_bus_dat_r[7]
.sym 119018 slave_sel_r[1]
.sym 119019 slave_sel[0]
.sym 119023 basesoc_bus_wishbone_dat_r[4]
.sym 119024 slave_sel_r[0]
.sym 119025 spiflash_bus_dat_r[4]
.sym 119026 slave_sel_r[1]
.sym 119027 $abc$35911$n2924
.sym 119028 $abc$35911$n2925
.sym 119031 $abc$35911$n2929_1
.sym 119032 $abc$35911$n2930
.sym 119035 slave_sel[1]
.sym 119039 basesoc_bus_wishbone_dat_r[5]
.sym 119040 slave_sel_r[0]
.sym 119041 spiflash_bus_dat_r[5]
.sym 119042 slave_sel_r[1]
.sym 119043 $abc$35911$n2937
.sym 119044 $abc$35911$n2938
.sym 119047 spiflash_bus_dat_r[15]
.sym 119048 $abc$35911$n3355
.sym 119049 array_muxed0[14]
.sym 119050 $abc$35911$n3362_1
.sym 119051 $abc$35911$n2920
.sym 119052 $abc$35911$n2921_1
.sym 119055 $abc$35911$n3355
.sym 119056 spiflash_bus_dat_r[5]
.sym 119057 array_muxed0[20]
.sym 119058 $abc$35911$n3362_1
.sym 119059 spiflash_bus_dat_r[2]
.sym 119060 $abc$35911$n3355
.sym 119061 array_muxed0[17]
.sym 119062 $abc$35911$n3362_1
.sym 119063 $abc$35911$n3355
.sym 119064 spiflash_bus_dat_r[3]
.sym 119065 array_muxed0[18]
.sym 119066 $abc$35911$n3362_1
.sym 119067 $abc$35911$n3355
.sym 119068 spiflash_bus_dat_r[6]
.sym 119069 array_muxed0[21]
.sym 119070 $abc$35911$n3362_1
.sym 119071 $abc$35911$n3355
.sym 119072 spiflash_bus_dat_r[1]
.sym 119073 array_muxed0[16]
.sym 119074 $abc$35911$n3362_1
.sym 119075 $abc$35911$n3355
.sym 119076 spiflash_bus_dat_r[4]
.sym 119077 array_muxed0[19]
.sym 119078 $abc$35911$n3362_1
.sym 119091 spiflash_bus_dat_r[0]
.sym 119092 $abc$35911$n3355
.sym 119093 array_muxed0[15]
.sym 119094 $abc$35911$n3362_1
.sym 119099 spiflash_bus_dat_r[19]
.sym 119100 array_muxed0[2]
.sym 119101 $abc$35911$n3362_1
.sym 119107 spiflash_bus_dat_r[18]
.sym 119108 array_muxed0[1]
.sym 119109 $abc$35911$n3362_1
.sym 119111 spiflash_bus_dat_r[14]
.sym 119112 array_muxed0[13]
.sym 119113 $abc$35911$n3362_1
.sym 119115 spiflash_bus_dat_r[17]
.sym 119116 array_muxed0[0]
.sym 119117 $abc$35911$n3362_1
.sym 119119 spiflash_bus_dat_r[21]
.sym 119120 array_muxed0[4]
.sym 119121 $abc$35911$n3362_1
.sym 119123 $abc$35911$n5745
.sym 119124 $abc$35911$n3227
.sym 119127 spiflash_bus_dat_r[20]
.sym 119128 array_muxed0[3]
.sym 119129 $abc$35911$n3362_1
.sym 119131 basesoc_picorv323[4]
.sym 119132 $abc$35911$n4552_1
.sym 119133 $abc$35911$n4667
.sym 119135 $abc$35911$n3362_1
.sym 119136 spiflash_bus_dat_r[16]
.sym 119139 spiflash_bus_dat_r[22]
.sym 119140 array_muxed0[5]
.sym 119141 $abc$35911$n3362_1
.sym 119143 $abc$35911$n3230
.sym 119144 basesoc_uart_phy_tx_bitcount[0]
.sym 119145 basesoc_uart_phy_tx_busy
.sym 119146 basesoc_uart_phy_uart_clk_txen
.sym 119147 $abc$35911$n4452_1
.sym 119148 basesoc_picorv327[17]
.sym 119149 basesoc_picorv328[17]
.sym 119150 $abc$35911$n4674
.sym 119151 $abc$35911$n2884_1
.sym 119152 $abc$35911$n4454_1
.sym 119153 basesoc_picorv327[17]
.sym 119154 basesoc_picorv328[17]
.sym 119155 basesoc_dat_w[3]
.sym 119159 $abc$35911$n4452_1
.sym 119160 $abc$35911$n4454_1
.sym 119161 basesoc_picorv327[1]
.sym 119162 basesoc_picorv323[1]
.sym 119163 $abc$35911$n4452_1
.sym 119164 basesoc_picorv327[23]
.sym 119165 basesoc_picorv328[23]
.sym 119166 $abc$35911$n4702_1
.sym 119167 $abc$35911$n2884_1
.sym 119168 $abc$35911$n4454_1
.sym 119169 basesoc_picorv327[23]
.sym 119170 basesoc_picorv328[23]
.sym 119171 basesoc_dat_w[4]
.sym 119175 $abc$35911$n2884_1
.sym 119176 $abc$35911$n4454_1
.sym 119177 basesoc_picorv327[31]
.sym 119178 basesoc_picorv328[31]
.sym 119179 basesoc_picorv327[4]
.sym 119180 basesoc_picorv327[3]
.sym 119181 basesoc_picorv323[0]
.sym 119183 $abc$35911$n4452_1
.sym 119184 basesoc_picorv327[31]
.sym 119185 basesoc_picorv328[31]
.sym 119186 $abc$35911$n4740
.sym 119191 $abc$35911$n4659
.sym 119192 $abc$35911$n4662
.sym 119195 $abc$35911$n4661
.sym 119196 $abc$35911$n4660
.sym 119197 basesoc_picorv323[4]
.sym 119198 $abc$35911$n4487
.sym 119199 $abc$35911$n4667
.sym 119200 $abc$35911$n4661
.sym 119201 $abc$35911$n4741
.sym 119202 $abc$35911$n4739
.sym 119203 slave_sel_r[1]
.sym 119204 spiflash_bus_dat_r[19]
.sym 119205 $abc$35911$n2837_1
.sym 119206 $abc$35911$n2990_1
.sym 119207 $abc$35911$n4667
.sym 119208 $abc$35911$n4735
.sym 119209 $abc$35911$n4737
.sym 119210 $abc$35911$n4736
.sym 119211 $abc$35911$n2884_1
.sym 119212 $abc$35911$n4454_1
.sym 119213 basesoc_picorv327[3]
.sym 119214 basesoc_picorv323[3]
.sym 119215 $abc$35911$n4616_1
.sym 119216 $abc$35911$n4621_1
.sym 119217 $abc$35911$n4619_1
.sym 119219 $abc$35911$n4519
.sym 119220 $abc$35911$n4592_1
.sym 119221 basesoc_picorv323[4]
.sym 119222 basesoc_picorv323[3]
.sym 119223 $abc$35911$n4487
.sym 119224 $abc$35911$n5447
.sym 119225 $abc$35911$n5445
.sym 119226 $abc$35911$n4561_1
.sym 119227 $abc$35911$n2884_1
.sym 119228 $abc$35911$n4454_1
.sym 119229 basesoc_picorv327[30]
.sym 119230 basesoc_picorv328[30]
.sym 119231 $abc$35911$n4734
.sym 119232 $abc$35911$n4452_1
.sym 119233 basesoc_picorv327[30]
.sym 119234 basesoc_picorv328[30]
.sym 119235 basesoc_picorv323[4]
.sym 119236 $abc$35911$n4579_1
.sym 119237 $abc$35911$n4667
.sym 119238 $abc$35911$n4691_1
.sym 119239 $abc$35911$n4452_1
.sym 119240 basesoc_picorv327[13]
.sym 119241 basesoc_picorv328[13]
.sym 119242 $abc$35911$n4649
.sym 119243 basesoc_picorv327[24]
.sym 119244 basesoc_picorv327[23]
.sym 119245 basesoc_picorv323[0]
.sym 119247 $abc$35911$n4452_1
.sym 119248 basesoc_picorv327[25]
.sym 119249 basesoc_picorv328[25]
.sym 119250 $abc$35911$n4712_1
.sym 119251 basesoc_picorv323[4]
.sym 119252 $abc$35911$n4618_1
.sym 119253 $abc$35911$n4667
.sym 119255 $abc$35911$n2884_1
.sym 119256 $abc$35911$n4454_1
.sym 119257 basesoc_picorv327[13]
.sym 119258 basesoc_picorv328[13]
.sym 119259 $abc$35911$n4645
.sym 119260 $abc$35911$n4650
.sym 119261 $abc$35911$n4648
.sym 119263 $abc$35911$n2884_1
.sym 119264 $abc$35911$n4454_1
.sym 119265 basesoc_picorv327[25]
.sym 119266 basesoc_picorv328[25]
.sym 119267 $abc$35911$n4710_1
.sym 119268 $abc$35911$n4713_1
.sym 119269 $abc$35911$n4711_1
.sym 119275 $PACKER_GND_NET
.sym 119283 rst1
.sym 119287 basesoc_picorv323[0]
.sym 119288 basesoc_picorv327[31]
.sym 119303 $abc$35911$n2928
.sym 119304 $abc$35911$n2837_1
.sym 119305 $abc$35911$n3527_1
.sym 119307 slave_sel_r[1]
.sym 119308 spiflash_bus_dat_r[17]
.sym 119309 $abc$35911$n2837_1
.sym 119310 $abc$35911$n2975
.sym 119311 slave_sel_r[1]
.sym 119312 spiflash_bus_dat_r[16]
.sym 119313 $abc$35911$n2837_1
.sym 119314 $abc$35911$n2999
.sym 119315 slave_sel_r[1]
.sym 119316 spiflash_bus_dat_r[29]
.sym 119319 slave_sel_r[1]
.sym 119320 spiflash_bus_dat_r[18]
.sym 119321 $abc$35911$n2837_1
.sym 119322 $abc$35911$n2995
.sym 119323 slave_sel_r[1]
.sym 119324 spiflash_bus_dat_r[23]
.sym 119325 $abc$35911$n2837_1
.sym 119326 $abc$35911$n3437_1
.sym 119327 $abc$35911$n2837_1
.sym 119328 $abc$35911$n3810
.sym 119329 $abc$35911$n3811_1
.sym 119331 basesoc_dat_w[6]
.sym 119335 picorv32.is_sb_sh_sw
.sym 119336 $abc$35911$n2867_1
.sym 119337 picorv32.mem_rdata_q[31]
.sym 119338 $abc$35911$n3129_1
.sym 119339 picorv32.instr_auipc
.sym 119340 picorv32.instr_lui
.sym 119341 picorv32.mem_rdata_q[22]
.sym 119342 $abc$35911$n3077
.sym 119343 picorv32.instr_jal
.sym 119344 picorv32.decoded_imm_uj[1]
.sym 119345 $abc$35911$n3072_1
.sym 119347 picorv32.decoded_imm_uj[23]
.sym 119348 picorv32.instr_jal
.sym 119349 $abc$35911$n3075
.sym 119350 $abc$35911$n3087
.sym 119351 $abc$35911$n2867_1
.sym 119352 picorv32.mem_rdata_q[31]
.sym 119355 picorv32.decoded_imm_uj[17]
.sym 119356 picorv32.instr_jal
.sym 119357 $abc$35911$n3075
.sym 119358 $abc$35911$n3141_1
.sym 119359 picorv32.instr_jal
.sym 119360 picorv32.decoded_imm_uj[3]
.sym 119361 $abc$35911$n3115
.sym 119363 picorv32.decoded_imm_uj[22]
.sym 119364 picorv32.instr_jal
.sym 119365 $abc$35911$n3075
.sym 119366 $abc$35911$n3085
.sym 119367 picorv32.cpuregs_wrdata[12]
.sym 119371 $abc$35911$n3840
.sym 119372 $abc$35911$n3841
.sym 119373 $abc$35911$n3577
.sym 119374 $abc$35911$n3829
.sym 119375 picorv32.mem_rdata_q[7]
.sym 119376 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 119377 picorv32.instr_jal
.sym 119378 picorv32.decoded_imm_uj[11]
.sym 119379 $abc$35911$n5615
.sym 119380 $abc$35911$n5616
.sym 119381 $abc$35911$n3577
.sym 119382 $abc$35911$n3829
.sym 119383 picorv32.cpuregs_wrdata[6]
.sym 119387 $abc$35911$n3875
.sym 119388 $abc$35911$n3876
.sym 119389 $abc$35911$n3577
.sym 119390 $abc$35911$n3829
.sym 119391 $abc$35911$n4134
.sym 119392 $abc$35911$n4132
.sym 119393 $abc$35911$n4112_1
.sym 119394 $abc$35911$n5438_1
.sym 119395 picorv32.cpuregs_wrdata[11]
.sym 119399 picorv32.cpuregs_wrdata[4]
.sym 119403 $abc$35911$n3843
.sym 119404 $abc$35911$n3844
.sym 119405 $abc$35911$n3577
.sym 119406 $abc$35911$n3829
.sym 119407 picorv32.cpuregs_wrdata[1]
.sym 119411 $abc$35911$n4174
.sym 119412 $abc$35911$n4195
.sym 119413 $abc$35911$n4112_1
.sym 119414 $abc$35911$n5443
.sym 119415 $abc$35911$n6618
.sym 119416 $abc$35911$n5733
.sym 119417 $abc$35911$n3577
.sym 119418 $abc$35911$n3829
.sym 119419 picorv32.cpuregs_wrdata[3]
.sym 119423 picorv32.cpuregs_wrdata[10]
.sym 119427 $abc$35911$n6616
.sym 119428 $abc$35911$n5692
.sym 119429 $abc$35911$n3577
.sym 119430 $abc$35911$n3829
.sym 119431 picorv32.mem_rdata_latched[22]
.sym 119435 slave_sel_r[1]
.sym 119436 spiflash_bus_dat_r[20]
.sym 119437 $abc$35911$n2837_1
.sym 119438 $abc$35911$n3431_1
.sym 119439 slave_sel_r[1]
.sym 119440 spiflash_bus_dat_r[15]
.sym 119441 $abc$35911$n2837_1
.sym 119442 $abc$35911$n2979
.sym 119443 $abc$35911$n2936
.sym 119444 $abc$35911$n2837_1
.sym 119445 $abc$35911$n3527_1
.sym 119447 slave_sel_r[1]
.sym 119448 spiflash_bus_dat_r[21]
.sym 119449 $abc$35911$n2837_1
.sym 119450 $abc$35911$n3427_1
.sym 119451 $abc$35911$n3735
.sym 119455 slave_sel_r[1]
.sym 119456 spiflash_bus_dat_r[22]
.sym 119457 $abc$35911$n2837_1
.sym 119458 $abc$35911$n3417
.sym 119459 picorv32.cpuregs_wrdata[18]
.sym 119463 $abc$35911$n3884
.sym 119464 $abc$35911$n3885
.sym 119465 $abc$35911$n3577
.sym 119466 $abc$35911$n3829
.sym 119467 $abc$35911$n5690
.sym 119468 $abc$35911$n5686
.sym 119469 $abc$35911$n3577
.sym 119470 $abc$35911$n3829
.sym 119471 $abc$35911$n3866
.sym 119472 $abc$35911$n3867
.sym 119473 $abc$35911$n3577
.sym 119474 $abc$35911$n3829
.sym 119475 $abc$35911$n5613
.sym 119476 $abc$35911$n3853
.sym 119477 $abc$35911$n3577
.sym 119478 $abc$35911$n3829
.sym 119479 $abc$35911$n3872
.sym 119480 $abc$35911$n3873
.sym 119481 $abc$35911$n3577
.sym 119482 $abc$35911$n3829
.sym 119483 $abc$35911$n2838
.sym 119484 $abc$35911$n2842
.sym 119485 $abc$35911$n2843_1
.sym 119487 $abc$35911$n5718
.sym 119488 $abc$35911$n5682
.sym 119489 $abc$35911$n3577
.sym 119490 $abc$35911$n3829
.sym 119491 $abc$35911$n5705
.sym 119492 $abc$35911$n5658
.sym 119493 $abc$35911$n3577
.sym 119494 $abc$35911$n3829
.sym 119495 $abc$35911$n2932_1
.sym 119496 $abc$35911$n2837_1
.sym 119497 $abc$35911$n3527_1
.sym 119499 picorv32.mem_rdata_latched[0]
.sym 119500 picorv32.mem_rdata_latched[1]
.sym 119503 $abc$35911$n4108
.sym 119504 $abc$35911$n3426_1
.sym 119505 $abc$35911$n4151_1
.sym 119507 picorv32.mem_rdata_latched[2]
.sym 119511 picorv32.mem_rdata_q[7]
.sym 119512 $abc$35911$n3809
.sym 119513 $abc$35911$n2904
.sym 119515 picorv32.mem_rdata_latched[2]
.sym 119516 picorv32.mem_rdata_latched[1]
.sym 119517 picorv32.mem_rdata_latched[0]
.sym 119518 picorv32.mem_rdata_latched[3]
.sym 119519 picorv32.mem_rdata_latched[1]
.sym 119523 $abc$35911$n2919_1
.sym 119524 $abc$35911$n2837_1
.sym 119525 $abc$35911$n3527_1
.sym 119527 $abc$35911$n5691
.sym 119528 $abc$35911$n5692
.sym 119529 $abc$35911$n3542
.sym 119530 $abc$35911$n3825
.sym 119531 $abc$35911$n5655
.sym 119532 $abc$35911$n5616
.sym 119533 $abc$35911$n3542
.sym 119534 $abc$35911$n3825
.sym 119535 $abc$35911$n5606
.sym 119536 $abc$35911$n3841
.sym 119537 $abc$35911$n3542
.sym 119538 $abc$35911$n3825
.sym 119539 $abc$35911$n5730
.sym 119540 $abc$35911$n5731
.sym 119541 $abc$35911$n3542
.sym 119542 $abc$35911$n3825
.sym 119543 picorv32.mem_rdata_latched[6]
.sym 119544 picorv32.mem_rdata_latched[5]
.sym 119545 picorv32.mem_rdata_latched[4]
.sym 119547 $abc$35911$n2913_1
.sym 119548 $abc$35911$n2926
.sym 119551 $abc$35911$n5607
.sym 119552 $abc$35911$n3844
.sym 119553 $abc$35911$n3542
.sym 119554 $abc$35911$n3825
.sym 119555 $abc$35911$n5732
.sym 119556 $abc$35911$n5733
.sym 119557 $abc$35911$n3542
.sym 119558 $abc$35911$n3825
.sym 119559 picorv32.cpuregs_wrdata[24]
.sym 119563 picorv32.decoded_rs1[0]
.sym 119564 picorv32.decoded_rs1[1]
.sym 119565 $abc$35911$n3543
.sym 119567 picorv32.cpuregs_wrdata[16]
.sym 119571 $abc$35911$n4117
.sym 119572 $abc$35911$n4115_1
.sym 119573 $abc$35911$n4112_1
.sym 119575 $abc$35911$n5681
.sym 119576 $abc$35911$n5682
.sym 119577 $abc$35911$n3542
.sym 119578 $abc$35911$n3825
.sym 119579 picorv32.cpuregs_wrdata[23]
.sym 119583 $abc$35911$n2974_1
.sym 119584 $abc$35911$n4108
.sym 119585 $abc$35911$n4116
.sym 119586 $abc$35911$n3528_1
.sym 119587 picorv32.cpuregs_wrdata[30]
.sym 119591 $abc$35911$n3869
.sym 119592 $abc$35911$n3870
.sym 119593 $abc$35911$n3542
.sym 119594 $abc$35911$n3825
.sym 119595 $abc$35911$n5677
.sym 119596 $abc$35911$n5678
.sym 119597 $abc$35911$n3542
.sym 119598 $abc$35911$n3825
.sym 119599 $abc$35911$n5685
.sym 119600 $abc$35911$n5686
.sym 119601 $abc$35911$n3542
.sym 119602 $abc$35911$n3825
.sym 119603 $abc$35911$n4875
.sym 119604 $abc$35911$n3885
.sym 119605 $abc$35911$n3542
.sym 119606 $abc$35911$n3825
.sym 119607 $abc$35911$n5609
.sym 119608 $abc$35911$n3832
.sym 119609 $abc$35911$n3542
.sym 119610 $abc$35911$n3825
.sym 119611 $abc$35911$n5657
.sym 119612 $abc$35911$n5658
.sym 119613 $abc$35911$n3542
.sym 119614 $abc$35911$n3825
.sym 119615 $abc$35911$n3852
.sym 119616 $abc$35911$n3853
.sym 119617 $abc$35911$n3542
.sym 119618 $abc$35911$n3825
.sym 119619 $abc$35911$n4777
.sym 119620 $abc$35911$n3867
.sym 119621 $abc$35911$n3542
.sym 119622 $abc$35911$n3825
.sym 119623 $abc$35911$n3426_1
.sym 119624 $abc$35911$n3529
.sym 119625 picorv32.latched_is_lu
.sym 119627 picorv32.cpuregs_wrdata[25]
.sym 119631 picorv32.cpuregs_wrdata[22]
.sym 119635 $abc$35911$n2998
.sym 119636 $abc$35911$n3529
.sym 119637 picorv32.latched_is_lu
.sym 119639 picorv32.cpuregs_wrdata[26]
.sym 119643 $abc$35911$n2989_1
.sym 119644 $abc$35911$n3529
.sym 119645 picorv32.latched_is_lu
.sym 119647 $abc$35911$n2994
.sym 119648 $abc$35911$n3529
.sym 119649 picorv32.latched_is_lu
.sym 119651 $abc$35911$n4177
.sym 119652 $abc$35911$n4175_1
.sym 119667 $abc$35911$n2974_1
.sym 119668 $abc$35911$n3529
.sym 119669 picorv32.latched_is_lu
.sym 119679 basesoc_dat_w[2]
.sym 119767 basesoc_dat_w[4]
.sym 119807 basesoc_dat_w[2]
.sym 119815 basesoc_uart_phy_tx_reg[5]
.sym 119816 basesoc_uart_phy_sink_payload_data[4]
.sym 119817 $abc$35911$n2769
.sym 119819 basesoc_uart_phy_tx_reg[3]
.sym 119820 basesoc_uart_phy_sink_payload_data[2]
.sym 119821 $abc$35911$n2769
.sym 119823 basesoc_uart_phy_tx_reg[1]
.sym 119824 basesoc_uart_phy_sink_payload_data[0]
.sym 119825 $abc$35911$n2769
.sym 119827 basesoc_uart_phy_tx_reg[7]
.sym 119828 basesoc_uart_phy_sink_payload_data[6]
.sym 119829 $abc$35911$n2769
.sym 119831 basesoc_uart_phy_tx_reg[4]
.sym 119832 basesoc_uart_phy_sink_payload_data[3]
.sym 119833 $abc$35911$n2769
.sym 119835 $abc$35911$n2769
.sym 119836 basesoc_uart_phy_sink_payload_data[7]
.sym 119839 basesoc_uart_phy_tx_reg[6]
.sym 119840 basesoc_uart_phy_sink_payload_data[5]
.sym 119841 $abc$35911$n2769
.sym 119843 basesoc_uart_phy_tx_reg[2]
.sym 119844 basesoc_uart_phy_sink_payload_data[1]
.sym 119845 $abc$35911$n2769
.sym 119848 basesoc_uart_tx_fifo_produce[0]
.sym 119853 basesoc_uart_tx_fifo_produce[1]
.sym 119857 basesoc_uart_tx_fifo_produce[2]
.sym 119858 $auto$alumacc.cc:474:replace_alu$6035.C[2]
.sym 119861 basesoc_uart_tx_fifo_produce[3]
.sym 119862 $auto$alumacc.cc:474:replace_alu$6035.C[3]
.sym 119863 basesoc_uart_tx_fifo_wrport_we
.sym 119864 sys_rst
.sym 119868 $PACKER_VCC_NET
.sym 119869 basesoc_uart_tx_fifo_produce[0]
.sym 119871 $abc$35911$n3230
.sym 119872 $abc$35911$n3227
.sym 119873 $abc$35911$n2763
.sym 119875 $abc$35911$n3355
.sym 119876 $abc$35911$n55
.sym 119880 basesoc_uart_tx_fifo_consume[0]
.sym 119885 basesoc_uart_tx_fifo_consume[1]
.sym 119889 basesoc_uart_tx_fifo_consume[2]
.sym 119890 $auto$alumacc.cc:474:replace_alu$6032.C[2]
.sym 119893 basesoc_uart_tx_fifo_consume[3]
.sym 119894 $auto$alumacc.cc:474:replace_alu$6032.C[3]
.sym 119900 $PACKER_VCC_NET
.sym 119901 basesoc_uart_tx_fifo_consume[0]
.sym 119919 $abc$35911$n3
.sym 119951 spiflash_bus_dat_r[24]
.sym 119963 spiflash_miso1
.sym 119967 spiflash_bus_dat_r[7]
.sym 119968 csrbankarray_csrbank3_bitbang0_w[0]
.sym 119969 csrbankarray_csrbank3_bitbang_en0_w
.sym 119980 waittimer1_count[0]
.sym 119982 $PACKER_VCC_NET
.sym 119983 user_btn1
.sym 119984 $abc$35911$n5859
.sym 120015 eventmanager_status_w[1]
.sym 120016 sys_rst
.sym 120017 user_btn1
.sym 120019 $abc$35911$n5
.sym 120039 $abc$35911$n2884_1
.sym 120040 basesoc_picorv327[1]
.sym 120041 basesoc_picorv323[1]
.sym 120042 $abc$35911$n4523
.sym 120047 basesoc_dat_w[2]
.sym 120055 $abc$35911$n2983
.sym 120056 $abc$35911$n3362_1
.sym 120067 basesoc_dat_w[5]
.sym 120071 spiflash_bus_dat_r[8]
.sym 120072 array_muxed0[7]
.sym 120073 $abc$35911$n3362_1
.sym 120075 spiflash_bus_dat_r[23]
.sym 120076 array_muxed0[6]
.sym 120077 $abc$35911$n3362_1
.sym 120079 spiflash_bus_dat_r[10]
.sym 120080 array_muxed0[9]
.sym 120081 $abc$35911$n3362_1
.sym 120083 $abc$35911$n3362_1
.sym 120084 spiflash_bus_dat_r[31]
.sym 120087 spiflash_bus_dat_r[13]
.sym 120088 array_muxed0[12]
.sym 120089 $abc$35911$n3362_1
.sym 120091 spiflash_bus_dat_r[12]
.sym 120092 array_muxed0[11]
.sym 120093 $abc$35911$n3362_1
.sym 120095 spiflash_bus_dat_r[9]
.sym 120096 array_muxed0[8]
.sym 120097 $abc$35911$n3362_1
.sym 120099 spiflash_bus_dat_r[11]
.sym 120100 array_muxed0[10]
.sym 120101 $abc$35911$n3362_1
.sym 120103 $abc$35911$n4505_1
.sym 120104 $abc$35911$n4490_1
.sym 120105 basesoc_picorv323[4]
.sym 120106 $abc$35911$n4487
.sym 120107 basesoc_uart_phy_tx_busy
.sym 120108 basesoc_uart_phy_uart_clk_txen
.sym 120109 $abc$35911$n3227
.sym 120111 $abc$35911$n4489
.sym 120112 $abc$35911$n4521
.sym 120113 $abc$35911$n4522
.sym 120115 basesoc_picorv327[2]
.sym 120116 basesoc_picorv327[1]
.sym 120117 basesoc_picorv323[0]
.sym 120119 basesoc_picorv323[4]
.sym 120120 $abc$35911$n4505_1
.sym 120121 $abc$35911$n4667
.sym 120123 $abc$35911$n4598_1
.sym 120124 $abc$35911$n4605
.sym 120125 $abc$35911$n4607_1
.sym 120126 $abc$35911$n4606_1
.sym 120127 $abc$35911$n4672
.sym 120128 $abc$35911$n4675
.sym 120129 $abc$35911$n4673
.sym 120131 $abc$35911$n4700_1
.sym 120132 $abc$35911$n4703_1
.sym 120133 $abc$35911$n4701_1
.sym 120135 $abc$35911$n4501
.sym 120136 $abc$35911$n4500_1
.sym 120137 basesoc_picorv323[1]
.sym 120139 $abc$35911$n4494_1
.sym 120140 $abc$35911$n4493
.sym 120141 basesoc_picorv323[1]
.sym 120143 basesoc_ctrl_reset_reset_r
.sym 120147 $abc$35911$n4496_1
.sym 120148 $abc$35911$n4494_1
.sym 120149 basesoc_picorv323[1]
.sym 120151 $abc$35911$n4500_1
.sym 120152 $abc$35911$n4497
.sym 120153 basesoc_picorv323[1]
.sym 120155 $abc$35911$n4497
.sym 120156 $abc$35911$n4496_1
.sym 120157 basesoc_picorv323[1]
.sym 120159 $abc$35911$n4495
.sym 120160 $abc$35911$n4492_1
.sym 120161 basesoc_picorv323[2]
.sym 120163 $abc$35911$n4498_1
.sym 120164 $abc$35911$n4491
.sym 120165 basesoc_picorv323[3]
.sym 120167 basesoc_picorv327[18]
.sym 120168 basesoc_picorv327[17]
.sym 120169 basesoc_picorv323[0]
.sym 120171 basesoc_dat_w[6]
.sym 120175 basesoc_picorv327[14]
.sym 120176 basesoc_picorv327[13]
.sym 120177 basesoc_picorv323[0]
.sym 120179 $abc$35911$n4504
.sym 120180 $abc$35911$n4503
.sym 120181 basesoc_picorv323[1]
.sym 120183 $abc$35911$n4499
.sym 120184 $abc$35911$n4495
.sym 120185 basesoc_picorv323[2]
.sym 120187 basesoc_dat_w[7]
.sym 120191 $abc$35911$n4502_1
.sym 120192 $abc$35911$n4499
.sym 120193 basesoc_picorv323[2]
.sym 120195 basesoc_picorv327[16]
.sym 120196 basesoc_picorv327[15]
.sym 120197 basesoc_picorv323[0]
.sym 120199 $abc$35911$n4513_1
.sym 120200 $abc$35911$n4506
.sym 120201 basesoc_picorv323[3]
.sym 120203 $abc$35911$n4578
.sym 120204 $abc$35911$n4577_1
.sym 120205 basesoc_picorv323[3]
.sym 120207 basesoc_dat_w[4]
.sym 120211 $abc$35911$n4509
.sym 120212 $abc$35911$n4508
.sym 120213 basesoc_picorv323[1]
.sym 120215 $abc$35911$n4519
.sym 120216 $abc$35911$n4513_1
.sym 120217 basesoc_picorv323[3]
.sym 120219 $abc$35911$n4507
.sym 120220 $abc$35911$n4502_1
.sym 120221 basesoc_picorv323[2]
.sym 120223 $abc$35911$n4506
.sym 120224 $abc$35911$n4498_1
.sym 120225 basesoc_picorv323[3]
.sym 120227 $abc$35911$n4618_1
.sym 120228 $abc$35911$n4617
.sym 120229 basesoc_picorv323[4]
.sym 120230 $abc$35911$n4487
.sym 120231 basesoc_picorv327[28]
.sym 120232 basesoc_picorv327[27]
.sym 120233 basesoc_picorv323[0]
.sym 120235 $abc$35911$n4579_1
.sym 120236 $abc$35911$n4576_1
.sym 120237 basesoc_picorv323[4]
.sym 120238 $abc$35911$n4487
.sym 120239 $abc$35911$n4580_1
.sym 120240 $abc$35911$n4578
.sym 120241 basesoc_picorv323[3]
.sym 120243 $abc$35911$n4647
.sym 120244 $abc$35911$n4646
.sym 120245 basesoc_picorv323[4]
.sym 120246 $abc$35911$n4487
.sym 120247 basesoc_picorv327[20]
.sym 120248 basesoc_picorv327[19]
.sym 120249 basesoc_picorv323[0]
.sym 120251 basesoc_picorv327[30]
.sym 120252 basesoc_picorv327[29]
.sym 120253 basesoc_picorv323[0]
.sym 120255 basesoc_picorv327[26]
.sym 120256 basesoc_picorv327[25]
.sym 120257 basesoc_picorv323[0]
.sym 120259 slave_sel_r[1]
.sym 120260 spiflash_bus_dat_r[8]
.sym 120261 $abc$35911$n2837_1
.sym 120262 $abc$35911$n3814
.sym 120263 spiflash_bus_dat_r[26]
.sym 120267 spiflash_bus_dat_r[28]
.sym 120271 spiflash_bus_dat_r[24]
.sym 120272 slave_sel_r[1]
.sym 120273 $abc$35911$n2837_1
.sym 120274 $abc$35911$n3422
.sym 120275 spiflash_bus_dat_r[30]
.sym 120279 spiflash_bus_dat_r[29]
.sym 120283 spiflash_bus_dat_r[27]
.sym 120287 spiflash_bus_dat_r[25]
.sym 120291 slave_sel_r[1]
.sym 120292 spiflash_bus_dat_r[30]
.sym 120295 picorv32.decoded_imm_uj[21]
.sym 120296 picorv32.instr_jal
.sym 120297 $abc$35911$n3075
.sym 120298 $abc$35911$n3083
.sym 120299 spiflash_bus_dat_r[31]
.sym 120300 slave_sel_r[1]
.sym 120303 slave_sel_r[1]
.sym 120304 spiflash_bus_dat_r[9]
.sym 120305 $abc$35911$n2837_1
.sym 120306 $abc$35911$n3817
.sym 120307 picorv32.instr_auipc
.sym 120308 picorv32.instr_lui
.sym 120309 picorv32.mem_rdata_q[21]
.sym 120310 $abc$35911$n3077
.sym 120311 slave_sel_r[1]
.sym 120312 spiflash_bus_dat_r[27]
.sym 120315 picorv32.decoded_imm_uj[16]
.sym 120316 picorv32.instr_jal
.sym 120317 $abc$35911$n3075
.sym 120318 $abc$35911$n3139
.sym 120319 slave_sel_r[1]
.sym 120320 spiflash_bus_dat_r[28]
.sym 120323 slave_sel_r[1]
.sym 120324 spiflash_bus_dat_r[26]
.sym 120327 $abc$35911$n2962_1
.sym 120328 $abc$35911$n3822
.sym 120329 basesoc_picorv327[1]
.sym 120331 $abc$35911$n3822
.sym 120332 $abc$35911$n4133_1
.sym 120333 picorv32.mem_wordsize[1]
.sym 120334 picorv32.mem_wordsize[0]
.sym 120335 picorv32.instr_jal
.sym 120336 picorv32.decoded_imm_uj[2]
.sym 120337 $abc$35911$n3069_1
.sym 120339 $abc$35911$n2989_1
.sym 120340 $abc$35911$n4108
.sym 120341 $abc$35911$n4133_1
.sym 120342 $abc$35911$n3528_1
.sym 120343 picorv32.decoded_imm_uj[24]
.sym 120344 picorv32.instr_jal
.sym 120345 $abc$35911$n3075
.sym 120346 $abc$35911$n3089
.sym 120347 picorv32.decoded_imm_uj[13]
.sym 120348 picorv32.instr_jal
.sym 120349 $abc$35911$n3075
.sym 120350 $abc$35911$n3133
.sym 120351 picorv32.instr_auipc
.sym 120352 picorv32.instr_lui
.sym 120353 picorv32.mem_rdata_q[12]
.sym 120354 $abc$35911$n3077
.sym 120355 picorv32.decoded_imm_uj[12]
.sym 120356 picorv32.instr_jal
.sym 120357 $abc$35911$n3075
.sym 120358 $abc$35911$n3131
.sym 120359 picorv32.instr_auipc
.sym 120360 picorv32.instr_lui
.sym 120361 picorv32.mem_rdata_q[19]
.sym 120362 $abc$35911$n3077
.sym 120363 picorv32.decoded_imm_uj[20]
.sym 120364 picorv32.instr_jal
.sym 120365 $abc$35911$n3075
.sym 120366 $abc$35911$n3081_1
.sym 120367 $abc$35911$n3846
.sym 120368 $abc$35911$n3847
.sym 120369 $abc$35911$n3577
.sym 120370 $abc$35911$n3829
.sym 120371 $abc$35911$n3863
.sym 120372 $abc$35911$n3864
.sym 120373 $abc$35911$n3577
.sym 120374 $abc$35911$n3829
.sym 120375 $abc$35911$n6614
.sym 120376 $abc$35911$n5702
.sym 120377 $abc$35911$n3577
.sym 120378 $abc$35911$n3829
.sym 120379 $abc$35911$n4196
.sym 120380 $abc$35911$n4175_1
.sym 120383 $abc$35911$n6617
.sym 120384 $abc$35911$n5731
.sym 120385 $abc$35911$n3577
.sym 120386 $abc$35911$n3829
.sym 120387 picorv32.decoded_imm_uj[19]
.sym 120388 picorv32.instr_jal
.sym 120389 $abc$35911$n3075
.sym 120390 $abc$35911$n3076_1
.sym 120391 $abc$35911$n4108
.sym 120392 $abc$35911$n2994
.sym 120393 $abc$35911$n4125
.sym 120395 $abc$35911$n2970_1
.sym 120396 $abc$35911$n3819
.sym 120397 basesoc_picorv327[1]
.sym 120399 $abc$35911$n3887
.sym 120400 $abc$35911$n3888
.sym 120401 $abc$35911$n3577
.sym 120402 $abc$35911$n3829
.sym 120403 picorv32.mem_rdata_latched[22]
.sym 120407 $abc$35911$n3819
.sym 120408 $abc$35911$n4123
.sym 120409 picorv32.mem_wordsize[1]
.sym 120410 picorv32.mem_wordsize[0]
.sym 120411 $abc$35911$n5676
.sym 120412 $abc$35911$n3870
.sym 120413 $abc$35911$n3577
.sym 120414 $abc$35911$n3829
.sym 120415 picorv32.mem_rdata_latched[31]
.sym 120419 $abc$35911$n4123
.sym 120420 $abc$35911$n3528_1
.sym 120421 $abc$35911$n4124_1
.sym 120422 $abc$35911$n4112_1
.sym 120423 $abc$35911$n3441
.sym 120424 $abc$35911$n4141
.sym 120425 picorv32.mem_wordsize[1]
.sym 120426 picorv32.mem_wordsize[0]
.sym 120427 $abc$35911$n4202
.sym 120428 $abc$35911$n4175_1
.sym 120431 $abc$35911$n2966
.sym 120432 $abc$35911$n3441
.sym 120433 basesoc_picorv327[1]
.sym 120435 $abc$35911$n4189
.sym 120436 $abc$35911$n4175_1
.sym 120439 picorv32.mem_rdata_q[22]
.sym 120440 $abc$35911$n3416
.sym 120441 $abc$35911$n2904
.sym 120443 picorv32.mem_rdata_q[21]
.sym 120444 $abc$35911$n3426_1
.sym 120445 $abc$35911$n2904
.sym 120447 $abc$35911$n3831
.sym 120448 $abc$35911$n3832
.sym 120449 $abc$35911$n3577
.sym 120450 $abc$35911$n3829
.sym 120451 $abc$35911$n5720
.sym 120452 $abc$35911$n5678
.sym 120453 $abc$35911$n3577
.sym 120454 $abc$35911$n3829
.sym 120455 picorv32.decoded_rs2[3]
.sym 120456 picorv32.mem_rdata_latched[23]
.sym 120457 $abc$35911$n3047
.sym 120459 picorv32.decoded_rs2[2]
.sym 120460 picorv32.mem_rdata_latched[22]
.sym 120461 $abc$35911$n3047
.sym 120463 $abc$35911$n3047
.sym 120464 picorv32.decoded_rs2[5]
.sym 120467 picorv32.decoded_rs2[5]
.sym 120471 picorv32.decoded_rs2[1]
.sym 120472 picorv32.mem_rdata_latched[21]
.sym 120473 $abc$35911$n3047
.sym 120475 picorv32.decoded_rs2[0]
.sym 120476 picorv32.mem_rdata_latched[20]
.sym 120477 $abc$35911$n3047
.sym 120479 picorv32.decoded_rs2[4]
.sym 120480 picorv32.mem_rdata_latched[24]
.sym 120481 $abc$35911$n3047
.sym 120483 picorv32.latched_rd[0]
.sym 120484 picorv32.latched_rd[1]
.sym 120485 $abc$35911$n3468
.sym 120486 $abc$35911$n3467
.sym 120487 $abc$35911$n5614
.sym 120488 $abc$35911$n3847
.sym 120489 $abc$35911$n3542
.sym 120490 $abc$35911$n3825
.sym 120491 $abc$35911$n5656
.sym 120492 $abc$35911$n3864
.sym 120493 $abc$35911$n3542
.sym 120494 $abc$35911$n3825
.sym 120495 $abc$35911$n2902
.sym 120496 picorv32.mem_do_rinst
.sym 120499 picorv32.cpuregs_wrdata[9]
.sym 120503 $abc$35911$n5701
.sym 120504 $abc$35911$n5702
.sym 120505 $abc$35911$n3542
.sym 120506 $abc$35911$n3825
.sym 120507 $abc$35911$n5610
.sym 120508 $abc$35911$n3876
.sym 120509 $abc$35911$n3542
.sym 120510 $abc$35911$n3825
.sym 120511 picorv32.cpuregs_wrdata[2]
.sym 120515 $abc$35911$n2913_1
.sym 120516 $abc$35911$n2926
.sym 120517 $abc$35911$n2943
.sym 120518 $abc$35911$n2960
.sym 120519 $abc$35911$n3795
.sym 120520 picorv32.mem_rdata_latched[16]
.sym 120521 picorv32.decoded_rs1[1]
.sym 120522 $abc$35911$n3047
.sym 120523 $abc$35911$n2981_1
.sym 120524 picorv32.mem_rdata_latched[19]
.sym 120525 $abc$35911$n2987_1
.sym 120527 $abc$35911$n3795
.sym 120528 picorv32.mem_rdata_latched[15]
.sym 120529 picorv32.decoded_rs1[0]
.sym 120530 $abc$35911$n3047
.sym 120531 $abc$35911$n2983_1
.sym 120532 $abc$35911$n2981_1
.sym 120533 $abc$35911$n2982_1
.sym 120535 $abc$35911$n3795
.sym 120539 $abc$35911$n3795
.sym 120540 picorv32.mem_rdata_latched[18]
.sym 120541 picorv32.decoded_rs1[3]
.sym 120542 $abc$35911$n3047
.sym 120543 $abc$35911$n2981_1
.sym 120544 $abc$35911$n2983_1
.sym 120545 $abc$35911$n2982_1
.sym 120546 picorv32.latched_rd[5]
.sym 120547 $abc$35911$n3795
.sym 120548 picorv32.mem_rdata_latched[17]
.sym 120549 picorv32.decoded_rs1[2]
.sym 120550 $abc$35911$n3047
.sym 120551 $abc$35911$n3528_1
.sym 120552 $abc$35911$n3529
.sym 120553 basesoc_picorv327[1]
.sym 120555 picorv32.latched_rd[2]
.sym 120556 picorv32.latched_rd[3]
.sym 120557 picorv32.latched_rd[4]
.sym 120558 picorv32.latched_rd[5]
.sym 120559 picorv32.mem_rdata_q[19]
.sym 120560 $abc$35911$n2989_1
.sym 120561 $abc$35911$n2904
.sym 120563 $abc$35911$n3982
.sym 120567 $abc$35911$n4877
.sym 120568 $abc$35911$n3873
.sym 120569 $abc$35911$n3542
.sym 120570 $abc$35911$n3825
.sym 120571 picorv32.mem_rdata_latched[19]
.sym 120575 picorv32.mem_wordsize[0]
.sym 120576 basesoc_picorv327[1]
.sym 120579 $abc$35911$n3984
.sym 120595 picorv32.mem_rdata_latched[19]
.sym 120603 $abc$35911$n3813
.sym 120604 $abc$35911$n3421_1
.sym 120605 picorv32.mem_wordsize[1]
.sym 120606 $abc$35911$n4170
.sym 120607 $abc$35911$n3421_1
.sym 120608 $abc$35911$n3529
.sym 120609 picorv32.latched_is_lu
.sym 120683 array_muxed0[14]
.sym 120684 array_muxed1[11]
.sym 120695 array_muxed0[14]
.sym 120696 array_muxed1[11]
.sym 120719 array_muxed1[2]
.sym 120723 array_muxed1[5]
.sym 120731 array_muxed1[4]
.sym 120735 array_muxed1[1]
.sym 120747 basesoc_picorv323[1]
.sym 120763 basesoc_picorv323[8]
.sym 120771 basesoc_picorv323[10]
.sym 120783 basesoc_uart_phy_tx_reg[0]
.sym 120784 $abc$35911$n3230
.sym 120785 $abc$35911$n2769
.sym 120811 $abc$35911$n55
.sym 120819 basesoc_uart_tx_fifo_wrport_we
.sym 120820 basesoc_uart_tx_fifo_produce[0]
.sym 120821 sys_rst
.sym 120835 csrbankarray_csrbank3_bitbang0_w[2]
.sym 120836 $abc$35911$n186
.sym 120837 csrbankarray_csrbank3_bitbang_en0_w
.sym 120867 basesoc_dat_w[1]
.sym 120875 basesoc_dat_w[6]
.sym 120879 sys_rst
.sym 120880 basesoc_uart_tx_fifo_do_read
.sym 120891 $abc$35911$n2840
.sym 120892 basesoc_uart_phy_sink_ready
.sym 120895 basesoc_dat_w[7]
.sym 120907 sys_rst
.sym 120908 spiflash_i
.sym 120911 spiflash_miso
.sym 120935 $abc$35911$n164
.sym 120939 $abc$35911$n3329
.sym 120940 $abc$35911$n3333
.sym 120941 $abc$35911$n158
.sym 120942 $abc$35911$n160
.sym 120951 $abc$35911$n162
.sym 120952 $abc$35911$n164
.sym 120953 $abc$35911$n166
.sym 120954 $abc$35911$n168
.sym 120955 basesoc_counter[0]
.sym 120956 basesoc_counter[1]
.sym 120959 basesoc_counter[0]
.sym 120963 $abc$35911$n162
.sym 120967 basesoc_dat_w[3]
.sym 120971 waittimer1_count[0]
.sym 120972 waittimer1_count[1]
.sym 120973 waittimer1_count[2]
.sym 120974 $abc$35911$n170
.sym 120975 basesoc_ctrl_reset_reset_r
.sym 120979 basesoc_dat_w[2]
.sym 120983 waittimer1_count[0]
.sym 120984 eventmanager_status_w[1]
.sym 120985 sys_rst
.sym 120986 user_btn1
.sym 120987 basesoc_dat_w[1]
.sym 120991 waittimer1_count[3]
.sym 120992 waittimer1_count[4]
.sym 120993 waittimer1_count[5]
.sym 120994 waittimer1_count[8]
.sym 120995 $abc$35911$n3330_1
.sym 120996 $abc$35911$n3331_1
.sym 120997 $abc$35911$n3332
.sym 120999 user_btn1
.sym 121000 $abc$35911$n5875
.sym 121003 waittimer1_count[9]
.sym 121004 waittimer1_count[11]
.sym 121005 waittimer1_count[13]
.sym 121011 user_btn1
.sym 121012 $abc$35911$n5863
.sym 121019 user_btn1
.sym 121020 $abc$35911$n5877
.sym 121023 user_btn1
.sym 121024 $abc$35911$n5881
.sym 121027 basesoc_uart_phy_sink_ready
.sym 121028 basesoc_uart_phy_tx_busy
.sym 121029 basesoc_uart_phy_sink_valid
.sym 121031 $abc$35911$n170
.sym 121047 array_muxed1[0]
.sym 121051 sys_rst
.sym 121052 $abc$35911$n2769
.sym 121059 $abc$35911$n5745
.sym 121068 $PACKER_VCC_NET
.sym 121069 basesoc_uart_phy_tx_bitcount[0]
.sym 121071 basesoc_uart_phy_uart_clk_txen
.sym 121072 basesoc_uart_phy_tx_bitcount[0]
.sym 121073 basesoc_uart_phy_tx_busy
.sym 121074 $abc$35911$n3227
.sym 121075 basesoc_picorv323[4]
.sym 121076 $abc$35911$n4602
.sym 121077 $abc$35911$n4667
.sym 121087 $abc$35911$n2769
.sym 121088 $abc$35911$n6194
.sym 121095 $abc$35911$n4548
.sym 121096 $abc$35911$n4547_1
.sym 121097 basesoc_picorv323[2]
.sym 121099 $abc$35911$n4602
.sym 121100 $abc$35911$n4599
.sym 121101 basesoc_picorv323[4]
.sym 121102 $abc$35911$n4487
.sym 121103 $abc$35911$n2769
.sym 121104 basesoc_uart_phy_tx_bitcount[1]
.sym 121107 $abc$35911$n4604_1
.sym 121108 $abc$35911$n4601_1
.sym 121109 basesoc_picorv323[3]
.sym 121111 $abc$35911$n4604_1
.sym 121112 $abc$35911$n4603_1
.sym 121113 basesoc_picorv323[3]
.sym 121115 basesoc_picorv323[3]
.sym 121116 $abc$35911$n4519
.sym 121117 $abc$35911$n4603_1
.sym 121119 $abc$35911$n4601_1
.sym 121120 $abc$35911$n4600_1
.sym 121121 basesoc_picorv323[3]
.sym 121123 $abc$35911$n4550_1
.sym 121124 $abc$35911$n4548
.sym 121125 basesoc_picorv323[2]
.sym 121127 $abc$35911$n4558_1
.sym 121128 $abc$35911$n4555_1
.sym 121129 basesoc_picorv323[2]
.sym 121131 basesoc_picorv323[2]
.sym 121132 $abc$35911$n4519
.sym 121133 $abc$35911$n4557
.sym 121135 $abc$35911$n4503
.sym 121136 $abc$35911$n4501
.sym 121137 basesoc_picorv323[1]
.sym 121139 $abc$35911$n4508
.sym 121140 $abc$35911$n4504
.sym 121141 basesoc_picorv323[1]
.sym 121143 $abc$35911$n4554
.sym 121144 $abc$35911$n4551
.sym 121145 basesoc_picorv323[2]
.sym 121147 $abc$35911$n4555_1
.sym 121148 $abc$35911$n4554
.sym 121149 basesoc_picorv323[2]
.sym 121151 $abc$35911$n4546_1
.sym 121152 $abc$35911$n4553_1
.sym 121153 basesoc_picorv323[3]
.sym 121154 $abc$35911$n5446_1
.sym 121155 $abc$35911$n4556_1
.sym 121156 $abc$35911$n4553_1
.sym 121157 basesoc_picorv323[3]
.sym 121159 basesoc_picorv323[4]
.sym 121160 $abc$35911$n4632
.sym 121161 $abc$35911$n4667
.sym 121163 $abc$35911$n4558_1
.sym 121164 $abc$35911$n4557
.sym 121165 basesoc_picorv323[2]
.sym 121167 basesoc_picorv323[1]
.sym 121168 $abc$35911$n4518_1
.sym 121169 $abc$35911$n4519
.sym 121171 $abc$35911$n4512
.sym 121172 $abc$35911$n4511_1
.sym 121173 basesoc_picorv323[1]
.sym 121175 $abc$35911$n4630
.sym 121176 $abc$35911$n4633
.sym 121179 $abc$35911$n4510
.sym 121180 $abc$35911$n4507
.sym 121181 basesoc_picorv323[2]
.sym 121183 $abc$35911$n4515
.sym 121184 $abc$35911$n4512
.sym 121185 basesoc_picorv323[1]
.sym 121187 $abc$35911$n4511_1
.sym 121188 $abc$35911$n4509
.sym 121189 basesoc_picorv323[1]
.sym 121191 $abc$35911$n4519
.sym 121192 $abc$35911$n4517_1
.sym 121193 basesoc_picorv323[2]
.sym 121195 $abc$35911$n4519
.sym 121196 $abc$35911$n4518_1
.sym 121197 $abc$35911$n4520
.sym 121198 basesoc_picorv323[1]
.sym 121199 $abc$35911$n4517_1
.sym 121200 $abc$35911$n4514
.sym 121201 basesoc_picorv323[2]
.sym 121203 $abc$35911$n4514
.sym 121204 $abc$35911$n4510
.sym 121205 basesoc_picorv323[2]
.sym 121207 $abc$35911$n4519
.sym 121208 $abc$35911$n4581
.sym 121209 basesoc_picorv323[3]
.sym 121211 $abc$35911$n4581
.sym 121212 $abc$35911$n4580_1
.sym 121213 basesoc_picorv323[3]
.sym 121215 $abc$35911$n4516
.sym 121216 $abc$35911$n4515
.sym 121217 basesoc_picorv323[1]
.sym 121219 $abc$35911$n4520
.sym 121220 $abc$35911$n4516
.sym 121221 basesoc_picorv323[1]
.sym 121223 $abc$35911$n3813
.sym 121224 $abc$35911$n3421_1
.sym 121225 basesoc_picorv327[1]
.sym 121226 basesoc_picorv327[0]
.sym 121235 $abc$35911$n4104
.sym 121236 $abc$35911$n4112_1
.sym 121237 $abc$35911$n4109_1
.sym 121239 $abc$35911$n4108
.sym 121240 $abc$35911$n2998
.sym 121241 $abc$35911$n4105
.sym 121247 picorv32.mem_rdata_latched[21]
.sym 121251 picorv32.mem_wordsize[1]
.sym 121252 $abc$35911$n4106_1
.sym 121253 $abc$35911$n4107
.sym 121259 picorv32.instr_auipc
.sym 121260 picorv32.instr_lui
.sym 121261 picorv32.mem_rdata_q[17]
.sym 121262 $abc$35911$n3077
.sym 121263 picorv32.instr_auipc
.sym 121264 picorv32.instr_lui
.sym 121265 picorv32.mem_rdata_q[16]
.sym 121266 $abc$35911$n3077
.sym 121267 picorv32.mem_rdata_latched[21]
.sym 121271 picorv32.mem_rdata_q[23]
.sym 121272 $abc$35911$n2867_1
.sym 121273 $abc$35911$n3116_1
.sym 121275 slave_sel_r[1]
.sym 121276 spiflash_bus_dat_r[11]
.sym 121277 $abc$35911$n2837_1
.sym 121278 $abc$35911$n3823_1
.sym 121279 picorv32.mem_rdata_q[21]
.sym 121280 $abc$35911$n2867_1
.sym 121281 $abc$35911$n3073
.sym 121283 picorv32.instr_auipc
.sym 121284 picorv32.instr_lui
.sym 121285 picorv32.mem_rdata_q[23]
.sym 121286 $abc$35911$n3077
.sym 121287 picorv32.mem_rdata_q[22]
.sym 121288 $abc$35911$n2867_1
.sym 121289 $abc$35911$n3070_1
.sym 121291 picorv32.instr_auipc
.sym 121292 picorv32.instr_lui
.sym 121293 picorv32.mem_rdata_q[18]
.sym 121294 $abc$35911$n3077
.sym 121295 picorv32.instr_auipc
.sym 121296 picorv32.instr_lui
.sym 121297 picorv32.mem_rdata_q[15]
.sym 121298 $abc$35911$n3077
.sym 121299 picorv32.instr_auipc
.sym 121300 picorv32.instr_lui
.sym 121301 picorv32.mem_rdata_q[13]
.sym 121302 $abc$35911$n3077
.sym 121303 picorv32.instr_auipc
.sym 121304 picorv32.instr_lui
.sym 121305 picorv32.mem_rdata_q[24]
.sym 121306 $abc$35911$n3077
.sym 121307 picorv32.mem_rdata_latched[31]
.sym 121311 picorv32.mem_rdata_latched[31]
.sym 121315 picorv32.mem_rdata_latched[31]
.sym 121319 picorv32.mem_rdata_latched[31]
.sym 121323 picorv32.mem_rdata_latched[16]
.sym 121327 slave_sel_r[1]
.sym 121328 spiflash_bus_dat_r[10]
.sym 121329 $abc$35911$n2837_1
.sym 121330 $abc$35911$n3820
.sym 121331 picorv32.instr_auipc
.sym 121332 picorv32.instr_lui
.sym 121333 picorv32.mem_rdata_q[20]
.sym 121334 $abc$35911$n3077
.sym 121335 picorv32.mem_rdata_latched[15]
.sym 121339 picorv32.mem_rdata_latched[17]
.sym 121343 picorv32.mem_rdata_latched[18]
.sym 121347 picorv32.mem_rdata_latched[23]
.sym 121351 picorv32.mem_rdata_latched[15]
.sym 121355 picorv32.cpuregs_wrdata[8]
.sym 121359 slave_sel_r[1]
.sym 121360 spiflash_bus_dat_r[13]
.sym 121361 $abc$35911$n2837_1
.sym 121362 $abc$35911$n3445_1
.sym 121363 slave_sel_r[1]
.sym 121364 spiflash_bus_dat_r[12]
.sym 121365 $abc$35911$n2837_1
.sym 121366 $abc$35911$n3442
.sym 121367 picorv32.mem_rdata_latched[18]
.sym 121371 picorv32.mem_rdata_latched[17]
.sym 121375 picorv32.mem_rdata_q[15]
.sym 121376 $abc$35911$n2978_1
.sym 121377 $abc$35911$n2904
.sym 121379 picorv32.mem_rdata_latched[23]
.sym 121383 picorv32.mem_rdata_q[23]
.sym 121384 $abc$35911$n3436
.sym 121385 $abc$35911$n2904
.sym 121387 $abc$35911$n3972
.sym 121388 picorv32.latched_rd[1]
.sym 121389 picorv32.latched_rd[0]
.sym 121390 $abc$35911$n3970
.sym 121391 $abc$35911$n3413_1
.sym 121392 $abc$35911$n3418_1
.sym 121393 $abc$35911$n3423_1
.sym 121394 $abc$35911$n3432_1
.sym 121395 $abc$35911$n3735
.sym 121399 picorv32.mem_rdata_q[20]
.sym 121400 $abc$35911$n3430
.sym 121401 $abc$35911$n2904
.sym 121403 $abc$35911$n3978
.sym 121404 picorv32.latched_rd[4]
.sym 121407 $abc$35911$n3974
.sym 121408 picorv32.latched_rd[2]
.sym 121411 picorv32.mem_rdata_q[24]
.sym 121412 $abc$35911$n3421_1
.sym 121413 $abc$35911$n2904
.sym 121415 picorv32.decoded_rs2[2]
.sym 121416 picorv32.decoded_rs2[3]
.sym 121417 picorv32.decoded_rs2[4]
.sym 121418 picorv32.decoded_rs2[5]
.sym 121419 $abc$35911$n3974
.sym 121423 $abc$35911$n3047
.sym 121424 picorv32.decoded_rs2[5]
.sym 121425 picorv32.latched_rd[5]
.sym 121427 $abc$35911$n3976
.sym 121431 $abc$35911$n3978
.sym 121435 $abc$35911$n3976
.sym 121436 picorv32.latched_rd[3]
.sym 121437 $abc$35911$n3433
.sym 121439 picorv32.decoded_rs2[0]
.sym 121440 picorv32.decoded_rs2[1]
.sym 121441 $abc$35911$n3578
.sym 121443 $abc$35911$n3972
.sym 121447 $abc$35911$n727
.sym 121451 picorv32.mem_rdata_q[18]
.sym 121452 $abc$35911$n2994
.sym 121453 $abc$35911$n2904
.sym 121455 picorv32.mem_rdata_q[16]
.sym 121456 $abc$35911$n2998
.sym 121457 $abc$35911$n2904
.sym 121459 $abc$35911$n3970
.sym 121463 picorv32.cpuregs_wrdata[5]
.sym 121467 picorv32.mem_rdata_q[17]
.sym 121468 $abc$35911$n2974_1
.sym 121469 $abc$35911$n2904
.sym 121471 picorv32.mem_rdata_latched[16]
.sym 121475 $abc$35911$n727
.sym 121476 $abc$35911$n2866
.sym 121479 $abc$35911$n3986
.sym 121483 picorv32.decoded_rs1[2]
.sym 121484 picorv32.decoded_rs1[3]
.sym 121485 picorv32.decoded_rs1[4]
.sym 121486 picorv32.decoded_rs1[5]
.sym 121487 $abc$35911$n3990
.sym 121491 $abc$35911$n3997
.sym 121495 $abc$35911$n3795
.sym 121496 $abc$35911$n3047
.sym 121499 $abc$35911$n3988
.sym 121503 $abc$35911$n3047
.sym 121504 picorv32.decoded_rs1[5]
.sym 121507 $abc$35911$n3047
.sym 121508 picorv32.decoded_rs1[4]
.sym 121511 $abc$35911$n3988
.sym 121512 picorv32.latched_rd[3]
.sym 121513 picorv32.latched_rd[1]
.sym 121514 $abc$35911$n3984
.sym 121515 $abc$35911$n3047
.sym 121516 $abc$35911$n232
.sym 121519 picorv32.is_sb_sh_sw
.sym 121520 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 121521 picorv32.mem_rdata_q[8]
.sym 121523 $abc$35911$n2980
.sym 121524 $abc$35911$n2986
.sym 121525 $abc$35911$n2899_1
.sym 121526 $abc$35911$n2991
.sym 121527 picorv32.mem_rdata_q[8]
.sym 121528 $abc$35911$n3813
.sym 121529 $abc$35911$n2904
.sym 121531 $abc$35911$n2981_1
.sym 121532 picorv32.mem_rdata_latched[19]
.sym 121533 $abc$35911$n2987_1
.sym 121534 picorv32.latched_rd[4]
.sym 121535 $abc$35911$n3735
.sym 121539 $abc$35911$n3986
.sym 121540 picorv32.latched_rd[2]
.sym 121541 picorv32.latched_rd[0]
.sym 121542 $abc$35911$n3982
.sym 121563 picorv32.mem_rdata_latched[8]
.sym 121639 array_muxed0[14]
.sym 121640 array_muxed1[4]
.sym 121643 array_muxed0[14]
.sym 121644 array_muxed1[4]
.sym 121647 array_muxed0[14]
.sym 121648 array_muxed1[9]
.sym 121651 array_muxed0[14]
.sym 121652 array_muxed1[10]
.sym 121655 array_muxed2[1]
.sym 121656 array_muxed0[14]
.sym 121659 array_muxed0[14]
.sym 121660 array_muxed1[10]
.sym 121663 array_muxed0[14]
.sym 121664 array_muxed2[1]
.sym 121667 array_muxed0[14]
.sym 121668 array_muxed1[9]
.sym 121675 array_muxed0[14]
.sym 121676 array_muxed1[2]
.sym 121687 array_muxed0[14]
.sym 121688 array_muxed1[2]
.sym 121759 basesoc_uart_tx_fifo_consume[1]
.sym 121771 basesoc_uart_tx_fifo_do_read
.sym 121772 basesoc_uart_tx_fifo_consume[0]
.sym 121773 sys_rst
.sym 121775 basesoc_uart_tx_fifo_produce[1]
.sym 121791 spiflash_clk1
.sym 121792 csrbankarray_csrbank3_bitbang0_w[1]
.sym 121793 csrbankarray_csrbank3_bitbang_en0_w
.sym 121799 basesoc_picorv323[2]
.sym 121807 basesoc_picorv323[4]
.sym 121811 basesoc_picorv323[9]
.sym 121831 $abc$35911$n3245
.sym 121832 basesoc_uart_tx_fifo_level0[4]
.sym 121835 basesoc_uart_phy_sink_ready
.sym 121836 basesoc_uart_phy_sink_valid
.sym 121837 basesoc_uart_tx_fifo_level0[4]
.sym 121838 $abc$35911$n3245
.sym 121855 basesoc_uart_tx_fifo_do_read
.sym 121891 basesoc_picorv323[0]
.sym 121895 $abc$35911$n160
.sym 121899 sys_rst
.sym 121900 $abc$35911$n5873
.sym 121901 user_btn1
.sym 121903 sys_rst
.sym 121904 $abc$35911$n5887
.sym 121905 user_btn1
.sym 121907 $abc$35911$n168
.sym 121911 sys_rst
.sym 121912 $abc$35911$n5871
.sym 121913 user_btn1
.sym 121915 $abc$35911$n166
.sym 121923 $abc$35911$n158
.sym 121928 waittimer1_count[0]
.sym 121932 waittimer1_count[1]
.sym 121933 $PACKER_VCC_NET
.sym 121936 waittimer1_count[2]
.sym 121937 $PACKER_VCC_NET
.sym 121938 $auto$alumacc.cc:474:replace_alu$5990.C[2]
.sym 121940 waittimer1_count[3]
.sym 121941 $PACKER_VCC_NET
.sym 121942 $auto$alumacc.cc:474:replace_alu$5990.C[3]
.sym 121944 waittimer1_count[4]
.sym 121945 $PACKER_VCC_NET
.sym 121946 $auto$alumacc.cc:474:replace_alu$5990.C[4]
.sym 121948 waittimer1_count[5]
.sym 121949 $PACKER_VCC_NET
.sym 121950 $auto$alumacc.cc:474:replace_alu$5990.C[5]
.sym 121952 waittimer1_count[6]
.sym 121953 $PACKER_VCC_NET
.sym 121954 $auto$alumacc.cc:474:replace_alu$5990.C[6]
.sym 121956 waittimer1_count[7]
.sym 121957 $PACKER_VCC_NET
.sym 121958 $auto$alumacc.cc:474:replace_alu$5990.C[7]
.sym 121960 waittimer1_count[8]
.sym 121961 $PACKER_VCC_NET
.sym 121962 $auto$alumacc.cc:474:replace_alu$5990.C[8]
.sym 121964 waittimer1_count[9]
.sym 121965 $PACKER_VCC_NET
.sym 121966 $auto$alumacc.cc:474:replace_alu$5990.C[9]
.sym 121968 waittimer1_count[10]
.sym 121969 $PACKER_VCC_NET
.sym 121970 $auto$alumacc.cc:474:replace_alu$5990.C[10]
.sym 121972 waittimer1_count[11]
.sym 121973 $PACKER_VCC_NET
.sym 121974 $auto$alumacc.cc:474:replace_alu$5990.C[11]
.sym 121976 waittimer1_count[12]
.sym 121977 $PACKER_VCC_NET
.sym 121978 $auto$alumacc.cc:474:replace_alu$5990.C[12]
.sym 121980 waittimer1_count[13]
.sym 121981 $PACKER_VCC_NET
.sym 121982 $auto$alumacc.cc:474:replace_alu$5990.C[13]
.sym 121984 waittimer1_count[14]
.sym 121985 $PACKER_VCC_NET
.sym 121986 $auto$alumacc.cc:474:replace_alu$5990.C[14]
.sym 121988 waittimer1_count[15]
.sym 121989 $PACKER_VCC_NET
.sym 121990 $auto$alumacc.cc:474:replace_alu$5990.C[15]
.sym 121992 waittimer1_count[16]
.sym 121993 $PACKER_VCC_NET
.sym 121994 $auto$alumacc.cc:474:replace_alu$5990.C[16]
.sym 122031 waittimer0_count[1]
.sym 122032 user_btn0
.sym 122047 waittimer0_count[0]
.sym 122048 eventmanager_status_w[0]
.sym 122049 sys_rst
.sym 122050 user_btn0
.sym 122055 $abc$35911$n146
.sym 122059 waittimer0_count[0]
.sym 122060 waittimer0_count[1]
.sym 122061 waittimer0_count[2]
.sym 122062 $abc$35911$n156
.sym 122063 $abc$35911$n3318
.sym 122064 $abc$35911$n3322_1
.sym 122065 $abc$35911$n144
.sym 122066 $abc$35911$n146
.sym 122067 $abc$35911$n144
.sym 122071 sys_rst
.sym 122072 $abc$35911$n5906
.sym 122073 user_btn0
.sym 122075 eventmanager_status_w[0]
.sym 122076 sys_rst
.sym 122077 user_btn0
.sym 122083 $abc$35911$n3319
.sym 122084 $abc$35911$n3320
.sym 122085 $abc$35911$n3321
.sym 122087 $abc$35911$n4549_1
.sym 122088 $abc$35911$n4556_1
.sym 122089 basesoc_picorv323[3]
.sym 122090 basesoc_picorv323[4]
.sym 122091 user_btn0
.sym 122092 $abc$35911$n5916
.sym 122095 waittimer0_count[9]
.sym 122096 waittimer0_count[11]
.sym 122097 waittimer0_count[13]
.sym 122099 $abc$35911$n4553_1
.sym 122100 $abc$35911$n4549_1
.sym 122101 basesoc_picorv323[3]
.sym 122111 $abc$35911$n4551
.sym 122112 $abc$35911$n4550_1
.sym 122113 basesoc_picorv323[2]
.sym 122115 user_btn0
.sym 122116 $abc$35911$n5912
.sym 122119 sys_rst
.sym 122120 $abc$35911$n5908
.sym 122121 user_btn0
.sym 122123 sys_rst
.sym 122124 $abc$35911$n5918
.sym 122125 user_btn0
.sym 122127 sys_rst
.sym 122128 $abc$35911$n5926
.sym 122129 user_btn0
.sym 122135 $abc$35911$n4519
.sym 122136 $abc$35911$n4556_1
.sym 122137 basesoc_picorv323[3]
.sym 122139 $abc$35911$n4632
.sym 122140 $abc$35911$n4631
.sym 122141 basesoc_picorv323[4]
.sym 122142 $abc$35911$n4487
.sym 122143 $abc$35911$n156
.sym 122147 $abc$35911$n150
.sym 122187 $abc$35911$n204
.sym 122188 por_rst
.sym 122191 $abc$35911$n202
.sym 122192 sys_rst
.sym 122193 por_rst
.sym 122239 picorv32.instr_jal
.sym 122240 picorv32.decoded_imm_uj[4]
.sym 122241 $abc$35911$n3120
.sym 122243 $abc$35911$n2801
.sym 122244 $abc$35911$n2802_1
.sym 122245 $abc$35911$n2803
.sym 122247 picorv32.is_sb_sh_sw
.sym 122248 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122249 picorv32.mem_rdata_q[10]
.sym 122251 picorv32.mem_rdata_latched[14]
.sym 122259 picorv32.is_sb_sh_sw
.sym 122260 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122261 picorv32.mem_rdata_q[11]
.sym 122267 picorv32.mem_rdata_q[24]
.sym 122268 $abc$35911$n2867_1
.sym 122269 $abc$35911$n3121_1
.sym 122283 picorv32.mem_rdata_latched[10]
.sym 122287 picorv32.mem_rdata_q[11]
.sym 122288 $abc$35911$n3822
.sym 122289 $abc$35911$n2904
.sym 122291 picorv32.mem_rdata_latched[11]
.sym 122295 picorv32.is_sb_sh_sw
.sym 122296 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122297 picorv32.mem_rdata_q[9]
.sym 122303 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 122304 picorv32.is_sb_sh_sw
.sym 122305 $abc$35911$n2867_1
.sym 122307 picorv32.mem_rdata_q[10]
.sym 122308 $abc$35911$n3819
.sym 122309 $abc$35911$n2904
.sym 122311 picorv32.mem_rdata_latched[12]
.sym 122315 picorv32.mem_rdata_latched[10]
.sym 122319 picorv32.mem_rdata_latched[13]
.sym 122323 picorv32.mem_rdata_latched[20]
.sym 122327 picorv32.mem_rdata_q[7]
.sym 122328 picorv32.is_sb_sh_sw
.sym 122329 picorv32.instr_jal
.sym 122330 picorv32.decoded_imm_uj[0]
.sym 122331 $PACKER_GND_NET
.sym 122335 picorv32.mem_rdata_latched[24]
.sym 122339 picorv32.mem_rdata_latched[11]
.sym 122343 picorv32.mem_rdata_q[9]
.sym 122344 $abc$35911$n3816
.sym 122345 $abc$35911$n2904
.sym 122347 picorv32.mem_rdata_latched[20]
.sym 122351 picorv32.mem_rdata_q[14]
.sym 122352 $abc$35911$n3447
.sym 122353 $abc$35911$n2904
.sym 122355 picorv32.mem_rdata_q[13]
.sym 122356 $abc$35911$n3444_1
.sym 122357 $abc$35911$n2904
.sym 122359 picorv32.mem_rdata_latched[9]
.sym 122363 picorv32.mem_rdata_latched[24]
.sym 122367 picorv32.mem_rdata_q[12]
.sym 122368 $abc$35911$n3441
.sym 122369 $abc$35911$n2904
.sym 122371 picorv32.mem_rdata_latched[3]
.sym 122375 picorv32.mem_rdata_latched[13]
.sym 122379 $abc$35911$n727
.sym 122380 picorv32.instr_jalr
.sym 122383 picorv32.mem_rdata_latched[14]
.sym 122387 picorv32.mem_rdata_latched[12]
.sym 122391 picorv32.mem_rdata_latched[12]
.sym 122392 picorv32.mem_rdata_latched[13]
.sym 122393 picorv32.mem_rdata_latched[14]
.sym 122394 $abc$35911$n3459
.sym 122395 picorv32.instr_jalr
.sym 122396 picorv32.is_lb_lh_lw_lbu_lhu
.sym 122397 picorv32.is_alu_reg_imm
.sym 122399 picorv32.mem_rdata_latched[7]
.sym 122403 picorv32.mem_rdata_latched[4]
.sym 122407 $abc$35911$n3462
.sym 122408 $abc$35911$n3523
.sym 122411 picorv32.instr_jal
.sym 122412 picorv32.instr_auipc
.sym 122413 picorv32.instr_lui
.sym 122415 $abc$35911$n3462
.sym 122416 $abc$35911$n3453_1
.sym 122419 picorv32.mem_rdata_latched[4]
.sym 122420 picorv32.mem_rdata_latched[5]
.sym 122421 picorv32.mem_rdata_latched[6]
.sym 122423 picorv32.mem_rdata_latched[3]
.sym 122424 $abc$35911$n3452_1
.sym 122427 $abc$35911$n3452_1
.sym 122428 $abc$35911$n3459
.sym 122429 picorv32.mem_rdata_latched[2]
.sym 122430 picorv32.mem_rdata_latched[3]
.sym 122431 picorv32.mem_rdata_latched[6]
.sym 122432 picorv32.mem_rdata_latched[5]
.sym 122433 picorv32.mem_rdata_latched[4]
.sym 122435 $abc$35911$n3450
.sym 122436 $abc$35911$n2913_1
.sym 122439 $abc$35911$n3450
.sym 122440 $abc$35911$n3455
.sym 122443 $abc$35911$n3451
.sym 122444 picorv32.mem_rdata_latched[2]
.sym 122447 $abc$35911$n3462
.sym 122448 $abc$35911$n3455
.sym 122451 picorv32.mem_rdata_latched[8]
.sym 122455 picorv32.mem_rdata_latched[6]
.sym 122456 picorv32.mem_rdata_latched[5]
.sym 122457 picorv32.mem_rdata_latched[4]
.sym 122459 picorv32.mem_rdata_latched[6]
.sym 122460 picorv32.mem_rdata_latched[4]
.sym 122461 picorv32.mem_rdata_latched[5]
.sym 122462 $abc$35911$n3450
.sym 122463 picorv32.mem_rdata_latched[2]
.sym 122464 $abc$35911$n3451
.sym 122467 picorv32.mem_rdata_latched[9]
.sym 122499 $abc$35911$n3450
.sym 122500 $abc$35911$n3459
.sym 122599 spram_dataout00[14]
.sym 122600 spram_dataout10[14]
.sym 122601 array_muxed0[14]
.sym 122602 slave_sel_r[2]
.sym 122603 spram_dataout00[7]
.sym 122604 spram_dataout10[7]
.sym 122605 array_muxed0[14]
.sym 122606 slave_sel_r[2]
.sym 122607 array_muxed0[14]
.sym 122608 array_muxed1[15]
.sym 122611 spram_dataout00[8]
.sym 122612 spram_dataout10[8]
.sym 122613 array_muxed0[14]
.sym 122614 slave_sel_r[2]
.sym 122615 array_muxed0[14]
.sym 122616 array_muxed1[15]
.sym 122619 slave_sel[2]
.sym 122623 spram_dataout00[11]
.sym 122624 spram_dataout10[11]
.sym 122625 array_muxed0[14]
.sym 122626 slave_sel_r[2]
.sym 122627 array_muxed0[14]
.sym 122628 array_muxed1[3]
.sym 122631 array_muxed0[14]
.sym 122632 array_muxed1[5]
.sym 122635 array_muxed0[14]
.sym 122636 array_muxed1[7]
.sym 122639 basesoc_picorv327[16]
.sym 122640 $abc$35911$n3853_1
.sym 122641 $abc$35911$n3801
.sym 122643 array_muxed0[14]
.sym 122644 array_muxed1[1]
.sym 122647 array_muxed0[14]
.sym 122648 array_muxed1[3]
.sym 122651 array_muxed0[14]
.sym 122652 array_muxed1[1]
.sym 122655 array_muxed0[14]
.sym 122656 array_muxed1[7]
.sym 122659 array_muxed0[14]
.sym 122660 array_muxed1[5]
.sym 122679 array_muxed0[14]
.sym 122680 array_muxed1[13]
.sym 122687 array_muxed0[14]
.sym 122688 array_muxed1[13]
.sym 122739 sys_rst
.sym 122740 basesoc_uart_tx_fifo_wrport_we
.sym 122741 basesoc_uart_tx_fifo_level0[0]
.sym 122742 basesoc_uart_tx_fifo_do_read
.sym 122748 basesoc_uart_tx_fifo_level0[0]
.sym 122750 $PACKER_VCC_NET
.sym 122751 spiflash_i
.sym 122756 $PACKER_VCC_NET
.sym 122757 basesoc_uart_tx_fifo_level0[0]
.sym 122760 basesoc_uart_tx_fifo_level0[0]
.sym 122765 basesoc_uart_tx_fifo_level0[1]
.sym 122769 basesoc_uart_tx_fifo_level0[2]
.sym 122770 $auto$alumacc.cc:474:replace_alu$6029.C[2]
.sym 122773 basesoc_uart_tx_fifo_level0[3]
.sym 122774 $auto$alumacc.cc:474:replace_alu$6029.C[3]
.sym 122777 basesoc_uart_tx_fifo_level0[4]
.sym 122778 $auto$alumacc.cc:474:replace_alu$6029.C[4]
.sym 122779 $abc$35911$n6108
.sym 122780 $abc$35911$n6109
.sym 122781 basesoc_uart_tx_fifo_wrport_we
.sym 122783 $abc$35911$n6111
.sym 122784 $abc$35911$n6112
.sym 122785 basesoc_uart_tx_fifo_wrport_we
.sym 122787 $abc$35911$n6102
.sym 122788 $abc$35911$n6103
.sym 122789 basesoc_uart_tx_fifo_wrport_we
.sym 122792 basesoc_uart_tx_fifo_level0[0]
.sym 122796 basesoc_uart_tx_fifo_level0[1]
.sym 122797 $PACKER_VCC_NET
.sym 122800 basesoc_uart_tx_fifo_level0[2]
.sym 122801 $PACKER_VCC_NET
.sym 122802 $auto$alumacc.cc:474:replace_alu$5978.C[2]
.sym 122804 basesoc_uart_tx_fifo_level0[3]
.sym 122805 $PACKER_VCC_NET
.sym 122806 $auto$alumacc.cc:474:replace_alu$5978.C[3]
.sym 122808 basesoc_uart_tx_fifo_level0[4]
.sym 122809 $PACKER_VCC_NET
.sym 122810 $auto$alumacc.cc:474:replace_alu$5978.C[4]
.sym 122811 sys_rst
.sym 122812 basesoc_uart_tx_fifo_wrport_we
.sym 122813 basesoc_uart_tx_fifo_do_read
.sym 122815 basesoc_uart_tx_fifo_level0[0]
.sym 122816 basesoc_uart_tx_fifo_level0[1]
.sym 122817 basesoc_uart_tx_fifo_level0[2]
.sym 122818 basesoc_uart_tx_fifo_level0[3]
.sym 122819 $abc$35911$n6105
.sym 122820 $abc$35911$n6106
.sym 122821 basesoc_uart_tx_fifo_wrport_we
.sym 122827 spiflash_i
.sym 122855 basesoc_uart_phy_rx
.sym 122883 basesoc_uart_phy_rx
.sym 122884 basesoc_uart_phy_rx_r
.sym 122885 $abc$35911$n5085_1
.sym 122886 basesoc_uart_phy_rx_busy
.sym 122887 basesoc_uart_phy_rx
.sym 122888 $abc$35911$n3236
.sym 122889 $abc$35911$n3239
.sym 122890 basesoc_uart_phy_uart_clk_rxen
.sym 122891 waittimer1_count[1]
.sym 122892 user_btn1
.sym 122895 basesoc_uart_phy_rx
.sym 122896 basesoc_uart_phy_rx_r
.sym 122897 basesoc_uart_phy_uart_clk_rxen
.sym 122898 basesoc_uart_phy_rx_busy
.sym 122899 basesoc_uart_phy_rx_bitcount[0]
.sym 122900 basesoc_uart_phy_rx_busy
.sym 122901 $abc$35911$n3241
.sym 122902 sys_rst
.sym 122911 sys_rst
.sym 122912 $abc$35911$n3241
.sym 122919 user_btn1
.sym 122920 $abc$35911$n5867
.sym 122939 user_btn1
.sym 122940 $abc$35911$n5885
.sym 122983 user_btn0
.sym 122984 $abc$35911$n5898
.sym 122988 waittimer0_count[0]
.sym 122990 $PACKER_VCC_NET
.sym 122999 user_btn0
.sym 123000 $abc$35911$n5894
.sym 123016 waittimer0_count[0]
.sym 123020 waittimer0_count[1]
.sym 123021 $PACKER_VCC_NET
.sym 123024 waittimer0_count[2]
.sym 123025 $PACKER_VCC_NET
.sym 123026 $auto$alumacc.cc:474:replace_alu$5987.C[2]
.sym 123028 waittimer0_count[3]
.sym 123029 $PACKER_VCC_NET
.sym 123030 $auto$alumacc.cc:474:replace_alu$5987.C[3]
.sym 123032 waittimer0_count[4]
.sym 123033 $PACKER_VCC_NET
.sym 123034 $auto$alumacc.cc:474:replace_alu$5987.C[4]
.sym 123036 waittimer0_count[5]
.sym 123037 $PACKER_VCC_NET
.sym 123038 $auto$alumacc.cc:474:replace_alu$5987.C[5]
.sym 123040 waittimer0_count[6]
.sym 123041 $PACKER_VCC_NET
.sym 123042 $auto$alumacc.cc:474:replace_alu$5987.C[6]
.sym 123044 waittimer0_count[7]
.sym 123045 $PACKER_VCC_NET
.sym 123046 $auto$alumacc.cc:474:replace_alu$5987.C[7]
.sym 123048 waittimer0_count[8]
.sym 123049 $PACKER_VCC_NET
.sym 123050 $auto$alumacc.cc:474:replace_alu$5987.C[8]
.sym 123052 waittimer0_count[9]
.sym 123053 $PACKER_VCC_NET
.sym 123054 $auto$alumacc.cc:474:replace_alu$5987.C[9]
.sym 123056 waittimer0_count[10]
.sym 123057 $PACKER_VCC_NET
.sym 123058 $auto$alumacc.cc:474:replace_alu$5987.C[10]
.sym 123060 waittimer0_count[11]
.sym 123061 $PACKER_VCC_NET
.sym 123062 $auto$alumacc.cc:474:replace_alu$5987.C[11]
.sym 123064 waittimer0_count[12]
.sym 123065 $PACKER_VCC_NET
.sym 123066 $auto$alumacc.cc:474:replace_alu$5987.C[12]
.sym 123068 waittimer0_count[13]
.sym 123069 $PACKER_VCC_NET
.sym 123070 $auto$alumacc.cc:474:replace_alu$5987.C[13]
.sym 123072 waittimer0_count[14]
.sym 123073 $PACKER_VCC_NET
.sym 123074 $auto$alumacc.cc:474:replace_alu$5987.C[14]
.sym 123076 waittimer0_count[15]
.sym 123077 $PACKER_VCC_NET
.sym 123078 $auto$alumacc.cc:474:replace_alu$5987.C[15]
.sym 123080 waittimer0_count[16]
.sym 123081 $PACKER_VCC_NET
.sym 123082 $auto$alumacc.cc:474:replace_alu$5987.C[16]
.sym 123083 $abc$35911$n154
.sym 123087 sys_rst
.sym 123088 $abc$35911$n5922
.sym 123089 user_btn0
.sym 123091 $abc$35911$n148
.sym 123092 $abc$35911$n150
.sym 123093 $abc$35911$n152
.sym 123094 $abc$35911$n154
.sym 123095 sys_rst
.sym 123096 $abc$35911$n5914
.sym 123097 user_btn0
.sym 123099 $abc$35911$n148
.sym 123103 $abc$35911$n152
.sym 123107 sys_rst
.sym 123108 $abc$35911$n5924
.sym 123109 user_btn0
.sym 123143 $abc$35911$n202
.sym 123151 $abc$35911$n202
.sym 123152 $abc$35911$n204
.sym 123153 $abc$35911$n206
.sym 123154 $abc$35911$n208
.sym 123155 $abc$35911$n204
.sym 123160 reset_delay[0]
.sym 123162 $PACKER_VCC_NET
.sym 123163 por_rst
.sym 123164 $abc$35911$n6344
.sym 123175 $abc$35911$n210
.sym 123179 $abc$35911$n210
.sym 123180 $abc$35911$n212
.sym 123181 $abc$35911$n214
.sym 123182 $abc$35911$n216
.sym 123183 $abc$35911$n214
.sym 123187 por_rst
.sym 123188 $abc$35911$n6349
.sym 123191 por_rst
.sym 123192 $abc$35911$n6350
.sym 123195 sys_rst
.sym 123196 por_rst
.sym 123199 $abc$35911$n216
.sym 123203 por_rst
.sym 123204 $abc$35911$n6347
.sym 123207 por_rst
.sym 123208 $abc$35911$n6353
.sym 123215 por_rst
.sym 123216 $abc$35911$n6354
.sym 123219 $abc$35911$n218
.sym 123220 $abc$35911$n220
.sym 123221 $abc$35911$n222
.sym 123222 $abc$35911$n224
.sym 123231 $abc$35911$n222
.sym 123235 $abc$35911$n224
.sym 123275 $abc$35911$n2867_1
.sym 123276 picorv32.mem_rdata_q[20]
.sym 123277 $abc$35911$n3118
.sym 123395 $abc$35911$n3450
.sym 123396 $abc$35911$n3453_1
.sym 123559 spram_dataout00[1]
.sym 123560 spram_dataout10[1]
.sym 123561 array_muxed0[14]
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout00[6]
.sym 123564 spram_dataout10[6]
.sym 123565 array_muxed0[14]
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout00[2]
.sym 123568 spram_dataout10[2]
.sym 123569 array_muxed0[14]
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout00[3]
.sym 123572 spram_dataout10[3]
.sym 123573 array_muxed0[14]
.sym 123574 slave_sel_r[2]
.sym 123575 spram_dataout00[0]
.sym 123576 spram_dataout10[0]
.sym 123577 array_muxed0[14]
.sym 123578 slave_sel_r[2]
.sym 123579 spram_dataout00[5]
.sym 123580 spram_dataout10[5]
.sym 123581 array_muxed0[14]
.sym 123582 slave_sel_r[2]
.sym 123583 spram_dataout00[4]
.sym 123584 spram_dataout10[4]
.sym 123585 array_muxed0[14]
.sym 123586 slave_sel_r[2]
.sym 123587 spram_dataout00[15]
.sym 123588 spram_dataout10[15]
.sym 123589 array_muxed0[14]
.sym 123590 slave_sel_r[2]
.sym 123591 array_muxed0[14]
.sym 123592 array_muxed1[6]
.sym 123595 spram_dataout00[12]
.sym 123596 spram_dataout10[12]
.sym 123597 array_muxed0[14]
.sym 123598 slave_sel_r[2]
.sym 123599 spram_dataout00[10]
.sym 123600 spram_dataout10[10]
.sym 123601 array_muxed0[14]
.sym 123602 slave_sel_r[2]
.sym 123603 array_muxed0[14]
.sym 123604 array_muxed2[0]
.sym 123607 spram_dataout00[9]
.sym 123608 spram_dataout10[9]
.sym 123609 array_muxed0[14]
.sym 123610 slave_sel_r[2]
.sym 123611 array_muxed2[0]
.sym 123612 array_muxed0[14]
.sym 123615 spram_dataout00[13]
.sym 123616 spram_dataout10[13]
.sym 123617 array_muxed0[14]
.sym 123618 slave_sel_r[2]
.sym 123619 array_muxed0[14]
.sym 123620 array_muxed1[6]
.sym 123623 array_muxed0[14]
.sym 123624 array_muxed1[14]
.sym 123627 array_muxed0[14]
.sym 123628 array_muxed1[8]
.sym 123631 array_muxed0[14]
.sym 123632 array_muxed1[8]
.sym 123635 array_muxed0[14]
.sym 123636 array_muxed1[0]
.sym 123639 array_muxed0[14]
.sym 123640 array_muxed1[12]
.sym 123643 array_muxed0[14]
.sym 123644 array_muxed1[0]
.sym 123647 array_muxed0[14]
.sym 123648 array_muxed1[14]
.sym 123651 array_muxed0[14]
.sym 123652 array_muxed1[12]
.sym 123723 basesoc_uart_tx_fifo_level0[1]
.sym 123815 basesoc_uart_phy_rx_bitcount[1]
.sym 123816 basesoc_uart_phy_rx_busy
.sym 123848 basesoc_uart_phy_rx_bitcount[0]
.sym 123853 basesoc_uart_phy_rx_bitcount[1]
.sym 123857 basesoc_uart_phy_rx_bitcount[2]
.sym 123858 $auto$alumacc.cc:474:replace_alu$6041.C[2]
.sym 123861 basesoc_uart_phy_rx_bitcount[3]
.sym 123862 $auto$alumacc.cc:474:replace_alu$6041.C[3]
.sym 123863 basesoc_uart_phy_rx_busy
.sym 123864 $abc$35911$n6123
.sym 123867 basesoc_uart_phy_rx_busy
.sym 123868 $abc$35911$n6125
.sym 123871 basesoc_uart_phy_rx_bitcount[0]
.sym 123872 basesoc_uart_phy_rx_bitcount[1]
.sym 123873 basesoc_uart_phy_rx_bitcount[2]
.sym 123874 basesoc_uart_phy_rx_bitcount[3]
.sym 123875 basesoc_uart_phy_rx_bitcount[1]
.sym 123876 basesoc_uart_phy_rx_bitcount[2]
.sym 123877 basesoc_uart_phy_rx_bitcount[0]
.sym 123878 basesoc_uart_phy_rx_bitcount[3]
.sym 123883 basesoc_uart_phy_rx_busy
.sym 123884 $abc$35911$n6119
.sym 123904 $PACKER_VCC_NET
.sym 123905 basesoc_uart_phy_rx_bitcount[0]
.sym 123975 user_btn0
.sym 123976 $abc$35911$n5900
.sym 123987 waittimer0_count[3]
.sym 123988 waittimer0_count[4]
.sym 123989 waittimer0_count[5]
.sym 123990 waittimer0_count[8]
.sym 123999 user_btn0
.sym 124000 $abc$35911$n5904
.sym 124003 user_btn0
.sym 124004 $abc$35911$n5902
.sym 124011 user_btn0
.sym 124012 $abc$35911$n5920
.sym 124027 user_btn0
.sym 124028 $abc$35911$n5910
.sym 124107 por_rst
.sym 124108 $abc$35911$n6346
.sym 124111 por_rst
.sym 124112 $abc$35911$n6348
.sym 124119 $abc$35911$n208
.sym 124123 por_rst
.sym 124124 $abc$35911$n6345
.sym 124127 $abc$35911$n206
.sym 124131 $abc$35911$n212
.sym 124136 reset_delay[0]
.sym 124140 reset_delay[1]
.sym 124141 $PACKER_VCC_NET
.sym 124144 reset_delay[2]
.sym 124145 $PACKER_VCC_NET
.sym 124146 $auto$alumacc.cc:474:replace_alu$5975.C[2]
.sym 124148 reset_delay[3]
.sym 124149 $PACKER_VCC_NET
.sym 124150 $auto$alumacc.cc:474:replace_alu$5975.C[3]
.sym 124152 reset_delay[4]
.sym 124153 $PACKER_VCC_NET
.sym 124154 $auto$alumacc.cc:474:replace_alu$5975.C[4]
.sym 124156 reset_delay[5]
.sym 124157 $PACKER_VCC_NET
.sym 124158 $auto$alumacc.cc:474:replace_alu$5975.C[5]
.sym 124160 reset_delay[6]
.sym 124161 $PACKER_VCC_NET
.sym 124162 $auto$alumacc.cc:474:replace_alu$5975.C[6]
.sym 124164 reset_delay[7]
.sym 124165 $PACKER_VCC_NET
.sym 124166 $auto$alumacc.cc:474:replace_alu$5975.C[7]
.sym 124168 reset_delay[8]
.sym 124169 $PACKER_VCC_NET
.sym 124170 $auto$alumacc.cc:474:replace_alu$5975.C[8]
.sym 124172 reset_delay[9]
.sym 124173 $PACKER_VCC_NET
.sym 124174 $auto$alumacc.cc:474:replace_alu$5975.C[9]
.sym 124176 reset_delay[10]
.sym 124177 $PACKER_VCC_NET
.sym 124178 $auto$alumacc.cc:474:replace_alu$5975.C[10]
.sym 124180 reset_delay[11]
.sym 124181 $PACKER_VCC_NET
.sym 124182 $auto$alumacc.cc:474:replace_alu$5975.C[11]
.sym 124183 por_rst
.sym 124184 $abc$35911$n6352
.sym 124187 $abc$35911$n218
.sym 124191 por_rst
.sym 124192 $abc$35911$n6351
.sym 124195 $abc$35911$n220
