#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jul 13 23:06:35 2023
# Process ID: 3536
# Current directory: C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/Autoencoder/xsim_script.tcl}
# Log file: C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-943LB4O, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 4, Host memory: 17116 MB
#-----------------------------------------------------------
source xsim.dir/Autoencoder/xsim_script.tcl
# xsim {Autoencoder} -autoloadwcfg -tclbatch {Autoencoder.tcl}
Time resolution is 1 ps
source Autoencoder.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_master_gmem.v: Read request address                   16 exceed AXI master gmem array depth:          2
$finish called at time : 745 ns : File "C:/Users/Terence/Desktop/AccelAutoencoder/HLS/solution1/sim/verilog/AESL_axi_master_gmem.v" Line 687
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul 13 23:06:50 2023...
