{
  "family": "STM32L1",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "STM32L100": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "C_ADC",
              "base": "0x40012700"
            },
            {
              "name": "ADC",
              "base": "0x40012400",
              "irq": 18
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC Common status register"
            },
            "CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC common control register"
            }
          },
          "bits": {
            "CSR": {
              "ADONS1": {
                "bit": 6,
                "description": "ADON Status of ADC"
              },
              "OVR1": {
                "bit": 5,
                "description": "Overrun flag of ADC 1"
              },
              "STRT1": {
                "bit": 4,
                "description": "Regular channel Start flag of ADC\n              1"
              },
              "JSTRT1": {
                "bit": 3,
                "description": "Injected channel Start flag of ADC\n              1"
              },
              "JEOC1": {
                "bit": 2,
                "description": "Injected channel end of conversion of\n              ADC 1"
              },
              "EOC1": {
                "bit": 1,
                "description": "End of conversion of ADC 1"
              },
              "AWD1": {
                "bit": 0,
                "description": "Analog watchdog flag of ADC\n              1"
              }
            },
            "CCR": {
              "TSVREFE": {
                "bit": 23,
                "description": "Temperature sensor and VREFINT\n              enable"
              },
              "ADCPRE": {
                "bit": 16,
                "description": "ADC prescaler",
                "width": 2
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x40007C00"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "comparator control and status\n          register"
            }
          },
          "bits": {
            "CSR": {
              "TSUSP": {
                "bit": 31,
                "description": "Suspend Timer Mode"
              },
              "CAIF": {
                "bit": 30,
                "description": "Channel acquisition interrupt\n              flag"
              },
              "CAIE": {
                "bit": 29,
                "description": "Channel Acquisition Interrupt Enable /\n              Clear"
              },
              "RCH13": {
                "bit": 28,
                "description": "Select GPIO port PC3 as re-routed ADC\n              input channel CH13."
              },
              "FCH8": {
                "bit": 27,
                "description": "Select GPIO port PB0 as fast ADC input\n              channel CH8."
              },
              "FCH3": {
                "bit": 26,
                "description": "Select GPIO port PA3 as fast ADC input\n              channel CH3."
              },
              "OUTSEL": {
                "bit": 21,
                "description": "Comparator 2 output\n              selection",
                "width": 3
              },
              "INSEL": {
                "bit": 18,
                "description": "Inverted input selection",
                "width": 3
              },
              "WNDWE": {
                "bit": 17,
                "description": "Window mode enable"
              },
              "VREFOUTEN": {
                "bit": 16,
                "description": "VREFINT output enable"
              },
              "CMP2OUT": {
                "bit": 13,
                "description": "Comparator 2 output"
              },
              "SPEED": {
                "bit": 12,
                "description": "Comparator 2 speed mode"
              },
              "CMP1OUT": {
                "bit": 7,
                "description": "Comparator 1 output"
              },
              "SW1": {
                "bit": 5,
                "description": "SW1 analog switch enable"
              },
              "CMP1EN": {
                "bit": 4,
                "description": "Comparator 1 enable"
              },
              "PD400K": {
                "bit": 3,
                "description": "400 kO pull-down resistor"
              },
              "PD10K": {
                "bit": 2,
                "description": "10 kO pull-down resistor"
              },
              "PU400K": {
                "bit": 1,
                "description": "400 kO pull-up resistor"
              },
              "PU10K": {
                "bit": 0,
                "description": "10 kO pull-up resistor"
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            }
          },
          "bits": {
            "DR": {
              "Data_register": {
                "bit": 0,
                "description": "Data Register",
                "width": 32
              }
            },
            "IDR": {
              "Independent_data_register": {
                "bit": 0,
                "description": "Independent data register",
                "width": 7
              }
            },
            "CR": {
              "RESET": {
                "bit": 0,
                "description": "RESET"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400",
              "irq": 21
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SWTRIGR": {
              "offset": "0x04",
              "size": 32,
              "description": "software trigger register"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "channel1 12-bit right-aligned data holding\n          register"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel1 12-bit left aligned data holding\n          register"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "channel1 8-bit right aligned data holding\n          register"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "channel2 12-bit right aligned data holding\n          register"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "channel2 12-bit left aligned data holding\n          register"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "channel2 8-bit right-aligned data holding\n          register"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n          register"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n          register"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n          register"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "channel1 data output register"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "channel2 data output register"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            }
          },
          "bits": {
            "CR": {
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt\n              enable"
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable"
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL2": {
                "bit": 19,
                "description": "DAC channel2 trigger\n              selection",
                "width": 3
              },
              "TEN2": {
                "bit": 18,
                "description": "DAC channel2 trigger\n              enable"
              },
              "BOFF2": {
                "bit": 17,
                "description": "DAC channel2 output buffer\n              disable"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable"
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt\n              enable"
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable"
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude\n              selector",
                "width": 4
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave\n              generation enable",
                "width": 2
              },
              "TSEL1": {
                "bit": 3,
                "description": "DAC channel1 trigger\n              selection",
                "width": 3
              },
              "TEN1": {
                "bit": 2,
                "description": "DAC channel1 trigger\n              enable"
              },
              "BOFF1": {
                "bit": 1,
                "description": "DAC channel1 output buffer\n              disable"
              },
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable"
              }
            },
            "SWTRIGR": {
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software\n              trigger"
              },
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software\n              trigger"
              }
            },
            "DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DHR12RD": {
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned\n              data",
                "width": 12
              }
            },
            "DHR12LD": {
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned\n              data",
                "width": 12
              },
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned\n              data",
                "width": 12
              }
            },
            "DHR8RD": {
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned\n              data",
                "width": 8
              },
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned\n              data",
                "width": 8
              }
            },
            "DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "SR": {
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun\n              flag"
              },
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun\n              flag"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA",
              "base": "0x40026000"
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "interrupt status register"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt flag clear register"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "channel x memory address\n          register"
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "channel x configuration\n          register"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "channel x number of data\n          register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "channel x peripheral address\n          register"
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "channel x memory address\n          register"
            }
          },
          "bits": {
            "ISR": {
              "TEIF7": {
                "bit": 27,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF7": {
                "bit": 26,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF7": {
                "bit": 25,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF7": {
                "bit": 24,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF6": {
                "bit": 23,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF6": {
                "bit": 22,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF6": {
                "bit": 21,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF6": {
                "bit": 20,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF5": {
                "bit": 19,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF5": {
                "bit": 18,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF5": {
                "bit": 17,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF5": {
                "bit": 16,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF4": {
                "bit": 15,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF4": {
                "bit": 14,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF4": {
                "bit": 13,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF4": {
                "bit": 12,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF3": {
                "bit": 11,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF3": {
                "bit": 10,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF3": {
                "bit": 9,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF3": {
                "bit": 8,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF2": {
                "bit": 7,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF2": {
                "bit": 6,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF2": {
                "bit": 5,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF2": {
                "bit": 4,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              },
              "TEIF1": {
                "bit": 3,
                "description": "Channel x transfer error flag (x = 1\n              ..7)"
              },
              "HTIF1": {
                "bit": 2,
                "description": "Channel x half transfer flag (x = 1\n              ..7)"
              },
              "TCIF1": {
                "bit": 1,
                "description": "Channel x transfer complete flag (x = 1\n              ..7)"
              },
              "GIF1": {
                "bit": 0,
                "description": "Channel x global interrupt flag (x = 1\n              ..7)"
              }
            },
            "IFCR": {
              "CTEIF7": {
                "bit": 27,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF7": {
                "bit": 25,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF7": {
                "bit": 24,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF6": {
                "bit": 23,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF6": {
                "bit": 22,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF6": {
                "bit": 20,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF5": {
                "bit": 19,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF5": {
                "bit": 18,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF5": {
                "bit": 17,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF5": {
                "bit": 16,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF4": {
                "bit": 15,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF4": {
                "bit": 14,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF4": {
                "bit": 13,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF4": {
                "bit": 12,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF3": {
                "bit": 11,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF3": {
                "bit": 10,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF3": {
                "bit": 9,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF3": {
                "bit": 8,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF2": {
                "bit": 7,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF2": {
                "bit": 6,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF2": {
                "bit": 5,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF2": {
                "bit": 4,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              },
              "CTEIF1": {
                "bit": 3,
                "description": "Channel x transfer error clear (x = 1\n              ..7)"
              },
              "CHTIF1": {
                "bit": 2,
                "description": "Channel x half transfer clear (x = 1\n              ..7)"
              },
              "CTCIF1": {
                "bit": 1,
                "description": "Channel x transfer complete clear (x = 1\n              ..7)"
              },
              "CGIF1": {
                "bit": 0,
                "description": "Channel x global interrupt clear (x = 1\n              ..7)"
              }
            },
            "CCR1": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR2": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR3": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR4": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR5": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR6": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR6": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR6": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR6": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "CCR7": {
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode"
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size",
                "width": 2
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size",
                "width": 2
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode"
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode"
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode"
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction"
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt\n              enable"
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt\n              enable"
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt\n              enable"
              },
              "EN": {
                "bit": 0,
                "description": "Channel enable"
              }
            },
            "CNDTR7": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer",
                "width": 16
              }
            },
            "CPAR7": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address",
                "width": 32
              }
            },
            "CMAR7": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40010400",
              "irq": 2
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "IMR"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "EMR"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTSR"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "FTSR"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "SWIER"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "PR"
            }
          },
          "bits": {
            "IMR": {
              "MR": {
                "bit": 0,
                "description": "Interrupt mask on line x",
                "width": 23
              }
            },
            "EMR": {
              "MR": {
                "bit": 0,
                "description": "Event mask on line x",
                "width": 23
              }
            },
            "RTSR": {
              "TR": {
                "bit": 0,
                "description": "Rising edge trigger event configuration\n              bit of line x",
                "width": 23
              }
            },
            "FTSR": {
              "TR": {
                "bit": 0,
                "description": "Falling edge trigger event configuration\n              bit of line x",
                "width": 23
              }
            },
            "SWIER": {
              "SWIER": {
                "bit": 0,
                "description": "Software interrupt on line\n              x",
                "width": 23
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Pending bit",
                "width": 23
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "Flash",
              "base": "0x40023C00",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Access control register"
            },
            "PECR": {
              "offset": "0x04",
              "size": 32,
              "description": "Program/erase control register"
            },
            "PDKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Power down key register"
            },
            "PEKEYR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Program/erase key register"
            },
            "PRGKEYR": {
              "offset": "0x10",
              "size": 32,
              "description": "Program memory key register"
            },
            "OPTKEYR": {
              "offset": "0x14",
              "size": 32,
              "description": "Option byte key register"
            },
            "SR": {
              "offset": "0x18",
              "size": 32,
              "description": "Status register"
            },
            "OBR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Option byte register"
            },
            "WRPR1": {
              "offset": "0x20",
              "size": 32,
              "description": "Write protection register"
            },
            "WRPR2": {
              "offset": "0x80",
              "size": 32,
              "description": "Write protection register"
            },
            "WRPR3": {
              "offset": "0x84",
              "size": 32,
              "description": "Write protection register"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency"
              },
              "PRFTEN": {
                "bit": 1,
                "description": "Prefetch enable"
              },
              "ACC64": {
                "bit": 2,
                "description": "64-bit access"
              },
              "SLEEP_PD": {
                "bit": 3,
                "description": "Flash mode during Sleep"
              },
              "RUN_PD": {
                "bit": 4,
                "description": "Flash mode during Run"
              }
            },
            "PECR": {
              "PELOCK": {
                "bit": 0,
                "description": "FLASH_PECR and data EEPROM\n              lock"
              },
              "PRGLOCK": {
                "bit": 1,
                "description": "Program memory lock"
              },
              "OPTLOCK": {
                "bit": 2,
                "description": "Option bytes block lock"
              },
              "PROG": {
                "bit": 3,
                "description": "Program memory selection"
              },
              "DATA": {
                "bit": 4,
                "description": "Data EEPROM selection"
              },
              "FTDW": {
                "bit": 8,
                "description": "Fixed time data write for Byte, Half\n              Word and Word programming"
              },
              "ERASE": {
                "bit": 9,
                "description": "Page or Double Word erase\n              mode"
              },
              "FPRG": {
                "bit": 10,
                "description": "Half Page/Double Word programming\n              mode"
              },
              "PARALLELBANK": {
                "bit": 15,
                "description": "Parallel bank mode"
              },
              "EOPIE": {
                "bit": 16,
                "description": "End of programming interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 17,
                "description": "Error interrupt enable"
              },
              "OBL_LAUNCH": {
                "bit": 18,
                "description": "Launch the option byte\n              loading"
              }
            },
            "PDKEYR": {
              "PDKEYR": {
                "bit": 0,
                "description": "RUN_PD in FLASH_ACR key",
                "width": 32
              }
            },
            "PEKEYR": {
              "PEKEYR": {
                "bit": 0,
                "description": "FLASH_PEC and data EEPROM\n              key",
                "width": 32
              }
            },
            "PRGKEYR": {
              "PRGKEYR": {
                "bit": 0,
                "description": "Program memory key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Option byte key",
                "width": 32
              }
            },
            "SR": {
              "BSY": {
                "bit": 0,
                "description": "Write/erase operations in\n              progress"
              },
              "EOP": {
                "bit": 1,
                "description": "End of operation"
              },
              "ENDHV": {
                "bit": 2,
                "description": "End of high voltage"
              },
              "READY": {
                "bit": 3,
                "description": "Flash memory module ready after low\n              power mode"
              },
              "WRPERR": {
                "bit": 8,
                "description": "Write protected error"
              },
              "PGAERR": {
                "bit": 9,
                "description": "Programming alignment\n              error"
              },
              "SIZERR": {
                "bit": 10,
                "description": "Size error"
              },
              "OPTVERR": {
                "bit": 11,
                "description": "Option validity error"
              },
              "OPTVERRUSR": {
                "bit": 12,
                "description": "Option UserValidity Error"
              }
            },
            "OBR": {
              "RDPRT": {
                "bit": 0,
                "description": "Read protection",
                "width": 8
              },
              "BOR_LEV": {
                "bit": 16,
                "description": "BOR_LEV",
                "width": 4
              },
              "IWDG_SW": {
                "bit": 20,
                "description": "IWDG_SW"
              },
              "nRTS_STOP": {
                "bit": 21,
                "description": "nRTS_STOP"
              },
              "nRST_STDBY": {
                "bit": 22,
                "description": "nRST_STDBY"
              },
              "BFB2": {
                "bit": 23,
                "description": "Boot From Bank 2"
              }
            },
            "WRPR1": {
              "WRP1": {
                "bit": 0,
                "description": "Write protection",
                "width": 32
              }
            },
            "WRPR2": {
              "WRP2": {
                "bit": 0,
                "description": "WRP2",
                "width": 32
              }
            },
            "WRPR3": {
              "WRP3": {
                "bit": 0,
                "description": "WRP3",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x40020000"
            },
            {
              "name": "GPIOB",
              "base": "0x40020400"
            },
            {
              "name": "GPIOC",
              "base": "0x40020800"
            },
            {
              "name": "GPIOD",
              "base": "0x40020C00"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDER": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock\n          register"
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "AFRL"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            }
          },
          "bits": {
            "MODER": {
              "MODER15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "MODER0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "OTYPER": {
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y =\n              0..15)"
              },
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)"
              }
            },
            "OSPEEDER": {
              "OSPEEDR15": {
                "bit": 30,
                "description": "OSPEEDR15",
                "width": 2
              },
              "OSPEEDR14": {
                "bit": 28,
                "description": "OSPEEDR14",
                "width": 2
              },
              "OSPEEDR13": {
                "bit": 26,
                "description": "OSPEEDR13",
                "width": 2
              },
              "OSPEEDR12": {
                "bit": 24,
                "description": "OSPEEDR12",
                "width": 2
              },
              "OSPEEDR11": {
                "bit": 22,
                "description": "OSPEEDR11",
                "width": 2
              },
              "OSPEEDR10": {
                "bit": 20,
                "description": "OSPEEDR10",
                "width": 2
              },
              "OSPEEDR9": {
                "bit": 18,
                "description": "OSPEEDR9",
                "width": 2
              },
              "OSPEEDR8": {
                "bit": 16,
                "description": "OSPEEDR8",
                "width": 2
              },
              "OSPEEDR7": {
                "bit": 14,
                "description": "OSPEEDR7",
                "width": 2
              },
              "OSPEEDR6": {
                "bit": 12,
                "description": "OSPEEDR6",
                "width": 2
              },
              "OSPEEDR5": {
                "bit": 10,
                "description": "OSPEEDR5",
                "width": 2
              },
              "OSPEEDR4": {
                "bit": 8,
                "description": "OSPEEDR4",
                "width": 2
              },
              "OSPEEDR3": {
                "bit": 6,
                "description": "OSPEEDR3",
                "width": 2
              },
              "OSPEEDR2": {
                "bit": 4,
                "description": "OSPEEDR2",
                "width": 2
              },
              "OSPEEDR1": {
                "bit": 2,
                "description": "OSPEEDR1",
                "width": 2
              },
              "OSPEEDR0": {
                "bit": 0,
                "description": "OSPEEDR0",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPDR15": {
                "bit": 30,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR14": {
                "bit": 28,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR13": {
                "bit": 26,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR12": {
                "bit": 24,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR11": {
                "bit": 22,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR10": {
                "bit": 20,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR9": {
                "bit": 18,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR8": {
                "bit": 16,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR7": {
                "bit": 14,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR6": {
                "bit": 12,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR5": {
                "bit": 10,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR4": {
                "bit": 8,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR3": {
                "bit": 6,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR2": {
                "bit": 4,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR1": {
                "bit": 2,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              },
              "PUPDR0": {
                "bit": 0,
                "description": "Port x configuration bits (y =\n              0..15)",
                "width": 2
              }
            },
            "IDR": {
              "IDR15": {
                "bit": 15,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR14": {
                "bit": 14,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR13": {
                "bit": 13,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR12": {
                "bit": 12,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR11": {
                "bit": 11,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR10": {
                "bit": 10,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR9": {
                "bit": 9,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR8": {
                "bit": 8,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR7": {
                "bit": 7,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR6": {
                "bit": 6,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR5": {
                "bit": 5,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR4": {
                "bit": 4,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR3": {
                "bit": 3,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR2": {
                "bit": 2,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR1": {
                "bit": 1,
                "description": "Port input data (y =\n              0..15)"
              },
              "IDR0": {
                "bit": 0,
                "description": "Port input data (y =\n              0..15)"
              }
            },
            "ODR": {
              "ODR15": {
                "bit": 15,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR14": {
                "bit": 14,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR13": {
                "bit": 13,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR12": {
                "bit": 12,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR11": {
                "bit": 11,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR10": {
                "bit": 10,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR9": {
                "bit": 9,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR8": {
                "bit": 8,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR7": {
                "bit": 7,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR6": {
                "bit": 6,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR5": {
                "bit": 5,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR4": {
                "bit": 4,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR3": {
                "bit": 3,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR2": {
                "bit": 2,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR1": {
                "bit": 1,
                "description": "Port output data (y =\n              0..15)"
              },
              "ODR0": {
                "bit": 0,
                "description": "Port output data (y =\n              0..15)"
              }
            },
            "BSRR": {
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y =\n              0..15)"
              },
              "BR0": {
                "bit": 16,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y=\n              0..15)"
              },
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y=\n              0..15)"
              }
            },
            "LCKR": {
              "LCKK": {
                "bit": 16,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y=\n              0..15)"
              },
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y=\n              0..15)"
              }
            },
            "AFRL": {
              "AFRL7": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL6": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL5": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL4": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL3": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL2": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL1": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              },
              "AFRL0": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 0..7)",
                "width": 4
              }
            },
            "AFRH": {
              "AFRH15": {
                "bit": 28,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH14": {
                "bit": 24,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH13": {
                "bit": 20,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH12": {
                "bit": 16,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH11": {
                "bit": 12,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH10": {
                "bit": 8,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH9": {
                "bit": 4,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              },
              "AFRH8": {
                "bit": 0,
                "description": "Alternate function selection for port x\n              bit y (y = 8..15)",
                "width": 4
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "CR1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "CR2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "OAR1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "OAR2"
            },
            "DR": {
              "offset": "0x10",
              "size": 32,
              "description": "DR"
            },
            "SR1": {
              "offset": "0x14",
              "size": 32,
              "description": "SR1"
            },
            "SR2": {
              "offset": "0x18",
              "size": 32,
              "description": "SR2"
            },
            "CCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "CCR"
            },
            "TRISE": {
              "offset": "0x20",
              "size": 32,
              "description": "TRISE"
            }
          },
          "bits": {
            "CR1": {
              "SWRST": {
                "bit": 15,
                "description": "Software reset"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "PEC": {
                "bit": 12,
                "description": "Packet error checking"
              },
              "POS": {
                "bit": 11,
                "description": "Acknowledge/PEC Position (for data\n              reception)"
              },
              "ACK": {
                "bit": 10,
                "description": "Acknowledge enable"
              },
              "STOP": {
                "bit": 9,
                "description": "Stop generation"
              },
              "START": {
                "bit": 8,
                "description": "Start generation"
              },
              "NOSTRETCH": {
                "bit": 7,
                "description": "Clock stretching disable (Slave\n              mode)"
              },
              "ENGC": {
                "bit": 6,
                "description": "General call enable"
              },
              "ENPEC": {
                "bit": 5,
                "description": "PEC enable"
              },
              "ENARP": {
                "bit": 4,
                "description": "ARP enable"
              },
              "SMBTYPE": {
                "bit": 3,
                "description": "SMBus type"
              },
              "SMBUS": {
                "bit": 1,
                "description": "SMBus mode"
              },
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              }
            },
            "CR2": {
              "LAST": {
                "bit": 12,
                "description": "DMA last transfer"
              },
              "DMAEN": {
                "bit": 11,
                "description": "DMA requests enable"
              },
              "ITBUFEN": {
                "bit": 10,
                "description": "Buffer interrupt enable"
              },
              "ITEVTEN": {
                "bit": 9,
                "description": "Event interrupt enable"
              },
              "ITERREN": {
                "bit": 8,
                "description": "Error interrupt enable"
              },
              "FREQ": {
                "bit": 0,
                "description": "Peripheral clock frequency",
                "width": 6
              }
            },
            "OAR1": {
              "ADDMODE": {
                "bit": 15,
                "description": "ADDMODE"
              },
              "ADD_8_9": {
                "bit": 8,
                "description": "Interface address",
                "width": 2
              },
              "ADD_1_7": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ADD_0": {
                "bit": 0,
                "description": "Interface address"
              }
            },
            "OAR2": {
              "ADD2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "ENDUAL": {
                "bit": 0,
                "description": "Dual addressing mode\n              enable"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "-bit data register",
                "width": 8
              }
            },
            "SR1": {
              "SMBALERT": {
                "bit": 15,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 14,
                "description": "Timeout or Tlow error"
              },
              "PECERR": {
                "bit": 12,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 11,
                "description": "Overrun/Underrun"
              },
              "AF": {
                "bit": 10,
                "description": "Acknowledge failure"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost (master\n              mode)"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TxE": {
                "bit": 7,
                "description": "Data register empty\n              (transmitters)"
              },
              "RxNE": {
                "bit": 6,
                "description": "Data register not empty\n              (receivers)"
              },
              "STOPF": {
                "bit": 4,
                "description": "Stop detection (slave\n              mode)"
              },
              "ADD10": {
                "bit": 3,
                "description": "10-bit header sent (Master\n              mode)"
              },
              "BTF": {
                "bit": 2,
                "description": "Byte transfer finished"
              },
              "ADDR": {
                "bit": 1,
                "description": "Address sent (master mode)/matched\n              (slave mode)"
              },
              "SB": {
                "bit": 0,
                "description": "Start bit (Master mode)"
              }
            },
            "SR2": {
              "PEC": {
                "bit": 8,
                "description": "acket error checking\n              register",
                "width": 8
              },
              "DUALF": {
                "bit": 7,
                "description": "Dual flag (Slave mode)"
              },
              "SMBHOST": {
                "bit": 6,
                "description": "SMBus host header (Slave\n              mode)"
              },
              "SMBDEFAULT": {
                "bit": 5,
                "description": "SMBus device default address (Slave\n              mode)"
              },
              "GENCALL": {
                "bit": 4,
                "description": "General call address (Slave\n              mode)"
              },
              "TRA": {
                "bit": 2,
                "description": "Transmitter/receiver"
              },
              "BUSY": {
                "bit": 1,
                "description": "Bus busy"
              },
              "MSL": {
                "bit": 0,
                "description": "Master/slave"
              }
            },
            "CCR": {
              "F_S": {
                "bit": 15,
                "description": "I2C master mode selection"
              },
              "DUTY": {
                "bit": 14,
                "description": "Fast mode duty cycle"
              },
              "CCR": {
                "bit": 0,
                "description": "Clock control register in Fast/Standard\n              mode (Master mode)",
                "width": 12
              }
            },
            "TRISE": {
              "TRISE": {
                "bit": 0,
                "description": "Maximum rise time in Fast/Standard mode\n              (Master mode)",
                "width": 6
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read\n              0000h)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              }
            }
          }
        },
        "LCD": {
          "instances": [
            {
              "name": "LCD",
              "base": "0x40002400",
              "irq": 24
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "FCR": {
              "offset": "0x04",
              "size": 32,
              "description": "frame control register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "CLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "clear register"
            },
            "RAM_COM0": {
              "offset": "0x14",
              "size": 32,
              "description": "display memory"
            },
            "RAM_COM1": {
              "offset": "0x1C",
              "size": 32,
              "description": "display memory"
            },
            "RAM_COM2": {
              "offset": "0x24",
              "size": 32,
              "description": "display memory"
            },
            "RAM_COM3": {
              "offset": "0x2C",
              "size": 32,
              "description": "display memory"
            },
            "RAM_COM4": {
              "offset": "0x34",
              "size": 32,
              "description": "display memory"
            },
            "RAM_COM5": {
              "offset": "0x3C",
              "size": 32,
              "description": "display memory"
            },
            "RAM_COM6": {
              "offset": "0x44",
              "size": 32,
              "description": "display memory"
            },
            "RAM_COM7": {
              "offset": "0x4C",
              "size": 32,
              "description": "display memory"
            }
          },
          "bits": {
            "CR": {
              "MUX_SEG": {
                "bit": 7,
                "description": "Mux segment enable"
              },
              "BIAS": {
                "bit": 5,
                "description": "Bias selector",
                "width": 2
              },
              "DUTY": {
                "bit": 2,
                "description": "Duty selection",
                "width": 3
              },
              "VSEL": {
                "bit": 1,
                "description": "Voltage source selection"
              },
              "LCDEN": {
                "bit": 0,
                "description": "LCD controller enable"
              }
            },
            "FCR": {
              "PS": {
                "bit": 22,
                "description": "PS 16-bit prescaler",
                "width": 4
              },
              "DIV": {
                "bit": 18,
                "description": "DIV clock divider",
                "width": 4
              },
              "BLINK": {
                "bit": 16,
                "description": "Blink mode selection",
                "width": 2
              },
              "BLINKF": {
                "bit": 13,
                "description": "Blink frequency selection",
                "width": 3
              },
              "CC": {
                "bit": 10,
                "description": "Contrast control",
                "width": 3
              },
              "DEAD": {
                "bit": 7,
                "description": "Dead time duration",
                "width": 3
              },
              "PON": {
                "bit": 4,
                "description": "Pulse ON duration",
                "width": 3
              },
              "UDDIE": {
                "bit": 3,
                "description": "Update display done interrupt\n              enable"
              },
              "SOFIE": {
                "bit": 1,
                "description": "Start of frame interrupt\n              enable"
              },
              "HD": {
                "bit": 0,
                "description": "High drive enable"
              }
            },
            "SR": {
              "FCRSF": {
                "bit": 5,
                "description": "LCD Frame Control Register\n              Synchronization flag"
              },
              "RDY": {
                "bit": 4,
                "description": "Ready flag"
              },
              "UDD": {
                "bit": 3,
                "description": "Update Display Done"
              },
              "UDR": {
                "bit": 2,
                "description": "Update display request"
              },
              "SOF": {
                "bit": 1,
                "description": "Start of frame flag"
              },
              "ENS": {
                "bit": 0,
                "description": "LCD enabled status"
              }
            },
            "CLR": {
              "UDDC": {
                "bit": 3,
                "description": "Update display done clear"
              },
              "SOFC": {
                "bit": 1,
                "description": "Start of frame flag clear"
              }
            },
            "RAM_COM0": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            },
            "RAM_COM1": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            },
            "RAM_COM2": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            },
            "RAM_COM3": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            },
            "RAM_COM4": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            },
            "RAM_COM5": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            },
            "RAM_COM6": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            },
            "RAM_COM7": {
              "S31": {
                "bit": 31,
                "description": "S31"
              },
              "S30": {
                "bit": 30,
                "description": "S30"
              },
              "S29": {
                "bit": 29,
                "description": "S29"
              },
              "S28": {
                "bit": 28,
                "description": "S28"
              },
              "S27": {
                "bit": 27,
                "description": "S27"
              },
              "S26": {
                "bit": 26,
                "description": "S26"
              },
              "S25": {
                "bit": 25,
                "description": "S25"
              },
              "S24": {
                "bit": 24,
                "description": "S24"
              },
              "S23": {
                "bit": 23,
                "description": "S23"
              },
              "S22": {
                "bit": 22,
                "description": "S22"
              },
              "S21": {
                "bit": 21,
                "description": "S21"
              },
              "S20": {
                "bit": 20,
                "description": "S20"
              },
              "S19": {
                "bit": 19,
                "description": "S19"
              },
              "S18": {
                "bit": 18,
                "description": "S18"
              },
              "S17": {
                "bit": 17,
                "description": "S17"
              },
              "S16": {
                "bit": 16,
                "description": "S16"
              },
              "S15": {
                "bit": 15,
                "description": "S15"
              },
              "S14": {
                "bit": 14,
                "description": "S14"
              },
              "S13": {
                "bit": 13,
                "description": "S13"
              },
              "S12": {
                "bit": 12,
                "description": "S12"
              },
              "S11": {
                "bit": 11,
                "description": "S11"
              },
              "S10": {
                "bit": 10,
                "description": "S10"
              },
              "S09": {
                "bit": 9,
                "description": "S09"
              },
              "S08": {
                "bit": 8,
                "description": "S08"
              },
              "S07": {
                "bit": 7,
                "description": "S07"
              },
              "S06": {
                "bit": 6,
                "description": "S06"
              },
              "S05": {
                "bit": 5,
                "description": "S05"
              },
              "S04": {
                "bit": 4,
                "description": "S04"
              },
              "S03": {
                "bit": 3,
                "description": "S03"
              },
              "S02": {
                "bit": 2,
                "description": "S02"
              },
              "S01": {
                "bit": 1,
                "description": "S01"
              },
              "S00": {
                "bit": 0,
                "description": "S00"
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000",
              "irq": 1
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "power control/status register"
            }
          },
          "bits": {
            "CR": {
              "LPRUN": {
                "bit": 14,
                "description": "Low power run mode"
              },
              "VOS": {
                "bit": 11,
                "description": "Voltage scaling range\n              selection",
                "width": 2
              },
              "FWU": {
                "bit": 10,
                "description": "Fast wakeup"
              },
              "ULP": {
                "bit": 9,
                "description": "Ultralow power mode"
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write\n              protection"
              },
              "PLS": {
                "bit": 5,
                "description": "PVD level selection",
                "width": 3
              },
              "PVDE": {
                "bit": 4,
                "description": "Power voltage detector\n              enable"
              },
              "CSBF": {
                "bit": 3,
                "description": "Clear standby flag"
              },
              "CWUF": {
                "bit": 2,
                "description": "Clear wakeup flag"
              },
              "PDDS": {
                "bit": 1,
                "description": "Power down deepsleep"
              },
              "LPSDSR": {
                "bit": 0,
                "description": "Low-power deep sleep"
              }
            },
            "CSR": {
              "EWUP3": {
                "bit": 10,
                "description": "Enable WKUP pin 3"
              },
              "EWUP2": {
                "bit": 9,
                "description": "Enable WKUP pin 2"
              },
              "EWUP1": {
                "bit": 8,
                "description": "Enable WKUP pin 1"
              },
              "REGLPF": {
                "bit": 5,
                "description": "Regulator LP flag"
              },
              "VOSF": {
                "bit": 4,
                "description": "Voltage Scaling select\n              flag"
              },
              "VREFINTRDYF": {
                "bit": 3,
                "description": "Internal voltage reference (VREFINT)\n              ready flag"
              },
              "PVDO": {
                "bit": 2,
                "description": "PVD output"
              },
              "SBF": {
                "bit": 1,
                "description": "Standby flag"
              },
              "WUF": {
                "bit": 0,
                "description": "Wakeup flag"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40023800",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "ICSCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Internal clock sources calibration\n          register"
            },
            "CFGR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock configuration register"
            },
            "CIR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clock interrupt register"
            },
            "AHBRSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "AHB peripheral reset register"
            },
            "APB2RSTR": {
              "offset": "0x14",
              "size": 32,
              "description": "APB2 peripheral reset register"
            },
            "APB1RSTR": {
              "offset": "0x18",
              "size": 32,
              "description": "APB1 peripheral reset register"
            },
            "AHBENR": {
              "offset": "0x1C",
              "size": 32,
              "description": "AHB peripheral clock enable\n          register"
            },
            "APB2ENR": {
              "offset": "0x20",
              "size": 32,
              "description": "APB2 peripheral clock enable\n          register"
            },
            "APB1ENR": {
              "offset": "0x24",
              "size": 32,
              "description": "APB1 peripheral clock enable\n          register"
            },
            "AHBLPENR": {
              "offset": "0x28",
              "size": 32,
              "description": "AHB peripheral clock enable in low power\n          mode register"
            },
            "APB2LPENR": {
              "offset": "0x2C",
              "size": 32,
              "description": "APB2 peripheral clock enable in low power\n          mode register"
            },
            "APB1LPENR": {
              "offset": "0x30",
              "size": 32,
              "description": "APB1 peripheral clock enable in low power\n          mode register"
            },
            "CSR": {
              "offset": "0x34",
              "size": 32,
              "description": "Control/status register"
            }
          },
          "bits": {
            "CR": {
              "RTCPRE1": {
                "bit": 30,
                "description": "TC/LCD prescaler"
              },
              "RTCPRE0": {
                "bit": 29,
                "description": "RTCPRE0"
              },
              "CSSON": {
                "bit": 28,
                "description": "Clock security system\n              enable"
              },
              "PLLRDY": {
                "bit": 25,
                "description": "PLL clock ready flag"
              },
              "PLLON": {
                "bit": 24,
                "description": "PLL enable"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE clock bypass"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable"
              },
              "MSIRDY": {
                "bit": 9,
                "description": "MSI clock ready flag"
              },
              "MSION": {
                "bit": 8,
                "description": "MSI clock enable"
              },
              "HSIRDY": {
                "bit": 1,
                "description": "Internal high-speed clock ready\n              flag"
              },
              "HSION": {
                "bit": 0,
                "description": "Internal high-speed clock\n              enable"
              }
            },
            "ICSCR": {
              "MSITRIM": {
                "bit": 24,
                "description": "MSI clock trimming",
                "width": 8
              },
              "MSICAL": {
                "bit": 16,
                "description": "MSI clock calibration",
                "width": 8
              },
              "MSIRANGE": {
                "bit": 13,
                "description": "MSI clock ranges",
                "width": 3
              },
              "HSITRIM": {
                "bit": 8,
                "description": "High speed internal clock\n              trimming",
                "width": 5
              },
              "HSICAL": {
                "bit": 0,
                "description": "nternal high speed clock\n              calibration",
                "width": 8
              }
            },
            "CFGR": {
              "MCOPRE": {
                "bit": 28,
                "description": "Microcontroller clock output\n              prescaler",
                "width": 3
              },
              "MCOSEL": {
                "bit": 24,
                "description": "Microcontroller clock output\n              selection",
                "width": 3
              },
              "PLLDIV": {
                "bit": 22,
                "description": "PLL output division",
                "width": 2
              },
              "PLLMUL": {
                "bit": 18,
                "description": "PLL multiplication factor",
                "width": 4
              },
              "PLLSRC": {
                "bit": 16,
                "description": "PLL entry clock source"
              },
              "PPRE2": {
                "bit": 11,
                "description": "APB high-speed prescaler\n              (APB2)",
                "width": 3
              },
              "PPRE1": {
                "bit": 8,
                "description": "APB low-speed prescaler\n              (APB1)",
                "width": 3
              },
              "HPRE": {
                "bit": 4,
                "description": "AHB prescaler",
                "width": 4
              },
              "SWS": {
                "bit": 2,
                "description": "System clock switch status",
                "width": 2
              },
              "SW": {
                "bit": 0,
                "description": "System clock switch",
                "width": 2
              }
            },
            "CIR": {
              "CSSC": {
                "bit": 23,
                "description": "Clock security system interrupt\n              clear"
              },
              "MSIRDYC": {
                "bit": 21,
                "description": "MSI ready interrupt clear"
              },
              "PLLRDYC": {
                "bit": 20,
                "description": "PLL ready interrupt clear"
              },
              "HSERDYC": {
                "bit": 19,
                "description": "HSE ready interrupt clear"
              },
              "HSIRDYC": {
                "bit": 18,
                "description": "HSI ready interrupt clear"
              },
              "LSERDYC": {
                "bit": 17,
                "description": "LSE ready interrupt clear"
              },
              "LSIRDYC": {
                "bit": 16,
                "description": "LSI ready interrupt clear"
              },
              "MSIRDYIE": {
                "bit": 13,
                "description": "MSI ready interrupt enable"
              },
              "PLLRDYIE": {
                "bit": 12,
                "description": "PLL ready interrupt enable"
              },
              "HSERDYIE": {
                "bit": 11,
                "description": "HSE ready interrupt enable"
              },
              "HSIRDYIE": {
                "bit": 10,
                "description": "HSI ready interrupt enable"
              },
              "LSERDYIE": {
                "bit": 9,
                "description": "LSE ready interrupt enable"
              },
              "LSIRDYIE": {
                "bit": 8,
                "description": "LSI ready interrupt enable"
              },
              "CSSF": {
                "bit": 7,
                "description": "Clock security system interrupt\n              flag"
              },
              "MSIRDYF": {
                "bit": 5,
                "description": "MSI ready interrupt flag"
              },
              "PLLRDYF": {
                "bit": 4,
                "description": "PLL ready interrupt flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE ready interrupt flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI ready interrupt flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag"
              },
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag"
              }
            },
            "AHBRSTR": {
              "DMARST": {
                "bit": 24,
                "description": "DMA1 reset"
              },
              "FLITFRST": {
                "bit": 15,
                "description": "FLITF reset"
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset"
              },
              "GPIODRST": {
                "bit": 3,
                "description": "IO port D reset"
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "IO port C reset"
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "IO port B reset"
              },
              "GPIOARST": {
                "bit": 0,
                "description": "IO port A reset"
              }
            },
            "APB2RSTR": {
              "USART1RST": {
                "bit": 14,
                "description": "USART1RST"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI1RST"
              },
              "ADC1RST": {
                "bit": 9,
                "description": "ADC1RST"
              },
              "TM11RST": {
                "bit": 4,
                "description": "TM11RST"
              },
              "TM10RST": {
                "bit": 3,
                "description": "TM10RST"
              },
              "TIM9RST": {
                "bit": 2,
                "description": "TIM9RST"
              },
              "SYSCFGRST": {
                "bit": 0,
                "description": "SYSCFGRST"
              }
            },
            "APB1RSTR": {
              "COMPRST": {
                "bit": 31,
                "description": "COMP interface reset"
              },
              "DACRST": {
                "bit": 29,
                "description": "DAC interface reset"
              },
              "PWRRST": {
                "bit": 28,
                "description": "Power interface reset"
              },
              "USBRST": {
                "bit": 23,
                "description": "USB reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C 2 reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C 1 reset"
              },
              "USART3RST": {
                "bit": 18,
                "description": "USART 3 reset"
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART 2 reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI 2 reset"
              },
              "WWDRST": {
                "bit": 11,
                "description": "Window watchdog reset"
              },
              "LCDRST": {
                "bit": 9,
                "description": "LCD reset"
              },
              "TIM7RST": {
                "bit": 5,
                "description": "Timer 7 reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "Timer 6reset"
              },
              "TIM4RST": {
                "bit": 2,
                "description": "Timer 4 reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "Timer 3 reset"
              },
              "TIM2RST": {
                "bit": 0,
                "description": "Timer 2 reset"
              }
            },
            "AHBENR": {
              "DMAEN": {
                "bit": 24,
                "description": "DMA1 clock enable"
              },
              "FLITFEN": {
                "bit": 15,
                "description": "FLITF clock enable"
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable"
              },
              "GPIOPDEN": {
                "bit": 3,
                "description": "IO port D clock enable"
              },
              "GPIOPCEN": {
                "bit": 2,
                "description": "IO port C clock enable"
              },
              "GPIOPBEN": {
                "bit": 1,
                "description": "IO port B clock enable"
              },
              "GPIOPAEN": {
                "bit": 0,
                "description": "IO port A clock enable"
              }
            },
            "APB2ENR": {
              "USART1EN": {
                "bit": 14,
                "description": "USART1 clock enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI 1 clock enable"
              },
              "ADC1EN": {
                "bit": 9,
                "description": "ADC1 interface clock\n              enable"
              },
              "TIM11EN": {
                "bit": 4,
                "description": "TIM11 timer clock enable"
              },
              "TIM10EN": {
                "bit": 3,
                "description": "TIM10 timer clock enable"
              },
              "TIM9EN": {
                "bit": 2,
                "description": "TIM9 timer clock enable"
              },
              "SYSCFGEN": {
                "bit": 0,
                "description": "System configuration controller clock\n              enable"
              }
            },
            "APB1ENR": {
              "COMPEN": {
                "bit": 31,
                "description": "COMP interface clock\n              enable"
              },
              "DACEN": {
                "bit": 29,
                "description": "DAC interface clock enable"
              },
              "PWREN": {
                "bit": 28,
                "description": "Power interface clock\n              enable"
              },
              "USBEN": {
                "bit": 23,
                "description": "USB clock enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C 2 clock enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C 1 clock enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART 3 clock enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART 2 clock enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI 2 clock enable"
              },
              "WWDGEN": {
                "bit": 11,
                "description": "Window watchdog clock\n              enable"
              },
              "LCDEN": {
                "bit": 9,
                "description": "LCD clock enable"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "Timer 7 clock enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "Timer 6 clock enable"
              },
              "TIM4EN": {
                "bit": 2,
                "description": "Timer 4 clock enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "Timer 3 clock enable"
              },
              "TIM2EN": {
                "bit": 0,
                "description": "Timer 2 clock enable"
              }
            },
            "AHBLPENR": {
              "DMALPEN": {
                "bit": 24,
                "description": "DMA1 clock enable during Sleep\n              mode"
              },
              "SRAMLPEN": {
                "bit": 16,
                "description": "SRAM clock enable during Sleep\n              mode"
              },
              "FLITFLPEN": {
                "bit": 15,
                "description": "FLITF clock enable during Sleep\n              mode"
              },
              "CRCLPEN": {
                "bit": 12,
                "description": "CRC clock enable during Sleep\n              mode"
              },
              "GPIODLPEN": {
                "bit": 3,
                "description": "IO port D clock enable during Sleep\n              mode"
              },
              "GPIOCLPEN": {
                "bit": 2,
                "description": "IO port C clock enable during Sleep\n              mode"
              },
              "GPIOBLPEN": {
                "bit": 1,
                "description": "IO port B clock enable during Sleep\n              mode"
              },
              "GPIOALPEN": {
                "bit": 0,
                "description": "IO port A clock enable during Sleep\n              mode"
              }
            },
            "APB2LPENR": {
              "USART1LPEN": {
                "bit": 14,
                "description": "USART1 clock enable during Sleep\n              mode"
              },
              "SPI1LPEN": {
                "bit": 12,
                "description": "SPI 1 clock enable during Sleep\n              mode"
              },
              "ADC1LPEN": {
                "bit": 9,
                "description": "ADC1 interface clock enable during Sleep\n              mode"
              },
              "TIM11LPEN": {
                "bit": 4,
                "description": "TIM11 timer clock enable during Sleep\n              mode"
              },
              "TIM10LPEN": {
                "bit": 3,
                "description": "TIM10 timer clock enable during Sleep\n              mode"
              },
              "TIM9LPEN": {
                "bit": 2,
                "description": "TIM9 timer clock enable during Sleep\n              mode"
              },
              "SYSCFGLPEN": {
                "bit": 0,
                "description": "System configuration controller clock\n              enable during Sleep mode"
              }
            },
            "APB1LPENR": {
              "COMPLPEN": {
                "bit": 31,
                "description": "COMP interface clock enable during Sleep\n              mode"
              },
              "DACLPEN": {
                "bit": 29,
                "description": "DAC interface clock enable during Sleep\n              mode"
              },
              "PWRLPEN": {
                "bit": 28,
                "description": "Power interface clock enable during\n              Sleep mode"
              },
              "USBLPEN": {
                "bit": 23,
                "description": "USB clock enable during Sleep\n              mode"
              },
              "I2C2LPEN": {
                "bit": 22,
                "description": "I2C 2 clock enable during Sleep\n              mode"
              },
              "I2C1LPEN": {
                "bit": 21,
                "description": "I2C 1 clock enable during Sleep\n              mode"
              },
              "USART3LPEN": {
                "bit": 18,
                "description": "USART 3 clock enable during Sleep\n              mode"
              },
              "USART2LPEN": {
                "bit": 17,
                "description": "USART 2 clock enable during Sleep\n              mode"
              },
              "SPI2LPEN": {
                "bit": 14,
                "description": "SPI 2 clock enable during Sleep\n              mode"
              },
              "WWDGLPEN": {
                "bit": 11,
                "description": "Window watchdog clock enable during\n              Sleep mode"
              },
              "LCDLPEN": {
                "bit": 9,
                "description": "LCD clock enable during Sleep\n              mode"
              },
              "TIM7LPEN": {
                "bit": 5,
                "description": "Timer 7 clock enable during Sleep\n              mode"
              },
              "TIM6LPEN": {
                "bit": 4,
                "description": "Timer 6 clock enable during Sleep\n              mode"
              },
              "TIM4LPEN": {
                "bit": 2,
                "description": "Timer 4 clock enable during Sleep\n              mode"
              },
              "TIM3LPEN": {
                "bit": 1,
                "description": "Timer 3 clock enable during Sleep\n              mode"
              },
              "TIM2LPEN": {
                "bit": 0,
                "description": "Timer 2 clock enable during Sleep\n              mode"
              }
            },
            "CSR": {
              "LPWRSTF": {
                "bit": 31,
                "description": "Low-power reset flag"
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag"
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset\n              flag"
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag"
              },
              "PORRSTF": {
                "bit": 27,
                "description": "POR/PDR reset flag"
              },
              "PINRSTF": {
                "bit": 26,
                "description": "PIN reset flag"
              },
              "RMVF": {
                "bit": 24,
                "description": "Remove reset flag"
              },
              "RTCRST": {
                "bit": 23,
                "description": "RTC software reset"
              },
              "RTCEN": {
                "bit": 22,
                "description": "RTC clock enable"
              },
              "RTCSEL": {
                "bit": 16,
                "description": "RTC and LCD clock source\n              selection",
                "width": 2
              },
              "LSEBYP": {
                "bit": 10,
                "description": "External low-speed oscillator\n              bypass"
              },
              "LSERDY": {
                "bit": 9,
                "description": "External low-speed oscillator\n              ready"
              },
              "LSEON": {
                "bit": 8,
                "description": "External low-speed oscillator\n              enable"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "Internal low-speed oscillator\n              ready"
              },
              "LSION": {
                "bit": 0,
                "description": "Internal low-speed oscillator\n              enable"
              }
            }
          }
        },
        "RI": {
          "instances": [
            {
              "name": "RI",
              "base": "0x40007C04"
            }
          ],
          "registers": {
            "ICR": {
              "offset": "0x04",
              "size": 32,
              "description": "RI input capture register"
            },
            "ASCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "RI analog switches control register\n          1"
            },
            "ASCR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "RI analog switches control register\n          2"
            },
            "HYSCR1": {
              "offset": "0x10",
              "size": 32,
              "description": "RI hysteresis control register\n          1"
            },
            "HYSCR2": {
              "offset": "0x14",
              "size": 32,
              "description": "RI hysteresis control register\n          2"
            },
            "HYSCR3": {
              "offset": "0x18",
              "size": 32,
              "description": "RI hysteresis control register\n          3"
            },
            "HYSCR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "Hysteresis control register"
            }
          },
          "bits": {
            "ICR": {
              "IC4": {
                "bit": 21,
                "description": "IC4"
              },
              "IC3": {
                "bit": 20,
                "description": "IC3"
              },
              "IC2": {
                "bit": 19,
                "description": "IC2"
              },
              "IC1": {
                "bit": 18,
                "description": "IC1"
              },
              "TIM": {
                "bit": 16,
                "description": "Timer select bits",
                "width": 2
              },
              "IC4IOS": {
                "bit": 12,
                "description": "Input capture 4 select\n              bits",
                "width": 4
              },
              "IC3IOS": {
                "bit": 8,
                "description": "Input capture 3 select\n              bits",
                "width": 4
              },
              "IC2IOS": {
                "bit": 4,
                "description": "Input capture 2 select\n              bits",
                "width": 4
              },
              "IC1IOS": {
                "bit": 0,
                "description": "Input capture 1 select\n              bits",
                "width": 4
              }
            },
            "ASCR1": {
              "SCM": {
                "bit": 31,
                "description": "Switch control mode"
              },
              "CH30GR11_4": {
                "bit": 30,
                "description": "Analog switch control"
              },
              "CH29GR11_3": {
                "bit": 29,
                "description": "Analog switch control"
              },
              "CH28GR11_2": {
                "bit": 28,
                "description": "Analog switch control"
              },
              "CH27GR11_1": {
                "bit": 27,
                "description": "Analog switch control"
              },
              "VCOMP": {
                "bit": 26,
                "description": "ADC analog switch selection for internal\n              node to comparator 1"
              },
              "CH25": {
                "bit": 25,
                "description": "Analog I/O switch control of channel\n              CH25"
              },
              "CH24": {
                "bit": 24,
                "description": "Analog I/O switch control of channel\n              CH24"
              },
              "CH23": {
                "bit": 23,
                "description": "Analog I/O switch control of channel\n              CH23"
              },
              "CH22": {
                "bit": 22,
                "description": "Analog I/O switch control of channel\n              CH22"
              },
              "CH21GR7_4": {
                "bit": 21,
                "description": "Analog switch control"
              },
              "CH20GR7_3": {
                "bit": 20,
                "description": "Analog switch control"
              },
              "CH19GR7_2": {
                "bit": 19,
                "description": "Analog switch control"
              },
              "CH18GR7_1": {
                "bit": 18,
                "description": "Analog switch control"
              },
              "CH31GR7_1": {
                "bit": 16,
                "description": "Analog switch control"
              },
              "CH15GR9_2": {
                "bit": 15,
                "description": "Analog switch control"
              },
              "CH14GR9_1": {
                "bit": 14,
                "description": "Analog switch control"
              },
              "CH13GR8_4": {
                "bit": 13,
                "description": "Analog switch control"
              },
              "CH12GR8_3": {
                "bit": 12,
                "description": "Analog switch control"
              },
              "CH11GR8_2": {
                "bit": 11,
                "description": "Analog switch control"
              },
              "CH10GR8_1": {
                "bit": 10,
                "description": "Analog switch control"
              },
              "CH9GR3_2": {
                "bit": 9,
                "description": "Analog switch control"
              },
              "CH8GR3_1": {
                "bit": 8,
                "description": "Analog switch control"
              },
              "CH7GR2_2": {
                "bit": 7,
                "description": "Analog switch control"
              },
              "CH6GR2_1": {
                "bit": 6,
                "description": "Analog switch control"
              },
              "COMP1_SW1": {
                "bit": 5,
                "description": "Comparator 1 analog switch"
              },
              "CH31GR11_5": {
                "bit": 4,
                "description": "Analog switch control"
              },
              "CH3GR1_4": {
                "bit": 3,
                "description": "Analog switch control"
              },
              "CH2GR1_3": {
                "bit": 2,
                "description": "Analog switch control"
              },
              "CH1GR1_2": {
                "bit": 1,
                "description": "Analog switch control"
              },
              "CH0GR1_1": {
                "bit": 0,
                "description": "Analog switch control"
              }
            },
            "ASCR2": {
              "GR5_4": {
                "bit": 29,
                "description": "GR5_4 analog switch\n              control"
              },
              "GR6_4": {
                "bit": 28,
                "description": "GR6_4 analog switch\n              control"
              },
              "GR6_3": {
                "bit": 27,
                "description": "GR6_3 analog switch\n              control"
              },
              "GR7_7": {
                "bit": 26,
                "description": "GR7_7 analog switch\n              control"
              },
              "GR7_6": {
                "bit": 25,
                "description": "GR7_6 analog switch\n              control"
              },
              "GR7_5": {
                "bit": 24,
                "description": "GR7_5 analog switch\n              control"
              },
              "GR2_5": {
                "bit": 23,
                "description": "GR2_5 analog switch\n              control"
              },
              "GR2_4": {
                "bit": 22,
                "description": "GR2_4 analog switch\n              control"
              },
              "GR2_3": {
                "bit": 21,
                "description": "GR2_3 analog switch\n              control"
              },
              "GR9_4": {
                "bit": 20,
                "description": "GR9_4 analog switch\n              control"
              },
              "GR9_3": {
                "bit": 19,
                "description": "GR9_3 analog switch\n              control"
              },
              "GR3_5": {
                "bit": 18,
                "description": "GR3_5 analog switch\n              control"
              },
              "GR3_4": {
                "bit": 17,
                "description": "GR3_4 analog switch\n              control"
              },
              "GR3_3": {
                "bit": 16,
                "description": "GR3_3 analog switch\n              control"
              },
              "GR4_3": {
                "bit": 11,
                "description": "GR4_3 analog switch\n              control"
              },
              "GR4_2": {
                "bit": 10,
                "description": "GR4_2 analog switch\n              control"
              },
              "GR4_1": {
                "bit": 9,
                "description": "GR4_1 analog switch\n              control"
              },
              "GR5_3": {
                "bit": 8,
                "description": "GR5_3 analog switch\n              control"
              },
              "GR5_2": {
                "bit": 7,
                "description": "GR5_2 analog switch\n              control"
              },
              "GR5_1": {
                "bit": 6,
                "description": "GR5_1 analog switch\n              control"
              },
              "GR6_2": {
                "bit": 5,
                "description": "GR6_2 analog switch\n              control"
              },
              "GR6_1": {
                "bit": 4,
                "description": "GR6_1 analog switch\n              control"
              },
              "GR10_4": {
                "bit": 3,
                "description": "GR10_4 analog switch\n              control"
              },
              "GR10_3": {
                "bit": 2,
                "description": "GR10_3 analog switch\n              control"
              },
              "GR10_2": {
                "bit": 1,
                "description": "GR10_2 analog switch\n              control"
              },
              "GR10_1": {
                "bit": 0,
                "description": "GR10_1 analog switch\n              control"
              }
            },
            "HYSCR1": {
              "PB": {
                "bit": 16,
                "description": "Port B hysteresis control\n              on/off",
                "width": 16
              },
              "PA": {
                "bit": 0,
                "description": "Port A hysteresis control\n              on/off",
                "width": 16
              }
            },
            "HYSCR2": {
              "PD": {
                "bit": 16,
                "description": "Port D hysteresis control\n              on/off",
                "width": 16
              },
              "PC": {
                "bit": 0,
                "description": "Port C hysteresis control\n              on/off",
                "width": 16
              }
            },
            "HYSCR3": {
              "PF": {
                "bit": 16,
                "description": "Port F hysteresis control\n              on/off",
                "width": 16
              },
              "PE": {
                "bit": 0,
                "description": "Port E hysteresis control\n              on/off",
                "width": 16
              }
            },
            "HYSCR4": {
              "PG": {
                "bit": 0,
                "description": "Port G hysteresis control\n              on/off",
                "width": 16
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 3
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "control register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "initialization and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "CALIBR": {
              "offset": "0x18",
              "size": 32,
              "description": "calibration register"
            },
            "ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMBR": {
              "offset": "0x20",
              "size": 32,
              "description": "alarm B register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "sub second register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "TSTR"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "calibration register"
            },
            "TAFCR": {
              "offset": "0x40",
              "size": 32,
              "description": "tamper and alternate function configuration\n          register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBSSR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "BK0R": {
              "offset": "0x9C",
              "size": 32,
              "description": "BK0R"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "CR": {
              "COE": {
                "bit": 23,
                "description": "Calibration output enable"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection",
                "width": 2
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity"
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration output\n              selection"
              },
              "BKP": {
                "bit": 18,
                "description": "Backup"
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt\n              enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt\n              enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "TSE": {
                "bit": 11,
                "description": "Time stamp enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "DCE": {
                "bit": 7,
                "description": "Coarse digital calibration\n              enable"
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow\n              registers"
              },
              "REFCKON": {
                "bit": 4,
                "description": "Reference clock detection\n              enable"
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active\n              edge"
              },
              "WCKSEL": {
                "bit": 0,
                "description": "WCKSEL",
                "width": 3
              }
            },
            "ISR": {
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              },
              "TAMP3F": {
                "bit": 15,
                "description": "TAMPER3 detection flag"
              },
              "TAMP2F": {
                "bit": 14,
                "description": "TAMPER2 detection flag"
              },
              "TAMP1F": {
                "bit": 13,
                "description": "Tamper detection flag"
              },
              "TSOVF": {
                "bit": 12,
                "description": "Timestamp overflow flag"
              },
              "TSF": {
                "bit": 11,
                "description": "Timestamp flag"
              },
              "WUTF": {
                "bit": 10,
                "description": "Wakeup timer flag"
              },
              "ALRBF": {
                "bit": 9,
                "description": "Alarm B flag"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag"
              },
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n              bits",
                "width": 16
              }
            },
            "CALIBR": {
              "DCS": {
                "bit": 7,
                "description": "Digital calibration sign"
              },
              "DC": {
                "bit": 0,
                "description": "Digital calibration",
                "width": 5
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format.",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format.",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 16
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "ADD1S"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "CALP": {
                "bit": 15,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "CALW16"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "CALR": {
              "ALARMOUTTYPE": {
                "bit": 18,
                "description": "AFO_ALARM output type"
              },
              "TAMPPUDIS": {
                "bit": 15,
                "description": "TAMPER pull-up disable"
              },
              "TAMPPRCH": {
                "bit": 13,
                "description": "Tamper precharge duration",
                "width": 2
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "Tamper filter count",
                "width": 2
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency",
                "width": 3
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection\n              event"
              },
              "TAMP3TRG": {
                "bit": 6,
                "description": "TAMPER1 mapping"
              },
              "TAMP3E": {
                "bit": 5,
                "description": "TIMESTAMP mapping"
              },
              "TAMP2TRG": {
                "bit": 4,
                "description": "Active level for tamper 2"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "Tamper 2 detection enable"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP1ETRG": {
                "bit": 1,
                "description": "Active level for tamper 1"
              },
              "TAMP1E": {
                "bit": 0,
                "description": "Tamper 1 detection enable"
              }
            },
            "TAFCR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMASSR": {
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 4
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBSSR": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "BIDIMODE": {
                "bit": 15,
                "description": "Bidirectional data mode\n              enable"
              },
              "BIDIOE": {
                "bit": 14,
                "description": "Output enable in bidirectional\n              mode"
              },
              "CRCEN": {
                "bit": 13,
                "description": "Hardware CRC calculation\n              enable"
              },
              "CRCNEXT": {
                "bit": 12,
                "description": "CRC transfer next"
              },
              "DFF": {
                "bit": 11,
                "description": "Data frame format"
              },
              "RXONLY": {
                "bit": 10,
                "description": "Receive only"
              },
              "SSM": {
                "bit": 9,
                "description": "Software slave management"
              },
              "SSI": {
                "bit": 8,
                "description": "Internal slave select"
              },
              "LSBFIRST": {
                "bit": 7,
                "description": "Frame format"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI enable"
              },
              "BR": {
                "bit": 3,
                "description": "Baud rate control",
                "width": 3
              },
              "MSTR": {
                "bit": 2,
                "description": "Master selection"
              },
              "CPOL": {
                "bit": 1,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 0,
                "description": "Clock phase"
              }
            },
            "CR2": {
              "TXEIE": {
                "bit": 7,
                "description": "Tx buffer empty interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 6,
                "description": "RX buffer not empty interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 5,
                "description": "Error interrupt enable"
              },
              "FRF": {
                "bit": 4,
                "description": "Frame format"
              },
              "SSOE": {
                "bit": 2,
                "description": "SS output enable"
              },
              "TXDMAEN": {
                "bit": 1,
                "description": "Tx buffer DMA enable"
              },
              "RXDMAEN": {
                "bit": 0,
                "description": "Rx buffer DMA enable"
              }
            },
            "SR": {
              "TIFRFE": {
                "bit": 8,
                "description": "TI frame format error"
              },
              "BSY": {
                "bit": 7,
                "description": "Busy flag"
              },
              "OVR": {
                "bit": 6,
                "description": "Overrun flag"
              },
              "MODF": {
                "bit": 5,
                "description": "Mode fault"
              },
              "CRCERR": {
                "bit": 4,
                "description": "CRC error flag"
              },
              "UDR": {
                "bit": 3,
                "description": "Underrun flag"
              },
              "CHSIDE": {
                "bit": 2,
                "description": "Channel side"
              },
              "TXE": {
                "bit": 1,
                "description": "Transmit buffer empty"
              },
              "RXNE": {
                "bit": 0,
                "description": "Receive buffer not empty"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register",
                "width": 16
              }
            },
            "CRCPR": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial register",
                "width": 16
              }
            },
            "RXCRCR": {
              "RxCRC": {
                "bit": 0,
                "description": "Rx CRC register",
                "width": 16
              }
            },
            "TXCRCR": {
              "TxCRC": {
                "bit": 0,
                "description": "Tx CRC register",
                "width": 16
              }
            },
            "I2SCFGR": {
              "I2SMOD": {
                "bit": 11,
                "description": "I2S mode selection"
              },
              "I2SE": {
                "bit": 10,
                "description": "I2S Enable"
              },
              "I2SCFG": {
                "bit": 8,
                "description": "I2S configuration mode",
                "width": 2
              },
              "PCMSYNC": {
                "bit": 7,
                "description": "PCM frame synchronization"
              },
              "I2SSTD": {
                "bit": 4,
                "description": "I2S standard selection",
                "width": 2
              },
              "CKPOL": {
                "bit": 3,
                "description": "Steady state clock\n              polarity"
              },
              "DATLEN": {
                "bit": 1,
                "description": "Data length to be\n              transferred",
                "width": 2
              },
              "CHLEN": {
                "bit": 0,
                "description": "Channel length (number of bits per audio\n              channel)"
              }
            },
            "I2SPR": {
              "MCKOE": {
                "bit": 9,
                "description": "Master clock output enable"
              },
              "ODD": {
                "bit": 8,
                "description": "Odd factor for the\n              prescaler"
              },
              "I2SDIV": {
                "bit": 0,
                "description": "I2S Linear prescaler",
                "width": 8
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "MEMRMP": {
              "offset": "0x00",
              "size": 32,
              "description": "memory remap register"
            },
            "PMC": {
              "offset": "0x04",
              "size": 32,
              "description": "peripheral mode configuration\n          register"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register\n          1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register\n          2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register\n          3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register\n          4"
            }
          },
          "bits": {
            "MEMRMP": {
              "MEM_MODE": {
                "bit": 0,
                "description": "MEM_MODE",
                "width": 2
              },
              "BOOT_MODE": {
                "bit": 8,
                "description": "BOOT_MODE",
                "width": 2
              }
            },
            "PMC": {
              "USB_PU": {
                "bit": 0,
                "description": "USB pull-up"
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI14",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI13",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI12",
                "width": 4
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM10",
              "base": "0x40010C00",
              "irq": 26
            },
            {
              "name": "TIM11",
              "base": "0x40011000",
              "irq": 27
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 29
            },
            {
              "name": "TIM4",
              "base": "0x40000800",
              "irq": 30
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 43
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 44
            },
            {
              "name": "TIM9",
              "base": "0x40010800",
              "irq": 25
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "OR": {
              "offset": "0x50",
              "size": 32,
              "description": "option register"
            }
          },
          "bits": {
            "CR1": {
              "CKD": {
                "bit": 8,
                "description": "Clock division",
                "width": 2
              },
              "ARPE": {
                "bit": 7,
                "description": "Auto-reload preload enable"
              },
              "URS": {
                "bit": 2,
                "description": "Update request source"
              },
              "UDIS": {
                "bit": 1,
                "description": "Update disable"
              },
              "CEN": {
                "bit": 0,
                "description": "Counter enable"
              }
            },
            "DIER": {
              "CC1IE": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              enable"
              },
              "UIE": {
                "bit": 0,
                "description": "Update interrupt enable"
              }
            },
            "SR": {
              "CC1OF": {
                "bit": 9,
                "description": "Capture/compare 1 overcapture\n              flag"
              },
              "CC1IF": {
                "bit": 1,
                "description": "Capture/Compare 1 interrupt\n              flag"
              },
              "UIF": {
                "bit": 0,
                "description": "Update interrupt flag"
              }
            },
            "EGR": {
              "CC1G": {
                "bit": 1,
                "description": "Capture/Compare 1\n              generation"
              },
              "UG": {
                "bit": 0,
                "description": "Update generation"
              }
            },
            "CCMR1_Output": {
              "OC1M": {
                "bit": 4,
                "description": "Output compare 1 mode",
                "width": 3
              },
              "OC1PE": {
                "bit": 3,
                "description": "Output compare 1 preload\n              enable"
              },
              "OC1FE": {
                "bit": 2,
                "description": "Output compare 1 fast\n              enable"
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCMR1_Input": {
              "IC1F": {
                "bit": 4,
                "description": "Input capture 1 filter",
                "width": 4
              },
              "ICPCS": {
                "bit": 2,
                "description": "Input capture 1 prescaler",
                "width": 2
              },
              "CC1S": {
                "bit": 0,
                "description": "Capture/Compare 1\n              selection",
                "width": 2
              }
            },
            "CCER": {
              "CC1NP": {
                "bit": 3,
                "description": "Capture/Compare 1 complementary output\n              Polarity"
              },
              "CC1P": {
                "bit": 1,
                "description": "Capture/Compare 1 output\n              Polarity"
              },
              "CC1E": {
                "bit": 0,
                "description": "Capture/Compare 1 output\n              enable"
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "TIM10 counter",
                "width": 16
              }
            },
            "PSC": {
              "PSC": {
                "bit": 0,
                "description": "TIM9 prescaler",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto-reload value",
                "width": 16
              }
            },
            "CCR1": {
              "CCR1": {
                "bit": 0,
                "description": "Capture/Compare 1 value",
                "width": 16
              }
            },
            "OR": {
              "TI1_RMP": {
                "bit": 0,
                "description": "TIM11 Input 1 remapping\n              capability",
                "width": 2
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 37
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 38
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 39
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "Status register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "Data register"
            },
            "BRR": {
              "offset": "0x08",
              "size": 32,
              "description": "Baud rate register"
            },
            "CR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x14",
              "size": 32,
              "description": "Control register 3"
            },
            "GTPR": {
              "offset": "0x18",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            }
          },
          "bits": {
            "SR": {
              "CTS": {
                "bit": 9,
                "description": "CTS flag"
              },
              "LBD": {
                "bit": 8,
                "description": "LIN break detection flag"
              },
              "TXE": {
                "bit": 7,
                "description": "Transmit data register\n              empty"
              },
              "TC": {
                "bit": 6,
                "description": "Transmission complete"
              },
              "RXNE": {
                "bit": 5,
                "description": "Read data register not\n              empty"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE line detected"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error"
              },
              "NF": {
                "bit": 2,
                "description": "Noise detected flag"
              },
              "FE": {
                "bit": 1,
                "description": "Framing error"
              },
              "PE": {
                "bit": 0,
                "description": "Parity error"
              }
            },
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data value",
                "width": 9
              }
            },
            "BRR": {
              "DIV_Mantissa": {
                "bit": 4,
                "description": "mantissa of USARTDIV",
                "width": 12
              },
              "DIV_Fraction": {
                "bit": 0,
                "description": "fraction of USARTDIV",
                "width": 4
              }
            },
            "CR1": {
              "OVER8": {
                "bit": 15,
                "description": "Oversampling mode"
              },
              "UE": {
                "bit": 13,
                "description": "USART enable"
              },
              "M": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "TXE interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "RWU": {
                "bit": 1,
                "description": "Receiver wakeup"
              },
              "SBK": {
                "bit": 0,
                "description": "Send break"
              }
            },
            "CR2": {
              "LINEN": {
                "bit": 14,
                "description": "LIN mode enable"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "CLKEN": {
                "bit": 11,
                "description": "Clock enable"
              },
              "CPOL": {
                "bit": 10,
                "description": "Clock polarity"
              },
              "CPHA": {
                "bit": 9,
                "description": "Clock phase"
              },
              "LBCL": {
                "bit": 8,
                "description": "Last bit clock pulse"
              },
              "LBDIE": {
                "bit": 6,
                "description": "LIN break detection interrupt\n              enable"
              },
              "LBDL": {
                "bit": 5,
                "description": "lin break detection length"
              },
              "ADD": {
                "bit": 0,
                "description": "Address of the USART node",
                "width": 4
              }
            },
            "CR3": {
              "ONEBIT": {
                "bit": 11,
                "description": "One sample bit method\n              enable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "SCEN": {
                "bit": 5,
                "description": "Smartcard mode enable"
              },
              "NACK": {
                "bit": 4,
                "description": "Smartcard NACK enable"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "IRLP": {
                "bit": 2,
                "description": "IrDA low-power"
              },
              "IREN": {
                "bit": 1,
                "description": "IrDA mode enable"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x40005C00",
              "irq": 19
            },
            {
              "name": "USB_SRAM",
              "base": "0x40006000"
            }
          ],
          "registers": {
            "USB_EP0R": {
              "offset": "0x00",
              "size": 32,
              "description": "endpoint 0 register"
            },
            "USB_EP1R": {
              "offset": "0x04",
              "size": 32,
              "description": "endpoint 1 register"
            },
            "USB_EP2R": {
              "offset": "0x08",
              "size": 32,
              "description": "endpoint 2 register"
            },
            "USB_EP3R": {
              "offset": "0x0C",
              "size": 32,
              "description": "endpoint 3 register"
            },
            "USB_EP4R": {
              "offset": "0x10",
              "size": 32,
              "description": "endpoint 4 register"
            },
            "USB_EP5R": {
              "offset": "0x14",
              "size": 32,
              "description": "endpoint 5 register"
            },
            "USB_EP6R": {
              "offset": "0x18",
              "size": 32,
              "description": "endpoint 6 register"
            },
            "USB_EP7R": {
              "offset": "0x1C",
              "size": 32,
              "description": "endpoint 7 register"
            },
            "USB_CNTR": {
              "offset": "0x40",
              "size": 32,
              "description": "control register"
            },
            "ISTR": {
              "offset": "0x44",
              "size": 32,
              "description": "interrupt status register"
            },
            "FNR": {
              "offset": "0x48",
              "size": 32,
              "description": "frame number register"
            },
            "DADDR": {
              "offset": "0x4C",
              "size": 32,
              "description": "device address"
            },
            "BTABLE": {
              "offset": "0x50",
              "size": 32,
              "description": "Buffer table address"
            }
          },
          "bits": {
            "USB_EP0R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_EP1R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_EP2R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_EP3R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_EP4R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_EP5R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_EP6R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_EP7R": {
              "EA": {
                "bit": 0,
                "description": "Endpoint address",
                "width": 4
              },
              "STAT_TX": {
                "bit": 4,
                "description": "Status bits, for transmission\n              transfers",
                "width": 2
              },
              "DTOG_TX": {
                "bit": 6,
                "description": "Data Toggle, for transmission\n              transfers"
              },
              "CTR_TX": {
                "bit": 7,
                "description": "Correct Transfer for\n              transmission"
              },
              "EP_KIND": {
                "bit": 8,
                "description": "Endpoint kind"
              },
              "EP_TYPE": {
                "bit": 9,
                "description": "Endpoint type",
                "width": 2
              },
              "SETUP": {
                "bit": 11,
                "description": "Setup transaction\n              completed"
              },
              "STAT_RX": {
                "bit": 12,
                "description": "Status bits, for reception\n              transfers",
                "width": 2
              },
              "DTOG_RX": {
                "bit": 14,
                "description": "Data Toggle, for reception\n              transfers"
              },
              "CTR_RX": {
                "bit": 15,
                "description": "Correct transfer for\n              reception"
              }
            },
            "USB_CNTR": {
              "FRES": {
                "bit": 0,
                "description": "Force USB Reset"
              },
              "PDWN": {
                "bit": 1,
                "description": "Power down"
              },
              "LPMODE": {
                "bit": 2,
                "description": "Low-power mode"
              },
              "FSUSP": {
                "bit": 3,
                "description": "Force suspend"
              },
              "RESUME": {
                "bit": 4,
                "description": "Resume request"
              },
              "ESOFM": {
                "bit": 8,
                "description": "Expected start of frame interrupt\n              mask"
              },
              "SOFM": {
                "bit": 9,
                "description": "Start of frame interrupt\n              mask"
              },
              "RESETM": {
                "bit": 10,
                "description": "USB reset interrupt mask"
              },
              "SUSPM": {
                "bit": 11,
                "description": "Suspend mode interrupt\n              mask"
              },
              "WKUPM": {
                "bit": 12,
                "description": "Wakeup interrupt mask"
              },
              "ERRM": {
                "bit": 13,
                "description": "Error interrupt mask"
              },
              "PMAOVRM": {
                "bit": 14,
                "description": "Packet memory area over / underrun\n              interrupt mask"
              },
              "CTRM": {
                "bit": 15,
                "description": "Correct transfer interrupt\n              mask"
              }
            },
            "ISTR": {
              "EP_ID": {
                "bit": 0,
                "description": "Endpoint Identifier",
                "width": 4
              },
              "DIR": {
                "bit": 4,
                "description": "Direction of transaction"
              },
              "ESOF": {
                "bit": 8,
                "description": "Expected start frame"
              },
              "SOF": {
                "bit": 9,
                "description": "start of frame"
              },
              "RESET": {
                "bit": 10,
                "description": "reset request"
              },
              "SUSP": {
                "bit": 11,
                "description": "Suspend mode request"
              },
              "WKUP": {
                "bit": 12,
                "description": "Wakeup"
              },
              "ERR": {
                "bit": 13,
                "description": "Error"
              },
              "PMAOVR": {
                "bit": 14,
                "description": "Packet memory area over /\n              underrun"
              },
              "CTR": {
                "bit": 15,
                "description": "Correct transfer"
              }
            },
            "FNR": {
              "FN": {
                "bit": 0,
                "description": "Frame number",
                "width": 11
              },
              "LSOF": {
                "bit": 11,
                "description": "Lost SOF",
                "width": 2
              },
              "LCK": {
                "bit": 13,
                "description": "Locked"
              },
              "RXDM": {
                "bit": 14,
                "description": "Receive data - line status"
              },
              "RXDP": {
                "bit": 15,
                "description": "Receive data + line status"
              }
            },
            "DADDR": {
              "ADD": {
                "bit": 0,
                "description": "Device address",
                "width": 7
              },
              "EF": {
                "bit": 7,
                "description": "Enable function"
              }
            },
            "BTABLE": {
              "BTABLE": {
                "bit": 3,
                "description": "Buffer table",
                "width": 13
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Controller Type\n          Register"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Software Triggered Interrupt\n          Register"
            },
            "ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR1": {
              "offset": "0x284",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x424",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x428",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x42C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x430",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x434",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          },
          "bits": {
            "ICTR": {
              "INTLINESNUM": {
                "bit": 0,
                "description": "Total number of interrupt lines in\n              groups",
                "width": 4
              }
            },
            "STIR": {
              "INTID": {
                "bit": 0,
                "description": "interrupt to be triggered",
                "width": 9
              }
            },
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 61,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQHandler"
          },
          {
            "number": 18,
            "name": "TAMPER_STAMP_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC1_IRQHandler"
          },
          {
            "number": 35,
            "name": "USB_HP_IRQHandler"
          },
          {
            "number": 36,
            "name": "USB_LP_IRQHandler"
          },
          {
            "number": 37,
            "name": "DAC_IRQHandler"
          },
          {
            "number": 38,
            "name": "COMP_CA_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQHandler"
          },
          {
            "number": 40,
            "name": "LCD_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM9_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM10_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM11_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 45,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIM4_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTC_Alarm_IRQHandler"
          },
          {
            "number": 58,
            "name": "USB_FS_WKUP_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM6_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM7_IRQHandler"
          }
        ]
      }
    }
  }
}