
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.359180                       # Number of seconds simulated
sim_ticks                                1359179821000                       # Number of ticks simulated
final_tick                               1359179821000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 896935                       # Simulator instruction rate (inst/s)
host_op_rate                                   896935                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4177899790                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746320                       # Number of bytes of host memory used
host_seconds                                   325.33                       # Real time elapsed on the host
sim_insts                                   291796209                       # Number of instructions simulated
sim_ops                                     291796209                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          541568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       320853600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          321395168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       541568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        541568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    166324320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       166324320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            16924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10026675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10043599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5197635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5197635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             398452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          236064129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236462581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        398452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           398452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       122371093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            122371093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       122371093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            398452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         236064129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            358833673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10043599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5197635                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10043599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              638984832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3805504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               178476864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               321395168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            166324320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  59461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2408915                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            617503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            605186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            604600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            559604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            538538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            538801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            535145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            551692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            528026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            511075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           494235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           473841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1046459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           949611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           734902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           694920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            167871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            166592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            154244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            149000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            148733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            147477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            144335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            141256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           136649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           131486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           325001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           261437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           201783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           191215                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1359179752000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10043599                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              5197635                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9984138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 167822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 170461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 170600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 170520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 170528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 170532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 171077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 170531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 170578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 172605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 170457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1581988                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.729280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.011049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   436.146229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       613752     38.80%     38.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83247      5.26%     44.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        63920      4.04%     48.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74752      4.73%     52.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42643      2.70%     55.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31742      2.01%     57.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38136      2.41%     59.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        91562      5.79%     65.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       542234     34.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1581988                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.584707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    145.737997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       170421    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.363504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.345745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.782839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           139759     82.01%     82.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              547      0.32%     82.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28991     17.01%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1084      0.64%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170422                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  68412533500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            255615121000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49920690000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6852.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25602.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       470.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       131.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    236.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    122.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  8620331                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2570514                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      89177.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   113947484500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     45385860000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    1199842518750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    358833673                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             5099820                       # Transaction distribution
system.membus.trans_dist::ReadResp            5099820                       # Transaction distribution
system.membus.trans_dist::Writeback           5197635                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4943779                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4943779                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25284833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25284833                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    487719488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           487719488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              487719488                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         37288478500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        53207400000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                  10043623                       # number of replacements
system.l2.tags.tagsinuse                   500.954705                       # Cycle average of tags in use
system.l2.tags.total_refs                    25645561                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10044135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.553287                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 157949000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      256.026836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         28.845967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        216.081901                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.500052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.056340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.422035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978427                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 714179547                       # Number of tag accesses
system.l2.tags.data_accesses                714179547                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst             11764081                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              6424637                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18188718                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         12401158                       # number of Writeback hits
system.l2.Writeback_hits::total              12401158                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data            2885649                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2885649                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst              11764081                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               9310286                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21074367                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst             11764081                       # number of overall hits
system.l2.overall_hits::cpu.data              9310286                       # number of overall hits
system.l2.overall_hits::total                21074367                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              16924                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            5082896                       # number of ReadReq misses
system.l2.ReadReq_misses::total               5099820                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          4943779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4943779                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               16924                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10026675                       # number of demand (read+write) misses
system.l2.demand_misses::total               10043599                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              16924                       # number of overall misses
system.l2.overall_misses::cpu.data           10026675                       # number of overall misses
system.l2.overall_misses::total              10043599                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst   1217942000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 349678761250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    350896703250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 331663804750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  331663804750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1217942000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  681342566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     682560508000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1217942000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 681342566000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    682560508000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst         11781005                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data         11507533                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            23288538                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     12401158                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          12401158                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        7829428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7829428                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst          11781005                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          19336961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31117966                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst         11781005                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         19336961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31117966                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001437                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.441702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.218984                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.631436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.631436                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.518524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.322759                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.518524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.322759                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 71965.374616                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 68795.183150                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 68805.703584                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 67087.101739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67087.101739                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 71965.374616                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 67952.991994                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 67959.753073                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 71965.374616                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 67952.991994                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 67959.753073                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              5197635                       # number of writebacks
system.l2.writebacks::total                   5197635                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         16924                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       5082896                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          5099820                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      4943779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4943779                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          16924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10026675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10043599                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         16924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10026675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10043599                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   1005541500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 285986845750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 286992387250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 269737123750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 269737123750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1005541500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 555723969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 556729511000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1005541500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 555723969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 556729511000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001437                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.441702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.218984                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.631436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.631436                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.518524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.322759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.518524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.322759                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 59415.120539                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 56264.547957                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56275.003284                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 54560.918631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54560.918631                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 59415.120539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 55424.551958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55431.276279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 59415.120539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 55424.551958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55431.276279                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1024597295                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           23288538                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          23288538                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         12401158                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7829428                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7829428                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     23562010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     51075080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74637090                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    376992160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1015619808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1392611968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1392611968                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        27960141000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       11784177000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21652193000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     58322995                       # DTB read hits
system.cpu.dtb.read_misses                      11555                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 58334550                       # DTB read accesses
system.cpu.dtb.write_hits                    46541995                       # DTB write hits
system.cpu.dtb.write_misses                     11745                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                46553740                       # DTB write accesses
system.cpu.dtb.data_hits                    104864990                       # DTB hits
system.cpu.dtb.data_misses                      23300                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                104888290                       # DTB accesses
system.cpu.itb.fetch_hits                   291819510                       # ITB hits
system.cpu.itb.fetch_misses                        25                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               291819535                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                60101                       # Number of system calls
system.cpu.numCycles                       2718359642                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   291796209                       # Number of instructions committed
system.cpu.committedOps                     291796209                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             254602075                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 240106                       # Number of float alu accesses
system.cpu.num_func_calls                     9117311                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     26495283                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    254602075                       # number of integer instructions
system.cpu.num_fp_insts                        240106                       # number of float instructions
system.cpu.num_int_register_reads           347610349                       # number of times the integer registers were read
system.cpu.num_int_register_writes          174698007                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               240079                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  52                       # number of times the floating registers were written
system.cpu.num_mem_refs                     104888290                       # number of memory refs
system.cpu.num_load_insts                    58334550                       # Number of load instructions
system.cpu.num_store_insts                   46553740                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2718359642                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          40202528                       # Number of branches fetched
system.cpu.op_class::No_OpClass              33084705     11.34%     11.34% # Class of executed instruction
system.cpu.op_class::IntAlu                 153457958     52.59%     63.92% # Class of executed instruction
system.cpu.op_class::IntMult                   148474      0.05%     63.97% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                      27      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                      17      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::FloatDiv                       5      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.97% # Class of executed instruction
system.cpu.op_class::MemRead                 58574582     20.07%     84.05% # Class of executed instruction
system.cpu.op_class::MemWrite                46553741     15.95%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  291819509                       # Class of executed instruction
system.cpu.icache.tags.replacements          11780941                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.999688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           280038505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          11781005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.770341                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          28284250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.999688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         303600515                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        303600515                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    280038505                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       280038505                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     280038505                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        280038505                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    280038505                       # number of overall hits
system.cpu.icache.overall_hits::total       280038505                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     11781005                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      11781005                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     11781005                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       11781005                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     11781005                       # number of overall misses
system.cpu.icache.overall_misses::total      11781005                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 154208111000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 154208111000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 154208111000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 154208111000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 154208111000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 154208111000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    291819510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    291819510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    291819510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    291819510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    291819510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    291819510                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.040371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040371                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.040371                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040371                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.040371                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040371                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13089.554838                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13089.554838                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13089.554838                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13089.554838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13089.554838                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13089.554838                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     11781005                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     11781005                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     11781005                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     11781005                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     11781005                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     11781005                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 130639757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 130639757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 130639757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 130639757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 130639757000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 130639757000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.040371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.040371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.040371                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.040371                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.040371                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.040371                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11089.016345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11089.016345                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11089.016345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11089.016345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11089.016345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11089.016345                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements          19336929                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999939                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85528029                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19336961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.423034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8753250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         229066941                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        229066941                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     46575436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46575436                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     38472535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       38472535                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       240026                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       240026                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       240032                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       240032                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      85047971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85047971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     85047971                       # number of overall hits
system.cpu.dcache.overall_hits::total        85047971                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     11507527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11507527                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      7829428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7829428                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     19336955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19336955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     19336955                       # number of overall misses
system.cpu.dcache.overall_misses::total      19336955                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 450793705250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 450793705250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 386292864250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 386292864250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       203500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       203500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 837086569500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 837086569500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 837086569500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 837086569500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     58082963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     58082963                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     46301963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46301963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       240032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       240032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       240032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       240032                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    104384926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    104384926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    104384926                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    104384926                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.198122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.198122                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.169095                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.169095                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000025                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.185247                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.185247                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.185247                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.185247                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39173.812519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39173.812519                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49338.580577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49338.580577                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33916.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33916.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43289.471869                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43289.471869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43289.471869                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43289.471869                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     12401158                       # number of writebacks
system.cpu.dcache.writebacks::total          12401158                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     11507527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11507527                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      7829428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7829428                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     19336955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19336955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     19336955                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19336955                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 425432473750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 425432473750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 368349722750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 368349722750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       190500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       190500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 793782196500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 793782196500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 793782196500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 793782196500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.198122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.198122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.169095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.169095                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.185247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.185247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.185247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.185247                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36969.930529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36969.930529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47046.824206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47046.824206                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        31750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 41050.010020                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41050.010020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 41050.010020                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41050.010020                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
