{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708601229794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708601229795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 22 11:27:09 2024 " "Processing started: Thu Feb 22 11:27:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708601229795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601229795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDLDemo -c AND2Gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDLDemo -c AND2Gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601229795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708601230429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708601230429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2Gate-Behavioral " "Found design unit 1: AND2Gate-Behavioral" {  } { { "AND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/AND2Gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708601244207 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2Gate " "Found entity 1: AND2Gate" {  } { { "AND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/AND2Gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708601244207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatedemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gatedemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GateDemo-Shell " "Found design unit 1: GateDemo-Shell" {  } { { "GateDemo.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/GateDemo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708601244209 ""} { "Info" "ISGN_ENTITY_NAME" "1 GateDemo " "Found entity 1: GateDemo" {  } { { "GateDemo.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/GateDemo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708601244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTGate-Behavioral " "Found design unit 1: NOTGate-Behavioral" {  } { { "NOTGate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NOTGate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708601244211 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTGate " "Found entity 1: NOTGate" {  } { { "NOTGate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NOTGate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708601244211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244211 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal NAND2Gate.vhd(18) " "VHDL syntax error at NAND2Gate.vhd(18) near text \".\";  expecting an identifier, or a string literal" {  } { { "NAND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NAND2Gate.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244220 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" NAND2Gate.vhd(19) " "VHDL syntax error at NAND2Gate.vhd(19) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "NAND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NAND2Gate.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244221 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" NAND2Gate.vhd(21) " "VHDL syntax error at NAND2Gate.vhd(21) near text \";\";  expecting \"<=\"" {  } { { "NAND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NAND2Gate.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244221 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal NAND2Gate.vhd(23) " "VHDL syntax error at NAND2Gate.vhd(23) near text \".\";  expecting an identifier, or a string literal" {  } { { "NAND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NAND2Gate.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244221 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" NAND2Gate.vhd(24) " "VHDL syntax error at NAND2Gate.vhd(24) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "NAND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NAND2Gate.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244221 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" NAND2Gate.vhd(25) " "VHDL syntax error at NAND2Gate.vhd(25) near text \";\";  expecting \"<=\"" {  } { { "NAND2Gate.vhd" "" { Text "C:/Users/tiago/Documents/University/1 ano/2 Semestre/LSD/Pratico/Prat01/Parte2/NAND2Gate.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand2gate.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nand2gate.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244222 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708601244538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 22 11:27:24 2024 " "Processing ended: Thu Feb 22 11:27:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708601244538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708601244538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708601244538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601244538 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708601245280 ""}
