Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon Apr 15 18:05:00 2024
| Host         : TUF-F15 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 67
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3          |
| TIMING-18 | Warning  | Missing input or output delay | 64         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[22] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[23] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[24] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[25] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[26] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[27] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[28] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[29] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[30] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[31] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on gpio_rtl_tri_io[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[10] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[11] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[12] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[13] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[14] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[15] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[16] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[17] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[18] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[19] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[1] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[20] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[21] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[22] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[23] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[24] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[25] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[26] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[27] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[28] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[29] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[2] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[30] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[31] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[3] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[4] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[5] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[6] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[7] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[8] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on gpio_rtl_tri_io[9] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>


