[
	{
		"original_line": "      V(vd3) <+ vd_val[3];", 
		"bug_line": "      V(vd3) <+ vd_val[3};",
		"error_description": "Mismatched brackets in array index: used curly brace '}' instead of square bracket ']' for array access"
	},
	{
		"original_line": "         mask = mask * 2;", 
		"bug_line": "         mask = mask * 2",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "   real    vd_val[0:`NUM_DAC_BITS-1];", 
		"bug_line": "   real    vd_val[0:`NUM_DAC_BITS-1;",
		"error_description": "Missing closing bracket ']' in array declaration causes unterminated dimension specifier."
	},
	{
		"original_line": "         end else begin", 
		"bug_line": "         end else begn",
		"error_description": "Misspelled 'begin' keyword as 'begn' which is not a valid VerilogA keyword"
	},
	{
		"original_line": "         mask = 1;", 
		"bug_line": "         mask = 1",
		"error_description": "Missing semicolon at the end of the assignment statement. Verilog-A requires semicolons to terminate statements, and its absence will cause a syntax error during compilation."
	},
	{
		"original_line": "`define NUM_CODES 256", 
		"bug_line": "define NUM_CODES 256",
		"error_description": "Missing backtick (`) before 'define' directive. Verilog preprocessor directives require a leading backtick character."
	},
	{
		"original_line": "           real    tnext;", 
		"bug_line": "           real    tnext",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "   integer out_file;", 
		"bug_line": "   integer out_file",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires all statements to end with a semicolon."
	},
	{
		"original_line": "`define NUM_CODES 256", 
		"bug_line": "define NUM_CODES 256",
		"error_description": "Missing backtick (`) before 'define' makes this an invalid preprocessor directive. Verilog-A requires the backtick for compiler directives."
	},
	{
		"original_line": "           vd_val[bit] = vlogic_low;", 
		"bug_line": "           vd_val[bit] = vlogic_low",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "electrical vin, vd7, vd6, vd5, vd4, vd3, vd2, vd1, vd0;", 
		"bug_line": "electrical vin, vd7, vd6, vd5, vd4, vd3, vd2, vd1 vd0;",
		"error_description": "Missing comma between port identifiers 'vd1' and 'vd0', causing a syntax error where the parser expects either a comma separator or semicolon terminator."
	},
	{
		"original_line": "         for (code=0; code < `NUM_CODES; code=code+1) begin", 
		"bug_line": "         for (code=0; code < `NUM_CODES` code=code+1) begin",
		"error_description": "Missing semicolon after macro `NUM_CODES` in for-loop condition. Verilog requires semicolons to separate the three expressions in a for-loop header."
	},
	{
		"original_line": "electrical vin, vd7, vd6, vd5, vd4, vd3, vd2, vd1, vd0;", 
		"bug_line": "electrical vin, vd7, vd6, vd5, vd4, vd3, vd2, vd1 vd0;",
		"error_description": "Missing comma between identifiers 'vd1' and 'vd0' in the electrical node declaration list"
	},
	{
		"original_line": "tnext = tsettle;", 
		"bug_line": "tnext = tsettle",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "real    inl[0:`NUM_CODES-1];", 
		"bug_line": "real    inl[0, `NUM_CODES-1];",
		"error_description": "Using comma instead of colon in the array dimension range specifier, which is invalid syntax for array declarations in VerilogA."
	},
	{
		"original_line": "`define NUM_DAC_BITS 8", 
		"bug_line": "`define NUM_DAC_BITS 8;",
		"error_description": "Added semicolon at end of preprocessor directive. Verilog-A preprocessor directives must not be terminated with semicolons as they are compiler directives, not statements."
	},
	{
		"original_line": "         if (log_to_file) $fclose(out_file);", 
		"bug_line": "         if (log_to_file) $fclose(out_file)",
		"error_description": "Missing semicolon at end of statement - VerilogA requires all statements to be terminated with semicolons"
	},
	{
		"original_line": "parameter real vlogic_high=5.0;", 
		"bug_line": "parameter real vlogic_high 5.0;",
		"error_description": "Missing equals sign in parameter assignment"
	},
	{
		"original_line": "      integer max_inl_code;", 
		"bug_line": "      integer max_inl_code",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error as the next token 'real' becomes unexpected after the identifier."
	},
	{
		"original_line": "         for (code=0; code < `NUM_CODES; code=code+1) begin", 
		"bug_line": "         for (code=0: code < `NUM_CODES; code=code+1) begin",
		"error_description": "Semicolon replaced with colon in for-loop initializer, creating invalid syntax for loop structure"
	}
]