#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x15aeacee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15aeae400 .scope module, "tb_tiled_gemm" "tb_tiled_gemm" 3 18;
 .timescale -9 -12;
P_0x15ae10fe0 .param/l "CLK" 0 3 20, +C4<00000000000000000000000000001010>;
P_0x15ae11020 .param/l "OP_HALT" 1 3 76, C4<11111111>;
P_0x15ae11060 .param/l "OP_SYNC" 1 3 75, C4<00000100>;
P_0x15ae110a0 .param/l "OP_TENSOR" 1 3 73, C4<00000001>;
P_0x15ae110e0 .param/l "OP_VECTOR" 1 3 74, C4<00000010>;
P_0x15ae11120 .param/l "SRAM_WIDTH" 0 3 21, +C4<00000000000000000000000100000000>;
P_0x15ae11160 .param/l "SYNC_MXU" 1 3 80, C4<00000001>;
P_0x15ae111a0 .param/l "SYNC_VPU" 1 3 81, C4<00000010>;
P_0x15ae111e0 .param/l "VOP_ADD" 1 3 77, C4<00000001>;
P_0x15ae11220 .param/l "VOP_LOAD" 1 3 78, C4<00110000>;
P_0x15ae11260 .param/l "VOP_STORE" 1 3 79, C4<00110001>;
v0x600000e06c70_0 .net "axi_araddr", 39 0, L_0x60000175aca0;  1 drivers
v0x600000e06d00_0 .net "axi_arlen", 7 0, L_0x60000175ad10;  1 drivers
v0x600000e06d90_0 .var "axi_arready", 0 0;
v0x600000e06e20_0 .net "axi_arvalid", 0 0, L_0x60000175adf0;  1 drivers
v0x600000e06eb0_0 .net "axi_awaddr", 39 0, L_0x60000175aa00;  1 drivers
v0x600000e06f40_0 .net "axi_awlen", 7 0, L_0x60000175aa70;  1 drivers
v0x600000e06fd0_0 .var "axi_awready", 0 0;
v0x600000e07060_0 .net "axi_awvalid", 0 0, L_0x60000175aae0;  1 drivers
L_0x16009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000e070f0_0 .net "axi_bready", 0 0, L_0x16009a968;  1 drivers
v0x600000e07180_0 .var "axi_bresp", 1 0;
v0x600000e07210_0 .var "axi_bvalid", 0 0;
v0x600000e072a0_0 .var "axi_rdata", 255 0;
v0x600000e07330_0 .var "axi_rlast", 0 0;
v0x600000e073c0_0 .net "axi_rready", 0 0, L_0x60000175ae60;  1 drivers
v0x600000e07450_0 .var "axi_rvalid", 0 0;
v0x600000e074e0_0 .net "axi_wdata", 255 0, L_0x60000175ab50;  1 drivers
v0x600000e07570_0 .net "axi_wlast", 0 0, L_0x60000175abc0;  1 drivers
v0x600000e07600_0 .var "axi_wready", 0 0;
v0x600000e07690_0 .net "axi_wvalid", 0 0, L_0x60000175ac30;  1 drivers
v0x600000e07720_0 .var "clk", 0 0;
v0x600000e077b0_0 .var/i "errors", 31 0;
v0x600000e07840_0 .var "global_sync_in", 0 0;
v0x600000e078d0_0 .var/i "i", 31 0;
v0x600000e07960_0 .var "noc_rx_addr", 19 0;
v0x600000e079f0_0 .var "noc_rx_data", 255 0;
v0x600000e07a80_0 .var "noc_rx_is_instr", 0 0;
v0x600000e07b10_0 .net "noc_rx_ready", 0 0, L_0x600000d4ee40;  1 drivers
v0x600000e07ba0_0 .var "noc_rx_valid", 0 0;
L_0x16009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e07c30_0 .net "noc_tx_addr", 19 0, L_0x16009a9f8;  1 drivers
L_0x16009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e07cc0_0 .net "noc_tx_data", 255 0, L_0x16009a9b0;  1 drivers
v0x600000e07d50_0 .var "noc_tx_ready", 0 0;
L_0x16009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e07de0_0 .net "noc_tx_valid", 0 0, L_0x16009aa40;  1 drivers
v0x600000e07e70_0 .var "rst_n", 0 0;
v0x600000e07f00_0 .var "sync_grant", 0 0;
v0x600000e08000_0 .net "sync_request", 0 0, L_0x600001756d10;  1 drivers
v0x600000e08090_0 .net "tpc_busy", 0 0, L_0x600001756ed0;  1 drivers
v0x600000e08120_0 .net "tpc_done", 0 0, L_0x600001756f40;  1 drivers
v0x600000e081b0_0 .net "tpc_error", 0 0, L_0x600001756e60;  1 drivers
v0x600000e08240_0 .var "tpc_start", 0 0;
v0x600000e082d0_0 .var "tpc_start_pc", 19 0;
E_0x60000291d040 .event negedge, v0x600000e60090_0;
S_0x15ae9fc60 .scope module, "dut" "tensor_processing_cluster" 3 56, 4 15 0, S_0x15aeae400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x15b010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x15b010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x15b010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x15b010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x15b010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x15b010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x15b010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x15b010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x15b010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x15b010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x15b010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x15b010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x15b010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x15b010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x15b010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x15b010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x15b011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600001757b10 .functor BUFZ 1, v0x600000e043f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000175a300 .functor OR 1, L_0x600000d4bca0, L_0x600000d4be80, C4<0>, C4<0>;
L_0x60000175a370 .functor AND 1, L_0x60000175a290, L_0x60000175a300, C4<1>, C4<1>;
L_0x60000175a3e0 .functor BUFZ 1, v0x600000e05440_0, C4<0>, C4<0>, C4<0>;
L_0x60000175a450 .functor BUFZ 1, v0x600000e04f30_0, C4<0>, C4<0>, C4<0>;
L_0x60000175b020 .functor AND 1, v0x600000e07ba0_0, L_0x600000d4ee40, C4<1>, C4<1>;
L_0x60000175b090 .functor AND 1, L_0x60000175b020, L_0x600000d4eee0, C4<1>, C4<1>;
v0x600000e02370_0 .net *"_ivl_24", 19 0, L_0x600000d4b5c0;  1 drivers
L_0x16009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e02400_0 .net *"_ivl_27", 3 0, L_0x16009a530;  1 drivers
v0x600000e02490_0 .net *"_ivl_28", 19 0, L_0x600000d4b660;  1 drivers
L_0x16009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e02520_0 .net *"_ivl_31", 14 0, L_0x16009a578;  1 drivers
L_0x16009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000e025b0_0 .net/2u *"_ivl_34", 2 0, L_0x16009a5c0;  1 drivers
v0x600000e02640_0 .net *"_ivl_38", 19 0, L_0x600000d4b840;  1 drivers
L_0x16009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e026d0_0 .net *"_ivl_41", 3 0, L_0x16009a608;  1 drivers
v0x600000e02760_0 .net *"_ivl_42", 19 0, L_0x600000d4b8e0;  1 drivers
L_0x16009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e027f0_0 .net *"_ivl_45", 3 0, L_0x16009a650;  1 drivers
L_0x16009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e02880_0 .net/2u *"_ivl_48", 2 0, L_0x16009a698;  1 drivers
v0x600000e02910_0 .net *"_ivl_52", 19 0, L_0x600000d4bac0;  1 drivers
L_0x16009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e029a0_0 .net *"_ivl_55", 3 0, L_0x16009a6e0;  1 drivers
v0x600000e02a30_0 .net *"_ivl_56", 19 0, L_0x600000d4bb60;  1 drivers
L_0x16009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e02ac0_0 .net *"_ivl_59", 3 0, L_0x16009a728;  1 drivers
L_0x16009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600000e02b50_0 .net *"_ivl_63", 127 0, L_0x16009a770;  1 drivers
v0x600000e02be0_0 .net *"_ivl_65", 127 0, L_0x600000d4bd40;  1 drivers
L_0x16009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e02c70_0 .net/2u *"_ivl_68", 2 0, L_0x16009a7b8;  1 drivers
v0x600000e02d00_0 .net *"_ivl_70", 0 0, L_0x600000d4bca0;  1 drivers
L_0x16009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000e02d90_0 .net/2u *"_ivl_72", 2 0, L_0x16009a800;  1 drivers
v0x600000e02e20_0 .net *"_ivl_74", 0 0, L_0x600000d4be80;  1 drivers
v0x600000e02eb0_0 .net *"_ivl_77", 0 0, L_0x60000175a300;  1 drivers
v0x600000e02f40_0 .net *"_ivl_87", 0 0, L_0x60000175b020;  1 drivers
v0x600000e02fd0_0 .net *"_ivl_89", 0 0, L_0x600000d4eee0;  1 drivers
v0x600000e03060_0 .var "act_data_d", 31 0;
v0x600000e030f0_0 .var "act_valid_d", 0 0;
v0x600000e03180_0 .var "act_valid_d2", 0 0;
v0x600000e03210_0 .net "axi_araddr", 39 0, L_0x60000175aca0;  alias, 1 drivers
v0x600000e032a0_0 .net "axi_arlen", 7 0, L_0x60000175ad10;  alias, 1 drivers
v0x600000e03330_0 .net "axi_arready", 0 0, v0x600000e06d90_0;  1 drivers
v0x600000e033c0_0 .net "axi_arvalid", 0 0, L_0x60000175adf0;  alias, 1 drivers
v0x600000e03450_0 .net "axi_awaddr", 39 0, L_0x60000175aa00;  alias, 1 drivers
v0x600000e034e0_0 .net "axi_awlen", 7 0, L_0x60000175aa70;  alias, 1 drivers
v0x600000e03570_0 .net "axi_awready", 0 0, v0x600000e06fd0_0;  1 drivers
v0x600000e03600_0 .net "axi_awvalid", 0 0, L_0x60000175aae0;  alias, 1 drivers
v0x600000e03690_0 .net "axi_bready", 0 0, L_0x16009a968;  alias, 1 drivers
v0x600000e03720_0 .net "axi_bresp", 1 0, v0x600000e07180_0;  1 drivers
v0x600000e037b0_0 .net "axi_bvalid", 0 0, v0x600000e07210_0;  1 drivers
v0x600000e03840_0 .net "axi_rdata", 255 0, v0x600000e072a0_0;  1 drivers
v0x600000e038d0_0 .net "axi_rlast", 0 0, v0x600000e07330_0;  1 drivers
v0x600000e03960_0 .net "axi_rready", 0 0, L_0x60000175ae60;  alias, 1 drivers
v0x600000e039f0_0 .net "axi_rvalid", 0 0, v0x600000e07450_0;  1 drivers
v0x600000e03a80_0 .net "axi_wdata", 255 0, L_0x60000175ab50;  alias, 1 drivers
v0x600000e03b10_0 .net "axi_wlast", 0 0, L_0x60000175abc0;  alias, 1 drivers
v0x600000e03ba0_0 .net "axi_wready", 0 0, v0x600000e07600_0;  1 drivers
v0x600000e03c30_0 .net "axi_wvalid", 0 0, L_0x60000175ac30;  alias, 1 drivers
v0x600000e03cc0_0 .net "clk", 0 0, v0x600000e07720_0;  1 drivers
v0x600000e03d50_0 .net "dma_lcp_done", 0 0, L_0x60000175a7d0;  1 drivers
v0x600000e03de0_0 .net "dma_lcp_ready", 0 0, L_0x600000d4df40;  1 drivers
v0x600000e03e70_0 .net "dma_sram_addr", 19 0, v0x600000e60e10_0;  1 drivers
v0x600000e03f00_0 .net "dma_sram_rdata", 255 0, L_0x60000175afb0;  1 drivers
v0x600000e04000_0 .net "dma_sram_re", 0 0, L_0x60000175a990;  1 drivers
v0x600000e04090_0 .net "dma_sram_ready", 0 0, L_0x600000d4eda0;  1 drivers
v0x600000e04120_0 .net "dma_sram_wdata", 255 0, L_0x60000175a8b0;  1 drivers
v0x600000e041b0_0 .net "dma_sram_we", 0 0, L_0x60000175a920;  1 drivers
v0x600000e04240_0 .net "global_sync_in", 0 0, v0x600000e07840_0;  1 drivers
v0x600000e042d0 .array "instr_mem", 4095 0, 127 0;
v0x600000e04360_0 .var "instr_rdata_reg", 127 0;
v0x600000e043f0_0 .var "instr_valid_reg", 0 0;
v0x600000e04480_0 .net "lcp_dma_cmd", 127 0, v0x600000e62910_0;  1 drivers
v0x600000e04510_0 .net "lcp_dma_valid", 0 0, L_0x6000017579c0;  1 drivers
v0x600000e045a0_0 .net "lcp_imem_addr", 19 0, L_0x600001757c60;  1 drivers
v0x600000e04630_0 .net "lcp_imem_data", 127 0, v0x600000e04360_0;  1 drivers
v0x600000e046c0_0 .net "lcp_imem_re", 0 0, L_0x600001757cd0;  1 drivers
v0x600000e04750_0 .net "lcp_imem_valid", 0 0, L_0x600001757b10;  1 drivers
v0x600000e047e0_0 .net "lcp_mxu_cmd", 127 0, v0x600000e63600_0;  1 drivers
v0x600000e04870_0 .net "lcp_mxu_valid", 0 0, L_0x600001757e20;  1 drivers
v0x600000e04900_0 .net "lcp_vpu_cmd", 127 0, v0x600000e64240_0;  1 drivers
v0x600000e04990_0 .net "lcp_vpu_valid", 0 0, L_0x6000017578e0;  1 drivers
v0x600000e04a20_0 .net "mxu_a_addr", 19 0, L_0x600000d4b980;  1 drivers
v0x600000e04ab0_0 .net "mxu_a_rdata", 255 0, L_0x60000175aed0;  1 drivers
v0x600000e04b40_0 .net "mxu_a_re", 0 0, L_0x600000d4ba20;  1 drivers
v0x600000e04bd0_0 .net "mxu_a_ready", 0 0, L_0x600000d4ec60;  1 drivers
v0x600000e04c60_0 .net "mxu_cfg_k", 15 0, L_0x600000d45900;  1 drivers
v0x600000e04cf0_0 .net "mxu_cfg_m", 15 0, L_0x600000d457c0;  1 drivers
v0x600000e04d80_0 .net "mxu_cfg_n", 15 0, L_0x600000d45860;  1 drivers
v0x600000e04e10_0 .var "mxu_col_cnt", 4 0;
v0x600000e04ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600000e04f30_0 .var "mxu_done_reg", 0 0;
v0x600000e04fc0_0 .net "mxu_dst_addr", 15 0, L_0x600000d455e0;  1 drivers
v0x600000e05050_0 .net "mxu_lcp_done", 0 0, L_0x60000175a450;  1 drivers
v0x600000e050e0_0 .net "mxu_lcp_ready", 0 0, L_0x60000175a3e0;  1 drivers
v0x600000e05170_0 .net "mxu_o_addr", 19 0, L_0x600000d4bc00;  1 drivers
v0x600000e05200_0 .net "mxu_o_ready", 0 0, L_0x600000d4ed00;  1 drivers
v0x600000e05290_0 .net "mxu_o_wdata", 255 0, L_0x600000d4bde0;  1 drivers
v0x600000e05320_0 .net "mxu_o_we", 0 0, L_0x60000175a370;  1 drivers
v0x600000e053b0_0 .var "mxu_out_cnt", 15 0;
v0x600000e05440_0 .var "mxu_ready_reg", 0 0;
v0x600000e054d0_0 .net "mxu_src0_addr", 15 0, L_0x600000d45680;  1 drivers
v0x600000e05560_0 .net "mxu_src1_addr", 15 0, L_0x600000d45720;  1 drivers
v0x600000e055f0_0 .var "mxu_start_array", 0 0;
v0x600000e05680_0 .var "mxu_start_array_d", 0 0;
v0x600000e05710_0 .var "mxu_state", 2 0;
v0x600000e057a0_0 .net "mxu_subop", 7 0, L_0x600000d45540;  1 drivers
v0x600000e05830_0 .net "mxu_w_addr", 19 0, L_0x600000d4b700;  1 drivers
v0x600000e058c0_0 .net "mxu_w_rdata", 255 0, v0x600000e7f8d0_0;  1 drivers
v0x600000e05950_0 .net "mxu_w_re", 0 0, L_0x600000d4b7a0;  1 drivers
v0x600000e059e0_0 .net "mxu_w_ready", 0 0, L_0x600000d4eb20;  1 drivers
v0x600000e05a70_0 .net "noc_data_write", 0 0, L_0x60000175b090;  1 drivers
v0x600000e05b00_0 .net "noc_rx_addr", 19 0, v0x600000e07960_0;  1 drivers
v0x600000e05b90_0 .net "noc_rx_data", 255 0, v0x600000e079f0_0;  1 drivers
v0x600000e05c20_0 .net "noc_rx_is_instr", 0 0, v0x600000e07a80_0;  1 drivers
v0x600000e05cb0_0 .net "noc_rx_ready", 0 0, L_0x600000d4ee40;  alias, 1 drivers
v0x600000e05d40_0 .net "noc_rx_valid", 0 0, v0x600000e07ba0_0;  1 drivers
v0x600000e05dd0_0 .net "noc_tx_addr", 19 0, L_0x16009a9f8;  alias, 1 drivers
v0x600000e05e60_0 .net "noc_tx_data", 255 0, L_0x16009a9b0;  alias, 1 drivers
v0x600000e05ef0_0 .net "noc_tx_ready", 0 0, v0x600000e07d50_0;  1 drivers
v0x600000e05f80_0 .net "noc_tx_valid", 0 0, L_0x16009aa40;  alias, 1 drivers
v0x600000e06010_0 .net "rst_n", 0 0, v0x600000e07e70_0;  1 drivers
v0x600000e060a0_0 .net "sync_grant", 0 0, v0x600000e07f00_0;  1 drivers
v0x600000e06130_0 .net "sync_request", 0 0, L_0x600001756d10;  alias, 1 drivers
v0x600000e061c0_0 .net "systolic_busy", 0 0, L_0x60000175a1b0;  1 drivers
v0x600000e06250_0 .net "systolic_done", 0 0, L_0x600000d4b0c0;  1 drivers
v0x600000e062e0_0 .net "systolic_result", 127 0, L_0x600000d4ac60;  1 drivers
v0x600000e06370_0 .net "systolic_result_valid", 0 0, L_0x60000175a290;  1 drivers
v0x600000e06400_0 .net "tpc_busy", 0 0, L_0x600001756ed0;  alias, 1 drivers
v0x600000e06490_0 .net "tpc_done", 0 0, L_0x600001756f40;  alias, 1 drivers
v0x600000e06520_0 .net "tpc_error", 0 0, L_0x600001756e60;  alias, 1 drivers
v0x600000e065b0_0 .net "tpc_start", 0 0, v0x600000e08240_0;  1 drivers
v0x600000e06640_0 .net "tpc_start_pc", 19 0, v0x600000e082d0_0;  1 drivers
v0x600000e066d0_0 .net "vpu_lcp_done", 0 0, L_0x60000175a5a0;  1 drivers
v0x600000e06760_0 .net "vpu_lcp_ready", 0 0, L_0x600000d4da40;  1 drivers
v0x600000e067f0_0 .net "vpu_sram_addr", 19 0, v0x600000e01710_0;  1 drivers
v0x600000e06880_0 .net "vpu_sram_rdata", 255 0, L_0x60000175af40;  1 drivers
v0x600000e06910_0 .net "vpu_sram_re", 0 0, L_0x60000175a760;  1 drivers
v0x600000e069a0_0 .net "vpu_sram_ready", 0 0, L_0x600000d4ebc0;  1 drivers
v0x600000e06a30_0 .net "vpu_sram_wdata", 255 0, L_0x60000175a680;  1 drivers
v0x600000e06ac0_0 .net "vpu_sram_we", 0 0, L_0x60000175a6f0;  1 drivers
v0x600000e06b50_0 .var "weight_load_col_d", 1 0;
v0x600000e06be0_0 .var "weight_load_en_d", 0 0;
L_0x600000d45540 .part v0x600000e63600_0, 112, 8;
L_0x600000d455e0 .part v0x600000e63600_0, 96, 16;
L_0x600000d45680 .part v0x600000e63600_0, 80, 16;
L_0x600000d45720 .part v0x600000e63600_0, 64, 16;
L_0x600000d457c0 .part v0x600000e63600_0, 48, 16;
L_0x600000d45860 .part v0x600000e63600_0, 32, 16;
L_0x600000d45900 .part v0x600000e63600_0, 16, 16;
L_0x600000d4b520 .part v0x600000e7f8d0_0, 0, 32;
L_0x600000d4b5c0 .concat [ 16 4 0 0], L_0x600000d45720, L_0x16009a530;
L_0x600000d4b660 .concat [ 5 15 0 0], v0x600000e04e10_0, L_0x16009a578;
L_0x600000d4b700 .arith/sum 20, L_0x600000d4b5c0, L_0x600000d4b660;
L_0x600000d4b7a0 .cmp/eq 3, v0x600000e05710_0, L_0x16009a5c0;
L_0x600000d4b840 .concat [ 16 4 0 0], L_0x600000d45680, L_0x16009a608;
L_0x600000d4b8e0 .concat [ 16 4 0 0], v0x600000e04ea0_0, L_0x16009a650;
L_0x600000d4b980 .arith/sum 20, L_0x600000d4b840, L_0x600000d4b8e0;
L_0x600000d4ba20 .cmp/eq 3, v0x600000e05710_0, L_0x16009a698;
L_0x600000d4bac0 .concat [ 16 4 0 0], L_0x600000d455e0, L_0x16009a6e0;
L_0x600000d4bb60 .concat [ 16 4 0 0], v0x600000e053b0_0, L_0x16009a728;
L_0x600000d4bc00 .arith/sum 20, L_0x600000d4bac0, L_0x600000d4bb60;
L_0x600000d4bd40 .part L_0x600000d4ac60, 0, 128;
L_0x600000d4bde0 .concat [ 128 128 0 0], L_0x600000d4bd40, L_0x16009a770;
L_0x600000d4bca0 .cmp/eq 3, v0x600000e05710_0, L_0x16009a7b8;
L_0x600000d4be80 .cmp/eq 3, v0x600000e05710_0, L_0x16009a800;
L_0x600000d4ee40 .reduce/nor L_0x600001756ed0;
L_0x600000d4eee0 .reduce/nor v0x600000e07a80_0;
S_0x15aeacae0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x15ae9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15b021600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15b021640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15b021680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15b0216c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15b021700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15b021740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15b021780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15b0217c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15b021800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15b021840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15b021880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15b0218c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15b021900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15b021940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15b021980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15b0219c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15b021a00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15b021a40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15b021a80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15b021ac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15b021b00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x60000175a7d0 .functor BUFZ 1, v0x600000e60510_0, C4<0>, C4<0>, C4<0>;
L_0x60000175a8b0 .functor BUFZ 256, v0x600000e61170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000175a920 .functor BUFZ 1, v0x600000e61290_0, C4<0>, C4<0>, C4<0>;
L_0x60000175a990 .functor BUFZ 1, v0x600000e60fc0_0, C4<0>, C4<0>, C4<0>;
L_0x60000175aa00 .functor BUFZ 40, v0x600000e5f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000175aa70 .functor BUFZ 8, v0x600000e5f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000175aae0 .functor BUFZ 1, v0x600000e5f720_0, C4<0>, C4<0>, C4<0>;
L_0x60000175ab50 .functor BUFZ 256, v0x600000e5fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000175abc0 .functor BUFZ 1, v0x600000e5fde0_0, C4<0>, C4<0>, C4<0>;
L_0x60000175ac30 .functor BUFZ 1, v0x600000e586c0_0, C4<0>, C4<0>, C4<0>;
L_0x60000175aca0 .functor BUFZ 40, v0x600000e5f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000175ad10 .functor BUFZ 8, v0x600000e5f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000175adf0 .functor BUFZ 1, v0x600000e5f330_0, C4<0>, C4<0>, C4<0>;
L_0x60000175ae60 .functor BUFZ 1, v0x600000e5fb10_0, C4<0>, C4<0>, C4<0>;
L_0x16009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e5ef40_0 .net/2u *"_ivl_14", 3 0, L_0x16009a920;  1 drivers
v0x600000e5efd0_0 .net "axi_araddr", 39 0, L_0x60000175aca0;  alias, 1 drivers
v0x600000e5f060_0 .var "axi_araddr_reg", 39 0;
v0x600000e5f0f0_0 .net "axi_arlen", 7 0, L_0x60000175ad10;  alias, 1 drivers
v0x600000e5f180_0 .var "axi_arlen_reg", 7 0;
v0x600000e5f210_0 .net "axi_arready", 0 0, v0x600000e06d90_0;  alias, 1 drivers
v0x600000e5f2a0_0 .net "axi_arvalid", 0 0, L_0x60000175adf0;  alias, 1 drivers
v0x600000e5f330_0 .var "axi_arvalid_reg", 0 0;
v0x600000e5f3c0_0 .net "axi_awaddr", 39 0, L_0x60000175aa00;  alias, 1 drivers
v0x600000e5f450_0 .var "axi_awaddr_reg", 39 0;
v0x600000e5f4e0_0 .net "axi_awlen", 7 0, L_0x60000175aa70;  alias, 1 drivers
v0x600000e5f570_0 .var "axi_awlen_reg", 7 0;
v0x600000e5f600_0 .net "axi_awready", 0 0, v0x600000e06fd0_0;  alias, 1 drivers
v0x600000e5f690_0 .net "axi_awvalid", 0 0, L_0x60000175aae0;  alias, 1 drivers
v0x600000e5f720_0 .var "axi_awvalid_reg", 0 0;
v0x600000e5f7b0_0 .net "axi_bready", 0 0, L_0x16009a968;  alias, 1 drivers
v0x600000e5f840_0 .net "axi_bresp", 1 0, v0x600000e07180_0;  alias, 1 drivers
v0x600000e5f8d0_0 .net "axi_bvalid", 0 0, v0x600000e07210_0;  alias, 1 drivers
v0x600000e5f960_0 .net "axi_rdata", 255 0, v0x600000e072a0_0;  alias, 1 drivers
v0x600000e5f9f0_0 .net "axi_rlast", 0 0, v0x600000e07330_0;  alias, 1 drivers
v0x600000e5fa80_0 .net "axi_rready", 0 0, L_0x60000175ae60;  alias, 1 drivers
v0x600000e5fb10_0 .var "axi_rready_reg", 0 0;
v0x600000e5fba0_0 .net "axi_rvalid", 0 0, v0x600000e07450_0;  alias, 1 drivers
v0x600000e5fc30_0 .net "axi_wdata", 255 0, L_0x60000175ab50;  alias, 1 drivers
v0x600000e5fcc0_0 .var "axi_wdata_reg", 255 0;
v0x600000e5fd50_0 .net "axi_wlast", 0 0, L_0x60000175abc0;  alias, 1 drivers
v0x600000e5fde0_0 .var "axi_wlast_reg", 0 0;
v0x600000e5fe70_0 .net "axi_wready", 0 0, v0x600000e07600_0;  alias, 1 drivers
v0x600000e5ff00_0 .net "axi_wvalid", 0 0, L_0x60000175ac30;  alias, 1 drivers
v0x600000e586c0_0 .var "axi_wvalid_reg", 0 0;
v0x600000e58630_0 .net "cfg_cols", 11 0, L_0x600000d4dd60;  1 drivers
v0x600000e60000_0 .net "cfg_rows", 11 0, L_0x600000d4dcc0;  1 drivers
v0x600000e60090_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e60120_0 .net "cmd", 127 0, v0x600000e62910_0;  alias, 1 drivers
v0x600000e601b0_0 .net "cmd_done", 0 0, L_0x60000175a7d0;  alias, 1 drivers
v0x600000e60240_0 .net "cmd_ready", 0 0, L_0x600000d4df40;  alias, 1 drivers
v0x600000e602d0_0 .net "cmd_valid", 0 0, L_0x6000017579c0;  alias, 1 drivers
v0x600000e60360_0 .var "col_count", 11 0;
v0x600000e603f0_0 .var "cols_cfg", 11 0;
v0x600000e60480_0 .var "data_buf", 255 0;
v0x600000e60510_0 .var "done_reg", 0 0;
v0x600000e605a0_0 .net "ext_addr", 39 0, L_0x600000d4db80;  1 drivers
v0x600000e60630_0 .var "ext_base", 39 0;
v0x600000e606c0_0 .var "ext_ptr", 39 0;
v0x600000e60750_0 .net "ext_stride", 11 0, L_0x600000d4de00;  1 drivers
v0x600000e607e0_0 .var "ext_stride_cfg", 11 0;
v0x600000e60870_0 .net "int_addr", 19 0, L_0x600000d4dc20;  1 drivers
v0x600000e60900_0 .var "int_base", 19 0;
v0x600000e60990_0 .var "int_ptr", 19 0;
v0x600000e60a20_0 .net "int_stride", 11 0, L_0x600000d4dea0;  1 drivers
v0x600000e60ab0_0 .var "int_stride_cfg", 11 0;
v0x600000e60b40_0 .var "op_type", 7 0;
v0x600000e60bd0_0 .var "row_count", 11 0;
v0x600000e60c60_0 .var "rows_cfg", 11 0;
v0x600000e60cf0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e60d80_0 .net "sram_addr", 19 0, v0x600000e60e10_0;  alias, 1 drivers
v0x600000e60e10_0 .var "sram_addr_reg", 19 0;
v0x600000e60ea0_0 .net "sram_rdata", 255 0, L_0x60000175afb0;  alias, 1 drivers
v0x600000e60f30_0 .net "sram_re", 0 0, L_0x60000175a990;  alias, 1 drivers
v0x600000e60fc0_0 .var "sram_re_reg", 0 0;
v0x600000e61050_0 .net "sram_ready", 0 0, L_0x600000d4eda0;  alias, 1 drivers
v0x600000e610e0_0 .net "sram_wdata", 255 0, L_0x60000175a8b0;  alias, 1 drivers
v0x600000e61170_0 .var "sram_wdata_reg", 255 0;
v0x600000e61200_0 .net "sram_we", 0 0, L_0x60000175a920;  alias, 1 drivers
v0x600000e61290_0 .var "sram_we_reg", 0 0;
v0x600000e61320_0 .var "state", 3 0;
v0x600000e613b0_0 .net "subop", 7 0, L_0x600000d4dae0;  1 drivers
E_0x60000291da00/0 .event negedge, v0x600000e60cf0_0;
E_0x60000291da00/1 .event posedge, v0x600000e60090_0;
E_0x60000291da00 .event/or E_0x60000291da00/0, E_0x60000291da00/1;
L_0x600000d4dae0 .part v0x600000e62910_0, 112, 8;
L_0x600000d4db80 .part v0x600000e62910_0, 72, 40;
L_0x600000d4dc20 .part v0x600000e62910_0, 52, 20;
L_0x600000d4dcc0 .part v0x600000e62910_0, 40, 12;
L_0x600000d4dd60 .part v0x600000e62910_0, 28, 12;
L_0x600000d4de00 .part v0x600000e62910_0, 16, 12;
L_0x600000d4dea0 .part v0x600000e62910_0, 4, 12;
L_0x600000d4df40 .cmp/eq 4, v0x600000e61320_0, L_0x16009a920;
S_0x15ae37e00 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x15ae9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x15b025200 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x15b025240 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x15b025280 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x15b0252c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x15b025300 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x15b025340 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x15b025380 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x15b0253c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x15b025400 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x15b025440 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x15b025480 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x15b0254c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x15b025500 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x15b025540 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x15b025580 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x15b0255c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x15b025600 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x15b025640 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x15b025680 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x15b0256c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x15b025700 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x15b025740 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x15b025780 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x15b0257c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x15b025800 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x15b025840 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x15b025880 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600001757b80 .functor AND 1, L_0x600000d45220, L_0x600000d44960, C4<1>, C4<1>;
L_0x600001757bf0 .functor AND 1, L_0x600001757b80, L_0x600000d44aa0, C4<1>, C4<1>;
L_0x600001757c60 .functor BUFZ 20, v0x600000e62f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600001757cd0 .functor BUFZ 1, v0x600000e630f0_0, C4<0>, C4<0>, C4<0>;
L_0x600001757e20 .functor BUFZ 1, v0x600000e63840_0, C4<0>, C4<0>, C4<0>;
L_0x6000017578e0 .functor BUFZ 1, v0x600000e64480_0, C4<0>, C4<0>, C4<0>;
L_0x6000017579c0 .functor BUFZ 1, v0x600000e62b50_0, C4<0>, C4<0>, C4<0>;
L_0x600001757100 .functor AND 1, L_0x600000d445a0, L_0x600000d44500, C4<1>, C4<1>;
L_0x600001756ed0 .functor AND 1, L_0x600001757100, L_0x600000d45400, C4<1>, C4<1>;
L_0x600001756f40 .functor BUFZ 1, v0x600000e62c70_0, C4<0>, C4<0>, C4<0>;
L_0x600001756e60 .functor BUFZ 1, v0x600000e62d90_0, C4<0>, C4<0>, C4<0>;
L_0x600001756d10 .functor BUFZ 1, v0x600000e64090_0, C4<0>, C4<0>, C4<0>;
L_0x160098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e614d0_0 .net *"_ivl_11", 23 0, L_0x160098010;  1 drivers
L_0x160098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61560_0 .net/2u *"_ivl_12", 31 0, L_0x160098058;  1 drivers
v0x600000e615f0_0 .net *"_ivl_14", 0 0, L_0x600000d45220;  1 drivers
v0x600000e61680_0 .net *"_ivl_16", 31 0, L_0x600000d45360;  1 drivers
L_0x1600980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61710_0 .net *"_ivl_19", 23 0, L_0x1600980a0;  1 drivers
L_0x1600980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e617a0_0 .net/2u *"_ivl_20", 31 0, L_0x1600980e8;  1 drivers
v0x600000e61830_0 .net *"_ivl_22", 0 0, L_0x600000d44960;  1 drivers
v0x600000e618c0_0 .net *"_ivl_25", 0 0, L_0x600001757b80;  1 drivers
v0x600000e61950_0 .net *"_ivl_26", 31 0, L_0x600000d44a00;  1 drivers
L_0x160098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e619e0_0 .net *"_ivl_29", 23 0, L_0x160098130;  1 drivers
L_0x160098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61a70_0 .net/2u *"_ivl_30", 31 0, L_0x160098178;  1 drivers
v0x600000e61b00_0 .net *"_ivl_32", 0 0, L_0x600000d44aa0;  1 drivers
v0x600000e61b90_0 .net *"_ivl_36", 31 0, L_0x600000d44b40;  1 drivers
L_0x1600981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61c20_0 .net *"_ivl_39", 23 0, L_0x1600981c0;  1 drivers
L_0x160098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61cb0_0 .net/2u *"_ivl_40", 31 0, L_0x160098208;  1 drivers
v0x600000e61d40_0 .net *"_ivl_44", 31 0, L_0x600000d44c80;  1 drivers
L_0x160098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61dd0_0 .net *"_ivl_47", 23 0, L_0x160098250;  1 drivers
L_0x160098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61e60_0 .net/2u *"_ivl_48", 31 0, L_0x160098298;  1 drivers
v0x600000e61ef0_0 .net *"_ivl_52", 31 0, L_0x600000d44820;  1 drivers
L_0x1600982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e61f80_0 .net *"_ivl_55", 23 0, L_0x1600982e0;  1 drivers
L_0x160098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e62010_0 .net/2u *"_ivl_56", 31 0, L_0x160098328;  1 drivers
L_0x160098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600000e620a0_0 .net/2u *"_ivl_76", 3 0, L_0x160098370;  1 drivers
v0x600000e62130_0 .net *"_ivl_78", 0 0, L_0x600000d445a0;  1 drivers
v0x600000e621c0_0 .net *"_ivl_8", 31 0, L_0x600000d45180;  1 drivers
L_0x1600983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600000e62250_0 .net/2u *"_ivl_80", 3 0, L_0x1600983b8;  1 drivers
v0x600000e622e0_0 .net *"_ivl_82", 0 0, L_0x600000d44500;  1 drivers
v0x600000e62370_0 .net *"_ivl_85", 0 0, L_0x600001757100;  1 drivers
L_0x160098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600000e62400_0 .net/2u *"_ivl_86", 3 0, L_0x160098400;  1 drivers
v0x600000e62490_0 .net *"_ivl_88", 0 0, L_0x600000d45400;  1 drivers
v0x600000e62520_0 .net "all_done", 0 0, L_0x600001757bf0;  1 drivers
v0x600000e625b0_0 .net "busy", 0 0, L_0x600001756ed0;  alias, 1 drivers
v0x600000e62640_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e626d0_0 .var "decoded_opcode", 7 0;
v0x600000e62760_0 .var "decoded_subop", 7 0;
v0x600000e627f0_0 .net "dma_clear", 0 0, L_0x600000d44640;  1 drivers
v0x600000e62880_0 .net "dma_cmd", 127 0, v0x600000e62910_0;  alias, 1 drivers
v0x600000e62910_0 .var "dma_cmd_reg", 127 0;
v0x600000e629a0_0 .net "dma_done", 0 0, L_0x60000175a7d0;  alias, 1 drivers
v0x600000e62a30_0 .net "dma_ready", 0 0, L_0x600000d4df40;  alias, 1 drivers
v0x600000e62ac0_0 .net "dma_valid", 0 0, L_0x6000017579c0;  alias, 1 drivers
v0x600000e62b50_0 .var "dma_valid_reg", 0 0;
v0x600000e62be0_0 .net "done", 0 0, L_0x600001756f40;  alias, 1 drivers
v0x600000e62c70_0 .var "done_reg", 0 0;
v0x600000e62d00_0 .net "error", 0 0, L_0x600001756e60;  alias, 1 drivers
v0x600000e62d90_0 .var "error_reg", 0 0;
v0x600000e62e20_0 .net "global_sync_in", 0 0, v0x600000e07840_0;  alias, 1 drivers
v0x600000e62eb0_0 .net "imem_addr", 19 0, L_0x600001757c60;  alias, 1 drivers
v0x600000e62f40_0 .var "imem_addr_reg", 19 0;
v0x600000e62fd0_0 .net "imem_data", 127 0, v0x600000e04360_0;  alias, 1 drivers
v0x600000e63060_0 .net "imem_re", 0 0, L_0x600001757cd0;  alias, 1 drivers
v0x600000e630f0_0 .var "imem_re_reg", 0 0;
v0x600000e63180_0 .net "imem_valid", 0 0, L_0x600001757b10;  alias, 1 drivers
v0x600000e63210_0 .var "instr_reg", 127 0;
v0x600000e632a0_0 .net "loop_count", 15 0, L_0x600000d45040;  1 drivers
v0x600000e63330 .array "loop_counter", 3 0, 15 0;
v0x600000e633c0_0 .var "loop_sp", 1 0;
v0x600000e63450 .array "loop_start_addr", 3 0, 19 0;
v0x600000e634e0_0 .net "mxu_clear", 0 0, L_0x600000d44be0;  1 drivers
v0x600000e63570_0 .net "mxu_cmd", 127 0, v0x600000e63600_0;  alias, 1 drivers
v0x600000e63600_0 .var "mxu_cmd_reg", 127 0;
v0x600000e63690_0 .net "mxu_done", 0 0, L_0x60000175a450;  alias, 1 drivers
v0x600000e63720_0 .net "mxu_ready", 0 0, L_0x60000175a3e0;  alias, 1 drivers
v0x600000e637b0_0 .net "mxu_valid", 0 0, L_0x600001757e20;  alias, 1 drivers
v0x600000e63840_0 .var "mxu_valid_reg", 0 0;
v0x600000e638d0_0 .net "opcode", 7 0, L_0x600000d44f00;  1 drivers
v0x600000e63960_0 .var "pc", 19 0;
v0x600000e639f0_0 .var "pending_dma", 7 0;
v0x600000e63a80_0 .var "pending_mxu", 7 0;
v0x600000e63b10_0 .var "pending_vpu", 7 0;
v0x600000e63ba0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e63c30_0 .net "start", 0 0, v0x600000e08240_0;  alias, 1 drivers
v0x600000e63cc0_0 .net "start_pc", 19 0, v0x600000e082d0_0;  alias, 1 drivers
v0x600000e63d50_0 .var "state", 3 0;
v0x600000e63de0_0 .net "subop", 7 0, L_0x600000d44fa0;  1 drivers
v0x600000e63e70_0 .net "sync_grant", 0 0, v0x600000e07f00_0;  alias, 1 drivers
v0x600000e63f00_0 .net "sync_mask", 7 0, L_0x600000d450e0;  1 drivers
v0x600000e64000_0 .net "sync_request", 0 0, L_0x600001756d10;  alias, 1 drivers
v0x600000e64090_0 .var "sync_request_reg", 0 0;
v0x600000e64120_0 .net "vpu_clear", 0 0, L_0x600000d44d20;  1 drivers
v0x600000e641b0_0 .net "vpu_cmd", 127 0, v0x600000e64240_0;  alias, 1 drivers
v0x600000e64240_0 .var "vpu_cmd_reg", 127 0;
v0x600000e642d0_0 .net "vpu_done", 0 0, L_0x60000175a5a0;  alias, 1 drivers
v0x600000e64360_0 .net "vpu_ready", 0 0, L_0x600000d4da40;  alias, 1 drivers
v0x600000e643f0_0 .net "vpu_valid", 0 0, L_0x6000017578e0;  alias, 1 drivers
v0x600000e64480_0 .var "vpu_valid_reg", 0 0;
L_0x600000d44f00 .part v0x600000e04360_0, 120, 8;
L_0x600000d44fa0 .part v0x600000e04360_0, 112, 8;
L_0x600000d45040 .part v0x600000e04360_0, 32, 16;
L_0x600000d450e0 .part v0x600000e04360_0, 104, 8;
L_0x600000d45180 .concat [ 8 24 0 0], v0x600000e63a80_0, L_0x160098010;
L_0x600000d45220 .cmp/eq 32, L_0x600000d45180, L_0x160098058;
L_0x600000d45360 .concat [ 8 24 0 0], v0x600000e63b10_0, L_0x1600980a0;
L_0x600000d44960 .cmp/eq 32, L_0x600000d45360, L_0x1600980e8;
L_0x600000d44a00 .concat [ 8 24 0 0], v0x600000e639f0_0, L_0x160098130;
L_0x600000d44aa0 .cmp/eq 32, L_0x600000d44a00, L_0x160098178;
L_0x600000d44b40 .concat [ 8 24 0 0], v0x600000e63a80_0, L_0x1600981c0;
L_0x600000d44be0 .cmp/eq 32, L_0x600000d44b40, L_0x160098208;
L_0x600000d44c80 .concat [ 8 24 0 0], v0x600000e63b10_0, L_0x160098250;
L_0x600000d44d20 .cmp/eq 32, L_0x600000d44c80, L_0x160098298;
L_0x600000d44820 .concat [ 8 24 0 0], v0x600000e639f0_0, L_0x1600982e0;
L_0x600000d44640 .cmp/eq 32, L_0x600000d44820, L_0x160098328;
L_0x600000d445a0 .cmp/ne 4, v0x600000e63d50_0, L_0x160098370;
L_0x600000d44500 .cmp/ne 4, v0x600000e63d50_0, L_0x1600983b8;
L_0x600000d45400 .cmp/ne 4, v0x600000e63d50_0, L_0x160098400;
S_0x15ae36260 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x15ae37e00;
 .timescale 0 0;
v0x600000e61440_0 .var/i "i", 31 0;
S_0x15ae70c10 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x15ae9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x15ae9aa70 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x15ae9aab0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x15ae9aaf0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x15ae9ab30 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x15ae9ab70 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x15ae9abb0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x15ae9abf0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x15ae9ac30 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600001759f80 .functor OR 1, L_0x600000d4ad00, L_0x600000d4ada0, C4<0>, C4<0>;
L_0x600001759ff0 .functor AND 1, L_0x600000d4ae40, v0x600000e05680_0, C4<1>, C4<1>;
L_0x60000175a060 .functor AND 1, L_0x600001759ff0, L_0x600000d4aee0, C4<1>, C4<1>;
L_0x60000175a0d0 .functor OR 1, L_0x600001759f80, L_0x60000175a060, C4<0>, C4<0>;
L_0x60000175a140 .functor BUFZ 1, L_0x60000175a0d0, C4<0>, C4<0>, C4<0>;
L_0x60000175a1b0 .functor AND 1, L_0x600000d4af80, L_0x600000d4b020, C4<1>, C4<1>;
L_0x60000175a220 .functor AND 1, L_0x600000d4b200, L_0x600000d4b2a0, C4<1>, C4<1>;
L_0x60000175a290 .functor AND 1, L_0x60000175a220, L_0x600000d4b480, C4<1>, C4<1>;
v0x600000e7ad00_0 .net *"_ivl_101", 0 0, L_0x600000d4b480;  1 drivers
L_0x16009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e7ad90_0 .net/2u *"_ivl_37", 2 0, L_0x16009a188;  1 drivers
v0x600000e7ae20_0 .net *"_ivl_39", 0 0, L_0x600000d4ad00;  1 drivers
L_0x16009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000e7aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x16009a1d0;  1 drivers
v0x600000e7af40_0 .net *"_ivl_43", 0 0, L_0x600000d4ada0;  1 drivers
v0x600000e7afd0_0 .net *"_ivl_46", 0 0, L_0x600001759f80;  1 drivers
L_0x16009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e7b060_0 .net/2u *"_ivl_47", 2 0, L_0x16009a218;  1 drivers
v0x600000e7b0f0_0 .net *"_ivl_49", 0 0, L_0x600000d4ae40;  1 drivers
v0x600000e7b180_0 .net *"_ivl_52", 0 0, L_0x600001759ff0;  1 drivers
v0x600000e7b210_0 .net *"_ivl_54", 0 0, L_0x600000d4aee0;  1 drivers
v0x600000e7b2a0_0 .net *"_ivl_56", 0 0, L_0x60000175a060;  1 drivers
L_0x16009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e7b330_0 .net/2u *"_ivl_61", 2 0, L_0x16009a260;  1 drivers
v0x600000e7b3c0_0 .net *"_ivl_63", 0 0, L_0x600000d4af80;  1 drivers
L_0x16009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000e7b450_0 .net/2u *"_ivl_65", 2 0, L_0x16009a2a8;  1 drivers
v0x600000e7b4e0_0 .net *"_ivl_67", 0 0, L_0x600000d4b020;  1 drivers
L_0x16009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600000e7b570_0 .net/2u *"_ivl_71", 2 0, L_0x16009a2f0;  1 drivers
L_0x16009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e7b600_0 .net/2u *"_ivl_75", 2 0, L_0x16009a338;  1 drivers
L_0x16009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600000e7b690_0 .net/2u *"_ivl_81", 2 0, L_0x16009a3c8;  1 drivers
v0x600000e7b720_0 .net *"_ivl_83", 0 0, L_0x600000d4b200;  1 drivers
v0x600000e7b7b0_0 .net *"_ivl_85", 0 0, L_0x600000d4b2a0;  1 drivers
v0x600000e7b840_0 .net *"_ivl_88", 0 0, L_0x60000175a220;  1 drivers
v0x600000e7b8d0_0 .net *"_ivl_89", 31 0, L_0x600000d4b340;  1 drivers
L_0x16009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7b960_0 .net *"_ivl_92", 15 0, L_0x16009a410;  1 drivers
L_0x16009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000e7b9f0_0 .net *"_ivl_93", 31 0, L_0x16009aa88;  1 drivers
L_0x16009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600000e7ba80_0 .net/2u *"_ivl_97", 31 0, L_0x16009a458;  1 drivers
v0x600000e7bb10_0 .net *"_ivl_99", 31 0, L_0x600000d4b3e0;  1 drivers
v0x600000e7bba0_0 .net "act_data", 31 0, v0x600000e03060_0;  1 drivers
v0x600000e7bc30 .array "act_h", 19 0;
v0x600000e7bc30_0 .net v0x600000e7bc30 0, 7 0, L_0x600001756b50; 1 drivers
v0x600000e7bc30_1 .net v0x600000e7bc30 1, 7 0, v0x600000e655f0_0; 1 drivers
v0x600000e7bc30_2 .net v0x600000e7bc30 2, 7 0, v0x600000e66b50_0; 1 drivers
v0x600000e7bc30_3 .net v0x600000e7bc30 3, 7 0, v0x600000e68120_0; 1 drivers
v0x600000e7bc30_4 .net v0x600000e7bc30 4, 7 0, v0x600000e69680_0; 1 drivers
v0x600000e7bc30_5 .net v0x600000e7bc30 5, 7 0, L_0x600001756bc0; 1 drivers
v0x600000e7bc30_6 .net v0x600000e7bc30 6, 7 0, v0x600000e6abe0_0; 1 drivers
v0x600000e7bc30_7 .net v0x600000e7bc30 7, 7 0, v0x600000e6c1b0_0; 1 drivers
v0x600000e7bc30_8 .net v0x600000e7bc30 8, 7 0, v0x600000e6d710_0; 1 drivers
v0x600000e7bc30_9 .net v0x600000e7bc30 9, 7 0, v0x600000e6ec70_0; 1 drivers
v0x600000e7bc30_10 .net v0x600000e7bc30 10, 7 0, L_0x600001756a70; 1 drivers
v0x600000e7bc30_11 .net v0x600000e7bc30 11, 7 0, v0x600000e70240_0; 1 drivers
v0x600000e7bc30_12 .net v0x600000e7bc30 12, 7 0, v0x600000e717a0_0; 1 drivers
v0x600000e7bc30_13 .net v0x600000e7bc30 13, 7 0, v0x600000e72d00_0; 1 drivers
v0x600000e7bc30_14 .net v0x600000e7bc30 14, 7 0, v0x600000e742d0_0; 1 drivers
v0x600000e7bc30_15 .net v0x600000e7bc30 15, 7 0, L_0x600001756ae0; 1 drivers
v0x600000e7bc30_16 .net v0x600000e7bc30 16, 7 0, v0x600000e75830_0; 1 drivers
v0x600000e7bc30_17 .net v0x600000e7bc30 17, 7 0, v0x600000e76d90_0; 1 drivers
v0x600000e7bc30_18 .net v0x600000e7bc30 18, 7 0, v0x600000e78360_0; 1 drivers
v0x600000e7bc30_19 .net v0x600000e7bc30 19, 7 0, v0x600000e798c0_0; 1 drivers
v0x600000e7bcc0_0 .net "act_ready", 0 0, L_0x600000d4b160;  1 drivers
v0x600000e7bd50_0 .net "act_valid", 0 0, v0x600000e03180_0;  1 drivers
v0x600000e7bde0_0 .net "busy", 0 0, L_0x60000175a1b0;  alias, 1 drivers
v0x600000e7be70_0 .net "cfg_k_tiles", 15 0, L_0x600000d45900;  alias, 1 drivers
L_0x16009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000e7bf00_0 .net "clear_acc", 0 0, L_0x16009a4a0;  1 drivers
v0x600000e7c000_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e7c090_0 .var "cycle_count", 15 0;
v0x600000e7c120_0 .var "cycle_count_next", 15 0;
v0x600000e64510_5 .array/port v0x600000e64510, 5;
v0x600000e7c1b0 .array "deskew_output", 3 0;
v0x600000e7c1b0_0 .net v0x600000e7c1b0 0, 31 0, v0x600000e64510_5; 1 drivers
v0x600000e64630_3 .array/port v0x600000e64630, 3;
v0x600000e7c1b0_1 .net v0x600000e7c1b0 1, 31 0, v0x600000e64630_3; 1 drivers
v0x600000e64750_1 .array/port v0x600000e64750, 1;
v0x600000e7c1b0_2 .net v0x600000e7c1b0 2, 31 0, v0x600000e64750_1; 1 drivers
v0x600000e7c1b0_3 .net v0x600000e7c1b0 3, 31 0, L_0x600001759d50; 1 drivers
v0x600000e7c240_0 .net "done", 0 0, L_0x600000d4b0c0;  alias, 1 drivers
L_0x16009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c2d0_0 .net "drain_delay", 15 0, L_0x16009a380;  1 drivers
v0x600000e7c360_0 .net "pe_enable", 0 0, L_0x60000175a0d0;  1 drivers
v0x600000e7c3f0 .array "psum_bottom", 3 0;
v0x600000e7c3f0_0 .net v0x600000e7c3f0 0, 31 0, L_0x600001759a40; 1 drivers
v0x600000e7c3f0_1 .net v0x600000e7c3f0 1, 31 0, L_0x600001759b20; 1 drivers
v0x600000e7c3f0_2 .net v0x600000e7c3f0 2, 31 0, L_0x600001759c00; 1 drivers
v0x600000e7c3f0_3 .net v0x600000e7c3f0 3, 31 0, L_0x600001759ce0; 1 drivers
L_0x160098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c480 .array "psum_v", 19 0;
v0x600000e7c480_0 .net v0x600000e7c480 0, 31 0, L_0x160098568; 1 drivers
L_0x1600985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c480_1 .net v0x600000e7c480 1, 31 0, L_0x1600985b0; 1 drivers
L_0x1600985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c480_2 .net v0x600000e7c480 2, 31 0, L_0x1600985f8; 1 drivers
L_0x160098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7c480_3 .net v0x600000e7c480 3, 31 0, L_0x160098640; 1 drivers
v0x600000e7c480_4 .net v0x600000e7c480 4, 31 0, v0x600000e65b00_0; 1 drivers
v0x600000e7c480_5 .net v0x600000e7c480 5, 31 0, v0x600000e67060_0; 1 drivers
v0x600000e7c480_6 .net v0x600000e7c480 6, 31 0, v0x600000e68630_0; 1 drivers
v0x600000e7c480_7 .net v0x600000e7c480 7, 31 0, v0x600000e69b90_0; 1 drivers
v0x600000e7c480_8 .net v0x600000e7c480 8, 31 0, v0x600000e6b0f0_0; 1 drivers
v0x600000e7c480_9 .net v0x600000e7c480 9, 31 0, v0x600000e6c6c0_0; 1 drivers
v0x600000e7c480_10 .net v0x600000e7c480 10, 31 0, v0x600000e6dc20_0; 1 drivers
v0x600000e7c480_11 .net v0x600000e7c480 11, 31 0, v0x600000e6f180_0; 1 drivers
v0x600000e7c480_12 .net v0x600000e7c480 12, 31 0, v0x600000e70750_0; 1 drivers
v0x600000e7c480_13 .net v0x600000e7c480 13, 31 0, v0x600000e71cb0_0; 1 drivers
v0x600000e7c480_14 .net v0x600000e7c480 14, 31 0, v0x600000e73210_0; 1 drivers
v0x600000e7c480_15 .net v0x600000e7c480 15, 31 0, v0x600000e747e0_0; 1 drivers
v0x600000e7c480_16 .net v0x600000e7c480 16, 31 0, v0x600000e75d40_0; 1 drivers
v0x600000e7c480_17 .net v0x600000e7c480 17, 31 0, v0x600000e772a0_0; 1 drivers
v0x600000e7c480_18 .net v0x600000e7c480 18, 31 0, v0x600000e78870_0; 1 drivers
v0x600000e7c480_19 .net v0x600000e7c480 19, 31 0, v0x600000e79dd0_0; 1 drivers
v0x600000e7c510_0 .net "result_data", 127 0, L_0x600000d4ac60;  alias, 1 drivers
L_0x16009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000e7c5a0_0 .net "result_ready", 0 0, L_0x16009a4e8;  1 drivers
v0x600000e7c630_0 .net "result_valid", 0 0, L_0x60000175a290;  alias, 1 drivers
v0x600000e7c6c0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e7c750_0 .net "skew_enable", 0 0, L_0x60000175a140;  1 drivers
v0x600000e7c7e0 .array "skew_input", 3 0;
v0x600000e7c7e0_0 .net v0x600000e7c7e0 0, 7 0, L_0x600000d45a40; 1 drivers
v0x600000e7c7e0_1 .net v0x600000e7c7e0 1, 7 0, L_0x600000d45b80; 1 drivers
v0x600000e7c7e0_2 .net v0x600000e7c7e0 2, 7 0, L_0x600000d45cc0; 1 drivers
v0x600000e7c7e0_3 .net v0x600000e7c7e0 3, 7 0, L_0x600000d45e00; 1 drivers
v0x600000e7c870 .array "skew_output", 3 0;
v0x600000e7c870_0 .net v0x600000e7c870 0, 7 0, v0x600000e64870_0; 1 drivers
v0x600000e7c870_1 .net v0x600000e7c870 1, 7 0, v0x600000e64b40_0; 1 drivers
v0x600000e7c870_2 .net v0x600000e7c870 2, 7 0, v0x600000e64e10_0; 1 drivers
v0x600000e7c870_3 .net v0x600000e7c870 3, 7 0, v0x600000e650e0_0; 1 drivers
v0x600000e7c900_0 .net "start", 0 0, v0x600000e05680_0;  1 drivers
v0x600000e7c990_0 .var "state", 2 0;
v0x600000e7ca20_0 .var "state_next", 2 0;
v0x600000e7cab0_0 .net "weight_load_col", 1 0, v0x600000e06b50_0;  1 drivers
v0x600000e7cb40_0 .net "weight_load_data", 31 0, L_0x600000d4b520;  1 drivers
v0x600000e7cbd0_0 .net "weight_load_en", 0 0, v0x600000e06be0_0;  1 drivers
E_0x60000291e300/0 .event anyedge, v0x600000e7c990_0, v0x600000e7c090_0, v0x600000e7c900_0, v0x600000e7cbd0_0;
E_0x60000291e300/1 .event anyedge, v0x600000e7be70_0, v0x600000e7c2d0_0;
E_0x60000291e300 .event/or E_0x60000291e300/0, E_0x60000291e300/1;
L_0x600000d459a0 .part v0x600000e03060_0, 0, 8;
L_0x160098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000d45a40 .functor MUXZ 8, L_0x160098448, L_0x600000d459a0, v0x600000e03180_0, C4<>;
L_0x600000d45ae0 .part v0x600000e03060_0, 8, 8;
L_0x160098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000d45b80 .functor MUXZ 8, L_0x160098490, L_0x600000d45ae0, v0x600000e03180_0, C4<>;
L_0x600000d45c20 .part v0x600000e03060_0, 16, 8;
L_0x1600984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000d45cc0 .functor MUXZ 8, L_0x1600984d8, L_0x600000d45c20, v0x600000e03180_0, C4<>;
L_0x600000d45d60 .part v0x600000e03060_0, 24, 8;
L_0x160098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000d45e00 .functor MUXZ 8, L_0x160098520, L_0x600000d45d60, v0x600000e03180_0, C4<>;
L_0x600000d45fe0 .part L_0x600000d4b520, 0, 8;
L_0x600000d46800 .part L_0x600000d4b520, 0, 8;
L_0x600000d47020 .part L_0x600000d4b520, 0, 8;
L_0x600000d47840 .part L_0x600000d4b520, 0, 8;
L_0x600000d43a20 .part L_0x600000d4b520, 8, 8;
L_0x600000d433e0 .part L_0x600000d4b520, 8, 8;
L_0x600000d42c60 .part L_0x600000d4b520, 8, 8;
L_0x600000d41d60 .part L_0x600000d4b520, 8, 8;
L_0x600000d41680 .part L_0x600000d4b520, 16, 8;
L_0x600000d40d20 .part L_0x600000d4b520, 16, 8;
L_0x600000d42300 .part L_0x600000d4b520, 16, 8;
L_0x600000d48500 .part L_0x600000d4b520, 16, 8;
L_0x600000d48d20 .part L_0x600000d4b520, 24, 8;
L_0x600000d49540 .part L_0x600000d4b520, 24, 8;
L_0x600000d49d60 .part L_0x600000d4b520, 24, 8;
L_0x600000d4a580 .part L_0x600000d4b520, 24, 8;
L_0x600000d4ac60 .concat8 [ 32 32 32 32], L_0x600001759dc0, L_0x600001759e30, L_0x600001759ea0, L_0x600001759f10;
L_0x600000d4ad00 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a188;
L_0x600000d4ada0 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a1d0;
L_0x600000d4ae40 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a218;
L_0x600000d4aee0 .reduce/nor v0x600000e06be0_0;
L_0x600000d4af80 .cmp/ne 3, v0x600000e7c990_0, L_0x16009a260;
L_0x600000d4b020 .cmp/ne 3, v0x600000e7c990_0, L_0x16009a2a8;
L_0x600000d4b0c0 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a2f0;
L_0x600000d4b160 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a338;
L_0x600000d4b200 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a3c8;
L_0x600000d4b2a0 .cmp/ge 16, v0x600000e7c090_0, L_0x16009a380;
L_0x600000d4b340 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x16009a410;
L_0x600000d4b3e0 .arith/sum 32, L_0x16009aa88, L_0x16009a458;
L_0x600000d4b480 .cmp/gt 32, L_0x600000d4b3e0, L_0x600000d4b340;
S_0x15ae70390 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000125bc80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x60000125bcc0 .param/l "col" 1 7 248, +C4<00>;
L_0x600001759a40 .functor BUFZ 32, v0x600000e75d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x15ae96220 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x15ae70390;
 .timescale 0 0;
v0x600000e64510 .array "delay_stages", 5 0, 31 0;
v0x600000e645a0_0 .var/i "i", 31 0;
S_0x15ae93bd0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000125bc00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000125bc40 .param/l "col" 1 7 248, +C4<01>;
L_0x600001759b20 .functor BUFZ 32, v0x600000e772a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x15ae91580 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x15ae93bd0;
 .timescale 0 0;
v0x600000e64630 .array "delay_stages", 3 0, 31 0;
v0x600000e646c0_0 .var/i "i", 31 0;
S_0x15ae8ef30 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000125bd00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000125bd40 .param/l "col" 1 7 248, +C4<010>;
L_0x600001759c00 .functor BUFZ 32, v0x600000e78870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x15ae8c8e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x15ae8ef30;
 .timescale 0 0;
v0x600000e64750 .array "delay_stages", 1 0, 31 0;
v0x600000e647e0_0 .var/i "i", 31 0;
S_0x15ae8a290 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000125bd80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000125bdc0 .param/l "col" 1 7 248, +C4<011>;
L_0x600001759ce0 .functor BUFZ 32, v0x600000e79dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x15ae87c40 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x15ae8a290;
 .timescale 0 0;
L_0x600001759d50 .functor BUFZ 32, L_0x600001759ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x15ae855f0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291e580 .param/l "row" 1 7 142, +C4<00>;
v0x600000e64900_0 .net *"_ivl_1", 7 0, L_0x600000d459a0;  1 drivers
v0x600000e64990_0 .net/2u *"_ivl_2", 7 0, L_0x160098448;  1 drivers
S_0x15ae82fa0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x15ae855f0;
 .timescale 0 0;
v0x600000e64870_0 .var "out_reg", 7 0;
S_0x15ae80950 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291e600 .param/l "row" 1 7 142, +C4<01>;
v0x600000e64bd0_0 .net *"_ivl_1", 7 0, L_0x600000d45ae0;  1 drivers
v0x600000e64c60_0 .net/2u *"_ivl_2", 7 0, L_0x160098490;  1 drivers
S_0x15ae7e300 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x15ae80950;
 .timescale 0 0;
v0x600000e64a20 .array "delay_stages", 0 0, 7 0;
v0x600000e64ab0_0 .var/i "i", 31 0;
v0x600000e64b40_0 .var "out_reg", 7 0;
S_0x15ae7bcb0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291e680 .param/l "row" 1 7 142, +C4<010>;
v0x600000e64ea0_0 .net *"_ivl_1", 7 0, L_0x600000d45c20;  1 drivers
v0x600000e64f30_0 .net/2u *"_ivl_2", 7 0, L_0x1600984d8;  1 drivers
S_0x15ae79660 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x15ae7bcb0;
 .timescale 0 0;
v0x600000e64cf0 .array "delay_stages", 1 0, 7 0;
v0x600000e64d80_0 .var/i "i", 31 0;
v0x600000e64e10_0 .var "out_reg", 7 0;
S_0x15ae77010 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291e700 .param/l "row" 1 7 142, +C4<011>;
v0x600000e65170_0 .net *"_ivl_1", 7 0, L_0x600000d45d60;  1 drivers
v0x600000e65200_0 .net/2u *"_ivl_2", 7 0, L_0x160098520;  1 drivers
S_0x15ae749c0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x15ae77010;
 .timescale 0 0;
v0x600000e64fc0 .array "delay_stages", 2 0, 7 0;
v0x600000e65050_0 .var/i "i", 31 0;
v0x600000e650e0_0 .var "out_reg", 7 0;
S_0x15ae72370 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291e540 .param/l "row" 1 7 213, +C4<00>;
S_0x15ae0baa0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x15ae72370;
 .timescale 0 0;
P_0x60000291e7c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600001756990 .functor AND 1, v0x600000e06be0_0, L_0x600000d45f40, C4<1>, C4<1>;
L_0x600001756a00 .functor AND 1, L_0x600000d46120, v0x600000e05680_0, C4<1>, C4<1>;
L_0x6000017568b0 .functor OR 1, L_0x600000d46080, L_0x600001756a00, C4<0>, C4<0>;
L_0x600001756920 .functor AND 1, L_0x16009a4a0, L_0x6000017568b0, C4<1>, C4<1>;
L_0x6000017567d0 .functor AND 1, L_0x600001756920, L_0x600000d46260, C4<1>, C4<1>;
v0x600000e65dd0_0 .net *"_ivl_0", 2 0, L_0x600000d45ea0;  1 drivers
L_0x160098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e65e60_0 .net/2u *"_ivl_11", 2 0, L_0x160098718;  1 drivers
v0x600000e65ef0_0 .net *"_ivl_13", 0 0, L_0x600000d46080;  1 drivers
L_0x160098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e65f80_0 .net/2u *"_ivl_15", 2 0, L_0x160098760;  1 drivers
v0x600000e66010_0 .net *"_ivl_17", 0 0, L_0x600000d46120;  1 drivers
v0x600000e660a0_0 .net *"_ivl_20", 0 0, L_0x600001756a00;  1 drivers
v0x600000e66130_0 .net *"_ivl_22", 0 0, L_0x6000017568b0;  1 drivers
v0x600000e661c0_0 .net *"_ivl_24", 0 0, L_0x600001756920;  1 drivers
v0x600000e66250_0 .net *"_ivl_25", 31 0, L_0x600000d461c0;  1 drivers
L_0x1600987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e662e0_0 .net *"_ivl_28", 15 0, L_0x1600987a8;  1 drivers
L_0x1600987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e66370_0 .net/2u *"_ivl_29", 31 0, L_0x1600987f0;  1 drivers
L_0x160098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e66400_0 .net *"_ivl_3", 0 0, L_0x160098688;  1 drivers
v0x600000e66490_0 .net *"_ivl_31", 0 0, L_0x600000d46260;  1 drivers
L_0x1600986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e66520_0 .net/2u *"_ivl_4", 2 0, L_0x1600986d0;  1 drivers
v0x600000e665b0_0 .net *"_ivl_6", 0 0, L_0x600000d45f40;  1 drivers
v0x600000e66640_0 .net "do_clear", 0 0, L_0x6000017567d0;  1 drivers
v0x600000e666d0_0 .net "load_weight", 0 0, L_0x600001756990;  1 drivers
v0x600000e66760_0 .net "weight_in", 7 0, L_0x600000d45fe0;  1 drivers
L_0x600000d45ea0 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x160098688;
L_0x600000d45f40 .cmp/eq 3, L_0x600000d45ea0, L_0x1600986d0;
L_0x600000d46080 .cmp/eq 3, v0x600000e7c990_0, L_0x160098718;
L_0x600000d46120 .cmp/eq 3, v0x600000e7c990_0, L_0x160098760;
L_0x600000d461c0 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x1600987a8;
L_0x600000d46260 .cmp/eq 32, L_0x600000d461c0, L_0x1600987f0;
S_0x15ae0bc10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae0baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125bf80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125bfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e65290_0 .net *"_ivl_11", 0 0, L_0x600000d464e0;  1 drivers
v0x600000e65320_0 .net *"_ivl_12", 15 0, L_0x600000d46580;  1 drivers
v0x600000e653b0_0 .net/s *"_ivl_4", 15 0, L_0x600000d46300;  1 drivers
v0x600000e65440_0 .net/s *"_ivl_6", 15 0, L_0x600000d463a0;  1 drivers
v0x600000e654d0_0 .net/s "a_signed", 7 0, v0x600000e65680_0;  1 drivers
v0x600000e65560_0 .net "act_in", 7 0, L_0x600001756b50;  alias, 1 drivers
v0x600000e655f0_0 .var "act_out", 7 0;
v0x600000e65680_0 .var "act_reg", 7 0;
v0x600000e65710_0 .net "clear_acc", 0 0, L_0x6000017567d0;  alias, 1 drivers
v0x600000e657a0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e65830_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e658c0_0 .net "load_weight", 0 0, L_0x600001756990;  alias, 1 drivers
v0x600000e65950_0 .net/s "product", 15 0, L_0x600000d46440;  1 drivers
v0x600000e659e0_0 .net/s "product_ext", 31 0, L_0x600000d46620;  1 drivers
v0x600000e65a70_0 .net "psum_in", 31 0, L_0x160098568;  alias, 1 drivers
v0x600000e65b00_0 .var "psum_out", 31 0;
v0x600000e65b90_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e65c20_0 .net/s "w_signed", 7 0, v0x600000e65d40_0;  1 drivers
v0x600000e65cb0_0 .net "weight_in", 7 0, L_0x600000d45fe0;  alias, 1 drivers
v0x600000e65d40_0 .var "weight_reg", 7 0;
L_0x600000d46300 .extend/s 16, v0x600000e65680_0;
L_0x600000d463a0 .extend/s 16, v0x600000e65d40_0;
L_0x600000d46440 .arith/mult 16, L_0x600000d46300, L_0x600000d463a0;
L_0x600000d464e0 .part L_0x600000d46440, 15, 1;
LS_0x600000d46580_0_0 .concat [ 1 1 1 1], L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0;
LS_0x600000d46580_0_4 .concat [ 1 1 1 1], L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0;
LS_0x600000d46580_0_8 .concat [ 1 1 1 1], L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0;
LS_0x600000d46580_0_12 .concat [ 1 1 1 1], L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0, L_0x600000d464e0;
L_0x600000d46580 .concat [ 4 4 4 4], LS_0x600000d46580_0_0, LS_0x600000d46580_0_4, LS_0x600000d46580_0_8, LS_0x600000d46580_0_12;
L_0x600000d46620 .concat [ 16 16 0 0], L_0x600000d46440, L_0x600000d46580;
S_0x15ae19c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x15ae72370;
 .timescale 0 0;
P_0x60000291e940 .param/l "col" 1 7 214, +C4<01>;
L_0x600001756760 .functor AND 1, v0x600000e06be0_0, L_0x600000d46760, C4<1>, C4<1>;
L_0x600001756610 .functor AND 1, L_0x600000d46940, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001756680 .functor OR 1, L_0x600000d468a0, L_0x600001756610, C4<0>, C4<0>;
L_0x600001756530 .functor AND 1, L_0x16009a4a0, L_0x600001756680, C4<1>, C4<1>;
L_0x6000017565a0 .functor AND 1, L_0x600001756530, L_0x600000d46a80, C4<1>, C4<1>;
v0x600000e67330_0 .net *"_ivl_0", 2 0, L_0x600000d466c0;  1 drivers
L_0x1600988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e673c0_0 .net/2u *"_ivl_11", 2 0, L_0x1600988c8;  1 drivers
v0x600000e67450_0 .net *"_ivl_13", 0 0, L_0x600000d468a0;  1 drivers
L_0x160098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e674e0_0 .net/2u *"_ivl_15", 2 0, L_0x160098910;  1 drivers
v0x600000e67570_0 .net *"_ivl_17", 0 0, L_0x600000d46940;  1 drivers
v0x600000e67600_0 .net *"_ivl_20", 0 0, L_0x600001756610;  1 drivers
v0x600000e67690_0 .net *"_ivl_22", 0 0, L_0x600001756680;  1 drivers
v0x600000e67720_0 .net *"_ivl_24", 0 0, L_0x600001756530;  1 drivers
v0x600000e677b0_0 .net *"_ivl_25", 31 0, L_0x600000d469e0;  1 drivers
L_0x160098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e67840_0 .net *"_ivl_28", 15 0, L_0x160098958;  1 drivers
L_0x1600989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e678d0_0 .net/2u *"_ivl_29", 31 0, L_0x1600989a0;  1 drivers
L_0x160098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e67960_0 .net *"_ivl_3", 0 0, L_0x160098838;  1 drivers
v0x600000e679f0_0 .net *"_ivl_31", 0 0, L_0x600000d46a80;  1 drivers
L_0x160098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000e67a80_0 .net/2u *"_ivl_4", 2 0, L_0x160098880;  1 drivers
v0x600000e67b10_0 .net *"_ivl_6", 0 0, L_0x600000d46760;  1 drivers
v0x600000e67ba0_0 .net "do_clear", 0 0, L_0x6000017565a0;  1 drivers
v0x600000e67c30_0 .net "load_weight", 0 0, L_0x600001756760;  1 drivers
v0x600000e67cc0_0 .net "weight_in", 7 0, L_0x600000d46800;  1 drivers
L_0x600000d466c0 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x160098838;
L_0x600000d46760 .cmp/eq 3, L_0x600000d466c0, L_0x160098880;
L_0x600000d468a0 .cmp/eq 3, v0x600000e7c990_0, L_0x1600988c8;
L_0x600000d46940 .cmp/eq 3, v0x600000e7c990_0, L_0x160098910;
L_0x600000d469e0 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160098958;
L_0x600000d46a80 .cmp/eq 32, L_0x600000d469e0, L_0x1600989a0;
S_0x15ae19db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae19c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001257f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001257fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e667f0_0 .net *"_ivl_11", 0 0, L_0x600000d46d00;  1 drivers
v0x600000e66880_0 .net *"_ivl_12", 15 0, L_0x600000d46da0;  1 drivers
v0x600000e66910_0 .net/s *"_ivl_4", 15 0, L_0x600000d46b20;  1 drivers
v0x600000e669a0_0 .net/s *"_ivl_6", 15 0, L_0x600000d46bc0;  1 drivers
v0x600000e66a30_0 .net/s "a_signed", 7 0, v0x600000e66be0_0;  1 drivers
v0x600000e66ac0_0 .net "act_in", 7 0, v0x600000e655f0_0;  alias, 1 drivers
v0x600000e66b50_0 .var "act_out", 7 0;
v0x600000e66be0_0 .var "act_reg", 7 0;
v0x600000e66c70_0 .net "clear_acc", 0 0, L_0x6000017565a0;  alias, 1 drivers
v0x600000e66d00_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e66d90_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e66e20_0 .net "load_weight", 0 0, L_0x600001756760;  alias, 1 drivers
v0x600000e66eb0_0 .net/s "product", 15 0, L_0x600000d46c60;  1 drivers
v0x600000e66f40_0 .net/s "product_ext", 31 0, L_0x600000d46e40;  1 drivers
v0x600000e66fd0_0 .net "psum_in", 31 0, L_0x1600985b0;  alias, 1 drivers
v0x600000e67060_0 .var "psum_out", 31 0;
v0x600000e670f0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e67180_0 .net/s "w_signed", 7 0, v0x600000e672a0_0;  1 drivers
v0x600000e67210_0 .net "weight_in", 7 0, L_0x600000d46800;  alias, 1 drivers
v0x600000e672a0_0 .var "weight_reg", 7 0;
L_0x600000d46b20 .extend/s 16, v0x600000e66be0_0;
L_0x600000d46bc0 .extend/s 16, v0x600000e672a0_0;
L_0x600000d46c60 .arith/mult 16, L_0x600000d46b20, L_0x600000d46bc0;
L_0x600000d46d00 .part L_0x600000d46c60, 15, 1;
LS_0x600000d46da0_0_0 .concat [ 1 1 1 1], L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00;
LS_0x600000d46da0_0_4 .concat [ 1 1 1 1], L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00;
LS_0x600000d46da0_0_8 .concat [ 1 1 1 1], L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00;
LS_0x600000d46da0_0_12 .concat [ 1 1 1 1], L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00, L_0x600000d46d00;
L_0x600000d46da0 .concat [ 4 4 4 4], LS_0x600000d46da0_0_0, LS_0x600000d46da0_0_4, LS_0x600000d46da0_0_8, LS_0x600000d46da0_0_12;
L_0x600000d46e40 .concat [ 16 16 0 0], L_0x600000d46c60, L_0x600000d46da0;
S_0x15ae1c0a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x15ae72370;
 .timescale 0 0;
P_0x60000291ea40 .param/l "col" 1 7 214, +C4<010>;
L_0x600001756370 .functor AND 1, v0x600000e06be0_0, L_0x600000d46f80, C4<1>, C4<1>;
L_0x6000017563e0 .functor AND 1, L_0x600000d47160, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001756290 .functor OR 1, L_0x600000d470c0, L_0x6000017563e0, C4<0>, C4<0>;
L_0x600001756300 .functor AND 1, L_0x16009a4a0, L_0x600001756290, C4<1>, C4<1>;
L_0x6000017576b0 .functor AND 1, L_0x600001756300, L_0x600000d472a0, C4<1>, C4<1>;
v0x600000e68900_0 .net *"_ivl_0", 3 0, L_0x600000d46ee0;  1 drivers
L_0x160098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e68990_0 .net/2u *"_ivl_11", 2 0, L_0x160098a78;  1 drivers
v0x600000e68a20_0 .net *"_ivl_13", 0 0, L_0x600000d470c0;  1 drivers
L_0x160098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e68ab0_0 .net/2u *"_ivl_15", 2 0, L_0x160098ac0;  1 drivers
v0x600000e68b40_0 .net *"_ivl_17", 0 0, L_0x600000d47160;  1 drivers
v0x600000e68bd0_0 .net *"_ivl_20", 0 0, L_0x6000017563e0;  1 drivers
v0x600000e68c60_0 .net *"_ivl_22", 0 0, L_0x600001756290;  1 drivers
v0x600000e68cf0_0 .net *"_ivl_24", 0 0, L_0x600001756300;  1 drivers
v0x600000e68d80_0 .net *"_ivl_25", 31 0, L_0x600000d47200;  1 drivers
L_0x160098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e68e10_0 .net *"_ivl_28", 15 0, L_0x160098b08;  1 drivers
L_0x160098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e68ea0_0 .net/2u *"_ivl_29", 31 0, L_0x160098b50;  1 drivers
L_0x1600989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e68f30_0 .net *"_ivl_3", 1 0, L_0x1600989e8;  1 drivers
v0x600000e68fc0_0 .net *"_ivl_31", 0 0, L_0x600000d472a0;  1 drivers
L_0x160098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000e69050_0 .net/2u *"_ivl_4", 3 0, L_0x160098a30;  1 drivers
v0x600000e690e0_0 .net *"_ivl_6", 0 0, L_0x600000d46f80;  1 drivers
v0x600000e69170_0 .net "do_clear", 0 0, L_0x6000017576b0;  1 drivers
v0x600000e69200_0 .net "load_weight", 0 0, L_0x600001756370;  1 drivers
v0x600000e69290_0 .net "weight_in", 7 0, L_0x600000d47020;  1 drivers
L_0x600000d46ee0 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x1600989e8;
L_0x600000d46f80 .cmp/eq 4, L_0x600000d46ee0, L_0x160098a30;
L_0x600000d470c0 .cmp/eq 3, v0x600000e7c990_0, L_0x160098a78;
L_0x600000d47160 .cmp/eq 3, v0x600000e7c990_0, L_0x160098ac0;
L_0x600000d47200 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160098b08;
L_0x600000d472a0 .cmp/eq 32, L_0x600000d47200, L_0x160098b50;
S_0x15ae1c210 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae1c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600001240200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600001240240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e67d50_0 .net *"_ivl_11", 0 0, L_0x600000d47520;  1 drivers
v0x600000e67de0_0 .net *"_ivl_12", 15 0, L_0x600000d475c0;  1 drivers
v0x600000e67e70_0 .net/s *"_ivl_4", 15 0, L_0x600000d47340;  1 drivers
v0x600000e67f00_0 .net/s *"_ivl_6", 15 0, L_0x600000d473e0;  1 drivers
v0x600000e68000_0 .net/s "a_signed", 7 0, v0x600000e681b0_0;  1 drivers
v0x600000e68090_0 .net "act_in", 7 0, v0x600000e66b50_0;  alias, 1 drivers
v0x600000e68120_0 .var "act_out", 7 0;
v0x600000e681b0_0 .var "act_reg", 7 0;
v0x600000e68240_0 .net "clear_acc", 0 0, L_0x6000017576b0;  alias, 1 drivers
v0x600000e682d0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e68360_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e683f0_0 .net "load_weight", 0 0, L_0x600001756370;  alias, 1 drivers
v0x600000e68480_0 .net/s "product", 15 0, L_0x600000d47480;  1 drivers
v0x600000e68510_0 .net/s "product_ext", 31 0, L_0x600000d47660;  1 drivers
v0x600000e685a0_0 .net "psum_in", 31 0, L_0x1600985f8;  alias, 1 drivers
v0x600000e68630_0 .var "psum_out", 31 0;
v0x600000e686c0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e68750_0 .net/s "w_signed", 7 0, v0x600000e68870_0;  1 drivers
v0x600000e687e0_0 .net "weight_in", 7 0, L_0x600000d47020;  alias, 1 drivers
v0x600000e68870_0 .var "weight_reg", 7 0;
L_0x600000d47340 .extend/s 16, v0x600000e681b0_0;
L_0x600000d473e0 .extend/s 16, v0x600000e68870_0;
L_0x600000d47480 .arith/mult 16, L_0x600000d47340, L_0x600000d473e0;
L_0x600000d47520 .part L_0x600000d47480, 15, 1;
LS_0x600000d475c0_0_0 .concat [ 1 1 1 1], L_0x600000d47520, L_0x600000d47520, L_0x600000d47520, L_0x600000d47520;
LS_0x600000d475c0_0_4 .concat [ 1 1 1 1], L_0x600000d47520, L_0x600000d47520, L_0x600000d47520, L_0x600000d47520;
LS_0x600000d475c0_0_8 .concat [ 1 1 1 1], L_0x600000d47520, L_0x600000d47520, L_0x600000d47520, L_0x600000d47520;
LS_0x600000d475c0_0_12 .concat [ 1 1 1 1], L_0x600000d47520, L_0x600000d47520, L_0x600000d47520, L_0x600000d47520;
L_0x600000d475c0 .concat [ 4 4 4 4], LS_0x600000d475c0_0_0, LS_0x600000d475c0_0_4, LS_0x600000d475c0_0_8, LS_0x600000d475c0_0_12;
L_0x600000d47660 .concat [ 16 16 0 0], L_0x600000d47480, L_0x600000d475c0;
S_0x15ae0ff40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x15ae72370;
 .timescale 0 0;
P_0x60000291e900 .param/l "col" 1 7 214, +C4<011>;
L_0x600001757250 .functor AND 1, v0x600000e06be0_0, L_0x600000d477a0, C4<1>, C4<1>;
L_0x600001755ce0 .functor AND 1, L_0x600000d47980, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001755730 .functor OR 1, L_0x600000d478e0, L_0x600001755ce0, C4<0>, C4<0>;
L_0x6000017552d0 .functor AND 1, L_0x16009a4a0, L_0x600001755730, C4<1>, C4<1>;
L_0x600001754e70 .functor AND 1, L_0x6000017552d0, L_0x600000d47ac0, C4<1>, C4<1>;
v0x600000e69e60_0 .net *"_ivl_0", 3 0, L_0x600000d47700;  1 drivers
L_0x160098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e69ef0_0 .net/2u *"_ivl_11", 2 0, L_0x160098c28;  1 drivers
v0x600000e69f80_0 .net *"_ivl_13", 0 0, L_0x600000d478e0;  1 drivers
L_0x160098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e6a010_0 .net/2u *"_ivl_15", 2 0, L_0x160098c70;  1 drivers
v0x600000e6a0a0_0 .net *"_ivl_17", 0 0, L_0x600000d47980;  1 drivers
v0x600000e6a130_0 .net *"_ivl_20", 0 0, L_0x600001755ce0;  1 drivers
v0x600000e6a1c0_0 .net *"_ivl_22", 0 0, L_0x600001755730;  1 drivers
v0x600000e6a250_0 .net *"_ivl_24", 0 0, L_0x6000017552d0;  1 drivers
v0x600000e6a2e0_0 .net *"_ivl_25", 31 0, L_0x600000d47a20;  1 drivers
L_0x160098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6a370_0 .net *"_ivl_28", 15 0, L_0x160098cb8;  1 drivers
L_0x160098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6a400_0 .net/2u *"_ivl_29", 31 0, L_0x160098d00;  1 drivers
L_0x160098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e6a490_0 .net *"_ivl_3", 1 0, L_0x160098b98;  1 drivers
v0x600000e6a520_0 .net *"_ivl_31", 0 0, L_0x600000d47ac0;  1 drivers
L_0x160098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000e6a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x160098be0;  1 drivers
v0x600000e6a640_0 .net *"_ivl_6", 0 0, L_0x600000d477a0;  1 drivers
v0x600000e6a6d0_0 .net "do_clear", 0 0, L_0x600001754e70;  1 drivers
v0x600000e6a760_0 .net "load_weight", 0 0, L_0x600001757250;  1 drivers
v0x600000e6a7f0_0 .net "weight_in", 7 0, L_0x600000d47840;  1 drivers
L_0x600000d47700 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x160098b98;
L_0x600000d477a0 .cmp/eq 4, L_0x600000d47700, L_0x160098be0;
L_0x600000d478e0 .cmp/eq 3, v0x600000e7c990_0, L_0x160098c28;
L_0x600000d47980 .cmp/eq 3, v0x600000e7c990_0, L_0x160098c70;
L_0x600000d47a20 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160098cb8;
L_0x600000d47ac0 .cmp/eq 32, L_0x600000d47a20, L_0x160098d00;
S_0x15ae100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e69320_0 .net *"_ivl_11", 0 0, L_0x600000d47d40;  1 drivers
v0x600000e693b0_0 .net *"_ivl_12", 15 0, L_0x600000d47de0;  1 drivers
v0x600000e69440_0 .net/s *"_ivl_4", 15 0, L_0x600000d47b60;  1 drivers
v0x600000e694d0_0 .net/s *"_ivl_6", 15 0, L_0x600000d47c00;  1 drivers
v0x600000e69560_0 .net/s "a_signed", 7 0, v0x600000e69710_0;  1 drivers
v0x600000e695f0_0 .net "act_in", 7 0, v0x600000e68120_0;  alias, 1 drivers
v0x600000e69680_0 .var "act_out", 7 0;
v0x600000e69710_0 .var "act_reg", 7 0;
v0x600000e697a0_0 .net "clear_acc", 0 0, L_0x600001754e70;  alias, 1 drivers
v0x600000e69830_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e698c0_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e69950_0 .net "load_weight", 0 0, L_0x600001757250;  alias, 1 drivers
v0x600000e699e0_0 .net/s "product", 15 0, L_0x600000d47ca0;  1 drivers
v0x600000e69a70_0 .net/s "product_ext", 31 0, L_0x600000d47e80;  1 drivers
v0x600000e69b00_0 .net "psum_in", 31 0, L_0x160098640;  alias, 1 drivers
v0x600000e69b90_0 .var "psum_out", 31 0;
v0x600000e69c20_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e69cb0_0 .net/s "w_signed", 7 0, v0x600000e69dd0_0;  1 drivers
v0x600000e69d40_0 .net "weight_in", 7 0, L_0x600000d47840;  alias, 1 drivers
v0x600000e69dd0_0 .var "weight_reg", 7 0;
L_0x600000d47b60 .extend/s 16, v0x600000e69710_0;
L_0x600000d47c00 .extend/s 16, v0x600000e69dd0_0;
L_0x600000d47ca0 .arith/mult 16, L_0x600000d47b60, L_0x600000d47c00;
L_0x600000d47d40 .part L_0x600000d47ca0, 15, 1;
LS_0x600000d47de0_0_0 .concat [ 1 1 1 1], L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40;
LS_0x600000d47de0_0_4 .concat [ 1 1 1 1], L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40;
LS_0x600000d47de0_0_8 .concat [ 1 1 1 1], L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40;
LS_0x600000d47de0_0_12 .concat [ 1 1 1 1], L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40, L_0x600000d47d40;
L_0x600000d47de0 .concat [ 4 4 4 4], LS_0x600000d47de0_0_0, LS_0x600000d47de0_0_4, LS_0x600000d47de0_0_8, LS_0x600000d47de0_0_12;
L_0x600000d47e80 .concat [ 16 16 0 0], L_0x600000d47ca0, L_0x600000d47de0;
S_0x15ae04b10 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291ec00 .param/l "row" 1 7 213, +C4<01>;
S_0x15ae04c80 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x15ae04b10;
 .timescale 0 0;
P_0x60000291ec80 .param/l "col" 1 7 214, +C4<00>;
L_0x600001754150 .functor AND 1, v0x600000e06be0_0, L_0x600000d43b60, C4<1>, C4<1>;
L_0x600001755810 .functor AND 1, L_0x600000d43e80, v0x600000e05680_0, C4<1>, C4<1>;
L_0x6000017557a0 .functor OR 1, L_0x600000d437a0, L_0x600001755810, C4<0>, C4<0>;
L_0x600001755c00 .functor AND 1, L_0x16009a4a0, L_0x6000017557a0, C4<1>, C4<1>;
L_0x600001757e90 .functor AND 1, L_0x600001755c00, L_0x600000d43d40, C4<1>, C4<1>;
v0x600000e6b3c0_0 .net *"_ivl_0", 2 0, L_0x600000d47f20;  1 drivers
L_0x160098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e6b450_0 .net/2u *"_ivl_11", 2 0, L_0x160098dd8;  1 drivers
v0x600000e6b4e0_0 .net *"_ivl_13", 0 0, L_0x600000d437a0;  1 drivers
L_0x160098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e6b570_0 .net/2u *"_ivl_15", 2 0, L_0x160098e20;  1 drivers
v0x600000e6b600_0 .net *"_ivl_17", 0 0, L_0x600000d43e80;  1 drivers
v0x600000e6b690_0 .net *"_ivl_20", 0 0, L_0x600001755810;  1 drivers
v0x600000e6b720_0 .net *"_ivl_22", 0 0, L_0x6000017557a0;  1 drivers
v0x600000e6b7b0_0 .net *"_ivl_24", 0 0, L_0x600001755c00;  1 drivers
v0x600000e6b840_0 .net *"_ivl_25", 31 0, L_0x600000d43660;  1 drivers
L_0x160098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6b8d0_0 .net *"_ivl_28", 15 0, L_0x160098e68;  1 drivers
L_0x160098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6b960_0 .net/2u *"_ivl_29", 31 0, L_0x160098eb0;  1 drivers
L_0x160098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e6b9f0_0 .net *"_ivl_3", 0 0, L_0x160098d48;  1 drivers
v0x600000e6ba80_0 .net *"_ivl_31", 0 0, L_0x600000d43d40;  1 drivers
L_0x160098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e6bb10_0 .net/2u *"_ivl_4", 2 0, L_0x160098d90;  1 drivers
v0x600000e6bba0_0 .net *"_ivl_6", 0 0, L_0x600000d43b60;  1 drivers
v0x600000e6bc30_0 .net "do_clear", 0 0, L_0x600001757e90;  1 drivers
v0x600000e6bcc0_0 .net "load_weight", 0 0, L_0x600001754150;  1 drivers
v0x600000e6bd50_0 .net "weight_in", 7 0, L_0x600000d43a20;  1 drivers
L_0x600000d47f20 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x160098d48;
L_0x600000d43b60 .cmp/eq 3, L_0x600000d47f20, L_0x160098d90;
L_0x600000d437a0 .cmp/eq 3, v0x600000e7c990_0, L_0x160098dd8;
L_0x600000d43e80 .cmp/eq 3, v0x600000e7c990_0, L_0x160098e20;
L_0x600000d43660 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160098e68;
L_0x600000d43d40 .cmp/eq 32, L_0x600000d43660, L_0x160098eb0;
S_0x15ae16100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e6a880_0 .net *"_ivl_11", 0 0, L_0x600000d43ac0;  1 drivers
v0x600000e6a910_0 .net *"_ivl_12", 15 0, L_0x600000d432a0;  1 drivers
v0x600000e6a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600000d43520;  1 drivers
v0x600000e6aa30_0 .net/s *"_ivl_6", 15 0, L_0x600000d43c00;  1 drivers
v0x600000e6aac0_0 .net/s "a_signed", 7 0, v0x600000e6ac70_0;  1 drivers
v0x600000e6ab50_0 .net "act_in", 7 0, L_0x600001756bc0;  alias, 1 drivers
v0x600000e6abe0_0 .var "act_out", 7 0;
v0x600000e6ac70_0 .var "act_reg", 7 0;
v0x600000e6ad00_0 .net "clear_acc", 0 0, L_0x600001757e90;  alias, 1 drivers
v0x600000e6ad90_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e6ae20_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e6aeb0_0 .net "load_weight", 0 0, L_0x600001754150;  alias, 1 drivers
v0x600000e6af40_0 .net/s "product", 15 0, L_0x600000d43200;  1 drivers
v0x600000e6afd0_0 .net/s "product_ext", 31 0, L_0x600000d43980;  1 drivers
v0x600000e6b060_0 .net "psum_in", 31 0, v0x600000e65b00_0;  alias, 1 drivers
v0x600000e6b0f0_0 .var "psum_out", 31 0;
v0x600000e6b180_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e6b210_0 .net/s "w_signed", 7 0, v0x600000e6b330_0;  1 drivers
v0x600000e6b2a0_0 .net "weight_in", 7 0, L_0x600000d43a20;  alias, 1 drivers
v0x600000e6b330_0 .var "weight_reg", 7 0;
L_0x600000d43520 .extend/s 16, v0x600000e6ac70_0;
L_0x600000d43c00 .extend/s 16, v0x600000e6b330_0;
L_0x600000d43200 .arith/mult 16, L_0x600000d43520, L_0x600000d43c00;
L_0x600000d43ac0 .part L_0x600000d43200, 15, 1;
LS_0x600000d432a0_0_0 .concat [ 1 1 1 1], L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0;
LS_0x600000d432a0_0_4 .concat [ 1 1 1 1], L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0;
LS_0x600000d432a0_0_8 .concat [ 1 1 1 1], L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0;
LS_0x600000d432a0_0_12 .concat [ 1 1 1 1], L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0, L_0x600000d43ac0;
L_0x600000d432a0 .concat [ 4 4 4 4], LS_0x600000d432a0_0_0, LS_0x600000d432a0_0_4, LS_0x600000d432a0_0_8, LS_0x600000d432a0_0_12;
L_0x600000d43980 .concat [ 16 16 0 0], L_0x600000d43200, L_0x600000d432a0;
S_0x15ae16270 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x15ae04b10;
 .timescale 0 0;
P_0x60000291e8c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600001753cd0 .functor AND 1, v0x600000e06be0_0, L_0x600000d43840, C4<1>, C4<1>;
L_0x600001753870 .functor AND 1, L_0x600000d43480, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001753410 .functor OR 1, L_0x600000d43700, L_0x600001753870, C4<0>, C4<0>;
L_0x600001752fb0 .functor AND 1, L_0x16009a4a0, L_0x600001753410, C4<1>, C4<1>;
L_0x600001752b50 .functor AND 1, L_0x600001752fb0, L_0x600000d430c0, C4<1>, C4<1>;
v0x600000e6c990_0 .net *"_ivl_0", 2 0, L_0x600000d43340;  1 drivers
L_0x160098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e6ca20_0 .net/2u *"_ivl_11", 2 0, L_0x160098f88;  1 drivers
v0x600000e6cab0_0 .net *"_ivl_13", 0 0, L_0x600000d43700;  1 drivers
L_0x160098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e6cb40_0 .net/2u *"_ivl_15", 2 0, L_0x160098fd0;  1 drivers
v0x600000e6cbd0_0 .net *"_ivl_17", 0 0, L_0x600000d43480;  1 drivers
v0x600000e6cc60_0 .net *"_ivl_20", 0 0, L_0x600001753870;  1 drivers
v0x600000e6ccf0_0 .net *"_ivl_22", 0 0, L_0x600001753410;  1 drivers
v0x600000e6cd80_0 .net *"_ivl_24", 0 0, L_0x600001752fb0;  1 drivers
v0x600000e6ce10_0 .net *"_ivl_25", 31 0, L_0x600000d435c0;  1 drivers
L_0x160099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6cea0_0 .net *"_ivl_28", 15 0, L_0x160099018;  1 drivers
L_0x160099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6cf30_0 .net/2u *"_ivl_29", 31 0, L_0x160099060;  1 drivers
L_0x160098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e6cfc0_0 .net *"_ivl_3", 0 0, L_0x160098ef8;  1 drivers
v0x600000e6d050_0 .net *"_ivl_31", 0 0, L_0x600000d430c0;  1 drivers
L_0x160098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000e6d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x160098f40;  1 drivers
v0x600000e6d170_0 .net *"_ivl_6", 0 0, L_0x600000d43840;  1 drivers
v0x600000e6d200_0 .net "do_clear", 0 0, L_0x600001752b50;  1 drivers
v0x600000e6d290_0 .net "load_weight", 0 0, L_0x600001753cd0;  1 drivers
v0x600000e6d320_0 .net "weight_in", 7 0, L_0x600000d433e0;  1 drivers
L_0x600000d43340 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x160098ef8;
L_0x600000d43840 .cmp/eq 3, L_0x600000d43340, L_0x160098f40;
L_0x600000d43700 .cmp/eq 3, v0x600000e7c990_0, L_0x160098f88;
L_0x600000d43480 .cmp/eq 3, v0x600000e7c990_0, L_0x160098fd0;
L_0x600000d435c0 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099018;
L_0x600000d430c0 .cmp/eq 32, L_0x600000d435c0, L_0x160099060;
S_0x15aeaf7e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae16270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e6bde0_0 .net *"_ivl_11", 0 0, L_0x600000d42e40;  1 drivers
v0x600000e6be70_0 .net *"_ivl_12", 15 0, L_0x600000d42ee0;  1 drivers
v0x600000e6bf00_0 .net/s *"_ivl_4", 15 0, L_0x600000d43160;  1 drivers
v0x600000e6c000_0 .net/s *"_ivl_6", 15 0, L_0x600000d42f80;  1 drivers
v0x600000e6c090_0 .net/s "a_signed", 7 0, v0x600000e6c240_0;  1 drivers
v0x600000e6c120_0 .net "act_in", 7 0, v0x600000e6abe0_0;  alias, 1 drivers
v0x600000e6c1b0_0 .var "act_out", 7 0;
v0x600000e6c240_0 .var "act_reg", 7 0;
v0x600000e6c2d0_0 .net "clear_acc", 0 0, L_0x600001752b50;  alias, 1 drivers
v0x600000e6c360_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e6c3f0_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e6c480_0 .net "load_weight", 0 0, L_0x600001753cd0;  alias, 1 drivers
v0x600000e6c510_0 .net/s "product", 15 0, L_0x600000d43020;  1 drivers
v0x600000e6c5a0_0 .net/s "product_ext", 31 0, L_0x600000d42d00;  1 drivers
v0x600000e6c630_0 .net "psum_in", 31 0, v0x600000e67060_0;  alias, 1 drivers
v0x600000e6c6c0_0 .var "psum_out", 31 0;
v0x600000e6c750_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e6c7e0_0 .net/s "w_signed", 7 0, v0x600000e6c900_0;  1 drivers
v0x600000e6c870_0 .net "weight_in", 7 0, L_0x600000d433e0;  alias, 1 drivers
v0x600000e6c900_0 .var "weight_reg", 7 0;
L_0x600000d43160 .extend/s 16, v0x600000e6c240_0;
L_0x600000d42f80 .extend/s 16, v0x600000e6c900_0;
L_0x600000d43020 .arith/mult 16, L_0x600000d43160, L_0x600000d42f80;
L_0x600000d42e40 .part L_0x600000d43020, 15, 1;
LS_0x600000d42ee0_0_0 .concat [ 1 1 1 1], L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40;
LS_0x600000d42ee0_0_4 .concat [ 1 1 1 1], L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40;
LS_0x600000d42ee0_0_8 .concat [ 1 1 1 1], L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40;
LS_0x600000d42ee0_0_12 .concat [ 1 1 1 1], L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40, L_0x600000d42e40;
L_0x600000d42ee0 .concat [ 4 4 4 4], LS_0x600000d42ee0_0_0, LS_0x600000d42ee0_0_4, LS_0x600000d42ee0_0_8, LS_0x600000d42ee0_0_12;
L_0x600000d42d00 .concat [ 16 16 0 0], L_0x600000d43020, L_0x600000d42ee0;
S_0x15aeaf950 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x15ae04b10;
 .timescale 0 0;
P_0x60000291ee40 .param/l "col" 1 7 214, +C4<010>;
L_0x600001751e30 .functor AND 1, v0x600000e06be0_0, L_0x600000d42bc0, C4<1>, C4<1>;
L_0x6000017519d0 .functor AND 1, L_0x600000d42b20, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001751570 .functor OR 1, L_0x600000d42a80, L_0x6000017519d0, C4<0>, C4<0>;
L_0x600001751110 .functor AND 1, L_0x16009a4a0, L_0x600001751570, C4<1>, C4<1>;
L_0x6000017510a0 .functor AND 1, L_0x600001751110, L_0x600000d429e0, C4<1>, C4<1>;
v0x600000e6def0_0 .net *"_ivl_0", 3 0, L_0x600000d42da0;  1 drivers
L_0x160099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e6df80_0 .net/2u *"_ivl_11", 2 0, L_0x160099138;  1 drivers
v0x600000e6e010_0 .net *"_ivl_13", 0 0, L_0x600000d42a80;  1 drivers
L_0x160099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e6e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x160099180;  1 drivers
v0x600000e6e130_0 .net *"_ivl_17", 0 0, L_0x600000d42b20;  1 drivers
v0x600000e6e1c0_0 .net *"_ivl_20", 0 0, L_0x6000017519d0;  1 drivers
v0x600000e6e250_0 .net *"_ivl_22", 0 0, L_0x600001751570;  1 drivers
v0x600000e6e2e0_0 .net *"_ivl_24", 0 0, L_0x600001751110;  1 drivers
v0x600000e6e370_0 .net *"_ivl_25", 31 0, L_0x600000d42940;  1 drivers
L_0x1600991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6e400_0 .net *"_ivl_28", 15 0, L_0x1600991c8;  1 drivers
L_0x160099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6e490_0 .net/2u *"_ivl_29", 31 0, L_0x160099210;  1 drivers
L_0x1600990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e6e520_0 .net *"_ivl_3", 1 0, L_0x1600990a8;  1 drivers
v0x600000e6e5b0_0 .net *"_ivl_31", 0 0, L_0x600000d429e0;  1 drivers
L_0x1600990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000e6e640_0 .net/2u *"_ivl_4", 3 0, L_0x1600990f0;  1 drivers
v0x600000e6e6d0_0 .net *"_ivl_6", 0 0, L_0x600000d42bc0;  1 drivers
v0x600000e6e760_0 .net "do_clear", 0 0, L_0x6000017510a0;  1 drivers
v0x600000e6e7f0_0 .net "load_weight", 0 0, L_0x600001751e30;  1 drivers
v0x600000e6e880_0 .net "weight_in", 7 0, L_0x600000d42c60;  1 drivers
L_0x600000d42da0 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x1600990a8;
L_0x600000d42bc0 .cmp/eq 4, L_0x600000d42da0, L_0x1600990f0;
L_0x600000d42a80 .cmp/eq 3, v0x600000e7c990_0, L_0x160099138;
L_0x600000d42b20 .cmp/eq 3, v0x600000e7c990_0, L_0x160099180;
L_0x600000d42940 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x1600991c8;
L_0x600000d429e0 .cmp/eq 32, L_0x600000d42940, L_0x160099210;
S_0x15ae9cce0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15aeaf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e6d3b0_0 .net *"_ivl_11", 0 0, L_0x600000d421c0;  1 drivers
v0x600000e6d440_0 .net *"_ivl_12", 15 0, L_0x600000d41fe0;  1 drivers
v0x600000e6d4d0_0 .net/s *"_ivl_4", 15 0, L_0x600000d42620;  1 drivers
v0x600000e6d560_0 .net/s *"_ivl_6", 15 0, L_0x600000d426c0;  1 drivers
v0x600000e6d5f0_0 .net/s "a_signed", 7 0, v0x600000e6d7a0_0;  1 drivers
v0x600000e6d680_0 .net "act_in", 7 0, v0x600000e6c1b0_0;  alias, 1 drivers
v0x600000e6d710_0 .var "act_out", 7 0;
v0x600000e6d7a0_0 .var "act_reg", 7 0;
v0x600000e6d830_0 .net "clear_acc", 0 0, L_0x6000017510a0;  alias, 1 drivers
v0x600000e6d8c0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e6d950_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e6d9e0_0 .net "load_weight", 0 0, L_0x600001751e30;  alias, 1 drivers
v0x600000e6da70_0 .net/s "product", 15 0, L_0x600000d42120;  1 drivers
v0x600000e6db00_0 .net/s "product_ext", 31 0, L_0x600000d42080;  1 drivers
v0x600000e6db90_0 .net "psum_in", 31 0, v0x600000e68630_0;  alias, 1 drivers
v0x600000e6dc20_0 .var "psum_out", 31 0;
v0x600000e6dcb0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e6dd40_0 .net/s "w_signed", 7 0, v0x600000e6de60_0;  1 drivers
v0x600000e6ddd0_0 .net "weight_in", 7 0, L_0x600000d42c60;  alias, 1 drivers
v0x600000e6de60_0 .var "weight_reg", 7 0;
L_0x600000d42620 .extend/s 16, v0x600000e6d7a0_0;
L_0x600000d426c0 .extend/s 16, v0x600000e6de60_0;
L_0x600000d42120 .arith/mult 16, L_0x600000d42620, L_0x600000d426c0;
L_0x600000d421c0 .part L_0x600000d42120, 15, 1;
LS_0x600000d41fe0_0_0 .concat [ 1 1 1 1], L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0;
LS_0x600000d41fe0_0_4 .concat [ 1 1 1 1], L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0;
LS_0x600000d41fe0_0_8 .concat [ 1 1 1 1], L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0;
LS_0x600000d41fe0_0_12 .concat [ 1 1 1 1], L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0, L_0x600000d421c0;
L_0x600000d41fe0 .concat [ 4 4 4 4], LS_0x600000d41fe0_0_0, LS_0x600000d41fe0_0_4, LS_0x600000d41fe0_0_8, LS_0x600000d41fe0_0_12;
L_0x600000d42080 .concat [ 16 16 0 0], L_0x600000d42120, L_0x600000d41fe0;
S_0x15ae9ce50 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x15ae04b10;
 .timescale 0 0;
P_0x60000291ef40 .param/l "col" 1 7 214, +C4<011>;
L_0x600001750ee0 .functor AND 1, v0x600000e06be0_0, L_0x600000d41f40, C4<1>, C4<1>;
L_0x600001750f50 .functor AND 1, L_0x600000d41c20, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001755880 .functor OR 1, L_0x600000d41e00, L_0x600001750f50, C4<0>, C4<0>;
L_0x600001758000 .functor AND 1, L_0x16009a4a0, L_0x600001755880, C4<1>, C4<1>;
L_0x600001758070 .functor AND 1, L_0x600001758000, L_0x600000d41ae0, C4<1>, C4<1>;
v0x600000e6f450_0 .net *"_ivl_0", 3 0, L_0x600000d41ea0;  1 drivers
L_0x1600992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e6f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1600992e8;  1 drivers
v0x600000e6f570_0 .net *"_ivl_13", 0 0, L_0x600000d41e00;  1 drivers
L_0x160099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e6f600_0 .net/2u *"_ivl_15", 2 0, L_0x160099330;  1 drivers
v0x600000e6f690_0 .net *"_ivl_17", 0 0, L_0x600000d41c20;  1 drivers
v0x600000e6f720_0 .net *"_ivl_20", 0 0, L_0x600001750f50;  1 drivers
v0x600000e6f7b0_0 .net *"_ivl_22", 0 0, L_0x600001755880;  1 drivers
v0x600000e6f840_0 .net *"_ivl_24", 0 0, L_0x600001758000;  1 drivers
v0x600000e6f8d0_0 .net *"_ivl_25", 31 0, L_0x600000d41cc0;  1 drivers
L_0x160099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6f960_0 .net *"_ivl_28", 15 0, L_0x160099378;  1 drivers
L_0x1600993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e6f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1600993c0;  1 drivers
L_0x160099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e6fa80_0 .net *"_ivl_3", 1 0, L_0x160099258;  1 drivers
v0x600000e6fb10_0 .net *"_ivl_31", 0 0, L_0x600000d41ae0;  1 drivers
L_0x1600992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000e6fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1600992a0;  1 drivers
v0x600000e6fc30_0 .net *"_ivl_6", 0 0, L_0x600000d41f40;  1 drivers
v0x600000e6fcc0_0 .net "do_clear", 0 0, L_0x600001758070;  1 drivers
v0x600000e6fd50_0 .net "load_weight", 0 0, L_0x600001750ee0;  1 drivers
v0x600000e6fde0_0 .net "weight_in", 7 0, L_0x600000d41d60;  1 drivers
L_0x600000d41ea0 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x160099258;
L_0x600000d41f40 .cmp/eq 4, L_0x600000d41ea0, L_0x1600992a0;
L_0x600000d41e00 .cmp/eq 3, v0x600000e7c990_0, L_0x1600992e8;
L_0x600000d41c20 .cmp/eq 3, v0x600000e7c990_0, L_0x160099330;
L_0x600000d41cc0 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099378;
L_0x600000d41ae0 .cmp/eq 32, L_0x600000d41cc0, L_0x1600993c0;
S_0x15ae97320 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae9ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e6e910_0 .net *"_ivl_11", 0 0, L_0x600000d41860;  1 drivers
v0x600000e6e9a0_0 .net *"_ivl_12", 15 0, L_0x600000d41900;  1 drivers
v0x600000e6ea30_0 .net/s *"_ivl_4", 15 0, L_0x600000d41b80;  1 drivers
v0x600000e6eac0_0 .net/s *"_ivl_6", 15 0, L_0x600000d419a0;  1 drivers
v0x600000e6eb50_0 .net/s "a_signed", 7 0, v0x600000e6ed00_0;  1 drivers
v0x600000e6ebe0_0 .net "act_in", 7 0, v0x600000e6d710_0;  alias, 1 drivers
v0x600000e6ec70_0 .var "act_out", 7 0;
v0x600000e6ed00_0 .var "act_reg", 7 0;
v0x600000e6ed90_0 .net "clear_acc", 0 0, L_0x600001758070;  alias, 1 drivers
v0x600000e6ee20_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e6eeb0_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e6ef40_0 .net "load_weight", 0 0, L_0x600001750ee0;  alias, 1 drivers
v0x600000e6efd0_0 .net/s "product", 15 0, L_0x600000d41a40;  1 drivers
v0x600000e6f060_0 .net/s "product_ext", 31 0, L_0x600000d41720;  1 drivers
v0x600000e6f0f0_0 .net "psum_in", 31 0, v0x600000e69b90_0;  alias, 1 drivers
v0x600000e6f180_0 .var "psum_out", 31 0;
v0x600000e6f210_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e6f2a0_0 .net/s "w_signed", 7 0, v0x600000e6f3c0_0;  1 drivers
v0x600000e6f330_0 .net "weight_in", 7 0, L_0x600000d41d60;  alias, 1 drivers
v0x600000e6f3c0_0 .var "weight_reg", 7 0;
L_0x600000d41b80 .extend/s 16, v0x600000e6ed00_0;
L_0x600000d419a0 .extend/s 16, v0x600000e6f3c0_0;
L_0x600000d41a40 .arith/mult 16, L_0x600000d41b80, L_0x600000d419a0;
L_0x600000d41860 .part L_0x600000d41a40, 15, 1;
LS_0x600000d41900_0_0 .concat [ 1 1 1 1], L_0x600000d41860, L_0x600000d41860, L_0x600000d41860, L_0x600000d41860;
LS_0x600000d41900_0_4 .concat [ 1 1 1 1], L_0x600000d41860, L_0x600000d41860, L_0x600000d41860, L_0x600000d41860;
LS_0x600000d41900_0_8 .concat [ 1 1 1 1], L_0x600000d41860, L_0x600000d41860, L_0x600000d41860, L_0x600000d41860;
LS_0x600000d41900_0_12 .concat [ 1 1 1 1], L_0x600000d41860, L_0x600000d41860, L_0x600000d41860, L_0x600000d41860;
L_0x600000d41900 .concat [ 4 4 4 4], LS_0x600000d41900_0_0, LS_0x600000d41900_0_4, LS_0x600000d41900_0_8, LS_0x600000d41900_0_12;
L_0x600000d41720 .concat [ 16 16 0 0], L_0x600000d41a40, L_0x600000d41900;
S_0x15ae97490 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291f040 .param/l "row" 1 7 213, +C4<010>;
S_0x15ae94cd0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x15ae97490;
 .timescale 0 0;
P_0x60000291f0c0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000017581c0 .functor AND 1, v0x600000e06be0_0, L_0x600000d415e0, C4<1>, C4<1>;
L_0x600001758230 .functor AND 1, L_0x600000d41540, v0x600000e05680_0, C4<1>, C4<1>;
L_0x6000017582a0 .functor OR 1, L_0x600000d414a0, L_0x600001758230, C4<0>, C4<0>;
L_0x600001758310 .functor AND 1, L_0x16009a4a0, L_0x6000017582a0, C4<1>, C4<1>;
L_0x600001758380 .functor AND 1, L_0x600001758310, L_0x600000d41400, C4<1>, C4<1>;
v0x600000e70a20_0 .net *"_ivl_0", 2 0, L_0x600000d417c0;  1 drivers
L_0x160099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e70ab0_0 .net/2u *"_ivl_11", 2 0, L_0x160099498;  1 drivers
v0x600000e70b40_0 .net *"_ivl_13", 0 0, L_0x600000d414a0;  1 drivers
L_0x1600994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e70bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1600994e0;  1 drivers
v0x600000e70c60_0 .net *"_ivl_17", 0 0, L_0x600000d41540;  1 drivers
v0x600000e70cf0_0 .net *"_ivl_20", 0 0, L_0x600001758230;  1 drivers
v0x600000e70d80_0 .net *"_ivl_22", 0 0, L_0x6000017582a0;  1 drivers
v0x600000e70e10_0 .net *"_ivl_24", 0 0, L_0x600001758310;  1 drivers
v0x600000e70ea0_0 .net *"_ivl_25", 31 0, L_0x600000d41360;  1 drivers
L_0x160099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e70f30_0 .net *"_ivl_28", 15 0, L_0x160099528;  1 drivers
L_0x160099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e70fc0_0 .net/2u *"_ivl_29", 31 0, L_0x160099570;  1 drivers
L_0x160099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e71050_0 .net *"_ivl_3", 0 0, L_0x160099408;  1 drivers
v0x600000e710e0_0 .net *"_ivl_31", 0 0, L_0x600000d41400;  1 drivers
L_0x160099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e71170_0 .net/2u *"_ivl_4", 2 0, L_0x160099450;  1 drivers
v0x600000e71200_0 .net *"_ivl_6", 0 0, L_0x600000d415e0;  1 drivers
v0x600000e71290_0 .net "do_clear", 0 0, L_0x600001758380;  1 drivers
v0x600000e71320_0 .net "load_weight", 0 0, L_0x6000017581c0;  1 drivers
v0x600000e713b0_0 .net "weight_in", 7 0, L_0x600000d41680;  1 drivers
L_0x600000d417c0 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x160099408;
L_0x600000d415e0 .cmp/eq 3, L_0x600000d417c0, L_0x160099450;
L_0x600000d414a0 .cmp/eq 3, v0x600000e7c990_0, L_0x160099498;
L_0x600000d41540 .cmp/eq 3, v0x600000e7c990_0, L_0x1600994e0;
L_0x600000d41360 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099528;
L_0x600000d41400 .cmp/eq 32, L_0x600000d41360, L_0x160099570;
S_0x15ae94e40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae94cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e6fe70_0 .net *"_ivl_11", 0 0, L_0x600000d41180;  1 drivers
v0x600000e6ff00_0 .net *"_ivl_12", 15 0, L_0x600000d40fa0;  1 drivers
v0x600000e70000_0 .net/s *"_ivl_4", 15 0, L_0x600000d41220;  1 drivers
v0x600000e70090_0 .net/s *"_ivl_6", 15 0, L_0x600000d412c0;  1 drivers
v0x600000e70120_0 .net/s "a_signed", 7 0, v0x600000e702d0_0;  1 drivers
v0x600000e701b0_0 .net "act_in", 7 0, L_0x600001756a70;  alias, 1 drivers
v0x600000e70240_0 .var "act_out", 7 0;
v0x600000e702d0_0 .var "act_reg", 7 0;
v0x600000e70360_0 .net "clear_acc", 0 0, L_0x600001758380;  alias, 1 drivers
v0x600000e703f0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e70480_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e70510_0 .net "load_weight", 0 0, L_0x6000017581c0;  alias, 1 drivers
v0x600000e705a0_0 .net/s "product", 15 0, L_0x600000d410e0;  1 drivers
v0x600000e70630_0 .net/s "product_ext", 31 0, L_0x600000d41040;  1 drivers
v0x600000e706c0_0 .net "psum_in", 31 0, v0x600000e6b0f0_0;  alias, 1 drivers
v0x600000e70750_0 .var "psum_out", 31 0;
v0x600000e707e0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e70870_0 .net/s "w_signed", 7 0, v0x600000e70990_0;  1 drivers
v0x600000e70900_0 .net "weight_in", 7 0, L_0x600000d41680;  alias, 1 drivers
v0x600000e70990_0 .var "weight_reg", 7 0;
L_0x600000d41220 .extend/s 16, v0x600000e702d0_0;
L_0x600000d412c0 .extend/s 16, v0x600000e70990_0;
L_0x600000d410e0 .arith/mult 16, L_0x600000d41220, L_0x600000d412c0;
L_0x600000d41180 .part L_0x600000d410e0, 15, 1;
LS_0x600000d40fa0_0_0 .concat [ 1 1 1 1], L_0x600000d41180, L_0x600000d41180, L_0x600000d41180, L_0x600000d41180;
LS_0x600000d40fa0_0_4 .concat [ 1 1 1 1], L_0x600000d41180, L_0x600000d41180, L_0x600000d41180, L_0x600000d41180;
LS_0x600000d40fa0_0_8 .concat [ 1 1 1 1], L_0x600000d41180, L_0x600000d41180, L_0x600000d41180, L_0x600000d41180;
LS_0x600000d40fa0_0_12 .concat [ 1 1 1 1], L_0x600000d41180, L_0x600000d41180, L_0x600000d41180, L_0x600000d41180;
L_0x600000d40fa0 .concat [ 4 4 4 4], LS_0x600000d40fa0_0_0, LS_0x600000d40fa0_0_4, LS_0x600000d40fa0_0_8, LS_0x600000d40fa0_0_12;
L_0x600000d41040 .concat [ 16 16 0 0], L_0x600000d410e0, L_0x600000d40fa0;
S_0x15ae92680 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x15ae97490;
 .timescale 0 0;
P_0x60000291f1c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000017584d0 .functor AND 1, v0x600000e06be0_0, L_0x600000d40f00, C4<1>, C4<1>;
L_0x600001758540 .functor AND 1, L_0x600000d40be0, v0x600000e05680_0, C4<1>, C4<1>;
L_0x6000017585b0 .functor OR 1, L_0x600000d40dc0, L_0x600001758540, C4<0>, C4<0>;
L_0x600001758620 .functor AND 1, L_0x16009a4a0, L_0x6000017585b0, C4<1>, C4<1>;
L_0x600001758690 .functor AND 1, L_0x600001758620, L_0x600000d40aa0, C4<1>, C4<1>;
v0x600000e71f80_0 .net *"_ivl_0", 2 0, L_0x600000d40e60;  1 drivers
L_0x160099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e72010_0 .net/2u *"_ivl_11", 2 0, L_0x160099648;  1 drivers
v0x600000e720a0_0 .net *"_ivl_13", 0 0, L_0x600000d40dc0;  1 drivers
L_0x160099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e72130_0 .net/2u *"_ivl_15", 2 0, L_0x160099690;  1 drivers
v0x600000e721c0_0 .net *"_ivl_17", 0 0, L_0x600000d40be0;  1 drivers
v0x600000e72250_0 .net *"_ivl_20", 0 0, L_0x600001758540;  1 drivers
v0x600000e722e0_0 .net *"_ivl_22", 0 0, L_0x6000017585b0;  1 drivers
v0x600000e72370_0 .net *"_ivl_24", 0 0, L_0x600001758620;  1 drivers
v0x600000e72400_0 .net *"_ivl_25", 31 0, L_0x600000d40c80;  1 drivers
L_0x1600996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e72490_0 .net *"_ivl_28", 15 0, L_0x1600996d8;  1 drivers
L_0x160099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e72520_0 .net/2u *"_ivl_29", 31 0, L_0x160099720;  1 drivers
L_0x1600995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e725b0_0 .net *"_ivl_3", 0 0, L_0x1600995b8;  1 drivers
v0x600000e72640_0 .net *"_ivl_31", 0 0, L_0x600000d40aa0;  1 drivers
L_0x160099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000e726d0_0 .net/2u *"_ivl_4", 2 0, L_0x160099600;  1 drivers
v0x600000e72760_0 .net *"_ivl_6", 0 0, L_0x600000d40f00;  1 drivers
v0x600000e727f0_0 .net "do_clear", 0 0, L_0x600001758690;  1 drivers
v0x600000e72880_0 .net "load_weight", 0 0, L_0x6000017584d0;  1 drivers
v0x600000e72910_0 .net "weight_in", 7 0, L_0x600000d40d20;  1 drivers
L_0x600000d40e60 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x1600995b8;
L_0x600000d40f00 .cmp/eq 3, L_0x600000d40e60, L_0x160099600;
L_0x600000d40dc0 .cmp/eq 3, v0x600000e7c990_0, L_0x160099648;
L_0x600000d40be0 .cmp/eq 3, v0x600000e7c990_0, L_0x160099690;
L_0x600000d40c80 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x1600996d8;
L_0x600000d40aa0 .cmp/eq 32, L_0x600000d40c80, L_0x160099720;
S_0x15ae927f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae92680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e71440_0 .net *"_ivl_11", 0 0, L_0x600000d424e0;  1 drivers
v0x600000e714d0_0 .net *"_ivl_12", 15 0, L_0x600000d42580;  1 drivers
v0x600000e71560_0 .net/s *"_ivl_4", 15 0, L_0x600000d40b40;  1 drivers
v0x600000e715f0_0 .net/s *"_ivl_6", 15 0, L_0x600000d40960;  1 drivers
v0x600000e71680_0 .net/s "a_signed", 7 0, v0x600000e71830_0;  1 drivers
v0x600000e71710_0 .net "act_in", 7 0, v0x600000e70240_0;  alias, 1 drivers
v0x600000e717a0_0 .var "act_out", 7 0;
v0x600000e71830_0 .var "act_reg", 7 0;
v0x600000e718c0_0 .net "clear_acc", 0 0, L_0x600001758690;  alias, 1 drivers
v0x600000e71950_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e719e0_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e71a70_0 .net "load_weight", 0 0, L_0x6000017584d0;  alias, 1 drivers
v0x600000e71b00_0 .net/s "product", 15 0, L_0x600000d40a00;  1 drivers
v0x600000e71b90_0 .net/s "product_ext", 31 0, L_0x600000d423a0;  1 drivers
v0x600000e71c20_0 .net "psum_in", 31 0, v0x600000e6c6c0_0;  alias, 1 drivers
v0x600000e71cb0_0 .var "psum_out", 31 0;
v0x600000e71d40_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e71dd0_0 .net/s "w_signed", 7 0, v0x600000e71ef0_0;  1 drivers
v0x600000e71e60_0 .net "weight_in", 7 0, L_0x600000d40d20;  alias, 1 drivers
v0x600000e71ef0_0 .var "weight_reg", 7 0;
L_0x600000d40b40 .extend/s 16, v0x600000e71830_0;
L_0x600000d40960 .extend/s 16, v0x600000e71ef0_0;
L_0x600000d40a00 .arith/mult 16, L_0x600000d40b40, L_0x600000d40960;
L_0x600000d424e0 .part L_0x600000d40a00, 15, 1;
LS_0x600000d42580_0_0 .concat [ 1 1 1 1], L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0;
LS_0x600000d42580_0_4 .concat [ 1 1 1 1], L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0;
LS_0x600000d42580_0_8 .concat [ 1 1 1 1], L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0;
LS_0x600000d42580_0_12 .concat [ 1 1 1 1], L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0, L_0x600000d424e0;
L_0x600000d42580 .concat [ 4 4 4 4], LS_0x600000d42580_0_0, LS_0x600000d42580_0_4, LS_0x600000d42580_0_8, LS_0x600000d42580_0_12;
L_0x600000d423a0 .concat [ 16 16 0 0], L_0x600000d40a00, L_0x600000d42580;
S_0x15ae90030 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x15ae97490;
 .timescale 0 0;
P_0x60000291f2c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000017587e0 .functor AND 1, v0x600000e06be0_0, L_0x600000d42260, C4<1>, C4<1>;
L_0x600001758850 .functor AND 1, L_0x600000d40820, v0x600000e05680_0, C4<1>, C4<1>;
L_0x6000017588c0 .functor OR 1, L_0x600000d406e0, L_0x600001758850, C4<0>, C4<0>;
L_0x600001758930 .functor AND 1, L_0x16009a4a0, L_0x6000017588c0, C4<1>, C4<1>;
L_0x6000017589a0 .functor AND 1, L_0x600001758930, L_0x600000d438e0, C4<1>, C4<1>;
v0x600000e734e0_0 .net *"_ivl_0", 3 0, L_0x600000d42440;  1 drivers
L_0x1600997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e73570_0 .net/2u *"_ivl_11", 2 0, L_0x1600997f8;  1 drivers
v0x600000e73600_0 .net *"_ivl_13", 0 0, L_0x600000d406e0;  1 drivers
L_0x160099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e73690_0 .net/2u *"_ivl_15", 2 0, L_0x160099840;  1 drivers
v0x600000e73720_0 .net *"_ivl_17", 0 0, L_0x600000d40820;  1 drivers
v0x600000e737b0_0 .net *"_ivl_20", 0 0, L_0x600001758850;  1 drivers
v0x600000e73840_0 .net *"_ivl_22", 0 0, L_0x6000017588c0;  1 drivers
v0x600000e738d0_0 .net *"_ivl_24", 0 0, L_0x600001758930;  1 drivers
v0x600000e73960_0 .net *"_ivl_25", 31 0, L_0x600000d408c0;  1 drivers
L_0x160099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e739f0_0 .net *"_ivl_28", 15 0, L_0x160099888;  1 drivers
L_0x1600998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e73a80_0 .net/2u *"_ivl_29", 31 0, L_0x1600998d0;  1 drivers
L_0x160099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e73b10_0 .net *"_ivl_3", 1 0, L_0x160099768;  1 drivers
v0x600000e73ba0_0 .net *"_ivl_31", 0 0, L_0x600000d438e0;  1 drivers
L_0x1600997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000e73c30_0 .net/2u *"_ivl_4", 3 0, L_0x1600997b0;  1 drivers
v0x600000e73cc0_0 .net *"_ivl_6", 0 0, L_0x600000d42260;  1 drivers
v0x600000e73d50_0 .net "do_clear", 0 0, L_0x6000017589a0;  1 drivers
v0x600000e73de0_0 .net "load_weight", 0 0, L_0x6000017587e0;  1 drivers
v0x600000e73e70_0 .net "weight_in", 7 0, L_0x600000d42300;  1 drivers
L_0x600000d42440 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x160099768;
L_0x600000d42260 .cmp/eq 4, L_0x600000d42440, L_0x1600997b0;
L_0x600000d406e0 .cmp/eq 3, v0x600000e7c990_0, L_0x1600997f8;
L_0x600000d40820 .cmp/eq 3, v0x600000e7c990_0, L_0x160099840;
L_0x600000d408c0 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099888;
L_0x600000d438e0 .cmp/eq 32, L_0x600000d408c0, L_0x1600998d0;
S_0x15ae901a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae90030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e729a0_0 .net *"_ivl_11", 0 0, L_0x600000d481e0;  1 drivers
v0x600000e72a30_0 .net *"_ivl_12", 15 0, L_0x600000d48280;  1 drivers
v0x600000e72ac0_0 .net/s *"_ivl_4", 15 0, L_0x600000d48000;  1 drivers
v0x600000e72b50_0 .net/s *"_ivl_6", 15 0, L_0x600000d480a0;  1 drivers
v0x600000e72be0_0 .net/s "a_signed", 7 0, v0x600000e72d90_0;  1 drivers
v0x600000e72c70_0 .net "act_in", 7 0, v0x600000e717a0_0;  alias, 1 drivers
v0x600000e72d00_0 .var "act_out", 7 0;
v0x600000e72d90_0 .var "act_reg", 7 0;
v0x600000e72e20_0 .net "clear_acc", 0 0, L_0x6000017589a0;  alias, 1 drivers
v0x600000e72eb0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e72f40_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e72fd0_0 .net "load_weight", 0 0, L_0x6000017587e0;  alias, 1 drivers
v0x600000e73060_0 .net/s "product", 15 0, L_0x600000d48140;  1 drivers
v0x600000e730f0_0 .net/s "product_ext", 31 0, L_0x600000d48320;  1 drivers
v0x600000e73180_0 .net "psum_in", 31 0, v0x600000e6dc20_0;  alias, 1 drivers
v0x600000e73210_0 .var "psum_out", 31 0;
v0x600000e732a0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e73330_0 .net/s "w_signed", 7 0, v0x600000e73450_0;  1 drivers
v0x600000e733c0_0 .net "weight_in", 7 0, L_0x600000d42300;  alias, 1 drivers
v0x600000e73450_0 .var "weight_reg", 7 0;
L_0x600000d48000 .extend/s 16, v0x600000e72d90_0;
L_0x600000d480a0 .extend/s 16, v0x600000e73450_0;
L_0x600000d48140 .arith/mult 16, L_0x600000d48000, L_0x600000d480a0;
L_0x600000d481e0 .part L_0x600000d48140, 15, 1;
LS_0x600000d48280_0_0 .concat [ 1 1 1 1], L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0;
LS_0x600000d48280_0_4 .concat [ 1 1 1 1], L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0;
LS_0x600000d48280_0_8 .concat [ 1 1 1 1], L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0;
LS_0x600000d48280_0_12 .concat [ 1 1 1 1], L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0, L_0x600000d481e0;
L_0x600000d48280 .concat [ 4 4 4 4], LS_0x600000d48280_0_0, LS_0x600000d48280_0_4, LS_0x600000d48280_0_8, LS_0x600000d48280_0_12;
L_0x600000d48320 .concat [ 16 16 0 0], L_0x600000d48140, L_0x600000d48280;
S_0x15ae8d9e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x15ae97490;
 .timescale 0 0;
P_0x60000291f3c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600001758af0 .functor AND 1, v0x600000e06be0_0, L_0x600000d48460, C4<1>, C4<1>;
L_0x600001758b60 .functor AND 1, L_0x600000d48640, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001758bd0 .functor OR 1, L_0x600000d485a0, L_0x600001758b60, C4<0>, C4<0>;
L_0x600001758c40 .functor AND 1, L_0x16009a4a0, L_0x600001758bd0, C4<1>, C4<1>;
L_0x600001758cb0 .functor AND 1, L_0x600001758c40, L_0x600000d48780, C4<1>, C4<1>;
v0x600000e74ab0_0 .net *"_ivl_0", 3 0, L_0x600000d483c0;  1 drivers
L_0x1600999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e74b40_0 .net/2u *"_ivl_11", 2 0, L_0x1600999a8;  1 drivers
v0x600000e74bd0_0 .net *"_ivl_13", 0 0, L_0x600000d485a0;  1 drivers
L_0x1600999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e74c60_0 .net/2u *"_ivl_15", 2 0, L_0x1600999f0;  1 drivers
v0x600000e74cf0_0 .net *"_ivl_17", 0 0, L_0x600000d48640;  1 drivers
v0x600000e74d80_0 .net *"_ivl_20", 0 0, L_0x600001758b60;  1 drivers
v0x600000e74e10_0 .net *"_ivl_22", 0 0, L_0x600001758bd0;  1 drivers
v0x600000e74ea0_0 .net *"_ivl_24", 0 0, L_0x600001758c40;  1 drivers
v0x600000e74f30_0 .net *"_ivl_25", 31 0, L_0x600000d486e0;  1 drivers
L_0x160099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e74fc0_0 .net *"_ivl_28", 15 0, L_0x160099a38;  1 drivers
L_0x160099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e75050_0 .net/2u *"_ivl_29", 31 0, L_0x160099a80;  1 drivers
L_0x160099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e750e0_0 .net *"_ivl_3", 1 0, L_0x160099918;  1 drivers
v0x600000e75170_0 .net *"_ivl_31", 0 0, L_0x600000d48780;  1 drivers
L_0x160099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000e75200_0 .net/2u *"_ivl_4", 3 0, L_0x160099960;  1 drivers
v0x600000e75290_0 .net *"_ivl_6", 0 0, L_0x600000d48460;  1 drivers
v0x600000e75320_0 .net "do_clear", 0 0, L_0x600001758cb0;  1 drivers
v0x600000e753b0_0 .net "load_weight", 0 0, L_0x600001758af0;  1 drivers
v0x600000e75440_0 .net "weight_in", 7 0, L_0x600000d48500;  1 drivers
L_0x600000d483c0 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x160099918;
L_0x600000d48460 .cmp/eq 4, L_0x600000d483c0, L_0x160099960;
L_0x600000d485a0 .cmp/eq 3, v0x600000e7c990_0, L_0x1600999a8;
L_0x600000d48640 .cmp/eq 3, v0x600000e7c990_0, L_0x1600999f0;
L_0x600000d486e0 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099a38;
L_0x600000d48780 .cmp/eq 32, L_0x600000d486e0, L_0x160099a80;
S_0x15ae8db50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae8d9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e73f00_0 .net *"_ivl_11", 0 0, L_0x600000d48a00;  1 drivers
v0x600000e74000_0 .net *"_ivl_12", 15 0, L_0x600000d48aa0;  1 drivers
v0x600000e74090_0 .net/s *"_ivl_4", 15 0, L_0x600000d48820;  1 drivers
v0x600000e74120_0 .net/s *"_ivl_6", 15 0, L_0x600000d488c0;  1 drivers
v0x600000e741b0_0 .net/s "a_signed", 7 0, v0x600000e74360_0;  1 drivers
v0x600000e74240_0 .net "act_in", 7 0, v0x600000e72d00_0;  alias, 1 drivers
v0x600000e742d0_0 .var "act_out", 7 0;
v0x600000e74360_0 .var "act_reg", 7 0;
v0x600000e743f0_0 .net "clear_acc", 0 0, L_0x600001758cb0;  alias, 1 drivers
v0x600000e74480_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e74510_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e745a0_0 .net "load_weight", 0 0, L_0x600001758af0;  alias, 1 drivers
v0x600000e74630_0 .net/s "product", 15 0, L_0x600000d48960;  1 drivers
v0x600000e746c0_0 .net/s "product_ext", 31 0, L_0x600000d48b40;  1 drivers
v0x600000e74750_0 .net "psum_in", 31 0, v0x600000e6f180_0;  alias, 1 drivers
v0x600000e747e0_0 .var "psum_out", 31 0;
v0x600000e74870_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e74900_0 .net/s "w_signed", 7 0, v0x600000e74a20_0;  1 drivers
v0x600000e74990_0 .net "weight_in", 7 0, L_0x600000d48500;  alias, 1 drivers
v0x600000e74a20_0 .var "weight_reg", 7 0;
L_0x600000d48820 .extend/s 16, v0x600000e74360_0;
L_0x600000d488c0 .extend/s 16, v0x600000e74a20_0;
L_0x600000d48960 .arith/mult 16, L_0x600000d48820, L_0x600000d488c0;
L_0x600000d48a00 .part L_0x600000d48960, 15, 1;
LS_0x600000d48aa0_0_0 .concat [ 1 1 1 1], L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00;
LS_0x600000d48aa0_0_4 .concat [ 1 1 1 1], L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00;
LS_0x600000d48aa0_0_8 .concat [ 1 1 1 1], L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00;
LS_0x600000d48aa0_0_12 .concat [ 1 1 1 1], L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00, L_0x600000d48a00;
L_0x600000d48aa0 .concat [ 4 4 4 4], LS_0x600000d48aa0_0_0, LS_0x600000d48aa0_0_4, LS_0x600000d48aa0_0_8, LS_0x600000d48aa0_0_12;
L_0x600000d48b40 .concat [ 16 16 0 0], L_0x600000d48960, L_0x600000d48aa0;
S_0x15ae8b390 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291f4c0 .param/l "row" 1 7 213, +C4<011>;
S_0x15ae8b500 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x15ae8b390;
 .timescale 0 0;
P_0x60000291f540 .param/l "col" 1 7 214, +C4<00>;
L_0x600001758e00 .functor AND 1, v0x600000e06be0_0, L_0x600000d48c80, C4<1>, C4<1>;
L_0x600001758e70 .functor AND 1, L_0x600000d48e60, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001758ee0 .functor OR 1, L_0x600000d48dc0, L_0x600001758e70, C4<0>, C4<0>;
L_0x600001758f50 .functor AND 1, L_0x16009a4a0, L_0x600001758ee0, C4<1>, C4<1>;
L_0x600001758fc0 .functor AND 1, L_0x600001758f50, L_0x600000d48fa0, C4<1>, C4<1>;
v0x600000e76010_0 .net *"_ivl_0", 2 0, L_0x600000d48be0;  1 drivers
L_0x160099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e760a0_0 .net/2u *"_ivl_11", 2 0, L_0x160099b58;  1 drivers
v0x600000e76130_0 .net *"_ivl_13", 0 0, L_0x600000d48dc0;  1 drivers
L_0x160099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e761c0_0 .net/2u *"_ivl_15", 2 0, L_0x160099ba0;  1 drivers
v0x600000e76250_0 .net *"_ivl_17", 0 0, L_0x600000d48e60;  1 drivers
v0x600000e762e0_0 .net *"_ivl_20", 0 0, L_0x600001758e70;  1 drivers
v0x600000e76370_0 .net *"_ivl_22", 0 0, L_0x600001758ee0;  1 drivers
v0x600000e76400_0 .net *"_ivl_24", 0 0, L_0x600001758f50;  1 drivers
v0x600000e76490_0 .net *"_ivl_25", 31 0, L_0x600000d48f00;  1 drivers
L_0x160099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e76520_0 .net *"_ivl_28", 15 0, L_0x160099be8;  1 drivers
L_0x160099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e765b0_0 .net/2u *"_ivl_29", 31 0, L_0x160099c30;  1 drivers
L_0x160099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e76640_0 .net *"_ivl_3", 0 0, L_0x160099ac8;  1 drivers
v0x600000e766d0_0 .net *"_ivl_31", 0 0, L_0x600000d48fa0;  1 drivers
L_0x160099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e76760_0 .net/2u *"_ivl_4", 2 0, L_0x160099b10;  1 drivers
v0x600000e767f0_0 .net *"_ivl_6", 0 0, L_0x600000d48c80;  1 drivers
v0x600000e76880_0 .net "do_clear", 0 0, L_0x600001758fc0;  1 drivers
v0x600000e76910_0 .net "load_weight", 0 0, L_0x600001758e00;  1 drivers
v0x600000e769a0_0 .net "weight_in", 7 0, L_0x600000d48d20;  1 drivers
L_0x600000d48be0 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x160099ac8;
L_0x600000d48c80 .cmp/eq 3, L_0x600000d48be0, L_0x160099b10;
L_0x600000d48dc0 .cmp/eq 3, v0x600000e7c990_0, L_0x160099b58;
L_0x600000d48e60 .cmp/eq 3, v0x600000e7c990_0, L_0x160099ba0;
L_0x600000d48f00 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099be8;
L_0x600000d48fa0 .cmp/eq 32, L_0x600000d48f00, L_0x160099c30;
S_0x15ae88d40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae8b500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c4c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e754d0_0 .net *"_ivl_11", 0 0, L_0x600000d49220;  1 drivers
v0x600000e75560_0 .net *"_ivl_12", 15 0, L_0x600000d492c0;  1 drivers
v0x600000e755f0_0 .net/s *"_ivl_4", 15 0, L_0x600000d49040;  1 drivers
v0x600000e75680_0 .net/s *"_ivl_6", 15 0, L_0x600000d490e0;  1 drivers
v0x600000e75710_0 .net/s "a_signed", 7 0, v0x600000e758c0_0;  1 drivers
v0x600000e757a0_0 .net "act_in", 7 0, L_0x600001756ae0;  alias, 1 drivers
v0x600000e75830_0 .var "act_out", 7 0;
v0x600000e758c0_0 .var "act_reg", 7 0;
v0x600000e75950_0 .net "clear_acc", 0 0, L_0x600001758fc0;  alias, 1 drivers
v0x600000e759e0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e75a70_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e75b00_0 .net "load_weight", 0 0, L_0x600001758e00;  alias, 1 drivers
v0x600000e75b90_0 .net/s "product", 15 0, L_0x600000d49180;  1 drivers
v0x600000e75c20_0 .net/s "product_ext", 31 0, L_0x600000d49360;  1 drivers
v0x600000e75cb0_0 .net "psum_in", 31 0, v0x600000e70750_0;  alias, 1 drivers
v0x600000e75d40_0 .var "psum_out", 31 0;
v0x600000e75dd0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e75e60_0 .net/s "w_signed", 7 0, v0x600000e75f80_0;  1 drivers
v0x600000e75ef0_0 .net "weight_in", 7 0, L_0x600000d48d20;  alias, 1 drivers
v0x600000e75f80_0 .var "weight_reg", 7 0;
L_0x600000d49040 .extend/s 16, v0x600000e758c0_0;
L_0x600000d490e0 .extend/s 16, v0x600000e75f80_0;
L_0x600000d49180 .arith/mult 16, L_0x600000d49040, L_0x600000d490e0;
L_0x600000d49220 .part L_0x600000d49180, 15, 1;
LS_0x600000d492c0_0_0 .concat [ 1 1 1 1], L_0x600000d49220, L_0x600000d49220, L_0x600000d49220, L_0x600000d49220;
LS_0x600000d492c0_0_4 .concat [ 1 1 1 1], L_0x600000d49220, L_0x600000d49220, L_0x600000d49220, L_0x600000d49220;
LS_0x600000d492c0_0_8 .concat [ 1 1 1 1], L_0x600000d49220, L_0x600000d49220, L_0x600000d49220, L_0x600000d49220;
LS_0x600000d492c0_0_12 .concat [ 1 1 1 1], L_0x600000d49220, L_0x600000d49220, L_0x600000d49220, L_0x600000d49220;
L_0x600000d492c0 .concat [ 4 4 4 4], LS_0x600000d492c0_0_0, LS_0x600000d492c0_0_4, LS_0x600000d492c0_0_8, LS_0x600000d492c0_0_12;
L_0x600000d49360 .concat [ 16 16 0 0], L_0x600000d49180, L_0x600000d492c0;
S_0x15ae88eb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x15ae8b390;
 .timescale 0 0;
P_0x60000291f640 .param/l "col" 1 7 214, +C4<01>;
L_0x600001759110 .functor AND 1, v0x600000e06be0_0, L_0x600000d494a0, C4<1>, C4<1>;
L_0x600001759180 .functor AND 1, L_0x600000d49680, v0x600000e05680_0, C4<1>, C4<1>;
L_0x6000017591f0 .functor OR 1, L_0x600000d495e0, L_0x600001759180, C4<0>, C4<0>;
L_0x600001759260 .functor AND 1, L_0x16009a4a0, L_0x6000017591f0, C4<1>, C4<1>;
L_0x6000017592d0 .functor AND 1, L_0x600001759260, L_0x600000d497c0, C4<1>, C4<1>;
v0x600000e77570_0 .net *"_ivl_0", 2 0, L_0x600000d49400;  1 drivers
L_0x160099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e77600_0 .net/2u *"_ivl_11", 2 0, L_0x160099d08;  1 drivers
v0x600000e77690_0 .net *"_ivl_13", 0 0, L_0x600000d495e0;  1 drivers
L_0x160099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e77720_0 .net/2u *"_ivl_15", 2 0, L_0x160099d50;  1 drivers
v0x600000e777b0_0 .net *"_ivl_17", 0 0, L_0x600000d49680;  1 drivers
v0x600000e77840_0 .net *"_ivl_20", 0 0, L_0x600001759180;  1 drivers
v0x600000e778d0_0 .net *"_ivl_22", 0 0, L_0x6000017591f0;  1 drivers
v0x600000e77960_0 .net *"_ivl_24", 0 0, L_0x600001759260;  1 drivers
v0x600000e779f0_0 .net *"_ivl_25", 31 0, L_0x600000d49720;  1 drivers
L_0x160099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e77a80_0 .net *"_ivl_28", 15 0, L_0x160099d98;  1 drivers
L_0x160099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e77b10_0 .net/2u *"_ivl_29", 31 0, L_0x160099de0;  1 drivers
L_0x160099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000e77ba0_0 .net *"_ivl_3", 0 0, L_0x160099c78;  1 drivers
v0x600000e77c30_0 .net *"_ivl_31", 0 0, L_0x600000d497c0;  1 drivers
L_0x160099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600000e77cc0_0 .net/2u *"_ivl_4", 2 0, L_0x160099cc0;  1 drivers
v0x600000e77d50_0 .net *"_ivl_6", 0 0, L_0x600000d494a0;  1 drivers
v0x600000e77de0_0 .net "do_clear", 0 0, L_0x6000017592d0;  1 drivers
v0x600000e77e70_0 .net "load_weight", 0 0, L_0x600001759110;  1 drivers
v0x600000e77f00_0 .net "weight_in", 7 0, L_0x600000d49540;  1 drivers
L_0x600000d49400 .concat [ 2 1 0 0], v0x600000e06b50_0, L_0x160099c78;
L_0x600000d494a0 .cmp/eq 3, L_0x600000d49400, L_0x160099cc0;
L_0x600000d495e0 .cmp/eq 3, v0x600000e7c990_0, L_0x160099d08;
L_0x600000d49680 .cmp/eq 3, v0x600000e7c990_0, L_0x160099d50;
L_0x600000d49720 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099d98;
L_0x600000d497c0 .cmp/eq 32, L_0x600000d49720, L_0x160099de0;
S_0x15ae866f0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae88eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e76a30_0 .net *"_ivl_11", 0 0, L_0x600000d49a40;  1 drivers
v0x600000e76ac0_0 .net *"_ivl_12", 15 0, L_0x600000d49ae0;  1 drivers
v0x600000e76b50_0 .net/s *"_ivl_4", 15 0, L_0x600000d49860;  1 drivers
v0x600000e76be0_0 .net/s *"_ivl_6", 15 0, L_0x600000d49900;  1 drivers
v0x600000e76c70_0 .net/s "a_signed", 7 0, v0x600000e76e20_0;  1 drivers
v0x600000e76d00_0 .net "act_in", 7 0, v0x600000e75830_0;  alias, 1 drivers
v0x600000e76d90_0 .var "act_out", 7 0;
v0x600000e76e20_0 .var "act_reg", 7 0;
v0x600000e76eb0_0 .net "clear_acc", 0 0, L_0x6000017592d0;  alias, 1 drivers
v0x600000e76f40_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e76fd0_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e77060_0 .net "load_weight", 0 0, L_0x600001759110;  alias, 1 drivers
v0x600000e770f0_0 .net/s "product", 15 0, L_0x600000d499a0;  1 drivers
v0x600000e77180_0 .net/s "product_ext", 31 0, L_0x600000d49b80;  1 drivers
v0x600000e77210_0 .net "psum_in", 31 0, v0x600000e71cb0_0;  alias, 1 drivers
v0x600000e772a0_0 .var "psum_out", 31 0;
v0x600000e77330_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e773c0_0 .net/s "w_signed", 7 0, v0x600000e774e0_0;  1 drivers
v0x600000e77450_0 .net "weight_in", 7 0, L_0x600000d49540;  alias, 1 drivers
v0x600000e774e0_0 .var "weight_reg", 7 0;
L_0x600000d49860 .extend/s 16, v0x600000e76e20_0;
L_0x600000d49900 .extend/s 16, v0x600000e774e0_0;
L_0x600000d499a0 .arith/mult 16, L_0x600000d49860, L_0x600000d49900;
L_0x600000d49a40 .part L_0x600000d499a0, 15, 1;
LS_0x600000d49ae0_0_0 .concat [ 1 1 1 1], L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40;
LS_0x600000d49ae0_0_4 .concat [ 1 1 1 1], L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40;
LS_0x600000d49ae0_0_8 .concat [ 1 1 1 1], L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40;
LS_0x600000d49ae0_0_12 .concat [ 1 1 1 1], L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40, L_0x600000d49a40;
L_0x600000d49ae0 .concat [ 4 4 4 4], LS_0x600000d49ae0_0_0, LS_0x600000d49ae0_0_4, LS_0x600000d49ae0_0_8, LS_0x600000d49ae0_0_12;
L_0x600000d49b80 .concat [ 16 16 0 0], L_0x600000d499a0, L_0x600000d49ae0;
S_0x15ae86860 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x15ae8b390;
 .timescale 0 0;
P_0x60000291f740 .param/l "col" 1 7 214, +C4<010>;
L_0x600001759420 .functor AND 1, v0x600000e06be0_0, L_0x600000d49cc0, C4<1>, C4<1>;
L_0x600001759490 .functor AND 1, L_0x600000d49ea0, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001759500 .functor OR 1, L_0x600000d49e00, L_0x600001759490, C4<0>, C4<0>;
L_0x600001759570 .functor AND 1, L_0x16009a4a0, L_0x600001759500, C4<1>, C4<1>;
L_0x6000017595e0 .functor AND 1, L_0x600001759570, L_0x600000d49fe0, C4<1>, C4<1>;
v0x600000e78b40_0 .net *"_ivl_0", 3 0, L_0x600000d49c20;  1 drivers
L_0x160099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e78bd0_0 .net/2u *"_ivl_11", 2 0, L_0x160099eb8;  1 drivers
v0x600000e78c60_0 .net *"_ivl_13", 0 0, L_0x600000d49e00;  1 drivers
L_0x160099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e78cf0_0 .net/2u *"_ivl_15", 2 0, L_0x160099f00;  1 drivers
v0x600000e78d80_0 .net *"_ivl_17", 0 0, L_0x600000d49ea0;  1 drivers
v0x600000e78e10_0 .net *"_ivl_20", 0 0, L_0x600001759490;  1 drivers
v0x600000e78ea0_0 .net *"_ivl_22", 0 0, L_0x600001759500;  1 drivers
v0x600000e78f30_0 .net *"_ivl_24", 0 0, L_0x600001759570;  1 drivers
v0x600000e78fc0_0 .net *"_ivl_25", 31 0, L_0x600000d49f40;  1 drivers
L_0x160099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e79050_0 .net *"_ivl_28", 15 0, L_0x160099f48;  1 drivers
L_0x160099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e790e0_0 .net/2u *"_ivl_29", 31 0, L_0x160099f90;  1 drivers
L_0x160099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e79170_0 .net *"_ivl_3", 1 0, L_0x160099e28;  1 drivers
v0x600000e79200_0 .net *"_ivl_31", 0 0, L_0x600000d49fe0;  1 drivers
L_0x160099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600000e79290_0 .net/2u *"_ivl_4", 3 0, L_0x160099e70;  1 drivers
v0x600000e79320_0 .net *"_ivl_6", 0 0, L_0x600000d49cc0;  1 drivers
v0x600000e793b0_0 .net "do_clear", 0 0, L_0x6000017595e0;  1 drivers
v0x600000e79440_0 .net "load_weight", 0 0, L_0x600001759420;  1 drivers
v0x600000e794d0_0 .net "weight_in", 7 0, L_0x600000d49d60;  1 drivers
L_0x600000d49c20 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x160099e28;
L_0x600000d49cc0 .cmp/eq 4, L_0x600000d49c20, L_0x160099e70;
L_0x600000d49e00 .cmp/eq 3, v0x600000e7c990_0, L_0x160099eb8;
L_0x600000d49ea0 .cmp/eq 3, v0x600000e7c990_0, L_0x160099f00;
L_0x600000d49f40 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x160099f48;
L_0x600000d49fe0 .cmp/eq 32, L_0x600000d49f40, L_0x160099f90;
S_0x15ae840a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae86860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c5c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e78000_0 .net *"_ivl_11", 0 0, L_0x600000d4a260;  1 drivers
v0x600000e78090_0 .net *"_ivl_12", 15 0, L_0x600000d4a300;  1 drivers
v0x600000e78120_0 .net/s *"_ivl_4", 15 0, L_0x600000d4a080;  1 drivers
v0x600000e781b0_0 .net/s *"_ivl_6", 15 0, L_0x600000d4a120;  1 drivers
v0x600000e78240_0 .net/s "a_signed", 7 0, v0x600000e783f0_0;  1 drivers
v0x600000e782d0_0 .net "act_in", 7 0, v0x600000e76d90_0;  alias, 1 drivers
v0x600000e78360_0 .var "act_out", 7 0;
v0x600000e783f0_0 .var "act_reg", 7 0;
v0x600000e78480_0 .net "clear_acc", 0 0, L_0x6000017595e0;  alias, 1 drivers
v0x600000e78510_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e785a0_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e78630_0 .net "load_weight", 0 0, L_0x600001759420;  alias, 1 drivers
v0x600000e786c0_0 .net/s "product", 15 0, L_0x600000d4a1c0;  1 drivers
v0x600000e78750_0 .net/s "product_ext", 31 0, L_0x600000d4a3a0;  1 drivers
v0x600000e787e0_0 .net "psum_in", 31 0, v0x600000e73210_0;  alias, 1 drivers
v0x600000e78870_0 .var "psum_out", 31 0;
v0x600000e78900_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e78990_0 .net/s "w_signed", 7 0, v0x600000e78ab0_0;  1 drivers
v0x600000e78a20_0 .net "weight_in", 7 0, L_0x600000d49d60;  alias, 1 drivers
v0x600000e78ab0_0 .var "weight_reg", 7 0;
L_0x600000d4a080 .extend/s 16, v0x600000e783f0_0;
L_0x600000d4a120 .extend/s 16, v0x600000e78ab0_0;
L_0x600000d4a1c0 .arith/mult 16, L_0x600000d4a080, L_0x600000d4a120;
L_0x600000d4a260 .part L_0x600000d4a1c0, 15, 1;
LS_0x600000d4a300_0_0 .concat [ 1 1 1 1], L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260;
LS_0x600000d4a300_0_4 .concat [ 1 1 1 1], L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260;
LS_0x600000d4a300_0_8 .concat [ 1 1 1 1], L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260;
LS_0x600000d4a300_0_12 .concat [ 1 1 1 1], L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260, L_0x600000d4a260;
L_0x600000d4a300 .concat [ 4 4 4 4], LS_0x600000d4a300_0_0, LS_0x600000d4a300_0_4, LS_0x600000d4a300_0_8, LS_0x600000d4a300_0_12;
L_0x600000d4a3a0 .concat [ 16 16 0 0], L_0x600000d4a1c0, L_0x600000d4a300;
S_0x15ae84210 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x15ae8b390;
 .timescale 0 0;
P_0x60000291f840 .param/l "col" 1 7 214, +C4<011>;
L_0x600001759730 .functor AND 1, v0x600000e06be0_0, L_0x600000d4a4e0, C4<1>, C4<1>;
L_0x6000017597a0 .functor AND 1, L_0x600000d4a6c0, v0x600000e05680_0, C4<1>, C4<1>;
L_0x600001759810 .functor OR 1, L_0x600000d4a620, L_0x6000017597a0, C4<0>, C4<0>;
L_0x600001759880 .functor AND 1, L_0x16009a4a0, L_0x600001759810, C4<1>, C4<1>;
L_0x6000017598f0 .functor AND 1, L_0x600001759880, L_0x600000d4a800, C4<1>, C4<1>;
v0x600000e7a0a0_0 .net *"_ivl_0", 3 0, L_0x600000d4a440;  1 drivers
L_0x16009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600000e7a130_0 .net/2u *"_ivl_11", 2 0, L_0x16009a068;  1 drivers
v0x600000e7a1c0_0 .net *"_ivl_13", 0 0, L_0x600000d4a620;  1 drivers
L_0x16009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e7a250_0 .net/2u *"_ivl_15", 2 0, L_0x16009a0b0;  1 drivers
v0x600000e7a2e0_0 .net *"_ivl_17", 0 0, L_0x600000d4a6c0;  1 drivers
v0x600000e7a370_0 .net *"_ivl_20", 0 0, L_0x6000017597a0;  1 drivers
v0x600000e7a400_0 .net *"_ivl_22", 0 0, L_0x600001759810;  1 drivers
v0x600000e7a490_0 .net *"_ivl_24", 0 0, L_0x600001759880;  1 drivers
v0x600000e7a520_0 .net *"_ivl_25", 31 0, L_0x600000d4a760;  1 drivers
L_0x16009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7a5b0_0 .net *"_ivl_28", 15 0, L_0x16009a0f8;  1 drivers
L_0x16009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000e7a640_0 .net/2u *"_ivl_29", 31 0, L_0x16009a140;  1 drivers
L_0x160099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e7a6d0_0 .net *"_ivl_3", 1 0, L_0x160099fd8;  1 drivers
v0x600000e7a760_0 .net *"_ivl_31", 0 0, L_0x600000d4a800;  1 drivers
L_0x16009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600000e7a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x16009a020;  1 drivers
v0x600000e7a880_0 .net *"_ivl_6", 0 0, L_0x600000d4a4e0;  1 drivers
v0x600000e7a910_0 .net "do_clear", 0 0, L_0x6000017598f0;  1 drivers
v0x600000e7a9a0_0 .net "load_weight", 0 0, L_0x600001759730;  1 drivers
v0x600000e7aa30_0 .net "weight_in", 7 0, L_0x600000d4a580;  1 drivers
L_0x600000d4a440 .concat [ 2 2 0 0], v0x600000e06b50_0, L_0x160099fd8;
L_0x600000d4a4e0 .cmp/eq 4, L_0x600000d4a440, L_0x16009a020;
L_0x600000d4a620 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a068;
L_0x600000d4a6c0 .cmp/eq 3, v0x600000e7c990_0, L_0x16009a0b0;
L_0x600000d4a760 .concat [ 16 16 0 0], v0x600000e7c090_0, L_0x16009a0f8;
L_0x600000d4a800 .cmp/eq 32, L_0x600000d4a760, L_0x16009a140;
S_0x15ae7cdb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x15ae84210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000125c600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000125c640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600000e79560_0 .net *"_ivl_11", 0 0, L_0x600000d4aa80;  1 drivers
v0x600000e795f0_0 .net *"_ivl_12", 15 0, L_0x600000d4ab20;  1 drivers
v0x600000e79680_0 .net/s *"_ivl_4", 15 0, L_0x600000d4a8a0;  1 drivers
v0x600000e79710_0 .net/s *"_ivl_6", 15 0, L_0x600000d4a940;  1 drivers
v0x600000e797a0_0 .net/s "a_signed", 7 0, v0x600000e79950_0;  1 drivers
v0x600000e79830_0 .net "act_in", 7 0, v0x600000e78360_0;  alias, 1 drivers
v0x600000e798c0_0 .var "act_out", 7 0;
v0x600000e79950_0 .var "act_reg", 7 0;
v0x600000e799e0_0 .net "clear_acc", 0 0, L_0x6000017598f0;  alias, 1 drivers
v0x600000e79a70_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e79b00_0 .net "enable", 0 0, L_0x60000175a0d0;  alias, 1 drivers
v0x600000e79b90_0 .net "load_weight", 0 0, L_0x600001759730;  alias, 1 drivers
v0x600000e79c20_0 .net/s "product", 15 0, L_0x600000d4a9e0;  1 drivers
v0x600000e79cb0_0 .net/s "product_ext", 31 0, L_0x600000d4abc0;  1 drivers
v0x600000e79d40_0 .net "psum_in", 31 0, v0x600000e747e0_0;  alias, 1 drivers
v0x600000e79dd0_0 .var "psum_out", 31 0;
v0x600000e79e60_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e79ef0_0 .net/s "w_signed", 7 0, v0x600000e7a010_0;  1 drivers
v0x600000e79f80_0 .net "weight_in", 7 0, L_0x600000d4a580;  alias, 1 drivers
v0x600000e7a010_0 .var "weight_reg", 7 0;
L_0x600000d4a8a0 .extend/s 16, v0x600000e79950_0;
L_0x600000d4a940 .extend/s 16, v0x600000e7a010_0;
L_0x600000d4a9e0 .arith/mult 16, L_0x600000d4a8a0, L_0x600000d4a940;
L_0x600000d4aa80 .part L_0x600000d4a9e0, 15, 1;
LS_0x600000d4ab20_0_0 .concat [ 1 1 1 1], L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80;
LS_0x600000d4ab20_0_4 .concat [ 1 1 1 1], L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80;
LS_0x600000d4ab20_0_8 .concat [ 1 1 1 1], L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80;
LS_0x600000d4ab20_0_12 .concat [ 1 1 1 1], L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80, L_0x600000d4aa80;
L_0x600000d4ab20 .concat [ 4 4 4 4], LS_0x600000d4ab20_0_0, LS_0x600000d4ab20_0_4, LS_0x600000d4ab20_0_8, LS_0x600000d4ab20_0_12;
L_0x600000d4abc0 .concat [ 16 16 0 0], L_0x600000d4a9e0, L_0x600000d4ab20;
S_0x15ae7cf20 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291f940 .param/l "row" 1 7 198, +C4<00>;
L_0x600001756b50 .functor BUFZ 8, v0x600000e64870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x15ae7a760 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291f9c0 .param/l "row" 1 7 198, +C4<01>;
L_0x600001756bc0 .functor BUFZ 8, v0x600000e64b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x15ae7a8d0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fa40 .param/l "row" 1 7 198, +C4<010>;
L_0x600001756a70 .functor BUFZ 8, v0x600000e64e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x15ae78110 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fac0 .param/l "row" 1 7 198, +C4<011>;
L_0x600001756ae0 .functor BUFZ 8, v0x600000e650e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x15ae78280 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fb40 .param/l "col" 1 7 279, +C4<00>;
L_0x600001759dc0 .functor BUFZ 32, v0x600000e64510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e7aac0_0 .net *"_ivl_2", 31 0, L_0x600001759dc0;  1 drivers
S_0x15ae75ac0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fbc0 .param/l "col" 1 7 279, +C4<01>;
L_0x600001759e30 .functor BUFZ 32, v0x600000e64630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e7ab50_0 .net *"_ivl_2", 31 0, L_0x600001759e30;  1 drivers
S_0x15ae75c30 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fc40 .param/l "col" 1 7 279, +C4<010>;
L_0x600001759ea0 .functor BUFZ 32, v0x600000e64750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e7abe0_0 .net *"_ivl_2", 31 0, L_0x600001759ea0;  1 drivers
S_0x15ae73470 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fcc0 .param/l "col" 1 7 279, +C4<011>;
L_0x600001759f10 .functor BUFZ 32, L_0x600001759d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000e7ac70_0 .net *"_ivl_2", 31 0, L_0x600001759f10;  1 drivers
S_0x15ae735e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fd40 .param/l "col" 1 7 206, +C4<00>;
S_0x15aeb0580 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fdc0 .param/l "col" 1 7 206, +C4<01>;
S_0x15aeb06f0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fe40 .param/l "col" 1 7 206, +C4<010>;
S_0x15aeb0c00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x15ae70c10;
 .timescale 0 0;
P_0x60000291fec0 .param/l "col" 1 7 206, +C4<011>;
S_0x15aeac110 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x15ae9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x15ae9f3f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x15ae9f430 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x15ae9f470 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x15ae9f4b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x15ae9f4f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x15ae9f530 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x60000175aed0 .functor BUFZ 256, v0x600000e7f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000175af40 .functor BUFZ 256, v0x600000e7ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000175afb0 .functor BUFZ 256, v0x600000e7ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600000e7e2e0_0 .var/i "b", 31 0;
v0x600000e7e370 .array "bank_addr", 3 0, 7 0;
v0x600000e7e400_0 .net "bank_dma", 1 0, L_0x600000d4e760;  1 drivers
v0x600000e7e490_0 .var "bank_dma_d", 1 0;
v0x600000e7e520_0 .net "bank_mxu_a", 1 0, L_0x600000d4e580;  1 drivers
v0x600000e7e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x600000e7e640_0 .net "bank_mxu_o", 1 0, L_0x600000d4e620;  1 drivers
v0x600000e7e6d0_0 .net "bank_mxu_w", 1 0, L_0x600000d4e4e0;  1 drivers
v0x600000e7e760_0 .var "bank_mxu_w_d", 1 0;
v0x600000e7e7f0 .array "bank_rdata", 3 0;
v0x600000e7e7f0_0 .net v0x600000e7e7f0 0, 255 0, v0x600000e7cf30_0; 1 drivers
v0x600000e7e7f0_1 .net v0x600000e7e7f0 1, 255 0, v0x600000e7d440_0; 1 drivers
v0x600000e7e7f0_2 .net v0x600000e7e7f0 2, 255 0, v0x600000e7d950_0; 1 drivers
v0x600000e7e7f0_3 .net v0x600000e7e7f0 3, 255 0, v0x600000e7de60_0; 1 drivers
v0x600000e7e880_0 .var "bank_re", 3 0;
v0x600000e7e910_0 .net "bank_vpu", 1 0, L_0x600000d4e6c0;  1 drivers
v0x600000e7e9a0_0 .var "bank_vpu_d", 1 0;
v0x600000e7ea30 .array "bank_wdata", 3 0, 255 0;
v0x600000e7eac0_0 .var "bank_we", 3 0;
v0x600000e7eb50_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e7ebe0_0 .net "dma_addr", 19 0, v0x600000e60e10_0;  alias, 1 drivers
v0x600000e7ec70_0 .net "dma_rdata", 255 0, L_0x60000175afb0;  alias, 1 drivers
v0x600000e7ed00_0 .var "dma_rdata_reg", 255 0;
v0x600000e7ed90_0 .net "dma_re", 0 0, L_0x60000175a990;  alias, 1 drivers
v0x600000e7ee20_0 .net "dma_ready", 0 0, L_0x600000d4eda0;  alias, 1 drivers
v0x600000e7eeb0_0 .net "dma_wdata", 255 0, L_0x60000175a8b0;  alias, 1 drivers
v0x600000e7ef40_0 .net "dma_we", 0 0, L_0x60000175a920;  alias, 1 drivers
v0x600000e7efd0_0 .var "grant_dma", 3 0;
v0x600000e7f060_0 .var "grant_mxu_a", 3 0;
v0x600000e7f0f0_0 .var "grant_mxu_o", 3 0;
v0x600000e7f180_0 .var "grant_mxu_w", 3 0;
v0x600000e7f210_0 .var "grant_vpu", 3 0;
v0x600000e7f2a0_0 .net "mxu_a_addr", 19 0, L_0x600000d4b980;  alias, 1 drivers
v0x600000e7f330_0 .net "mxu_a_rdata", 255 0, L_0x60000175aed0;  alias, 1 drivers
v0x600000e7f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600000e7f450_0 .net "mxu_a_re", 0 0, L_0x600000d4ba20;  alias, 1 drivers
v0x600000e7f4e0_0 .net "mxu_a_ready", 0 0, L_0x600000d4ec60;  alias, 1 drivers
v0x600000e7f570_0 .net "mxu_o_addr", 19 0, L_0x600000d4bc00;  alias, 1 drivers
v0x600000e7f600_0 .net "mxu_o_ready", 0 0, L_0x600000d4ed00;  alias, 1 drivers
v0x600000e7f690_0 .net "mxu_o_wdata", 255 0, L_0x600000d4bde0;  alias, 1 drivers
v0x600000e7f720_0 .net "mxu_o_we", 0 0, L_0x60000175a370;  alias, 1 drivers
v0x600000e7f7b0_0 .net "mxu_w_addr", 19 0, L_0x600000d4b700;  alias, 1 drivers
v0x600000e7f840_0 .net "mxu_w_rdata", 255 0, v0x600000e7f8d0_0;  alias, 1 drivers
v0x600000e7f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600000e7f960_0 .net "mxu_w_re", 0 0, L_0x600000d4b7a0;  alias, 1 drivers
v0x600000e7f9f0_0 .net "mxu_w_ready", 0 0, L_0x600000d4eb20;  alias, 1 drivers
v0x600000e7fa80_0 .var "req_dma", 3 0;
v0x600000e7fb10_0 .var "req_mxu_a", 3 0;
v0x600000e7fba0_0 .var "req_mxu_o", 3 0;
v0x600000e7fc30_0 .var "req_mxu_w", 3 0;
v0x600000e7fcc0_0 .var "req_vpu", 3 0;
v0x600000e7fd50_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e7fde0_0 .net "vpu_addr", 19 0, v0x600000e01710_0;  alias, 1 drivers
v0x600000e7fe70_0 .net "vpu_rdata", 255 0, L_0x60000175af40;  alias, 1 drivers
v0x600000e7ff00_0 .var "vpu_rdata_reg", 255 0;
v0x600000e00000_0 .net "vpu_re", 0 0, L_0x60000175a760;  alias, 1 drivers
v0x600000e00090_0 .net "vpu_ready", 0 0, L_0x600000d4ebc0;  alias, 1 drivers
v0x600000e00120_0 .net "vpu_wdata", 255 0, L_0x60000175a680;  alias, 1 drivers
v0x600000e001b0_0 .net "vpu_we", 0 0, L_0x60000175a6f0;  alias, 1 drivers
v0x600000e00240_0 .net "word_dma", 7 0, L_0x600000d4ea80;  1 drivers
v0x600000e002d0_0 .net "word_mxu_a", 7 0, L_0x600000d4e8a0;  1 drivers
v0x600000e00360_0 .net "word_mxu_o", 7 0, L_0x600000d4e940;  1 drivers
v0x600000e003f0_0 .net "word_mxu_w", 7 0, L_0x600000d4e800;  1 drivers
v0x600000e00480_0 .net "word_vpu", 7 0, L_0x600000d4e9e0;  1 drivers
E_0x600002920680/0 .event anyedge, v0x600000e7e760_0, v0x600000e7cf30_0, v0x600000e7d440_0, v0x600000e7d950_0;
E_0x600002920680/1 .event anyedge, v0x600000e7de60_0, v0x600000e7e5b0_0, v0x600000e7e9a0_0, v0x600000e7e490_0;
E_0x600002920680 .event/or E_0x600002920680/0, E_0x600002920680/1;
E_0x600002920700/0 .event anyedge, v0x600000e7fc30_0, v0x600000e7fb10_0, v0x600000e7fba0_0, v0x600000e7fcc0_0;
E_0x600002920700/1 .event anyedge, v0x600000e7fa80_0, v0x600000e7f180_0, v0x600000e003f0_0, v0x600000e7f060_0;
E_0x600002920700/2 .event anyedge, v0x600000e002d0_0, v0x600000e7f0f0_0, v0x600000e00360_0, v0x600000e7f690_0;
E_0x600002920700/3 .event anyedge, v0x600000e7f210_0, v0x600000e00480_0, v0x600000e00120_0, v0x600000e001b0_0;
E_0x600002920700/4 .event anyedge, v0x600000e00000_0, v0x600000e7efd0_0, v0x600000e00240_0, v0x600000e610e0_0;
E_0x600002920700/5 .event anyedge, v0x600000e61200_0, v0x600000e60f30_0;
E_0x600002920700 .event/or E_0x600002920700/0, E_0x600002920700/1, E_0x600002920700/2, E_0x600002920700/3, E_0x600002920700/4, E_0x600002920700/5;
E_0x600002920740/0 .event anyedge, v0x600000e7f960_0, v0x600000e7e6d0_0, v0x600000e7f450_0, v0x600000e7e520_0;
E_0x600002920740/1 .event anyedge, v0x600000e7f720_0, v0x600000e7e640_0, v0x600000e001b0_0, v0x600000e00000_0;
E_0x600002920740/2 .event anyedge, v0x600000e7e910_0, v0x600000e61200_0, v0x600000e60f30_0, v0x600000e7e400_0;
E_0x600002920740 .event/or E_0x600002920740/0, E_0x600002920740/1, E_0x600002920740/2;
L_0x600000d4dfe0 .part v0x600000e7eac0_0, 0, 1;
L_0x600000d4e080 .part v0x600000e7e880_0, 0, 1;
L_0x600000d4e120 .part v0x600000e7eac0_0, 1, 1;
L_0x600000d4e1c0 .part v0x600000e7e880_0, 1, 1;
L_0x600000d4e260 .part v0x600000e7eac0_0, 2, 1;
L_0x600000d4e300 .part v0x600000e7e880_0, 2, 1;
L_0x600000d4e3a0 .part v0x600000e7eac0_0, 3, 1;
L_0x600000d4e440 .part v0x600000e7e880_0, 3, 1;
L_0x600000d4e4e0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600000d4b700 (v0x600000e7e0a0_0) S_0x15ae6fe50;
L_0x600000d4e580 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600000d4b980 (v0x600000e7e0a0_0) S_0x15ae6fe50;
L_0x600000d4e620 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, L_0x600000d4bc00 (v0x600000e7e0a0_0) S_0x15ae6fe50;
L_0x600000d4e6c0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, v0x600000e01710_0 (v0x600000e7e0a0_0) S_0x15ae6fe50;
L_0x600000d4e760 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_bank, 2, v0x600000e60e10_0 (v0x600000e7e0a0_0) S_0x15ae6fe50;
L_0x600000d4e800 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600000d4b700 (v0x600000e7e1c0_0) S_0x15aea5e60;
L_0x600000d4e8a0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600000d4b980 (v0x600000e7e1c0_0) S_0x15aea5e60;
L_0x600000d4e940 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, L_0x600000d4bc00 (v0x600000e7e1c0_0) S_0x15aea5e60;
L_0x600000d4e9e0 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, v0x600000e01710_0 (v0x600000e7e1c0_0) S_0x15aea5e60;
L_0x600000d4ea80 .ufunc/vec4 TD_tb_tiled_gemm.dut.sram_inst.get_word, 8, v0x600000e60e10_0 (v0x600000e7e1c0_0) S_0x15aea5e60;
L_0x600000d4eb20 .part/v v0x600000e7f180_0, L_0x600000d4e4e0, 1;
L_0x600000d4ec60 .part/v v0x600000e7f060_0, L_0x600000d4e580, 1;
L_0x600000d4ed00 .part/v v0x600000e7f0f0_0, L_0x600000d4e620, 1;
L_0x600000d4ebc0 .part/v v0x600000e7f210_0, L_0x600000d4e6c0, 1;
L_0x600000d4eda0 .part/v v0x600000e7efd0_0, L_0x600000d4e760, 1;
S_0x15ae9f7e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x15aeac110;
 .timescale 0 0;
P_0x600002920780 .param/l "i" 1 9 184, +C4<00>;
S_0x15ae6e950 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x15ae9f7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000125c700 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000125c740 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000e7e370_0 .array/port v0x600000e7e370, 0;
v0x600000e7ccf0_0 .net "addr", 7 0, v0x600000e7e370_0;  1 drivers
v0x600000e7cd80_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e7ce10_0 .var/i "i", 31 0;
v0x600000e7cea0 .array "mem", 255 0, 255 0;
v0x600000e7cf30_0 .var "rdata", 255 0;
v0x600000e7cfc0_0 .net "re", 0 0, L_0x600000d4e080;  1 drivers
v0x600000e7ea30_0 .array/port v0x600000e7ea30, 0;
v0x600000e7d050_0 .net "wdata", 255 0, v0x600000e7ea30_0;  1 drivers
v0x600000e7d0e0_0 .net "we", 0 0, L_0x600000d4dfe0;  1 drivers
E_0x600002920880 .event posedge, v0x600000e60090_0;
S_0x15ae6eac0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x15aeac110;
 .timescale 0 0;
P_0x600002920900 .param/l "i" 1 9 184, +C4<01>;
S_0x15ae6ec30 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x15ae6eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000125c780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000125c7c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000e7e370_1 .array/port v0x600000e7e370, 1;
v0x600000e7d200_0 .net "addr", 7 0, v0x600000e7e370_1;  1 drivers
v0x600000e7d290_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e7d320_0 .var/i "i", 31 0;
v0x600000e7d3b0 .array "mem", 255 0, 255 0;
v0x600000e7d440_0 .var "rdata", 255 0;
v0x600000e7d4d0_0 .net "re", 0 0, L_0x600000d4e1c0;  1 drivers
v0x600000e7ea30_1 .array/port v0x600000e7ea30, 1;
v0x600000e7d560_0 .net "wdata", 255 0, v0x600000e7ea30_1;  1 drivers
v0x600000e7d5f0_0 .net "we", 0 0, L_0x600000d4e120;  1 drivers
S_0x15ae6eda0 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x15aeac110;
 .timescale 0 0;
P_0x600002920a40 .param/l "i" 1 9 184, +C4<010>;
S_0x15ae6fa00 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x15ae6eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000125c800 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000125c840 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000e7e370_2 .array/port v0x600000e7e370, 2;
v0x600000e7d710_0 .net "addr", 7 0, v0x600000e7e370_2;  1 drivers
v0x600000e7d7a0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e7d830_0 .var/i "i", 31 0;
v0x600000e7d8c0 .array "mem", 255 0, 255 0;
v0x600000e7d950_0 .var "rdata", 255 0;
v0x600000e7d9e0_0 .net "re", 0 0, L_0x600000d4e300;  1 drivers
v0x600000e7ea30_2 .array/port v0x600000e7ea30, 2;
v0x600000e7da70_0 .net "wdata", 255 0, v0x600000e7ea30_2;  1 drivers
v0x600000e7db00_0 .net "we", 0 0, L_0x600000d4e260;  1 drivers
S_0x15ae6fb70 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x15aeac110;
 .timescale 0 0;
P_0x600002920b80 .param/l "i" 1 9 184, +C4<011>;
S_0x15ae6fce0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x15ae6fb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000125c880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000125c8c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600000e7e370_3 .array/port v0x600000e7e370, 3;
v0x600000e7dc20_0 .net "addr", 7 0, v0x600000e7e370_3;  1 drivers
v0x600000e7dcb0_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e7dd40_0 .var/i "i", 31 0;
v0x600000e7ddd0 .array "mem", 255 0, 255 0;
v0x600000e7de60_0 .var "rdata", 255 0;
v0x600000e7def0_0 .net "re", 0 0, L_0x600000d4e440;  1 drivers
v0x600000e7ea30_3 .array/port v0x600000e7ea30, 3;
v0x600000e7df80_0 .net "wdata", 255 0, v0x600000e7ea30_3;  1 drivers
v0x600000e7e010_0 .net "we", 0 0, L_0x600000d4e3a0;  1 drivers
S_0x15ae6fe50 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x15aeac110;
 .timescale 0 0;
v0x600000e7e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x15ae6fe50
TD_tb_tiled_gemm.dut.sram_inst.get_bank ;
    %load/vec4 v0x600000e7e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600000e7e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x15aea5e60 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x15aeac110;
 .timescale 0 0;
v0x600000e7e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x15aea5e60
TD_tb_tiled_gemm.dut.sram_inst.get_word ;
    %load/vec4 v0x600000e7e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x15aea61d0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x15ae9fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x15b026600 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x15b026640 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x15b026680 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x15b0266c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x15b026700 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x15b026740 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x15b026780 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x15b0267c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x15b026800 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x15b026840 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x15b026880 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x15b0268c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x15b026900 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x15b026940 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x15b026980 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x15b0269c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x15b026a00 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x15b026a40 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x15b026a80 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x15b026ac0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x15b026b00 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x15b026b40 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x15b026b80 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x15b026bc0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x15b026c00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x15b026c40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x15b026c80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x15b026cc0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x15b026d00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x60000175a4c0 .functor BUFZ 256, L_0x600000d4d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000175a530 .functor BUFZ 256, L_0x600000d4d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000175a5a0 .functor BUFZ 1, v0x600000e00ea0_0, C4<0>, C4<0>, C4<0>;
L_0x60000175a680 .functor BUFZ 256, v0x600000e01a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000175a6f0 .functor BUFZ 1, v0x600000e01b90_0, C4<0>, C4<0>, C4<0>;
L_0x60000175a760 .functor BUFZ 1, v0x600000e018c0_0, C4<0>, C4<0>, C4<0>;
v0x600000e00510_0 .net *"_ivl_48", 255 0, L_0x600000d4d7c0;  1 drivers
v0x600000e005a0_0 .net *"_ivl_50", 6 0, L_0x600000d4d860;  1 drivers
L_0x16009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e00630_0 .net *"_ivl_53", 1 0, L_0x16009a848;  1 drivers
v0x600000e006c0_0 .net *"_ivl_56", 255 0, L_0x600000d4d900;  1 drivers
v0x600000e00750_0 .net *"_ivl_58", 6 0, L_0x600000d4d9a0;  1 drivers
L_0x16009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000e007e0_0 .net *"_ivl_61", 1 0, L_0x16009a890;  1 drivers
L_0x16009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000e00870_0 .net/2u *"_ivl_64", 2 0, L_0x16009a8d8;  1 drivers
v0x600000e00900_0 .var "addr_reg", 19 0;
v0x600000e00990_0 .var "alu_result", 255 0;
v0x600000e00a20_0 .net "clk", 0 0, v0x600000e07720_0;  alias, 1 drivers
v0x600000e00ab0_0 .net "cmd", 127 0, v0x600000e64240_0;  alias, 1 drivers
v0x600000e00b40_0 .net "cmd_done", 0 0, L_0x60000175a5a0;  alias, 1 drivers
v0x600000e00bd0_0 .net "cmd_ready", 0 0, L_0x600000d4da40;  alias, 1 drivers
v0x600000e00c60_0 .var "cmd_reg", 127 0;
v0x600000e00cf0_0 .net "cmd_valid", 0 0, L_0x6000017578e0;  alias, 1 drivers
v0x600000e00d80_0 .net "count", 15 0, L_0x600000d4d720;  1 drivers
v0x600000e00e10_0 .var "count_reg", 15 0;
v0x600000e00ea0_0 .var "done_reg", 0 0;
v0x600000e00f30_0 .var "elem_count", 15 0;
v0x600000e00fc0_0 .net "imm", 15 0, L_0x600000d4d5e0;  1 drivers
v0x600000e01050_0 .var "imm_reg", 15 0;
v0x600000e010e0_0 .var/i "lane", 31 0;
v0x600000e01170 .array "lane_a", 15 0;
v0x600000e01170_0 .net v0x600000e01170 0, 15 0, L_0x600000d4bf20; 1 drivers
v0x600000e01170_1 .net v0x600000e01170 1, 15 0, L_0x600000d4c000; 1 drivers
v0x600000e01170_2 .net v0x600000e01170 2, 15 0, L_0x600000d4c140; 1 drivers
v0x600000e01170_3 .net v0x600000e01170 3, 15 0, L_0x600000d4c280; 1 drivers
v0x600000e01170_4 .net v0x600000e01170 4, 15 0, L_0x600000d4c3c0; 1 drivers
v0x600000e01170_5 .net v0x600000e01170 5, 15 0, L_0x600000d4c500; 1 drivers
v0x600000e01170_6 .net v0x600000e01170 6, 15 0, L_0x600000d4c640; 1 drivers
v0x600000e01170_7 .net v0x600000e01170 7, 15 0, L_0x600000d4c780; 1 drivers
v0x600000e01170_8 .net v0x600000e01170 8, 15 0, L_0x600000d4c8c0; 1 drivers
v0x600000e01170_9 .net v0x600000e01170 9, 15 0, L_0x600000d4ca00; 1 drivers
v0x600000e01170_10 .net v0x600000e01170 10, 15 0, L_0x600000d4cbe0; 1 drivers
v0x600000e01170_11 .net v0x600000e01170 11, 15 0, L_0x600000d4cc80; 1 drivers
v0x600000e01170_12 .net v0x600000e01170 12, 15 0, L_0x600000d4cdc0; 1 drivers
v0x600000e01170_13 .net v0x600000e01170 13, 15 0, L_0x600000d4cf00; 1 drivers
v0x600000e01170_14 .net v0x600000e01170 14, 15 0, L_0x600000d4d040; 1 drivers
v0x600000e01170_15 .net v0x600000e01170 15, 15 0, L_0x600000d4d180; 1 drivers
v0x600000e01200 .array "lane_b", 15 0;
v0x600000e01200_0 .net v0x600000e01200 0, 15 0, L_0x600000d40640; 1 drivers
v0x600000e01200_1 .net v0x600000e01200 1, 15 0, L_0x600000d4c0a0; 1 drivers
v0x600000e01200_2 .net v0x600000e01200 2, 15 0, L_0x600000d4c1e0; 1 drivers
v0x600000e01200_3 .net v0x600000e01200 3, 15 0, L_0x600000d4c320; 1 drivers
v0x600000e01200_4 .net v0x600000e01200 4, 15 0, L_0x600000d4c460; 1 drivers
v0x600000e01200_5 .net v0x600000e01200 5, 15 0, L_0x600000d4c5a0; 1 drivers
v0x600000e01200_6 .net v0x600000e01200 6, 15 0, L_0x600000d4c6e0; 1 drivers
v0x600000e01200_7 .net v0x600000e01200 7, 15 0, L_0x600000d4c820; 1 drivers
v0x600000e01200_8 .net v0x600000e01200 8, 15 0, L_0x600000d4c960; 1 drivers
v0x600000e01200_9 .net v0x600000e01200 9, 15 0, L_0x600000d4cb40; 1 drivers
v0x600000e01200_10 .net v0x600000e01200 10, 15 0, L_0x600000d4caa0; 1 drivers
v0x600000e01200_11 .net v0x600000e01200 11, 15 0, L_0x600000d4cd20; 1 drivers
v0x600000e01200_12 .net v0x600000e01200 12, 15 0, L_0x600000d4ce60; 1 drivers
v0x600000e01200_13 .net v0x600000e01200 13, 15 0, L_0x600000d4cfa0; 1 drivers
v0x600000e01200_14 .net v0x600000e01200 14, 15 0, L_0x600000d4d0e0; 1 drivers
v0x600000e01200_15 .net v0x600000e01200 15, 15 0, L_0x600000d4d220; 1 drivers
v0x600000e01290 .array "lane_result", 15 0, 15 0;
v0x600000e01320_0 .net "mem_addr", 19 0, L_0x600000d4d680;  1 drivers
v0x600000e013b0_0 .var "mem_addr_reg", 19 0;
v0x600000e01440_0 .net "opcode", 7 0, L_0x600000d4d2c0;  1 drivers
v0x600000e014d0_0 .var "reduce_result", 15 0;
v0x600000e01560 .array "reduce_tree", 79 0, 15 0;
v0x600000e015f0_0 .net "rst_n", 0 0, v0x600000e07e70_0;  alias, 1 drivers
v0x600000e01680_0 .net "sram_addr", 19 0, v0x600000e01710_0;  alias, 1 drivers
v0x600000e01710_0 .var "sram_addr_reg", 19 0;
v0x600000e017a0_0 .net "sram_rdata", 255 0, L_0x60000175af40;  alias, 1 drivers
v0x600000e01830_0 .net "sram_re", 0 0, L_0x60000175a760;  alias, 1 drivers
v0x600000e018c0_0 .var "sram_re_reg", 0 0;
v0x600000e01950_0 .net "sram_ready", 0 0, L_0x600000d4ebc0;  alias, 1 drivers
v0x600000e019e0_0 .net "sram_wdata", 255 0, L_0x60000175a680;  alias, 1 drivers
v0x600000e01a70_0 .var "sram_wdata_reg", 255 0;
v0x600000e01b00_0 .net "sram_we", 0 0, L_0x60000175a6f0;  alias, 1 drivers
v0x600000e01b90_0 .var "sram_we_reg", 0 0;
v0x600000e01c20_0 .var/i "stage", 31 0;
v0x600000e01cb0_0 .var "state", 2 0;
v0x600000e01d40_0 .net "subop", 7 0, L_0x600000d4d360;  1 drivers
v0x600000e01dd0_0 .var "subop_reg", 7 0;
v0x600000e01e60_0 .net "vd", 4 0, L_0x600000d4d400;  1 drivers
v0x600000e01ef0_0 .var "vd_reg", 4 0;
v0x600000e01f80 .array "vrf", 31 0, 255 0;
v0x600000e02010_0 .net "vs1", 4 0, L_0x600000d4d4a0;  1 drivers
v0x600000e020a0_0 .net "vs1_data", 255 0, L_0x60000175a4c0;  1 drivers
v0x600000e02130_0 .var "vs1_reg", 4 0;
v0x600000e021c0_0 .net "vs2", 4 0, L_0x600000d4d540;  1 drivers
v0x600000e02250_0 .net "vs2_data", 255 0, L_0x60000175a530;  1 drivers
v0x600000e022e0_0 .var "vs2_reg", 4 0;
E_0x600002921480/0 .event anyedge, v0x600000e01170_0, v0x600000e01170_1, v0x600000e01170_2, v0x600000e01170_3;
E_0x600002921480/1 .event anyedge, v0x600000e01170_4, v0x600000e01170_5, v0x600000e01170_6, v0x600000e01170_7;
E_0x600002921480/2 .event anyedge, v0x600000e01170_8, v0x600000e01170_9, v0x600000e01170_10, v0x600000e01170_11;
E_0x600002921480/3 .event anyedge, v0x600000e01170_12, v0x600000e01170_13, v0x600000e01170_14, v0x600000e01170_15;
v0x600000e01560_0 .array/port v0x600000e01560, 0;
v0x600000e01560_1 .array/port v0x600000e01560, 1;
v0x600000e01560_2 .array/port v0x600000e01560, 2;
E_0x600002921480/4 .event anyedge, v0x600000e01dd0_0, v0x600000e01560_0, v0x600000e01560_1, v0x600000e01560_2;
v0x600000e01560_3 .array/port v0x600000e01560, 3;
v0x600000e01560_4 .array/port v0x600000e01560, 4;
v0x600000e01560_5 .array/port v0x600000e01560, 5;
v0x600000e01560_6 .array/port v0x600000e01560, 6;
E_0x600002921480/5 .event anyedge, v0x600000e01560_3, v0x600000e01560_4, v0x600000e01560_5, v0x600000e01560_6;
v0x600000e01560_7 .array/port v0x600000e01560, 7;
v0x600000e01560_8 .array/port v0x600000e01560, 8;
v0x600000e01560_9 .array/port v0x600000e01560, 9;
v0x600000e01560_10 .array/port v0x600000e01560, 10;
E_0x600002921480/6 .event anyedge, v0x600000e01560_7, v0x600000e01560_8, v0x600000e01560_9, v0x600000e01560_10;
v0x600000e01560_11 .array/port v0x600000e01560, 11;
v0x600000e01560_12 .array/port v0x600000e01560, 12;
v0x600000e01560_13 .array/port v0x600000e01560, 13;
v0x600000e01560_14 .array/port v0x600000e01560, 14;
E_0x600002921480/7 .event anyedge, v0x600000e01560_11, v0x600000e01560_12, v0x600000e01560_13, v0x600000e01560_14;
v0x600000e01560_15 .array/port v0x600000e01560, 15;
v0x600000e01560_16 .array/port v0x600000e01560, 16;
v0x600000e01560_17 .array/port v0x600000e01560, 17;
v0x600000e01560_18 .array/port v0x600000e01560, 18;
E_0x600002921480/8 .event anyedge, v0x600000e01560_15, v0x600000e01560_16, v0x600000e01560_17, v0x600000e01560_18;
v0x600000e01560_19 .array/port v0x600000e01560, 19;
v0x600000e01560_20 .array/port v0x600000e01560, 20;
v0x600000e01560_21 .array/port v0x600000e01560, 21;
v0x600000e01560_22 .array/port v0x600000e01560, 22;
E_0x600002921480/9 .event anyedge, v0x600000e01560_19, v0x600000e01560_20, v0x600000e01560_21, v0x600000e01560_22;
v0x600000e01560_23 .array/port v0x600000e01560, 23;
v0x600000e01560_24 .array/port v0x600000e01560, 24;
v0x600000e01560_25 .array/port v0x600000e01560, 25;
v0x600000e01560_26 .array/port v0x600000e01560, 26;
E_0x600002921480/10 .event anyedge, v0x600000e01560_23, v0x600000e01560_24, v0x600000e01560_25, v0x600000e01560_26;
v0x600000e01560_27 .array/port v0x600000e01560, 27;
v0x600000e01560_28 .array/port v0x600000e01560, 28;
v0x600000e01560_29 .array/port v0x600000e01560, 29;
v0x600000e01560_30 .array/port v0x600000e01560, 30;
E_0x600002921480/11 .event anyedge, v0x600000e01560_27, v0x600000e01560_28, v0x600000e01560_29, v0x600000e01560_30;
v0x600000e01560_31 .array/port v0x600000e01560, 31;
v0x600000e01560_32 .array/port v0x600000e01560, 32;
v0x600000e01560_33 .array/port v0x600000e01560, 33;
v0x600000e01560_34 .array/port v0x600000e01560, 34;
E_0x600002921480/12 .event anyedge, v0x600000e01560_31, v0x600000e01560_32, v0x600000e01560_33, v0x600000e01560_34;
v0x600000e01560_35 .array/port v0x600000e01560, 35;
v0x600000e01560_36 .array/port v0x600000e01560, 36;
v0x600000e01560_37 .array/port v0x600000e01560, 37;
v0x600000e01560_38 .array/port v0x600000e01560, 38;
E_0x600002921480/13 .event anyedge, v0x600000e01560_35, v0x600000e01560_36, v0x600000e01560_37, v0x600000e01560_38;
v0x600000e01560_39 .array/port v0x600000e01560, 39;
v0x600000e01560_40 .array/port v0x600000e01560, 40;
v0x600000e01560_41 .array/port v0x600000e01560, 41;
v0x600000e01560_42 .array/port v0x600000e01560, 42;
E_0x600002921480/14 .event anyedge, v0x600000e01560_39, v0x600000e01560_40, v0x600000e01560_41, v0x600000e01560_42;
v0x600000e01560_43 .array/port v0x600000e01560, 43;
v0x600000e01560_44 .array/port v0x600000e01560, 44;
v0x600000e01560_45 .array/port v0x600000e01560, 45;
v0x600000e01560_46 .array/port v0x600000e01560, 46;
E_0x600002921480/15 .event anyedge, v0x600000e01560_43, v0x600000e01560_44, v0x600000e01560_45, v0x600000e01560_46;
v0x600000e01560_47 .array/port v0x600000e01560, 47;
v0x600000e01560_48 .array/port v0x600000e01560, 48;
v0x600000e01560_49 .array/port v0x600000e01560, 49;
v0x600000e01560_50 .array/port v0x600000e01560, 50;
E_0x600002921480/16 .event anyedge, v0x600000e01560_47, v0x600000e01560_48, v0x600000e01560_49, v0x600000e01560_50;
v0x600000e01560_51 .array/port v0x600000e01560, 51;
v0x600000e01560_52 .array/port v0x600000e01560, 52;
v0x600000e01560_53 .array/port v0x600000e01560, 53;
v0x600000e01560_54 .array/port v0x600000e01560, 54;
E_0x600002921480/17 .event anyedge, v0x600000e01560_51, v0x600000e01560_52, v0x600000e01560_53, v0x600000e01560_54;
v0x600000e01560_55 .array/port v0x600000e01560, 55;
v0x600000e01560_56 .array/port v0x600000e01560, 56;
v0x600000e01560_57 .array/port v0x600000e01560, 57;
v0x600000e01560_58 .array/port v0x600000e01560, 58;
E_0x600002921480/18 .event anyedge, v0x600000e01560_55, v0x600000e01560_56, v0x600000e01560_57, v0x600000e01560_58;
v0x600000e01560_59 .array/port v0x600000e01560, 59;
v0x600000e01560_60 .array/port v0x600000e01560, 60;
v0x600000e01560_61 .array/port v0x600000e01560, 61;
v0x600000e01560_62 .array/port v0x600000e01560, 62;
E_0x600002921480/19 .event anyedge, v0x600000e01560_59, v0x600000e01560_60, v0x600000e01560_61, v0x600000e01560_62;
v0x600000e01560_63 .array/port v0x600000e01560, 63;
v0x600000e01560_64 .array/port v0x600000e01560, 64;
v0x600000e01560_65 .array/port v0x600000e01560, 65;
v0x600000e01560_66 .array/port v0x600000e01560, 66;
E_0x600002921480/20 .event anyedge, v0x600000e01560_63, v0x600000e01560_64, v0x600000e01560_65, v0x600000e01560_66;
v0x600000e01560_67 .array/port v0x600000e01560, 67;
v0x600000e01560_68 .array/port v0x600000e01560, 68;
v0x600000e01560_69 .array/port v0x600000e01560, 69;
v0x600000e01560_70 .array/port v0x600000e01560, 70;
E_0x600002921480/21 .event anyedge, v0x600000e01560_67, v0x600000e01560_68, v0x600000e01560_69, v0x600000e01560_70;
v0x600000e01560_71 .array/port v0x600000e01560, 71;
v0x600000e01560_72 .array/port v0x600000e01560, 72;
v0x600000e01560_73 .array/port v0x600000e01560, 73;
v0x600000e01560_74 .array/port v0x600000e01560, 74;
E_0x600002921480/22 .event anyedge, v0x600000e01560_71, v0x600000e01560_72, v0x600000e01560_73, v0x600000e01560_74;
v0x600000e01560_75 .array/port v0x600000e01560, 75;
v0x600000e01560_76 .array/port v0x600000e01560, 76;
v0x600000e01560_77 .array/port v0x600000e01560, 77;
v0x600000e01560_78 .array/port v0x600000e01560, 78;
E_0x600002921480/23 .event anyedge, v0x600000e01560_75, v0x600000e01560_76, v0x600000e01560_77, v0x600000e01560_78;
v0x600000e01560_79 .array/port v0x600000e01560, 79;
E_0x600002921480/24 .event anyedge, v0x600000e01560_79;
E_0x600002921480 .event/or E_0x600002921480/0, E_0x600002921480/1, E_0x600002921480/2, E_0x600002921480/3, E_0x600002921480/4, E_0x600002921480/5, E_0x600002921480/6, E_0x600002921480/7, E_0x600002921480/8, E_0x600002921480/9, E_0x600002921480/10, E_0x600002921480/11, E_0x600002921480/12, E_0x600002921480/13, E_0x600002921480/14, E_0x600002921480/15, E_0x600002921480/16, E_0x600002921480/17, E_0x600002921480/18, E_0x600002921480/19, E_0x600002921480/20, E_0x600002921480/21, E_0x600002921480/22, E_0x600002921480/23, E_0x600002921480/24;
L_0x600000d4bf20 .part L_0x60000175a4c0, 0, 16;
L_0x600000d40640 .part L_0x60000175a530, 0, 16;
L_0x600000d4c000 .part L_0x60000175a4c0, 16, 16;
L_0x600000d4c0a0 .part L_0x60000175a530, 16, 16;
L_0x600000d4c140 .part L_0x60000175a4c0, 32, 16;
L_0x600000d4c1e0 .part L_0x60000175a530, 32, 16;
L_0x600000d4c280 .part L_0x60000175a4c0, 48, 16;
L_0x600000d4c320 .part L_0x60000175a530, 48, 16;
L_0x600000d4c3c0 .part L_0x60000175a4c0, 64, 16;
L_0x600000d4c460 .part L_0x60000175a530, 64, 16;
L_0x600000d4c500 .part L_0x60000175a4c0, 80, 16;
L_0x600000d4c5a0 .part L_0x60000175a530, 80, 16;
L_0x600000d4c640 .part L_0x60000175a4c0, 96, 16;
L_0x600000d4c6e0 .part L_0x60000175a530, 96, 16;
L_0x600000d4c780 .part L_0x60000175a4c0, 112, 16;
L_0x600000d4c820 .part L_0x60000175a530, 112, 16;
L_0x600000d4c8c0 .part L_0x60000175a4c0, 128, 16;
L_0x600000d4c960 .part L_0x60000175a530, 128, 16;
L_0x600000d4ca00 .part L_0x60000175a4c0, 144, 16;
L_0x600000d4cb40 .part L_0x60000175a530, 144, 16;
L_0x600000d4cbe0 .part L_0x60000175a4c0, 160, 16;
L_0x600000d4caa0 .part L_0x60000175a530, 160, 16;
L_0x600000d4cc80 .part L_0x60000175a4c0, 176, 16;
L_0x600000d4cd20 .part L_0x60000175a530, 176, 16;
L_0x600000d4cdc0 .part L_0x60000175a4c0, 192, 16;
L_0x600000d4ce60 .part L_0x60000175a530, 192, 16;
L_0x600000d4cf00 .part L_0x60000175a4c0, 208, 16;
L_0x600000d4cfa0 .part L_0x60000175a530, 208, 16;
L_0x600000d4d040 .part L_0x60000175a4c0, 224, 16;
L_0x600000d4d0e0 .part L_0x60000175a530, 224, 16;
L_0x600000d4d180 .part L_0x60000175a4c0, 240, 16;
L_0x600000d4d220 .part L_0x60000175a530, 240, 16;
L_0x600000d4d2c0 .part v0x600000e64240_0, 120, 8;
L_0x600000d4d360 .part v0x600000e64240_0, 112, 8;
L_0x600000d4d400 .part v0x600000e64240_0, 107, 5;
L_0x600000d4d4a0 .part v0x600000e64240_0, 102, 5;
L_0x600000d4d540 .part v0x600000e64240_0, 97, 5;
L_0x600000d4d5e0 .part v0x600000e64240_0, 32, 16;
L_0x600000d4d680 .part v0x600000e64240_0, 76, 20;
L_0x600000d4d720 .part v0x600000e64240_0, 48, 16;
L_0x600000d4d7c0 .array/port v0x600000e01f80, L_0x600000d4d860;
L_0x600000d4d860 .concat [ 5 2 0 0], v0x600000e02130_0, L_0x16009a848;
L_0x600000d4d900 .array/port v0x600000e01f80, L_0x600000d4d9a0;
L_0x600000d4d9a0 .concat [ 5 2 0 0], v0x600000e022e0_0, L_0x16009a890;
L_0x600000d4da40 .cmp/eq 3, v0x600000e01cb0_0, L_0x16009a8d8;
S_0x15aea0370 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x6000029214c0 .param/l "i" 1 10 137, +C4<00>;
v0x600000e01290_0 .array/port v0x600000e01290, 0;
v0x600000e01290_1 .array/port v0x600000e01290, 1;
v0x600000e01290_2 .array/port v0x600000e01290, 2;
v0x600000e01290_3 .array/port v0x600000e01290, 3;
E_0x600002921540/0 .event anyedge, v0x600000e01290_0, v0x600000e01290_1, v0x600000e01290_2, v0x600000e01290_3;
v0x600000e01290_4 .array/port v0x600000e01290, 4;
v0x600000e01290_5 .array/port v0x600000e01290, 5;
v0x600000e01290_6 .array/port v0x600000e01290, 6;
v0x600000e01290_7 .array/port v0x600000e01290, 7;
E_0x600002921540/1 .event anyedge, v0x600000e01290_4, v0x600000e01290_5, v0x600000e01290_6, v0x600000e01290_7;
v0x600000e01290_8 .array/port v0x600000e01290, 8;
v0x600000e01290_9 .array/port v0x600000e01290, 9;
v0x600000e01290_10 .array/port v0x600000e01290, 10;
v0x600000e01290_11 .array/port v0x600000e01290, 11;
E_0x600002921540/2 .event anyedge, v0x600000e01290_8, v0x600000e01290_9, v0x600000e01290_10, v0x600000e01290_11;
v0x600000e01290_12 .array/port v0x600000e01290, 12;
v0x600000e01290_13 .array/port v0x600000e01290, 13;
v0x600000e01290_14 .array/port v0x600000e01290, 14;
v0x600000e01290_15 .array/port v0x600000e01290, 15;
E_0x600002921540/3 .event anyedge, v0x600000e01290_12, v0x600000e01290_13, v0x600000e01290_14, v0x600000e01290_15;
E_0x600002921540 .event/or E_0x600002921540/0, E_0x600002921540/1, E_0x600002921540/2, E_0x600002921540/3;
E_0x600002921580/0 .event anyedge, v0x600000e01dd0_0, v0x600000e01170_0, v0x600000e01170_1, v0x600000e01170_2;
E_0x600002921580/1 .event anyedge, v0x600000e01170_3, v0x600000e01170_4, v0x600000e01170_5, v0x600000e01170_6;
E_0x600002921580/2 .event anyedge, v0x600000e01170_7, v0x600000e01170_8, v0x600000e01170_9, v0x600000e01170_10;
E_0x600002921580/3 .event anyedge, v0x600000e01170_11, v0x600000e01170_12, v0x600000e01170_13, v0x600000e01170_14;
E_0x600002921580/4 .event anyedge, v0x600000e01170_15, v0x600000e01200_0, v0x600000e01200_1, v0x600000e01200_2;
E_0x600002921580/5 .event anyedge, v0x600000e01200_3, v0x600000e01200_4, v0x600000e01200_5, v0x600000e01200_6;
E_0x600002921580/6 .event anyedge, v0x600000e01200_7, v0x600000e01200_8, v0x600000e01200_9, v0x600000e01200_10;
E_0x600002921580/7 .event anyedge, v0x600000e01200_11, v0x600000e01200_12, v0x600000e01200_13, v0x600000e01200_14;
E_0x600002921580/8 .event anyedge, v0x600000e01200_15, v0x600000e01050_0;
E_0x600002921580 .event/or E_0x600002921580/0, E_0x600002921580/1, E_0x600002921580/2, E_0x600002921580/3, E_0x600002921580/4, E_0x600002921580/5, E_0x600002921580/6, E_0x600002921580/7, E_0x600002921580/8;
S_0x15aea04e0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x6000029215c0 .param/l "i" 1 10 137, +C4<01>;
S_0x15aea0650 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921640 .param/l "i" 1 10 137, +C4<010>;
S_0x15aea07c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x6000029216c0 .param/l "i" 1 10 137, +C4<011>;
S_0x15aea0930 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921780 .param/l "i" 1 10 137, +C4<0100>;
S_0x15aea0aa0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921800 .param/l "i" 1 10 137, +C4<0101>;
S_0x15aea0c10 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921880 .param/l "i" 1 10 137, +C4<0110>;
S_0x15aea0d80 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921900 .param/l "i" 1 10 137, +C4<0111>;
S_0x15aea0ef0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921740 .param/l "i" 1 10 137, +C4<01000>;
S_0x15aea1060 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x6000029219c0 .param/l "i" 1 10 137, +C4<01001>;
S_0x15aea11d0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921a40 .param/l "i" 1 10 137, +C4<01010>;
S_0x15aea1340 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921ac0 .param/l "i" 1 10 137, +C4<01011>;
S_0x15aea14b0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921b40 .param/l "i" 1 10 137, +C4<01100>;
S_0x15aea1620 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921bc0 .param/l "i" 1 10 137, +C4<01101>;
S_0x15aea1790 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921c40 .param/l "i" 1 10 137, +C4<01110>;
S_0x15aea1900 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x15aea61d0;
 .timescale 0 0;
P_0x600002921cc0 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x15ae37e00;
T_2 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e63ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e63a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e63b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e639f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000e63690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000e63a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600000e63a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000e63a80_0, 0;
T_2.2 ;
    %load/vec4 v0x600000e642d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000e63b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600000e63b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000e63b10_0, 0;
T_2.5 ;
    %load/vec4 v0x600000e629a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600000e639f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600000e639f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600000e639f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600000e63840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600000e63720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600000e63a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000e63a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600000e64480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600000e64360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600000e63b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000e63b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600000e62b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600000e62a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600000e639f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600000e639f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15ae37e00;
T_3 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e63ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000e63210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e633c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000e62f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e630f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000e63600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e63840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000e64240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e64480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000e62910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e64090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e626d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e62760_0, 0;
    %fork t_1, S_0x15ae36260;
    %jmp t_0;
    .scope S_0x15ae36260;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e61440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600000e61440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600000e61440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e63450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600000e61440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e63330, 0, 4;
    %load/vec4 v0x600000e61440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e61440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x15ae37e00;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000e63840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600000e63720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e63840_0, 0;
T_3.4 ;
    %load/vec4 v0x600000e64480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600000e64360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e64480_0, 0;
T_3.7 ;
    %load/vec4 v0x600000e62b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600000e62a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e630f0_0, 0;
    %load/vec4 v0x600000e63d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600000e63c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600000e63cc0_0;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e633c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600000e63960_0;
    %assign/vec4 v0x600000e62f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e630f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600000e63180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600000e62fd0_0;
    %assign/vec4 v0x600000e63210_0, 0;
    %load/vec4 v0x600000e62fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600000e626d0_0, 0;
    %load/vec4 v0x600000e62fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600000e62760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600000e626d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e62d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e63450, 0, 4;
    %load/vec4 v0x600000e63210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e63330, 0, 4;
    %load/vec4 v0x600000e633c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600000e633c0_0, 0;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e62d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000e63330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000e63330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e63330, 0, 4;
    %load/vec4 v0x600000e633c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600000e63450, 4;
    %assign/vec4 v0x600000e63960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600000e633c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600000e633c0_0, 0;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e62d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e64090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600000e62520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e62c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600000e62520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600000e626d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600000e63210_0;
    %assign/vec4 v0x600000e63600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e63840_0, 0;
    %load/vec4 v0x600000e63720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600000e63210_0;
    %assign/vec4 v0x600000e64240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e64480_0, 0;
    %load/vec4 v0x600000e64360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600000e63210_0;
    %assign/vec4 v0x600000e62910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e62b50_0, 0;
    %load/vec4 v0x600000e62a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600000e62760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600000e634e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600000e64120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600000e627f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600000e62520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600000e63e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e64090_0, 0;
    %load/vec4 v0x600000e63960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600000e63c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600000e63cc0_0;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e633c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600000e63c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e62d90_0, 0;
    %load/vec4 v0x600000e63cc0_0;
    %assign/vec4 v0x600000e63960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e633c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e63d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15ae82fa0;
T_4 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e64870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000e7c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7c7e0, 4;
    %assign/vec4 v0x600000e64870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15ae7e300;
T_5 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e64ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600000e64ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000e64ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64a20, 0, 4;
    %load/vec4 v0x600000e64ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e64ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e64b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000e7c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e64ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600000e64ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600000e64ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e64a20, 4;
    %ix/getv/s 3, v0x600000e64ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64a20, 0, 4;
    %load/vec4 v0x600000e64ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e64ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e64a20, 4;
    %assign/vec4 v0x600000e64b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15ae79660;
T_6 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e64d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600000e64d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000e64d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64cf0, 0, 4;
    %load/vec4 v0x600000e64d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e64d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e64e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000e7c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e64d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600000e64d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600000e64d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e64cf0, 4;
    %ix/getv/s 3, v0x600000e64d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64cf0, 0, 4;
    %load/vec4 v0x600000e64d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e64d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e64cf0, 4;
    %assign/vec4 v0x600000e64e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15ae749c0;
T_7 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e65050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600000e65050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000e65050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64fc0, 0, 4;
    %load/vec4 v0x600000e65050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e65050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e650e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600000e7c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e65050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600000e65050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600000e65050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e64fc0, 4;
    %ix/getv/s 3, v0x600000e65050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64fc0, 0, 4;
    %load/vec4 v0x600000e65050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e65050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e64fc0, 4;
    %assign/vec4 v0x600000e650e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15ae0bc10;
T_8 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e65b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e65d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e65680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e655f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e65b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600000e658c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600000e65cb0_0;
    %assign/vec4 v0x600000e65d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600000e65830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600000e65560_0;
    %assign/vec4 v0x600000e65680_0, 0;
    %load/vec4 v0x600000e65680_0;
    %assign/vec4 v0x600000e655f0_0, 0;
    %load/vec4 v0x600000e65710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600000e659e0_0;
    %assign/vec4 v0x600000e65b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600000e65a70_0;
    %load/vec4 v0x600000e659e0_0;
    %add;
    %assign/vec4 v0x600000e65b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x15ae19db0;
T_9 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e670f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e672a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e66be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e66b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e67060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600000e66e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600000e67210_0;
    %assign/vec4 v0x600000e672a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600000e66d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600000e66ac0_0;
    %assign/vec4 v0x600000e66be0_0, 0;
    %load/vec4 v0x600000e66be0_0;
    %assign/vec4 v0x600000e66b50_0, 0;
    %load/vec4 v0x600000e66c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600000e66f40_0;
    %assign/vec4 v0x600000e67060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600000e66fd0_0;
    %load/vec4 v0x600000e66f40_0;
    %add;
    %assign/vec4 v0x600000e67060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x15ae1c210;
T_10 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e686c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e68870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e681b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e68120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e68630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600000e683f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600000e687e0_0;
    %assign/vec4 v0x600000e68870_0, 0;
T_10.2 ;
    %load/vec4 v0x600000e68360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600000e68090_0;
    %assign/vec4 v0x600000e681b0_0, 0;
    %load/vec4 v0x600000e681b0_0;
    %assign/vec4 v0x600000e68120_0, 0;
    %load/vec4 v0x600000e68240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600000e68510_0;
    %assign/vec4 v0x600000e68630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600000e685a0_0;
    %load/vec4 v0x600000e68510_0;
    %add;
    %assign/vec4 v0x600000e68630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x15ae100b0;
T_11 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e69c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e69dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e69710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e69680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e69b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600000e69950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600000e69d40_0;
    %assign/vec4 v0x600000e69dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600000e698c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600000e695f0_0;
    %assign/vec4 v0x600000e69710_0, 0;
    %load/vec4 v0x600000e69710_0;
    %assign/vec4 v0x600000e69680_0, 0;
    %load/vec4 v0x600000e697a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600000e69a70_0;
    %assign/vec4 v0x600000e69b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600000e69b00_0;
    %load/vec4 v0x600000e69a70_0;
    %add;
    %assign/vec4 v0x600000e69b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15ae16100;
T_12 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e6b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e6b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600000e6aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600000e6b2a0_0;
    %assign/vec4 v0x600000e6b330_0, 0;
T_12.2 ;
    %load/vec4 v0x600000e6ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600000e6ab50_0;
    %assign/vec4 v0x600000e6ac70_0, 0;
    %load/vec4 v0x600000e6ac70_0;
    %assign/vec4 v0x600000e6abe0_0, 0;
    %load/vec4 v0x600000e6ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600000e6afd0_0;
    %assign/vec4 v0x600000e6b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600000e6b060_0;
    %load/vec4 v0x600000e6afd0_0;
    %add;
    %assign/vec4 v0x600000e6b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x15aeaf7e0;
T_13 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e6c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e6c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600000e6c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600000e6c870_0;
    %assign/vec4 v0x600000e6c900_0, 0;
T_13.2 ;
    %load/vec4 v0x600000e6c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600000e6c120_0;
    %assign/vec4 v0x600000e6c240_0, 0;
    %load/vec4 v0x600000e6c240_0;
    %assign/vec4 v0x600000e6c1b0_0, 0;
    %load/vec4 v0x600000e6c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600000e6c5a0_0;
    %assign/vec4 v0x600000e6c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600000e6c630_0;
    %load/vec4 v0x600000e6c5a0_0;
    %add;
    %assign/vec4 v0x600000e6c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x15ae9cce0;
T_14 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e6dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e6dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600000e6d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600000e6ddd0_0;
    %assign/vec4 v0x600000e6de60_0, 0;
T_14.2 ;
    %load/vec4 v0x600000e6d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600000e6d680_0;
    %assign/vec4 v0x600000e6d7a0_0, 0;
    %load/vec4 v0x600000e6d7a0_0;
    %assign/vec4 v0x600000e6d710_0, 0;
    %load/vec4 v0x600000e6d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600000e6db00_0;
    %assign/vec4 v0x600000e6dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600000e6db90_0;
    %load/vec4 v0x600000e6db00_0;
    %add;
    %assign/vec4 v0x600000e6dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x15ae97320;
T_15 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e6f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e6ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e6f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600000e6ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600000e6f330_0;
    %assign/vec4 v0x600000e6f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600000e6eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600000e6ebe0_0;
    %assign/vec4 v0x600000e6ed00_0, 0;
    %load/vec4 v0x600000e6ed00_0;
    %assign/vec4 v0x600000e6ec70_0, 0;
    %load/vec4 v0x600000e6ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600000e6f060_0;
    %assign/vec4 v0x600000e6f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600000e6f0f0_0;
    %load/vec4 v0x600000e6f060_0;
    %add;
    %assign/vec4 v0x600000e6f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x15ae94e40;
T_16 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e707e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e70990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e702d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e70240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e70750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600000e70510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600000e70900_0;
    %assign/vec4 v0x600000e70990_0, 0;
T_16.2 ;
    %load/vec4 v0x600000e70480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600000e701b0_0;
    %assign/vec4 v0x600000e702d0_0, 0;
    %load/vec4 v0x600000e702d0_0;
    %assign/vec4 v0x600000e70240_0, 0;
    %load/vec4 v0x600000e70360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600000e70630_0;
    %assign/vec4 v0x600000e70750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600000e706c0_0;
    %load/vec4 v0x600000e70630_0;
    %add;
    %assign/vec4 v0x600000e70750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x15ae927f0;
T_17 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e71d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e71ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e71830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e717a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e71cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600000e71a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600000e71e60_0;
    %assign/vec4 v0x600000e71ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600000e719e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600000e71710_0;
    %assign/vec4 v0x600000e71830_0, 0;
    %load/vec4 v0x600000e71830_0;
    %assign/vec4 v0x600000e717a0_0, 0;
    %load/vec4 v0x600000e718c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600000e71b90_0;
    %assign/vec4 v0x600000e71cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600000e71c20_0;
    %load/vec4 v0x600000e71b90_0;
    %add;
    %assign/vec4 v0x600000e71cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x15ae901a0;
T_18 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e732a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e73450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e72d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e72d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e73210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600000e72fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600000e733c0_0;
    %assign/vec4 v0x600000e73450_0, 0;
T_18.2 ;
    %load/vec4 v0x600000e72f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600000e72c70_0;
    %assign/vec4 v0x600000e72d90_0, 0;
    %load/vec4 v0x600000e72d90_0;
    %assign/vec4 v0x600000e72d00_0, 0;
    %load/vec4 v0x600000e72e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600000e730f0_0;
    %assign/vec4 v0x600000e73210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600000e73180_0;
    %load/vec4 v0x600000e730f0_0;
    %add;
    %assign/vec4 v0x600000e73210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x15ae8db50;
T_19 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e74870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e74a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e74360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e742d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e747e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600000e745a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600000e74990_0;
    %assign/vec4 v0x600000e74a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600000e74510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600000e74240_0;
    %assign/vec4 v0x600000e74360_0, 0;
    %load/vec4 v0x600000e74360_0;
    %assign/vec4 v0x600000e742d0_0, 0;
    %load/vec4 v0x600000e743f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600000e746c0_0;
    %assign/vec4 v0x600000e747e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600000e74750_0;
    %load/vec4 v0x600000e746c0_0;
    %add;
    %assign/vec4 v0x600000e747e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x15ae88d40;
T_20 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e75dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e75f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e758c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e75830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e75d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600000e75b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600000e75ef0_0;
    %assign/vec4 v0x600000e75f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600000e75a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600000e757a0_0;
    %assign/vec4 v0x600000e758c0_0, 0;
    %load/vec4 v0x600000e758c0_0;
    %assign/vec4 v0x600000e75830_0, 0;
    %load/vec4 v0x600000e75950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600000e75c20_0;
    %assign/vec4 v0x600000e75d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600000e75cb0_0;
    %load/vec4 v0x600000e75c20_0;
    %add;
    %assign/vec4 v0x600000e75d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x15ae866f0;
T_21 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e77330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e774e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e76e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e76d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e772a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600000e77060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600000e77450_0;
    %assign/vec4 v0x600000e774e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600000e76fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600000e76d00_0;
    %assign/vec4 v0x600000e76e20_0, 0;
    %load/vec4 v0x600000e76e20_0;
    %assign/vec4 v0x600000e76d90_0, 0;
    %load/vec4 v0x600000e76eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600000e77180_0;
    %assign/vec4 v0x600000e772a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600000e77210_0;
    %load/vec4 v0x600000e77180_0;
    %add;
    %assign/vec4 v0x600000e772a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15ae840a0;
T_22 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e78900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e78ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e783f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e78360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e78870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600000e78630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600000e78a20_0;
    %assign/vec4 v0x600000e78ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600000e785a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600000e782d0_0;
    %assign/vec4 v0x600000e783f0_0, 0;
    %load/vec4 v0x600000e783f0_0;
    %assign/vec4 v0x600000e78360_0, 0;
    %load/vec4 v0x600000e78480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600000e78750_0;
    %assign/vec4 v0x600000e78870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600000e787e0_0;
    %load/vec4 v0x600000e78750_0;
    %add;
    %assign/vec4 v0x600000e78870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x15ae7cdb0;
T_23 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e79e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e7a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e79950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e798c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e79dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600000e79b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600000e79f80_0;
    %assign/vec4 v0x600000e7a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600000e79b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600000e79830_0;
    %assign/vec4 v0x600000e79950_0, 0;
    %load/vec4 v0x600000e79950_0;
    %assign/vec4 v0x600000e798c0_0, 0;
    %load/vec4 v0x600000e799e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600000e79cb0_0;
    %assign/vec4 v0x600000e79dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600000e79d40_0;
    %load/vec4 v0x600000e79cb0_0;
    %add;
    %assign/vec4 v0x600000e79dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x15ae96220;
T_24 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e645a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600000e645a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000e645a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64510, 0, 4;
    %load/vec4 v0x600000e645a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e645a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600000e7c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e645a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600000e645a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600000e645a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e64510, 4;
    %ix/getv/s 3, v0x600000e645a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64510, 0, 4;
    %load/vec4 v0x600000e645a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e645a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x15ae91580;
T_25 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e646c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600000e646c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000e646c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64630, 0, 4;
    %load/vec4 v0x600000e646c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e646c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600000e7c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e646c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600000e646c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600000e646c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e64630, 4;
    %ix/getv/s 3, v0x600000e646c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64630, 0, 4;
    %load/vec4 v0x600000e646c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e646c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x15ae8c8e0;
T_26 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e647e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600000e647e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600000e647e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64750, 0, 4;
    %load/vec4 v0x600000e647e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e647e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600000e7c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e647e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600000e647e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600000e647e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e64750, 4;
    %ix/getv/s 3, v0x600000e647e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e64750, 0, 4;
    %load/vec4 v0x600000e647e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e647e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x15ae70c10;
T_27 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e7c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e7c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e7c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600000e7ca20_0;
    %assign/vec4 v0x600000e7c990_0, 0;
    %load/vec4 v0x600000e7c120_0;
    %assign/vec4 v0x600000e7c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x15ae70c10;
T_28 ;
    %wait E_0x60000291e300;
    %load/vec4 v0x600000e7c990_0;
    %store/vec4 v0x600000e7ca20_0, 0, 3;
    %load/vec4 v0x600000e7c090_0;
    %store/vec4 v0x600000e7c120_0, 0, 16;
    %load/vec4 v0x600000e7c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600000e7c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600000e7cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600000e7ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000e7c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600000e7cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000e7ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000e7c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600000e7c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000e7c120_0, 0, 16;
    %load/vec4 v0x600000e7be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000e7c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000e7ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000e7c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600000e7c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600000e7c120_0, 0, 16;
    %load/vec4 v0x600000e7c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600000e7c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000e7ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600000e7c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000e7ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x15aea0370;
T_29 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x15aea0370;
T_30 ;
    %wait E_0x600002921540;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x15aea04e0;
T_31 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x15aea04e0;
T_32 ;
    %wait E_0x600002921540;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x15aea0650;
T_33 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x15aea0650;
T_34 ;
    %wait E_0x600002921540;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x15aea07c0;
T_35 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x15aea07c0;
T_36 ;
    %wait E_0x600002921540;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x15aea0930;
T_37 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x15aea0930;
T_38 ;
    %wait E_0x600002921540;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x15aea0aa0;
T_39 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x15aea0aa0;
T_40 ;
    %wait E_0x600002921540;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x15aea0c10;
T_41 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x15aea0c10;
T_42 ;
    %wait E_0x600002921540;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x15aea0d80;
T_43 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x15aea0d80;
T_44 ;
    %wait E_0x600002921540;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x15aea0ef0;
T_45 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x15aea0ef0;
T_46 ;
    %wait E_0x600002921540;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x15aea1060;
T_47 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x15aea1060;
T_48 ;
    %wait E_0x600002921540;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x15aea11d0;
T_49 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x15aea11d0;
T_50 ;
    %wait E_0x600002921540;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x15aea1340;
T_51 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x15aea1340;
T_52 ;
    %wait E_0x600002921540;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x15aea14b0;
T_53 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x15aea14b0;
T_54 ;
    %wait E_0x600002921540;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x15aea1620;
T_55 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x15aea1620;
T_56 ;
    %wait E_0x600002921540;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x15aea1790;
T_57 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x15aea1790;
T_58 ;
    %wait E_0x600002921540;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x15aea1900;
T_59 ;
    %wait E_0x600002921580;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600000e01050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e01290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x15aea1900;
T_60 ;
    %wait E_0x600002921540;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600000e00990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x15aea61d0;
T_61 ;
    %wait E_0x600002921480;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e010e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600000e010e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600000e010e0_0;
    %load/vec4a v0x600000e01170, 4;
    %ix/getv/s 4, v0x600000e010e0_0;
    %store/vec4a v0x600000e01560, 4, 0;
    %load/vec4 v0x600000e010e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e010e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600000e01c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600000e01c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e010e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600000e010e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000e01c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %load/vec4 v0x600000e01c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000e01560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %add;
    %load/vec4 v0x600000e01c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000e01560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600000e01c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000e01560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600000e01c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600000e01560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600000e01c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600000e010e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600000e01560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600000e010e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e010e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600000e01c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e01c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e01560, 4;
    %store/vec4 v0x600000e014d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x15aea61d0;
T_62 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e015f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000e00c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e00f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000e00900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e01b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e00ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e01dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000e01ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000e02130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000e022e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e01050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000e013b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e00e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e01b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e018c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e00ea0_0, 0;
    %load/vec4 v0x600000e01cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600000e00cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600000e00ab0_0;
    %assign/vec4 v0x600000e00c60_0, 0;
    %load/vec4 v0x600000e01d40_0;
    %assign/vec4 v0x600000e01dd0_0, 0;
    %load/vec4 v0x600000e01e60_0;
    %assign/vec4 v0x600000e01ef0_0, 0;
    %load/vec4 v0x600000e02010_0;
    %assign/vec4 v0x600000e02130_0, 0;
    %load/vec4 v0x600000e021c0_0;
    %assign/vec4 v0x600000e022e0_0, 0;
    %load/vec4 v0x600000e00fc0_0;
    %assign/vec4 v0x600000e01050_0, 0;
    %load/vec4 v0x600000e01320_0;
    %assign/vec4 v0x600000e013b0_0, 0;
    %load/vec4 v0x600000e00d80_0;
    %assign/vec4 v0x600000e00e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600000e00e10_0;
    %assign/vec4 v0x600000e00f30_0, 0;
    %load/vec4 v0x600000e013b0_0;
    %assign/vec4 v0x600000e00900_0, 0;
    %load/vec4 v0x600000e01dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e018c0_0, 0;
    %load/vec4 v0x600000e013b0_0;
    %assign/vec4 v0x600000e01710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e01b90_0, 0;
    %load/vec4 v0x600000e013b0_0;
    %assign/vec4 v0x600000e01710_0, 0;
    %load/vec4 v0x600000e020a0_0;
    %assign/vec4 v0x600000e01a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600000e00990_0;
    %load/vec4 v0x600000e01ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e01f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600000e01950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600000e01dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600000e017a0_0;
    %load/vec4 v0x600000e01ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e01f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600000e014d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600000e01ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e01f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e00ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e01cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x15aeacae0;
T_63 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e60cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e60b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e60bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e60360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e60c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e603f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e607e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e60ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000e60630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000e606c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000e60900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000e60990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000e60480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600000e60e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000e61170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e61290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e60fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000e5f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600000e5f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e5f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e5f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600000e5fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e586c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e60510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e61290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e60fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e60510_0, 0;
    %load/vec4 v0x600000e61320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600000e602d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600000e613b0_0;
    %assign/vec4 v0x600000e60b40_0, 0;
    %load/vec4 v0x600000e605a0_0;
    %assign/vec4 v0x600000e60630_0, 0;
    %load/vec4 v0x600000e60870_0;
    %assign/vec4 v0x600000e60900_0, 0;
    %load/vec4 v0x600000e60000_0;
    %assign/vec4 v0x600000e60c60_0, 0;
    %load/vec4 v0x600000e58630_0;
    %assign/vec4 v0x600000e603f0_0, 0;
    %load/vec4 v0x600000e60750_0;
    %assign/vec4 v0x600000e607e0_0, 0;
    %load/vec4 v0x600000e60a20_0;
    %assign/vec4 v0x600000e60ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600000e60630_0;
    %assign/vec4 v0x600000e606c0_0, 0;
    %load/vec4 v0x600000e60900_0;
    %assign/vec4 v0x600000e60990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e60bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e60360_0, 0;
    %load/vec4 v0x600000e60b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600000e606c0_0;
    %assign/vec4 v0x600000e5f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e5f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e5f330_0, 0;
    %load/vec4 v0x600000e5f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600000e5f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e5fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600000e5fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600000e5fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600000e5f960_0;
    %assign/vec4 v0x600000e60480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600000e60990_0;
    %assign/vec4 v0x600000e60e10_0, 0;
    %load/vec4 v0x600000e60480_0;
    %assign/vec4 v0x600000e61170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e61290_0, 0;
    %load/vec4 v0x600000e61050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600000e60990_0;
    %assign/vec4 v0x600000e60e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e60fc0_0, 0;
    %load/vec4 v0x600000e61050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600000e60ea0_0;
    %assign/vec4 v0x600000e60480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600000e606c0_0;
    %assign/vec4 v0x600000e5f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000e5f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e5f720_0, 0;
    %load/vec4 v0x600000e5f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600000e5f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600000e60480_0;
    %assign/vec4 v0x600000e5fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e5fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e586c0_0, 0;
    %load/vec4 v0x600000e5fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600000e586c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e586c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e5fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600000e5f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600000e60360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000e60360_0, 0;
    %load/vec4 v0x600000e606c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600000e606c0_0, 0;
    %load/vec4 v0x600000e60990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600000e60990_0, 0;
    %load/vec4 v0x600000e603f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000e60360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600000e60b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600000e60bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600000e60bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600000e60360_0, 0;
    %load/vec4 v0x600000e60c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600000e60bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600000e60630_0;
    %load/vec4 v0x600000e60bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600000e607e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600000e606c0_0, 0;
    %load/vec4 v0x600000e60900_0;
    %load/vec4 v0x600000e60bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600000e60ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600000e60990_0, 0;
    %load/vec4 v0x600000e60b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e60510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000e61320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x15ae6e950;
T_64 ;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e7d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600000e7d050_0;
    %load/vec4 v0x600000e7ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e7cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600000e7cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600000e7ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000e7cea0, 4;
    %assign/vec4 v0x600000e7cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x15ae6e950;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e7ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600000e7ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000e7ce10_0;
    %store/vec4a v0x600000e7cea0, 4, 0;
    %load/vec4 v0x600000e7ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e7ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x15ae6ec30;
T_66 ;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e7d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600000e7d560_0;
    %load/vec4 v0x600000e7d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e7d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600000e7d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600000e7d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000e7d3b0, 4;
    %assign/vec4 v0x600000e7d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x15ae6ec30;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e7d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600000e7d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000e7d320_0;
    %store/vec4a v0x600000e7d3b0, 4, 0;
    %load/vec4 v0x600000e7d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e7d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x15ae6fa00;
T_68 ;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e7db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600000e7da70_0;
    %load/vec4 v0x600000e7d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e7d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600000e7d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600000e7d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000e7d8c0, 4;
    %assign/vec4 v0x600000e7d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x15ae6fa00;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e7d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600000e7d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000e7d830_0;
    %store/vec4a v0x600000e7d8c0, 4, 0;
    %load/vec4 v0x600000e7d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e7d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x15ae6fce0;
T_70 ;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e7e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600000e7df80_0;
    %load/vec4 v0x600000e7dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e7ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600000e7def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600000e7dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600000e7ddd0, 4;
    %assign/vec4 v0x600000e7de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x15ae6fce0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e7dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600000e7dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000e7dd40_0;
    %store/vec4a v0x600000e7ddd0, 4, 0;
    %load/vec4 v0x600000e7dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e7dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x15aeac110;
T_72 ;
    %wait E_0x600002920740;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e7e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600000e7e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600000e7f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600000e7e6d0_0;
    %pad/u 32;
    %load/vec4 v0x600000e7e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7fc30_0, 4, 1;
    %load/vec4 v0x600000e7f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600000e7e520_0;
    %pad/u 32;
    %load/vec4 v0x600000e7e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7fb10_0, 4, 1;
    %load/vec4 v0x600000e7f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600000e7e640_0;
    %pad/u 32;
    %load/vec4 v0x600000e7e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7fba0_0, 4, 1;
    %load/vec4 v0x600000e001b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600000e00000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600000e7e910_0;
    %pad/u 32;
    %load/vec4 v0x600000e7e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7fcc0_0, 4, 1;
    %load/vec4 v0x600000e7ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600000e7ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600000e7e400_0;
    %pad/u 32;
    %load/vec4 v0x600000e7e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7fa80_0, 4, 1;
    %load/vec4 v0x600000e7e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e7e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x15aeac110;
T_73 ;
    %wait E_0x600002920700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e7e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600000e7e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600000e7fc30_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7f180_0, 4, 1;
    %load/vec4 v0x600000e7fb10_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600000e7fc30_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7f060_0, 4, 1;
    %load/vec4 v0x600000e7fba0_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600000e7fc30_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600000e7fb10_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7f0f0_0, 4, 1;
    %load/vec4 v0x600000e7fcc0_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600000e7fc30_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600000e7fb10_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600000e7fba0_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7f210_0, 4, 1;
    %load/vec4 v0x600000e7fa80_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600000e7fc30_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600000e7fb10_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600000e7fba0_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600000e7fcc0_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7efd0_0, 4, 1;
    %load/vec4 v0x600000e7f180_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600000e003f0_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600000e7f060_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600000e002d0_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600000e7f0f0_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600000e00360_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7e370, 4, 0;
    %load/vec4 v0x600000e7f690_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600000e7f210_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600000e00480_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7e370, 4, 0;
    %load/vec4 v0x600000e00120_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7ea30, 4, 0;
    %load/vec4 v0x600000e001b0_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7eac0_0, 4, 1;
    %load/vec4 v0x600000e00000_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600000e7efd0_0;
    %load/vec4 v0x600000e7e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600000e00240_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7e370, 4, 0;
    %load/vec4 v0x600000e7eeb0_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7ea30, 4, 0;
    %load/vec4 v0x600000e7ef40_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7eac0_0, 4, 1;
    %load/vec4 v0x600000e7ed90_0;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4a v0x600000e7ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600000e7e2e0_0;
    %store/vec4 v0x600000e7e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600000e7e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e7e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x15aeac110;
T_74 ;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e7e6d0_0;
    %assign/vec4 v0x600000e7e760_0, 0;
    %load/vec4 v0x600000e7e520_0;
    %assign/vec4 v0x600000e7e5b0_0, 0;
    %load/vec4 v0x600000e7e910_0;
    %assign/vec4 v0x600000e7e9a0_0, 0;
    %load/vec4 v0x600000e7e400_0;
    %assign/vec4 v0x600000e7e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x15aeac110;
T_75 ;
    %wait E_0x600002920680;
    %load/vec4 v0x600000e7e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000e7e7f0, 4;
    %store/vec4 v0x600000e7f8d0_0, 0, 256;
    %load/vec4 v0x600000e7e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000e7e7f0, 4;
    %store/vec4 v0x600000e7f3c0_0, 0, 256;
    %load/vec4 v0x600000e7e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000e7e7f0, 4;
    %store/vec4 v0x600000e7ff00_0, 0, 256;
    %load/vec4 v0x600000e7e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600000e7e7f0, 4;
    %store/vec4 v0x600000e7ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x15ae9fc60;
T_76 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e06010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600000e04360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e043f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600000e046c0_0;
    %assign/vec4 v0x600000e043f0_0, 0;
    %load/vec4 v0x600000e046c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600000e045a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600000e042d0, 4;
    %assign/vec4 v0x600000e04360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x15ae9fc60;
T_77 ;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e05d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600000e05cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600000e05c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600000e05b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600000e05b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000e042d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x15ae9fc60;
T_78 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e06010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e06be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000e06b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e030f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e03180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e05680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600000e03060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600000e05710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000e06be0_0, 0;
    %load/vec4 v0x600000e04e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600000e06b50_0, 0;
    %load/vec4 v0x600000e05710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600000e030f0_0, 0;
    %load/vec4 v0x600000e030f0_0;
    %assign/vec4 v0x600000e03180_0, 0;
    %load/vec4 v0x600000e055f0_0;
    %assign/vec4 v0x600000e05680_0, 0;
    %load/vec4 v0x600000e04ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600000e03060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x15ae9fc60;
T_79 ;
    %wait E_0x60000291da00;
    %load/vec4 v0x600000e06010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e05710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e04ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e053b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000e04e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e055f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e05440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e04f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e055f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e04f30_0, 0;
    %load/vec4 v0x600000e06370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600000e05200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600000e05710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600000e05710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600000e053b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000e053b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600000e05710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e05440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e053b0_0, 0;
    %load/vec4 v0x600000e04870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000e05440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600000e04e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000e05710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600000e059e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600000e04e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600000e04e10_0, 0;
    %load/vec4 v0x600000e04e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e055f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600000e04ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000e05710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600000e04bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600000e04ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600000e04ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600000e06250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000e05710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600000e053b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000e05710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000e04f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000e05710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x15aeae400;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e08240_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000e082d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07f00_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000e079f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600000e07960_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e07d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e06fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e06d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e07600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000e07180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600000e072a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x15aeae400;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600000e07720_0;
    %inv;
    %store/vec4 v0x600000e07720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x15aeae400;
T_82 ;
    %vpi_call/w 3 98 "$display", "\000" {0 0 0};
    %vpi_call/w 3 99 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 100 "$display", "\342\225\221        Large Tiled GEMM Test: C[8\303\2278] = A[8\303\2278] \303\227 B[8\303\2278]       \342\225\221" {0 0 0};
    %vpi_call/w 3 101 "$display", "\342\225\221        Demonstrates K-accumulation for larger matrices       \342\225\221" {0 0 0};
    %vpi_call/w 3 102 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e077b0_0, 0, 32;
    %vpi_call/w 3 110 "$display", "[TEST 1] 4\303\2274 baseline: A \303\227 I = A" {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7cea0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d3b0, 4, 0;
    %pushi/vec4 50529027, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d8c0, 4, 0;
    %pushi/vec4 67372036, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7ddd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7cea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7ddd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07e70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e07e70_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x60000291d040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e08240_0, 0, 1;
    %wait E_0x600002920880;
    %wait E_0x600002920880;
    %wait E_0x60000291d040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e08240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600000e078d0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e08120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7cea0, 4;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.6, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7cea0, 4;
    %parti/s 32, 32, 7;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 145 "$display", "  PASS: Row 0 correct" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 147 "$display", "  FAIL: Row 0 = %h", &APV<v0x600000e7cea0, 8, 0, 128> {0 0 0};
    %load/vec4 v0x600000e077b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e077b0_0, 0, 32;
T_82.5 ;
    %vpi_call/w 3 155 "$display", "\000" {0 0 0};
    %vpi_call/w 3 156 "$display", "[TEST 2] K-accumulation: C = A0\303\227B0 + A1\303\227B1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e07e70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e07e70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7cea0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d3b0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d8c0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7ddd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7cea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7ddd0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7cea0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d3b0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d8c0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7ddd0, 4, 0;
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7cea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7d8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600000e7ddd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147491840, 0, 52;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 0, 0, 3;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2155878400, 0, 39;
    %concati/vec4 2147524608, 0, 34;
    %concati/vec4 2147516416, 0, 36;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 38;
    %concati/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600000e078d0_0;
    %store/vec4a v0x600000e042d0, 4, 0;
    %wait E_0x60000291d040;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000e08240_0, 0, 1;
    %wait E_0x600002920880;
    %wait E_0x600002920880;
    %wait E_0x60000291d040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000e08240_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
T_82.7 ;
    %load/vec4 v0x600000e078d0_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.8, 5;
    %wait E_0x600002920880;
    %load/vec4 v0x600000e08120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.9, 8;
    %vpi_call/w 3 210 "$display", "  Completed in %0d cycles", v0x600000e078d0_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x600000e078d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e078d0_0, 0, 32;
    %jmp T_82.7;
T_82.8 ;
    %delay 50000, 0;
    %vpi_call/w 3 218 "$display", "  C0[0] (A0\303\227B0): %h", &APV<v0x600000e7cea0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 219 "$display", "  C1[0] (A1\303\227B1): %h", &APV<v0x600000e7cea0, 12, 0, 128> {0 0 0};
    %vpi_call/w 3 220 "$display", "  C[0] (C0+C1):  %h", &APV<v0x600000e7cea0, 32, 0, 128> {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7cea0, 4;
    %parti/s 32, 0, 2;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.15, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7cea0, 4;
    %parti/s 32, 32, 7;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.14, 10;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7cea0, 4;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.13, 9;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600000e7cea0, 4;
    %parti/s 32, 96, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.11, 8;
    %vpi_call/w 3 227 "$display", "  PASS: K-accumulation correct: [3,3,3,3]" {0 0 0};
    %jmp T_82.12;
T_82.11 ;
    %vpi_call/w 3 229 "$display", "  FAIL: Expected [3,3,3,3]" {0 0 0};
    %load/vec4 v0x600000e077b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000e077b0_0, 0, 32;
T_82.12 ;
    %vpi_call/w 3 236 "$display", "\000" {0 0 0};
    %vpi_call/w 3 237 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 238 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 239 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600000e077b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.16, 4;
    %vpi_call/w 3 241 "$display", "\342\225\221   PASSED: Large Tiled GEMM with K-accumulation             \342\225\221" {0 0 0};
    %vpi_call/w 3 242 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 243 "$display", ">>> TILED GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.17;
T_82.16 ;
    %vpi_call/w 3 245 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600000e077b0_0 {0 0 0};
    %vpi_call/w 3 246 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 247 "$display", ">>> TILED GEMM TEST FAILED <<<" {0 0 0};
T_82.17 ;
    %delay 100000, 0;
    %vpi_call/w 3 251 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x15aeae400;
T_83 ;
    %delay 500000000, 0;
    %vpi_call/w 3 256 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 257 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_tiled_gemm.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
