;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_SAR_B_ADC_SAR
ADC_SAR_B_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_B_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_B_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_B_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_B_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_B_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_B_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_B_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_B_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_B_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_B_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_B_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_B_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_B_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_B_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_B_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_B_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_B_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_B_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_B_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_B_ExtVref
ADC_SAR_B_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_SAR_B_ExtVref__0__MASK EQU 0x04
ADC_SAR_B_ExtVref__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_B_ExtVref__0__PORT EQU 0
ADC_SAR_B_ExtVref__0__SHIFT EQU 2
ADC_SAR_B_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_B_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_B_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_B_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_B_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_B_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_B_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_B_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_B_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_B_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_B_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_B_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_B_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_B_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_B_ExtVref__MASK EQU 0x04
ADC_SAR_B_ExtVref__PORT EQU 0
ADC_SAR_B_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_B_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_B_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_B_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_B_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_B_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_B_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_B_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_B_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_B_ExtVref__SHIFT EQU 2
ADC_SAR_B_ExtVref__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_B_IRQ
ADC_SAR_B_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_B_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_B_IRQ__INTC_MASK EQU 0x02
ADC_SAR_B_IRQ__INTC_NUMBER EQU 1
ADC_SAR_B_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_B_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_B_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_B_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_B_theACLK
ADC_SAR_B_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_SAR_B_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_SAR_B_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_SAR_B_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_B_theACLK__INDEX EQU 0x00
ADC_SAR_B_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_B_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_B_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_B_theACLK__PM_STBY_MSK EQU 0x01

; ADC_SAR_V_ADC_SAR
ADC_SAR_V_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_V_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_V_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_V_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_V_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_V_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_V_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_V_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_V_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_V_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_V_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_V_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_V_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_V_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_V_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_V_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_V_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_V_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_V_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_V_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_V_ExtVref
ADC_SAR_V_ExtVref__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ADC_SAR_V_ExtVref__0__MASK EQU 0x10
ADC_SAR_V_ExtVref__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_V_ExtVref__0__PORT EQU 0
ADC_SAR_V_ExtVref__0__SHIFT EQU 4
ADC_SAR_V_ExtVref__AG EQU CYREG_PRT0_AG
ADC_SAR_V_ExtVref__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_V_ExtVref__BIE EQU CYREG_PRT0_BIE
ADC_SAR_V_ExtVref__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_V_ExtVref__BYP EQU CYREG_PRT0_BYP
ADC_SAR_V_ExtVref__CTL EQU CYREG_PRT0_CTL
ADC_SAR_V_ExtVref__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_V_ExtVref__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_V_ExtVref__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_V_ExtVref__DR EQU CYREG_PRT0_DR
ADC_SAR_V_ExtVref__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_V_ExtVref__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_SAR_V_ExtVref__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_V_ExtVref__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_V_ExtVref__MASK EQU 0x10
ADC_SAR_V_ExtVref__PORT EQU 0
ADC_SAR_V_ExtVref__PRT EQU CYREG_PRT0_PRT
ADC_SAR_V_ExtVref__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_V_ExtVref__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_V_ExtVref__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_V_ExtVref__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_V_ExtVref__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_V_ExtVref__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_V_ExtVref__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_V_ExtVref__PS EQU CYREG_PRT0_PS
ADC_SAR_V_ExtVref__SHIFT EQU 4
ADC_SAR_V_ExtVref__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_V_IRQ
ADC_SAR_V_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_V_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_V_IRQ__INTC_MASK EQU 0x04
ADC_SAR_V_IRQ__INTC_NUMBER EQU 2
ADC_SAR_V_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_V_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ADC_SAR_V_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_V_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_V_theACLK
ADC_SAR_V_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_SAR_V_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_SAR_V_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_SAR_V_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_V_theACLK__INDEX EQU 0x01
ADC_SAR_V_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_V_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_V_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_V_theACLK__PM_STBY_MSK EQU 0x02

; Clock_PWM
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x04
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x10
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x10
Clock_PWM_4__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_PWM_4__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_PWM_4__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_PWM_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM_4__INDEX EQU 0x05
Clock_PWM_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM_4__PM_ACT_MSK EQU 0x20
Clock_PWM_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM_4__PM_STBY_MSK EQU 0x20

; ISR_SPI
ISR_SPI__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_SPI__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_SPI__INTC_MASK EQU 0x01
ISR_SPI__INTC_NUMBER EQU 0
ISR_SPI__INTC_PRIOR_NUM EQU 7
ISR_SPI__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_SPI__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_SPI__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LEDB
LEDB__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LEDB__0__MASK EQU 0x10
LEDB__0__PC EQU CYREG_PRT2_PC4
LEDB__0__PORT EQU 2
LEDB__0__SHIFT EQU 4
LEDB__AG EQU CYREG_PRT2_AG
LEDB__AMUX EQU CYREG_PRT2_AMUX
LEDB__BIE EQU CYREG_PRT2_BIE
LEDB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LEDB__BYP EQU CYREG_PRT2_BYP
LEDB__CTL EQU CYREG_PRT2_CTL
LEDB__DM0 EQU CYREG_PRT2_DM0
LEDB__DM1 EQU CYREG_PRT2_DM1
LEDB__DM2 EQU CYREG_PRT2_DM2
LEDB__DR EQU CYREG_PRT2_DR
LEDB__INP_DIS EQU CYREG_PRT2_INP_DIS
LEDB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LEDB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LEDB__LCD_EN EQU CYREG_PRT2_LCD_EN
LEDB__MASK EQU 0x10
LEDB__PORT EQU 2
LEDB__PRT EQU CYREG_PRT2_PRT
LEDB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LEDB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LEDB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LEDB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LEDB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LEDB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LEDB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LEDB__PS EQU CYREG_PRT2_PS
LEDB__SHIFT EQU 4
LEDB__SLW EQU CYREG_PRT2_SLW

; LEDV
LEDV__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
LEDV__0__MASK EQU 0x20
LEDV__0__PC EQU CYREG_PRT2_PC5
LEDV__0__PORT EQU 2
LEDV__0__SHIFT EQU 5
LEDV__AG EQU CYREG_PRT2_AG
LEDV__AMUX EQU CYREG_PRT2_AMUX
LEDV__BIE EQU CYREG_PRT2_BIE
LEDV__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LEDV__BYP EQU CYREG_PRT2_BYP
LEDV__CTL EQU CYREG_PRT2_CTL
LEDV__DM0 EQU CYREG_PRT2_DM0
LEDV__DM1 EQU CYREG_PRT2_DM1
LEDV__DM2 EQU CYREG_PRT2_DM2
LEDV__DR EQU CYREG_PRT2_DR
LEDV__INP_DIS EQU CYREG_PRT2_INP_DIS
LEDV__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LEDV__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LEDV__LCD_EN EQU CYREG_PRT2_LCD_EN
LEDV__MASK EQU 0x20
LEDV__PORT EQU 2
LEDV__PRT EQU CYREG_PRT2_PRT
LEDV__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LEDV__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LEDV__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LEDV__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LEDV__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LEDV__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LEDV__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LEDV__PS EQU CYREG_PRT2_PS
LEDV__SHIFT EQU 5
LEDV__SLW EQU CYREG_PRT2_SLW

; MISO
MISO__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
MISO__0__MASK EQU 0x20
MISO__0__PC EQU CYREG_PRT1_PC5
MISO__0__PORT EQU 1
MISO__0__SHIFT EQU 5
MISO__AG EQU CYREG_PRT1_AG
MISO__AMUX EQU CYREG_PRT1_AMUX
MISO__BIE EQU CYREG_PRT1_BIE
MISO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO__BYP EQU CYREG_PRT1_BYP
MISO__CTL EQU CYREG_PRT1_CTL
MISO__DM0 EQU CYREG_PRT1_DM0
MISO__DM1 EQU CYREG_PRT1_DM1
MISO__DM2 EQU CYREG_PRT1_DM2
MISO__DR EQU CYREG_PRT1_DR
MISO__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO__MASK EQU 0x20
MISO__PORT EQU 1
MISO__PRT EQU CYREG_PRT1_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO__PS EQU CYREG_PRT1_PS
MISO__SHIFT EQU 5
MISO__SLW EQU CYREG_PRT1_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MOSI__0__MASK EQU 0x40
MOSI__0__PC EQU CYREG_PRT1_PC6
MOSI__0__PORT EQU 1
MOSI__0__SHIFT EQU 6
MOSI__AG EQU CYREG_PRT1_AG
MOSI__AMUX EQU CYREG_PRT1_AMUX
MOSI__BIE EQU CYREG_PRT1_BIE
MOSI__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI__BYP EQU CYREG_PRT1_BYP
MOSI__CTL EQU CYREG_PRT1_CTL
MOSI__DM0 EQU CYREG_PRT1_DM0
MOSI__DM1 EQU CYREG_PRT1_DM1
MOSI__DM2 EQU CYREG_PRT1_DM2
MOSI__DR EQU CYREG_PRT1_DR
MOSI__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI__MASK EQU 0x40
MOSI__PORT EQU 1
MOSI__PRT EQU CYREG_PRT1_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI__PS EQU CYREG_PRT1_PS
MOSI__SHIFT EQU 6
MOSI__SLW EQU CYREG_PRT1_SLW

; PWM_M1
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_M1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB10_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_M1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
PWM_M1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_M1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_M1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_M1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_M1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_M1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_M1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_M1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_M1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_M1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_M1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_M1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_M1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_M1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_M1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_M1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_M1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_M1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_M1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_M1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_M1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_M1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; PWM_M2
PWM_M2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_M2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_M2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_M2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_M2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_M2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_M2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_M2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_M2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_M2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_M2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_M2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_M2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_M2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_M2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_M2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_M2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB15_A0
PWM_M2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB15_A1
PWM_M2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_M2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB15_D0
PWM_M2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB15_D1
PWM_M2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_M2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_M2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB15_F0
PWM_M2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB15_F1
PWM_M2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_M2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

; PWM_M3
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_M3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_M3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_M3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_M3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_M3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_M3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_M3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_M3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_M3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_M3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_M3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_M3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_M3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_M3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_M3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_M3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_M3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_M3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_M3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_M3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_M3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_M3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_M3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_M3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_M3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_M3_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_M3_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_M3_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_M3_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_M3_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_M3_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_M3_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_M3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_M3_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB03_A0
PWM_M3_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB03_A1
PWM_M3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_M3_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB03_D0
PWM_M3_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB03_D1
PWM_M3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_M3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_M3_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB03_F0
PWM_M3_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB03_F1
PWM_M3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_M3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; PWM_M4
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_M4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_M4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_M4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_M4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_M4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_M4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_M4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_M4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_M4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_M4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_M4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_M4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_M4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
PWM_M4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_M4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_M4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_M4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_M4_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_M4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
PWM_M4_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_M4_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_M4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_M4_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_M4_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_M4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_M4_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_M4_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_M4_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_M4_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_M4_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_M4_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_M4_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_M4_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_M4_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_M4_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_M4_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_M4_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_M4_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; PWM_P
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_P_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_P_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_P_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_P_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_P_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_P_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_P_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_P_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_P_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_P_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_P_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_P_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_P_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_P_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_P_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_P_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_P_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_P_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_P_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_P_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_P_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_P_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_P_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_P_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_P_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_P_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_P_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_P_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_P_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_P_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_P_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_P_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_P_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_P_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_P_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_P_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_P_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_P_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_P_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_P_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_P_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_P_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_P_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT0_PC0
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 0
Pin_1__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_1__1__MASK EQU 0x02
Pin_1__1__PC EQU CYREG_PRT0_PC1
Pin_1__1__PORT EQU 0
Pin_1__1__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTSTAT EQU CYREG_PICU0_INTSTAT
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x03
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT0_SLW
Pin_1__SNAP EQU CYREG_PICU0_SNAP

; Pin_ADC_B
Pin_ADC_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_ADC_B__0__MASK EQU 0x04
Pin_ADC_B__0__PC EQU CYREG_PRT1_PC2
Pin_ADC_B__0__PORT EQU 1
Pin_ADC_B__0__SHIFT EQU 2
Pin_ADC_B__AG EQU CYREG_PRT1_AG
Pin_ADC_B__AMUX EQU CYREG_PRT1_AMUX
Pin_ADC_B__BIE EQU CYREG_PRT1_BIE
Pin_ADC_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_ADC_B__BYP EQU CYREG_PRT1_BYP
Pin_ADC_B__CTL EQU CYREG_PRT1_CTL
Pin_ADC_B__DM0 EQU CYREG_PRT1_DM0
Pin_ADC_B__DM1 EQU CYREG_PRT1_DM1
Pin_ADC_B__DM2 EQU CYREG_PRT1_DM2
Pin_ADC_B__DR EQU CYREG_PRT1_DR
Pin_ADC_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_ADC_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_ADC_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_ADC_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_ADC_B__MASK EQU 0x04
Pin_ADC_B__PORT EQU 1
Pin_ADC_B__PRT EQU CYREG_PRT1_PRT
Pin_ADC_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_ADC_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_ADC_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_ADC_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_ADC_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_ADC_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_ADC_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_ADC_B__PS EQU CYREG_PRT1_PS
Pin_ADC_B__SHIFT EQU 2
Pin_ADC_B__SLW EQU CYREG_PRT1_SLW

; Pin_ADC_V
Pin_ADC_V__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_ADC_V__0__MASK EQU 0x80
Pin_ADC_V__0__PC EQU CYREG_PRT3_PC7
Pin_ADC_V__0__PORT EQU 3
Pin_ADC_V__0__SHIFT EQU 7
Pin_ADC_V__AG EQU CYREG_PRT3_AG
Pin_ADC_V__AMUX EQU CYREG_PRT3_AMUX
Pin_ADC_V__BIE EQU CYREG_PRT3_BIE
Pin_ADC_V__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_ADC_V__BYP EQU CYREG_PRT3_BYP
Pin_ADC_V__CTL EQU CYREG_PRT3_CTL
Pin_ADC_V__DM0 EQU CYREG_PRT3_DM0
Pin_ADC_V__DM1 EQU CYREG_PRT3_DM1
Pin_ADC_V__DM2 EQU CYREG_PRT3_DM2
Pin_ADC_V__DR EQU CYREG_PRT3_DR
Pin_ADC_V__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_ADC_V__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_ADC_V__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_ADC_V__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_ADC_V__MASK EQU 0x80
Pin_ADC_V__PORT EQU 3
Pin_ADC_V__PRT EQU CYREG_PRT3_PRT
Pin_ADC_V__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_ADC_V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_ADC_V__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_ADC_V__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_ADC_V__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_ADC_V__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_ADC_V__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_ADC_V__PS EQU CYREG_PRT3_PS
Pin_ADC_V__SHIFT EQU 7
Pin_ADC_V__SLW EQU CYREG_PRT3_SLW

; Pin_PWM1
Pin_PWM1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_PWM1__0__MASK EQU 0x01
Pin_PWM1__0__PC EQU CYREG_PRT2_PC0
Pin_PWM1__0__PORT EQU 2
Pin_PWM1__0__SHIFT EQU 0
Pin_PWM1__AG EQU CYREG_PRT2_AG
Pin_PWM1__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM1__BIE EQU CYREG_PRT2_BIE
Pin_PWM1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM1__BYP EQU CYREG_PRT2_BYP
Pin_PWM1__CTL EQU CYREG_PRT2_CTL
Pin_PWM1__DM0 EQU CYREG_PRT2_DM0
Pin_PWM1__DM1 EQU CYREG_PRT2_DM1
Pin_PWM1__DM2 EQU CYREG_PRT2_DM2
Pin_PWM1__DR EQU CYREG_PRT2_DR
Pin_PWM1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM1__MASK EQU 0x01
Pin_PWM1__PORT EQU 2
Pin_PWM1__PRT EQU CYREG_PRT2_PRT
Pin_PWM1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM1__PS EQU CYREG_PRT2_PS
Pin_PWM1__SHIFT EQU 0
Pin_PWM1__SLW EQU CYREG_PRT2_SLW

; Pin_PWM2
Pin_PWM2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_PWM2__0__MASK EQU 0x02
Pin_PWM2__0__PC EQU CYREG_PRT2_PC1
Pin_PWM2__0__PORT EQU 2
Pin_PWM2__0__SHIFT EQU 1
Pin_PWM2__AG EQU CYREG_PRT2_AG
Pin_PWM2__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM2__BIE EQU CYREG_PRT2_BIE
Pin_PWM2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM2__BYP EQU CYREG_PRT2_BYP
Pin_PWM2__CTL EQU CYREG_PRT2_CTL
Pin_PWM2__DM0 EQU CYREG_PRT2_DM0
Pin_PWM2__DM1 EQU CYREG_PRT2_DM1
Pin_PWM2__DM2 EQU CYREG_PRT2_DM2
Pin_PWM2__DR EQU CYREG_PRT2_DR
Pin_PWM2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM2__MASK EQU 0x02
Pin_PWM2__PORT EQU 2
Pin_PWM2__PRT EQU CYREG_PRT2_PRT
Pin_PWM2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM2__PS EQU CYREG_PRT2_PS
Pin_PWM2__SHIFT EQU 1
Pin_PWM2__SLW EQU CYREG_PRT2_SLW

; Pin_PWM3
Pin_PWM3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_PWM3__0__MASK EQU 0x04
Pin_PWM3__0__PC EQU CYREG_PRT2_PC2
Pin_PWM3__0__PORT EQU 2
Pin_PWM3__0__SHIFT EQU 2
Pin_PWM3__AG EQU CYREG_PRT2_AG
Pin_PWM3__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM3__BIE EQU CYREG_PRT2_BIE
Pin_PWM3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM3__BYP EQU CYREG_PRT2_BYP
Pin_PWM3__CTL EQU CYREG_PRT2_CTL
Pin_PWM3__DM0 EQU CYREG_PRT2_DM0
Pin_PWM3__DM1 EQU CYREG_PRT2_DM1
Pin_PWM3__DM2 EQU CYREG_PRT2_DM2
Pin_PWM3__DR EQU CYREG_PRT2_DR
Pin_PWM3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM3__MASK EQU 0x04
Pin_PWM3__PORT EQU 2
Pin_PWM3__PRT EQU CYREG_PRT2_PRT
Pin_PWM3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM3__PS EQU CYREG_PRT2_PS
Pin_PWM3__SHIFT EQU 2
Pin_PWM3__SLW EQU CYREG_PRT2_SLW

; Pin_PWM4
Pin_PWM4__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_PWM4__0__MASK EQU 0x08
Pin_PWM4__0__PC EQU CYREG_PRT2_PC3
Pin_PWM4__0__PORT EQU 2
Pin_PWM4__0__SHIFT EQU 3
Pin_PWM4__AG EQU CYREG_PRT2_AG
Pin_PWM4__AMUX EQU CYREG_PRT2_AMUX
Pin_PWM4__BIE EQU CYREG_PRT2_BIE
Pin_PWM4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_PWM4__BYP EQU CYREG_PRT2_BYP
Pin_PWM4__CTL EQU CYREG_PRT2_CTL
Pin_PWM4__DM0 EQU CYREG_PRT2_DM0
Pin_PWM4__DM1 EQU CYREG_PRT2_DM1
Pin_PWM4__DM2 EQU CYREG_PRT2_DM2
Pin_PWM4__DR EQU CYREG_PRT2_DR
Pin_PWM4__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_PWM4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_PWM4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_PWM4__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_PWM4__MASK EQU 0x08
Pin_PWM4__PORT EQU 2
Pin_PWM4__PRT EQU CYREG_PRT2_PRT
Pin_PWM4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_PWM4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_PWM4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_PWM4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_PWM4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_PWM4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_PWM4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_PWM4__PS EQU CYREG_PRT2_PS
Pin_PWM4__SHIFT EQU 3
Pin_PWM4__SLW EQU CYREG_PRT2_SLW

; Pin_PWM_P
Pin_PWM_P__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_PWM_P__0__MASK EQU 0x20
Pin_PWM_P__0__PC EQU CYREG_PRT0_PC5
Pin_PWM_P__0__PORT EQU 0
Pin_PWM_P__0__SHIFT EQU 5
Pin_PWM_P__AG EQU CYREG_PRT0_AG
Pin_PWM_P__AMUX EQU CYREG_PRT0_AMUX
Pin_PWM_P__BIE EQU CYREG_PRT0_BIE
Pin_PWM_P__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_PWM_P__BYP EQU CYREG_PRT0_BYP
Pin_PWM_P__CTL EQU CYREG_PRT0_CTL
Pin_PWM_P__DM0 EQU CYREG_PRT0_DM0
Pin_PWM_P__DM1 EQU CYREG_PRT0_DM1
Pin_PWM_P__DM2 EQU CYREG_PRT0_DM2
Pin_PWM_P__DR EQU CYREG_PRT0_DR
Pin_PWM_P__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_PWM_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_PWM_P__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_PWM_P__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_PWM_P__MASK EQU 0x20
Pin_PWM_P__PORT EQU 0
Pin_PWM_P__PRT EQU CYREG_PRT0_PRT
Pin_PWM_P__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_PWM_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_PWM_P__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_PWM_P__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_PWM_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_PWM_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_PWM_P__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_PWM_P__PS EQU CYREG_PRT0_PS
Pin_PWM_P__SHIFT EQU 5
Pin_PWM_P__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT1_PC4
SCLK__0__PORT EQU 1
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT1_AG
SCLK__AMUX EQU CYREG_PRT1_AMUX
SCLK__BIE EQU CYREG_PRT1_BIE
SCLK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK__BYP EQU CYREG_PRT1_BYP
SCLK__CTL EQU CYREG_PRT1_CTL
SCLK__DM0 EQU CYREG_PRT1_DM0
SCLK__DM1 EQU CYREG_PRT1_DM1
SCLK__DM2 EQU CYREG_PRT1_DM2
SCLK__DR EQU CYREG_PRT1_DR
SCLK__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK__MASK EQU 0x10
SCLK__PORT EQU 1
SCLK__PRT EQU CYREG_PRT1_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK__PS EQU CYREG_PRT1_PS
SCLK__SHIFT EQU 4
SCLK__SLW EQU CYREG_PRT1_SLW

; SPI_Slave_BSPIS
SPI_Slave_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPI_Slave_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPI_Slave_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPI_Slave_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPI_Slave_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPI_Slave_BSPIS_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPI_Slave_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPI_Slave_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPI_Slave_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPI_Slave_BSPIS_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPI_Slave_BSPIS_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
SPI_Slave_BSPIS_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPI_Slave_BSPIS_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
SPI_Slave_BSPIS_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPI_Slave_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI_Slave_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI_Slave_BSPIS_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
SPI_Slave_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPI_Slave_BSPIS_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPI_Slave_BSPIS_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
SPI_Slave_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI_Slave_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPI_Slave_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPI_Slave_BSPIS_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPI_Slave_BSPIS_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPI_Slave_BSPIS_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
SPI_Slave_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPI_Slave_BSPIS_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPI_Slave_BSPIS_RxStsReg__3__MASK EQU 0x08
SPI_Slave_BSPIS_RxStsReg__3__POS EQU 3
SPI_Slave_BSPIS_RxStsReg__4__MASK EQU 0x10
SPI_Slave_BSPIS_RxStsReg__4__POS EQU 4
SPI_Slave_BSPIS_RxStsReg__5__MASK EQU 0x20
SPI_Slave_BSPIS_RxStsReg__5__POS EQU 5
SPI_Slave_BSPIS_RxStsReg__6__MASK EQU 0x40
SPI_Slave_BSPIS_RxStsReg__6__POS EQU 6
SPI_Slave_BSPIS_RxStsReg__MASK EQU 0x78
SPI_Slave_BSPIS_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPI_Slave_BSPIS_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPI_Slave_BSPIS_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SPI_Slave_BSPIS_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SPI_Slave_BSPIS_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SPI_Slave_BSPIS_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SPI_Slave_BSPIS_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SPI_Slave_BSPIS_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SPI_Slave_BSPIS_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SPI_Slave_BSPIS_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SPI_Slave_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPI_Slave_BSPIS_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SPI_Slave_BSPIS_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SPI_Slave_BSPIS_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SPI_Slave_BSPIS_TxStsReg__0__MASK EQU 0x01
SPI_Slave_BSPIS_TxStsReg__0__POS EQU 0
SPI_Slave_BSPIS_TxStsReg__1__MASK EQU 0x02
SPI_Slave_BSPIS_TxStsReg__1__POS EQU 1
SPI_Slave_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPI_Slave_BSPIS_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPI_Slave_BSPIS_TxStsReg__2__MASK EQU 0x04
SPI_Slave_BSPIS_TxStsReg__2__POS EQU 2
SPI_Slave_BSPIS_TxStsReg__6__MASK EQU 0x40
SPI_Slave_BSPIS_TxStsReg__6__POS EQU 6
SPI_Slave_BSPIS_TxStsReg__MASK EQU 0x47
SPI_Slave_BSPIS_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPI_Slave_BSPIS_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPI_Slave_BSPIS_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

; SPI_Slave_IntClock
SPI_Slave_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
SPI_Slave_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
SPI_Slave_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
SPI_Slave_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_Slave_IntClock__INDEX EQU 0x03
SPI_Slave_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_Slave_IntClock__PM_ACT_MSK EQU 0x08
SPI_Slave_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_Slave_IntClock__PM_STBY_MSK EQU 0x08

; SPI_Slave_RxInternalInterrupt
SPI_Slave_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPI_Slave_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPI_Slave_RxInternalInterrupt__INTC_MASK EQU 0x08
SPI_Slave_RxInternalInterrupt__INTC_NUMBER EQU 3
SPI_Slave_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPI_Slave_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPI_Slave_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPI_Slave_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SS
SS__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
SS__0__MASK EQU 0x80
SS__0__PC EQU CYREG_PRT1_PC7
SS__0__PORT EQU 1
SS__0__SHIFT EQU 7
SS__AG EQU CYREG_PRT1_AG
SS__AMUX EQU CYREG_PRT1_AMUX
SS__BIE EQU CYREG_PRT1_BIE
SS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS__BYP EQU CYREG_PRT1_BYP
SS__CTL EQU CYREG_PRT1_CTL
SS__DM0 EQU CYREG_PRT1_DM0
SS__DM1 EQU CYREG_PRT1_DM1
SS__DM2 EQU CYREG_PRT1_DM2
SS__DR EQU CYREG_PRT1_DR
SS__INP_DIS EQU CYREG_PRT1_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT1_LCD_EN
SS__MASK EQU 0x80
SS__PORT EQU 1
SS__PRT EQU CYREG_PRT1_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS__PS EQU CYREG_PRT1_PS
SS__SHIFT EQU 7
SS__SLW EQU CYREG_PRT1_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART_1_BUART
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST

; UART_1_IntClock
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x10
isr_1__INTC_NUMBER EQU 4
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_uart_rx
isr_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx__INTC_MASK EQU 0x20
isr_uart_rx__INTC_NUMBER EQU 5
isr_uart_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000002F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
