[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~uartHarness|WishboneDevice>io_wbSlaveTransmitter_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~uartHarness|WishboneDevice>io_wbMasterReceiver_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~uartHarness|WishboneHost>io_wbSlaveReceiver_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~uartHarness|WishboneHost>io_wbMasterTransmitter_ready"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]