# do and_gate_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/marcelo-note/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/marcelo-note/projetos/vhdl/quartus/and_gate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:33 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work /home/marcelo-note/projetos/vhdl/quartus/and_gate.vhd 
# -- Loading package STANDARD
# -- Compiling entity and_gate
# -- Compiling architecture main of and_gate
# End time: 12:45:33 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
