# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do test_regfile.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:37 on Oct 13,2017
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 00:27:38 on Oct 13,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:38 on Oct 13,2017
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regfile_testbench
# 
# Top level modules:
# 	regfile_testbench
# End time: 00:27:38 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:38 on Oct 13,2017
# vlog -reportprogress 300 ./mux_64by_32.sv 
# -- Compiling module mux_64by_32
# -- Compiling module mux_64by_32_testbench
# 
# Top level modules:
# 	mux_64by_32_testbench
# End time: 00:27:38 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:38 on Oct 13,2017
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 00:27:38 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:38 on Oct 13,2017
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 00:27:38 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:38 on Oct 13,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 00:27:38 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:38 on Oct 13,2017
# vlog -reportprogress 300 ./Mem_Create.sv 
# -- Compiling module Mem_Create
# -- Compiling module Mem_Create_testbench
# 
# Top level modules:
# 	Mem_Create_testbench
# End time: 00:27:38 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:38 on Oct 13,2017
# vlog -reportprogress 300 ./Reg_Create.sv 
# -- Compiling module Reg_Create
# -- Compiling module Reg_Create_testbench
# 
# Top level modules:
# 	Reg_Create_testbench
# End time: 00:27:39 on Oct 13,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:39 on Oct 13,2017
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 00:27:39 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:39 on Oct 13,2017
# vlog -reportprogress 300 ./Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module Decoder_testbench
# 
# Top level modules:
# 	Decoder_testbench
# End time: 00:27:39 on Oct 13,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regfile_testbench 
# Start time: 00:27:39 on Oct 13,2017
# Loading sv_std.std
# Loading work.regfile_testbench
# Loading work.regfile
# Loading work.Decoder
# Loading work.Mem_Create
# Loading work.mux_64by_32
# Loading work.Reg_Create
# Loading work.mux32_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.d_ff
# ** Warning: Design size of 5670 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 17500 ns  Scope: regfile_testbench File: ./regfile.sv Line: 94
# ** Note: $stop    : ./regfile.sv(103)
#    Time: 32500 ns  Iteration: 1  Instance: /regfile_testbench
# Break in Module regfile_testbench at ./regfile.sv line 103
# End time: 00:28:31 on Oct 13,2017, Elapsed time: 0:00:52
# Errors: 1, Warnings: 1
