{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536053793820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536053793820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 11:36:33 2018 " "Processing started: Tue Sep 04 11:36:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536053793820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536053793820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim b4_ripple_adder b4_ripple_adder " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim b4_ripple_adder b4_ripple_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536053793820 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim b4_ripple_adder b4_ripple_adder " "Quartus(args): --rtl_sim b4_ripple_adder b4_ripple_adder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1536053793820 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1536053794116 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Quartus II" 0 0 1536053794226 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1536053794226 ""}
{ "Warning" "0" "" "Warning: File b4_ripple_adder_run_msim_rtl_vhdl.do already exists - backing up current file as b4_ripple_adder_run_msim_rtl_vhdl.do.bak3" {  } {  } 0 0 "Warning: File b4_ripple_adder_run_msim_rtl_vhdl.do already exists - backing up current file as b4_ripple_adder_run_msim_rtl_vhdl.do.bak3" 0 0 "Quartus II" 0 0 1536053794319 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/simulation/modelsim/b4_ripple_adder_run_msim_rtl_vhdl.do" {  } { { "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/simulation/modelsim/b4_ripple_adder_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/simulation/modelsim/b4_ripple_adder_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/rlindsberg/Documents/Github/1331IL-VHDL-Design/labb1/1.2/simulation/modelsim/b4_ripple_adder_run_msim_rtl_vhdl.do" 0 0 "Quartus II" 0 0 1536053794335 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1536053794335 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1536053794647 ""}
