{
  "devices": [
    {
      "name": "MN1",
      "type": "NMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "MN2",
      "type": "NMOS",
      "w": 1.0,
      "l": 0.05,
      "nf": 1,
      "vt": "SVT"
    },
    {
      "name": "MP1",
      "type": "PMOS",
      "w": 2.0,
      "l": 0.05,
      "nf": 2,
      "vt": "SVT"
    },
    {
      "name": "MP2",
      "type": "PMOS",
      "w": 2.0,
      "l": 0.05,
      "nf": 2,
      "vt": "SVT"
    }
  ],
  "nets": [
    [
      "MN1.D",
      "MN2.S",
      "Nstack"
    ],
    [
      "MN1.G",
      "A"
    ],
    [
      "MN2.G",
      "B"
    ],
    [
      "MN2.D",
      "OUT"
    ],
    [
      "MN1.S",
      "VSS"
    ],
    [
      "MP1.S",
      "VDD"
    ],
    [
      "MP2.S",
      "VDD"
    ],
    [
      "MP1.D",
      "OUT"
    ],
    [
      "MP2.D",
      "OUT"
    ],
    [
      "MP1.G",
      "A"
    ],
    [
      "MP2.G",
      "B"
    ]
  ],
  "constraints": {
    "pair_map": {
      "MN1": "MP1",
      "MP1": "MN1",
      "MN2": "MP2",
      "MP2": "MN2"
    },
    "row_pitch": 1.0,
    "poly_pitch": 0.1,
    "must_align_gates": true
  }
}