// Seed: 1956346240
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  type_7(
      id_1, 1, 1'b0, 1
  );
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_2[1|1] = id_5;
endmodule
