# VHDL Learning Notes & Examples ðŸ“˜

**Author:** Mahmoud Elbadrawy â€” Embedded Software Engineer

**Purpose:** This repository is a personal study space for learning VHDL. It contains notes, example designs, testbenches, and small projects to help reinforce hardware design and verification concepts.

---

## Table of Contents
- [About](#about)
- [Repository Structure](#repository-structure)

---

## About
This collection is intended for personal learning and reference. Each folder contains focused examples or notes on a specific VHDL topic (e.g., combinational logic, sequential circuits, testbenches, verification, synthesisable idioms).

This repository is for personal study â€” it is not intended for external contributions, and there is no license included.

---

## Repository Structure
The repository is organized as follows:
- `lectures/` â€” Markdown notes explaining concepts, examples, and summaries.
- `projects/` â€” Small practice projects or experiments.
- `README.md` â€” This file.

Example:

```
VHDL/
â”œâ”€ lectures/
â”‚  â”œâ”€ 01-basics.md
â”œâ”€ projects/
â””â”€ README.md
```

---

