-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_unsigned.all;



entity Gate_Or is

	Port( 
    		a: in STD_LOGIC;
            b: in STD_LOGIC;
			q: out STD_LOGIC --(; NO VA)
		);
end Gate_Or ;

architecture Comp_Gate_Or of Gate_Or is

begin

	q <= a or b;

end Comp_Gate_Or;
