vendor_name = ModelSim
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/lcd16x2_ctrl.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/LCD_Control.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/SPI_master.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_tx.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/rs232_rx.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/lcd16x2_ctrl_demo3.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/ctrl_spi_tx.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/controller_Spi_tx.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/Control.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/VHDL_Oscilloscope.vhd
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/Oscilloscope.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_divide_3po.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/abs_divider_4dg.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_t8f.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_unc.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_vnc.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_abs_9v9.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_divide_jvo.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/abs_divider_nbg.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_36f.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_abs_st9.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_gfh.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/add_sub_bfh.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/lpm_divide_7jm.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/sign_div_unsign_8nh.tdf
source_file = 1, C:/altera/13.1/hl_MiniProject/Oscilloscope/db/alt_u_div_s8f.tdf
design_name = VHDL_Oscilloscope
instance = comp, \tx~output\, tx~output, VHDL_Oscilloscope, 1
instance = comp, \LCD_E~output\, LCD_E~output, VHDL_Oscilloscope, 1
instance = comp, \LCD_RS~output\, LCD_RS~output, VHDL_Oscilloscope, 1
instance = comp, \LCD_RW~output\, LCD_RW~output, VHDL_Oscilloscope, 1
instance = comp, \LCD_DB[4]~output\, LCD_DB[4]~output, VHDL_Oscilloscope, 1
instance = comp, \LCD_DB[5]~output\, LCD_DB[5]~output, VHDL_Oscilloscope, 1
instance = comp, \LCD_DB[6]~output\, LCD_DB[6]~output, VHDL_Oscilloscope, 1
instance = comp, \LCD_DB[7]~output\, LCD_DB[7]~output, VHDL_Oscilloscope, 1
instance = comp, \SPI_SCK~output\, SPI_SCK~output, VHDL_Oscilloscope, 1
instance = comp, \SPI_MOSI~output\, SPI_MOSI~output, VHDL_Oscilloscope, 1
instance = comp, \SPI_SS_N~output\, SPI_SS_N~output, VHDL_Oscilloscope, 1
instance = comp, \CLK~input\, CLK~input, VHDL_Oscilloscope, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, VHDL_Oscilloscope, 1
instance = comp, \RST_N~input\, RST_N~input, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[0]~12\, CtrlSpiTx|rsTX|baudrate_counter[0]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[7]~28\, CtrlSpiTx|rsTX|baudrate_counter[7]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[8]~30\, CtrlSpiTx|rsTX|baudrate_counter[8]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector24~0\, CtrlSpiTx|Ctrl|Selector24~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH2_PART2_DUAL\, CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH2_PART2_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector10~0\, CtrlSpiTx|Ctrl|Selector10~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_PART2_SINGLE\, CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_PART2_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~0\, CtrlSpiTx|Ctrl|Selector3~0, VHDL_Oscilloscope, 1
instance = comp, \rx~input\, rx~input, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[7]~feeder\, CtrlLcdRx|U2|shift_register[7]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~0\, CtrlLcdRx|U2|Add0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[0]~0\, CtrlLcdRx|U2|baudrate_counter[0]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[0]~3\, CtrlLcdRx|U2|baudrate_counter[0]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[0]\, CtrlLcdRx|U2|baudrate_counter[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~2\, CtrlLcdRx|U2|Add0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[1]~5\, CtrlLcdRx|U2|baudrate_counter[1]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[1]\, CtrlLcdRx|U2|baudrate_counter[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~4\, CtrlLcdRx|U2|Add0~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[2]~6\, CtrlLcdRx|U2|baudrate_counter[2]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[2]\, CtrlLcdRx|U2|baudrate_counter[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~6\, CtrlLcdRx|U2|Add0~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~15\, CtrlLcdRx|U2|state~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[0]~0\, CtrlLcdRx|U2|bit_counter[0]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[0]~1\, CtrlLcdRx|U2|bit_counter[0]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[0]~3\, CtrlLcdRx|U2|bit_counter[0]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[0]\, CtrlLcdRx|U2|bit_counter[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[1]~4\, CtrlLcdRx|U2|bit_counter[1]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[1]\, CtrlLcdRx|U2|bit_counter[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add1~0\, CtrlLcdRx|U2|Add1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[2]~2\, CtrlLcdRx|U2|bit_counter[2]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|bit_counter[2]\, CtrlLcdRx|U2|bit_counter[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~10\, CtrlLcdRx|U2|state~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~13\, CtrlLcdRx|U2|state~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~14\, CtrlLcdRx|U2|state~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state.wait_for_stop_bit\, CtrlLcdRx|U2|state.wait_for_stop_bit, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~11\, CtrlLcdRx|U2|state~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~12\, CtrlLcdRx|U2|state~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~16\, CtrlLcdRx|U2|state~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state.wait_half_bit\, CtrlLcdRx|U2|state.wait_half_bit, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[3]~7\, CtrlLcdRx|U2|baudrate_counter[3]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[3]~8\, CtrlLcdRx|U2|baudrate_counter[3]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[3]\, CtrlLcdRx|U2|baudrate_counter[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Equal1~0\, CtrlLcdRx|U2|Equal1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Equal1~2\, CtrlLcdRx|U2|Equal1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~10\, CtrlLcdRx|U2|Add0~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~12\, CtrlLcdRx|U2|Add0~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[6]~10\, CtrlLcdRx|U2|baudrate_counter[6]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[6]~11\, CtrlLcdRx|U2|baudrate_counter[6]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[6]\, CtrlLcdRx|U2|baudrate_counter[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~14\, CtrlLcdRx|U2|Add0~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[7]~12\, CtrlLcdRx|U2|baudrate_counter[7]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[7]\, CtrlLcdRx|U2|baudrate_counter[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~16\, CtrlLcdRx|U2|Add0~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[8]~2\, CtrlLcdRx|U2|baudrate_counter[8]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[8]\, CtrlLcdRx|U2|baudrate_counter[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[0]~8\, CtrlLcdRx|U2|data_o[0]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~18\, CtrlLcdRx|U2|state~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~19\, CtrlLcdRx|U2|state~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~20\, CtrlLcdRx|U2|state~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~22\, CtrlLcdRx|U2|state~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state.wait_for_rx_start\, CtrlLcdRx|U2|state.wait_for_rx_start, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[8]~4\, CtrlLcdRx|U2|baudrate_counter[8]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Add0~8\, CtrlLcdRx|U2|Add0~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[4]~9\, CtrlLcdRx|U2|baudrate_counter[4]~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[4]\, CtrlLcdRx|U2|baudrate_counter[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[5]~1\, CtrlLcdRx|U2|baudrate_counter[5]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|baudrate_counter[5]\, CtrlLcdRx|U2|baudrate_counter[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Equal1~1\, CtrlLcdRx|U2|Equal1~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~17\, CtrlLcdRx|U2|state~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state~21\, CtrlLcdRx|U2|state~21, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|state.receive_bits\, CtrlLcdRx|U2|state.receive_bits, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[0]~0\, CtrlLcdRx|U2|shift_register[0]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[7]\, CtrlLcdRx|U2|shift_register[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[6]\, CtrlLcdRx|U2|shift_register[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[5]~feeder\, CtrlLcdRx|U2|shift_register[5]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[5]\, CtrlLcdRx|U2|shift_register[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[4]~feeder\, CtrlLcdRx|U2|shift_register[4]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[4]\, CtrlLcdRx|U2|shift_register[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[3]\, CtrlLcdRx|U2|shift_register[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[2]~feeder\, CtrlLcdRx|U2|shift_register[2]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[2]\, CtrlLcdRx|U2|shift_register[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[1]\, CtrlLcdRx|U2|shift_register[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|shift_register[0]\, CtrlLcdRx|U2|shift_register[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~9\, CtrlLcdRx|U2|data_o~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[0]~1\, CtrlLcdRx|U2|data_o[0]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[0]\, CtrlLcdRx|U2|data_o[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~2\, CtrlLcdRx|U2|data_o~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[4]\, CtrlLcdRx|U2|data_o[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~6\, CtrlLcdRx|U2|data_o~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[6]\, CtrlLcdRx|U2|data_o[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~3\, CtrlLcdRx|U2|data_o~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[5]\, CtrlLcdRx|U2|data_o[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~5\, CtrlLcdRx|U2|data_o~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[3]\, CtrlLcdRx|U2|data_o[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~4\, CtrlLcdRx|U2|data_o~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[2]\, CtrlLcdRx|U2|data_o[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|process_0~0\, CtrlLcdRx|U0|process_0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Selector0~0\, CtrlLcdRx|U2|Selector0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|Selector0~1\, CtrlLcdRx|U2|Selector0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|req_o\, CtrlLcdRx|U2|req_o, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~7\, CtrlLcdRx|U2|data_o~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[7]\, CtrlLcdRx|U2|data_o[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|mode_data[0]~0\, CtrlLcdRx|U0|mode_data[0]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o~0\, CtrlLcdRx|U2|data_o~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U2|data_o[1]\, CtrlLcdRx|U2|data_o[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|process_0~1\, CtrlLcdRx|U0|process_0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|process_0~2\, CtrlLcdRx|U0|process_0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|state~0\, CtrlLcdRx|U0|state~0, VHDL_Oscilloscope, 1
instance = comp, \RST_N~inputclkctrl\, RST_N~inputclkctrl, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|state\, CtrlLcdRx|U0|state, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|mode_data~3\, CtrlLcdRx|U0|mode_data~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[0]~32\, CtrlLcdRx|U0|count[0]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[10]~88\, CtrlLcdRx|U0|count[10]~88, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[31]~89\, CtrlLcdRx|U0|count[31]~89, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[0]\, CtrlLcdRx|U0|count[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[1]~34\, CtrlLcdRx|U0|count[1]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[1]\, CtrlLcdRx|U0|count[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[2]~36\, CtrlLcdRx|U0|count[2]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[2]\, CtrlLcdRx|U0|count[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[3]~38\, CtrlLcdRx|U0|count[3]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[3]\, CtrlLcdRx|U0|count[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[4]~40\, CtrlLcdRx|U0|count[4]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[4]\, CtrlLcdRx|U0|count[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[5]~42\, CtrlLcdRx|U0|count[5]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[5]\, CtrlLcdRx|U0|count[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[6]~44\, CtrlLcdRx|U0|count[6]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[6]\, CtrlLcdRx|U0|count[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[7]~46\, CtrlLcdRx|U0|count[7]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[7]\, CtrlLcdRx|U0|count[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[8]~48\, CtrlLcdRx|U0|count[8]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[8]\, CtrlLcdRx|U0|count[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[9]~50\, CtrlLcdRx|U0|count[9]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[9]\, CtrlLcdRx|U0|count[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[10]~52\, CtrlLcdRx|U0|count[10]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[10]\, CtrlLcdRx|U0|count[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[11]~54\, CtrlLcdRx|U0|count[11]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[11]\, CtrlLcdRx|U0|count[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[12]~56\, CtrlLcdRx|U0|count[12]~56, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[12]\, CtrlLcdRx|U0|count[12], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[13]~58\, CtrlLcdRx|U0|count[13]~58, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[13]\, CtrlLcdRx|U0|count[13], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[14]~60\, CtrlLcdRx|U0|count[14]~60, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[14]\, CtrlLcdRx|U0|count[14], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[15]~62\, CtrlLcdRx|U0|count[15]~62, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[15]\, CtrlLcdRx|U0|count[15], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[16]~64\, CtrlLcdRx|U0|count[16]~64, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[16]\, CtrlLcdRx|U0|count[16], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[17]~66\, CtrlLcdRx|U0|count[17]~66, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[17]\, CtrlLcdRx|U0|count[17], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[18]~68\, CtrlLcdRx|U0|count[18]~68, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[18]\, CtrlLcdRx|U0|count[18], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[19]~70\, CtrlLcdRx|U0|count[19]~70, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[19]\, CtrlLcdRx|U0|count[19], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[20]~72\, CtrlLcdRx|U0|count[20]~72, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[20]\, CtrlLcdRx|U0|count[20], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[21]~74\, CtrlLcdRx|U0|count[21]~74, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[21]\, CtrlLcdRx|U0|count[21], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[22]~76\, CtrlLcdRx|U0|count[22]~76, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[22]\, CtrlLcdRx|U0|count[22], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[23]~78\, CtrlLcdRx|U0|count[23]~78, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[23]\, CtrlLcdRx|U0|count[23], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[24]~80\, CtrlLcdRx|U0|count[24]~80, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[24]\, CtrlLcdRx|U0|count[24], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[25]~82\, CtrlLcdRx|U0|count[25]~82, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[25]\, CtrlLcdRx|U0|count[25], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[26]~84\, CtrlLcdRx|U0|count[26]~84, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[26]\, CtrlLcdRx|U0|count[26], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[27]~86\, CtrlLcdRx|U0|count[27]~86, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[27]\, CtrlLcdRx|U0|count[27], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[28]~90\, CtrlLcdRx|U0|count[28]~90, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[28]\, CtrlLcdRx|U0|count[28], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[29]~92\, CtrlLcdRx|U0|count[29]~92, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[29]\, CtrlLcdRx|U0|count[29], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[30]~94\, CtrlLcdRx|U0|count[30]~94, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[30]\, CtrlLcdRx|U0|count[30], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~10\, CtrlLcdRx|U0|LessThan0~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[31]~96\, CtrlLcdRx|U0|count[31]~96, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|count[31]\, CtrlLcdRx|U0|count[31], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~8\, CtrlLcdRx|U0|LessThan0~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~5\, CtrlLcdRx|U0|LessThan0~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~3\, CtrlLcdRx|U0|LessThan0~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~2\, CtrlLcdRx|U0|LessThan0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~4\, CtrlLcdRx|U0|LessThan0~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~6\, CtrlLcdRx|U0|LessThan0~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~1\, CtrlLcdRx|U0|LessThan0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~7\, CtrlLcdRx|U0|LessThan0~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~0\, CtrlLcdRx|U0|LessThan0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|LessThan0~9\, CtrlLcdRx|U0|LessThan0~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|sleep~0\, CtrlLcdRx|U0|sleep~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|mode_data[1]~2\, CtrlLcdRx|U0|mode_data[1]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|mode_data[0]\, CtrlLcdRx|U0|mode_data[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|mode_buffer[0]~feeder\, CtrlSpiTx|Ctrl|mode_buffer[0]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|mode_buffer[0]\, CtrlSpiTx|Ctrl|mode_buffer[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|mode_data~1\, CtrlLcdRx|U0|mode_data~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|mode_data[1]\, CtrlLcdRx|U0|mode_data[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|mode_buffer[1]\, CtrlSpiTx|Ctrl|mode_buffer[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[0]~32\, CtrlSpiTx|Ctrl|count_time[0]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~8\, CtrlSpiTx|Ctrl|Selector3~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[0]\, CtrlSpiTx|Ctrl|count_time[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[1]~34\, CtrlSpiTx|Ctrl|count_time[1]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[1]\, CtrlSpiTx|Ctrl|count_time[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[2]~36\, CtrlSpiTx|Ctrl|count_time[2]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[2]\, CtrlSpiTx|Ctrl|count_time[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[3]~38\, CtrlSpiTx|Ctrl|count_time[3]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[3]\, CtrlSpiTx|Ctrl|count_time[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[4]~40\, CtrlSpiTx|Ctrl|count_time[4]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[4]\, CtrlSpiTx|Ctrl|count_time[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[5]~42\, CtrlSpiTx|Ctrl|count_time[5]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[5]\, CtrlSpiTx|Ctrl|count_time[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[6]~44\, CtrlSpiTx|Ctrl|count_time[6]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[6]\, CtrlSpiTx|Ctrl|count_time[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[7]~46\, CtrlSpiTx|Ctrl|count_time[7]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[7]\, CtrlSpiTx|Ctrl|count_time[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[8]~48\, CtrlSpiTx|Ctrl|count_time[8]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[8]\, CtrlSpiTx|Ctrl|count_time[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[9]~50\, CtrlSpiTx|Ctrl|count_time[9]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[9]\, CtrlSpiTx|Ctrl|count_time[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[10]~52\, CtrlSpiTx|Ctrl|count_time[10]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[10]\, CtrlSpiTx|Ctrl|count_time[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[11]~54\, CtrlSpiTx|Ctrl|count_time[11]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[11]\, CtrlSpiTx|Ctrl|count_time[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[12]~56\, CtrlSpiTx|Ctrl|count_time[12]~56, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[12]\, CtrlSpiTx|Ctrl|count_time[12], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[13]~58\, CtrlSpiTx|Ctrl|count_time[13]~58, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[13]\, CtrlSpiTx|Ctrl|count_time[13], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[14]~60\, CtrlSpiTx|Ctrl|count_time[14]~60, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[14]\, CtrlSpiTx|Ctrl|count_time[14], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[15]~62\, CtrlSpiTx|Ctrl|count_time[15]~62, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[15]\, CtrlSpiTx|Ctrl|count_time[15], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[16]~64\, CtrlSpiTx|Ctrl|count_time[16]~64, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[16]\, CtrlSpiTx|Ctrl|count_time[16], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[17]~66\, CtrlSpiTx|Ctrl|count_time[17]~66, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[17]\, CtrlSpiTx|Ctrl|count_time[17], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[18]~68\, CtrlSpiTx|Ctrl|count_time[18]~68, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[18]\, CtrlSpiTx|Ctrl|count_time[18], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[19]~70\, CtrlSpiTx|Ctrl|count_time[19]~70, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[19]\, CtrlSpiTx|Ctrl|count_time[19], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[20]~72\, CtrlSpiTx|Ctrl|count_time[20]~72, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[20]\, CtrlSpiTx|Ctrl|count_time[20], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[21]~74\, CtrlSpiTx|Ctrl|count_time[21]~74, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[21]\, CtrlSpiTx|Ctrl|count_time[21], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[22]~76\, CtrlSpiTx|Ctrl|count_time[22]~76, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[22]\, CtrlSpiTx|Ctrl|count_time[22], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[23]~78\, CtrlSpiTx|Ctrl|count_time[23]~78, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[23]\, CtrlSpiTx|Ctrl|count_time[23], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[24]~80\, CtrlSpiTx|Ctrl|count_time[24]~80, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[24]\, CtrlSpiTx|Ctrl|count_time[24], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[25]~82\, CtrlSpiTx|Ctrl|count_time[25]~82, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[25]\, CtrlSpiTx|Ctrl|count_time[25], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[26]~84\, CtrlSpiTx|Ctrl|count_time[26]~84, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[26]\, CtrlSpiTx|Ctrl|count_time[26], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[27]~86\, CtrlSpiTx|Ctrl|count_time[27]~86, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[27]\, CtrlSpiTx|Ctrl|count_time[27], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[28]~88\, CtrlSpiTx|Ctrl|count_time[28]~88, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[28]\, CtrlSpiTx|Ctrl|count_time[28], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[29]~90\, CtrlSpiTx|Ctrl|count_time[29]~90, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[29]\, CtrlSpiTx|Ctrl|count_time[29], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[30]~92\, CtrlSpiTx|Ctrl|count_time[30]~92, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[30]\, CtrlSpiTx|Ctrl|count_time[30], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~2\, CtrlSpiTx|Ctrl|LessThan0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~1\, CtrlSpiTx|Ctrl|LessThan0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~0\, CtrlSpiTx|Ctrl|LessThan0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~3\, CtrlSpiTx|Ctrl|LessThan0~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~9\, CtrlSpiTx|Ctrl|LessThan0~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~7\, CtrlSpiTx|Ctrl|LessThan0~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~4\, CtrlSpiTx|Ctrl|LessThan0~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~5\, CtrlSpiTx|Ctrl|LessThan0~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~6\, CtrlSpiTx|Ctrl|LessThan0~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|LessThan0~8\, CtrlSpiTx|Ctrl|LessThan0~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[31]~94\, CtrlSpiTx|Ctrl|count_time[31]~94, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|count_time[31]\, CtrlSpiTx|Ctrl|count_time[31], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~7\, CtrlSpiTx|Ctrl|Selector3~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector2~0\, CtrlSpiTx|Ctrl|Selector2~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector2~1\, CtrlSpiTx|Ctrl|Selector2~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_TIME_REQ\, CtrlSpiTx|Ctrl|state.WAIT_TIME_REQ, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~9\, CtrlSpiTx|Ctrl|Selector3~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.REQ_VOLTAGE_SINGLE\, CtrlSpiTx|Ctrl|state.REQ_VOLTAGE_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector4~0\, CtrlSpiTx|Ctrl|Selector4~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_DONE_SINGLE\, CtrlSpiTx|Ctrl|state.WAIT_DONE_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector13~0\, CtrlSpiTx|Ctrl|Selector13~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.REQ_VOLTAGE_CH2_DUAL\, CtrlSpiTx|Ctrl|state.REQ_VOLTAGE_CH2_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector14~0\, CtrlSpiTx|Ctrl|Selector14~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_DONE_CH2_DUAL\, CtrlSpiTx|Ctrl|state.WAIT_DONE_CH2_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~3\, CtrlSpiTx|Ctrl|Selector3~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~1\, CtrlSpiTx|Ctrl|Selector3~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~2\, CtrlSpiTx|Ctrl|Selector3~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~6\, CtrlSpiTx|Ctrl|Selector3~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector0~1\, CtrlSpiTx|Ctrl|Selector0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~16\, CtrlSpiTx|Ctrl|Selector3~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_MODE_SINGLE\, CtrlSpiTx|Ctrl|state.SEND_MODE_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector6~0\, CtrlSpiTx|Ctrl|Selector6~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_MODE_SINGLE\, CtrlSpiTx|Ctrl|state.WAIT_SEND_MODE_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector0~2\, CtrlSpiTx|Ctrl|Selector0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~10\, CtrlSpiTx|Ctrl|Selector3~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector11~0\, CtrlSpiTx|Ctrl|Selector11~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector11~1\, CtrlSpiTx|Ctrl|Selector11~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector11~2\, CtrlSpiTx|Ctrl|Selector11~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.REQ_VOLTAGE_CH1_DUAL\, CtrlSpiTx|Ctrl|state.REQ_VOLTAGE_CH1_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector1~1\, CtrlSpiTx|Ctrl|Selector1~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector1~2\, CtrlSpiTx|Ctrl|Selector1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|START\, CtrlSpiTx|Ctrl|START, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[0]~8\, CtrlSpiTx|SPI|wait_count[0]~8, VHDL_Oscilloscope, 1
instance = comp, \~GND\, ~GND, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector19~0\, CtrlSpiTx|SPI|Selector19~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S0\, CtrlSpiTx|SPI|state.S0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[0]~10\, CtrlSpiTx|SPI|wait_count[0]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector21~0\, CtrlSpiTx|SPI|Selector21~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S2\, CtrlSpiTx|SPI|state.S2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector13~0\, CtrlSpiTx|SPI|Selector13~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_send[0]\, CtrlSpiTx|SPI|index_send[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector12~0\, CtrlSpiTx|SPI|Selector12~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector11~0\, CtrlSpiTx|SPI|Selector11~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector12~1\, CtrlSpiTx|SPI|Selector12~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_send[1]\, CtrlSpiTx|SPI|index_send[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Add2~1\, CtrlSpiTx|SPI|Add2~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector11~1\, CtrlSpiTx|SPI|Selector11~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_send[2]\, CtrlSpiTx|SPI|index_send[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Add2~0\, CtrlSpiTx|SPI|Add2~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector10~0\, CtrlSpiTx|SPI|Selector10~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_send[3]\, CtrlSpiTx|SPI|index_send[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|LessThan0~0\, CtrlSpiTx|SPI|LessThan0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S3\, CtrlSpiTx|SPI|state.S3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector23~0\, CtrlSpiTx|SPI|Selector23~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S4\, CtrlSpiTx|SPI|state.S4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector20~3\, CtrlSpiTx|SPI|Selector20~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S1\, CtrlSpiTx|SPI|state.S1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[6]~7\, CtrlSpiTx|SPI|wait_count[6]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[6]~11\, CtrlSpiTx|SPI|wait_count[6]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[0]\, CtrlSpiTx|SPI|wait_count[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[1]~12\, CtrlSpiTx|SPI|wait_count[1]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[1]\, CtrlSpiTx|SPI|wait_count[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[2]~14\, CtrlSpiTx|SPI|wait_count[2]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[2]\, CtrlSpiTx|SPI|wait_count[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[3]~16\, CtrlSpiTx|SPI|wait_count[3]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[3]\, CtrlSpiTx|SPI|wait_count[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[4]~18\, CtrlSpiTx|SPI|wait_count[4]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[4]\, CtrlSpiTx|SPI|wait_count[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[5]~20\, CtrlSpiTx|SPI|wait_count[5]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[5]\, CtrlSpiTx|SPI|wait_count[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[6]~22\, CtrlSpiTx|SPI|wait_count[6]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|wait_count[6]\, CtrlSpiTx|SPI|wait_count[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Equal0~0\, CtrlSpiTx|SPI|Equal0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Equal0~1\, CtrlSpiTx|SPI|Equal0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector15~0\, CtrlSpiTx|SPI|Selector15~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector17~0\, CtrlSpiTx|SPI|Selector17~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_resive[0]\, CtrlSpiTx|SPI|index_resive[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector16~0\, CtrlSpiTx|SPI|Selector16~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_resive[1]\, CtrlSpiTx|SPI|index_resive[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Add4~1\, CtrlSpiTx|SPI|Add4~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector15~1\, CtrlSpiTx|SPI|Selector15~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_resive[2]\, CtrlSpiTx|SPI|index_resive[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Add4~0\, CtrlSpiTx|SPI|Add4~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector14~0\, CtrlSpiTx|SPI|Selector14~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|index_resive[3]\, CtrlSpiTx|SPI|index_resive[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|LessThan1~0\, CtrlSpiTx|SPI|LessThan1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector24~0\, CtrlSpiTx|SPI|Selector24~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector24~1\, CtrlSpiTx|SPI|Selector24~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S5\, CtrlSpiTx|SPI|state.S5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S6\, CtrlSpiTx|SPI|state.S6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector26~0\, CtrlSpiTx|SPI|Selector26~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S7\, CtrlSpiTx|SPI|state.S7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector27~0\, CtrlSpiTx|SPI|Selector27~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|state.S8\, CtrlSpiTx|SPI|state.S8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector18~0\, CtrlSpiTx|SPI|Selector18~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|DONE\, CtrlSpiTx|SPI|DONE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~14\, CtrlSpiTx|Ctrl|Selector3~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_MODE_DUAL~feeder\, CtrlSpiTx|Ctrl|state.SEND_MODE_DUAL~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_MODE_DUAL\, CtrlSpiTx|Ctrl|state.SEND_MODE_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector16~0\, CtrlSpiTx|Ctrl|Selector16~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_MODE_DUAL\, CtrlSpiTx|Ctrl|state.WAIT_SEND_MODE_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~13\, CtrlSpiTx|Ctrl|Selector3~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH1_PART1_DUAL\, CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH1_PART1_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector18~0\, CtrlSpiTx|Ctrl|Selector18~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH1_PART1_DUAL\, CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH1_PART1_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~11\, CtrlSpiTx|Ctrl|Selector3~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH1_PART2_DUAL\, CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH1_PART2_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector20~0\, CtrlSpiTx|Ctrl|Selector20~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH1_PART2_DUAL\, CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH1_PART2_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~12\, CtrlSpiTx|Ctrl|Selector3~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH2_PART1_DUAL\, CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH2_PART1_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector22~0\, CtrlSpiTx|Ctrl|Selector22~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH2_PART1_DUAL\, CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_CH2_PART1_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~15\, CtrlSpiTx|Ctrl|Selector3~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH2_PART2_DUAL\, CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_CH2_PART2_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[7]~1\, CtrlSpiTx|Ctrl|data_to_tx[7]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector67~5\, CtrlSpiTx|Ctrl|Selector67~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector67~0\, CtrlSpiTx|Ctrl|Selector67~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|WideOr2~0\, CtrlSpiTx|Ctrl|WideOr2~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|WideOr13\, CtrlSpiTx|Ctrl|WideOr13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector12~0\, CtrlSpiTx|Ctrl|Selector12~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector12~1\, CtrlSpiTx|Ctrl|Selector12~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector12~2\, CtrlSpiTx|Ctrl|Selector12~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector12~3\, CtrlSpiTx|Ctrl|Selector12~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_DONE_CH1_DUAL\, CtrlSpiTx|Ctrl|state.WAIT_DONE_CH1_DUAL, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector1~0\, CtrlSpiTx|Ctrl|Selector1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector0~0\, CtrlSpiTx|Ctrl|Selector0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector0~3\, CtrlSpiTx|Ctrl|Selector0~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|request_tx\, CtrlSpiTx|Ctrl|request_tx, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[0]~15\, CtrlSpiTx|rsTX|baudrate_counter[0]~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[8]\, CtrlSpiTx|rsTX|baudrate_counter[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Equal1~0\, CtrlSpiTx|rsTX|Equal1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Equal1~2\, CtrlSpiTx|rsTX|Equal1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[1]~0\, CtrlSpiTx|rsTX|bit_counter[1]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[0]~3\, CtrlSpiTx|rsTX|bit_counter[0]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[0]\, CtrlSpiTx|rsTX|bit_counter[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Equal0~0\, CtrlSpiTx|rsTX|Equal0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[2]~4\, CtrlSpiTx|rsTX|bit_counter[2]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[2]\, CtrlSpiTx|rsTX|bit_counter[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[3]~4\, CtrlSpiTx|rsTX|shift_reg[3]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[1]~1\, CtrlSpiTx|rsTX|bit_counter[1]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[1]~2\, CtrlSpiTx|rsTX|bit_counter[1]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|bit_counter[1]\, CtrlSpiTx|rsTX|bit_counter[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~13\, CtrlSpiTx|rsTX|state~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~14\, CtrlSpiTx|rsTX|state~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~12\, CtrlSpiTx|rsTX|state~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~15\, CtrlSpiTx|rsTX|state~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~16\, CtrlSpiTx|rsTX|state~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state.SEND_BITS\, CtrlSpiTx|rsTX|state.SEND_BITS, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[3]~32\, CtrlSpiTx|rsTX|baudrate_counter[3]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[0]\, CtrlSpiTx|rsTX|baudrate_counter[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[1]~16\, CtrlSpiTx|rsTX|baudrate_counter[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[1]\, CtrlSpiTx|rsTX|baudrate_counter[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[2]~18\, CtrlSpiTx|rsTX|baudrate_counter[2]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[2]\, CtrlSpiTx|rsTX|baudrate_counter[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[3]~20\, CtrlSpiTx|rsTX|baudrate_counter[3]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[3]\, CtrlSpiTx|rsTX|baudrate_counter[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[4]~22\, CtrlSpiTx|rsTX|baudrate_counter[4]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[4]\, CtrlSpiTx|rsTX|baudrate_counter[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[5]~24\, CtrlSpiTx|rsTX|baudrate_counter[5]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[5]\, CtrlSpiTx|rsTX|baudrate_counter[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[6]~26\, CtrlSpiTx|rsTX|baudrate_counter[6]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[6]\, CtrlSpiTx|rsTX|baudrate_counter[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[7]\, CtrlSpiTx|rsTX|baudrate_counter[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Equal1~1\, CtrlSpiTx|rsTX|Equal1~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[3]~14\, CtrlSpiTx|rsTX|baudrate_counter[3]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~22\, CtrlSpiTx|rsTX|state~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state.WAIT_FOR_REQ\, CtrlSpiTx|rsTX|state.WAIT_FOR_REQ, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~17\, CtrlSpiTx|rsTX|state~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~19\, CtrlSpiTx|rsTX|state~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state.SEND_START_BIT\, CtrlSpiTx|rsTX|state.SEND_START_BIT, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~18\, CtrlSpiTx|rsTX|state~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~23\, CtrlSpiTx|rsTX|state~23, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~20\, CtrlSpiTx|rsTX|state~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state~21\, CtrlSpiTx|rsTX|state~21, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|state.SEND_STOP_BIT\, CtrlSpiTx|rsTX|state.SEND_STOP_BIT, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|baudrate_counter[3]~11\, CtrlSpiTx|rsTX|baudrate_counter[3]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector0~0\, CtrlSpiTx|rsTX|Selector0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|ack_o\, CtrlSpiTx|rsTX|ack_o, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~5\, CtrlSpiTx|Ctrl|Selector3~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_PART1_SINGLE\, CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_PART1_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector8~0\, CtrlSpiTx|Ctrl|Selector8~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_PART1_SINGLE\, CtrlSpiTx|Ctrl|state.WAIT_SEND_VOLTAGE_PART1_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector3~4\, CtrlSpiTx|Ctrl|Selector3~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_PART2_SINGLE\, CtrlSpiTx|Ctrl|state.SEND_VOLTAGE_PART2_SINGLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[1]~0\, CtrlSpiTx|Ctrl|data_to_tx[1]~0, VHDL_Oscilloscope, 1
instance = comp, \SPI_MISO~input\, SPI_MISO~input, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~0\, CtrlSpiTx|SPI|Decoder0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~2\, CtrlSpiTx|SPI|Decoder0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[10]~1\, CtrlSpiTx|SPI|rreg[10]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[10]\, CtrlSpiTx|SPI|rreg[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[10]\, CtrlSpiTx|SPI|RDATA[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~1\, CtrlSpiTx|SPI|Decoder0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[11]~0\, CtrlSpiTx|SPI|rreg[11]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[11]\, CtrlSpiTx|SPI|rreg[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[11]\, CtrlSpiTx|SPI|RDATA[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[9]~2\, CtrlSpiTx|SPI|rreg[9]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[9]\, CtrlSpiTx|SPI|rreg[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[9]\, CtrlSpiTx|SPI|RDATA[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~3\, CtrlSpiTx|SPI|Decoder0~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[8]~3\, CtrlSpiTx|SPI|rreg[8]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[8]\, CtrlSpiTx|SPI|rreg[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[8]\, CtrlSpiTx|SPI|RDATA[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][14]~1\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][14]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][13]\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][13], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][12]~2\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][12]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][11]~19\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][11]~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~5\, CtrlSpiTx|SPI|Decoder0~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[6]~5\, CtrlSpiTx|SPI|rreg[6]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[6]\, CtrlSpiTx|SPI|rreg[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[6]\, CtrlSpiTx|SPI|RDATA[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~4\, CtrlSpiTx|SPI|Decoder0~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[7]~4\, CtrlSpiTx|SPI|rreg[7]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[7]\, CtrlSpiTx|SPI|rreg[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[7]\, CtrlSpiTx|SPI|RDATA[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[5]~6\, CtrlSpiTx|SPI|rreg[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[5]\, CtrlSpiTx|SPI|rreg[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[5]\, CtrlSpiTx|SPI|RDATA[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][15]~3\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][15]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~6\, CtrlSpiTx|SPI|Decoder0~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~7\, CtrlSpiTx|SPI|Decoder0~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~8\, CtrlSpiTx|SPI|Decoder0~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[4]~7\, CtrlSpiTx|SPI|rreg[4]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[4]\, CtrlSpiTx|SPI|rreg[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[4]\, CtrlSpiTx|SPI|RDATA[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][14]~4\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][14]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][13]\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][13], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][12]~5\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][12]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][11]~6\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][11]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[1]~10\, CtrlSpiTx|SPI|rreg[1]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[1]\, CtrlSpiTx|SPI|rreg[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[1]~feeder\, CtrlSpiTx|SPI|RDATA[1]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[1]\, CtrlSpiTx|SPI|RDATA[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~10\, CtrlSpiTx|SPI|Decoder0~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[2]~9\, CtrlSpiTx|SPI|rreg[2]~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[2]\, CtrlSpiTx|SPI|rreg[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[2]\, CtrlSpiTx|SPI|RDATA[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~9\, CtrlSpiTx|SPI|Decoder0~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[3]~8\, CtrlSpiTx|SPI|rreg[3]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[3]\, CtrlSpiTx|SPI|rreg[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[3]~feeder\, CtrlSpiTx|SPI|RDATA[3]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[3]\, CtrlSpiTx|SPI|RDATA[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][15]~7\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][15]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Decoder0~11\, CtrlSpiTx|SPI|Decoder0~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[0]~11\, CtrlSpiTx|SPI|rreg[0]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|rreg[0]\, CtrlSpiTx|SPI|rreg[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[0]~feeder\, CtrlSpiTx|SPI|RDATA[0]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|RDATA[0]\, CtrlSpiTx|SPI|RDATA[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][14]~9\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][14]~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][10]~8\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][10]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][9]\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][9], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][13]\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][13], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][8]~10\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][8]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][12]~11\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][12]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][11]\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][11], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][7]~12\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][7]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][6]~13\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][6]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][10]~14\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][10]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][5]~15\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[1][5]~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][9]\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][9], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][8]~16\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][8]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][7]~17\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][7]~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][6]~18\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][6]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][10]~20\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][10]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][9]~21\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][9]~21, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][8]~22\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][8]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][7]~23\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][7]~23, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][6]~24\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][6]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][5]~25\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][5]~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][15]~0\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[2][15]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26\, CtrlSpiTx|Ctrl|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~24\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_2~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[154]~311\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[154]~311, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[154]~310\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[154]~310, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[153]~313\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[153]~313, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[153]~312\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[153]~312, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[152]~314\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[152]~314, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[152]~315\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[152]~315, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[151]~316\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[151]~316, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[151]~317\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[151]~317, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[150]~319\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[150]~319, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[150]~318\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[150]~318, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[149]~320\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[149]~320, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[149]~321\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[149]~321, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[148]~322\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[148]~322, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[148]~323\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[148]~323, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[147]~324\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[147]~324, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[147]~325\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[147]~325, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[146]~327\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[146]~327, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[146]~326\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[146]~326, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[145]~329\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[145]~329, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[145]~328\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[145]~328, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[144]~331\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[144]~331, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[144]~330\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[144]~330, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[143]~333\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[143]~333, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[143]~332\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[143]~332, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_3~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[167]~537\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[167]~537, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[167]~334\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[167]~334, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[166]~335\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[166]~335, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[166]~538\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[166]~538, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[165]~539\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[165]~539, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[165]~336\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[165]~336, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[164]~337\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[164]~337, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[164]~540\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[164]~540, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[163]~338\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[163]~338, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[163]~541\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[163]~541, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[162]~542\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[162]~542, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[162]~339\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[162]~339, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[161]~543\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[161]~543, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[161]~340\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[161]~340, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[160]~544\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[160]~544, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[160]~341\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[160]~341, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[159]~545\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[159]~545, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[159]~342\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[159]~342, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[158]~546\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[158]~546, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[158]~343\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[158]~343, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[157]~344\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[157]~344, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[157]~547\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[157]~547, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[156]~346\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[156]~346, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[156]~345\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[156]~345, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_4~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[178]~349\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[178]~349, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[178]~456\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[178]~456, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[177]~350\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[177]~350, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[177]~457\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[177]~457, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[176]~458\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[176]~458, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[176]~351\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[176]~351, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[175]~459\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[175]~459, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[175]~352\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[175]~352, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[174]~353\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[174]~353, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[174]~460\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[174]~460, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[173]~354\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[173]~354, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[173]~461\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[173]~461, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[172]~355\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[172]~355, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[172]~462\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[172]~462, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[171]~463\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[171]~463, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[171]~356\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[171]~356, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[170]~548\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[170]~548, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[170]~357\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[170]~357, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[169]~358\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[169]~358, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[169]~359\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[169]~359, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[180]~454\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[180]~454, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[180]~347\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[180]~347, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[179]~348\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[179]~348, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[179]~455\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[179]~455, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_5~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[192]~465\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[192]~465, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[193]~464\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[193]~464, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[193]~360\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[193]~360, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[192]~361\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[192]~361, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[191]~362\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[191]~362, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[191]~466\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[191]~466, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[190]~467\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[190]~467, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[190]~363\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[190]~363, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[189]~364\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[189]~364, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[189]~468\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[189]~468, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[188]~469\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[188]~469, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[188]~365\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[188]~365, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[187]~470\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[187]~470, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[187]~366\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[187]~366, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[186]~367\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[186]~367, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[186]~471\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[186]~471, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[185]~472\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[185]~472, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[185]~368\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[185]~368, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[184]~473\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[184]~473, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[184]~369\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[184]~369, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[183]~370\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[183]~370, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[183]~549\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[183]~549, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[182]~372\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[182]~372, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[182]~371\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[182]~371, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_6~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[206]~474\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[206]~474, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[206]~373\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[206]~373, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[205]~374\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[205]~374, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[205]~475\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[205]~475, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[204]~375\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[204]~375, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[204]~476\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[204]~476, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[203]~376\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[203]~376, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[203]~477\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[203]~477, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[202]~478\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[202]~478, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[202]~377\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[202]~377, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[201]~479\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[201]~479, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[201]~378\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[201]~378, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[200]~379\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[200]~379, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[200]~480\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[200]~480, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[199]~380\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[199]~380, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[199]~481\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[199]~481, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[198]~482\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[198]~482, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[198]~381\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[198]~381, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[197]~483\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[197]~483, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[197]~382\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[197]~382, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[196]~383\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[196]~383, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[196]~550\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[196]~550, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[195]~384\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[195]~384, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[195]~385\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[195]~385, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_7~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[219]~386\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[219]~386, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[219]~484\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[219]~484, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[218]~387\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[218]~387, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[218]~485\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[218]~485, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[217]~486\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[217]~486, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[217]~388\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[217]~388, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[216]~487\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[216]~487, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[216]~389\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[216]~389, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[215]~488\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[215]~488, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[215]~390\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[215]~390, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[214]~391\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[214]~391, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[214]~489\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[214]~489, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[213]~392\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[213]~392, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[213]~490\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[213]~490, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[212]~393\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[212]~393, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[212]~491\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[212]~491, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[211]~492\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[211]~492, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[211]~394\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[211]~394, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[210]~395\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[210]~395, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[210]~493\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[210]~493, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[209]~396\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[209]~396, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[209]~551\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[209]~551, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[208]~398\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[208]~398, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[208]~397\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[208]~397, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_8~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[228]~403\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[228]~403, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[228]~498\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[228]~498, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[227]~404\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[227]~404, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[227]~499\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[227]~499, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[226]~500\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[226]~500, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[226]~405\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[226]~405, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[225]~501\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[225]~501, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[225]~406\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[225]~406, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[224]~502\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[224]~502, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[224]~407\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[224]~407, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[223]~503\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[223]~503, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[223]~408\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[223]~408, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[222]~409\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[222]~409, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[222]~552\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[222]~552, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[221]~410\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[221]~410, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[221]~411\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[221]~411, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][5]~26\, CtrlSpiTx|Ctrl|Mult0|mult_core|romout[0][5]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[232]~399\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[232]~399, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[232]~494\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[232]~494, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[231]~400\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[231]~400, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[231]~495\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[231]~495, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[230]~496\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[230]~496, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[230]~401\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[230]~401, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[229]~497\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[229]~497, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[229]~402\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[229]~402, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_9~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[242]~415\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[242]~415, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[242]~507\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[242]~507, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[241]~508\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[241]~508, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[241]~416\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[241]~416, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[240]~509\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[240]~509, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[240]~417\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[240]~417, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[239]~418\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[239]~418, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[239]~510\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[239]~510, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[238]~511\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[238]~511, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[238]~419\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[238]~419, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[237]~512\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[237]~512, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[237]~420\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[237]~420, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[236]~513\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[236]~513, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[236]~421\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[236]~421, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[235]~553\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[235]~553, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[235]~422\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[235]~422, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[234]~514\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[234]~514, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[234]~423\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[234]~423, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[245]~504\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[245]~504, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[245]~412\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[245]~412, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[244]~505\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[244]~505, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[244]~413\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[244]~413, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[243]~414\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[243]~414, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[243]~506\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[243]~506, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_10~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[256]~426\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[256]~426, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[256]~517\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[256]~517, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[255]~427\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[255]~427, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[255]~518\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[255]~518, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[254]~428\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[254]~428, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[254]~519\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[254]~519, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[253]~520\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[253]~520, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[253]~429\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[253]~429, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[252]~430\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[252]~430, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[252]~521\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[252]~521, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[251]~431\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[251]~431, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[251]~522\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[251]~522, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[250]~432\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[250]~432, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[250]~523\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[250]~523, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[249]~524\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[249]~524, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[249]~433\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[249]~433, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[248]~434\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[248]~434, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[248]~525\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[248]~525, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[247]~436\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[247]~436, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[247]~435\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[247]~435, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~0\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~4\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~6\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~8\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~10\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~12\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~14\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~16\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~18\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[258]~515\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[258]~515, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[258]~424\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[258]~424, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[257]~516\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[257]~516, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[257]~425\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[257]~425, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_12~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[270]~527\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[270]~527, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[271]~526\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[271]~526, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[271]~437\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[271]~437, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[270]~438\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[270]~438, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[269]~528\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[269]~528, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[269]~439\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[269]~439, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[268]~440\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[268]~440, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[268]~529\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[268]~529, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[267]~530\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[267]~530, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[267]~441\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[267]~441, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[266]~531\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[266]~531, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[266]~442\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[266]~442, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[265]~443\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[265]~443, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[265]~532\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[265]~532, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[264]~533\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[264]~533, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[264]~444\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[264]~444, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[263]~445\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[263]~445, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[263]~534\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[263]~534, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[262]~535\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[262]~535, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[262]~446\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[262]~446, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[261]~447\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[261]~447, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[261]~554\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[261]~554, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[260]~449\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[260]~449, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[260]~448\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[260]~448, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~1\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~3\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~5\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~7\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~9\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~11\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~13\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~15\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~17\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~19\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~20\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~22\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~25\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~26\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_13~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[284]~536\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[284]~536, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[284]~450\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[284]~450, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_14~1\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_14~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_14~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_14~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[283]~451\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[283]~451, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[297]~452\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[297]~452, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[297]~453\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|StageOut[297]~453, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_15~1\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_15~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_15~2\, CtrlSpiTx|Ctrl|Div1|auto_generated|divider|divider|op_15~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[0]~12\, CtrlSpiTx|Ctrl|voltage_data[0]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[2]~0\, CtrlSpiTx|Ctrl|voltage_data[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[0]\, CtrlSpiTx|Ctrl|voltage_data[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector68~0\, CtrlSpiTx|Ctrl|Selector68~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[12]~2\, CtrlSpiTx|Ctrl|voltage_data[12]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[12]\, CtrlSpiTx|Ctrl|voltage_data[12], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[11]~3\, CtrlSpiTx|Ctrl|voltage_data[11]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[11]\, CtrlSpiTx|Ctrl|voltage_data[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[10]~4\, CtrlSpiTx|Ctrl|voltage_data[10]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[10]\, CtrlSpiTx|Ctrl|voltage_data[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[9]~5\, CtrlSpiTx|Ctrl|voltage_data[9]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[9]\, CtrlSpiTx|Ctrl|voltage_data[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[8]~6\, CtrlSpiTx|Ctrl|voltage_data[8]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[8]\, CtrlSpiTx|Ctrl|voltage_data[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~10\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~13\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~14\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[232]~120\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[232]~120, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[231]~122\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[231]~122, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[231]~121\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[231]~121, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[230]~123\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[230]~123, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[230]~124\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[230]~124, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[229]~126\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[229]~126, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[229]~125\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[229]~125, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[228]~128\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[228]~128, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[228]~127\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[228]~127, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[227]~129\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[227]~129, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[227]~130\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[227]~130, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[7]~7\, CtrlSpiTx|Ctrl|voltage_data[7]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[7]\, CtrlSpiTx|Ctrl|voltage_data[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~16\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[226]~132\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[226]~132, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[226]~131\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[226]~131, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~10\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~13\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~14\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[241]~203\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[241]~203, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[241]~133\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[241]~133, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[240]~134\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[240]~134, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[240]~204\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[240]~204, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[239]~205\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[239]~205, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[239]~135\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[239]~135, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[238]~136\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[238]~136, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[238]~206\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[238]~206, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[237]~137\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[237]~137, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[237]~207\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[237]~207, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[236]~138\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[236]~138, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[236]~208\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[236]~208, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[6]~8\, CtrlSpiTx|Ctrl|voltage_data[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[6]\, CtrlSpiTx|Ctrl|voltage_data[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[225]~140\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[225]~140, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[225]~141\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[225]~141, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~16\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[235]~142\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[235]~142, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[235]~139\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[235]~139, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~10\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~13\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~14\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[247]~186\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[247]~186, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[250]~183\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[250]~183, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[250]~143\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[250]~143, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[249]~144\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[249]~144, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[249]~184\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[249]~184, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[248]~145\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[248]~145, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[248]~185\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[248]~185, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[247]~146\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[247]~146, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[246]~147\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[246]~147, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[246]~187\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[246]~187, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[245]~148\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[245]~148, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[245]~209\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[245]~209, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[5]~9\, CtrlSpiTx|Ctrl|voltage_data[5]~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[5]\, CtrlSpiTx|Ctrl|voltage_data[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[244]~149\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[244]~149, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[234]~151\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[234]~151, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[234]~150\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[234]~150, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~16\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[244]~152\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[244]~152, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~10\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~13\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~14\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[257]~190\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[257]~190, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[257]~155\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[257]~155, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[256]~156\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[256]~156, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[256]~191\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[256]~191, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[255]~157\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[255]~157, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[255]~192\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[255]~192, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[254]~210\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[254]~210, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[254]~158\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[254]~158, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[4]~10\, CtrlSpiTx|Ctrl|voltage_data[4]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[4]\, CtrlSpiTx|Ctrl|voltage_data[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[243]~161\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[243]~161, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[243]~160\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[243]~160, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~16\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[253]~162\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[253]~162, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[253]~159\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[253]~159, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[259]~188\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[259]~188, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[259]~153\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[259]~153, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[258]~189\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[258]~189, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[258]~154\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[258]~154, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~10\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~13\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~14\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[268]~193\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[268]~193, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[268]~163\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[268]~163, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[267]~194\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[267]~194, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[267]~164\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[267]~164, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[266]~195\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[266]~195, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[266]~165\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[266]~165, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[265]~166\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[265]~166, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[265]~196\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[265]~196, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[264]~167\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[264]~167, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[264]~197\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[264]~197, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[263]~211\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[263]~211, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[263]~168\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[263]~168, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[3]~11\, CtrlSpiTx|Ctrl|voltage_data[3]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[3]\, CtrlSpiTx|Ctrl|voltage_data[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[252]~171\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[252]~171, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[252]~170\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[252]~170, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~16\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[262]~172\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[262]~172, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[262]~169\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[262]~169, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~10\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~13\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~14\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[277]~198\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[277]~198, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[277]~173\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[277]~173, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[276]~199\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[276]~199, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[276]~174\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[276]~174, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[275]~200\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[275]~200, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[275]~175\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[275]~175, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[274]~176\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[274]~176, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[274]~201\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[274]~201, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[273]~177\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[273]~177, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[273]~202\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[273]~202, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[272]~178\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[272]~178, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[272]~212\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[272]~212, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[2]~13\, CtrlSpiTx|Ctrl|voltage_data[2]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[2]\, CtrlSpiTx|Ctrl|voltage_data[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[261]~181\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[261]~181, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[261]~180\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[261]~180, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~16\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[271]~182\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[271]~182, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[271]~179\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|StageOut[271]~179, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~1\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~3\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~5\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~7\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~9\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~11\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[7]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~13\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~14\, CtrlSpiTx|Ctrl|Div0|auto_generated|divider|divider|add_sub_31_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[0]~11\, CtrlSpiTx|Ctrl|voltage_data2[0]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[0]\, CtrlSpiTx|Ctrl|voltage_data2[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[8]~4\, CtrlSpiTx|Ctrl|voltage_data2[8]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[8]\, CtrlSpiTx|Ctrl|voltage_data2[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[12]~0\, CtrlSpiTx|Ctrl|voltage_data2[12]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[12]\, CtrlSpiTx|Ctrl|voltage_data2[12], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[11]~1\, CtrlSpiTx|Ctrl|voltage_data2[11]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[11]\, CtrlSpiTx|Ctrl|voltage_data2[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[10]~2\, CtrlSpiTx|Ctrl|voltage_data2[10]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[10]\, CtrlSpiTx|Ctrl|voltage_data2[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[9]~3\, CtrlSpiTx|Ctrl|voltage_data2[9]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[9]\, CtrlSpiTx|Ctrl|voltage_data2[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~10\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~13\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[9]~14\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[232]~120\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[232]~120, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[231]~122\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[231]~122, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[231]~121\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[231]~121, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[230]~123\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[230]~123, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[230]~124\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[230]~124, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[229]~125\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[229]~125, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[229]~126\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[229]~126, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[228]~128\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[228]~128, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[228]~127\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[228]~127, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[227]~129\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[227]~129, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[227]~130\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[227]~130, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[7]~5\, CtrlSpiTx|Ctrl|voltage_data2[7]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[7]\, CtrlSpiTx|Ctrl|voltage_data2[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[226]~131\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[226]~131, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[1]~16\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_25_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[226]~132\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[226]~132, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~10\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~13\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[9]~14\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[237]~207\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[237]~207, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[237]~137\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[237]~137, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[236]~138\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[236]~138, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[236]~208\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[236]~208, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[6]~6\, CtrlSpiTx|Ctrl|voltage_data2[6]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[6]\, CtrlSpiTx|Ctrl|voltage_data2[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[235]~139\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[235]~139, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[225]~141\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[225]~141, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[225]~140\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[225]~140, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[1]~16\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_26_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[235]~142\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[235]~142, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[241]~133\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[241]~133, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[241]~203\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[241]~203, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[240]~134\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[240]~134, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[240]~204\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[240]~204, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[239]~205\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[239]~205, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[239]~135\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[239]~135, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[238]~136\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[238]~136, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[238]~206\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[238]~206, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~10\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~13\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[9]~14\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[247]~186\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[247]~186, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[250]~183\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[250]~183, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[250]~143\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[250]~143, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[249]~184\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[249]~184, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[249]~144\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[249]~144, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[248]~185\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[248]~185, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[248]~145\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[248]~145, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[247]~146\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[247]~146, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[246]~147\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[246]~147, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[246]~187\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[246]~187, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[245]~148\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[245]~148, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[245]~209\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[245]~209, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[5]~7\, CtrlSpiTx|Ctrl|voltage_data2[5]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[5]\, CtrlSpiTx|Ctrl|voltage_data2[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[234]~150\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[234]~150, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[234]~151\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[234]~151, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[1]~16\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_27_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[244]~152\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[244]~152, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[244]~149\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[244]~149, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~10\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~13\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[9]~14\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[257]~190\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[257]~190, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[259]~188\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[259]~188, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[259]~153\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[259]~153, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[258]~189\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[258]~189, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[258]~154\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[258]~154, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[257]~155\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[257]~155, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[256]~156\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[256]~156, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[256]~191\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[256]~191, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[255]~192\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[255]~192, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[255]~157\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[255]~157, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[254]~210\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[254]~210, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[254]~158\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[254]~158, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[4]~8\, CtrlSpiTx|Ctrl|voltage_data2[4]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[4]\, CtrlSpiTx|Ctrl|voltage_data2[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[253]~159\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[253]~159, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[243]~161\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[243]~161, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[243]~160\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[243]~160, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[1]~16\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_28_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[253]~162\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[253]~162, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~10\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~13\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[9]~14\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[267]~194\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[267]~194, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[267]~164\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[267]~164, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[266]~195\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[266]~195, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[266]~165\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[266]~165, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[265]~196\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[265]~196, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[265]~166\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[265]~166, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[264]~167\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[264]~167, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[264]~197\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[264]~197, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[263]~211\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[263]~211, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[263]~168\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[263]~168, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[3]~9\, CtrlSpiTx|Ctrl|voltage_data2[3]~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[3]\, CtrlSpiTx|Ctrl|voltage_data2[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[252]~171\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[252]~171, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[252]~170\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[252]~170, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[1]~16\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_29_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[262]~172\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[262]~172, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[262]~169\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[262]~169, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~10\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[268]~193\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[268]~193, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[268]~163\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[268]~163, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~13\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[9]~14\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[277]~173\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[277]~173, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[277]~198\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[277]~198, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[276]~174\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[276]~174, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[276]~199\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[276]~199, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[275]~200\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[275]~200, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[275]~175\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[275]~175, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[274]~201\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[274]~201, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[274]~176\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[274]~176, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[273]~202\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[273]~202, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[273]~177\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[273]~177, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[272]~178\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[272]~178, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[272]~212\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[272]~212, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[2]~12\, CtrlSpiTx|Ctrl|voltage_data2[2]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[2]\, CtrlSpiTx|Ctrl|voltage_data2[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[271]~179\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[271]~179, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[261]~181\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[261]~181, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[261]~180\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[261]~180, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[1]~16\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_30_result_int[1]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[271]~182\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|StageOut[271]~182, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~1\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~3\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~5\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~7\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[6]~9\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[6]~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[7]~11\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[7]~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[8]~13\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[9]~14\, CtrlSpiTx|Ctrl|Div2|auto_generated|divider|divider|add_sub_31_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector68~1\, CtrlSpiTx|Ctrl|Selector68~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector68~2\, CtrlSpiTx|Ctrl|Selector68~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[0]\, CtrlSpiTx|Ctrl|data_to_tx[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_25_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[825]~338\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[825]~338, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[824]~339\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[824]~339, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[823]~340\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[823]~340, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[822]~341\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[822]~341, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[821]~342\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[821]~342, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[820]~343\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[820]~343, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[819]~344\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[819]~344, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[818]~345\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[818]~345, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[817]~346\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[817]~346, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[816]~347\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[816]~347, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[815]~348\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[815]~348, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[814]~349\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[814]~349, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[813]~350\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[813]~350, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[812]~351\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[812]~351, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[811]~352\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[811]~352, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[810]~353\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[810]~353, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[809]~354\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[809]~354, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[808]~355\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[808]~355, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[807]~356\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[807]~356, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[806]~358\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[806]~358, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[806]~357\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[806]~357, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[805]~360\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[805]~360, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[805]~359\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[805]~359, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[804]~361\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[804]~361, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[804]~362\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[804]~362, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[803]~363\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[803]~363, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[803]~364\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[803]~364, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[802]~365\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[802]~365, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[802]~366\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[802]~366, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[801]~367\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[801]~367, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[801]~368\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[801]~368, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_26_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[858]~369\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[858]~369, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[858]~516\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[858]~516, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[857]~370\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[857]~370, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[857]~517\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[857]~517, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[856]~371\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[856]~371, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[856]~518\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[856]~518, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[855]~519\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[855]~519, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[855]~372\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[855]~372, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[854]~520\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[854]~520, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[854]~373\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[854]~373, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[853]~521\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[853]~521, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[853]~374\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[853]~374, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[852]~375\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[852]~375, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[852]~522\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[852]~522, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[851]~523\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[851]~523, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[851]~376\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[851]~376, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[850]~524\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[850]~524, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[850]~377\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[850]~377, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[849]~525\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[849]~525, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[849]~378\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[849]~378, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[848]~526\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[848]~526, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[848]~379\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[848]~379, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[847]~380\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[847]~380, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[847]~527\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[847]~527, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[846]~381\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[846]~381, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[846]~528\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[846]~528, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[845]~529\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[845]~529, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[845]~382\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[845]~382, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[844]~383\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[844]~383, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[844]~530\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[844]~530, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[843]~384\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[843]~384, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[843]~531\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[843]~531, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[842]~532\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[842]~532, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[842]~385\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[842]~385, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[841]~386\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[841]~386, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[841]~533\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[841]~533, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[840]~534\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[840]~534, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[840]~387\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[840]~387, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[839]~388\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[839]~388, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[839]~637\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[839]~637, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[838]~638\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[838]~638, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[838]~389\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[838]~389, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[837]~390\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[837]~390, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[837]~639\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[837]~639, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[836]~391\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[836]~391, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[836]~640\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[836]~640, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[835]~392\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[835]~392, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[835]~641\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[835]~641, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[834]~393\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[834]~393, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[834]~642\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[834]~642, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[833]~395\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[833]~395, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[833]~394\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[833]~394, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_27_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[891]~535\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[891]~535, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[891]~396\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[891]~396, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[890]~536\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[890]~536, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[890]~397\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[890]~397, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[889]~398\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[889]~398, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[889]~537\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[889]~537, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[888]~538\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[888]~538, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[888]~399\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[888]~399, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[887]~539\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[887]~539, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[887]~400\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[887]~400, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[886]~540\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[886]~540, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[886]~401\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[886]~401, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[885]~541\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[885]~541, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[885]~402\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[885]~402, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[884]~542\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[884]~542, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[884]~403\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[884]~403, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[883]~543\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[883]~543, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[883]~404\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[883]~404, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[882]~544\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[882]~544, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[882]~405\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[882]~405, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[881]~545\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[881]~545, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[881]~406\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[881]~406, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[880]~407\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[880]~407, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[880]~546\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[880]~546, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[879]~408\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[879]~408, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[879]~547\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[879]~547, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[878]~548\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[878]~548, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[878]~409\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[878]~409, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[877]~410\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[877]~410, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[877]~549\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[877]~549, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[876]~550\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[876]~550, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[876]~411\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[876]~411, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[875]~412\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[875]~412, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[875]~551\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[875]~551, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[874]~552\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[874]~552, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[874]~413\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[874]~413, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[873]~414\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[873]~414, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[873]~553\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[873]~553, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[872]~554\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[872]~554, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[872]~415\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[872]~415, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[871]~555\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[871]~555, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[871]~416\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[871]~416, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[870]~556\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[870]~556, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[870]~417\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[870]~417, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[869]~557\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[869]~557, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[869]~418\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[869]~418, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[868]~558\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[868]~558, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[868]~419\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[868]~419, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[867]~420\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[867]~420, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[867]~647\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[867]~647, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[866]~643\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[866]~643, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[866]~421\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[866]~421, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[865]~422\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[865]~422, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[865]~423\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[865]~423, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[29]~54\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_28_result_int[29]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[924]~424\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[924]~424, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[924]~559\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[924]~559, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[923]~425\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[923]~425, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[923]~560\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[923]~560, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[922]~561\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[922]~561, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[922]~426\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[922]~426, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[921]~562\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[921]~562, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[921]~427\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[921]~427, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[920]~563\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[920]~563, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[920]~428\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[920]~428, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[919]~564\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[919]~564, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[919]~429\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[919]~429, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[918]~565\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[918]~565, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[918]~430\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[918]~430, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[917]~431\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[917]~431, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[917]~566\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[917]~566, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[916]~432\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[916]~432, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[916]~567\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[916]~567, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[915]~433\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[915]~433, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[915]~568\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[915]~568, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[914]~569\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[914]~569, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[914]~434\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[914]~434, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[913]~435\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[913]~435, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[913]~570\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[913]~570, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[912]~571\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[912]~571, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[912]~436\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[912]~436, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[911]~437\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[911]~437, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[911]~572\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[911]~572, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[910]~438\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[910]~438, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[910]~573\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[910]~573, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[909]~574\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[909]~574, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[909]~439\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[909]~439, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[908]~575\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[908]~575, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[908]~440\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[908]~440, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[907]~576\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[907]~576, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[907]~441\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[907]~441, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[906]~577\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[906]~577, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[906]~442\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[906]~442, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[905]~443\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[905]~443, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[905]~578\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[905]~578, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[904]~444\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[904]~444, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[904]~579\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[904]~579, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[903]~445\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[903]~445, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[903]~580\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[903]~580, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[902]~446\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[902]~446, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[902]~581\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[902]~581, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[901]~582\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[901]~582, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[901]~447\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[901]~447, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[900]~448\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[900]~448, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[900]~583\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[900]~583, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[899]~648\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[899]~648, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[899]~449\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[899]~449, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[898]~644\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[898]~644, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[898]~450\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[898]~450, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[897]~451\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[897]~451, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[897]~452\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[897]~452, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[29]~54\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[29]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[30]~56\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_29_result_int[30]~56, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[957]~453\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[957]~453, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[957]~584\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[957]~584, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[956]~585\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[956]~585, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[956]~454\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[956]~454, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[955]~586\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[955]~586, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[955]~455\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[955]~455, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[954]~587\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[954]~587, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[954]~456\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[954]~456, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[953]~457\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[953]~457, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[953]~588\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[953]~588, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[952]~589\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[952]~589, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[952]~458\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[952]~458, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[951]~459\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[951]~459, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[951]~590\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[951]~590, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[950]~460\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[950]~460, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[950]~591\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[950]~591, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[949]~592\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[949]~592, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[949]~461\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[949]~461, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[948]~593\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[948]~593, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[948]~462\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[948]~462, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[947]~463\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[947]~463, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[947]~594\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[947]~594, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[946]~464\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[946]~464, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[946]~595\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[946]~595, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[945]~465\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[945]~465, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[945]~596\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[945]~596, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[944]~466\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[944]~466, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[944]~597\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[944]~597, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[943]~598\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[943]~598, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[943]~467\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[943]~467, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[942]~599\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[942]~599, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[942]~468\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[942]~468, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[941]~600\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[941]~600, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[941]~469\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[941]~469, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[940]~470\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[940]~470, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[940]~601\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[940]~601, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[939]~471\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[939]~471, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[939]~602\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[939]~602, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[938]~472\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[938]~472, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[938]~603\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[938]~603, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[937]~604\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[937]~604, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[937]~473\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[937]~473, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[936]~605\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[936]~605, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[936]~474\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[936]~474, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[935]~475\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[935]~475, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[935]~606\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[935]~606, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[934]~607\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[934]~607, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[934]~476\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[934]~476, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[933]~608\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[933]~608, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[933]~477\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[933]~477, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[932]~609\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[932]~609, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[932]~478\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[932]~478, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[931]~649\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[931]~649, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[931]~479\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[931]~479, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[930]~480\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[930]~480, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[930]~645\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[930]~645, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[929]~481\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[929]~481, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[929]~482\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[929]~482, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[29]~54\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[29]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[30]~56\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[30]~56, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[31]~58\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_30_result_int[31]~58, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[990]~610\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[990]~610, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[990]~485\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[990]~485, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[989]~486\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[989]~486, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[989]~611\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[989]~611, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[988]~487\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[988]~487, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[988]~612\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[988]~612, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[987]~613\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[987]~613, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[987]~488\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[987]~488, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[986]~614\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[986]~614, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[986]~489\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[986]~489, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[985]~615\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[985]~615, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[985]~490\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[985]~490, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[984]~616\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[984]~616, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[984]~491\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[984]~491, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[983]~617\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[983]~617, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[983]~492\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[983]~492, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[982]~493\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[982]~493, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[982]~618\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[982]~618, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[981]~494\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[981]~494, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[981]~619\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[981]~619, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[980]~620\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[980]~620, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[980]~495\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[980]~495, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[979]~621\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[979]~621, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[979]~496\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[979]~496, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[978]~622\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[978]~622, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[978]~497\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[978]~497, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[977]~498\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[977]~498, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[977]~623\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[977]~623, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[976]~624\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[976]~624, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[976]~499\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[976]~499, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[975]~625\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[975]~625, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[975]~500\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[975]~500, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[974]~626\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[974]~626, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[974]~501\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[974]~501, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[973]~627\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[973]~627, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[973]~502\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[973]~502, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[972]~503\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[972]~503, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[972]~628\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[972]~628, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[971]~504\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[971]~504, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[971]~629\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[971]~629, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[970]~505\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[970]~505, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[970]~630\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[970]~630, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[969]~506\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[969]~506, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[969]~631\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[969]~631, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[968]~632\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[968]~632, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[968]~507\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[968]~507, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[967]~633\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[967]~633, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[967]~508\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[967]~508, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[966]~634\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[966]~634, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[966]~509\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[966]~509, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[965]~635\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[965]~635, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[965]~510\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[965]~510, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[964]~636\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[964]~636, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[964]~511\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[964]~511, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[963]~650\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[963]~650, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[963]~512\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[963]~512, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[962]~646\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[962]~646, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[962]~513\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[962]~513, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[961]~483\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[961]~483, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[961]~484\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[961]~484, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[8]~13\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[9]~15\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[9]~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[10]~17\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[10]~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[11]~19\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[11]~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[12]~21\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[12]~21, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[13]~23\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[13]~23, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[14]~25\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[14]~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[15]~27\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[15]~27, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[16]~29\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[16]~29, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[17]~31\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[17]~31, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[18]~33\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[18]~33, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[19]~35\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[19]~35, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[20]~37\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[20]~37, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[21]~39\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[21]~39, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[22]~41\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[22]~41, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[23]~43\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[23]~43, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[24]~45\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[24]~45, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[25]~47\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[25]~47, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[26]~49\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[26]~49, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[27]~51\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[27]~51, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[28]~53\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[28]~53, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[29]~55\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[29]~55, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[30]~57\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[30]~57, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[31]~59\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[31]~59, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[32]~60\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|add_sub_31_result_int[32]~60, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[994]~514\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[994]~514, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[7]~2\, CtrlSpiTx|Ctrl|data_to_tx[7]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector66~4\, CtrlSpiTx|Ctrl|Selector66~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_25_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[825]~338\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[825]~338, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[824]~339\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[824]~339, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[823]~340\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[823]~340, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[822]~341\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[822]~341, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[821]~342\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[821]~342, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[820]~343\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[820]~343, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[819]~344\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[819]~344, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[818]~345\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[818]~345, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[817]~346\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[817]~346, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[816]~347\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[816]~347, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[815]~348\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[815]~348, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[814]~349\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[814]~349, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[813]~350\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[813]~350, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[812]~351\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[812]~351, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[811]~352\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[811]~352, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[810]~353\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[810]~353, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[809]~354\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[809]~354, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[808]~355\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[808]~355, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[807]~356\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[807]~356, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[806]~358\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[806]~358, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[806]~357\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[806]~357, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[805]~360\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[805]~360, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[805]~359\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[805]~359, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[804]~362\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[804]~362, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[804]~361\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[804]~361, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[803]~363\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[803]~363, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[803]~364\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[803]~364, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[802]~365\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[802]~365, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[802]~366\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[802]~366, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[801]~368\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[801]~368, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[801]~367\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[801]~367, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_26_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[858]~516\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[858]~516, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[858]~369\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[858]~369, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[857]~370\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[857]~370, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[857]~517\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[857]~517, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[856]~371\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[856]~371, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[856]~518\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[856]~518, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[855]~372\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[855]~372, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[855]~519\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[855]~519, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[854]~373\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[854]~373, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[854]~520\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[854]~520, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[853]~521\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[853]~521, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[853]~374\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[853]~374, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[852]~522\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[852]~522, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[852]~375\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[852]~375, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[851]~523\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[851]~523, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[851]~376\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[851]~376, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[850]~524\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[850]~524, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[850]~377\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[850]~377, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[849]~378\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[849]~378, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[849]~525\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[849]~525, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[848]~526\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[848]~526, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[848]~379\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[848]~379, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[847]~380\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[847]~380, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[847]~527\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[847]~527, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[846]~528\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[846]~528, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[846]~381\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[846]~381, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[845]~529\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[845]~529, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[845]~382\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[845]~382, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[844]~530\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[844]~530, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[844]~383\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[844]~383, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[843]~384\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[843]~384, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[843]~531\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[843]~531, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[842]~385\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[842]~385, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[842]~532\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[842]~532, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[841]~533\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[841]~533, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[841]~386\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[841]~386, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[840]~534\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[840]~534, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[840]~387\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[840]~387, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[839]~637\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[839]~637, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[839]~388\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[839]~388, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[838]~638\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[838]~638, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[838]~389\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[838]~389, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[837]~639\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[837]~639, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[837]~390\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[837]~390, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[836]~391\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[836]~391, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[836]~640\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[836]~640, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[835]~392\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[835]~392, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[835]~641\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[835]~641, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[834]~393\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[834]~393, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[834]~642\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[834]~642, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[833]~394\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[833]~394, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[833]~395\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[833]~395, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_27_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[891]~535\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[891]~535, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[891]~396\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[891]~396, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[890]~536\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[890]~536, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[890]~397\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[890]~397, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[889]~398\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[889]~398, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[889]~537\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[889]~537, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[888]~399\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[888]~399, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[888]~538\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[888]~538, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[887]~539\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[887]~539, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[887]~400\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[887]~400, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[886]~401\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[886]~401, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[886]~540\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[886]~540, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[885]~402\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[885]~402, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[885]~541\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[885]~541, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[884]~403\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[884]~403, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[884]~542\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[884]~542, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[883]~404\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[883]~404, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[883]~543\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[883]~543, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[882]~544\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[882]~544, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[882]~405\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[882]~405, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[881]~406\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[881]~406, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[881]~545\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[881]~545, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[880]~546\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[880]~546, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[880]~407\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[880]~407, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[879]~547\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[879]~547, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[879]~408\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[879]~408, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[878]~548\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[878]~548, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[878]~409\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[878]~409, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[877]~549\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[877]~549, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[877]~410\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[877]~410, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[876]~550\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[876]~550, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[876]~411\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[876]~411, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[875]~551\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[875]~551, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[875]~412\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[875]~412, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[874]~413\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[874]~413, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[874]~552\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[874]~552, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[873]~553\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[873]~553, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[873]~414\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[873]~414, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[872]~554\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[872]~554, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[872]~415\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[872]~415, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[871]~555\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[871]~555, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[871]~416\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[871]~416, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[870]~556\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[870]~556, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[870]~417\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[870]~417, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[869]~418\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[869]~418, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[869]~557\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[869]~557, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[868]~419\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[868]~419, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[868]~558\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[868]~558, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[867]~647\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[867]~647, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[867]~420\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[867]~420, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[866]~643\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[866]~643, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[866]~421\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[866]~421, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[865]~422\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[865]~422, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[865]~423\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[865]~423, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~54\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_28_result_int[29]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[924]~424\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[924]~424, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[924]~559\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[924]~559, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[923]~560\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[923]~560, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[923]~425\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[923]~425, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[922]~426\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[922]~426, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[922]~561\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[922]~561, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[921]~562\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[921]~562, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[921]~427\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[921]~427, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[920]~563\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[920]~563, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[920]~428\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[920]~428, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[919]~564\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[919]~564, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[919]~429\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[919]~429, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[918]~565\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[918]~565, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[918]~430\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[918]~430, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[917]~431\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[917]~431, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[917]~566\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[917]~566, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[916]~567\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[916]~567, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[916]~432\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[916]~432, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[915]~433\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[915]~433, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[915]~568\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[915]~568, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[914]~569\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[914]~569, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[914]~434\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[914]~434, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[913]~435\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[913]~435, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[913]~570\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[913]~570, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[912]~571\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[912]~571, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[912]~436\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[912]~436, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[911]~437\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[911]~437, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[911]~572\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[911]~572, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[910]~573\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[910]~573, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[910]~438\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[910]~438, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[909]~439\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[909]~439, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[909]~574\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[909]~574, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[908]~440\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[908]~440, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[908]~575\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[908]~575, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[907]~441\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[907]~441, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[907]~576\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[907]~576, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[906]~442\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[906]~442, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[906]~577\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[906]~577, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[905]~578\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[905]~578, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[905]~443\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[905]~443, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[904]~444\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[904]~444, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[904]~579\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[904]~579, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[903]~445\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[903]~445, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[903]~580\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[903]~580, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[902]~446\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[902]~446, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[902]~581\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[902]~581, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[901]~447\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[901]~447, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[901]~582\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[901]~582, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[900]~583\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[900]~583, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[900]~448\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[900]~448, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[899]~648\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[899]~648, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[899]~449\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[899]~449, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[898]~644\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[898]~644, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[898]~450\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[898]~450, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[897]~451\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[897]~451, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[897]~452\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[897]~452, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~54\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[29]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~56\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_29_result_int[30]~56, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[957]~584\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[957]~584, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[957]~453\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[957]~453, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[956]~454\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[956]~454, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[956]~585\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[956]~585, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[955]~586\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[955]~586, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[955]~455\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[955]~455, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[954]~587\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[954]~587, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[954]~456\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[954]~456, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[953]~588\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[953]~588, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[953]~457\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[953]~457, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[952]~458\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[952]~458, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[952]~589\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[952]~589, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[951]~590\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[951]~590, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[951]~459\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[951]~459, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[950]~591\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[950]~591, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[950]~460\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[950]~460, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[949]~592\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[949]~592, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[949]~461\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[949]~461, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[948]~462\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[948]~462, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[948]~593\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[948]~593, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[947]~463\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[947]~463, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[947]~594\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[947]~594, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[946]~595\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[946]~595, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[946]~464\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[946]~464, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[945]~596\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[945]~596, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[945]~465\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[945]~465, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[944]~597\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[944]~597, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[944]~466\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[944]~466, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[943]~467\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[943]~467, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[943]~598\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[943]~598, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[942]~468\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[942]~468, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[942]~599\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[942]~599, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[941]~469\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[941]~469, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[941]~600\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[941]~600, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[940]~470\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[940]~470, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[940]~601\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[940]~601, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[939]~602\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[939]~602, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[939]~471\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[939]~471, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[938]~603\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[938]~603, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[938]~472\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[938]~472, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[937]~473\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[937]~473, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[937]~604\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[937]~604, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[936]~474\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[936]~474, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[936]~605\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[936]~605, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[935]~475\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[935]~475, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[935]~606\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[935]~606, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[934]~476\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[934]~476, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[934]~607\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[934]~607, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[933]~608\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[933]~608, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[933]~477\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[933]~477, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[932]~478\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[932]~478, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[932]~609\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[932]~609, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[931]~479\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[931]~479, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[931]~649\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[931]~649, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[930]~480\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[930]~480, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[930]~645\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[930]~645, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[929]~481\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[929]~481, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[929]~482\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[929]~482, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~12\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[8]~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~14\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[9]~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~16\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[10]~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~18\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[11]~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~20\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[12]~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~22\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[13]~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~24\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[14]~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~26\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[15]~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~28\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[16]~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~30\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[17]~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~32\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[18]~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~34\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[19]~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~36\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[20]~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~38\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[21]~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~40\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[22]~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~42\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[23]~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~44\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[24]~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~46\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[25]~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~48\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[26]~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~50\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[27]~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~52\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[28]~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~54\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[29]~54, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~56\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[30]~56, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~58\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_30_result_int[31]~58, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[990]~485\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[990]~485, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[990]~610\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[990]~610, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[989]~486\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[989]~486, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[989]~611\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[989]~611, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[988]~612\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[988]~612, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[988]~487\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[988]~487, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[987]~488\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[987]~488, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[987]~613\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[987]~613, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[986]~614\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[986]~614, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[986]~489\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[986]~489, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[985]~615\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[985]~615, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[985]~490\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[985]~490, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[984]~491\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[984]~491, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[984]~616\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[984]~616, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[983]~492\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[983]~492, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[983]~617\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[983]~617, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[982]~493\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[982]~493, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[982]~618\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[982]~618, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[981]~494\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[981]~494, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[981]~619\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[981]~619, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[980]~620\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[980]~620, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[980]~495\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[980]~495, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[979]~621\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[979]~621, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[979]~496\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[979]~496, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[978]~622\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[978]~622, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[978]~497\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[978]~497, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[977]~498\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[977]~498, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[977]~623\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[977]~623, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[976]~499\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[976]~499, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[976]~624\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[976]~624, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[975]~625\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[975]~625, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[975]~500\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[975]~500, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[974]~626\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[974]~626, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[974]~501\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[974]~501, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[973]~502\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[973]~502, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[973]~627\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[973]~627, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[972]~503\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[972]~503, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[972]~628\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[972]~628, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[971]~629\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[971]~629, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[971]~504\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[971]~504, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[970]~630\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[970]~630, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[970]~505\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[970]~505, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[969]~631\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[969]~631, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[969]~506\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[969]~506, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[968]~507\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[968]~507, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[968]~632\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[968]~632, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[967]~508\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[967]~508, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[967]~633\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[967]~633, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[966]~509\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[966]~509, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[966]~634\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[966]~634, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[965]~510\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[965]~510, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[965]~635\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[965]~635, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[964]~511\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[964]~511, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[964]~636\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[964]~636, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[963]~512\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[963]~512, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[963]~650\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[963]~650, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[962]~646\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[962]~646, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[962]~513\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[962]~513, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[961]~483\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[961]~483, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[961]~484\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[961]~484, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~0\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~2\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~4\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~6\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~8\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~10\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[7]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~13\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[8]~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~15\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[9]~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~17\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[10]~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~19\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[11]~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~21\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[12]~21, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~23\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[13]~23, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~25\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[14]~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~27\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[15]~27, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~29\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[16]~29, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~31\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[17]~31, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~33\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[18]~33, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~35\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[19]~35, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~37\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[20]~37, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~39\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[21]~39, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~41\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[22]~41, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~43\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[23]~43, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~45\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[24]~45, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~47\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[25]~47, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~49\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[26]~49, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~51\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[27]~51, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~53\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[28]~53, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~55\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[29]~55, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~57\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[30]~57, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~59\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[31]~59, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~60\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|add_sub_31_result_int[32]~60, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[994]~514\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[994]~514, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector66~5\, CtrlSpiTx|Ctrl|Selector66~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector66~6\, CtrlSpiTx|Ctrl|Selector66~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[2]\, CtrlSpiTx|Ctrl|data_to_tx[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[995]~515\, CtrlSpiTx|Ctrl|Mod1|auto_generated|divider|divider|StageOut[995]~515, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[995]~515\, CtrlSpiTx|Ctrl|Mod0|auto_generated|divider|divider|StageOut[995]~515, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector65~4\, CtrlSpiTx|Ctrl|Selector65~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector65~5\, CtrlSpiTx|Ctrl|Selector65~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector65~6\, CtrlSpiTx|Ctrl|Selector65~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[3]\, CtrlSpiTx|Ctrl|data_to_tx[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector64~6\, CtrlSpiTx|Ctrl|Selector64~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector64~7\, CtrlSpiTx|Ctrl|Selector64~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector64~10\, CtrlSpiTx|Ctrl|Selector64~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector64~5\, CtrlSpiTx|Ctrl|Selector64~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector64~9\, CtrlSpiTx|Ctrl|Selector64~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector64~4\, CtrlSpiTx|Ctrl|Selector64~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector64~8\, CtrlSpiTx|Ctrl|Selector64~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[4]\, CtrlSpiTx|Ctrl|data_to_tx[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector62~9\, CtrlSpiTx|Ctrl|Selector62~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector62~4\, CtrlSpiTx|Ctrl|Selector62~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector62~10\, CtrlSpiTx|Ctrl|Selector62~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector62~5\, CtrlSpiTx|Ctrl|Selector62~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector62~6\, CtrlSpiTx|Ctrl|Selector62~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector62~7\, CtrlSpiTx|Ctrl|Selector62~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector62~8\, CtrlSpiTx|Ctrl|Selector62~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[6]\, CtrlSpiTx|Ctrl|data_to_tx[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~10\, CtrlSpiTx|Ctrl|Selector61~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~16\, CtrlSpiTx|Ctrl|Selector61~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~11\, CtrlSpiTx|Ctrl|Selector61~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~12\, CtrlSpiTx|Ctrl|Selector61~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~17\, CtrlSpiTx|Ctrl|Selector61~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~13\, CtrlSpiTx|Ctrl|Selector61~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~14\, CtrlSpiTx|Ctrl|Selector61~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector61~15\, CtrlSpiTx|Ctrl|Selector61~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[7]\, CtrlSpiTx|Ctrl|data_to_tx[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[7]~7\, CtrlSpiTx|rsTX|shift_reg[7]~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[7]~5\, CtrlSpiTx|rsTX|shift_reg[7]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[7]\, CtrlSpiTx|rsTX|shift_reg[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector16~0\, CtrlSpiTx|rsTX|Selector16~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[0]~6\, CtrlSpiTx|rsTX|shift_reg[0]~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[6]\, CtrlSpiTx|rsTX|shift_reg[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector63~10\, CtrlSpiTx|Ctrl|Selector63~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector63~6\, CtrlSpiTx|Ctrl|Selector63~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector63~7\, CtrlSpiTx|Ctrl|Selector63~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector63~8\, CtrlSpiTx|Ctrl|Selector63~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector63~9\, CtrlSpiTx|Ctrl|Selector63~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector63~11\, CtrlSpiTx|Ctrl|Selector63~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[5]\, CtrlSpiTx|Ctrl|data_to_tx[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector17~0\, CtrlSpiTx|rsTX|Selector17~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[5]\, CtrlSpiTx|rsTX|shift_reg[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector18~0\, CtrlSpiTx|rsTX|Selector18~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[4]\, CtrlSpiTx|rsTX|shift_reg[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector19~0\, CtrlSpiTx|rsTX|Selector19~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[3]\, CtrlSpiTx|rsTX|shift_reg[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector20~0\, CtrlSpiTx|rsTX|Selector20~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[2]\, CtrlSpiTx|rsTX|shift_reg[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector67~2\, CtrlSpiTx|Ctrl|Selector67~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[1]~10\, CtrlSpiTx|Ctrl|voltage_data2[1]~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data2[1]\, CtrlSpiTx|Ctrl|voltage_data2[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector67~3\, CtrlSpiTx|Ctrl|Selector67~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[1]~1\, CtrlSpiTx|Ctrl|voltage_data[1]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|voltage_data[1]\, CtrlSpiTx|Ctrl|voltage_data[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector67~1\, CtrlSpiTx|Ctrl|Selector67~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector67~4\, CtrlSpiTx|Ctrl|Selector67~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|data_to_tx[1]\, CtrlSpiTx|Ctrl|data_to_tx[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector21~0\, CtrlSpiTx|rsTX|Selector21~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[1]\, CtrlSpiTx|rsTX|shift_reg[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector22~0\, CtrlSpiTx|rsTX|Selector22~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|shift_reg[0]\, CtrlSpiTx|rsTX|shift_reg[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector14~0\, CtrlSpiTx|rsTX|Selector14~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector14~1\, CtrlSpiTx|rsTX|Selector14~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector14~2\, CtrlSpiTx|rsTX|Selector14~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|Selector14~3\, CtrlSpiTx|rsTX|Selector14~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|tx~feeder\, CtrlSpiTx|rsTX|tx~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|rsTX|tx\, CtrlSpiTx|rsTX|tx, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.RESET~feeder\, CtrlLcdRx|U1|DUT|state.RESET~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.RESET\, CtrlLcdRx|U1|DUT|state.RESET, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~19\, CtrlLcdRx|U1|DUT|op_state~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector9~0\, CtrlLcdRx|U1|DUT|Selector9~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector12~0\, CtrlLcdRx|U1|DUT|Selector12~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.WRITE_LINE2\, CtrlLcdRx|U1|DUT|state.WRITE_LINE2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector9~1\, CtrlLcdRx|U1|DUT|Selector9~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.SELECT_LINE1\, CtrlLcdRx|U1|DUT|state.SELECT_LINE1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector10~0\, CtrlLcdRx|U1|DUT|Selector10~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.WRITE_LINE1\, CtrlLcdRx|U1|DUT|state.WRITE_LINE1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.SELECT_LINE2~2\, CtrlLcdRx|U1|DUT|state.SELECT_LINE2~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.SELECT_LINE2\, CtrlLcdRx|U1|DUT|state.SELECT_LINE2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector13~0\, CtrlLcdRx|U1|DUT|Selector13~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector16~0\, CtrlLcdRx|U1|DUT|Selector16~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|ptr[0]\, CtrlLcdRx|U1|DUT|ptr[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector15~4\, CtrlLcdRx|U1|DUT|Selector15~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|ptr[3]~0\, CtrlLcdRx|U1|DUT|ptr[3]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|ptr[1]\, CtrlLcdRx|U1|DUT|ptr[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector14~2\, CtrlLcdRx|U1|DUT|Selector14~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector14~3\, CtrlLcdRx|U1|DUT|Selector14~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|ptr[2]\, CtrlLcdRx|U1|DUT|ptr[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.SELECT_LINE2~0\, CtrlLcdRx|U1|DUT|state.SELECT_LINE2~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector13~1\, CtrlLcdRx|U1|DUT|Selector13~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|ptr[3]\, CtrlLcdRx|U1|DUT|ptr[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.SELECT_LINE2~1\, CtrlLcdRx|U1|DUT|state.SELECT_LINE2~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector8~0\, CtrlLcdRx|U1|DUT|Selector8~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|state.CONFIG\, CtrlLcdRx|U1|DUT|state.CONFIG, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector35~0\, CtrlLcdRx|U1|DUT|Selector35~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|lcd_rs~3\, CtrlLcdRx|U1|DUT|lcd_rs~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector39~2\, CtrlLcdRx|U1|DUT|Selector39~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[15]~0\, CtrlLcdRx|U1|DUT|cnt[15]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector39~0\, CtrlLcdRx|U1|DUT|Selector39~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector35~1\, CtrlLcdRx|U1|DUT|Selector35~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[8]~1\, CtrlLcdRx|U1|DUT|cnt[8]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector44~0\, CtrlLcdRx|U1|DUT|Selector44~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector38~1\, CtrlLcdRx|U1|DUT|Selector38~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector45~0\, CtrlLcdRx|U1|DUT|Selector45~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector38~2\, CtrlLcdRx|U1|DUT|Selector38~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector45~1\, CtrlLcdRx|U1|DUT|Selector45~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~0\, CtrlLcdRx|U1|DUT|Add1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector49~0\, CtrlLcdRx|U1|DUT|Selector49~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector49~1\, CtrlLcdRx|U1|DUT|Selector49~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[0]\, CtrlLcdRx|U1|DUT|cnt[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~2\, CtrlLcdRx|U1|DUT|Add1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector48~2\, CtrlLcdRx|U1|DUT|Selector48~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[1]\, CtrlLcdRx|U1|DUT|cnt[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~4\, CtrlLcdRx|U1|DUT|Add1~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector47~0\, CtrlLcdRx|U1|DUT|Selector47~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector47~1\, CtrlLcdRx|U1|DUT|Selector47~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector47~2\, CtrlLcdRx|U1|DUT|Selector47~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[2]\, CtrlLcdRx|U1|DUT|cnt[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~6\, CtrlLcdRx|U1|DUT|Add1~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector46~0\, CtrlLcdRx|U1|DUT|Selector46~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[3]\, CtrlLcdRx|U1|DUT|cnt[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~8\, CtrlLcdRx|U1|DUT|Add1~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector45~2\, CtrlLcdRx|U1|DUT|Selector45~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[4]\, CtrlLcdRx|U1|DUT|cnt[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~10\, CtrlLcdRx|U1|DUT|Add1~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector44~1\, CtrlLcdRx|U1|DUT|Selector44~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[5]\, CtrlLcdRx|U1|DUT|cnt[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~12\, CtrlLcdRx|U1|DUT|Add1~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector43~5\, CtrlLcdRx|U1|DUT|Selector43~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector43~4\, CtrlLcdRx|U1|DUT|Selector43~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[6]\, CtrlLcdRx|U1|DUT|cnt[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~14\, CtrlLcdRx|U1|DUT|Add1~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector42~0\, CtrlLcdRx|U1|DUT|Selector42~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector42~1\, CtrlLcdRx|U1|DUT|Selector42~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[7]\, CtrlLcdRx|U1|DUT|cnt[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~16\, CtrlLcdRx|U1|DUT|Add1~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector41~3\, CtrlLcdRx|U1|DUT|Selector41~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector41~2\, CtrlLcdRx|U1|DUT|Selector41~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[8]\, CtrlLcdRx|U1|DUT|cnt[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~18\, CtrlLcdRx|U1|DUT|Add1~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector40~0\, CtrlLcdRx|U1|DUT|Selector40~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector40~1\, CtrlLcdRx|U1|DUT|Selector40~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[9]\, CtrlLcdRx|U1|DUT|cnt[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~20\, CtrlLcdRx|U1|DUT|Add1~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector39~1\, CtrlLcdRx|U1|DUT|Selector39~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector39~3\, CtrlLcdRx|U1|DUT|Selector39~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[10]\, CtrlLcdRx|U1|DUT|cnt[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector38~3\, CtrlLcdRx|U1|DUT|Selector38~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector38~0\, CtrlLcdRx|U1|DUT|Selector38~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector38~4\, CtrlLcdRx|U1|DUT|Selector38~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~22\, CtrlLcdRx|U1|DUT|Add1~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector38~5\, CtrlLcdRx|U1|DUT|Selector38~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[11]\, CtrlLcdRx|U1|DUT|cnt[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~24\, CtrlLcdRx|U1|DUT|Add1~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector37~2\, CtrlLcdRx|U1|DUT|Selector37~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[12]\, CtrlLcdRx|U1|DUT|cnt[12], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~26\, CtrlLcdRx|U1|DUT|Add1~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector36~3\, CtrlLcdRx|U1|DUT|Selector36~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector36~2\, CtrlLcdRx|U1|DUT|Selector36~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[13]\, CtrlLcdRx|U1|DUT|cnt[13], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Equal1~0\, CtrlLcdRx|U1|DUT|Equal1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Equal1~1\, CtrlLcdRx|U1|DUT|Equal1~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~28\, CtrlLcdRx|U1|DUT|Add1~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector35~2\, CtrlLcdRx|U1|DUT|Selector35~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[14]\, CtrlLcdRx|U1|DUT|cnt[14], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~30\, CtrlLcdRx|U1|DUT|Add1~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector34~3\, CtrlLcdRx|U1|DUT|Selector34~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector34~2\, CtrlLcdRx|U1|DUT|Selector34~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[15]\, CtrlLcdRx|U1|DUT|cnt[15], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Equal1~3\, CtrlLcdRx|U1|DUT|Equal1~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Equal1~2\, CtrlLcdRx|U1|DUT|Equal1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Equal1~4\, CtrlLcdRx|U1|DUT|Equal1~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Equal1~6\, CtrlLcdRx|U1|DUT|Equal1~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~32\, CtrlLcdRx|U1|DUT|Add1~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector33~2\, CtrlLcdRx|U1|DUT|Selector33~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[16]\, CtrlLcdRx|U1|DUT|cnt[16], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~34\, CtrlLcdRx|U1|DUT|Add1~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector32~0\, CtrlLcdRx|U1|DUT|Selector32~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector32~1\, CtrlLcdRx|U1|DUT|Selector32~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector32~2\, CtrlLcdRx|U1|DUT|Selector32~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[17]\, CtrlLcdRx|U1|DUT|cnt[17], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~36\, CtrlLcdRx|U1|DUT|Add1~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~38\, CtrlLcdRx|U1|DUT|Add1~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector30~2\, CtrlLcdRx|U1|DUT|Selector30~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[19]\, CtrlLcdRx|U1|DUT|cnt[19], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Add1~40\, CtrlLcdRx|U1|DUT|Add1~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector29~2\, CtrlLcdRx|U1|DUT|Selector29~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[20]\, CtrlLcdRx|U1|DUT|cnt[20], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[8]~2\, CtrlLcdRx|U1|DUT|cnt[8]~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector31~0\, CtrlLcdRx|U1|DUT|Selector31~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|cnt[18]\, CtrlLcdRx|U1|DUT|cnt[18], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Equal1~5\, CtrlLcdRx|U1|DUT|Equal1~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~13\, CtrlLcdRx|U1|DUT|op_state~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.WAIT_HOLD_H\, CtrlLcdRx|U1|DUT|op_state.WAIT_HOLD_H, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~15\, CtrlLcdRx|U1|DUT|op_state~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.WAIT_DELAY_H\, CtrlLcdRx|U1|DUT|op_state.WAIT_DELAY_H, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~20\, CtrlLcdRx|U1|DUT|op_state~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.WAIT_SETUP_L\, CtrlLcdRx|U1|DUT|op_state.WAIT_SETUP_L, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~14\, CtrlLcdRx|U1|DUT|op_state~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.ENABLE_L\, CtrlLcdRx|U1|DUT|op_state.ENABLE_L, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~21\, CtrlLcdRx|U1|DUT|op_state~21, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.WAIT_HOLD_L\, CtrlLcdRx|U1|DUT|op_state.WAIT_HOLD_L, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~18\, CtrlLcdRx|U1|DUT|op_state~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.WAIT_DELAY_L\, CtrlLcdRx|U1|DUT|op_state.WAIT_DELAY_L, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~17\, CtrlLcdRx|U1|DUT|op_state~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.DONE\, CtrlLcdRx|U1|DUT|op_state.DONE, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~16\, CtrlLcdRx|U1|DUT|op_state~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.IDLE\, CtrlLcdRx|U1|DUT|op_state.IDLE, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector21~0\, CtrlLcdRx|U1|DUT|Selector21~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.WAIT_SETUP_H\, CtrlLcdRx|U1|DUT|op_state.WAIT_SETUP_H, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state~12\, CtrlLcdRx|U1|DUT|op_state~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|op_state.ENABLE_H\, CtrlLcdRx|U1|DUT|op_state.ENABLE_H, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|lcd_e~0\, CtrlLcdRx|U1|DUT|lcd_e~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|lcd_rs~2\, CtrlLcdRx|U1|DUT|lcd_rs~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|lcd_rs~4\, CtrlLcdRx|U1|DUT|lcd_rs~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux18~0\, CtrlLcdRx|U1|DUT|Mux18~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2~2\, CtrlLcdRx|U1|line2~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[34]~feeder\, CtrlLcdRx|U1|line2[34]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|sleep~1\, CtrlLcdRx|U0|sleep~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U0|sleep\, CtrlLcdRx|U0|sleep, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~0\, CtrlLcdRx|U1|Add0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~0\, CtrlLcdRx|U1|timer~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[0]\, CtrlLcdRx|U1|timer[0], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~2\, CtrlLcdRx|U1|Add0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~1\, CtrlLcdRx|U1|timer~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[1]\, CtrlLcdRx|U1|timer[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~4\, CtrlLcdRx|U1|Add0~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~2\, CtrlLcdRx|U1|timer~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[2]\, CtrlLcdRx|U1|timer[2], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~6\, CtrlLcdRx|U1|Add0~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~3\, CtrlLcdRx|U1|timer~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[3]\, CtrlLcdRx|U1|timer[3], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~8\, CtrlLcdRx|U1|Add0~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~4\, CtrlLcdRx|U1|timer~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[4]\, CtrlLcdRx|U1|timer[4], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~10\, CtrlLcdRx|U1|Add0~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~5\, CtrlLcdRx|U1|timer~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[5]\, CtrlLcdRx|U1|timer[5], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~12\, CtrlLcdRx|U1|Add0~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[6]\, CtrlLcdRx|U1|timer[6], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~14\, CtrlLcdRx|U1|Add0~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~6\, CtrlLcdRx|U1|timer~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[7]\, CtrlLcdRx|U1|timer[7], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~16\, CtrlLcdRx|U1|Add0~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~7\, CtrlLcdRx|U1|timer~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[8]\, CtrlLcdRx|U1|timer[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~18\, CtrlLcdRx|U1|Add0~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~8\, CtrlLcdRx|U1|timer~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[9]\, CtrlLcdRx|U1|timer[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~20\, CtrlLcdRx|U1|Add0~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~9\, CtrlLcdRx|U1|timer~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[10]\, CtrlLcdRx|U1|timer[10], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~22\, CtrlLcdRx|U1|Add0~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[11]\, CtrlLcdRx|U1|timer[11], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~24\, CtrlLcdRx|U1|Add0~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[12]\, CtrlLcdRx|U1|timer[12], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~26\, CtrlLcdRx|U1|Add0~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[13]\, CtrlLcdRx|U1|timer[13], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~28\, CtrlLcdRx|U1|Add0~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[14]\, CtrlLcdRx|U1|timer[14], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~30\, CtrlLcdRx|U1|Add0~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~10\, CtrlLcdRx|U1|timer~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[15]\, CtrlLcdRx|U1|timer[15], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~32\, CtrlLcdRx|U1|Add0~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[16]\, CtrlLcdRx|U1|timer[16], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~34\, CtrlLcdRx|U1|Add0~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~11\, CtrlLcdRx|U1|timer~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[17]\, CtrlLcdRx|U1|timer[17], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~36\, CtrlLcdRx|U1|Add0~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[18]\, CtrlLcdRx|U1|timer[18], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~38\, CtrlLcdRx|U1|Add0~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[19]\, CtrlLcdRx|U1|timer[19], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~40\, CtrlLcdRx|U1|Add0~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[20]\, CtrlLcdRx|U1|timer[20], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~42\, CtrlLcdRx|U1|Add0~42, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[21]\, CtrlLcdRx|U1|timer[21], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~44\, CtrlLcdRx|U1|Add0~44, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[22]\, CtrlLcdRx|U1|timer[22], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~46\, CtrlLcdRx|U1|Add0~46, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~12\, CtrlLcdRx|U1|timer~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[23]\, CtrlLcdRx|U1|timer[23], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~6\, CtrlLcdRx|U1|Equal0~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~48\, CtrlLcdRx|U1|Add0~48, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[24]\, CtrlLcdRx|U1|timer[24], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~50\, CtrlLcdRx|U1|Add0~50, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~13\, CtrlLcdRx|U1|timer~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[25]\, CtrlLcdRx|U1|timer[25], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Add0~52\, CtrlLcdRx|U1|Add0~52, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer~14\, CtrlLcdRx|U1|timer~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|timer[26]\, CtrlLcdRx|U1|timer[26], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~7\, CtrlLcdRx|U1|Equal0~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~0\, CtrlLcdRx|U1|Equal0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~3\, CtrlLcdRx|U1|Equal0~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~2\, CtrlLcdRx|U1|Equal0~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~1\, CtrlLcdRx|U1|Equal0~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~4\, CtrlLcdRx|U1|Equal0~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~5\, CtrlLcdRx|U1|Equal0~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|Equal0~8\, CtrlLcdRx|U1|Equal0~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[34]\, CtrlLcdRx|U1|line2[34], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[33]~3\, CtrlLcdRx|U1|line2[33]~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[32]\, CtrlLcdRx|U1|line2[32], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[28]~feeder\, CtrlLcdRx|U1|line2[28]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[28]\, CtrlLcdRx|U1|line2[28], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~6\, CtrlLcdRx|U1|DUT|Mux26~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~7\, CtrlLcdRx|U1|DUT|Mux26~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2~2_wirecell\, CtrlLcdRx|U1|line2~2_wirecell, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[27]\, CtrlLcdRx|U1|line2[27], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2~0\, CtrlLcdRx|U1|line2~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[24]\, CtrlLcdRx|U1|line2[24], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~12\, CtrlLcdRx|U1|DUT|Mux26~12, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[32]~1\, CtrlLcdRx|U1|line2[32]~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[25]~feeder\, CtrlLcdRx|U1|line2[25]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[25]\, CtrlLcdRx|U1|line2[25], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[89]~feeder\, CtrlLcdRx|U1|line2[89]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[89]\, CtrlLcdRx|U1|line2[89], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~11\, CtrlLcdRx|U1|DUT|Mux26~11, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~13\, CtrlLcdRx|U1|DUT|Mux26~13, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[8]\, CtrlLcdRx|U1|line2[8], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~9\, CtrlLcdRx|U1|DUT|Mux26~9, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~8\, CtrlLcdRx|U1|DUT|Mux26~8, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~10\, CtrlLcdRx|U1|DUT|Mux26~10, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~14\, CtrlLcdRx|U1|DUT|Mux26~14, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~6\, CtrlLcdRx|U1|DUT|Selector20~6, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[51]~5\, CtrlLcdRx|U1|line2[51]~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[51]\, CtrlLcdRx|U1|line2[51], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~2\, CtrlLcdRx|U1|DUT|Selector20~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~1\, CtrlLcdRx|U1|DUT|Selector20~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~3\, CtrlLcdRx|U1|DUT|Selector20~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~4\, CtrlLcdRx|U1|DUT|Mux26~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~5\, CtrlLcdRx|U1|DUT|Mux26~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~4\, CtrlLcdRx|U1|DUT|Selector20~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux14~0\, CtrlLcdRx|U1|DUT|Mux14~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~0\, CtrlLcdRx|U1|DUT|Selector20~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|WideOr8~0\, CtrlLcdRx|U1|DUT|WideOr8~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~5\, CtrlLcdRx|U1|DUT|Selector20~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|WideOr9~0\, CtrlLcdRx|U1|DUT|WideOr9~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector20~7\, CtrlLcdRx|U1|DUT|Selector20~7, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux17~0\, CtrlLcdRx|U1|DUT|Mux17~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux13~0\, CtrlLcdRx|U1|DUT|Mux13~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector19~1\, CtrlLcdRx|U1|DUT|Selector19~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~21\, CtrlLcdRx|U1|DUT|Mux26~21, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[81]\, CtrlLcdRx|U1|line2[81], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~15\, CtrlLcdRx|U1|DUT|Mux26~15, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~16\, CtrlLcdRx|U1|DUT|Mux26~16, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2~4\, CtrlLcdRx|U1|line2~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[9]\, CtrlLcdRx|U1|line2[9], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~19\, CtrlLcdRx|U1|DUT|Mux26~19, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~20\, CtrlLcdRx|U1|DUT|Mux26~20, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~17\, CtrlLcdRx|U1|DUT|Mux26~17, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~18\, CtrlLcdRx|U1|DUT|Mux26~18, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux25~0\, CtrlLcdRx|U1|DUT|Mux25~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux25~1\, CtrlLcdRx|U1|DUT|Mux25~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2~0_wirecell\, CtrlLcdRx|U1|line2~0_wirecell, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[29]\, CtrlLcdRx|U1|line2[29], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~22\, CtrlLcdRx|U1|DUT|Mux26~22, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~23\, CtrlLcdRx|U1|DUT|Mux26~23, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~25\, CtrlLcdRx|U1|DUT|Mux26~25, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[53]~feeder\, CtrlLcdRx|U1|line2[53]~feeder, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|line2[53]\, CtrlLcdRx|U1|line2[53], VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~24\, CtrlLcdRx|U1|DUT|Mux26~24, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux21~0\, CtrlLcdRx|U1|DUT|Mux21~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~26\, CtrlLcdRx|U1|DUT|Mux26~26, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~27\, CtrlLcdRx|U1|DUT|Mux26~27, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux21~1\, CtrlLcdRx|U1|DUT|Mux21~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector19~0\, CtrlLcdRx|U1|DUT|Selector19~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector19~2\, CtrlLcdRx|U1|DUT|Selector19~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector19~4\, CtrlLcdRx|U1|DUT|Selector19~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector19~3\, CtrlLcdRx|U1|DUT|Selector19~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector19~5\, CtrlLcdRx|U1|DUT|Selector19~5, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux16~0\, CtrlLcdRx|U1|DUT|Mux16~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~30\, CtrlLcdRx|U1|DUT|Mux26~30, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux24~0\, CtrlLcdRx|U1|DUT|Mux24~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~28\, CtrlLcdRx|U1|DUT|Mux26~28, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~39\, CtrlLcdRx|U1|DUT|Mux26~39, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~31\, CtrlLcdRx|U1|DUT|Mux26~31, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~40\, CtrlLcdRx|U1|DUT|Mux26~40, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux24~1\, CtrlLcdRx|U1|DUT|Mux24~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector18~0\, CtrlLcdRx|U1|DUT|Selector18~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~29\, CtrlLcdRx|U1|DUT|Mux26~29, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector18~1\, CtrlLcdRx|U1|DUT|Selector18~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector18~2\, CtrlLcdRx|U1|DUT|Selector18~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux20~0\, CtrlLcdRx|U1|DUT|Mux20~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux20~1\, CtrlLcdRx|U1|DUT|Mux20~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux20~2\, CtrlLcdRx|U1|DUT|Mux20~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux20~3\, CtrlLcdRx|U1|DUT|Mux20~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector18~3\, CtrlLcdRx|U1|DUT|Selector18~3, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector18~4\, CtrlLcdRx|U1|DUT|Selector18~4, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux15~0\, CtrlLcdRx|U1|DUT|Mux15~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~34\, CtrlLcdRx|U1|DUT|Mux26~34, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~35\, CtrlLcdRx|U1|DUT|Mux26~35, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~36\, CtrlLcdRx|U1|DUT|Mux26~36, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux23~0\, CtrlLcdRx|U1|DUT|Mux23~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~37\, CtrlLcdRx|U1|DUT|Mux26~37, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~38\, CtrlLcdRx|U1|DUT|Mux26~38, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~32\, CtrlLcdRx|U1|DUT|Mux26~32, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux26~33\, CtrlLcdRx|U1|DUT|Mux26~33, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Mux23~1\, CtrlLcdRx|U1|DUT|Mux23~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector17~0\, CtrlLcdRx|U1|DUT|Selector17~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector17~1\, CtrlLcdRx|U1|DUT|Selector17~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlLcdRx|U1|DUT|Selector17~2\, CtrlLcdRx|U1|DUT|Selector17~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector2~0\, CtrlSpiTx|SPI|Selector2~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector2~1\, CtrlSpiTx|SPI|Selector2~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector2~2\, CtrlSpiTx|SPI|Selector2~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|SPI_SCK\, CtrlSpiTx|SPI|SPI_SCK, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector27~0\, CtrlSpiTx|Ctrl|Selector27~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|Selector27~1\, CtrlSpiTx|Ctrl|Selector27~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|Ctrl|MOSI[1]\, CtrlSpiTx|Ctrl|MOSI[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector20~2\, CtrlSpiTx|SPI|Selector20~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|sreg[1]~0\, CtrlSpiTx|SPI|sreg[1]~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|sreg[1]\, CtrlSpiTx|SPI|sreg[1], VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector1~0\, CtrlSpiTx|SPI|Selector1~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector1~1\, CtrlSpiTx|SPI|Selector1~1, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector1~2\, CtrlSpiTx|SPI|Selector1~2, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|SPI_MOSI\, CtrlSpiTx|SPI|SPI_MOSI, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|Selector0~0\, CtrlSpiTx|SPI|Selector0~0, VHDL_Oscilloscope, 1
instance = comp, \CtrlSpiTx|SPI|SPI_SS_N\, CtrlSpiTx|SPI|SPI_SS_N, VHDL_Oscilloscope, 1
