{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558000915991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558000915991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 14:31:55 2019 " "Processing started: Thu May 16 14:31:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558000915991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558000915991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC -c PC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC -c PC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558000915991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558000916476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558000949475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.bdf 1 1 " "Found 1 design units, including 1 entities, in source file se.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 se " "Found entity 1: se" {  } { { "se.bdf" "" { Schematic "C:/altera_lite/15.1/PC/se.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558000949475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC " "Elaborating entity \"PC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558000949647 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[31..0\] PC " "Bus \"pc4\[31..0\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 512 832 1080 528 "pc4\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[31..0\] PC " "Bus \"pc4\[31..0\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 896 944 1128 912 "pc4\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[31\] PC " "Bus \"pc4\[31\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[30\] PC " "Bus \"pc4\[30\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[29\] PC " "Bus \"pc4\[29\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[28\] PC " "Bus \"pc4\[28\]\" found using same base name as \"PC\", which might lead to a name conflict." {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "PC " "Converted elements in bus name \"PC\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "PC\[31..0\] PC31..0 " "Converted element name(s) from \"PC\[31..0\]\" to \"PC31..0\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 328 1032 1208 344 "PC\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949662 ""}  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 328 1032 1208 344 "PC\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pc4 " "Converted elements in bus name \"pc4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[31..0\] pc431..0 " "Converted element name(s) from \"pc4\[31..0\]\" to \"pc431..0\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 512 832 1080 528 "pc4\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[31..0\] pc431..0 " "Converted element name(s) from \"pc4\[31..0\]\" to \"pc431..0\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 896 944 1128 912 "pc4\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[31\] pc431 " "Converted element name(s) from \"pc4\[31\]\" to \"pc431\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[30\] pc430 " "Converted element name(s) from \"pc4\[30\]\" to \"pc430\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[29\] pc429 " "Converted element name(s) from \"pc4\[29\]\" to \"pc429\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949662 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[28\] pc428 " "Converted element name(s) from \"pc4\[28\]\" to \"pc428\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949662 ""}  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 512 832 1080 528 "pc4\[31..0\]" "" } { 896 944 1128 912 "pc4\[31..0\]" "" } { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } { 1128 -1752 -10 1152 "pc4\[31\],pc4\[30\],pc4\[29\],pc4\[28\],ja\[25\],ja\[24\],ja\[23\],ja\[22\],ja\[21\],ja\[20\],ja\[19\],ja\[18\],ja\[17\],ja\[16\],ja\[15\],ja\[14\],ja\[13\],ja\[12\],ja\[11\],ja\[10\],ja\[9\],ja\[8\],ja\[7\],ja\[6\],ja\[5\],ja\[4\],ja\[3\],ja\[2\],ja\[1\],ja\[0\],gnd,gnd" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1558000949662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register32.bdf 1 1 " "Using design file register32.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "register32.bdf" "" { Schematic "C:/altera_lite/15.1/PC/register32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949694 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558000949694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32 Register32:inst " "Elaborating entity \"Register32\" for hierarchy \"Register32:inst\"" {  } { { "PC.bdf" "inst" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 128 600 808 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register8.bdf 1 1 " "Using design file register8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "register8.bdf" "" { Schematic "C:/altera_lite/15.1/PC/register8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558000949709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register32:inst\|Register8:inst " "Elaborating entity \"Register8\" for hierarchy \"Register32:inst\|Register8:inst\"" {  } { { "register32.bdf" "inst" { Schematic "C:/altera_lite/15.1/PC/register32.bdf" { { 200 856 1040 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst12 " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst12\"" {  } { { "PC.bdf" "inst12" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1152 1344 1456 1248 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst12 " "Elaborated megafunction instantiation \"LPM_MUX:inst12\"" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1152 1344 1456 1248 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst12 " "Instantiated megafunction \"LPM_MUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949803 ""}  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 1152 1344 1456 1248 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558000949803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/altera_lite/15.1/PC/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558000949866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_glc LPM_MUX:inst12\|mux_glc:auto_generated " "Elaborating entity \"mux_glc\" for hierarchy \"LPM_MUX:inst12\|mux_glc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder32.bdf 1 1 " "Using design file adder32.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "adder32.bdf" "" { Schematic "C:/altera_lite/15.1/PC/adder32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558000949897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Adder32:inst5 " "Elaborating entity \"Adder32\" for hierarchy \"Adder32:inst5\"" {  } { { "PC.bdf" "inst5" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 496 624 832 592 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949897 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Cout " "Pin \"Cout\" is missing source" {  } { { "adder32.bdf" "" { Schematic "C:/altera_lite/15.1/PC/adder32.bdf" { { 1200 1568 1744 1216 "Cout" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1558000949897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder4.bdf 1 1 " "Using design file adder4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "adder4.bdf" "" { Schematic "C:/altera_lite/15.1/PC/adder4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558000949912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Adder32:inst5\|Adder4:inst " "Elaborating entity \"Adder4\" for hierarchy \"Adder32:inst5\|Adder4:inst\"" {  } { { "adder32.bdf" "inst" { Schematic "C:/altera_lite/15.1/PC/adder32.bdf" { { 120 880 1064 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949912 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.bdf 1 1 " "Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.bdf" "" { Schematic "C:/altera_lite/15.1/PC/fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949944 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558000949944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Adder32:inst5\|Adder4:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"Adder32:inst5\|Adder4:inst\|FA:inst3\"" {  } { { "adder4.bdf" "inst3" { Schematic "C:/altera_lite/15.1/PC/adder4.bdf" { { 416 840 960 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl.bdf 1 1 " "Using design file sl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SL " "Found entity 1: SL" {  } { { "sl.bdf" "" { Schematic "C:/altera_lite/15.1/PC/sl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000949975 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558000949975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL SL:inst7 " "Elaborating entity \"SL\" for hierarchy \"SL:inst7\"" {  } { { "PC.bdf" "inst7" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 864 632 864 960 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX SL:inst7\|LPM_MUX:inst31 " "Elaborating entity \"LPM_MUX\" for hierarchy \"SL:inst7\|LPM_MUX:inst31\"" {  } { { "sl.bdf" "inst31" { Schematic "C:/altera_lite/15.1/PC/sl.bdf" { { 1224 2136 2248 1320 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SL:inst7\|LPM_MUX:inst31 " "Elaborated megafunction instantiation \"SL:inst7\|LPM_MUX:inst31\"" {  } { { "sl.bdf" "" { Schematic "C:/altera_lite/15.1/PC/sl.bdf" { { 1224 2136 2248 1320 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000949991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SL:inst7\|LPM_MUX:inst31 " "Instantiated megafunction \"SL:inst7\|LPM_MUX:inst31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558000949991 ""}  } { { "sl.bdf" "" { Schematic "C:/altera_lite/15.1/PC/sl.bdf" { { 1224 2136 2248 1320 "inst31" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558000949991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "C:/altera_lite/15.1/PC/db/mux_4nc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000950069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558000950069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc SL:inst7\|LPM_MUX:inst31\|mux_4nc:auto_generated " "Elaborating entity \"mux_4nc\" for hierarchy \"SL:inst7\|LPM_MUX:inst31\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000950069 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sl1.bdf 1 1 " "Using design file sl1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SL1 " "Found entity 1: SL1" {  } { { "sl1.bdf" "" { Schematic "C:/altera_lite/15.1/PC/sl1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558000950101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1558000950101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SL1 SL:inst7\|SL1:inst " "Elaborating entity \"SL1\" for hierarchy \"SL:inst7\|SL1:inst\"" {  } { { "sl.bdf" "inst" { Schematic "C:/altera_lite/15.1/PC/sl.bdf" { { 96 448 656 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000950101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se se:inst6 " "Elaborating entity \"se\" for hierarchy \"se:inst6\"" {  } { { "PC.bdf" "inst6" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 688 632 840 784 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000950116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC1 GND " "Pin \"PC1\" is stuck at GND" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 328 1032 1208 344 "PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558000951334 "|PC|PC1"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC0 GND " "Pin \"PC0\" is stuck at GND" {  } { { "PC.bdf" "" { Schematic "C:/altera_lite/15.1/PC/PC.bdf" { { 328 1032 1208 344 "PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558000951334 "|PC|PC0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558000951334 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558000951412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558000952131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558000952131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558000952240 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558000952240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558000952240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558000952240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "881 " "Peak virtual memory: 881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558000952287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 14:32:32 2019 " "Processing ended: Thu May 16 14:32:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558000952287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558000952287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558000952287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558000952287 ""}
