{"Richard E. Merwin": [0, ["Estimating software development schedules and costs", ["Richard E. Merwin"], "https://doi.org/10.1145/800153.804921", "dac", 1972], ["Microprogramming as a pedagogical tool in teaching computer science", ["Richard E. Merwin"], "https://doi.org/10.1145/800153.804957", "dac", 1972]], "Kaiman Lee": [1.2656980743486201e-05, ["A mental health project programmed and designed with the aid of interactive computer graphics", ["Kaiman Lee", "Robert Correira", "Owen F. Hackett Jr."], "https://doi.org/10.1145/800153.804922", "dac", 1972]], "Robert Correira": [0, ["A mental health project programmed and designed with the aid of interactive computer graphics", ["Kaiman Lee", "Robert Correira", "Owen F. Hackett Jr."], "https://doi.org/10.1145/800153.804922", "dac", 1972]], "Owen F. Hackett Jr.": [0, ["A mental health project programmed and designed with the aid of interactive computer graphics", ["Kaiman Lee", "Robert Correira", "Owen F. Hackett Jr."], "https://doi.org/10.1145/800153.804922", "dac", 1972]], "David J. Albert": [0, ["Concept communications with design automation systems", ["David J. Albert"], "https://doi.org/10.1145/800153.804923", "dac", 1972]], "M. Kliman": [0, ["\"Computer generated artwork - the aide system\"", ["M. Kliman"], "https://doi.org/10.1145/800153.804924", "dac", 1972]], "Ron Rohrer": [0, ["A tourguide to the AEDCAP Roadmap", ["Ron Rohrer"], "https://doi.org/10.1145/800153.804925", "dac", 1972]], "Anthony V. Banes": [0, ["\"Error free MOS/LSI design system\"", ["Anthony V. Banes"], "https://doi.org/10.1145/800153.804926", "dac", 1972]], "Fontaine Richardson": [0, ["\"An interactive, graphical system for the design of photomasks\"", ["Fontaine Richardson"], "https://doi.org/10.1145/800153.804927", "dac", 1972]], "S. H. Zelinger": [0, ["On-line interactive graphics the designer's dream or the production manager's nightmare", ["S. H. Zelinger"], "https://doi.org/10.1145/800153.804928", "dac", 1972]], "Donald M. Schuler": [0, ["Clustering and linear placement", ["Donald M. Schuler", "Ernst G. Ulrich"], "https://doi.org/10.1145/800153.804929", "dac", 1972]], "Ernst G. Ulrich": [0, ["Clustering and linear placement", ["Donald M. Schuler", "Ernst G. Ulrich"], "https://doi.org/10.1145/800153.804929", "dac", 1972], ["Fault-test analysis techniques based on logic simulation", ["Ernst G. Ulrich", "Thomas E. Baker", "L. R. Williams"], "https://doi.org/10.1145/800153.804936", "dac", 1972]], "Daniel G. Schweikert": [0, ["A proper model for the partitioning of electrical circuits", ["Daniel G. Schweikert", "Brian W. Kernighan"], "https://doi.org/10.1145/800153.804930", "dac", 1972]], "Brian W. Kernighan": [0, ["A proper model for the partitioning of electrical circuits", ["Daniel G. Schweikert", "Brian W. Kernighan"], "https://doi.org/10.1145/800153.804930", "dac", 1972]], "Lee Mah": [0, ["Techniques of gate assignment", ["Lee Mah", "Leon Steinberg"], "https://doi.org/10.1145/800153.804931", "dac", 1972], ["Topologic class routing for printed circuit boards", ["Lee Mah", "Leon Steinberg"], "https://doi.org/10.1145/800153.804933", "dac", 1972]], "Leon Steinberg": [0, ["Techniques of gate assignment", ["Lee Mah", "Leon Steinberg"], "https://doi.org/10.1145/800153.804931", "dac", 1972], ["Topologic class routing for printed circuit boards", ["Lee Mah", "Leon Steinberg"], "https://doi.org/10.1145/800153.804933", "dac", 1972]], "Norman L. Koren": [0, ["Pin assignment in automated printed circuit board design", ["Norman L. Koren"], "https://doi.org/10.1145/800153.804932", "dac", 1972]], "Roland L. Mattison": [0, ["A high quality, low cost router for MOS/LSI", ["Roland L. Mattison"], "https://doi.org/10.1145/800153.804934", "dac", 1972]], "Robert M. McClure": [0, ["Fault simulation of digital logic utilizing a small host machine", ["Robert M. McClure"], "https://doi.org/10.1145/800153.804935", "dac", 1972]], "Thomas E. Baker": [0, ["Fault-test analysis techniques based on logic simulation", ["Ernst G. Ulrich", "Thomas E. Baker", "L. R. Williams"], "https://doi.org/10.1145/800153.804936", "dac", 1972]], "L. R. Williams": [0, ["Fault-test analysis techniques based on logic simulation", ["Ernst G. Ulrich", "Thomas E. Baker", "L. R. Williams"], "https://doi.org/10.1145/800153.804936", "dac", 1972]], "Stephen A. Szygenda": [0, ["TEGAS2 - anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic", ["Stephen A. Szygenda"], "https://doi.org/10.1145/800153.804937", "dac", 1972]], "Herbert Y. Chang": [2.885723170836796e-11, ["Logic simulation and fault analysis of a self-checking switching processor", ["Herbert Y. Chang", "Robert C. Dorr", "R. A. Elliott"], "https://doi.org/10.1145/800153.804938", "dac", 1972]], "Robert C. Dorr": [0, ["Logic simulation and fault analysis of a self-checking switching processor", ["Herbert Y. Chang", "Robert C. Dorr", "R. A. Elliott"], "https://doi.org/10.1145/800153.804938", "dac", 1972]], "R. A. Elliott": [0, ["Logic simulation and fault analysis of a self-checking switching processor", ["Herbert Y. Chang", "Robert C. Dorr", "R. A. Elliott"], "https://doi.org/10.1145/800153.804938", "dac", 1972]], "John M. Robison": [0, ["Applications of logic simulation in design automation at Texas Instruments", ["John M. Robison"], "https://doi.org/10.1145/800153.804939", "dac", 1972]], "David W. Hightower": [0, ["A method for rapid testing of beam crossover circuits", ["David W. Hightower", "B. A. Unger"], "https://doi.org/10.1145/800153.804940", "dac", 1972]], "B. A. Unger": [0, ["A method for rapid testing of beam crossover circuits", ["David W. Hightower", "B. A. Unger"], "https://doi.org/10.1145/800153.804940", "dac", 1972]], "Daniel W. Lewis": [0, ["Hazard detection by a quinary simulation of logic devices with bounded propagation delays", ["Daniel W. Lewis"], "https://doi.org/10.1145/800153.804941", "dac", 1972]], "Melvin R. Corley": [0, ["The graphically accessed interactive design of industrial pipe systems", ["Melvin R. Corley", "John J. Allan III"], "https://doi.org/10.1145/800153.804942", "dac", 1972]], "John J. Allan III": [0, ["The graphically accessed interactive design of industrial pipe systems", ["Melvin R. Corley", "John J. Allan III"], "https://doi.org/10.1145/800153.804942", "dac", 1972], ["Design optimization by adaptive control", ["Eldon J. Reynolds", "John J. Allan III"], "https://doi.org/10.1145/800153.804969", "dac", 1972]], "Alexander C. Landsburg": [0, ["The value of digital printer plotting in ship design", ["Alexander C. Landsburg"], "https://doi.org/10.1145/800153.804943", "dac", 1972]], "Allen Bernholtz": [0, ["Spatial allocation in design and planning", ["Allen Bernholtz", "Steve Fosburg"], "https://doi.org/10.1145/800153.804944", "dac", 1972]], "Steve Fosburg": [0, ["Spatial allocation in design and planning", ["Allen Bernholtz", "Steve Fosburg"], "https://doi.org/10.1145/800153.804944", "dac", 1972]], "Joseph I. Greenberg": [0, ["SYNARC: A computer - aided model for architectural design", ["Joseph I. Greenberg", "San Luis Obispo", "Steven A. Siskind"], "https://doi.org/10.1145/800153.804945", "dac", 1972]], "San Luis Obispo": [0, ["SYNARC: A computer - aided model for architectural design", ["Joseph I. Greenberg", "San Luis Obispo", "Steven A. Siskind"], "https://doi.org/10.1145/800153.804945", "dac", 1972]], "Steven A. Siskind": [0, ["SYNARC: A computer - aided model for architectural design", ["Joseph I. Greenberg", "San Luis Obispo", "Steven A. Siskind"], "https://doi.org/10.1145/800153.804945", "dac", 1972]], "Donald P. Grant": [0, ["Combining proximity criteria with nature-of-the-spot criteria in architectural and urban design space planning problems using a computer-aided space allocation technique: A proposed technique and an example of its application", ["Donald P. Grant"], "https://doi.org/10.1145/800153.804946", "dac", 1972]], "Christos I. Yessios": [0, ["Modeling the site planning of homogeneous uses", ["Christos I. Yessios"], "https://doi.org/10.1145/800153.804947", "dac", 1972]], "Elliott E. Dudnik": [0, ["Optimization of planning and architectural decisions under conditions of uncertain demand", ["Elliott E. Dudnik"], "https://doi.org/10.1145/800153.804948", "dac", 1972]], "R. Dunning Roberts": [0, ["A heathkit approach for computer-aided comparison of building alternatives", ["R. Dunning Roberts"], "https://doi.org/10.1145/800153.804949", "dac", 1972]], "Sami Al Banna": [0, ["An interactive computer graphics space allocation system", ["Sami Al Banna", "William R. Spillers"], "https://doi.org/10.1145/800153.804950", "dac", 1972]], "William R. Spillers": [0, ["An interactive computer graphics space allocation system", ["Sami Al Banna", "William R. Spillers"], "https://doi.org/10.1145/800153.804950", "dac", 1972]], "Robert Simpson Frew": [0, ["\"Building polyonimoes; an approach to the space layout problem\"", ["Robert Simpson Frew", "Peter H. Roe"], "https://doi.org/10.1145/800153.804951", "dac", 1972]], "Peter H. Roe": [0, ["\"Building polyonimoes; an approach to the space layout problem\"", ["Robert Simpson Frew", "Peter H. Roe"], "https://doi.org/10.1145/800153.804951", "dac", 1972]], "Isao Oishi": [0, ["Problem areas and the combination of wall-units to satisfy room relation specification between rooms", ["Isao Oishi"], "https://doi.org/10.1145/800153.804952", "dac", 1972]], "G. Sanderson": [0, ["A logic and signal flow diagram subsystem", ["G. Sanderson", "A. Milici"], "https://doi.org/10.1145/800153.804953", "dac", 1972]], "A. Milici": [0, ["A logic and signal flow diagram subsystem", ["G. Sanderson", "A. Milici"], "https://doi.org/10.1145/800153.804953", "dac", 1972]], "Frank W. Bliss": [0, ["Computer aided logic design", ["Frank W. Bliss"], "https://doi.org/10.1145/800153.804954", "dac", 1972]], "Jerry G. Harvey": [0, ["Automated board layout", ["Jerry G. Harvey"], "https://doi.org/10.1145/800153.804955", "dac", 1972]], "C. V. Ramamoorthy": [0, ["A survey of current microprogrammed computers", ["C. V. Ramamoorthy"], "https://doi.org/10.1145/800153.804956", "dac", 1972]], "Robert F. Rosin": [0, ["The role of microprogramming in the computer science curriculum", ["Robert F. Rosin", "Gideon Frieder"], "https://doi.org/10.1145/800153.804958", "dac", 1972]], "Gideon Frieder": [0, ["The role of microprogramming in the computer science curriculum", ["Robert F. Rosin", "Gideon Frieder"], "https://doi.org/10.1145/800153.804958", "dac", 1972]], "J. Michael Galey": [0, ["\"Microprogramming - uses and tradeoffs\"", ["J. Michael Galey"], "https://doi.org/10.1145/800153.804959", "dac", 1972]], "Janice R. Lourie": [0, ["Interactive knitted textile design: A computer tool for designers and manufacturers", ["Janice R. Lourie", "Nitta P. Dooner"], "https://doi.org/10.1145/800153.804960", "dac", 1972]], "Nitta P. Dooner": [0, ["Interactive knitted textile design: A computer tool for designers and manufacturers", ["Janice R. Lourie", "Nitta P. Dooner"], "https://doi.org/10.1145/800153.804960", "dac", 1972]], "M. D. Mancusi": [0, ["Interactive graphics for schematic editing, a working tool", ["M. D. Mancusi", "J. Christian Wild"], "https://doi.org/10.1145/800153.804961", "dac", 1972]], "J. Christian Wild": [0, ["Interactive graphics for schematic editing, a working tool", ["M. D. Mancusi", "J. Christian Wild"], "https://doi.org/10.1145/800153.804961", "dac", 1972]], "Lawrence O. Sinkey": [0, ["The Interactive Computer Graphics System for Machined Part Design and NC Tape Generation", ["Lawrence O. Sinkey", "Jeffrey Z. Gingerich"], "https://doi.org/10.1145/800153.804962", "dac", 1972]], "Jeffrey Z. Gingerich": [0, ["The Interactive Computer Graphics System for Machined Part Design and NC Tape Generation", ["Lawrence O. Sinkey", "Jeffrey Z. Gingerich"], "https://doi.org/10.1145/800153.804962", "dac", 1972]], "Charles W. Rosenthal": [0, ["Increasing capabilities in interactive computer graphics terminals", ["Charles W. Rosenthal"], "https://doi.org/10.1145/800153.804963", "dac", 1972]], "Larry Jack French": [0, ["Picture generation for Interactive Graphics", ["Larry Jack French"], "https://doi.org/10.1145/800153.804964", "dac", 1972]], "Douglas C. Schmidt": [0, ["Gate for gate modular replacement of combinational switching networks", ["Douglas C. Schmidt"], "https://doi.org/10.1145/800153.804965", "dac", 1972]], "Keki B. Irani": [0, ["Optimal design of central processor data paths", ["Keki B. Irani", "George A. McClain"], "https://doi.org/10.1145/800153.804966", "dac", 1972]], "George A. McClain": [0, ["Optimal design of central processor data paths", ["Keki B. Irani", "George A. McClain"], "https://doi.org/10.1145/800153.804966", "dac", 1972]], "Edward K. Bowdon Sr.": [0, ["Design automation in network computers", ["Edward K. Bowdon Sr."], "https://doi.org/10.1145/800153.804967", "dac", 1972]], "K. Mani Chandy": [0, ["Design automation and queueing networks: An interactive system for the evaluation of computer queueing models", ["K. Mani Chandy", "Tom W. Keller", "James C. Browne"], "https://doi.org/10.1145/800153.804968", "dac", 1972]], "Tom W. Keller": [0, ["Design automation and queueing networks: An interactive system for the evaluation of computer queueing models", ["K. Mani Chandy", "Tom W. Keller", "James C. Browne"], "https://doi.org/10.1145/800153.804968", "dac", 1972]], "James C. Browne": [0, ["Design automation and queueing networks: An interactive system for the evaluation of computer queueing models", ["K. Mani Chandy", "Tom W. Keller", "James C. Browne"], "https://doi.org/10.1145/800153.804968", "dac", 1972]], "Eldon J. Reynolds": [0, ["Design optimization by adaptive control", ["Eldon J. Reynolds", "John J. Allan III"], "https://doi.org/10.1145/800153.804969", "dac", 1972]]}