NDSummary.OnToolTipsLoaded("File:mvau_stream/mvu_pe/mvu_pe.sv",{136:"<div class=\"NDToolTip TTestbench LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",138:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">SIMD Output</div></div>",139:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Unregistered output from the adders</div></div>",140:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Copy of input in_act for easy partitioning of input activation</div></div>",141:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Packed input activation array, makes for easy access</div></div>",142:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Packed input weight array registered</div></div>",143:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Registered version of do_mvau_stream</div></div>",144:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Registered version of sf_clr</div></div>",146:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Registering input weights stream</div></div>",147:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Registering the do_mvau_stream signal</div></div>",148:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Registering the sf_clr signal</div></div>"});