#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct  6 23:27:44 2022
# Process ID: 15804
# Current directory: C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4372 C:\Users\Marco\Desktop\SEP\SEP2022-02-Colaborativo\project_zybo blt uart\project_zybo blt uart.xpr
# Log file: C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/vivado.log
# Journal file: C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} CONFIG.PCW_I2C_RESET_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {hdmi_in_ddc ( HDMI In ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_iic_0/IIC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_iic_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_iic_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files {{C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}}] -top
generate_target all [get_files  {{C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_timer_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_iic_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_rst_ps7_0_50M_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_timer_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_axi_iic_0_0_synth_1 -jobs 2
wait_on_run design_1_rst_ps7_0_50M_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_axi_timer_0_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_axi_uartlite_0_0_synth_1
wait_on_run design_1_axi_iic_0_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.ip_user_files} -ipstatic_source_dir {C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.cache/compile_simlib/modelsim} {questa=C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.cache/compile_simlib/questa} {riviera=C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.cache/compile_simlib/riviera} {activehdl=C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_intf_ports uart_rtl]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/tx]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_mm2s_burst_size {128} CONFIG.c_s2mm_burst_size {128}] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_MM2S]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {4 1203 -43} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {1024}] [get_bd_cells axis_data_fifo_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins xlconcat_0/In3] [get_bd_pins axi_dma_0/s2mm_introut]
set_property name IIC [get_bd_intf_ports hdmi_in_ddc]
validate_bd_design
make_wrapper -files [get_files {{C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}}] -top
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/project_zybo blt uart.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file {C:/Users/Marco/Desktop/SEP/SEP2022-02-Colaborativo/project_zybo blt uart/design_4_wrapper.xsa}
