git clone --depth 1 --no-tags https://github.com/varun-rajesh/32BitComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397381606
git clone --depth 1 --no-tags https://github.com/matlalijr/EEE3096S-Pracs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397417805
git clone --depth 1 --no-tags https://github.com/imhcyx/WidthAdapter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396737587
git clone --depth 1 --no-tags https://github.com/EUREG/AxLEAP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403081861
git clone --depth 1 --no-tags https://github.com/Norab99/MIPS-21bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403139192
git clone --depth 1 --no-tags https://github.com/c6209c6209/Stack_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405594330
git clone --depth 1 --no-tags https://github.com/elp180002/steely-dan-4341.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405748815
git clone --depth 1 --no-tags https://github.com/Charlmzz/ALU_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406055070
git clone --depth 1 --no-tags https://github.com/harshb910/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406624381
git clone --depth 1 --no-tags https://github.com/fishcrap/OpenZJV2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407377072
git clone --depth 1 --no-tags https://github.com/imgmz29/ALU-Checkpoint1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405278745
git clone --depth 1 --no-tags https://github.com/VanshikaTanwar/dvsd_4bit_magnitude_comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405442669
git clone --depth 1 --no-tags https://github.com/PrateekChauhan26/Digital_safe_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405932609
git clone --depth 1 --no-tags https://github.com/desxxxi/GATES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406005739
git clone --depth 1 --no-tags https://github.com/Torresplays/Brent-Kung-32-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399717414
git clone --depth 1 --no-tags https://github.com/badjerry0522/SRAM_adder1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398812024
git clone --depth 1 --no-tags https://github.com/TanviS-2000/Multicycle-Processor-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398564231
git clone --depth 1 --no-tags https://github.com/e665107/quartus_prjs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398549671
git clone --depth 1 --no-tags https://github.com/sartajsw/BuildAComputerFromScratch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398302987
git clone --depth 1 --no-tags https://github.com/Asmaa601/UART_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398428630
git clone --depth 1 --no-tags https://github.com/ignacico/P-IBEX-2.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407682224
git clone --depth 1 --no-tags https://github.com/DylanEtson/369ProcessorCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402220307
git clone --depth 1 --no-tags https://github.com/huanjing1218/IC_2019preliminary_university_CONV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407951112
git clone --depth 1 --no-tags https://github.com/josemrtnz/ECE-526-Digital-Design-with-Verilog-and-System-Verilog-and-Lab---Course-Work-Jose-M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407699956
git clone --depth 1 --no-tags https://github.com/Aryan108/hdl_playground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396924415
git clone --depth 1 --no-tags https://github.com/hsinyang0816/Computer-architecture-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397159374
git clone --depth 1 --no-tags https://github.com/giumaug/bluspec_riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401080990
git clone --depth 1 --no-tags https://github.com/MrAliTheGreat/DLD_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398763507
git clone --depth 1 --no-tags https://github.com/rfebbo/DPE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404060560
git clone --depth 1 --no-tags https://github.com/ksvnsaikumar/Digital-data-transmission-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406831108
git clone --depth 1 --no-tags https://github.com/FredodaFred/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404899620
git clone --depth 1 --no-tags https://github.com/phuhavan/noise-canceling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398788581
git clone --depth 1 --no-tags https://github.com/johnnyBuildsIt/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399950056
git clone --depth 1 --no-tags https://github.com/vinayakagarwal43/VotingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404337491
git clone --depth 1 --no-tags https://github.com/aks1804/uPower_MIPS_COA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404015933
git clone --depth 1 --no-tags https://github.com/Gerald-Gui/Sundry-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407937031
git clone --depth 1 --no-tags https://github.com/LyleShao/SLMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407261059
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2014_preliminary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407438103
git clone --depth 1 --no-tags https://github.com/Zylanx/SIT329-Week5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397842051
git clone --depth 1 --no-tags https://github.com/flerovious/EE2026-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396922035
git clone --depth 1 --no-tags https://github.com/satyamprasad27/16-bit_Brent_Kung_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397917847
git clone --depth 1 --no-tags https://github.com/nimaomidsajedi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397660381
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/BIN_BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401056520
git clone --depth 1 --no-tags https://github.com/mousyball/vtest2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401507719
git clone --depth 1 --no-tags https://github.com/daniboi16/ALTERA-CYCLONE-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401441054
git clone --depth 1 --no-tags https://github.com/neelpambhar10/verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402839784
git clone --depth 1 --no-tags https://github.com/zli87/NCTU-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403225812
git clone --depth 1 --no-tags https://github.com/hyf6661669/BKM-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402948415
git clone --depth 1 --no-tags https://github.com/tanvir108115/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398419207
git clone --depth 1 --no-tags https://github.com/Kenji2021K/data-types.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399276981
git clone --depth 1 --no-tags https://github.com/henrique-monteiro/computer-system-cpu-mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399624712
git clone --depth 1 --no-tags https://github.com/VerLearn/UART_rx_Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398475892
git clone --depth 1 --no-tags https://github.com/tridot64/Zybo-swtich-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401766638
git clone --depth 1 --no-tags https://github.com/DEFAULTTEXHAPb/SampleRateConverter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401632227
git clone --depth 1 --no-tags https://github.com/ENGR599/P1_Hardware_Trojan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404385010
git clone --depth 1 --no-tags https://github.com/nikhilg2121/revival1234.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397986287
git clone --depth 1 --no-tags https://github.com/tuji25/isle3hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407734400
git clone --depth 1 --no-tags https://github.com/linhanwang/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405563229
git clone --depth 1 --no-tags https://github.com/VanshikaTanwar/dvsd_cmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405443438
git clone --depth 1 --no-tags https://github.com/str3lyx/3HA04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407644843
git clone --depth 1 --no-tags https://github.com/Pavithra-Rajan/LD-PD-Lab-S3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405481564
git clone --depth 1 --no-tags https://github.com/ElliotJiang426/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400803794
git clone --depth 1 --no-tags https://github.com/RajSoma0415/VLSI_DESIGN-EECT-6325-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406438469
git clone --depth 1 --no-tags https://github.com/mauricio-sj/Trabalho_Lab_1_ULA_8bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406579237
git clone --depth 1 --no-tags https://github.com/tl319/ISA-MIPS-copy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407173889
git clone --depth 1 --no-tags https://github.com/khaki3/ddcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400296382
git clone --depth 1 --no-tags https://github.com/krukaj/chess_basys_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404033129
git clone --depth 1 --no-tags https://github.com/Mohamed-Ayaan358/Verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404395848
git clone --depth 1 --no-tags https://github.com/Niveddita/-100daysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403805411
git clone --depth 1 --no-tags https://github.com/NiranjanRavichandran00/Music-Box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404104652
git clone --depth 1 --no-tags https://github.com/jbanz25/COMPE470L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404124457
git clone --depth 1 --no-tags https://github.com/nomoregood/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401151946
git clone --depth 1 --no-tags https://github.com/SheronSuditha/Smart-Kicker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400982765
git clone --depth 1 --no-tags https://github.com/danielpoochai/Cache-Unit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401477564
git clone --depth 1 --no-tags https://github.com/CarlosM96/Loopback_test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401467006
git clone --depth 1 --no-tags https://github.com/gurjot-atkar/game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399142574
git clone --depth 1 --no-tags https://github.com/cyildirim23/SPI-Accelerometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396843106
git clone --depth 1 --no-tags https://github.com/varun26khan/floatingPointALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397957456
git clone --depth 1 --no-tags https://github.com/jula97/Chisel_CCSS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398024599
git clone --depth 1 --no-tags https://github.com/Priyanka-Banerjee-27/Brent-Kung.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398351920
git clone --depth 1 --no-tags https://github.com/v3xur/Verilog_PE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398376984
git clone --depth 1 --no-tags https://github.com/Sasanka-GRS/Verilog-Session.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397723845
git clone --depth 1 --no-tags https://github.com/aximu/Verilog_notes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397529342
git clone --depth 1 --no-tags https://github.com/Phemel01/eee3096s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398545497
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398502693
git clone --depth 1 --no-tags https://github.com/TanviS-2000/Computer-Architecture-Lab-Sheets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398567405
git clone --depth 1 --no-tags https://github.com/dismastoo/4BIT_REGISTER_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398604412
git clone --depth 1 --no-tags https://github.com/srimanthtenneti/UART_Implementation_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399078152
git clone --depth 1 --no-tags https://github.com/mikhailkhokhlov/zybo-z7-ping-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398900221
git clone --depth 1 --no-tags https://github.com/Surbhii09/boothmultiplier-for-signed-numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399831305
git clone --depth 1 --no-tags https://github.com/FCHXWH/ApproximateMult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400059658
git clone --depth 1 --no-tags https://github.com/flpostolache/Cronometru-cu-afisare-BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399222767
git clone --depth 1 --no-tags https://github.com/Raotanuj/Comb_lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397161853
git clone --depth 1 --no-tags https://github.com/carlzhang4/chisel-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397195349
git clone --depth 1 --no-tags https://github.com/vijayk10/Design-of-32-bit-Floating-Point-Multiplier-And-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398382203
git clone --depth 1 --no-tags https://github.com/EAugustoAnalysis/SPARCv8-Based-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397738485
