[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|Cache",
    "duplicate":"~Tile|Tile/icache:Cache",
    "index":0.7272727272727273
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Tile|Cache_1",
    "duplicate":"~Tile|Tile/dcache:Cache",
    "index":0.8181818181818182
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"mini.MemArbiterState",
    "definition":{
      "sICacheRead":1,
      "sIdle":0,
      "sDCacheWrite":3,
      "sDCacheAck":4,
      "sDCacheRead":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Tile.MemArbiter.state",
    "enumTypeName":"mini.MemArbiterState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Tile.Cache._state_T_5",
    "enumTypeName":"mini.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Tile.Cache._state_T_1",
    "enumTypeName":"mini.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Tile.Cache.state",
    "enumTypeName":"mini.CacheState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"mini.CacheState",
    "definition":{
      "sWriteAck":4,
      "sIdle":0,
      "sWriteBack":3,
      "sWriteCache":2,
      "sRefillReady":5,
      "sReadCache":1,
      "sRefill":6
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/schundu2/SACA_Research/Repos/riscv-mini/generated-src"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Tile|Tile>io_nasti_w_bits_last",
    "sources":[
      "~Tile|Tile>io_nasti_w_ready"
    ]
  }
]