/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "STM" of TriCore TC1766B (17 SFRs) */

#ifndef _HAVE_TRICORE_STM_ADDRESSES_H_
#define _HAVE_TRICORE_STM_ADDRESSES_H_

#define STM_CLC_ADDR          0xF0000200     /* "STM Clock Control Register" */
#define STM_ID_ADDR           0xF0000208     /* "STM Module Identification Register" */
#define STM_TIM0_ADDR         0xF0000210     /* "STM Register 0" */
#define STM_TIM1_ADDR         0xF0000214     /* "STM Register 1" */
#define STM_TIM2_ADDR         0xF0000218     /* "STM Register 2" */
#define STM_TIM3_ADDR         0xF000021C     /* "STM Register 3" */
#define STM_TIM4_ADDR         0xF0000220     /* "STM Register 4" */
#define STM_TIM5_ADDR         0xF0000224     /* "STM Register 5" */
#define STM_TIM6_ADDR         0xF0000228     /* "STM Register 6" */
#define STM_CAP_ADDR          0xF000022C     /* "STM Capture Register" */
#define STM_CMP0_ADDR         0xF0000230     /* "Compare Register 1" */
#define STM_CMP1_ADDR         0xF0000234     /* "Compare Register 1" */
#define STM_CMCON_ADDR        0xF0000238     /* "Compare Match Control Register" */
#define STM_ICR_ADDR          0xF000023C     /* "STM Interrupt Control Register" */
#define STM_ISRR_ADDR         0xF0000240     /* "Interrupt Set/Reset Register" */
#define STM_SRC1_ADDR         0xF00002F8     /* "STM Service Request Control Register 1" */
#define STM_SRC0_ADDR         0xF00002FC     /* "STM Service Request Control Register 0" */


#endif /* _HAVE_TRICORE_STM_ADDRESSES_H_ (block "STM") */


