# INTRODUCTION-TO-CIRCUIT-DESIGN-AND-SPICE-SIMUATIONS
![Tool-Ngspice](https://img.shields.io/badge/Tool-Ngspice-blue)
![PDK-Sky130](https://img.shields.io/badge/PDK-Sky130-orange)  
![Platform-RISC_V_SoC](https://img.shields.io/badge/Platform-RISC--V_SoC-green)
![License](https://img.shields.io/badge/License-GPLv3-red) 


Welcome to my day-by-day documentation of SPICE simulation and circuit design work.

##  Daily Progress

| Day | Topic / Work | Link |
|-----|---------------|------|
| 🗓️ Day 1 |Basics of NMOS Drain current (Id) vs Drain-to-source Voltage (Vds)| [View Work](https://github.com/manohargumma/INTRODUCTION-TO-CIRCUIT-DESIGN-AND-SPICE-SIMUATIONS/blob/776d04d3b5fde14072a1ec53d3ef7ac1dbf9e7b6/DAY1/readme.md) |
| 🗓️ Day 2 | Velocity Saturation and Basics of Cmos inverter VTC| [View Work](DAY2/README.md) |
| 🗓️ Day 3 | CMOS Switching Threshold and Dynamic simulation | [View Work](DAY3/README.md) |
| 🗓️ Day 4 | CMOS Noise Margin Rubustness evalution | [View Work](DAY4/README.md) |
| 🗓️ Day 5 | CMOS PowerSuplly and device variation rubustness evalution | [View Work](DAY5/README.md) |

---


