-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_mpc_delay_comp\delay_com_ip.vhd
-- Created: 2022-08-16 17:01:54
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: delay_com_ip
-- Source Path: delay_com_ip
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY delay_com_ip IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        id_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        iq_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- ufix27
        ix_pu                             :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        iy_pu                             :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        vd_pu_0                           :   IN    std_logic_vector(1727 DOWNTO 0);  -- ufix1728
        vq_pu_0                           :   IN    std_logic_vector(1727 DOWNTO 0);  -- ufix1728
        vx_pu_0                           :   IN    std_logic_vector(1727 DOWNTO 0);  -- ufix1728
        vy_pu_0                           :   IN    std_logic_vector(1727 DOWNTO 0);  -- ufix1728
        omega_m_pu                        :   IN    std_logic_vector(17 DOWNTO 0);  -- ufix18
        index                             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        trigger                           :   IN    std_logic;  -- ufix1
        AXI4_Lite_ACLK                    :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARESETN                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_AWADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_AWVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_WDATA                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_WSTRB                   :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_Lite_WVALID                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_BREADY                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_ARVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_RREADY                  :   IN    std_logic;  -- ufix1
        id_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- ufix27
        iq_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- ufix27
        ix_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- ufix27
        iy_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- ufix27
        calc_done                         :   OUT   std_logic;  -- ufix1
        AXI4_Lite_AWREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_WREADY                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_BRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_BVALID                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_ARREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_RDATA                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_RRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_RVALID                  :   OUT   std_logic  -- ufix1
        );
END delay_com_ip;


ARCHITECTURE rtl OF delay_com_ip IS

  -- Component Declarations
  COMPONENT delay_com_ip_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT delay_com_ip_axi_lite
    PORT( reset                           :   IN    std_logic;
          AXI4_Lite_ACLK                  :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARESETN               :   IN    std_logic;  -- ufix1
          AXI4_Lite_AWADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_AWVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_WDATA                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_WSTRB                 :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_Lite_WVALID                :   IN    std_logic;  -- ufix1
          AXI4_Lite_BREADY                :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_ARVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_RREADY                :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_id_pred_pu_AXI             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          read_iq_pred_pu_AXI             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          read_ix_pred_pu_AXI             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          read_iy_pred_pu_AXI             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          AXI4_Lite_AWREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_WREADY                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_BRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_BVALID                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_ARREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_RDATA                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_RRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_RVALID                :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          write_Rs_over_ZB_AXI            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_Ts_times_ZB_over_Ld_AXI   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_Ts_times_ZB_over_Lq_AXI   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_Ts_times_ZB_over_Lx_AXI   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_Ts_times_ZB_over_Ly_AXI   :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_Ld_over_LB_AXI            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_Lq_over_LB_AXI            :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_psi_pm_over_psiB_AXI      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          write_polepairs_AXI             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT delay_com_ip_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          id_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          iq_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ix_pu                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_pu                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          vd_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          omega_m_pu                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Rs_over_ZB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Ld_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Lq_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Lx_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Ly_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ld_over_LB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Lq_over_LB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          psi_pm_over_psiB_AXI            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          polepairs_AXI                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          trigger                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          id_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iq_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          ix_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iy_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          id_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iq_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          ix_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iy_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          calc_done                       :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : delay_com_ip_reset_sync
    USE ENTITY work.delay_com_ip_reset_sync(rtl);

  FOR ALL : delay_com_ip_axi_lite
    USE ENTITY work.delay_com_ip_axi_lite(rtl);

  FOR ALL : delay_com_ip_dut
    USE ENTITY work.delay_com_ip_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL id_pu_unsigned                   : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL id_pu_sig                        : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL iq_pu_unsigned                   : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pu_sig                        : signed(26 DOWNTO 0);  -- sfix27_En16
  SIGNAL ix_pu_unsigned                   : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL ix_pu_sig                        : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL iy_pu_unsigned                   : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL iy_pu_sig                        : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL vd_pu_0_unsigned                 : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_0_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_1               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_1                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_1_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_2               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_2                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_2_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_3               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_3                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_3_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_4               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_4                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_4_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_5               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_5                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_5_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_6               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_6                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_6_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_7               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_7                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_7_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_8               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_8                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_8_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_9               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_9                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_9_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_10              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_10                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_10_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_11              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_11                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_11_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_12              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_12                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_12_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_13              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_13                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_13_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_14              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_14                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_14_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_15              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_15                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_15_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_16              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_16                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_16_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_17              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_17                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_17_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_18              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_18                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_18_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_19              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_19                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_19_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_20              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_20                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_20_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_21              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_21                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_21_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_22              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_22                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_22_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_23              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_23                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_23_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_24              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_24                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_24_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_25              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_25                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_25_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_26              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_26                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_26_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_27              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_27                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_27_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_28              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_28                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_28_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_29              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_29                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_29_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_30              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_30                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_30_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_31              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_31                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_31_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_32              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_32                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_32_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_33              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_33                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_33_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_34              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_34                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_34_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_35              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_35                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_35_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_36              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_36                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_36_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_37              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_37                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_37_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_38              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_38                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_38_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_39              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_39                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_39_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_40              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_40                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_40_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_41              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_41                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_41_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_42              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_42                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_42_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_43              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_43                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_43_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_44              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_44                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_44_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_45              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_45                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_45_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_46              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_46                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_46_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_47              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_47                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_47_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_48              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_48                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_48_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_49              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_49                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_49_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_50              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_50                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_50_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_51              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_51                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_51_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_52              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_52                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_52_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_53              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_53                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_53_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_54              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_54                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_54_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_55              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_55                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_55_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_56              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_56                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_56_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_57              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_57                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_57_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_58              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_58                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_58_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_59              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_59                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_59_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_60              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_60                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_60_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_61              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_61                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_61_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_62              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_62                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_62_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vd_pu_0_unsigned_63              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vd_pu_0_slice_63                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vd_pu_63_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned                 : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_0_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_1               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_1                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_1_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_2               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_2                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_2_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_3               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_3                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_3_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_4               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_4                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_4_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_5               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_5                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_5_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_6               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_6                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_6_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_7               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_7                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_7_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_8               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_8                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_8_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_9               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_9                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_9_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_10              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_10                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_10_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_11              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_11                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_11_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_12              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_12                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_12_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_13              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_13                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_13_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_14              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_14                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_14_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_15              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_15                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_15_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_16              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_16                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_16_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_17              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_17                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_17_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_18              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_18                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_18_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_19              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_19                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_19_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_20              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_20                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_20_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_21              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_21                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_21_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_22              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_22                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_22_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_23              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_23                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_23_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_24              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_24                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_24_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_25              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_25                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_25_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_26              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_26                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_26_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_27              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_27                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_27_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_28              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_28                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_28_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_29              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_29                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_29_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_30              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_30                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_30_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_31              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_31                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_31_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_32              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_32                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_32_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_33              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_33                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_33_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_34              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_34                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_34_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_35              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_35                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_35_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_36              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_36                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_36_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_37              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_37                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_37_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_38              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_38                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_38_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_39              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_39                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_39_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_40              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_40                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_40_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_41              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_41                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_41_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_42              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_42                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_42_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_43              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_43                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_43_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_44              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_44                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_44_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_45              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_45                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_45_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_46              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_46                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_46_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_47              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_47                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_47_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_48              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_48                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_48_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_49              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_49                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_49_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_50              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_50                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_50_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_51              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_51                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_51_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_52              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_52                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_52_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_53              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_53                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_53_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_54              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_54                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_54_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_55              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_55                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_55_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_56              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_56                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_56_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_57              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_57                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_57_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_58              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_58                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_58_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_59              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_59                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_59_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_60              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_60                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_60_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_61              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_61                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_61_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_62              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_62                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_62_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vq_pu_0_unsigned_63              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vq_pu_0_slice_63                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vq_pu_63_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned                 : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_0_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_1               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_1                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_1_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_2               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_2                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_2_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_3               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_3                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_3_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_4               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_4                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_4_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_5               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_5                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_5_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_6               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_6                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_6_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_7               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_7                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_7_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_8               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_8                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_8_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_9               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_9                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_9_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_10              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_10                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_10_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_11              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_11                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_11_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_12              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_12                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_12_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_13              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_13                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_13_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_14              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_14                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_14_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_15              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_15                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_15_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_16              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_16                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_16_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_17              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_17                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_17_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_18              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_18                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_18_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_19              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_19                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_19_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_20              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_20                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_20_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_21              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_21                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_21_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_22              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_22                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_22_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_23              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_23                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_23_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_24              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_24                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_24_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_25              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_25                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_25_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_26              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_26                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_26_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_27              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_27                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_27_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_28              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_28                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_28_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_29              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_29                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_29_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_30              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_30                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_30_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_31              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_31                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_31_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_32              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_32                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_32_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_33              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_33                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_33_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_34              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_34                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_34_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_35              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_35                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_35_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_36              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_36                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_36_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_37              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_37                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_37_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_38              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_38                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_38_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_39              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_39                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_39_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_40              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_40                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_40_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_41              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_41                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_41_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_42              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_42                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_42_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_43              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_43                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_43_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_44              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_44                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_44_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_45              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_45                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_45_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_46              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_46                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_46_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_47              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_47                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_47_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_48              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_48                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_48_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_49              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_49                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_49_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_50              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_50                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_50_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_51              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_51                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_51_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_52              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_52                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_52_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_53              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_53                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_53_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_54              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_54                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_54_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_55              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_55                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_55_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_56              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_56                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_56_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_57              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_57                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_57_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_58              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_58                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_58_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_59              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_59                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_59_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_60              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_60                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_60_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_61              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_61                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_61_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_62              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_62                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_62_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vx_pu_0_unsigned_63              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vx_pu_0_slice_63                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vx_pu_63_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned                 : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice                    : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_0_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_1               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_1                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_1_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_2               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_2                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_2_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_3               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_3                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_3_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_4               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_4                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_4_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_5               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_5                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_5_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_6               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_6                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_6_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_7               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_7                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_7_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_8               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_8                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_8_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_9               : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_9                  : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_9_sig                      : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_10              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_10                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_10_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_11              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_11                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_11_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_12              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_12                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_12_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_13              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_13                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_13_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_14              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_14                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_14_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_15              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_15                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_15_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_16              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_16                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_16_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_17              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_17                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_17_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_18              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_18                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_18_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_19              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_19                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_19_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_20              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_20                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_20_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_21              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_21                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_21_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_22              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_22                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_22_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_23              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_23                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_23_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_24              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_24                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_24_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_25              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_25                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_25_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_26              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_26                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_26_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_27              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_27                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_27_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_28              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_28                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_28_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_29              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_29                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_29_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_30              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_30                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_30_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_31              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_31                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_31_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_32              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_32                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_32_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_33              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_33                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_33_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_34              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_34                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_34_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_35              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_35                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_35_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_36              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_36                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_36_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_37              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_37                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_37_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_38              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_38                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_38_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_39              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_39                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_39_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_40              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_40                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_40_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_41              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_41                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_41_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_42              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_42                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_42_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_43              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_43                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_43_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_44              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_44                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_44_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_45              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_45                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_45_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_46              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_46                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_46_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_47              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_47                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_47_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_48              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_48                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_48_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_49              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_49                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_49_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_50              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_50                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_50_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_51              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_51                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_51_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_52              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_52                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_52_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_53              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_53                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_53_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_54              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_54                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_54_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_55              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_55                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_55_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_56              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_56                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_56_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_57              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_57                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_57_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_58              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_58                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_58_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_59              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_59                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_59_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_60              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_60                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_60_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_61              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_61                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_61_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_62              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_62                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_62_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL vy_pu_0_unsigned_63              : unsigned(1727 DOWNTO 0);  -- ufix1728
  SIGNAL vy_pu_0_slice_63                 : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL vy_pu_63_sig                     : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL omega_m_pu_unsigned              : unsigned(17 DOWNTO 0);  -- ufix18
  SIGNAL omega_m_pu_sig                   : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL id_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL ix_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iy_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL AXI4_Lite_BRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_Lite_RDATA_tmp              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_RRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL write_Rs_over_ZB_AXI             : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_Ts_times_ZB_over_Ld_AXI    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_Ts_times_ZB_over_Lq_AXI    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_Ts_times_ZB_over_Lx_AXI    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_Ts_times_ZB_over_Ly_AXI    : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_Ld_over_LB_AXI             : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_Lq_over_LB_AXI             : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_psi_pm_over_psiB_AXI       : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL write_polepairs_AXI              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL id_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL ix_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iy_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL calc_done_sig                    : std_logic;  -- ufix1
  SIGNAL id_pred_pu_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL id_pred_pu_tmp                   : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pred_pu_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL iq_pred_pu_tmp                   : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL ix_pred_pu_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL ix_pred_pu_tmp                   : unsigned(26 DOWNTO 0);  -- ufix27
  SIGNAL iy_pred_pu_sig_signed            : signed(26 DOWNTO 0);  -- sfix27_En24
  SIGNAL iy_pred_pu_tmp                   : unsigned(26 DOWNTO 0);  -- ufix27

BEGIN
  u_delay_com_ip_reset_sync_inst : delay_com_ip_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_delay_com_ip_axi_lite_inst : delay_com_ip_axi_lite
    PORT MAP( reset => reset,
              AXI4_Lite_ACLK => AXI4_Lite_ACLK,  -- ufix1
              AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,  -- ufix1
              AXI4_Lite_AWADDR => AXI4_Lite_AWADDR,  -- ufix16
              AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,  -- ufix1
              AXI4_Lite_WDATA => AXI4_Lite_WDATA,  -- ufix32
              AXI4_Lite_WSTRB => AXI4_Lite_WSTRB,  -- ufix4
              AXI4_Lite_WVALID => AXI4_Lite_WVALID,  -- ufix1
              AXI4_Lite_BREADY => AXI4_Lite_BREADY,  -- ufix1
              AXI4_Lite_ARADDR => AXI4_Lite_ARADDR,  -- ufix16
              AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,  -- ufix1
              AXI4_Lite_RREADY => AXI4_Lite_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              read_id_pred_pu_AXI => id_pred_pu_AXI_sig,  -- sfix27_En24
              read_iq_pred_pu_AXI => iq_pred_pu_AXI_sig,  -- sfix27_En24
              read_ix_pred_pu_AXI => ix_pred_pu_AXI_sig,  -- sfix27_En24
              read_iy_pred_pu_AXI => iy_pred_pu_AXI_sig,  -- sfix27_En24
              AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,  -- ufix1
              AXI4_Lite_WREADY => AXI4_Lite_WREADY,  -- ufix1
              AXI4_Lite_BRESP => AXI4_Lite_BRESP_tmp,  -- ufix2
              AXI4_Lite_BVALID => AXI4_Lite_BVALID,  -- ufix1
              AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,  -- ufix1
              AXI4_Lite_RDATA => AXI4_Lite_RDATA_tmp,  -- ufix32
              AXI4_Lite_RRESP => AXI4_Lite_RRESP_tmp,  -- ufix2
              AXI4_Lite_RVALID => AXI4_Lite_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              write_Rs_over_ZB_AXI => write_Rs_over_ZB_AXI,  -- sfix18_En15
              write_Ts_times_ZB_over_Ld_AXI => write_Ts_times_ZB_over_Ld_AXI,  -- sfix18_En15
              write_Ts_times_ZB_over_Lq_AXI => write_Ts_times_ZB_over_Lq_AXI,  -- sfix18_En15
              write_Ts_times_ZB_over_Lx_AXI => write_Ts_times_ZB_over_Lx_AXI,  -- sfix18_En15
              write_Ts_times_ZB_over_Ly_AXI => write_Ts_times_ZB_over_Ly_AXI,  -- sfix18_En15
              write_Ld_over_LB_AXI => write_Ld_over_LB_AXI,  -- sfix18_En15
              write_Lq_over_LB_AXI => write_Lq_over_LB_AXI,  -- sfix18_En15
              write_psi_pm_over_psiB_AXI => write_psi_pm_over_psiB_AXI,  -- sfix18_En15
              write_polepairs_AXI => write_polepairs_AXI,  -- ufix32
              reset_internal => reset_internal  -- ufix1
              );

  u_delay_com_ip_dut_inst : delay_com_ip_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              id_pu => std_logic_vector(id_pu_sig),  -- sfix27_En16
              iq_pu => std_logic_vector(iq_pu_sig),  -- sfix27_En16
              ix_pu => std_logic_vector(ix_pu_sig),  -- sfix18_En11
              iy_pu => std_logic_vector(iy_pu_sig),  -- sfix18_En11
              vd_pu_0 => std_logic_vector(vd_pu_0_sig),  -- sfix27_En24
              vd_pu_1 => std_logic_vector(vd_pu_1_sig),  -- sfix27_En24
              vd_pu_2 => std_logic_vector(vd_pu_2_sig),  -- sfix27_En24
              vd_pu_3 => std_logic_vector(vd_pu_3_sig),  -- sfix27_En24
              vd_pu_4 => std_logic_vector(vd_pu_4_sig),  -- sfix27_En24
              vd_pu_5 => std_logic_vector(vd_pu_5_sig),  -- sfix27_En24
              vd_pu_6 => std_logic_vector(vd_pu_6_sig),  -- sfix27_En24
              vd_pu_7 => std_logic_vector(vd_pu_7_sig),  -- sfix27_En24
              vd_pu_8 => std_logic_vector(vd_pu_8_sig),  -- sfix27_En24
              vd_pu_9 => std_logic_vector(vd_pu_9_sig),  -- sfix27_En24
              vd_pu_10 => std_logic_vector(vd_pu_10_sig),  -- sfix27_En24
              vd_pu_11 => std_logic_vector(vd_pu_11_sig),  -- sfix27_En24
              vd_pu_12 => std_logic_vector(vd_pu_12_sig),  -- sfix27_En24
              vd_pu_13 => std_logic_vector(vd_pu_13_sig),  -- sfix27_En24
              vd_pu_14 => std_logic_vector(vd_pu_14_sig),  -- sfix27_En24
              vd_pu_15 => std_logic_vector(vd_pu_15_sig),  -- sfix27_En24
              vd_pu_16 => std_logic_vector(vd_pu_16_sig),  -- sfix27_En24
              vd_pu_17 => std_logic_vector(vd_pu_17_sig),  -- sfix27_En24
              vd_pu_18 => std_logic_vector(vd_pu_18_sig),  -- sfix27_En24
              vd_pu_19 => std_logic_vector(vd_pu_19_sig),  -- sfix27_En24
              vd_pu_20 => std_logic_vector(vd_pu_20_sig),  -- sfix27_En24
              vd_pu_21 => std_logic_vector(vd_pu_21_sig),  -- sfix27_En24
              vd_pu_22 => std_logic_vector(vd_pu_22_sig),  -- sfix27_En24
              vd_pu_23 => std_logic_vector(vd_pu_23_sig),  -- sfix27_En24
              vd_pu_24 => std_logic_vector(vd_pu_24_sig),  -- sfix27_En24
              vd_pu_25 => std_logic_vector(vd_pu_25_sig),  -- sfix27_En24
              vd_pu_26 => std_logic_vector(vd_pu_26_sig),  -- sfix27_En24
              vd_pu_27 => std_logic_vector(vd_pu_27_sig),  -- sfix27_En24
              vd_pu_28 => std_logic_vector(vd_pu_28_sig),  -- sfix27_En24
              vd_pu_29 => std_logic_vector(vd_pu_29_sig),  -- sfix27_En24
              vd_pu_30 => std_logic_vector(vd_pu_30_sig),  -- sfix27_En24
              vd_pu_31 => std_logic_vector(vd_pu_31_sig),  -- sfix27_En24
              vd_pu_32 => std_logic_vector(vd_pu_32_sig),  -- sfix27_En24
              vd_pu_33 => std_logic_vector(vd_pu_33_sig),  -- sfix27_En24
              vd_pu_34 => std_logic_vector(vd_pu_34_sig),  -- sfix27_En24
              vd_pu_35 => std_logic_vector(vd_pu_35_sig),  -- sfix27_En24
              vd_pu_36 => std_logic_vector(vd_pu_36_sig),  -- sfix27_En24
              vd_pu_37 => std_logic_vector(vd_pu_37_sig),  -- sfix27_En24
              vd_pu_38 => std_logic_vector(vd_pu_38_sig),  -- sfix27_En24
              vd_pu_39 => std_logic_vector(vd_pu_39_sig),  -- sfix27_En24
              vd_pu_40 => std_logic_vector(vd_pu_40_sig),  -- sfix27_En24
              vd_pu_41 => std_logic_vector(vd_pu_41_sig),  -- sfix27_En24
              vd_pu_42 => std_logic_vector(vd_pu_42_sig),  -- sfix27_En24
              vd_pu_43 => std_logic_vector(vd_pu_43_sig),  -- sfix27_En24
              vd_pu_44 => std_logic_vector(vd_pu_44_sig),  -- sfix27_En24
              vd_pu_45 => std_logic_vector(vd_pu_45_sig),  -- sfix27_En24
              vd_pu_46 => std_logic_vector(vd_pu_46_sig),  -- sfix27_En24
              vd_pu_47 => std_logic_vector(vd_pu_47_sig),  -- sfix27_En24
              vd_pu_48 => std_logic_vector(vd_pu_48_sig),  -- sfix27_En24
              vd_pu_49 => std_logic_vector(vd_pu_49_sig),  -- sfix27_En24
              vd_pu_50 => std_logic_vector(vd_pu_50_sig),  -- sfix27_En24
              vd_pu_51 => std_logic_vector(vd_pu_51_sig),  -- sfix27_En24
              vd_pu_52 => std_logic_vector(vd_pu_52_sig),  -- sfix27_En24
              vd_pu_53 => std_logic_vector(vd_pu_53_sig),  -- sfix27_En24
              vd_pu_54 => std_logic_vector(vd_pu_54_sig),  -- sfix27_En24
              vd_pu_55 => std_logic_vector(vd_pu_55_sig),  -- sfix27_En24
              vd_pu_56 => std_logic_vector(vd_pu_56_sig),  -- sfix27_En24
              vd_pu_57 => std_logic_vector(vd_pu_57_sig),  -- sfix27_En24
              vd_pu_58 => std_logic_vector(vd_pu_58_sig),  -- sfix27_En24
              vd_pu_59 => std_logic_vector(vd_pu_59_sig),  -- sfix27_En24
              vd_pu_60 => std_logic_vector(vd_pu_60_sig),  -- sfix27_En24
              vd_pu_61 => std_logic_vector(vd_pu_61_sig),  -- sfix27_En24
              vd_pu_62 => std_logic_vector(vd_pu_62_sig),  -- sfix27_En24
              vd_pu_63 => std_logic_vector(vd_pu_63_sig),  -- sfix27_En24
              vq_pu_0 => std_logic_vector(vq_pu_0_sig),  -- sfix27_En24
              vq_pu_1 => std_logic_vector(vq_pu_1_sig),  -- sfix27_En24
              vq_pu_2 => std_logic_vector(vq_pu_2_sig),  -- sfix27_En24
              vq_pu_3 => std_logic_vector(vq_pu_3_sig),  -- sfix27_En24
              vq_pu_4 => std_logic_vector(vq_pu_4_sig),  -- sfix27_En24
              vq_pu_5 => std_logic_vector(vq_pu_5_sig),  -- sfix27_En24
              vq_pu_6 => std_logic_vector(vq_pu_6_sig),  -- sfix27_En24
              vq_pu_7 => std_logic_vector(vq_pu_7_sig),  -- sfix27_En24
              vq_pu_8 => std_logic_vector(vq_pu_8_sig),  -- sfix27_En24
              vq_pu_9 => std_logic_vector(vq_pu_9_sig),  -- sfix27_En24
              vq_pu_10 => std_logic_vector(vq_pu_10_sig),  -- sfix27_En24
              vq_pu_11 => std_logic_vector(vq_pu_11_sig),  -- sfix27_En24
              vq_pu_12 => std_logic_vector(vq_pu_12_sig),  -- sfix27_En24
              vq_pu_13 => std_logic_vector(vq_pu_13_sig),  -- sfix27_En24
              vq_pu_14 => std_logic_vector(vq_pu_14_sig),  -- sfix27_En24
              vq_pu_15 => std_logic_vector(vq_pu_15_sig),  -- sfix27_En24
              vq_pu_16 => std_logic_vector(vq_pu_16_sig),  -- sfix27_En24
              vq_pu_17 => std_logic_vector(vq_pu_17_sig),  -- sfix27_En24
              vq_pu_18 => std_logic_vector(vq_pu_18_sig),  -- sfix27_En24
              vq_pu_19 => std_logic_vector(vq_pu_19_sig),  -- sfix27_En24
              vq_pu_20 => std_logic_vector(vq_pu_20_sig),  -- sfix27_En24
              vq_pu_21 => std_logic_vector(vq_pu_21_sig),  -- sfix27_En24
              vq_pu_22 => std_logic_vector(vq_pu_22_sig),  -- sfix27_En24
              vq_pu_23 => std_logic_vector(vq_pu_23_sig),  -- sfix27_En24
              vq_pu_24 => std_logic_vector(vq_pu_24_sig),  -- sfix27_En24
              vq_pu_25 => std_logic_vector(vq_pu_25_sig),  -- sfix27_En24
              vq_pu_26 => std_logic_vector(vq_pu_26_sig),  -- sfix27_En24
              vq_pu_27 => std_logic_vector(vq_pu_27_sig),  -- sfix27_En24
              vq_pu_28 => std_logic_vector(vq_pu_28_sig),  -- sfix27_En24
              vq_pu_29 => std_logic_vector(vq_pu_29_sig),  -- sfix27_En24
              vq_pu_30 => std_logic_vector(vq_pu_30_sig),  -- sfix27_En24
              vq_pu_31 => std_logic_vector(vq_pu_31_sig),  -- sfix27_En24
              vq_pu_32 => std_logic_vector(vq_pu_32_sig),  -- sfix27_En24
              vq_pu_33 => std_logic_vector(vq_pu_33_sig),  -- sfix27_En24
              vq_pu_34 => std_logic_vector(vq_pu_34_sig),  -- sfix27_En24
              vq_pu_35 => std_logic_vector(vq_pu_35_sig),  -- sfix27_En24
              vq_pu_36 => std_logic_vector(vq_pu_36_sig),  -- sfix27_En24
              vq_pu_37 => std_logic_vector(vq_pu_37_sig),  -- sfix27_En24
              vq_pu_38 => std_logic_vector(vq_pu_38_sig),  -- sfix27_En24
              vq_pu_39 => std_logic_vector(vq_pu_39_sig),  -- sfix27_En24
              vq_pu_40 => std_logic_vector(vq_pu_40_sig),  -- sfix27_En24
              vq_pu_41 => std_logic_vector(vq_pu_41_sig),  -- sfix27_En24
              vq_pu_42 => std_logic_vector(vq_pu_42_sig),  -- sfix27_En24
              vq_pu_43 => std_logic_vector(vq_pu_43_sig),  -- sfix27_En24
              vq_pu_44 => std_logic_vector(vq_pu_44_sig),  -- sfix27_En24
              vq_pu_45 => std_logic_vector(vq_pu_45_sig),  -- sfix27_En24
              vq_pu_46 => std_logic_vector(vq_pu_46_sig),  -- sfix27_En24
              vq_pu_47 => std_logic_vector(vq_pu_47_sig),  -- sfix27_En24
              vq_pu_48 => std_logic_vector(vq_pu_48_sig),  -- sfix27_En24
              vq_pu_49 => std_logic_vector(vq_pu_49_sig),  -- sfix27_En24
              vq_pu_50 => std_logic_vector(vq_pu_50_sig),  -- sfix27_En24
              vq_pu_51 => std_logic_vector(vq_pu_51_sig),  -- sfix27_En24
              vq_pu_52 => std_logic_vector(vq_pu_52_sig),  -- sfix27_En24
              vq_pu_53 => std_logic_vector(vq_pu_53_sig),  -- sfix27_En24
              vq_pu_54 => std_logic_vector(vq_pu_54_sig),  -- sfix27_En24
              vq_pu_55 => std_logic_vector(vq_pu_55_sig),  -- sfix27_En24
              vq_pu_56 => std_logic_vector(vq_pu_56_sig),  -- sfix27_En24
              vq_pu_57 => std_logic_vector(vq_pu_57_sig),  -- sfix27_En24
              vq_pu_58 => std_logic_vector(vq_pu_58_sig),  -- sfix27_En24
              vq_pu_59 => std_logic_vector(vq_pu_59_sig),  -- sfix27_En24
              vq_pu_60 => std_logic_vector(vq_pu_60_sig),  -- sfix27_En24
              vq_pu_61 => std_logic_vector(vq_pu_61_sig),  -- sfix27_En24
              vq_pu_62 => std_logic_vector(vq_pu_62_sig),  -- sfix27_En24
              vq_pu_63 => std_logic_vector(vq_pu_63_sig),  -- sfix27_En24
              vx_pu_0 => std_logic_vector(vx_pu_0_sig),  -- sfix27_En24
              vx_pu_1 => std_logic_vector(vx_pu_1_sig),  -- sfix27_En24
              vx_pu_2 => std_logic_vector(vx_pu_2_sig),  -- sfix27_En24
              vx_pu_3 => std_logic_vector(vx_pu_3_sig),  -- sfix27_En24
              vx_pu_4 => std_logic_vector(vx_pu_4_sig),  -- sfix27_En24
              vx_pu_5 => std_logic_vector(vx_pu_5_sig),  -- sfix27_En24
              vx_pu_6 => std_logic_vector(vx_pu_6_sig),  -- sfix27_En24
              vx_pu_7 => std_logic_vector(vx_pu_7_sig),  -- sfix27_En24
              vx_pu_8 => std_logic_vector(vx_pu_8_sig),  -- sfix27_En24
              vx_pu_9 => std_logic_vector(vx_pu_9_sig),  -- sfix27_En24
              vx_pu_10 => std_logic_vector(vx_pu_10_sig),  -- sfix27_En24
              vx_pu_11 => std_logic_vector(vx_pu_11_sig),  -- sfix27_En24
              vx_pu_12 => std_logic_vector(vx_pu_12_sig),  -- sfix27_En24
              vx_pu_13 => std_logic_vector(vx_pu_13_sig),  -- sfix27_En24
              vx_pu_14 => std_logic_vector(vx_pu_14_sig),  -- sfix27_En24
              vx_pu_15 => std_logic_vector(vx_pu_15_sig),  -- sfix27_En24
              vx_pu_16 => std_logic_vector(vx_pu_16_sig),  -- sfix27_En24
              vx_pu_17 => std_logic_vector(vx_pu_17_sig),  -- sfix27_En24
              vx_pu_18 => std_logic_vector(vx_pu_18_sig),  -- sfix27_En24
              vx_pu_19 => std_logic_vector(vx_pu_19_sig),  -- sfix27_En24
              vx_pu_20 => std_logic_vector(vx_pu_20_sig),  -- sfix27_En24
              vx_pu_21 => std_logic_vector(vx_pu_21_sig),  -- sfix27_En24
              vx_pu_22 => std_logic_vector(vx_pu_22_sig),  -- sfix27_En24
              vx_pu_23 => std_logic_vector(vx_pu_23_sig),  -- sfix27_En24
              vx_pu_24 => std_logic_vector(vx_pu_24_sig),  -- sfix27_En24
              vx_pu_25 => std_logic_vector(vx_pu_25_sig),  -- sfix27_En24
              vx_pu_26 => std_logic_vector(vx_pu_26_sig),  -- sfix27_En24
              vx_pu_27 => std_logic_vector(vx_pu_27_sig),  -- sfix27_En24
              vx_pu_28 => std_logic_vector(vx_pu_28_sig),  -- sfix27_En24
              vx_pu_29 => std_logic_vector(vx_pu_29_sig),  -- sfix27_En24
              vx_pu_30 => std_logic_vector(vx_pu_30_sig),  -- sfix27_En24
              vx_pu_31 => std_logic_vector(vx_pu_31_sig),  -- sfix27_En24
              vx_pu_32 => std_logic_vector(vx_pu_32_sig),  -- sfix27_En24
              vx_pu_33 => std_logic_vector(vx_pu_33_sig),  -- sfix27_En24
              vx_pu_34 => std_logic_vector(vx_pu_34_sig),  -- sfix27_En24
              vx_pu_35 => std_logic_vector(vx_pu_35_sig),  -- sfix27_En24
              vx_pu_36 => std_logic_vector(vx_pu_36_sig),  -- sfix27_En24
              vx_pu_37 => std_logic_vector(vx_pu_37_sig),  -- sfix27_En24
              vx_pu_38 => std_logic_vector(vx_pu_38_sig),  -- sfix27_En24
              vx_pu_39 => std_logic_vector(vx_pu_39_sig),  -- sfix27_En24
              vx_pu_40 => std_logic_vector(vx_pu_40_sig),  -- sfix27_En24
              vx_pu_41 => std_logic_vector(vx_pu_41_sig),  -- sfix27_En24
              vx_pu_42 => std_logic_vector(vx_pu_42_sig),  -- sfix27_En24
              vx_pu_43 => std_logic_vector(vx_pu_43_sig),  -- sfix27_En24
              vx_pu_44 => std_logic_vector(vx_pu_44_sig),  -- sfix27_En24
              vx_pu_45 => std_logic_vector(vx_pu_45_sig),  -- sfix27_En24
              vx_pu_46 => std_logic_vector(vx_pu_46_sig),  -- sfix27_En24
              vx_pu_47 => std_logic_vector(vx_pu_47_sig),  -- sfix27_En24
              vx_pu_48 => std_logic_vector(vx_pu_48_sig),  -- sfix27_En24
              vx_pu_49 => std_logic_vector(vx_pu_49_sig),  -- sfix27_En24
              vx_pu_50 => std_logic_vector(vx_pu_50_sig),  -- sfix27_En24
              vx_pu_51 => std_logic_vector(vx_pu_51_sig),  -- sfix27_En24
              vx_pu_52 => std_logic_vector(vx_pu_52_sig),  -- sfix27_En24
              vx_pu_53 => std_logic_vector(vx_pu_53_sig),  -- sfix27_En24
              vx_pu_54 => std_logic_vector(vx_pu_54_sig),  -- sfix27_En24
              vx_pu_55 => std_logic_vector(vx_pu_55_sig),  -- sfix27_En24
              vx_pu_56 => std_logic_vector(vx_pu_56_sig),  -- sfix27_En24
              vx_pu_57 => std_logic_vector(vx_pu_57_sig),  -- sfix27_En24
              vx_pu_58 => std_logic_vector(vx_pu_58_sig),  -- sfix27_En24
              vx_pu_59 => std_logic_vector(vx_pu_59_sig),  -- sfix27_En24
              vx_pu_60 => std_logic_vector(vx_pu_60_sig),  -- sfix27_En24
              vx_pu_61 => std_logic_vector(vx_pu_61_sig),  -- sfix27_En24
              vx_pu_62 => std_logic_vector(vx_pu_62_sig),  -- sfix27_En24
              vx_pu_63 => std_logic_vector(vx_pu_63_sig),  -- sfix27_En24
              vy_pu_0 => std_logic_vector(vy_pu_0_sig),  -- sfix27_En24
              vy_pu_1 => std_logic_vector(vy_pu_1_sig),  -- sfix27_En24
              vy_pu_2 => std_logic_vector(vy_pu_2_sig),  -- sfix27_En24
              vy_pu_3 => std_logic_vector(vy_pu_3_sig),  -- sfix27_En24
              vy_pu_4 => std_logic_vector(vy_pu_4_sig),  -- sfix27_En24
              vy_pu_5 => std_logic_vector(vy_pu_5_sig),  -- sfix27_En24
              vy_pu_6 => std_logic_vector(vy_pu_6_sig),  -- sfix27_En24
              vy_pu_7 => std_logic_vector(vy_pu_7_sig),  -- sfix27_En24
              vy_pu_8 => std_logic_vector(vy_pu_8_sig),  -- sfix27_En24
              vy_pu_9 => std_logic_vector(vy_pu_9_sig),  -- sfix27_En24
              vy_pu_10 => std_logic_vector(vy_pu_10_sig),  -- sfix27_En24
              vy_pu_11 => std_logic_vector(vy_pu_11_sig),  -- sfix27_En24
              vy_pu_12 => std_logic_vector(vy_pu_12_sig),  -- sfix27_En24
              vy_pu_13 => std_logic_vector(vy_pu_13_sig),  -- sfix27_En24
              vy_pu_14 => std_logic_vector(vy_pu_14_sig),  -- sfix27_En24
              vy_pu_15 => std_logic_vector(vy_pu_15_sig),  -- sfix27_En24
              vy_pu_16 => std_logic_vector(vy_pu_16_sig),  -- sfix27_En24
              vy_pu_17 => std_logic_vector(vy_pu_17_sig),  -- sfix27_En24
              vy_pu_18 => std_logic_vector(vy_pu_18_sig),  -- sfix27_En24
              vy_pu_19 => std_logic_vector(vy_pu_19_sig),  -- sfix27_En24
              vy_pu_20 => std_logic_vector(vy_pu_20_sig),  -- sfix27_En24
              vy_pu_21 => std_logic_vector(vy_pu_21_sig),  -- sfix27_En24
              vy_pu_22 => std_logic_vector(vy_pu_22_sig),  -- sfix27_En24
              vy_pu_23 => std_logic_vector(vy_pu_23_sig),  -- sfix27_En24
              vy_pu_24 => std_logic_vector(vy_pu_24_sig),  -- sfix27_En24
              vy_pu_25 => std_logic_vector(vy_pu_25_sig),  -- sfix27_En24
              vy_pu_26 => std_logic_vector(vy_pu_26_sig),  -- sfix27_En24
              vy_pu_27 => std_logic_vector(vy_pu_27_sig),  -- sfix27_En24
              vy_pu_28 => std_logic_vector(vy_pu_28_sig),  -- sfix27_En24
              vy_pu_29 => std_logic_vector(vy_pu_29_sig),  -- sfix27_En24
              vy_pu_30 => std_logic_vector(vy_pu_30_sig),  -- sfix27_En24
              vy_pu_31 => std_logic_vector(vy_pu_31_sig),  -- sfix27_En24
              vy_pu_32 => std_logic_vector(vy_pu_32_sig),  -- sfix27_En24
              vy_pu_33 => std_logic_vector(vy_pu_33_sig),  -- sfix27_En24
              vy_pu_34 => std_logic_vector(vy_pu_34_sig),  -- sfix27_En24
              vy_pu_35 => std_logic_vector(vy_pu_35_sig),  -- sfix27_En24
              vy_pu_36 => std_logic_vector(vy_pu_36_sig),  -- sfix27_En24
              vy_pu_37 => std_logic_vector(vy_pu_37_sig),  -- sfix27_En24
              vy_pu_38 => std_logic_vector(vy_pu_38_sig),  -- sfix27_En24
              vy_pu_39 => std_logic_vector(vy_pu_39_sig),  -- sfix27_En24
              vy_pu_40 => std_logic_vector(vy_pu_40_sig),  -- sfix27_En24
              vy_pu_41 => std_logic_vector(vy_pu_41_sig),  -- sfix27_En24
              vy_pu_42 => std_logic_vector(vy_pu_42_sig),  -- sfix27_En24
              vy_pu_43 => std_logic_vector(vy_pu_43_sig),  -- sfix27_En24
              vy_pu_44 => std_logic_vector(vy_pu_44_sig),  -- sfix27_En24
              vy_pu_45 => std_logic_vector(vy_pu_45_sig),  -- sfix27_En24
              vy_pu_46 => std_logic_vector(vy_pu_46_sig),  -- sfix27_En24
              vy_pu_47 => std_logic_vector(vy_pu_47_sig),  -- sfix27_En24
              vy_pu_48 => std_logic_vector(vy_pu_48_sig),  -- sfix27_En24
              vy_pu_49 => std_logic_vector(vy_pu_49_sig),  -- sfix27_En24
              vy_pu_50 => std_logic_vector(vy_pu_50_sig),  -- sfix27_En24
              vy_pu_51 => std_logic_vector(vy_pu_51_sig),  -- sfix27_En24
              vy_pu_52 => std_logic_vector(vy_pu_52_sig),  -- sfix27_En24
              vy_pu_53 => std_logic_vector(vy_pu_53_sig),  -- sfix27_En24
              vy_pu_54 => std_logic_vector(vy_pu_54_sig),  -- sfix27_En24
              vy_pu_55 => std_logic_vector(vy_pu_55_sig),  -- sfix27_En24
              vy_pu_56 => std_logic_vector(vy_pu_56_sig),  -- sfix27_En24
              vy_pu_57 => std_logic_vector(vy_pu_57_sig),  -- sfix27_En24
              vy_pu_58 => std_logic_vector(vy_pu_58_sig),  -- sfix27_En24
              vy_pu_59 => std_logic_vector(vy_pu_59_sig),  -- sfix27_En24
              vy_pu_60 => std_logic_vector(vy_pu_60_sig),  -- sfix27_En24
              vy_pu_61 => std_logic_vector(vy_pu_61_sig),  -- sfix27_En24
              vy_pu_62 => std_logic_vector(vy_pu_62_sig),  -- sfix27_En24
              vy_pu_63 => std_logic_vector(vy_pu_63_sig),  -- sfix27_En24
              omega_m_pu => std_logic_vector(omega_m_pu_sig),  -- sfix18_En15
              Rs_over_ZB_AXI => write_Rs_over_ZB_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Ld_AXI => write_Ts_times_ZB_over_Ld_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Lq_AXI => write_Ts_times_ZB_over_Lq_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Lx_AXI => write_Ts_times_ZB_over_Lx_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Ly_AXI => write_Ts_times_ZB_over_Ly_AXI,  -- sfix18_En15
              Ld_over_LB_AXI => write_Ld_over_LB_AXI,  -- sfix18_En15
              Lq_over_LB_AXI => write_Lq_over_LB_AXI,  -- sfix18_En15
              psi_pm_over_psiB_AXI => write_psi_pm_over_psiB_AXI,  -- sfix18_En15
              polepairs_AXI => write_polepairs_AXI,  -- ufix32
              index => index,  -- ufix32
              trigger => trigger,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              id_pred_pu => id_pred_pu_sig,  -- sfix27_En24
              iq_pred_pu => iq_pred_pu_sig,  -- sfix27_En24
              ix_pred_pu => ix_pred_pu_sig,  -- sfix27_En24
              iy_pred_pu => iy_pred_pu_sig,  -- sfix27_En24
              id_pred_pu_AXI => id_pred_pu_AXI_sig,  -- sfix27_En24
              iq_pred_pu_AXI => iq_pred_pu_AXI_sig,  -- sfix27_En24
              ix_pred_pu_AXI => ix_pred_pu_AXI_sig,  -- sfix27_En24
              iy_pred_pu_AXI => iy_pred_pu_AXI_sig,  -- sfix27_En24
              calc_done => calc_done_sig  -- ufix1
              );

  ip_timestamp <= unsigned'(X"839DDFA5");

  reset_cm <=  NOT IPCORE_RESETN;

  id_pu_unsigned <= unsigned(id_pu);

  id_pu_sig <= signed(id_pu_unsigned);

  iq_pu_unsigned <= unsigned(iq_pu);

  iq_pu_sig <= signed(iq_pu_unsigned);

  ix_pu_unsigned <= unsigned(ix_pu);

  ix_pu_sig <= signed(ix_pu_unsigned);

  iy_pu_unsigned <= unsigned(iy_pu);

  iy_pu_sig <= signed(iy_pu_unsigned);

  vd_pu_0_unsigned <= unsigned(vd_pu_0);

  vd_pu_0_slice <= vd_pu_0_unsigned(26 DOWNTO 0);

  vd_pu_0_sig <= signed(vd_pu_0_slice);

  vd_pu_0_unsigned_1 <= unsigned(vd_pu_0);

  vd_pu_0_slice_1 <= vd_pu_0_unsigned_1(53 DOWNTO 27);

  vd_pu_1_sig <= signed(vd_pu_0_slice_1);

  vd_pu_0_unsigned_2 <= unsigned(vd_pu_0);

  vd_pu_0_slice_2 <= vd_pu_0_unsigned_2(80 DOWNTO 54);

  vd_pu_2_sig <= signed(vd_pu_0_slice_2);

  vd_pu_0_unsigned_3 <= unsigned(vd_pu_0);

  vd_pu_0_slice_3 <= vd_pu_0_unsigned_3(107 DOWNTO 81);

  vd_pu_3_sig <= signed(vd_pu_0_slice_3);

  vd_pu_0_unsigned_4 <= unsigned(vd_pu_0);

  vd_pu_0_slice_4 <= vd_pu_0_unsigned_4(134 DOWNTO 108);

  vd_pu_4_sig <= signed(vd_pu_0_slice_4);

  vd_pu_0_unsigned_5 <= unsigned(vd_pu_0);

  vd_pu_0_slice_5 <= vd_pu_0_unsigned_5(161 DOWNTO 135);

  vd_pu_5_sig <= signed(vd_pu_0_slice_5);

  vd_pu_0_unsigned_6 <= unsigned(vd_pu_0);

  vd_pu_0_slice_6 <= vd_pu_0_unsigned_6(188 DOWNTO 162);

  vd_pu_6_sig <= signed(vd_pu_0_slice_6);

  vd_pu_0_unsigned_7 <= unsigned(vd_pu_0);

  vd_pu_0_slice_7 <= vd_pu_0_unsigned_7(215 DOWNTO 189);

  vd_pu_7_sig <= signed(vd_pu_0_slice_7);

  vd_pu_0_unsigned_8 <= unsigned(vd_pu_0);

  vd_pu_0_slice_8 <= vd_pu_0_unsigned_8(242 DOWNTO 216);

  vd_pu_8_sig <= signed(vd_pu_0_slice_8);

  vd_pu_0_unsigned_9 <= unsigned(vd_pu_0);

  vd_pu_0_slice_9 <= vd_pu_0_unsigned_9(269 DOWNTO 243);

  vd_pu_9_sig <= signed(vd_pu_0_slice_9);

  vd_pu_0_unsigned_10 <= unsigned(vd_pu_0);

  vd_pu_0_slice_10 <= vd_pu_0_unsigned_10(296 DOWNTO 270);

  vd_pu_10_sig <= signed(vd_pu_0_slice_10);

  vd_pu_0_unsigned_11 <= unsigned(vd_pu_0);

  vd_pu_0_slice_11 <= vd_pu_0_unsigned_11(323 DOWNTO 297);

  vd_pu_11_sig <= signed(vd_pu_0_slice_11);

  vd_pu_0_unsigned_12 <= unsigned(vd_pu_0);

  vd_pu_0_slice_12 <= vd_pu_0_unsigned_12(350 DOWNTO 324);

  vd_pu_12_sig <= signed(vd_pu_0_slice_12);

  vd_pu_0_unsigned_13 <= unsigned(vd_pu_0);

  vd_pu_0_slice_13 <= vd_pu_0_unsigned_13(377 DOWNTO 351);

  vd_pu_13_sig <= signed(vd_pu_0_slice_13);

  vd_pu_0_unsigned_14 <= unsigned(vd_pu_0);

  vd_pu_0_slice_14 <= vd_pu_0_unsigned_14(404 DOWNTO 378);

  vd_pu_14_sig <= signed(vd_pu_0_slice_14);

  vd_pu_0_unsigned_15 <= unsigned(vd_pu_0);

  vd_pu_0_slice_15 <= vd_pu_0_unsigned_15(431 DOWNTO 405);

  vd_pu_15_sig <= signed(vd_pu_0_slice_15);

  vd_pu_0_unsigned_16 <= unsigned(vd_pu_0);

  vd_pu_0_slice_16 <= vd_pu_0_unsigned_16(458 DOWNTO 432);

  vd_pu_16_sig <= signed(vd_pu_0_slice_16);

  vd_pu_0_unsigned_17 <= unsigned(vd_pu_0);

  vd_pu_0_slice_17 <= vd_pu_0_unsigned_17(485 DOWNTO 459);

  vd_pu_17_sig <= signed(vd_pu_0_slice_17);

  vd_pu_0_unsigned_18 <= unsigned(vd_pu_0);

  vd_pu_0_slice_18 <= vd_pu_0_unsigned_18(512 DOWNTO 486);

  vd_pu_18_sig <= signed(vd_pu_0_slice_18);

  vd_pu_0_unsigned_19 <= unsigned(vd_pu_0);

  vd_pu_0_slice_19 <= vd_pu_0_unsigned_19(539 DOWNTO 513);

  vd_pu_19_sig <= signed(vd_pu_0_slice_19);

  vd_pu_0_unsigned_20 <= unsigned(vd_pu_0);

  vd_pu_0_slice_20 <= vd_pu_0_unsigned_20(566 DOWNTO 540);

  vd_pu_20_sig <= signed(vd_pu_0_slice_20);

  vd_pu_0_unsigned_21 <= unsigned(vd_pu_0);

  vd_pu_0_slice_21 <= vd_pu_0_unsigned_21(593 DOWNTO 567);

  vd_pu_21_sig <= signed(vd_pu_0_slice_21);

  vd_pu_0_unsigned_22 <= unsigned(vd_pu_0);

  vd_pu_0_slice_22 <= vd_pu_0_unsigned_22(620 DOWNTO 594);

  vd_pu_22_sig <= signed(vd_pu_0_slice_22);

  vd_pu_0_unsigned_23 <= unsigned(vd_pu_0);

  vd_pu_0_slice_23 <= vd_pu_0_unsigned_23(647 DOWNTO 621);

  vd_pu_23_sig <= signed(vd_pu_0_slice_23);

  vd_pu_0_unsigned_24 <= unsigned(vd_pu_0);

  vd_pu_0_slice_24 <= vd_pu_0_unsigned_24(674 DOWNTO 648);

  vd_pu_24_sig <= signed(vd_pu_0_slice_24);

  vd_pu_0_unsigned_25 <= unsigned(vd_pu_0);

  vd_pu_0_slice_25 <= vd_pu_0_unsigned_25(701 DOWNTO 675);

  vd_pu_25_sig <= signed(vd_pu_0_slice_25);

  vd_pu_0_unsigned_26 <= unsigned(vd_pu_0);

  vd_pu_0_slice_26 <= vd_pu_0_unsigned_26(728 DOWNTO 702);

  vd_pu_26_sig <= signed(vd_pu_0_slice_26);

  vd_pu_0_unsigned_27 <= unsigned(vd_pu_0);

  vd_pu_0_slice_27 <= vd_pu_0_unsigned_27(755 DOWNTO 729);

  vd_pu_27_sig <= signed(vd_pu_0_slice_27);

  vd_pu_0_unsigned_28 <= unsigned(vd_pu_0);

  vd_pu_0_slice_28 <= vd_pu_0_unsigned_28(782 DOWNTO 756);

  vd_pu_28_sig <= signed(vd_pu_0_slice_28);

  vd_pu_0_unsigned_29 <= unsigned(vd_pu_0);

  vd_pu_0_slice_29 <= vd_pu_0_unsigned_29(809 DOWNTO 783);

  vd_pu_29_sig <= signed(vd_pu_0_slice_29);

  vd_pu_0_unsigned_30 <= unsigned(vd_pu_0);

  vd_pu_0_slice_30 <= vd_pu_0_unsigned_30(836 DOWNTO 810);

  vd_pu_30_sig <= signed(vd_pu_0_slice_30);

  vd_pu_0_unsigned_31 <= unsigned(vd_pu_0);

  vd_pu_0_slice_31 <= vd_pu_0_unsigned_31(863 DOWNTO 837);

  vd_pu_31_sig <= signed(vd_pu_0_slice_31);

  vd_pu_0_unsigned_32 <= unsigned(vd_pu_0);

  vd_pu_0_slice_32 <= vd_pu_0_unsigned_32(890 DOWNTO 864);

  vd_pu_32_sig <= signed(vd_pu_0_slice_32);

  vd_pu_0_unsigned_33 <= unsigned(vd_pu_0);

  vd_pu_0_slice_33 <= vd_pu_0_unsigned_33(917 DOWNTO 891);

  vd_pu_33_sig <= signed(vd_pu_0_slice_33);

  vd_pu_0_unsigned_34 <= unsigned(vd_pu_0);

  vd_pu_0_slice_34 <= vd_pu_0_unsigned_34(944 DOWNTO 918);

  vd_pu_34_sig <= signed(vd_pu_0_slice_34);

  vd_pu_0_unsigned_35 <= unsigned(vd_pu_0);

  vd_pu_0_slice_35 <= vd_pu_0_unsigned_35(971 DOWNTO 945);

  vd_pu_35_sig <= signed(vd_pu_0_slice_35);

  vd_pu_0_unsigned_36 <= unsigned(vd_pu_0);

  vd_pu_0_slice_36 <= vd_pu_0_unsigned_36(998 DOWNTO 972);

  vd_pu_36_sig <= signed(vd_pu_0_slice_36);

  vd_pu_0_unsigned_37 <= unsigned(vd_pu_0);

  vd_pu_0_slice_37 <= vd_pu_0_unsigned_37(1025 DOWNTO 999);

  vd_pu_37_sig <= signed(vd_pu_0_slice_37);

  vd_pu_0_unsigned_38 <= unsigned(vd_pu_0);

  vd_pu_0_slice_38 <= vd_pu_0_unsigned_38(1052 DOWNTO 1026);

  vd_pu_38_sig <= signed(vd_pu_0_slice_38);

  vd_pu_0_unsigned_39 <= unsigned(vd_pu_0);

  vd_pu_0_slice_39 <= vd_pu_0_unsigned_39(1079 DOWNTO 1053);

  vd_pu_39_sig <= signed(vd_pu_0_slice_39);

  vd_pu_0_unsigned_40 <= unsigned(vd_pu_0);

  vd_pu_0_slice_40 <= vd_pu_0_unsigned_40(1106 DOWNTO 1080);

  vd_pu_40_sig <= signed(vd_pu_0_slice_40);

  vd_pu_0_unsigned_41 <= unsigned(vd_pu_0);

  vd_pu_0_slice_41 <= vd_pu_0_unsigned_41(1133 DOWNTO 1107);

  vd_pu_41_sig <= signed(vd_pu_0_slice_41);

  vd_pu_0_unsigned_42 <= unsigned(vd_pu_0);

  vd_pu_0_slice_42 <= vd_pu_0_unsigned_42(1160 DOWNTO 1134);

  vd_pu_42_sig <= signed(vd_pu_0_slice_42);

  vd_pu_0_unsigned_43 <= unsigned(vd_pu_0);

  vd_pu_0_slice_43 <= vd_pu_0_unsigned_43(1187 DOWNTO 1161);

  vd_pu_43_sig <= signed(vd_pu_0_slice_43);

  vd_pu_0_unsigned_44 <= unsigned(vd_pu_0);

  vd_pu_0_slice_44 <= vd_pu_0_unsigned_44(1214 DOWNTO 1188);

  vd_pu_44_sig <= signed(vd_pu_0_slice_44);

  vd_pu_0_unsigned_45 <= unsigned(vd_pu_0);

  vd_pu_0_slice_45 <= vd_pu_0_unsigned_45(1241 DOWNTO 1215);

  vd_pu_45_sig <= signed(vd_pu_0_slice_45);

  vd_pu_0_unsigned_46 <= unsigned(vd_pu_0);

  vd_pu_0_slice_46 <= vd_pu_0_unsigned_46(1268 DOWNTO 1242);

  vd_pu_46_sig <= signed(vd_pu_0_slice_46);

  vd_pu_0_unsigned_47 <= unsigned(vd_pu_0);

  vd_pu_0_slice_47 <= vd_pu_0_unsigned_47(1295 DOWNTO 1269);

  vd_pu_47_sig <= signed(vd_pu_0_slice_47);

  vd_pu_0_unsigned_48 <= unsigned(vd_pu_0);

  vd_pu_0_slice_48 <= vd_pu_0_unsigned_48(1322 DOWNTO 1296);

  vd_pu_48_sig <= signed(vd_pu_0_slice_48);

  vd_pu_0_unsigned_49 <= unsigned(vd_pu_0);

  vd_pu_0_slice_49 <= vd_pu_0_unsigned_49(1349 DOWNTO 1323);

  vd_pu_49_sig <= signed(vd_pu_0_slice_49);

  vd_pu_0_unsigned_50 <= unsigned(vd_pu_0);

  vd_pu_0_slice_50 <= vd_pu_0_unsigned_50(1376 DOWNTO 1350);

  vd_pu_50_sig <= signed(vd_pu_0_slice_50);

  vd_pu_0_unsigned_51 <= unsigned(vd_pu_0);

  vd_pu_0_slice_51 <= vd_pu_0_unsigned_51(1403 DOWNTO 1377);

  vd_pu_51_sig <= signed(vd_pu_0_slice_51);

  vd_pu_0_unsigned_52 <= unsigned(vd_pu_0);

  vd_pu_0_slice_52 <= vd_pu_0_unsigned_52(1430 DOWNTO 1404);

  vd_pu_52_sig <= signed(vd_pu_0_slice_52);

  vd_pu_0_unsigned_53 <= unsigned(vd_pu_0);

  vd_pu_0_slice_53 <= vd_pu_0_unsigned_53(1457 DOWNTO 1431);

  vd_pu_53_sig <= signed(vd_pu_0_slice_53);

  vd_pu_0_unsigned_54 <= unsigned(vd_pu_0);

  vd_pu_0_slice_54 <= vd_pu_0_unsigned_54(1484 DOWNTO 1458);

  vd_pu_54_sig <= signed(vd_pu_0_slice_54);

  vd_pu_0_unsigned_55 <= unsigned(vd_pu_0);

  vd_pu_0_slice_55 <= vd_pu_0_unsigned_55(1511 DOWNTO 1485);

  vd_pu_55_sig <= signed(vd_pu_0_slice_55);

  vd_pu_0_unsigned_56 <= unsigned(vd_pu_0);

  vd_pu_0_slice_56 <= vd_pu_0_unsigned_56(1538 DOWNTO 1512);

  vd_pu_56_sig <= signed(vd_pu_0_slice_56);

  vd_pu_0_unsigned_57 <= unsigned(vd_pu_0);

  vd_pu_0_slice_57 <= vd_pu_0_unsigned_57(1565 DOWNTO 1539);

  vd_pu_57_sig <= signed(vd_pu_0_slice_57);

  vd_pu_0_unsigned_58 <= unsigned(vd_pu_0);

  vd_pu_0_slice_58 <= vd_pu_0_unsigned_58(1592 DOWNTO 1566);

  vd_pu_58_sig <= signed(vd_pu_0_slice_58);

  vd_pu_0_unsigned_59 <= unsigned(vd_pu_0);

  vd_pu_0_slice_59 <= vd_pu_0_unsigned_59(1619 DOWNTO 1593);

  vd_pu_59_sig <= signed(vd_pu_0_slice_59);

  vd_pu_0_unsigned_60 <= unsigned(vd_pu_0);

  vd_pu_0_slice_60 <= vd_pu_0_unsigned_60(1646 DOWNTO 1620);

  vd_pu_60_sig <= signed(vd_pu_0_slice_60);

  vd_pu_0_unsigned_61 <= unsigned(vd_pu_0);

  vd_pu_0_slice_61 <= vd_pu_0_unsigned_61(1673 DOWNTO 1647);

  vd_pu_61_sig <= signed(vd_pu_0_slice_61);

  vd_pu_0_unsigned_62 <= unsigned(vd_pu_0);

  vd_pu_0_slice_62 <= vd_pu_0_unsigned_62(1700 DOWNTO 1674);

  vd_pu_62_sig <= signed(vd_pu_0_slice_62);

  vd_pu_0_unsigned_63 <= unsigned(vd_pu_0);

  vd_pu_0_slice_63 <= vd_pu_0_unsigned_63(1727 DOWNTO 1701);

  vd_pu_63_sig <= signed(vd_pu_0_slice_63);

  vq_pu_0_unsigned <= unsigned(vq_pu_0);

  vq_pu_0_slice <= vq_pu_0_unsigned(26 DOWNTO 0);

  vq_pu_0_sig <= signed(vq_pu_0_slice);

  vq_pu_0_unsigned_1 <= unsigned(vq_pu_0);

  vq_pu_0_slice_1 <= vq_pu_0_unsigned_1(53 DOWNTO 27);

  vq_pu_1_sig <= signed(vq_pu_0_slice_1);

  vq_pu_0_unsigned_2 <= unsigned(vq_pu_0);

  vq_pu_0_slice_2 <= vq_pu_0_unsigned_2(80 DOWNTO 54);

  vq_pu_2_sig <= signed(vq_pu_0_slice_2);

  vq_pu_0_unsigned_3 <= unsigned(vq_pu_0);

  vq_pu_0_slice_3 <= vq_pu_0_unsigned_3(107 DOWNTO 81);

  vq_pu_3_sig <= signed(vq_pu_0_slice_3);

  vq_pu_0_unsigned_4 <= unsigned(vq_pu_0);

  vq_pu_0_slice_4 <= vq_pu_0_unsigned_4(134 DOWNTO 108);

  vq_pu_4_sig <= signed(vq_pu_0_slice_4);

  vq_pu_0_unsigned_5 <= unsigned(vq_pu_0);

  vq_pu_0_slice_5 <= vq_pu_0_unsigned_5(161 DOWNTO 135);

  vq_pu_5_sig <= signed(vq_pu_0_slice_5);

  vq_pu_0_unsigned_6 <= unsigned(vq_pu_0);

  vq_pu_0_slice_6 <= vq_pu_0_unsigned_6(188 DOWNTO 162);

  vq_pu_6_sig <= signed(vq_pu_0_slice_6);

  vq_pu_0_unsigned_7 <= unsigned(vq_pu_0);

  vq_pu_0_slice_7 <= vq_pu_0_unsigned_7(215 DOWNTO 189);

  vq_pu_7_sig <= signed(vq_pu_0_slice_7);

  vq_pu_0_unsigned_8 <= unsigned(vq_pu_0);

  vq_pu_0_slice_8 <= vq_pu_0_unsigned_8(242 DOWNTO 216);

  vq_pu_8_sig <= signed(vq_pu_0_slice_8);

  vq_pu_0_unsigned_9 <= unsigned(vq_pu_0);

  vq_pu_0_slice_9 <= vq_pu_0_unsigned_9(269 DOWNTO 243);

  vq_pu_9_sig <= signed(vq_pu_0_slice_9);

  vq_pu_0_unsigned_10 <= unsigned(vq_pu_0);

  vq_pu_0_slice_10 <= vq_pu_0_unsigned_10(296 DOWNTO 270);

  vq_pu_10_sig <= signed(vq_pu_0_slice_10);

  vq_pu_0_unsigned_11 <= unsigned(vq_pu_0);

  vq_pu_0_slice_11 <= vq_pu_0_unsigned_11(323 DOWNTO 297);

  vq_pu_11_sig <= signed(vq_pu_0_slice_11);

  vq_pu_0_unsigned_12 <= unsigned(vq_pu_0);

  vq_pu_0_slice_12 <= vq_pu_0_unsigned_12(350 DOWNTO 324);

  vq_pu_12_sig <= signed(vq_pu_0_slice_12);

  vq_pu_0_unsigned_13 <= unsigned(vq_pu_0);

  vq_pu_0_slice_13 <= vq_pu_0_unsigned_13(377 DOWNTO 351);

  vq_pu_13_sig <= signed(vq_pu_0_slice_13);

  vq_pu_0_unsigned_14 <= unsigned(vq_pu_0);

  vq_pu_0_slice_14 <= vq_pu_0_unsigned_14(404 DOWNTO 378);

  vq_pu_14_sig <= signed(vq_pu_0_slice_14);

  vq_pu_0_unsigned_15 <= unsigned(vq_pu_0);

  vq_pu_0_slice_15 <= vq_pu_0_unsigned_15(431 DOWNTO 405);

  vq_pu_15_sig <= signed(vq_pu_0_slice_15);

  vq_pu_0_unsigned_16 <= unsigned(vq_pu_0);

  vq_pu_0_slice_16 <= vq_pu_0_unsigned_16(458 DOWNTO 432);

  vq_pu_16_sig <= signed(vq_pu_0_slice_16);

  vq_pu_0_unsigned_17 <= unsigned(vq_pu_0);

  vq_pu_0_slice_17 <= vq_pu_0_unsigned_17(485 DOWNTO 459);

  vq_pu_17_sig <= signed(vq_pu_0_slice_17);

  vq_pu_0_unsigned_18 <= unsigned(vq_pu_0);

  vq_pu_0_slice_18 <= vq_pu_0_unsigned_18(512 DOWNTO 486);

  vq_pu_18_sig <= signed(vq_pu_0_slice_18);

  vq_pu_0_unsigned_19 <= unsigned(vq_pu_0);

  vq_pu_0_slice_19 <= vq_pu_0_unsigned_19(539 DOWNTO 513);

  vq_pu_19_sig <= signed(vq_pu_0_slice_19);

  vq_pu_0_unsigned_20 <= unsigned(vq_pu_0);

  vq_pu_0_slice_20 <= vq_pu_0_unsigned_20(566 DOWNTO 540);

  vq_pu_20_sig <= signed(vq_pu_0_slice_20);

  vq_pu_0_unsigned_21 <= unsigned(vq_pu_0);

  vq_pu_0_slice_21 <= vq_pu_0_unsigned_21(593 DOWNTO 567);

  vq_pu_21_sig <= signed(vq_pu_0_slice_21);

  vq_pu_0_unsigned_22 <= unsigned(vq_pu_0);

  vq_pu_0_slice_22 <= vq_pu_0_unsigned_22(620 DOWNTO 594);

  vq_pu_22_sig <= signed(vq_pu_0_slice_22);

  vq_pu_0_unsigned_23 <= unsigned(vq_pu_0);

  vq_pu_0_slice_23 <= vq_pu_0_unsigned_23(647 DOWNTO 621);

  vq_pu_23_sig <= signed(vq_pu_0_slice_23);

  vq_pu_0_unsigned_24 <= unsigned(vq_pu_0);

  vq_pu_0_slice_24 <= vq_pu_0_unsigned_24(674 DOWNTO 648);

  vq_pu_24_sig <= signed(vq_pu_0_slice_24);

  vq_pu_0_unsigned_25 <= unsigned(vq_pu_0);

  vq_pu_0_slice_25 <= vq_pu_0_unsigned_25(701 DOWNTO 675);

  vq_pu_25_sig <= signed(vq_pu_0_slice_25);

  vq_pu_0_unsigned_26 <= unsigned(vq_pu_0);

  vq_pu_0_slice_26 <= vq_pu_0_unsigned_26(728 DOWNTO 702);

  vq_pu_26_sig <= signed(vq_pu_0_slice_26);

  vq_pu_0_unsigned_27 <= unsigned(vq_pu_0);

  vq_pu_0_slice_27 <= vq_pu_0_unsigned_27(755 DOWNTO 729);

  vq_pu_27_sig <= signed(vq_pu_0_slice_27);

  vq_pu_0_unsigned_28 <= unsigned(vq_pu_0);

  vq_pu_0_slice_28 <= vq_pu_0_unsigned_28(782 DOWNTO 756);

  vq_pu_28_sig <= signed(vq_pu_0_slice_28);

  vq_pu_0_unsigned_29 <= unsigned(vq_pu_0);

  vq_pu_0_slice_29 <= vq_pu_0_unsigned_29(809 DOWNTO 783);

  vq_pu_29_sig <= signed(vq_pu_0_slice_29);

  vq_pu_0_unsigned_30 <= unsigned(vq_pu_0);

  vq_pu_0_slice_30 <= vq_pu_0_unsigned_30(836 DOWNTO 810);

  vq_pu_30_sig <= signed(vq_pu_0_slice_30);

  vq_pu_0_unsigned_31 <= unsigned(vq_pu_0);

  vq_pu_0_slice_31 <= vq_pu_0_unsigned_31(863 DOWNTO 837);

  vq_pu_31_sig <= signed(vq_pu_0_slice_31);

  vq_pu_0_unsigned_32 <= unsigned(vq_pu_0);

  vq_pu_0_slice_32 <= vq_pu_0_unsigned_32(890 DOWNTO 864);

  vq_pu_32_sig <= signed(vq_pu_0_slice_32);

  vq_pu_0_unsigned_33 <= unsigned(vq_pu_0);

  vq_pu_0_slice_33 <= vq_pu_0_unsigned_33(917 DOWNTO 891);

  vq_pu_33_sig <= signed(vq_pu_0_slice_33);

  vq_pu_0_unsigned_34 <= unsigned(vq_pu_0);

  vq_pu_0_slice_34 <= vq_pu_0_unsigned_34(944 DOWNTO 918);

  vq_pu_34_sig <= signed(vq_pu_0_slice_34);

  vq_pu_0_unsigned_35 <= unsigned(vq_pu_0);

  vq_pu_0_slice_35 <= vq_pu_0_unsigned_35(971 DOWNTO 945);

  vq_pu_35_sig <= signed(vq_pu_0_slice_35);

  vq_pu_0_unsigned_36 <= unsigned(vq_pu_0);

  vq_pu_0_slice_36 <= vq_pu_0_unsigned_36(998 DOWNTO 972);

  vq_pu_36_sig <= signed(vq_pu_0_slice_36);

  vq_pu_0_unsigned_37 <= unsigned(vq_pu_0);

  vq_pu_0_slice_37 <= vq_pu_0_unsigned_37(1025 DOWNTO 999);

  vq_pu_37_sig <= signed(vq_pu_0_slice_37);

  vq_pu_0_unsigned_38 <= unsigned(vq_pu_0);

  vq_pu_0_slice_38 <= vq_pu_0_unsigned_38(1052 DOWNTO 1026);

  vq_pu_38_sig <= signed(vq_pu_0_slice_38);

  vq_pu_0_unsigned_39 <= unsigned(vq_pu_0);

  vq_pu_0_slice_39 <= vq_pu_0_unsigned_39(1079 DOWNTO 1053);

  vq_pu_39_sig <= signed(vq_pu_0_slice_39);

  vq_pu_0_unsigned_40 <= unsigned(vq_pu_0);

  vq_pu_0_slice_40 <= vq_pu_0_unsigned_40(1106 DOWNTO 1080);

  vq_pu_40_sig <= signed(vq_pu_0_slice_40);

  vq_pu_0_unsigned_41 <= unsigned(vq_pu_0);

  vq_pu_0_slice_41 <= vq_pu_0_unsigned_41(1133 DOWNTO 1107);

  vq_pu_41_sig <= signed(vq_pu_0_slice_41);

  vq_pu_0_unsigned_42 <= unsigned(vq_pu_0);

  vq_pu_0_slice_42 <= vq_pu_0_unsigned_42(1160 DOWNTO 1134);

  vq_pu_42_sig <= signed(vq_pu_0_slice_42);

  vq_pu_0_unsigned_43 <= unsigned(vq_pu_0);

  vq_pu_0_slice_43 <= vq_pu_0_unsigned_43(1187 DOWNTO 1161);

  vq_pu_43_sig <= signed(vq_pu_0_slice_43);

  vq_pu_0_unsigned_44 <= unsigned(vq_pu_0);

  vq_pu_0_slice_44 <= vq_pu_0_unsigned_44(1214 DOWNTO 1188);

  vq_pu_44_sig <= signed(vq_pu_0_slice_44);

  vq_pu_0_unsigned_45 <= unsigned(vq_pu_0);

  vq_pu_0_slice_45 <= vq_pu_0_unsigned_45(1241 DOWNTO 1215);

  vq_pu_45_sig <= signed(vq_pu_0_slice_45);

  vq_pu_0_unsigned_46 <= unsigned(vq_pu_0);

  vq_pu_0_slice_46 <= vq_pu_0_unsigned_46(1268 DOWNTO 1242);

  vq_pu_46_sig <= signed(vq_pu_0_slice_46);

  vq_pu_0_unsigned_47 <= unsigned(vq_pu_0);

  vq_pu_0_slice_47 <= vq_pu_0_unsigned_47(1295 DOWNTO 1269);

  vq_pu_47_sig <= signed(vq_pu_0_slice_47);

  vq_pu_0_unsigned_48 <= unsigned(vq_pu_0);

  vq_pu_0_slice_48 <= vq_pu_0_unsigned_48(1322 DOWNTO 1296);

  vq_pu_48_sig <= signed(vq_pu_0_slice_48);

  vq_pu_0_unsigned_49 <= unsigned(vq_pu_0);

  vq_pu_0_slice_49 <= vq_pu_0_unsigned_49(1349 DOWNTO 1323);

  vq_pu_49_sig <= signed(vq_pu_0_slice_49);

  vq_pu_0_unsigned_50 <= unsigned(vq_pu_0);

  vq_pu_0_slice_50 <= vq_pu_0_unsigned_50(1376 DOWNTO 1350);

  vq_pu_50_sig <= signed(vq_pu_0_slice_50);

  vq_pu_0_unsigned_51 <= unsigned(vq_pu_0);

  vq_pu_0_slice_51 <= vq_pu_0_unsigned_51(1403 DOWNTO 1377);

  vq_pu_51_sig <= signed(vq_pu_0_slice_51);

  vq_pu_0_unsigned_52 <= unsigned(vq_pu_0);

  vq_pu_0_slice_52 <= vq_pu_0_unsigned_52(1430 DOWNTO 1404);

  vq_pu_52_sig <= signed(vq_pu_0_slice_52);

  vq_pu_0_unsigned_53 <= unsigned(vq_pu_0);

  vq_pu_0_slice_53 <= vq_pu_0_unsigned_53(1457 DOWNTO 1431);

  vq_pu_53_sig <= signed(vq_pu_0_slice_53);

  vq_pu_0_unsigned_54 <= unsigned(vq_pu_0);

  vq_pu_0_slice_54 <= vq_pu_0_unsigned_54(1484 DOWNTO 1458);

  vq_pu_54_sig <= signed(vq_pu_0_slice_54);

  vq_pu_0_unsigned_55 <= unsigned(vq_pu_0);

  vq_pu_0_slice_55 <= vq_pu_0_unsigned_55(1511 DOWNTO 1485);

  vq_pu_55_sig <= signed(vq_pu_0_slice_55);

  vq_pu_0_unsigned_56 <= unsigned(vq_pu_0);

  vq_pu_0_slice_56 <= vq_pu_0_unsigned_56(1538 DOWNTO 1512);

  vq_pu_56_sig <= signed(vq_pu_0_slice_56);

  vq_pu_0_unsigned_57 <= unsigned(vq_pu_0);

  vq_pu_0_slice_57 <= vq_pu_0_unsigned_57(1565 DOWNTO 1539);

  vq_pu_57_sig <= signed(vq_pu_0_slice_57);

  vq_pu_0_unsigned_58 <= unsigned(vq_pu_0);

  vq_pu_0_slice_58 <= vq_pu_0_unsigned_58(1592 DOWNTO 1566);

  vq_pu_58_sig <= signed(vq_pu_0_slice_58);

  vq_pu_0_unsigned_59 <= unsigned(vq_pu_0);

  vq_pu_0_slice_59 <= vq_pu_0_unsigned_59(1619 DOWNTO 1593);

  vq_pu_59_sig <= signed(vq_pu_0_slice_59);

  vq_pu_0_unsigned_60 <= unsigned(vq_pu_0);

  vq_pu_0_slice_60 <= vq_pu_0_unsigned_60(1646 DOWNTO 1620);

  vq_pu_60_sig <= signed(vq_pu_0_slice_60);

  vq_pu_0_unsigned_61 <= unsigned(vq_pu_0);

  vq_pu_0_slice_61 <= vq_pu_0_unsigned_61(1673 DOWNTO 1647);

  vq_pu_61_sig <= signed(vq_pu_0_slice_61);

  vq_pu_0_unsigned_62 <= unsigned(vq_pu_0);

  vq_pu_0_slice_62 <= vq_pu_0_unsigned_62(1700 DOWNTO 1674);

  vq_pu_62_sig <= signed(vq_pu_0_slice_62);

  vq_pu_0_unsigned_63 <= unsigned(vq_pu_0);

  vq_pu_0_slice_63 <= vq_pu_0_unsigned_63(1727 DOWNTO 1701);

  vq_pu_63_sig <= signed(vq_pu_0_slice_63);

  vx_pu_0_unsigned <= unsigned(vx_pu_0);

  vx_pu_0_slice <= vx_pu_0_unsigned(26 DOWNTO 0);

  vx_pu_0_sig <= signed(vx_pu_0_slice);

  vx_pu_0_unsigned_1 <= unsigned(vx_pu_0);

  vx_pu_0_slice_1 <= vx_pu_0_unsigned_1(53 DOWNTO 27);

  vx_pu_1_sig <= signed(vx_pu_0_slice_1);

  vx_pu_0_unsigned_2 <= unsigned(vx_pu_0);

  vx_pu_0_slice_2 <= vx_pu_0_unsigned_2(80 DOWNTO 54);

  vx_pu_2_sig <= signed(vx_pu_0_slice_2);

  vx_pu_0_unsigned_3 <= unsigned(vx_pu_0);

  vx_pu_0_slice_3 <= vx_pu_0_unsigned_3(107 DOWNTO 81);

  vx_pu_3_sig <= signed(vx_pu_0_slice_3);

  vx_pu_0_unsigned_4 <= unsigned(vx_pu_0);

  vx_pu_0_slice_4 <= vx_pu_0_unsigned_4(134 DOWNTO 108);

  vx_pu_4_sig <= signed(vx_pu_0_slice_4);

  vx_pu_0_unsigned_5 <= unsigned(vx_pu_0);

  vx_pu_0_slice_5 <= vx_pu_0_unsigned_5(161 DOWNTO 135);

  vx_pu_5_sig <= signed(vx_pu_0_slice_5);

  vx_pu_0_unsigned_6 <= unsigned(vx_pu_0);

  vx_pu_0_slice_6 <= vx_pu_0_unsigned_6(188 DOWNTO 162);

  vx_pu_6_sig <= signed(vx_pu_0_slice_6);

  vx_pu_0_unsigned_7 <= unsigned(vx_pu_0);

  vx_pu_0_slice_7 <= vx_pu_0_unsigned_7(215 DOWNTO 189);

  vx_pu_7_sig <= signed(vx_pu_0_slice_7);

  vx_pu_0_unsigned_8 <= unsigned(vx_pu_0);

  vx_pu_0_slice_8 <= vx_pu_0_unsigned_8(242 DOWNTO 216);

  vx_pu_8_sig <= signed(vx_pu_0_slice_8);

  vx_pu_0_unsigned_9 <= unsigned(vx_pu_0);

  vx_pu_0_slice_9 <= vx_pu_0_unsigned_9(269 DOWNTO 243);

  vx_pu_9_sig <= signed(vx_pu_0_slice_9);

  vx_pu_0_unsigned_10 <= unsigned(vx_pu_0);

  vx_pu_0_slice_10 <= vx_pu_0_unsigned_10(296 DOWNTO 270);

  vx_pu_10_sig <= signed(vx_pu_0_slice_10);

  vx_pu_0_unsigned_11 <= unsigned(vx_pu_0);

  vx_pu_0_slice_11 <= vx_pu_0_unsigned_11(323 DOWNTO 297);

  vx_pu_11_sig <= signed(vx_pu_0_slice_11);

  vx_pu_0_unsigned_12 <= unsigned(vx_pu_0);

  vx_pu_0_slice_12 <= vx_pu_0_unsigned_12(350 DOWNTO 324);

  vx_pu_12_sig <= signed(vx_pu_0_slice_12);

  vx_pu_0_unsigned_13 <= unsigned(vx_pu_0);

  vx_pu_0_slice_13 <= vx_pu_0_unsigned_13(377 DOWNTO 351);

  vx_pu_13_sig <= signed(vx_pu_0_slice_13);

  vx_pu_0_unsigned_14 <= unsigned(vx_pu_0);

  vx_pu_0_slice_14 <= vx_pu_0_unsigned_14(404 DOWNTO 378);

  vx_pu_14_sig <= signed(vx_pu_0_slice_14);

  vx_pu_0_unsigned_15 <= unsigned(vx_pu_0);

  vx_pu_0_slice_15 <= vx_pu_0_unsigned_15(431 DOWNTO 405);

  vx_pu_15_sig <= signed(vx_pu_0_slice_15);

  vx_pu_0_unsigned_16 <= unsigned(vx_pu_0);

  vx_pu_0_slice_16 <= vx_pu_0_unsigned_16(458 DOWNTO 432);

  vx_pu_16_sig <= signed(vx_pu_0_slice_16);

  vx_pu_0_unsigned_17 <= unsigned(vx_pu_0);

  vx_pu_0_slice_17 <= vx_pu_0_unsigned_17(485 DOWNTO 459);

  vx_pu_17_sig <= signed(vx_pu_0_slice_17);

  vx_pu_0_unsigned_18 <= unsigned(vx_pu_0);

  vx_pu_0_slice_18 <= vx_pu_0_unsigned_18(512 DOWNTO 486);

  vx_pu_18_sig <= signed(vx_pu_0_slice_18);

  vx_pu_0_unsigned_19 <= unsigned(vx_pu_0);

  vx_pu_0_slice_19 <= vx_pu_0_unsigned_19(539 DOWNTO 513);

  vx_pu_19_sig <= signed(vx_pu_0_slice_19);

  vx_pu_0_unsigned_20 <= unsigned(vx_pu_0);

  vx_pu_0_slice_20 <= vx_pu_0_unsigned_20(566 DOWNTO 540);

  vx_pu_20_sig <= signed(vx_pu_0_slice_20);

  vx_pu_0_unsigned_21 <= unsigned(vx_pu_0);

  vx_pu_0_slice_21 <= vx_pu_0_unsigned_21(593 DOWNTO 567);

  vx_pu_21_sig <= signed(vx_pu_0_slice_21);

  vx_pu_0_unsigned_22 <= unsigned(vx_pu_0);

  vx_pu_0_slice_22 <= vx_pu_0_unsigned_22(620 DOWNTO 594);

  vx_pu_22_sig <= signed(vx_pu_0_slice_22);

  vx_pu_0_unsigned_23 <= unsigned(vx_pu_0);

  vx_pu_0_slice_23 <= vx_pu_0_unsigned_23(647 DOWNTO 621);

  vx_pu_23_sig <= signed(vx_pu_0_slice_23);

  vx_pu_0_unsigned_24 <= unsigned(vx_pu_0);

  vx_pu_0_slice_24 <= vx_pu_0_unsigned_24(674 DOWNTO 648);

  vx_pu_24_sig <= signed(vx_pu_0_slice_24);

  vx_pu_0_unsigned_25 <= unsigned(vx_pu_0);

  vx_pu_0_slice_25 <= vx_pu_0_unsigned_25(701 DOWNTO 675);

  vx_pu_25_sig <= signed(vx_pu_0_slice_25);

  vx_pu_0_unsigned_26 <= unsigned(vx_pu_0);

  vx_pu_0_slice_26 <= vx_pu_0_unsigned_26(728 DOWNTO 702);

  vx_pu_26_sig <= signed(vx_pu_0_slice_26);

  vx_pu_0_unsigned_27 <= unsigned(vx_pu_0);

  vx_pu_0_slice_27 <= vx_pu_0_unsigned_27(755 DOWNTO 729);

  vx_pu_27_sig <= signed(vx_pu_0_slice_27);

  vx_pu_0_unsigned_28 <= unsigned(vx_pu_0);

  vx_pu_0_slice_28 <= vx_pu_0_unsigned_28(782 DOWNTO 756);

  vx_pu_28_sig <= signed(vx_pu_0_slice_28);

  vx_pu_0_unsigned_29 <= unsigned(vx_pu_0);

  vx_pu_0_slice_29 <= vx_pu_0_unsigned_29(809 DOWNTO 783);

  vx_pu_29_sig <= signed(vx_pu_0_slice_29);

  vx_pu_0_unsigned_30 <= unsigned(vx_pu_0);

  vx_pu_0_slice_30 <= vx_pu_0_unsigned_30(836 DOWNTO 810);

  vx_pu_30_sig <= signed(vx_pu_0_slice_30);

  vx_pu_0_unsigned_31 <= unsigned(vx_pu_0);

  vx_pu_0_slice_31 <= vx_pu_0_unsigned_31(863 DOWNTO 837);

  vx_pu_31_sig <= signed(vx_pu_0_slice_31);

  vx_pu_0_unsigned_32 <= unsigned(vx_pu_0);

  vx_pu_0_slice_32 <= vx_pu_0_unsigned_32(890 DOWNTO 864);

  vx_pu_32_sig <= signed(vx_pu_0_slice_32);

  vx_pu_0_unsigned_33 <= unsigned(vx_pu_0);

  vx_pu_0_slice_33 <= vx_pu_0_unsigned_33(917 DOWNTO 891);

  vx_pu_33_sig <= signed(vx_pu_0_slice_33);

  vx_pu_0_unsigned_34 <= unsigned(vx_pu_0);

  vx_pu_0_slice_34 <= vx_pu_0_unsigned_34(944 DOWNTO 918);

  vx_pu_34_sig <= signed(vx_pu_0_slice_34);

  vx_pu_0_unsigned_35 <= unsigned(vx_pu_0);

  vx_pu_0_slice_35 <= vx_pu_0_unsigned_35(971 DOWNTO 945);

  vx_pu_35_sig <= signed(vx_pu_0_slice_35);

  vx_pu_0_unsigned_36 <= unsigned(vx_pu_0);

  vx_pu_0_slice_36 <= vx_pu_0_unsigned_36(998 DOWNTO 972);

  vx_pu_36_sig <= signed(vx_pu_0_slice_36);

  vx_pu_0_unsigned_37 <= unsigned(vx_pu_0);

  vx_pu_0_slice_37 <= vx_pu_0_unsigned_37(1025 DOWNTO 999);

  vx_pu_37_sig <= signed(vx_pu_0_slice_37);

  vx_pu_0_unsigned_38 <= unsigned(vx_pu_0);

  vx_pu_0_slice_38 <= vx_pu_0_unsigned_38(1052 DOWNTO 1026);

  vx_pu_38_sig <= signed(vx_pu_0_slice_38);

  vx_pu_0_unsigned_39 <= unsigned(vx_pu_0);

  vx_pu_0_slice_39 <= vx_pu_0_unsigned_39(1079 DOWNTO 1053);

  vx_pu_39_sig <= signed(vx_pu_0_slice_39);

  vx_pu_0_unsigned_40 <= unsigned(vx_pu_0);

  vx_pu_0_slice_40 <= vx_pu_0_unsigned_40(1106 DOWNTO 1080);

  vx_pu_40_sig <= signed(vx_pu_0_slice_40);

  vx_pu_0_unsigned_41 <= unsigned(vx_pu_0);

  vx_pu_0_slice_41 <= vx_pu_0_unsigned_41(1133 DOWNTO 1107);

  vx_pu_41_sig <= signed(vx_pu_0_slice_41);

  vx_pu_0_unsigned_42 <= unsigned(vx_pu_0);

  vx_pu_0_slice_42 <= vx_pu_0_unsigned_42(1160 DOWNTO 1134);

  vx_pu_42_sig <= signed(vx_pu_0_slice_42);

  vx_pu_0_unsigned_43 <= unsigned(vx_pu_0);

  vx_pu_0_slice_43 <= vx_pu_0_unsigned_43(1187 DOWNTO 1161);

  vx_pu_43_sig <= signed(vx_pu_0_slice_43);

  vx_pu_0_unsigned_44 <= unsigned(vx_pu_0);

  vx_pu_0_slice_44 <= vx_pu_0_unsigned_44(1214 DOWNTO 1188);

  vx_pu_44_sig <= signed(vx_pu_0_slice_44);

  vx_pu_0_unsigned_45 <= unsigned(vx_pu_0);

  vx_pu_0_slice_45 <= vx_pu_0_unsigned_45(1241 DOWNTO 1215);

  vx_pu_45_sig <= signed(vx_pu_0_slice_45);

  vx_pu_0_unsigned_46 <= unsigned(vx_pu_0);

  vx_pu_0_slice_46 <= vx_pu_0_unsigned_46(1268 DOWNTO 1242);

  vx_pu_46_sig <= signed(vx_pu_0_slice_46);

  vx_pu_0_unsigned_47 <= unsigned(vx_pu_0);

  vx_pu_0_slice_47 <= vx_pu_0_unsigned_47(1295 DOWNTO 1269);

  vx_pu_47_sig <= signed(vx_pu_0_slice_47);

  vx_pu_0_unsigned_48 <= unsigned(vx_pu_0);

  vx_pu_0_slice_48 <= vx_pu_0_unsigned_48(1322 DOWNTO 1296);

  vx_pu_48_sig <= signed(vx_pu_0_slice_48);

  vx_pu_0_unsigned_49 <= unsigned(vx_pu_0);

  vx_pu_0_slice_49 <= vx_pu_0_unsigned_49(1349 DOWNTO 1323);

  vx_pu_49_sig <= signed(vx_pu_0_slice_49);

  vx_pu_0_unsigned_50 <= unsigned(vx_pu_0);

  vx_pu_0_slice_50 <= vx_pu_0_unsigned_50(1376 DOWNTO 1350);

  vx_pu_50_sig <= signed(vx_pu_0_slice_50);

  vx_pu_0_unsigned_51 <= unsigned(vx_pu_0);

  vx_pu_0_slice_51 <= vx_pu_0_unsigned_51(1403 DOWNTO 1377);

  vx_pu_51_sig <= signed(vx_pu_0_slice_51);

  vx_pu_0_unsigned_52 <= unsigned(vx_pu_0);

  vx_pu_0_slice_52 <= vx_pu_0_unsigned_52(1430 DOWNTO 1404);

  vx_pu_52_sig <= signed(vx_pu_0_slice_52);

  vx_pu_0_unsigned_53 <= unsigned(vx_pu_0);

  vx_pu_0_slice_53 <= vx_pu_0_unsigned_53(1457 DOWNTO 1431);

  vx_pu_53_sig <= signed(vx_pu_0_slice_53);

  vx_pu_0_unsigned_54 <= unsigned(vx_pu_0);

  vx_pu_0_slice_54 <= vx_pu_0_unsigned_54(1484 DOWNTO 1458);

  vx_pu_54_sig <= signed(vx_pu_0_slice_54);

  vx_pu_0_unsigned_55 <= unsigned(vx_pu_0);

  vx_pu_0_slice_55 <= vx_pu_0_unsigned_55(1511 DOWNTO 1485);

  vx_pu_55_sig <= signed(vx_pu_0_slice_55);

  vx_pu_0_unsigned_56 <= unsigned(vx_pu_0);

  vx_pu_0_slice_56 <= vx_pu_0_unsigned_56(1538 DOWNTO 1512);

  vx_pu_56_sig <= signed(vx_pu_0_slice_56);

  vx_pu_0_unsigned_57 <= unsigned(vx_pu_0);

  vx_pu_0_slice_57 <= vx_pu_0_unsigned_57(1565 DOWNTO 1539);

  vx_pu_57_sig <= signed(vx_pu_0_slice_57);

  vx_pu_0_unsigned_58 <= unsigned(vx_pu_0);

  vx_pu_0_slice_58 <= vx_pu_0_unsigned_58(1592 DOWNTO 1566);

  vx_pu_58_sig <= signed(vx_pu_0_slice_58);

  vx_pu_0_unsigned_59 <= unsigned(vx_pu_0);

  vx_pu_0_slice_59 <= vx_pu_0_unsigned_59(1619 DOWNTO 1593);

  vx_pu_59_sig <= signed(vx_pu_0_slice_59);

  vx_pu_0_unsigned_60 <= unsigned(vx_pu_0);

  vx_pu_0_slice_60 <= vx_pu_0_unsigned_60(1646 DOWNTO 1620);

  vx_pu_60_sig <= signed(vx_pu_0_slice_60);

  vx_pu_0_unsigned_61 <= unsigned(vx_pu_0);

  vx_pu_0_slice_61 <= vx_pu_0_unsigned_61(1673 DOWNTO 1647);

  vx_pu_61_sig <= signed(vx_pu_0_slice_61);

  vx_pu_0_unsigned_62 <= unsigned(vx_pu_0);

  vx_pu_0_slice_62 <= vx_pu_0_unsigned_62(1700 DOWNTO 1674);

  vx_pu_62_sig <= signed(vx_pu_0_slice_62);

  vx_pu_0_unsigned_63 <= unsigned(vx_pu_0);

  vx_pu_0_slice_63 <= vx_pu_0_unsigned_63(1727 DOWNTO 1701);

  vx_pu_63_sig <= signed(vx_pu_0_slice_63);

  vy_pu_0_unsigned <= unsigned(vy_pu_0);

  vy_pu_0_slice <= vy_pu_0_unsigned(26 DOWNTO 0);

  vy_pu_0_sig <= signed(vy_pu_0_slice);

  vy_pu_0_unsigned_1 <= unsigned(vy_pu_0);

  vy_pu_0_slice_1 <= vy_pu_0_unsigned_1(53 DOWNTO 27);

  vy_pu_1_sig <= signed(vy_pu_0_slice_1);

  vy_pu_0_unsigned_2 <= unsigned(vy_pu_0);

  vy_pu_0_slice_2 <= vy_pu_0_unsigned_2(80 DOWNTO 54);

  vy_pu_2_sig <= signed(vy_pu_0_slice_2);

  vy_pu_0_unsigned_3 <= unsigned(vy_pu_0);

  vy_pu_0_slice_3 <= vy_pu_0_unsigned_3(107 DOWNTO 81);

  vy_pu_3_sig <= signed(vy_pu_0_slice_3);

  vy_pu_0_unsigned_4 <= unsigned(vy_pu_0);

  vy_pu_0_slice_4 <= vy_pu_0_unsigned_4(134 DOWNTO 108);

  vy_pu_4_sig <= signed(vy_pu_0_slice_4);

  vy_pu_0_unsigned_5 <= unsigned(vy_pu_0);

  vy_pu_0_slice_5 <= vy_pu_0_unsigned_5(161 DOWNTO 135);

  vy_pu_5_sig <= signed(vy_pu_0_slice_5);

  vy_pu_0_unsigned_6 <= unsigned(vy_pu_0);

  vy_pu_0_slice_6 <= vy_pu_0_unsigned_6(188 DOWNTO 162);

  vy_pu_6_sig <= signed(vy_pu_0_slice_6);

  vy_pu_0_unsigned_7 <= unsigned(vy_pu_0);

  vy_pu_0_slice_7 <= vy_pu_0_unsigned_7(215 DOWNTO 189);

  vy_pu_7_sig <= signed(vy_pu_0_slice_7);

  vy_pu_0_unsigned_8 <= unsigned(vy_pu_0);

  vy_pu_0_slice_8 <= vy_pu_0_unsigned_8(242 DOWNTO 216);

  vy_pu_8_sig <= signed(vy_pu_0_slice_8);

  vy_pu_0_unsigned_9 <= unsigned(vy_pu_0);

  vy_pu_0_slice_9 <= vy_pu_0_unsigned_9(269 DOWNTO 243);

  vy_pu_9_sig <= signed(vy_pu_0_slice_9);

  vy_pu_0_unsigned_10 <= unsigned(vy_pu_0);

  vy_pu_0_slice_10 <= vy_pu_0_unsigned_10(296 DOWNTO 270);

  vy_pu_10_sig <= signed(vy_pu_0_slice_10);

  vy_pu_0_unsigned_11 <= unsigned(vy_pu_0);

  vy_pu_0_slice_11 <= vy_pu_0_unsigned_11(323 DOWNTO 297);

  vy_pu_11_sig <= signed(vy_pu_0_slice_11);

  vy_pu_0_unsigned_12 <= unsigned(vy_pu_0);

  vy_pu_0_slice_12 <= vy_pu_0_unsigned_12(350 DOWNTO 324);

  vy_pu_12_sig <= signed(vy_pu_0_slice_12);

  vy_pu_0_unsigned_13 <= unsigned(vy_pu_0);

  vy_pu_0_slice_13 <= vy_pu_0_unsigned_13(377 DOWNTO 351);

  vy_pu_13_sig <= signed(vy_pu_0_slice_13);

  vy_pu_0_unsigned_14 <= unsigned(vy_pu_0);

  vy_pu_0_slice_14 <= vy_pu_0_unsigned_14(404 DOWNTO 378);

  vy_pu_14_sig <= signed(vy_pu_0_slice_14);

  vy_pu_0_unsigned_15 <= unsigned(vy_pu_0);

  vy_pu_0_slice_15 <= vy_pu_0_unsigned_15(431 DOWNTO 405);

  vy_pu_15_sig <= signed(vy_pu_0_slice_15);

  vy_pu_0_unsigned_16 <= unsigned(vy_pu_0);

  vy_pu_0_slice_16 <= vy_pu_0_unsigned_16(458 DOWNTO 432);

  vy_pu_16_sig <= signed(vy_pu_0_slice_16);

  vy_pu_0_unsigned_17 <= unsigned(vy_pu_0);

  vy_pu_0_slice_17 <= vy_pu_0_unsigned_17(485 DOWNTO 459);

  vy_pu_17_sig <= signed(vy_pu_0_slice_17);

  vy_pu_0_unsigned_18 <= unsigned(vy_pu_0);

  vy_pu_0_slice_18 <= vy_pu_0_unsigned_18(512 DOWNTO 486);

  vy_pu_18_sig <= signed(vy_pu_0_slice_18);

  vy_pu_0_unsigned_19 <= unsigned(vy_pu_0);

  vy_pu_0_slice_19 <= vy_pu_0_unsigned_19(539 DOWNTO 513);

  vy_pu_19_sig <= signed(vy_pu_0_slice_19);

  vy_pu_0_unsigned_20 <= unsigned(vy_pu_0);

  vy_pu_0_slice_20 <= vy_pu_0_unsigned_20(566 DOWNTO 540);

  vy_pu_20_sig <= signed(vy_pu_0_slice_20);

  vy_pu_0_unsigned_21 <= unsigned(vy_pu_0);

  vy_pu_0_slice_21 <= vy_pu_0_unsigned_21(593 DOWNTO 567);

  vy_pu_21_sig <= signed(vy_pu_0_slice_21);

  vy_pu_0_unsigned_22 <= unsigned(vy_pu_0);

  vy_pu_0_slice_22 <= vy_pu_0_unsigned_22(620 DOWNTO 594);

  vy_pu_22_sig <= signed(vy_pu_0_slice_22);

  vy_pu_0_unsigned_23 <= unsigned(vy_pu_0);

  vy_pu_0_slice_23 <= vy_pu_0_unsigned_23(647 DOWNTO 621);

  vy_pu_23_sig <= signed(vy_pu_0_slice_23);

  vy_pu_0_unsigned_24 <= unsigned(vy_pu_0);

  vy_pu_0_slice_24 <= vy_pu_0_unsigned_24(674 DOWNTO 648);

  vy_pu_24_sig <= signed(vy_pu_0_slice_24);

  vy_pu_0_unsigned_25 <= unsigned(vy_pu_0);

  vy_pu_0_slice_25 <= vy_pu_0_unsigned_25(701 DOWNTO 675);

  vy_pu_25_sig <= signed(vy_pu_0_slice_25);

  vy_pu_0_unsigned_26 <= unsigned(vy_pu_0);

  vy_pu_0_slice_26 <= vy_pu_0_unsigned_26(728 DOWNTO 702);

  vy_pu_26_sig <= signed(vy_pu_0_slice_26);

  vy_pu_0_unsigned_27 <= unsigned(vy_pu_0);

  vy_pu_0_slice_27 <= vy_pu_0_unsigned_27(755 DOWNTO 729);

  vy_pu_27_sig <= signed(vy_pu_0_slice_27);

  vy_pu_0_unsigned_28 <= unsigned(vy_pu_0);

  vy_pu_0_slice_28 <= vy_pu_0_unsigned_28(782 DOWNTO 756);

  vy_pu_28_sig <= signed(vy_pu_0_slice_28);

  vy_pu_0_unsigned_29 <= unsigned(vy_pu_0);

  vy_pu_0_slice_29 <= vy_pu_0_unsigned_29(809 DOWNTO 783);

  vy_pu_29_sig <= signed(vy_pu_0_slice_29);

  vy_pu_0_unsigned_30 <= unsigned(vy_pu_0);

  vy_pu_0_slice_30 <= vy_pu_0_unsigned_30(836 DOWNTO 810);

  vy_pu_30_sig <= signed(vy_pu_0_slice_30);

  vy_pu_0_unsigned_31 <= unsigned(vy_pu_0);

  vy_pu_0_slice_31 <= vy_pu_0_unsigned_31(863 DOWNTO 837);

  vy_pu_31_sig <= signed(vy_pu_0_slice_31);

  vy_pu_0_unsigned_32 <= unsigned(vy_pu_0);

  vy_pu_0_slice_32 <= vy_pu_0_unsigned_32(890 DOWNTO 864);

  vy_pu_32_sig <= signed(vy_pu_0_slice_32);

  vy_pu_0_unsigned_33 <= unsigned(vy_pu_0);

  vy_pu_0_slice_33 <= vy_pu_0_unsigned_33(917 DOWNTO 891);

  vy_pu_33_sig <= signed(vy_pu_0_slice_33);

  vy_pu_0_unsigned_34 <= unsigned(vy_pu_0);

  vy_pu_0_slice_34 <= vy_pu_0_unsigned_34(944 DOWNTO 918);

  vy_pu_34_sig <= signed(vy_pu_0_slice_34);

  vy_pu_0_unsigned_35 <= unsigned(vy_pu_0);

  vy_pu_0_slice_35 <= vy_pu_0_unsigned_35(971 DOWNTO 945);

  vy_pu_35_sig <= signed(vy_pu_0_slice_35);

  vy_pu_0_unsigned_36 <= unsigned(vy_pu_0);

  vy_pu_0_slice_36 <= vy_pu_0_unsigned_36(998 DOWNTO 972);

  vy_pu_36_sig <= signed(vy_pu_0_slice_36);

  vy_pu_0_unsigned_37 <= unsigned(vy_pu_0);

  vy_pu_0_slice_37 <= vy_pu_0_unsigned_37(1025 DOWNTO 999);

  vy_pu_37_sig <= signed(vy_pu_0_slice_37);

  vy_pu_0_unsigned_38 <= unsigned(vy_pu_0);

  vy_pu_0_slice_38 <= vy_pu_0_unsigned_38(1052 DOWNTO 1026);

  vy_pu_38_sig <= signed(vy_pu_0_slice_38);

  vy_pu_0_unsigned_39 <= unsigned(vy_pu_0);

  vy_pu_0_slice_39 <= vy_pu_0_unsigned_39(1079 DOWNTO 1053);

  vy_pu_39_sig <= signed(vy_pu_0_slice_39);

  vy_pu_0_unsigned_40 <= unsigned(vy_pu_0);

  vy_pu_0_slice_40 <= vy_pu_0_unsigned_40(1106 DOWNTO 1080);

  vy_pu_40_sig <= signed(vy_pu_0_slice_40);

  vy_pu_0_unsigned_41 <= unsigned(vy_pu_0);

  vy_pu_0_slice_41 <= vy_pu_0_unsigned_41(1133 DOWNTO 1107);

  vy_pu_41_sig <= signed(vy_pu_0_slice_41);

  vy_pu_0_unsigned_42 <= unsigned(vy_pu_0);

  vy_pu_0_slice_42 <= vy_pu_0_unsigned_42(1160 DOWNTO 1134);

  vy_pu_42_sig <= signed(vy_pu_0_slice_42);

  vy_pu_0_unsigned_43 <= unsigned(vy_pu_0);

  vy_pu_0_slice_43 <= vy_pu_0_unsigned_43(1187 DOWNTO 1161);

  vy_pu_43_sig <= signed(vy_pu_0_slice_43);

  vy_pu_0_unsigned_44 <= unsigned(vy_pu_0);

  vy_pu_0_slice_44 <= vy_pu_0_unsigned_44(1214 DOWNTO 1188);

  vy_pu_44_sig <= signed(vy_pu_0_slice_44);

  vy_pu_0_unsigned_45 <= unsigned(vy_pu_0);

  vy_pu_0_slice_45 <= vy_pu_0_unsigned_45(1241 DOWNTO 1215);

  vy_pu_45_sig <= signed(vy_pu_0_slice_45);

  vy_pu_0_unsigned_46 <= unsigned(vy_pu_0);

  vy_pu_0_slice_46 <= vy_pu_0_unsigned_46(1268 DOWNTO 1242);

  vy_pu_46_sig <= signed(vy_pu_0_slice_46);

  vy_pu_0_unsigned_47 <= unsigned(vy_pu_0);

  vy_pu_0_slice_47 <= vy_pu_0_unsigned_47(1295 DOWNTO 1269);

  vy_pu_47_sig <= signed(vy_pu_0_slice_47);

  vy_pu_0_unsigned_48 <= unsigned(vy_pu_0);

  vy_pu_0_slice_48 <= vy_pu_0_unsigned_48(1322 DOWNTO 1296);

  vy_pu_48_sig <= signed(vy_pu_0_slice_48);

  vy_pu_0_unsigned_49 <= unsigned(vy_pu_0);

  vy_pu_0_slice_49 <= vy_pu_0_unsigned_49(1349 DOWNTO 1323);

  vy_pu_49_sig <= signed(vy_pu_0_slice_49);

  vy_pu_0_unsigned_50 <= unsigned(vy_pu_0);

  vy_pu_0_slice_50 <= vy_pu_0_unsigned_50(1376 DOWNTO 1350);

  vy_pu_50_sig <= signed(vy_pu_0_slice_50);

  vy_pu_0_unsigned_51 <= unsigned(vy_pu_0);

  vy_pu_0_slice_51 <= vy_pu_0_unsigned_51(1403 DOWNTO 1377);

  vy_pu_51_sig <= signed(vy_pu_0_slice_51);

  vy_pu_0_unsigned_52 <= unsigned(vy_pu_0);

  vy_pu_0_slice_52 <= vy_pu_0_unsigned_52(1430 DOWNTO 1404);

  vy_pu_52_sig <= signed(vy_pu_0_slice_52);

  vy_pu_0_unsigned_53 <= unsigned(vy_pu_0);

  vy_pu_0_slice_53 <= vy_pu_0_unsigned_53(1457 DOWNTO 1431);

  vy_pu_53_sig <= signed(vy_pu_0_slice_53);

  vy_pu_0_unsigned_54 <= unsigned(vy_pu_0);

  vy_pu_0_slice_54 <= vy_pu_0_unsigned_54(1484 DOWNTO 1458);

  vy_pu_54_sig <= signed(vy_pu_0_slice_54);

  vy_pu_0_unsigned_55 <= unsigned(vy_pu_0);

  vy_pu_0_slice_55 <= vy_pu_0_unsigned_55(1511 DOWNTO 1485);

  vy_pu_55_sig <= signed(vy_pu_0_slice_55);

  vy_pu_0_unsigned_56 <= unsigned(vy_pu_0);

  vy_pu_0_slice_56 <= vy_pu_0_unsigned_56(1538 DOWNTO 1512);

  vy_pu_56_sig <= signed(vy_pu_0_slice_56);

  vy_pu_0_unsigned_57 <= unsigned(vy_pu_0);

  vy_pu_0_slice_57 <= vy_pu_0_unsigned_57(1565 DOWNTO 1539);

  vy_pu_57_sig <= signed(vy_pu_0_slice_57);

  vy_pu_0_unsigned_58 <= unsigned(vy_pu_0);

  vy_pu_0_slice_58 <= vy_pu_0_unsigned_58(1592 DOWNTO 1566);

  vy_pu_58_sig <= signed(vy_pu_0_slice_58);

  vy_pu_0_unsigned_59 <= unsigned(vy_pu_0);

  vy_pu_0_slice_59 <= vy_pu_0_unsigned_59(1619 DOWNTO 1593);

  vy_pu_59_sig <= signed(vy_pu_0_slice_59);

  vy_pu_0_unsigned_60 <= unsigned(vy_pu_0);

  vy_pu_0_slice_60 <= vy_pu_0_unsigned_60(1646 DOWNTO 1620);

  vy_pu_60_sig <= signed(vy_pu_0_slice_60);

  vy_pu_0_unsigned_61 <= unsigned(vy_pu_0);

  vy_pu_0_slice_61 <= vy_pu_0_unsigned_61(1673 DOWNTO 1647);

  vy_pu_61_sig <= signed(vy_pu_0_slice_61);

  vy_pu_0_unsigned_62 <= unsigned(vy_pu_0);

  vy_pu_0_slice_62 <= vy_pu_0_unsigned_62(1700 DOWNTO 1674);

  vy_pu_62_sig <= signed(vy_pu_0_slice_62);

  vy_pu_0_unsigned_63 <= unsigned(vy_pu_0);

  vy_pu_0_slice_63 <= vy_pu_0_unsigned_63(1727 DOWNTO 1701);

  vy_pu_63_sig <= signed(vy_pu_0_slice_63);

  omega_m_pu_unsigned <= unsigned(omega_m_pu);

  omega_m_pu_sig <= signed(omega_m_pu_unsigned);

  reset_before_sync <= reset_cm OR reset_internal;

  id_pred_pu_sig_signed <= signed(id_pred_pu_sig);

  id_pred_pu_tmp <= unsigned(id_pred_pu_sig_signed);

  id_pred_pu <= std_logic_vector(id_pred_pu_tmp);

  iq_pred_pu_sig_signed <= signed(iq_pred_pu_sig);

  iq_pred_pu_tmp <= unsigned(iq_pred_pu_sig_signed);

  iq_pred_pu <= std_logic_vector(iq_pred_pu_tmp);

  ix_pred_pu_sig_signed <= signed(ix_pred_pu_sig);

  ix_pred_pu_tmp <= unsigned(ix_pred_pu_sig_signed);

  ix_pred_pu <= std_logic_vector(ix_pred_pu_tmp);

  iy_pred_pu_sig_signed <= signed(iy_pred_pu_sig);

  iy_pred_pu_tmp <= unsigned(iy_pred_pu_sig_signed);

  iy_pred_pu <= std_logic_vector(iy_pred_pu_tmp);

  calc_done <= calc_done_sig;

  AXI4_Lite_BRESP <= AXI4_Lite_BRESP_tmp;

  AXI4_Lite_RDATA <= AXI4_Lite_RDATA_tmp;

  AXI4_Lite_RRESP <= AXI4_Lite_RRESP_tmp;

END rtl;

