=====
SETUP
29.484
11.877
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n174_s2
11.415
11.877
uart_tx_inst/cycle_cnt_1_s0
11.877
=====
SETUP
29.534
11.828
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n171_s2
11.258
11.828
uart_tx_inst/cycle_cnt_4_s0
11.828
=====
SETUP
29.555
11.807
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n163_s2
11.258
11.807
uart_tx_inst/cycle_cnt_12_s0
11.807
=====
SETUP
29.555
11.807
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n162_s2
11.258
11.807
uart_tx_inst/cycle_cnt_13_s0
11.807
=====
SETUP
29.555
11.807
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n161_s2
11.258
11.807
uart_tx_inst/cycle_cnt_14_s0
11.807
=====
SETUP
29.575
11.786
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n168_s2
11.415
11.786
uart_tx_inst/cycle_cnt_7_s0
11.786
=====
SETUP
29.832
11.529
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n167_s2
10.980
11.529
uart_tx_inst/cycle_cnt_8_s0
11.529
=====
SETUP
29.907
11.454
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n173_s4
10.992
11.454
uart_tx_inst/cycle_cnt_2_s0
11.454
=====
SETUP
29.907
11.454
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n164_s6
10.992
11.454
uart_tx_inst/cycle_cnt_11_s0
11.454
=====
SETUP
29.938
11.423
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n165_s2
10.874
11.423
uart_rx_inst/cycle_cnt_3_s0
11.423
=====
SETUP
30.175
11.186
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n157_s2
10.724
11.186
uart_rx_inst/cycle_cnt_11_s0
11.186
=====
SETUP
30.175
11.186
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n154_s2
10.724
11.186
uart_rx_inst/cycle_cnt_14_s0
11.186
=====
SETUP
30.258
11.103
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n172_s2
10.732
11.103
uart_tx_inst/cycle_cnt_3_s0
11.103
=====
SETUP
30.264
11.097
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n170_s2
10.726
11.097
uart_tx_inst/cycle_cnt_5_s0
11.097
=====
SETUP
30.266
11.095
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n163_s4
10.724
11.095
uart_rx_inst/cycle_cnt_5_s0
11.095
=====
SETUP
30.307
11.055
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n156_s2
10.485
11.055
uart_rx_inst/cycle_cnt_12_s0
11.055
=====
SETUP
30.316
11.046
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n160_s2
10.476
11.046
uart_rx_inst/cycle_cnt_8_s0
11.046
=====
SETUP
30.415
10.947
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n166_s4
10.485
10.947
uart_rx_inst/cycle_cnt_2_s0
10.947
=====
SETUP
30.415
10.947
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n158_s2
10.485
10.947
uart_rx_inst/cycle_cnt_10_s0
10.947
=====
SETUP
30.416
10.946
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n169_s2
10.484
10.946
uart_tx_inst/cycle_cnt_6_s0
10.946
=====
SETUP
30.504
10.857
41.361
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_10_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s5
5.255
5.810
uart_tx_inst/tx_data_ready_s4
6.373
6.826
uart_tx_inst/next_state_1_s8
7.422
7.875
uart_tx_inst/n139_s0
8.297
8.846
uart_tx_inst/n140_s0
8.846
8.881
uart_tx_inst/n175_s4
9.929
10.300
uart_tx_inst/n166_s2
10.308
10.857
uart_tx_inst/cycle_cnt_9_s0
10.857
=====
SETUP
30.506
10.856
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n161_s2
10.485
10.856
uart_rx_inst/cycle_cnt_7_s0
10.856
=====
SETUP
30.509
10.852
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n153_s2
10.390
10.852
uart_rx_inst/cycle_cnt_15_s0
10.852
=====
SETUP
30.515
10.847
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n155_s2
10.476
10.847
uart_rx_inst/cycle_cnt_13_s0
10.847
=====
SETUP
30.590
10.772
41.361
clk_ibuf
0.000
2.088
uart_rx_inst/cycle_cnt_4_s0
4.359
4.591
uart_rx_inst/bit_cnt_2_s8
5.189
5.738
uart_rx_inst/bit_cnt_2_s4
5.911
6.282
uart_rx_inst/next_state_2_s12
6.867
7.422
uart_rx_inst/next_state_1_s13
7.850
8.420
uart_rx_inst/n56_s0
8.423
8.972
uart_rx_inst/n57_s0
8.972
9.007
uart_rx_inst/n168_s4
9.899
10.270
uart_rx_inst/n167_s2
10.310
10.772
uart_rx_inst/cycle_cnt_1_s0
10.772
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_14_s0
2.903
3.105
uart_tx_inst/n161_s2
3.108
3.340
uart_tx_inst/cycle_cnt_14_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_6_s0
2.903
3.105
uart_rx_inst/n162_s2
3.108
3.340
uart_rx_inst/cycle_cnt_6_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_15_s0
2.903
3.105
uart_rx_inst/n153_s2
3.108
3.340
uart_rx_inst/cycle_cnt_15_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_1_s2
2.903
3.105
n183_s8
3.108
3.340
wait_cnt_1_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_30_s2
2.903
3.105
n125_s15
3.108
3.340
wait_cnt_30_s2
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_3_s1
2.903
3.105
n179_s5
3.108
3.340
wait_cnt_3_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_11_s1
2.903
3.105
n163_s5
3.108
3.340
wait_cnt_11_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_12_s1
2.903
3.105
n161_s5
3.108
3.340
wait_cnt_12_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
wait_cnt_29_s1
2.903
3.105
n127_s5
3.108
3.340
wait_cnt_29_s1
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_0_s1
2.903
3.105
uart_tx_inst/n118_s3
3.109
3.341
uart_tx_inst/bit_cnt_0_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_0_s0
2.903
3.105
uart_tx_inst/n175_s5
3.109
3.341
uart_tx_inst/cycle_cnt_0_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_13_s0
2.903
3.105
uart_tx_inst/n162_s2
3.109
3.341
uart_tx_inst/cycle_cnt_13_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_1_s0
2.903
3.105
uart_rx_inst/n167_s2
3.109
3.341
uart_rx_inst/cycle_cnt_1_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_12_s0
2.903
3.105
uart_rx_inst/n156_s2
3.109
3.341
uart_rx_inst/cycle_cnt_12_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_14_s0
2.903
3.105
uart_rx_inst/n154_s2
3.109
3.341
uart_rx_inst/cycle_cnt_14_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_4_s2
2.903
3.105
n177_s8
3.109
3.341
wait_cnt_4_s2
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_19_s2
2.903
3.105
n147_s8
3.109
3.341
wait_cnt_19_s2
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_25_s2
2.903
3.105
n135_s8
3.109
3.341
wait_cnt_25_s2
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_9_s1
2.903
3.105
n167_s5
3.109
3.341
wait_cnt_9_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_10_s1
2.903
3.105
n165_s5
3.109
3.341
wait_cnt_10_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
wait_cnt_22_s1
2.903
3.105
n141_s5
3.109
3.341
wait_cnt_22_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
tx_cnt_0_s0
2.903
3.105
n32_s8
3.109
3.341
tx_cnt_0_s0
3.341
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_8_s0
2.903
3.105
uart_tx_inst/n167_s2
3.110
3.342
uart_tx_inst/cycle_cnt_8_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/bit_cnt_1_s1
2.903
3.105
uart_rx_inst/n110_s1
3.110
3.342
uart_rx_inst/bit_cnt_1_s1
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
uart_rx_inst/bit_cnt_2_s1
2.903
3.105
uart_rx_inst/n109_s1
3.110
3.342
uart_rx_inst/bit_cnt_2_s1
3.342
