Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 971883632f9c4cbfb70199cd86b5506f --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addr' [D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/top.v:134]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'read_mem_data' [D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/top.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'read_mem_data' [D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/top.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.instruction_memory_ip
Compiling module xil_defaultlib.INST_MEMORY
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.EXTEND
Compiling module xil_defaultlib.ALUA_MUX
Compiling module xil_defaultlib.ALUB_MUX
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory_ip
Compiling module xil_defaultlib.DATA_MEMORY
Compiling module xil_defaultlib.WB_MUX
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
