<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/inout4.v.html" target="file-frame">third_party/tests/ivtest/ivltests/inout4.v</a>
time_elapsed: 8.212s
ram usage: 187956 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/inout4.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/inout4.v:11</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/inout4.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/inout4.v:17</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/inout4.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/inout4.v:35</a>: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                        : ... In instance main.U.uu
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/inout4.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/inout4.v:42</a>: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 8 bits.
                                                                                        : ... In instance main.V
FAILED -- DB=00000000000000000000000000000000
- <a href="../../../../third_party/tests/ivtest/ivltests/inout4.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/inout4.v:19</a>: Verilog $finish
PASSED

</pre>
</body>