Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: micro_stage1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "micro_stage1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "micro_stage1"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : micro_stage1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/basic_devs.vhd" into library work
Parsing package <basic_devs>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/comp2bit.vhd" into library work
Parsing entity <comp2bit>.
Parsing architecture <behavioral> of entity <comp2bit>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <behavioral> of entity <full_adder>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/comp4bit.vhd" into library work
Parsing entity <comp4bit>.
Parsing architecture <behavioral> of entity <comp4bit>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/memory_devs.vhd" into library work
Parsing package <memory_devs>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/memory/ff0.vhd" into library work
Parsing entity <ff0>.
Parsing architecture <behavioral> of entity <ff0>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/logic_op_1bit.vhd" into library work
Parsing entity <logic_op_1bit>.
Parsing architecture <behavioral> of entity <logic_op_1bit>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/adder4bit.vhd" into library work
Parsing entity <adder4bit>.
Parsing architecture <behavioral> of entity <adder4bit>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/alu_devs.vhd" into library work
Parsing package <alu_devs>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/sign_control.vhd" into library work
Parsing entity <sign_control>.
Parsing architecture <Behavioral> of entity <sign_control>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/operation_control.vhd" into library work
Parsing entity <operation_control>.
Parsing architecture <Behavioral> of entity <operation_control>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd" into library work
Parsing entity <ctrl_arith_u>.
Parsing architecture <behavioral> of entity <ctrl_arith_u>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/memory/reg05.vhd" into library work
Parsing entity <reg05>.
Parsing architecture <behavioral> of entity <reg05>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/logic_u.vhd" into library work
Parsing entity <logic_u>.
Parsing architecture <behavioral> of entity <logic_u>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/arith_u.vhd" into library work
Parsing entity <arith_u>.
Parsing architecture <behavioral> of entity <arith_u>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/memory/bank251.vhd" into library work
Parsing entity <bank251>.
Parsing architecture <behavioral> of entity <bank251>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/mux251.vhd" into library work
Parsing entity <mux251>.
Parsing architecture <behavioral> of entity <mux251>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/alu_16op.vhd" into library work
Parsing entity <alu_16op>.
Parsing architecture <behavioral> of entity <alu_16op>.
Parsing VHDL file "/home/ivan/Escom/Arquitectura/microprocessor/source/micro/micro_stage1.vhd" into library work
Parsing entity <micro_stage1>.
Parsing architecture <behavioral> of entity <micro_stage1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <micro_stage1> (architecture <behavioral>) from library <work>.

Elaborating entity <mux251> (architecture <behavioral>) from library <work>.

Elaborating entity <alu_16op> (architecture <behavioral>) from library <work>.

Elaborating entity <arith_u> (architecture <behavioral>) from library <work>.

Elaborating entity <operation_control> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/operation_control.vhd" Line 35. Case statement is complete. others clause is never selected

Elaborating entity <ctrl_arith_u> (architecture <behavioral>) from library <work>.

Elaborating entity <comp4bit> (architecture <behavioral>) from library <work>.

Elaborating entity <comp2bit> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd" Line 33. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd" Line 43. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd" Line 63. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd" Line 71. Case statement is complete. others clause is never selected

Elaborating entity <adder4bit> (architecture <behavioral>) from library <work>.

Elaborating entity <full_adder> (architecture <behavioral>) from library <work>.

Elaborating entity <sign_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <logic_u> (architecture <behavioral>) from library <work>.

Elaborating entity <logic_op_1bit> (architecture <behavioral>) from library <work>.

Elaborating entity <bank251> (architecture <behavioral>) from library <work>.

Elaborating entity <reg05> (architecture <behavioral>) from library <work>.

Elaborating entity <ff0> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <micro_stage1>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/micro/micro_stage1.vhd".
    Summary:
	no macro.
Unit <micro_stage1> synthesized.

Synthesizing Unit <mux251>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/mux251.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux251> synthesized.

Synthesizing Unit <alu_16op>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/alu_16op.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_16op> synthesized.

Synthesizing Unit <arith_u>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/arith_u.vhd".
    Summary:
Unit <arith_u> synthesized.

Synthesizing Unit <operation_control>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/operation_control.vhd".
    Found 2-bit 4-to-1 multiplexer for signal <c_prime> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <ci_prime> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <SAB> created at line 19.
    Summary:
	inferred   3 Multiplexer(s).
Unit <operation_control> synthesized.

Synthesizing Unit <ctrl_arith_u>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd".
INFO:Xst:3210 - "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd" line 23: Output port <is_b> of the instance <comparator> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/ctrl_arith_u.vhd" line 23: Output port <are_equal> of the instance <comparator> is unconnected or connected to loadless signal.
    Found 4-bit 3-to-1 multiplexer for signal <c[1]_b[3]_wide_mux_2_OUT> created at line 37.
    Found 4-bit 4-to-1 multiplexer for signal <c[1]_PWR_16_o_wide_mux_12_OUT> created at line 66.
WARNING:Xst:737 - Found 1-bit latch for signal <fix_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred  15 Multiplexer(s).
Unit <ctrl_arith_u> synthesized.

Synthesizing Unit <comp4bit>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/comp4bit.vhd".
    Summary:
	no macro.
Unit <comp4bit> synthesized.

Synthesizing Unit <comp2bit>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/comp2bit.vhd".
    Summary:
Unit <comp2bit> synthesized.

Synthesizing Unit <adder4bit>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/adder4bit.vhd".
    Summary:
	no macro.
Unit <adder4bit> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/full_adder.vhd".
    Summary:
Unit <full_adder> synthesized.

Synthesizing Unit <sign_control>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/sign_control.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <sign_control> synthesized.

Synthesizing Unit <logic_u>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/alu/logic_u.vhd".
    Summary:
	no macro.
Unit <logic_u> synthesized.

Synthesizing Unit <logic_op_1bit>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/basic/logic_op_1bit.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <s_ci_MUX_38_o> created at line 15.
    Summary:
	inferred   1 Multiplexer(s).
Unit <logic_op_1bit> synthesized.

Synthesizing Unit <bank251>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/memory/bank251.vhd".
    Summary:
	no macro.
Unit <bank251> synthesized.

Synthesizing Unit <reg05>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/memory/reg05.vhd".
    Summary:
	no macro.
Unit <reg05> synthesized.

Synthesizing Unit <ff0>.
    Related source file is "/home/ivan/Escom/Arquitectura/microprocessor/source/memory/ff0.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <ff0> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 21
 1-bit latch                                           : 21
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 36
 1-bit xor2                                            : 36

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 36
 1-bit xor2                                            : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <micro_stage1> ...

Optimizing unit <ctrl_arith_u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block micro_stage1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : micro_stage1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 42
#      LUT3                        : 7
#      LUT4                        : 7
#      LUT5                        : 9
#      LUT6                        : 18
#      MUXF7                       : 1
# FlipFlops/Latches                : 21
#      LD                          : 21
# Clock Buffers                    : 3
#      BUFGP                       : 3
# IO Buffers                       : 21
#      IBUF                        : 15
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  126800     0%  
 Number of Slice LUTs:                   41  out of  63400     0%  
    Number used as Logic:                41  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     45
   Number with an unused Flip Flop:      34  out of     45    75%  
   Number with an unused LUT:             4  out of     45     8%  
   Number of fully used LUT-FF pairs:     7  out of     45    15%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    210    11%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                                                                                             | Clock buffer(FF name)                                  | Load  |
-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
gcm_c                                                                                                                    | BUFGP                                                  | 5     |
gcm_d                                                                                                                    | BUFGP                                                  | 5     |
gcm_b                                                                                                                    | BUFGP                                                  | 10    |
alu/arithmetic_unit/arithmetic_control/ci_c[1]_MUX_29_o(alu/arithmetic_unit/arithmetic_control/Mmux_ci_c[1]_MUX_29_o11:O)| NONE(*)(alu/arithmetic_unit/arithmetic_control/fix_aux)| 1     |
-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 5.568ns
   Maximum output required time after clock: 6.144ns
   Maximum combinational path delay: 5.851ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gcm_c'
  Total number of paths / destination ports: 979 / 5
-------------------------------------------------------------------------
Offset:              5.568ns (Levels of Logic = 11)
  Source:            ideco_bus<4> (PAD)
  Destination:       acc/ff4_block/q (LATCH)
  Destination Clock: gcm_c falling

  Data Path: ideco_bus<4> to acc/ff4_block/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.562  ideco_bus_4_IBUF (ideco_bus_4_IBUF)
     LUT3:I0->O            3   0.097   0.305  regmux/Mmux_dst11 (regmux_bus<0>)
     LUT6:I5->O            1   0.097   0.295  alu/arithmetic_unit/arithmetic_control/comparator/is_a1 (alu/arithmetic_unit/arithmetic_control/comparator/is_a)
     LUT5:I4->O            5   0.097   0.575  alu/arithmetic_unit/arithmetic_control/comparator/is_a2 (alu/arithmetic_unit/arithmetic_control/is_a)
     LUT4:I0->O            4   0.097   0.697  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime231 (alu/arithmetic_unit/arithmetic_control/Mmux_b_prime23)
     LUT6:I1->O            3   0.097   0.521  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime21 (alu/arithmetic_unit/b_prime<0>)
     LUT3:I0->O            2   0.097   0.515  alu/arithmetic_unit/full_4bit_adder/adder_a/co1 (alu/arithmetic_unit/full_4bit_adder/c<0>)
     LUT5:I2->O            3   0.097   0.389  alu/arithmetic_unit/full_4bit_adder/adder_c/co1 (alu/arithmetic_unit/full_4bit_adder/c<2>)
     LUT3:I1->O            1   0.097   0.556  alu/arithmetic_unit/full_4bit_adder/adder_d/co1 (alu/arith_unit_coutput)
     LUT6:I2->O            1   0.097   0.000  alu/Mmux_s53_F (N10)
     MUXF7:I0->O           2   0.277   0.000  alu/Mmux_s53 (out_stage1_4_OBUF)
     LD:D                     -0.028          acc/ff4_block/q
    ----------------------------------------
    Total                      5.568ns (1.151ns logic, 4.417ns route)
                                       (20.7% logic, 79.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gcm_b'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.280ns (Levels of Logic = 1)
  Source:            data_a<0> (PAD)
  Destination:       rd/reg00_block/ff0_block/q (LATCH)
  Destination Clock: gcm_b falling

  Data Path: data_a<0> to rd/reg00_block/ff0_block/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  data_a_0_IBUF (data_a_0_IBUF)
     LD:D                     -0.028          rd/reg00_block/ff0_block/q
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'alu/arithmetic_unit/arithmetic_control/ci_c[1]_MUX_29_o'
  Total number of paths / destination ports: 15 / 1
-------------------------------------------------------------------------
Offset:              1.865ns (Levels of Logic = 5)
  Source:            ideco_bus<4> (PAD)
  Destination:       alu/arithmetic_unit/arithmetic_control/fix_aux (LATCH)
  Destination Clock: alu/arithmetic_unit/arithmetic_control/ci_c[1]_MUX_29_o falling

  Data Path: ideco_bus<4> to alu/arithmetic_unit/arithmetic_control/fix_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.562  ideco_bus_4_IBUF (ideco_bus_4_IBUF)
     LUT3:I0->O            3   0.097   0.305  regmux/Mmux_dst11 (regmux_bus<0>)
     LUT6:I5->O            1   0.097   0.295  alu/arithmetic_unit/arithmetic_control/comparator/is_a1 (alu/arithmetic_unit/arithmetic_control/comparator/is_a)
     LUT5:I4->O            5   0.097   0.314  alu/arithmetic_unit/arithmetic_control/comparator/is_a2 (alu/arithmetic_unit/arithmetic_control/is_a)
     LUT4:I3->O            1   0.097   0.000  alu/arithmetic_unit/arithmetic_control/Mmux_c[1]_c[1]_MUX_28_o11 (alu/arithmetic_unit/arithmetic_control/c[1]_c[1]_MUX_28_o)
     LD:D                     -0.028          alu/arithmetic_unit/arithmetic_control/fix_aux
    ----------------------------------------
    Total                      1.865ns (0.389ns logic, 1.476ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gcm_b'
  Total number of paths / destination ports: 955 / 6
-------------------------------------------------------------------------
Offset:              6.144ns (Levels of Logic = 11)
  Source:            rd/reg01_block/ff0_block/q (LATCH)
  Destination:       out_stage1<4> (PAD)
  Source Clock:      gcm_b falling

  Data Path: rd/reg01_block/ff0_block/q to out_stage1<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.384  rd/reg01_block/ff0_block/q (rd/reg01_block/ff0_block/q)
     LUT3:I1->O            3   0.097   0.305  regmux/Mmux_dst11 (regmux_bus<0>)
     LUT6:I5->O            1   0.097   0.295  alu/arithmetic_unit/arithmetic_control/comparator/is_a1 (alu/arithmetic_unit/arithmetic_control/comparator/is_a)
     LUT5:I4->O            5   0.097   0.575  alu/arithmetic_unit/arithmetic_control/comparator/is_a2 (alu/arithmetic_unit/arithmetic_control/is_a)
     LUT4:I0->O            4   0.097   0.697  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime231 (alu/arithmetic_unit/arithmetic_control/Mmux_b_prime23)
     LUT6:I1->O            3   0.097   0.521  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime21 (alu/arithmetic_unit/b_prime<0>)
     LUT3:I0->O            2   0.097   0.515  alu/arithmetic_unit/full_4bit_adder/adder_a/co1 (alu/arithmetic_unit/full_4bit_adder/c<0>)
     LUT5:I2->O            3   0.097   0.389  alu/arithmetic_unit/full_4bit_adder/adder_c/co1 (alu/arithmetic_unit/full_4bit_adder/c<2>)
     LUT3:I1->O            1   0.097   0.556  alu/arithmetic_unit/full_4bit_adder/adder_d/co1 (alu/arith_unit_coutput)
     LUT6:I2->O            1   0.097   0.000  alu/Mmux_s53_F (N10)
     MUXF7:I0->O           2   0.277   0.283  alu/Mmux_s53 (out_stage1_4_OBUF)
     OBUF:I->O                 0.000          out_stage1_4_OBUF (out_stage1<4>)
    ----------------------------------------
    Total                      6.144ns (1.622ns logic, 4.522ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gcm_d'
  Total number of paths / destination ports: 475 / 6
-------------------------------------------------------------------------
Offset:              6.060ns (Levels of Logic = 11)
  Source:            acm/ff0_block/q (LATCH)
  Destination:       out_stage1<4> (PAD)
  Source Clock:      gcm_d falling

  Data Path: acm/ff0_block/q to out_stage1<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.299  acm/ff0_block/q (acm/ff0_block/q)
     LUT3:I2->O            3   0.097   0.305  regmux/Mmux_dst11 (regmux_bus<0>)
     LUT6:I5->O            1   0.097   0.295  alu/arithmetic_unit/arithmetic_control/comparator/is_a1 (alu/arithmetic_unit/arithmetic_control/comparator/is_a)
     LUT5:I4->O            5   0.097   0.575  alu/arithmetic_unit/arithmetic_control/comparator/is_a2 (alu/arithmetic_unit/arithmetic_control/is_a)
     LUT4:I0->O            4   0.097   0.697  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime231 (alu/arithmetic_unit/arithmetic_control/Mmux_b_prime23)
     LUT6:I1->O            3   0.097   0.521  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime21 (alu/arithmetic_unit/b_prime<0>)
     LUT3:I0->O            2   0.097   0.515  alu/arithmetic_unit/full_4bit_adder/adder_a/co1 (alu/arithmetic_unit/full_4bit_adder/c<0>)
     LUT5:I2->O            3   0.097   0.389  alu/arithmetic_unit/full_4bit_adder/adder_c/co1 (alu/arithmetic_unit/full_4bit_adder/c<2>)
     LUT3:I1->O            1   0.097   0.556  alu/arithmetic_unit/full_4bit_adder/adder_d/co1 (alu/arith_unit_coutput)
     LUT6:I2->O            1   0.097   0.000  alu/Mmux_s53_F (N10)
     MUXF7:I0->O           2   0.277   0.283  alu/Mmux_s53 (out_stage1_4_OBUF)
     OBUF:I->O                 0.000          out_stage1_4_OBUF (out_stage1<4>)
    ----------------------------------------
    Total                      6.060ns (1.622ns logic, 4.438ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'alu/arithmetic_unit/arithmetic_control/ci_c[1]_MUX_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.641ns (Levels of Logic = 3)
  Source:            alu/arithmetic_unit/arithmetic_control/fix_aux (LATCH)
  Destination:       out_stage1<4> (PAD)
  Source Clock:      alu/arithmetic_unit/arithmetic_control/ci_c[1]_MUX_29_o falling

  Data Path: alu/arithmetic_unit/arithmetic_control/fix_aux to out_stage1<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  alu/arithmetic_unit/arithmetic_control/fix_aux (alu/arithmetic_unit/arithmetic_control/fix_aux)
     LUT6:I3->O            1   0.097   0.000  alu/Mmux_s53_F (N10)
     MUXF7:I0->O           2   0.277   0.283  alu/Mmux_s53 (out_stage1_4_OBUF)
     OBUF:I->O                 0.000          out_stage1_4_OBUF (out_stage1<4>)
    ----------------------------------------
    Total                      1.641ns (0.846ns logic, 0.795ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1257 / 6
-------------------------------------------------------------------------
Delay:               5.851ns (Levels of Logic = 12)
  Source:            ideco_bus<4> (PAD)
  Destination:       out_stage1<4> (PAD)

  Data Path: ideco_bus<4> to out_stage1<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.562  ideco_bus_4_IBUF (ideco_bus_4_IBUF)
     LUT3:I0->O            3   0.097   0.305  regmux/Mmux_dst11 (regmux_bus<0>)
     LUT6:I5->O            1   0.097   0.295  alu/arithmetic_unit/arithmetic_control/comparator/is_a1 (alu/arithmetic_unit/arithmetic_control/comparator/is_a)
     LUT5:I4->O            5   0.097   0.575  alu/arithmetic_unit/arithmetic_control/comparator/is_a2 (alu/arithmetic_unit/arithmetic_control/is_a)
     LUT4:I0->O            4   0.097   0.697  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime231 (alu/arithmetic_unit/arithmetic_control/Mmux_b_prime23)
     LUT6:I1->O            3   0.097   0.521  alu/arithmetic_unit/arithmetic_control/Mmux_b_prime21 (alu/arithmetic_unit/b_prime<0>)
     LUT3:I0->O            2   0.097   0.515  alu/arithmetic_unit/full_4bit_adder/adder_a/co1 (alu/arithmetic_unit/full_4bit_adder/c<0>)
     LUT5:I2->O            3   0.097   0.389  alu/arithmetic_unit/full_4bit_adder/adder_c/co1 (alu/arithmetic_unit/full_4bit_adder/c<2>)
     LUT3:I1->O            1   0.097   0.556  alu/arithmetic_unit/full_4bit_adder/adder_d/co1 (alu/arith_unit_coutput)
     LUT6:I2->O            1   0.097   0.000  alu/Mmux_s53_F (N10)
     MUXF7:I0->O           2   0.277   0.283  alu/Mmux_s53 (out_stage1_4_OBUF)
     OBUF:I->O                 0.000          out_stage1_4_OBUF (out_stage1<4>)
    ----------------------------------------
    Total                      5.851ns (1.151ns logic, 4.700ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock alu/arithmetic_unit/arithmetic_control/ci_c[1]_MUX_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gcm_b          |         |         |    2.158|         |
gcm_d          |         |         |    2.074|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gcm_c
-------------------------------------------------------+---------+---------+---------+---------+
                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------+---------+---------+---------+---------+
alu/arithmetic_unit/arithmetic_control/ci_c[1]_MUX_29_o|         |         |    1.357|         |
gcm_b                                                  |         |         |    5.860|         |
gcm_d                                                  |         |         |    5.776|         |
-------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gcm_d
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gcm_c          |         |         |    0.751|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.26 secs
 
--> 


Total memory usage is 506276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

