Sure, here is a Verilog module that creates 8 D flip-flops with active high synchronous reset. The flip-flops must be reset to 0x34 rather than zero. All DFFs should be triggered by the negative edge of clk.

```
module top_module (
    input clk,
    input reset,
    input [7:0] d,
    output [7:0] q
);

    reg [7:0] q[7:0];
    reg [7:0] d[7:0];

    always @(posedge clk or negedge reset) begin
        if (reset) begin
            q <= 0x34;
        end else begin
            for (i = 0; i < 8; i++) begin
                q[i] <= d[i];
            end
        end
    end

    assign q = q[7:0];
endmodule
```

I hope this is helpful! Let me know if you have any other questions.