---
layout: page
title: cryogenic circuits & HPC 
description: 
img: assets/img/cover_2.png
##redirect: https://unsplash.com
importance: 3
category: work
---


<div class="row">
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.html path="assets/img/hpc_1.JPG" title="CA-53 Benchmarking" class="img-fluid rounded z-depth-1" %}
    </div>
</div>
<div class="caption">
    Average Standard cell delay of recharaterized libraries in 14nm compared with 7nm, Performance improvement at nominal VDD, performance/watt vs performance for cyrogenic 64 bit Arm Cortex A-53.
</div>

<div class="row">
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.html path="assets/img/hpc_2.JPG" title="Thermal Analysis and heat maps" class="img-fluid rounded z-depth-1" %}
    </div>
</div>
<div class="caption">
    Heat Maps at room and cryogenic temperature showing 4x lower rise in temperature at 100K for Arm Server Core implemented in 7nm running maximum power workload.
</div>

<div class="row">
    <div class="col-sm mt-3 mt-md-0">
        {% include figure.html path="assets/img/hpc_3.JPG" title="Cryogenic CMOS enabled Dynamic Logic" class="img-fluid rounded z-depth-1" %}
    </div>
</div>
<div class="caption">
    Effect of Body Bias on drive current and SS at 77K, Selective body bias for evaluation network and energy-delay tradeoffs at 77K for FOM circuits.
</div>

