Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 30 00:56:39 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 404 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2422 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.410      -13.502                      4                  372        0.116        0.000                      0                  372        3.000        0.000                       0                   205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -3.410      -13.502                      4                  278        0.116        0.000                      0                  278        3.000        0.000                       0                   157  
  clk_out1_clk_wiz_0        0.194        0.000                      0                   94        0.131        0.000                      0                   94        4.130        0.000                       0                    45  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -3.410ns,  Total Violation      -13.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.410ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.370ns  (logic 7.102ns (53.121%)  route 6.268ns (46.879%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.633     5.154    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.410     6.021    sound_converter/Q[2]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.695 r  sound_converter/maxLedNum_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.695    sound_converter/maxLedNum_reg[3]_i_45_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  sound_converter/maxLedNum_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.809    sound_converter/maxLedNum_reg[3]_i_24_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.031 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=29, routed)          0.781     7.812    maxLedNum1[9]
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299     8.111 r  maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.330     8.441    sound_converter/maxVol_reg[8]_2[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.967 r  sound_converter/maxLedNum_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.967    sound_converter/maxLedNum_reg[3]_i_114_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.081    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.309 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=21, routed)          0.576     9.885    sound_converter/CO[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.669 r  sound_converter/maxLedNum_reg[3]_i_33/CO[3]
                         net (fo=16, routed)          0.000    10.669    sound_converter/maxLedNum_reg[3]_i_33_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.277 r  sound_converter/maxLedNum_reg[3]_i_111/CO[2]
                         net (fo=22, routed)          0.858    12.135    sound_converter/maxLedNum_reg[0]_0[0]
    SLICE_X61Y37         LUT4 (Prop_lut4_I3_O)        0.310    12.445 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.000    12.445    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.846 r  sound_converter/maxLedNum_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.846    sound_converter/maxLedNum_reg[3]_i_144_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  sound_converter/maxLedNum_reg[3]_i_98/O[2]
                         net (fo=12, routed)          0.972    14.057    sound_converter/maxLedNum_reg[3]_i_98_n_5
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.302    14.359 r  sound_converter/maxLedNum[3]_i_141/O
                         net (fo=2, routed)           0.174    14.533    sound_converter/maxLedNum[3]_i_141_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.657 r  sound_converter/maxLedNum[3]_i_90/O
                         net (fo=2, routed)           0.634    15.291    sound_converter/maxLedNum[3]_i_90_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.687 r  sound_converter/maxLedNum_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.687    sound_converter/maxLedNum_reg[3]_i_46_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.804 r  sound_converter/maxLedNum_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.804    sound_converter/maxLedNum_reg[3]_i_26_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.023 r  sound_converter/maxLedNum_reg[3]_i_5/O[0]
                         net (fo=3, routed)           0.780    16.804    sound_converter/maxLedNum_reg[3]_i_5_n_7
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.295    17.099 r  sound_converter/maxLedNum[3]_i_22/O
                         net (fo=1, routed)           0.000    17.099    sound_converter/maxLedNum[3]_i_22_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.649 r  sound_converter/maxLedNum_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.751    18.400    sound_converter/maxLedNum_reg[3]_i_3_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.124    18.524 r  sound_converter/maxLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000    18.524    sound_converter/maxLedNum[2]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.858    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.031    15.114    sound_converter/maxLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -18.524    
  -------------------------------------------------------------------
                         slack                                 -3.410    

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.365ns  (logic 7.102ns (53.139%)  route 6.263ns (46.861%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.633     5.154    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.410     6.021    sound_converter/Q[2]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.695 r  sound_converter/maxLedNum_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.695    sound_converter/maxLedNum_reg[3]_i_45_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  sound_converter/maxLedNum_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.809    sound_converter/maxLedNum_reg[3]_i_24_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.031 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=29, routed)          0.781     7.812    maxLedNum1[9]
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299     8.111 r  maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.330     8.441    sound_converter/maxVol_reg[8]_2[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.967 r  sound_converter/maxLedNum_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.967    sound_converter/maxLedNum_reg[3]_i_114_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.081    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.309 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=21, routed)          0.576     9.885    sound_converter/CO[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.669 r  sound_converter/maxLedNum_reg[3]_i_33/CO[3]
                         net (fo=16, routed)          0.000    10.669    sound_converter/maxLedNum_reg[3]_i_33_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.277 r  sound_converter/maxLedNum_reg[3]_i_111/CO[2]
                         net (fo=22, routed)          0.858    12.135    sound_converter/maxLedNum_reg[0]_0[0]
    SLICE_X61Y37         LUT4 (Prop_lut4_I3_O)        0.310    12.445 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.000    12.445    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.846 r  sound_converter/maxLedNum_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.846    sound_converter/maxLedNum_reg[3]_i_144_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  sound_converter/maxLedNum_reg[3]_i_98/O[2]
                         net (fo=12, routed)          0.972    14.057    sound_converter/maxLedNum_reg[3]_i_98_n_5
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.302    14.359 r  sound_converter/maxLedNum[3]_i_141/O
                         net (fo=2, routed)           0.174    14.533    sound_converter/maxLedNum[3]_i_141_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.657 r  sound_converter/maxLedNum[3]_i_90/O
                         net (fo=2, routed)           0.634    15.291    sound_converter/maxLedNum[3]_i_90_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.687 r  sound_converter/maxLedNum_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.687    sound_converter/maxLedNum_reg[3]_i_46_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.804 r  sound_converter/maxLedNum_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.804    sound_converter/maxLedNum_reg[3]_i_26_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.023 r  sound_converter/maxLedNum_reg[3]_i_5/O[0]
                         net (fo=3, routed)           0.780    16.804    sound_converter/maxLedNum_reg[3]_i_5_n_7
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.295    17.099 r  sound_converter/maxLedNum[3]_i_22/O
                         net (fo=1, routed)           0.000    17.099    sound_converter/maxLedNum[3]_i_22_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.649 r  sound_converter/maxLedNum_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.746    18.395    sound_converter/maxLedNum_reg[3]_i_3_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.124    18.519 r  sound_converter/maxLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000    18.519    sound_converter/maxLedNum[3]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.858    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.032    15.115    sound_converter/maxLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                 -3.404    

Slack (VIOLATED) :        -3.347ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.304ns  (logic 7.102ns (53.382%)  route 6.202ns (46.618%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.633     5.154    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.410     6.021    sound_converter/Q[2]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.695 r  sound_converter/maxLedNum_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.695    sound_converter/maxLedNum_reg[3]_i_45_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  sound_converter/maxLedNum_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.809    sound_converter/maxLedNum_reg[3]_i_24_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.031 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=29, routed)          0.781     7.812    maxLedNum1[9]
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299     8.111 r  maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.330     8.441    sound_converter/maxVol_reg[8]_2[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.967 r  sound_converter/maxLedNum_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.967    sound_converter/maxLedNum_reg[3]_i_114_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.081    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.309 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=21, routed)          0.576     9.885    sound_converter/CO[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.669 r  sound_converter/maxLedNum_reg[3]_i_33/CO[3]
                         net (fo=16, routed)          0.000    10.669    sound_converter/maxLedNum_reg[3]_i_33_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.277 r  sound_converter/maxLedNum_reg[3]_i_111/CO[2]
                         net (fo=22, routed)          0.858    12.135    sound_converter/maxLedNum_reg[0]_0[0]
    SLICE_X61Y37         LUT4 (Prop_lut4_I3_O)        0.310    12.445 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.000    12.445    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.846 r  sound_converter/maxLedNum_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.846    sound_converter/maxLedNum_reg[3]_i_144_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  sound_converter/maxLedNum_reg[3]_i_98/O[2]
                         net (fo=12, routed)          0.972    14.057    sound_converter/maxLedNum_reg[3]_i_98_n_5
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.302    14.359 r  sound_converter/maxLedNum[3]_i_141/O
                         net (fo=2, routed)           0.174    14.533    sound_converter/maxLedNum[3]_i_141_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.657 r  sound_converter/maxLedNum[3]_i_90/O
                         net (fo=2, routed)           0.634    15.291    sound_converter/maxLedNum[3]_i_90_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.687 r  sound_converter/maxLedNum_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.687    sound_converter/maxLedNum_reg[3]_i_46_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.804 r  sound_converter/maxLedNum_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.804    sound_converter/maxLedNum_reg[3]_i_26_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.023 r  sound_converter/maxLedNum_reg[3]_i_5/O[0]
                         net (fo=3, routed)           0.780    16.804    sound_converter/maxLedNum_reg[3]_i_5_n_7
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.295    17.099 r  sound_converter/maxLedNum[3]_i_22/O
                         net (fo=1, routed)           0.000    17.099    sound_converter/maxLedNum[3]_i_22_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.649 r  sound_converter/maxLedNum_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.686    18.334    sound_converter/maxLedNum_reg[3]_i_3_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.124    18.458 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    18.458    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.858    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.029    15.112    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -18.458    
  -------------------------------------------------------------------
                         slack                                 -3.347    

Slack (VIOLATED) :        -3.342ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.301ns  (logic 7.102ns (53.394%)  route 6.199ns (46.606%))
  Logic Levels:           20  (CARRY4=14 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.633     5.154    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.410     6.021    sound_converter/Q[2]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.695 r  sound_converter/maxLedNum_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.695    sound_converter/maxLedNum_reg[3]_i_45_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.809 r  sound_converter/maxLedNum_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     6.809    sound_converter/maxLedNum_reg[3]_i_24_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.031 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=29, routed)          0.781     7.812    maxLedNum1[9]
    SLICE_X64Y35         LUT3 (Prop_lut3_I2_O)        0.299     8.111 r  maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.330     8.441    sound_converter/maxVol_reg[8]_2[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.967 r  sound_converter/maxLedNum_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000     8.967    sound_converter/maxLedNum_reg[3]_i_114_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.081 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.081    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.309 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=21, routed)          0.576     9.885    sound_converter/CO[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    10.669 r  sound_converter/maxLedNum_reg[3]_i_33/CO[3]
                         net (fo=16, routed)          0.000    10.669    sound_converter/maxLedNum_reg[3]_i_33_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    11.277 r  sound_converter/maxLedNum_reg[3]_i_111/CO[2]
                         net (fo=22, routed)          0.858    12.135    sound_converter/maxLedNum_reg[0]_0[0]
    SLICE_X61Y37         LUT4 (Prop_lut4_I3_O)        0.310    12.445 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.000    12.445    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.846 r  sound_converter/maxLedNum_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.846    sound_converter/maxLedNum_reg[3]_i_144_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.085 r  sound_converter/maxLedNum_reg[3]_i_98/O[2]
                         net (fo=12, routed)          0.972    14.057    sound_converter/maxLedNum_reg[3]_i_98_n_5
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.302    14.359 r  sound_converter/maxLedNum[3]_i_141/O
                         net (fo=2, routed)           0.174    14.533    sound_converter/maxLedNum[3]_i_141_n_0
    SLICE_X62Y40         LUT5 (Prop_lut5_I1_O)        0.124    14.657 r  sound_converter/maxLedNum[3]_i_90/O
                         net (fo=2, routed)           0.634    15.291    sound_converter/maxLedNum[3]_i_90_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.687 r  sound_converter/maxLedNum_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    15.687    sound_converter/maxLedNum_reg[3]_i_46_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.804 r  sound_converter/maxLedNum_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.804    sound_converter/maxLedNum_reg[3]_i_26_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.023 r  sound_converter/maxLedNum_reg[3]_i_5/O[0]
                         net (fo=3, routed)           0.780    16.804    sound_converter/maxLedNum_reg[3]_i_5_n_7
    SLICE_X59Y41         LUT3 (Prop_lut3_I1_O)        0.295    17.099 r  sound_converter/maxLedNum[3]_i_22/O
                         net (fo=1, routed)           0.000    17.099    sound_converter/maxLedNum[3]_i_22_n_0
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.649 r  sound_converter/maxLedNum_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.683    18.331    sound_converter/maxLedNum_reg[3]_i_3_n_0
    SLICE_X58Y41         LUT5 (Prop_lut5_I1_O)        0.124    18.455 r  sound_converter/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    18.455    sound_converter/maxLedNum[1]_i_1_n_0
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.517    14.858    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  sound_converter/maxLedNum_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y41         FDRE (Setup_fdre_C_D)        0.031    15.114    sound_converter/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -18.455    
  -------------------------------------------------------------------
                         slack                                 -3.342    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 sound_converter/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.099%)  route 6.015ns (87.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.638     5.159    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  sound_converter/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sound_converter/COUNTER_reg[12]/Q
                         net (fo=2, routed)           1.412     7.027    sound_converter/COUNTER_reg[12]
    SLICE_X59Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  sound_converter/maxVol[11]_i_4/O
                         net (fo=2, routed)           0.819     7.970    sound_converter/maxVol[11]_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  sound_converter/maxVol[11]_i_1/O
                         net (fo=27, routed)          2.489    10.583    sound_converter/maxVol
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.707 r  sound_converter/led[11]_i_1/O
                         net (fo=11, routed)          1.296    12.003    sound_converter/led
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.433    14.774    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.794    sound_converter/led_reg[1]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 sound_converter/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.099%)  route 6.015ns (87.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.638     5.159    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  sound_converter/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sound_converter/COUNTER_reg[12]/Q
                         net (fo=2, routed)           1.412     7.027    sound_converter/COUNTER_reg[12]
    SLICE_X59Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  sound_converter/maxVol[11]_i_4/O
                         net (fo=2, routed)           0.819     7.970    sound_converter/maxVol[11]_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  sound_converter/maxVol[11]_i_1/O
                         net (fo=27, routed)          2.489    10.583    sound_converter/maxVol
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.707 r  sound_converter/led[11]_i_1/O
                         net (fo=11, routed)          1.296    12.003    sound_converter/led
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.433    14.774    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[3]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.794    sound_converter/led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 sound_converter/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.099%)  route 6.015ns (87.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.638     5.159    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  sound_converter/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sound_converter/COUNTER_reg[12]/Q
                         net (fo=2, routed)           1.412     7.027    sound_converter/COUNTER_reg[12]
    SLICE_X59Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  sound_converter/maxVol[11]_i_4/O
                         net (fo=2, routed)           0.819     7.970    sound_converter/maxVol[11]_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  sound_converter/maxVol[11]_i_1/O
                         net (fo=27, routed)          2.489    10.583    sound_converter/maxVol
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.707 r  sound_converter/led[11]_i_1/O
                         net (fo=11, routed)          1.296    12.003    sound_converter/led
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.433    14.774    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[5]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.794    sound_converter/led_reg[5]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 sound_converter/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 0.828ns (12.099%)  route 6.015ns (87.901%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.638     5.159    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  sound_converter/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sound_converter/COUNTER_reg[12]/Q
                         net (fo=2, routed)           1.412     7.027    sound_converter/COUNTER_reg[12]
    SLICE_X59Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  sound_converter/maxVol[11]_i_4/O
                         net (fo=2, routed)           0.819     7.970    sound_converter/maxVol[11]_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  sound_converter/maxVol[11]_i_1/O
                         net (fo=27, routed)          2.489    10.583    sound_converter/maxVol
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.707 r  sound_converter/led[11]_i_1/O
                         net (fo=11, routed)          1.296    12.003    sound_converter/led
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.433    14.774    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  sound_converter/led_reg[7]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X45Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.794    sound_converter/led_reg[7]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 sound_converter/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.828ns (12.400%)  route 5.849ns (87.600%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.638     5.159    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  sound_converter/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sound_converter/COUNTER_reg[12]/Q
                         net (fo=2, routed)           1.412     7.027    sound_converter/COUNTER_reg[12]
    SLICE_X59Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  sound_converter/maxVol[11]_i_4/O
                         net (fo=2, routed)           0.819     7.970    sound_converter/maxVol[11]_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  sound_converter/maxVol[11]_i_1/O
                         net (fo=27, routed)          2.489    10.583    sound_converter/maxVol
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.707 r  sound_converter/led[11]_i_1/O
                         net (fo=11, routed)          1.130    11.837    sound_converter/led
    SLICE_X60Y28         FDRE                                         r  sound_converter/led_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.506    14.847    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  sound_converter/led_reg[11]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.917    sound_converter/led_reg[11]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 sound_converter/COUNTER_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 0.828ns (12.695%)  route 5.694ns (87.305%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.638     5.159    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  sound_converter/COUNTER_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  sound_converter/COUNTER_reg[12]/Q
                         net (fo=2, routed)           1.412     7.027    sound_converter/COUNTER_reg[12]
    SLICE_X59Y46         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  sound_converter/maxVol[11]_i_4/O
                         net (fo=2, routed)           0.819     7.970    sound_converter/maxVol[11]_i_4_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I4_O)        0.124     8.094 r  sound_converter/maxVol[11]_i_1/O
                         net (fo=27, routed)          2.489    10.583    sound_converter/maxVol
    SLICE_X50Y27         LUT5 (Prop_lut5_I0_O)        0.124    10.707 r  sound_converter/led[11]_i_1/O
                         net (fo=11, routed)          0.975    11.682    sound_converter/led
    SLICE_X46Y26         FDRE                                         r  sound_converter/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.433    14.774    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  sound_converter/led_reg[0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X46Y26         FDRE (Setup_fdre_C_CE)      -0.169    14.830    sound_converter/led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -11.682    
  -------------------------------------------------------------------
                         slack                                  3.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sound_converter/COUNTER_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.595     1.478    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  sound_converter/COUNTER_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sound_converter/COUNTER_reg[22]/Q
                         net (fo=3, routed)           0.134     1.753    sound_converter/COUNTER_reg[22]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  sound_converter/COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    sound_converter/COUNTER_reg[20]_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  sound_converter/COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    sound_converter/COUNTER_reg[24]_i_1_n_7
    SLICE_X58Y50         FDRE                                         r  sound_converter/COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.863     1.990    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  sound_converter/COUNTER_reg[24]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    sound_converter/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mode_s/seg_d/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/seg_d/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.582     1.465    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mode_s/seg_d/COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.056     1.662    mode_s/seg_d/COUNTER_reg[0]
    SLICE_X65Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.850     1.977    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.070     1.535    mode_s/seg_d/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vc/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.355ns (69.206%)  route 0.158ns (30.794%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.596     1.479    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  vc/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vc/count2_reg[6]/Q
                         net (fo=9, routed)           0.157     1.777    vc/count2_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.937 r  vc/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    vc/count2_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.992 r  vc/count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.992    vc/count2_reg[8]_i_1_n_7
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     1.992    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    vc/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vc/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/count2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.366ns (69.852%)  route 0.158ns (30.148%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.596     1.479    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  vc/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vc/count2_reg[6]/Q
                         net (fo=9, routed)           0.157     1.777    vc/count2_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.937 r  vc/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    vc/count2_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.003 r  vc/count2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.003    vc/count2_reg[8]_i_1_n_5
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     1.992    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    vc/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vc/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.391ns (71.225%)  route 0.158ns (28.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.596     1.479    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  vc/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vc/count2_reg[6]/Q
                         net (fo=9, routed)           0.157     1.777    vc/count2_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.937 r  vc/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    vc/count2_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.028 r  vc/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.028    vc/count2_reg[8]_i_1_n_4
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     1.992    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    vc/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vc/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/count2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.391ns (71.225%)  route 0.158ns (28.775%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.596     1.479    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  vc/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vc/count2_reg[6]/Q
                         net (fo=9, routed)           0.157     1.777    vc/count2_reg[6]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.937 r  vc/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.938    vc/count2_reg[4]_i_1_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.028 r  vc/count2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.028    vc/count2_reg[8]_i_1_n_6
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     1.992    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  vc/count2_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.853    vc/count2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vc/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.156%)  route 0.317ns (57.844%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.596     1.479    vc/CLOCK_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  vc/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  vc/count2_reg[2]/Q
                         net (fo=10, routed)          0.266     1.886    vc/count2_reg[2]
    SLICE_X63Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  vc/sclk_i_5/O
                         net (fo=1, routed)           0.051     1.982    vc/sclk_i_5_n_0
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.027 r  vc/sclk_i_1/O
                         net (fo=1, routed)           0.000     2.027    vc/sclk_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  vc/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.864     1.992    vc/CLOCK_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  vc/sclk_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.091     1.839    vc/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mode_s/left/dff1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/left/dff2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.553     1.436    mode_s/left/dff1/CLOCK_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  mode_s/left/dff1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mode_s/left/dff1/Q_reg/Q
                         net (fo=2, routed)           0.121     1.698    mode_s/left/dff2/Q1
    SLICE_X50Y26         FDRE                                         r  mode_s/left/dff2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.822     1.949    mode_s/left/dff2/CLOCK_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  mode_s/left/dff2/Q_reg/C
                         clock pessimism             -0.499     1.450    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.059     1.509    mode_s/left/dff2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sound_converter/curLedNum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/curLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.584     1.467    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  sound_converter/curLedNum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  sound_converter/curLedNum_reg[1]/Q
                         net (fo=18, routed)          0.091     1.686    sound_converter/curLedNum_reg__0[1]
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.099     1.785 r  sound_converter/curLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    sound_converter/p_0_in__0[2]
    SLICE_X58Y28         FDRE                                         r  sound_converter/curLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.852     1.979    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  sound_converter/curLedNum_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.092     1.559    sound_converter/curLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mode_s/seg_d/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/seg_d/an_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.192ns (56.420%)  route 0.148ns (43.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.582     1.465    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  mode_s/seg_d/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  mode_s/seg_d/STATE_reg[0]/Q
                         net (fo=11, routed)          0.148     1.754    mode_s/seg_d/STATE[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.051     1.805 r  mode_s/seg_d/an[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    mode_s/seg_d/an[2]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  mode_s/seg_d/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.850     1.977    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  mode_s/seg_d/an_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.107     1.572    mode_s/seg_d/an_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y27     mode_s/seg_d/COUNTER_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y27     mode_s/seg_d/COUNTER_reg[23]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/COUNTER_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/COUNTER_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y27     mode_s/seg_d/COUNTER_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.437ns (27.139%)  route 6.543ns (72.861%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         1.596     7.139    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X56Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.191     8.453    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.577 f  dw/VGA_RED[3]_i_70/O
                         net (fo=1, routed)           0.000     8.577    dw/VGA_RED[3]_i_70_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.794 f  dw/VGA_RED_reg[3]_i_39/O
                         net (fo=1, routed)           0.545     9.339    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.638 f  vga/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.965    10.603    vga/VGA_CONTROL/dw/VGA_Red_waveform4[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  vga/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=3, routed)           0.417    11.144    vga/VGA_CONTROL/VGA_RED[3]_i_29_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.118    11.262 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.354    11.616    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.326    11.942 r  vga/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.000    11.942    vga/VGA_CONTROL/VGA_RED[3]_i_11_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.343 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           0.838    13.181    vga/VGA_CONTROL/VGA_RED_reg[3]_i_10_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.305 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_3/O
                         net (fo=2, routed)           0.637    13.942    vga/VGA_CONTROL/VGA_Green_waveform[3]
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.124    14.066 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    14.066    vga/VGA_GREEN_CHAN[3]
    SLICE_X41Y37         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.443    14.044    vga/CLK_VGA
    SLICE_X41Y37         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.029    14.260    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 2.437ns (27.244%)  route 6.508ns (72.756%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         1.596     7.139    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X56Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.191     8.453    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.577 f  dw/VGA_RED[3]_i_70/O
                         net (fo=1, routed)           0.000     8.577    dw/VGA_RED[3]_i_70_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.794 f  dw/VGA_RED_reg[3]_i_39/O
                         net (fo=1, routed)           0.545     9.339    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.638 f  vga/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.965    10.603    vga/VGA_CONTROL/dw/VGA_Red_waveform4[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  vga/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=3, routed)           0.417    11.144    vga/VGA_CONTROL/VGA_RED[3]_i_29_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.118    11.262 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.354    11.616    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.326    11.942 r  vga/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.000    11.942    vga/VGA_CONTROL/VGA_RED[3]_i_11_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.343 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           0.648    12.991    vga/VGA_CONTROL/VGA_RED_reg[3]_i_10_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.115 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=2, routed)           0.792    13.907    vga/VGA_CONTROL/VGA_Green_waveform[2]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124    14.031 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    14.031    vga/VGA_GREEN_CHAN[2]
    SLICE_X41Y36         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.442    14.043    vga/CLK_VGA
    SLICE_X41Y36         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.031    14.261    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 2.437ns (27.358%)  route 6.471ns (72.642%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         1.596     7.139    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X56Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.191     8.453    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.577 f  dw/VGA_RED[3]_i_70/O
                         net (fo=1, routed)           0.000     8.577    dw/VGA_RED[3]_i_70_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.794 f  dw/VGA_RED_reg[3]_i_39/O
                         net (fo=1, routed)           0.545     9.339    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.638 f  vga/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.965    10.603    vga/VGA_CONTROL/dw/VGA_Red_waveform4[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  vga/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=3, routed)           0.417    11.144    vga/VGA_CONTROL/VGA_RED[3]_i_29_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.118    11.262 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.354    11.616    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.326    11.942 r  vga/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.000    11.942    vga/VGA_CONTROL/VGA_RED[3]_i_11_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.343 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           0.648    12.991    vga/VGA_CONTROL/VGA_RED_reg[3]_i_10_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.115 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_5/O
                         net (fo=2, routed)           0.755    13.870    vga/VGA_CONTROL/VGA_Green_waveform[2]
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.994 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    13.994    vga/VGA_BLUE_CHAN[2]
    SLICE_X41Y36         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.442    14.043    vga/CLK_VGA
    SLICE_X41Y36         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.029    14.259    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 3.988ns (44.598%)  route 4.954ns (55.402%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         0.769     6.311    vga/VGA_CONTROL/out[1]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.435 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_93/O
                         net (fo=4, routed)           0.498     6.933    vga/VGA_CONTROL/VGA_GREEN[3]_i_93_n_0
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.057 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_83/O
                         net (fo=2, routed)           0.341     7.398    vga/VGA_CONTROL/VGA_GREEN[3]_i_83_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.783 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.783    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_77_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.096 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_61/O[3]
                         net (fo=2, routed)           0.635     8.731    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_61_n_4
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     9.289 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_60/O[0]
                         net (fo=1, routed)           0.494     9.783    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_60_n_7
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.078 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_46/O
                         net (fo=1, routed)           0.000    10.078    vga/VGA_CONTROL/VGA_GREEN[3]_i_46_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.479 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.479    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.813 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_34/O[1]
                         net (fo=2, routed)           0.467    11.280    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_34_n_6
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    11.583 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_21/O
                         net (fo=1, routed)           0.403    11.987    vga/VGA_CONTROL/VGA_GREEN[3]_i_21_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.111 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=2, routed)           0.303    12.413    vga/VGA_CONTROL/VGA_GREEN[3]_i_8_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.537 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=3, routed)           0.423    12.961    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.120    13.081 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=4, routed)           0.621    13.701    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.327    14.028 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    14.028    vga/VGA_BLUE_CHAN[0]
    SLICE_X42Y37         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.443    14.044    vga/CLK_VGA
    SLICE_X42Y37         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.077    14.308    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -14.028    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 3.988ns (44.688%)  route 4.936ns (55.312%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         0.769     6.311    vga/VGA_CONTROL/out[1]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.435 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_93/O
                         net (fo=4, routed)           0.498     6.933    vga/VGA_CONTROL/VGA_GREEN[3]_i_93_n_0
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.057 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_83/O
                         net (fo=2, routed)           0.341     7.398    vga/VGA_CONTROL/VGA_GREEN[3]_i_83_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.783 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.783    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_77_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.096 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_61/O[3]
                         net (fo=2, routed)           0.635     8.731    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_61_n_4
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     9.289 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_60/O[0]
                         net (fo=1, routed)           0.494     9.783    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_60_n_7
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.078 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_46/O
                         net (fo=1, routed)           0.000    10.078    vga/VGA_CONTROL/VGA_GREEN[3]_i_46_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.479 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.479    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.813 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_34/O[1]
                         net (fo=2, routed)           0.467    11.280    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_34_n_6
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    11.583 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_21/O
                         net (fo=1, routed)           0.403    11.987    vga/VGA_CONTROL/VGA_GREEN[3]_i_21_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.111 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=2, routed)           0.303    12.413    vga/VGA_CONTROL/VGA_GREEN[3]_i_8_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.537 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=3, routed)           0.423    12.961    vga/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X41Y37         LUT3 (Prop_lut3_I1_O)        0.120    13.081 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_4/O
                         net (fo=4, routed)           0.603    13.683    vga/VGA_CONTROL/VGA_GREEN[2]_i_4_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I0_O)        0.327    14.010 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    14.010    vga/VGA_GREEN_CHAN[0]
    SLICE_X42Y38         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.444    14.045    vga/CLK_VGA
    SLICE_X42Y38         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.079    14.311    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -14.010    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 2.437ns (27.613%)  route 6.388ns (72.387%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         1.596     7.139    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X56Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.191     8.453    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.577 f  dw/VGA_RED[3]_i_70/O
                         net (fo=1, routed)           0.000     8.577    dw/VGA_RED[3]_i_70_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.794 f  dw/VGA_RED_reg[3]_i_39/O
                         net (fo=1, routed)           0.545     9.339    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.638 f  vga/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.965    10.603    vga/VGA_CONTROL/dw/VGA_Red_waveform4[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  vga/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=3, routed)           0.417    11.144    vga/VGA_CONTROL/VGA_RED[3]_i_29_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.118    11.262 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.354    11.616    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.326    11.942 r  vga/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.000    11.942    vga/VGA_CONTROL/VGA_RED[3]_i_11_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.343 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           0.651    12.994    vga/VGA_CONTROL/VGA_RED_reg[3]_i_10_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.118 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=2, routed)           0.670    13.788    vga/VGA_CONTROL/VGA_Green_waveform[1]
    SLICE_X40Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.912 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    13.912    vga/VGA_BLUE_CHAN[1]
    SLICE_X40Y36         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.442    14.043    vga/CLK_VGA
    SLICE_X40Y36         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.029    14.259    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 2.437ns (27.680%)  route 6.367ns (72.320%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         1.596     7.139    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X56Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.191     8.453    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.577 f  dw/VGA_RED[3]_i_70/O
                         net (fo=1, routed)           0.000     8.577    dw/VGA_RED[3]_i_70_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.794 f  dw/VGA_RED_reg[3]_i_39/O
                         net (fo=1, routed)           0.545     9.339    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.638 f  vga/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.965    10.603    vga/VGA_CONTROL/dw/VGA_Red_waveform4[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  vga/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=3, routed)           0.417    11.144    vga/VGA_CONTROL/VGA_RED[3]_i_29_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.118    11.262 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.354    11.616    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.326    11.942 r  vga/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.000    11.942    vga/VGA_CONTROL/VGA_RED[3]_i_11_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.343 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           0.651    12.994    vga/VGA_CONTROL/VGA_RED_reg[3]_i_10_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.118 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=2, routed)           0.648    13.766    vga/VGA_CONTROL/VGA_Green_waveform[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.890 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    13.890    vga/VGA_GREEN_CHAN[1]
    SLICE_X40Y37         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.443    14.044    vga/CLK_VGA
    SLICE_X40Y37         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X40Y37         FDRE (Setup_fdre_C_D)        0.029    14.260    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.801ns  (logic 2.437ns (27.690%)  route 6.364ns (72.310%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         1.596     7.139    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X56Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.191     8.453    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.577 f  dw/VGA_RED[3]_i_70/O
                         net (fo=1, routed)           0.000     8.577    dw/VGA_RED[3]_i_70_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.794 f  dw/VGA_RED_reg[3]_i_39/O
                         net (fo=1, routed)           0.545     9.339    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.638 f  vga/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.965    10.603    vga/VGA_CONTROL/dw/VGA_Red_waveform4[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  vga/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=3, routed)           0.417    11.144    vga/VGA_CONTROL/VGA_RED[3]_i_29_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.118    11.262 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.354    11.616    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.326    11.942 r  vga/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.000    11.942    vga/VGA_CONTROL/VGA_RED[3]_i_11_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.343 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           0.649    12.992    vga/VGA_CONTROL/VGA_RED_reg[3]_i_10_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.116 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=5, routed)           0.647    13.763    vga/VGA_CONTROL/VGA_Red_waveform[2]
    SLICE_X41Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.887 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    13.887    vga/VGA_RED_CHAN[2]
    SLICE_X41Y37         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.443    14.044    vga/CLK_VGA
    SLICE_X41Y37         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X41Y37         FDRE (Setup_fdre_C_D)        0.031    14.262    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -13.887    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 2.437ns (27.576%)  route 6.400ns (72.424%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.044 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         1.596     7.139    dw/Sample_Memory_reg_448_511_0_2/ADDRB1
    SLICE_X56Y45         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.191     8.453    dw/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.577 f  dw/VGA_RED[3]_i_70/O
                         net (fo=1, routed)           0.000     8.577    dw/VGA_RED[3]_i_70_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.794 f  dw/VGA_RED_reg[3]_i_39/O
                         net (fo=1, routed)           0.545     9.339    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.638 f  vga/VGA_CONTROL/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.965    10.603    vga/VGA_CONTROL/dw/VGA_Red_waveform4[1]
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  vga/VGA_CONTROL/VGA_RED[3]_i_29/O
                         net (fo=3, routed)           0.417    11.144    vga/VGA_CONTROL/VGA_RED[3]_i_29_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I1_O)        0.118    11.262 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.354    11.616    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X44Y38         LUT5 (Prop_lut5_I3_O)        0.326    11.942 r  vga/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=1, routed)           0.000    11.942    vga/VGA_CONTROL/VGA_RED[3]_i_11_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.343 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           0.649    12.992    vga/VGA_CONTROL/VGA_RED_reg[3]_i_10_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I4_O)        0.124    13.116 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=5, routed)           0.684    13.800    vga/VGA_CONTROL/VGA_Red_waveform[2]
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    13.924 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    13.924    vga/VGA_BLUE_CHAN[3]
    SLICE_X42Y37         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.443    14.044    vga/CLK_VGA
    SLICE_X42Y37         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.304    
                         clock uncertainty           -0.072    14.231    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)        0.081    14.312    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.747ns  (logic 3.789ns (43.319%)  route 4.958ns (56.681%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.565     5.086    vga/VGA_CONTROL/clk_out1
    SLICE_X47Y40         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/Q
                         net (fo=229, routed)         0.769     6.311    vga/VGA_CONTROL/out[1]
    SLICE_X45Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.435 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_93/O
                         net (fo=4, routed)           0.498     6.933    vga/VGA_CONTROL/VGA_GREEN[3]_i_93_n_0
    SLICE_X42Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.057 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_83/O
                         net (fo=2, routed)           0.341     7.398    vga/VGA_CONTROL/VGA_GREEN[3]_i_83_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.783 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.783    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_77_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.096 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_61/O[3]
                         net (fo=2, routed)           0.635     8.731    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_61_n_4
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     9.289 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_60/O[0]
                         net (fo=1, routed)           0.494     9.783    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_60_n_7
    SLICE_X41Y38         LUT2 (Prop_lut2_I1_O)        0.295    10.078 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_46/O
                         net (fo=1, routed)           0.000    10.078    vga/VGA_CONTROL/VGA_GREEN[3]_i_46_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.479 r  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.479    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_35_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.813 f  vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_34/O[1]
                         net (fo=2, routed)           0.467    11.280    vga/VGA_CONTROL/VGA_GREEN_reg[3]_i_34_n_6
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.303    11.583 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_21/O
                         net (fo=1, routed)           0.403    11.987    vga/VGA_CONTROL/VGA_GREEN[3]_i_21_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    12.111 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=2, routed)           0.320    12.431    vga/VGA_CONTROL/VGA_GREEN[3]_i_8_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.555 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=8, routed)           0.447    13.002    vga/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X41Y35         LUT2 (Prop_lut2_I0_O)        0.124    13.126 r  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=2, routed)           0.583    13.709    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X40Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.833 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    13.833    vga/VGA_RED_CHAN[1]
    SLICE_X40Y36         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          1.442    14.043    vga/CLK_VGA
    SLICE_X40Y36         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X40Y36         FDRE (Setup_fdre_C_D)        0.031    14.261    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.560     1.443    vga/VGA_CONTROL/clk_out1
    SLICE_X44Y35         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.065     1.649    vga/h_sync_reg
    SLICE_X44Y35         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.829     1.956    vga/CLK_VGA
    SLICE_X44Y35         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.075     1.518    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y40         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.110     1.696    vga/v_sync_reg
    SLICE_X37Y39         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.830     1.957    vga/CLK_VGA
    SLICE_X37Y39         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.070     1.530    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.043%)  route 0.141ns (33.957%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=17, routed)          0.141     1.751    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X42Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.833     1.960    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.134     1.580    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=14, routed)          0.141     1.751    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.833     1.960    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.134     1.580    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.274ns (62.214%)  route 0.166ns (37.786%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=17, routed)          0.166     1.777    vga/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.887    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X42Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.833     1.960    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.134     1.580    vga/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.249ns (60.217%)  route 0.165ns (39.783%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.564     1.447    vga/VGA_CONTROL/clk_out1
    SLICE_X45Y44         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=26, routed)          0.165     1.753    vga/VGA_CONTROL/VGA_HORZ_COORD[11]
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X45Y44         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.834     1.961    vga/VGA_CONTROL/clk_out1
    SLICE_X45Y44         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X45Y44         FDRE (Hold_fdre_C_D)         0.105     1.552    vga/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.310ns (68.754%)  route 0.141ns (31.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=17, routed)          0.141     1.751    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.897 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X42Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.833     1.960    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y44         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.134     1.580    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.310ns (68.745%)  route 0.141ns (31.255%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=14, routed)          0.141     1.751    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.897 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.833     1.960    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.134     1.580    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.275ns (59.544%)  route 0.187ns (40.456%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=12, routed)          0.187     1.797    vga/VGA_CONTROL/VGA_VERT_COORD[9]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.908 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.908    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.833     1.960    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y45         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y45         FDRE (Hold_fdre_C_D)         0.134     1.580    vga/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.279ns (59.807%)  route 0.188ns (40.193%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.563     1.446    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=13, routed)          0.188     1.798    vga/VGA_CONTROL/VGA_VERT_COORD[0]
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  vga/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.843    vga/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.913    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X42Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=43, routed)          0.833     1.960    vga/VGA_CONTROL/clk_out1
    SLICE_X42Y43         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.134     1.580    vga/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y43     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y41     vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y44     vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y40     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y42     vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X47Y43     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y40     vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y43     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y43     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y44     vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y43     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y43     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y43     vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y43     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y44     vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y41     vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y41     vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y40     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y43     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y44     vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y43     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y43     vga/VGA_CONTROL/h_cntr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y43     vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y45     vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y43     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y44     vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y35     vga/VGA_CONTROL/h_sync_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X42Y37     vga/VGA_BLUE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



