<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CONTROLLOR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ANY_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ANY_VHDL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BACK_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BYTE_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROLLOR_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROLLOR_VHDL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FILE_INPUT_TEST_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FILE_INPUT_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FILE_INPUT_VHDL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MAX_COUNT_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="NBYTE_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OBYTE_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ONE_SHORT_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="POS_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RBYTE_VHDL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RSET_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RSET_VHDL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SET_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SET_VHDL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="STATE_CONTROLLOR_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="STATE_CONTROLLOR_VHDL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEXT_INPUT_VHDL_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEXT_INPUT_VHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEXT_INPUT_VHDL_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1446783306" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1446783306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447835640" xil_pn:in_ck="-4227795973015450122" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447835640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ANY_VHDL.vhd"/>
      <outfile xil_pn:name="BACK_VHDL.vhd"/>
      <outfile xil_pn:name="BYTE_VHDL.vhd"/>
      <outfile xil_pn:name="CONTROLLOR_VHDL.vhd"/>
      <outfile xil_pn:name="FILE_INPUT_TEST.vhd"/>
      <outfile xil_pn:name="FILE_INPUT_VHDL.vhd"/>
      <outfile xil_pn:name="ID_INCREMENT_VHDL.vhd"/>
      <outfile xil_pn:name="NBYTE_VHDL.vhd"/>
      <outfile xil_pn:name="OBYTE_VHDL.vhd"/>
      <outfile xil_pn:name="ONE_SHORT_VHDL.vhd"/>
      <outfile xil_pn:name="POS_VHDL.vhd"/>
      <outfile xil_pn:name="RBYTE_VHDL.vhd"/>
      <outfile xil_pn:name="RSET_VHDL.vhd"/>
      <outfile xil_pn:name="SET_VHDL.vhd"/>
      <outfile xil_pn:name="STATE_CONTROLLOR_VHDL.vhd"/>
      <outfile xil_pn:name="TEST.vhd"/>
      <outfile xil_pn:name="TEXT_INPUT_VHDL.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447835436" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7323992627560809564" xil_pn:start_ts="1447835436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447835436" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1653036360466833282" xil_pn:start_ts="1447835436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1446783306" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1144254612744440662" xil_pn:start_ts="1446783306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447835640" xil_pn:in_ck="-4227795973015450122" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447835640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ANY_VHDL.vhd"/>
      <outfile xil_pn:name="BACK_VHDL.vhd"/>
      <outfile xil_pn:name="BYTE_VHDL.vhd"/>
      <outfile xil_pn:name="CONTROLLOR_VHDL.vhd"/>
      <outfile xil_pn:name="FILE_INPUT_TEST.vhd"/>
      <outfile xil_pn:name="FILE_INPUT_VHDL.vhd"/>
      <outfile xil_pn:name="ID_INCREMENT_VHDL.vhd"/>
      <outfile xil_pn:name="NBYTE_VHDL.vhd"/>
      <outfile xil_pn:name="OBYTE_VHDL.vhd"/>
      <outfile xil_pn:name="ONE_SHORT_VHDL.vhd"/>
      <outfile xil_pn:name="POS_VHDL.vhd"/>
      <outfile xil_pn:name="RBYTE_VHDL.vhd"/>
      <outfile xil_pn:name="RSET_VHDL.vhd"/>
      <outfile xil_pn:name="SET_VHDL.vhd"/>
      <outfile xil_pn:name="STATE_CONTROLLOR_VHDL.vhd"/>
      <outfile xil_pn:name="TEST.vhd"/>
      <outfile xil_pn:name="TEXT_INPUT_VHDL.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447835645" xil_pn:in_ck="-4227795973015450122" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7630249652170681707" xil_pn:start_ts="1447835640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEXT_INPUT_VHDL_beh.prj"/>
      <outfile xil_pn:name="TEXT_INPUT_VHDL_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447835645" xil_pn:in_ck="1092650135336779106" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3565509497245517736" xil_pn:start_ts="1447835645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEXT_INPUT_VHDL_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
