Analysis & Elaboration report for project1
Sun Apr 07 19:03:29 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Sun Apr 07 19:03:29 2024           ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; project1                                    ;
; Top-level Entity Name         ; testbench                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; testbench          ; project1           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Apr 07 19:03:21 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: testbench-test File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd Line: 32
    Info (12023): Found entity 1: testbench File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file subtracao.vhd
    Info (12022): Found design unit 1: Subtracao-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd Line: 16
    Info (12023): Found entity 1: Subtracao File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file soma.vhd
    Info (12022): Found design unit 1: Soma-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd Line: 16
    Info (12023): Found entity 1: Soma File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shiftright.vhd
    Info (12022): Found design unit 1: ShiftRight-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd Line: 15
    Info (12023): Found entity 1: ShiftRight File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft.vhd
    Info (12022): Found design unit 1: ShiftLeft-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd Line: 15
    Info (12023): Found entity 1: ShiftLeft File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sd.vhd
    Info (12022): Found design unit 1: sd-comportamento File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 39
    Info (12023): Found entity 1: sd File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file or_logic.vhd
    Info (12022): Found design unit 1: Or_Logic-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd Line: 15
    Info (12023): Found entity 1: Or_Logic File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file not_b.vhd
    Info (12022): Found design unit 1: notb-comportamento File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_b.vhd Line: 16
    Info (12023): Found entity 1: notb File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_b.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file not_a.vhd
    Info (12022): Found design unit 1: not_a-comportamento File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd Line: 16
    Info (12023): Found entity 1: not_a File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nmenosum.vhd
    Info (12022): Found design unit 1: NmenosUm-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd Line: 15
    Info (12023): Found entity 1: NmenosUm File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file nmaisum.vhd
    Info (12022): Found design unit 1: NmaisUm-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd Line: 15
    Info (12023): Found entity 1: NmaisUm File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file and_logic.vhd
    Info (12022): Found design unit 1: And_Logic-Behavior File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd Line: 15
    Info (12023): Found entity 1: And_Logic File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd Line: 5
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "A" at testbench.vhd(41) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd Line: 41
Warning (10873): Using initial value X (don't care) for net "B" at testbench.vhd(41) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd Line: 41
Warning (10873): Using initial value X (don't care) for net "sel" at testbench.vhd(42) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd Line: 42
Info (12128): Elaborating entity "sd" for hierarchy "sd:dut" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd Line: 47
Info (12128): Elaborating entity "Soma" for hierarchy "sd:dut|Soma:inst_soma" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 126
Info (12128): Elaborating entity "Subtracao" for hierarchy "sd:dut|Subtracao:inst_subtracao" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 127
Info (10041): Inferred latch for "S[0]" at subtracao.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd Line: 20
Info (10041): Inferred latch for "S[1]" at subtracao.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd Line: 20
Info (10041): Inferred latch for "S[2]" at subtracao.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd Line: 20
Info (10041): Inferred latch for "S[3]" at subtracao.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd Line: 20
Info (12128): Elaborating entity "And_Logic" for hierarchy "sd:dut|And_Logic:inst_and" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 128
Info (10041): Inferred latch for "S[0]" at and_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd Line: 19
Info (10041): Inferred latch for "S[1]" at and_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd Line: 19
Info (10041): Inferred latch for "S[2]" at and_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd Line: 19
Info (10041): Inferred latch for "S[3]" at and_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd Line: 19
Info (12128): Elaborating entity "Or_Logic" for hierarchy "sd:dut|Or_Logic:inst_or" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 129
Info (10041): Inferred latch for "S[0]" at or_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd Line: 19
Info (10041): Inferred latch for "S[1]" at or_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd Line: 19
Info (10041): Inferred latch for "S[2]" at or_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd Line: 19
Info (10041): Inferred latch for "S[3]" at or_logic.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd Line: 19
Info (12128): Elaborating entity "not_a" for hierarchy "sd:dut|not_a:inst_notA" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 130
Info (10041): Inferred latch for "S[0]" at not_a.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd Line: 20
Info (10041): Inferred latch for "S[1]" at not_a.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd Line: 20
Info (10041): Inferred latch for "S[2]" at not_a.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd Line: 20
Info (10041): Inferred latch for "S[3]" at not_a.vhd(20) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd Line: 20
Info (12128): Elaborating entity "ShiftLeft" for hierarchy "sd:dut|ShiftLeft:inst_shiftLeft" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 132
Info (10041): Inferred latch for "S[0]" at shiftleft.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd Line: 19
Info (10041): Inferred latch for "S[1]" at shiftleft.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd Line: 19
Info (10041): Inferred latch for "S[2]" at shiftleft.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd Line: 19
Info (10041): Inferred latch for "S[3]" at shiftleft.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd Line: 19
Info (12128): Elaborating entity "ShiftRight" for hierarchy "sd:dut|ShiftRight:inst_shiftRight" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 133
Info (12128): Elaborating entity "NmaisUm" for hierarchy "sd:dut|NmaisUm:inst_nmaisum" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 134
Info (10041): Inferred latch for "S[0]" at nmaisum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd Line: 19
Info (10041): Inferred latch for "S[1]" at nmaisum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd Line: 19
Info (10041): Inferred latch for "S[2]" at nmaisum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd Line: 19
Info (10041): Inferred latch for "S[3]" at nmaisum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd Line: 19
Info (12128): Elaborating entity "NmenosUm" for hierarchy "sd:dut|NmenosUm:inst_nmenosum" File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 135
Info (10041): Inferred latch for "S[0]" at nmenosum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd Line: 19
Info (10041): Inferred latch for "S[1]" at nmenosum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd Line: 19
Info (10041): Inferred latch for "S[2]" at nmenosum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd Line: 19
Info (10041): Inferred latch for "S[3]" at nmenosum.vhd(19) File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd Line: 19
Error (12006): Node instance "inst_notB" instantiates undefined entity "not_b". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd Line: 131
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 4 warnings
    Error: Peak virtual memory: 4841 megabytes
    Error: Processing ended: Sun Apr 07 19:03:29 2024
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:00


