# ALU + FSM Design with Sky130 & OpenLane

This repository contains a Verilog-based design of a **combinational ALU circuit** and a **FSM-based top-level controller**, synthesized using the **Skywater 130nm PDK (Sky130)** and the **OpenLane toolchain**.

---
Problem Statement: https://drive.google.com/file/d/1672CdNc8ilIHVLb2G3xis4EEsEGxb3e2/view?usp=drive_link 

## ðŸ”§ Assignment Overview

### âœ… Part 1: Combinational ALU Circuit

* **Description**: Develop ALU modules in Verilog with a testbench. given word size 7 bit.And having bitwise AND and ADD operation


### âœ… Part 2: ALU + Synthesis with OpenLane

* **Objective**: Synthesize the ALU design using OpenLane.
* **Deliverables**:
  * RTL synthesis reports (`.rpt` files)
  * Floorplan + Power Analysis + GDS + Heatmap


### âœ… Part 3: ALU + FSM + Synthesis

* **Objective**: Design a top-level system integrating:
  * FSM (controller)
  * ALU (datapath)
  * ALU result
  * Flag: 1 if result > 0, 0 otherwise
---



