// Seed: 2774785553
module module_0 (
    output tri id_0,
    output tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    input wor id_6,
    input tri id_7,
    output tri id_8,
    output uwire id_9,
    input tri1 id_10,
    output wor id_11
    , id_21,
    output tri id_12,
    output tri1 id_13,
    input uwire id_14,
    output wor id_15,
    input supply1 id_16,
    input wor id_17,
    input supply0 id_18,
    output wand id_19
);
  assign id_13 = id_6;
  logic id_22;
  ;
  logic [7:0] id_23;
  assign id_23[-1] = id_16 ? (-1) : id_5;
  logic id_24;
  ;
  wire id_25;
  wire id_26;
endmodule
module module_0 #(
    parameter id_7 = 32'd88,
    parameter id_8 = 32'd57
) (
    input wire id_0,
    output tri0 id_1
    , id_18, id_19,
    input tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    input tri _id_7,
    input supply1 _id_8,
    input supply1 id_9,
    output wand id_10,
    input uwire id_11,
    input uwire id_12,
    output wire id_13,
    output wand module_1,
    input tri id_15,
    input wire id_16
);
  logic [-1 : -1] id_20;
  wire id_21;
  ;
  logic [!  id_7 : id_8] id_22;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_1,
      id_9,
      id_0,
      id_4,
      id_5,
      id_9,
      id_3,
      id_6,
      id_15,
      id_13,
      id_13,
      id_10,
      id_11,
      id_10,
      id_15,
      id_5,
      id_11,
      id_6
  );
  assign modCall_1.id_8 = 0;
  wire [1 'b0 : -1 'b0] id_23;
endmodule
