5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd case4.vcd -o case4.cdd -v case4.v
3 0 $root $root NA 0 0 1
3 0 main main case4.v 1 67 1
2 1 19 d000e 6 1 8 0 0 st
2 2 19 30009 0 1 400 0 0 next_st
2 3 19 3000e 8 37 a 1 2
2 4 23 e0016 1 0 20008 0 0 56 16 11 10 10 11 1 10 10 11 5 11 55 11 1 10
2 5 23 8000a 0 1 400 0 0 str
2 6 23 80016 3 37 a 4 5
2 7 25 14001a 1 32 8 0 0 STATE_B
2 8 25 a0010 0 1 400 0 0 next_st
2 9 25 a001a 2 37 600a 7 8
2 10 24 c000c 2 1 c 0 0 b
2 11 24 8000e 3 39 400e 10 0
2 12 29 e0016 1 0 20008 0 0 56 16 11 10 10 11 1 10 10 11 5 11 55 11 4 10
2 13 29 8000a 0 1 400 0 0 str
2 14 29 80016 2 37 a 12 13
2 15 30 120018 1 32 8 0 0 STATE_C
2 16 30 8000e 0 1 400 0 0 next_st
2 17 30 80018 2 37 600a 15 16
2 18 34 e0016 1 0 20008 0 0 56 16 11 10 10 11 1 10 10 11 5 11 55 11 5 10
2 19 34 8000a 0 1 400 0 0 str
2 20 34 80016 3 37 a 18 19
2 21 36 14001a 1 32 8 0 0 STATE_A
2 22 36 a0010 0 1 400 0 0 next_st
2 23 36 a001a 2 37 600a 21 22
2 24 35 1d001d 1 1 4 0 0 f
2 25 35 180018 1 1 4 0 0 e
2 26 35 18001d 1 11 20048 24 25 1 2 1002
2 27 35 120012 2 1 c 0 0 d
2 28 35 12001e 2 18 2028c 26 27 1 2 10102
2 29 35 c000c 1 1 4 0 0 c
2 30 35 c001f 2 17 200cc 28 29 1 2 11002
2 31 35 80021 3 39 400e 30 0
2 32 32 80008 2 32 8 0 0 C
2 33 32 50009 2 23 8 0 32 st
2 34 20 9000c 10 0 2000a 0 0 1 4 1
2 35 32 0 3 2d 2420a 33 34 1 2 1002
2 36 27 80008 4 32 8 0 0 B
2 37 27 50009 4 23 c 0 36 st
2 38 27 0 5 2d 2030e 37 34 1 2 1102
2 39 21 80008 6 32 4 0 0 A
2 40 21 50009 6 23 c 0 39 st
2 41 21 0 8 2d 2030e 40 34 1 2 1102
2 42 17 230023 1 1 4 0 0 f
2 43 17 230023 0 2a 20000 0 0 1 2 2
2 44 17 230023 1 29 20008 42 43 1 2 2
2 45 17 1e001e 1 1 4 0 0 e
2 46 17 1e001e 0 2a 20000 0 0 1 2 2
2 47 17 1e001e 1 29 20008 45 46 1 2 2
2 48 17 190019 2 1 c 0 0 d
2 49 17 190019 0 2a 20000 0 0 1 2 2
2 50 17 190019 2 29 20008 48 49 1 2 2
2 51 17 140014 1 1 4 0 0 c
2 52 17 140014 0 2a 20000 0 0 1 2 2
2 53 17 140014 1 29 20008 51 52 1 2 2
2 54 17 f000f 2 1 c 0 0 b
2 55 17 f000f 0 2a 20000 0 0 1 2 2
2 56 17 f000f 2 29 20008 54 55 1 2 2
2 57 17 9000a 6 1 8 0 0 st
2 58 17 9000a 0 2a 20000 0 0 1 2 2
2 59 17 9000a 6 29 20008 57 58 1 2 2
2 60 17 9000f 7 2b 20008 56 59 1 2 2
2 61 17 90014 7 2b 20008 53 60 1 2 2
2 62 17 90019 8 2b 20008 50 61 1 2 2
2 63 17 9001e 8 2b 20008 47 62 1 2 2
2 64 17 90023 11 2b 2100a 44 63 1 2 2
2 65 41 1e0024 7 1 18 0 0 next_st
2 66 41 180019 0 1 400 0 0 st
2 67 41 180024 9 38 602a 65 66
2 68 41 110015 13 1 c 0 0 clock
2 69 41 9000f 0 2a 20000 0 0 1 2 2
2 70 41 90015 1d 27 2100a 68 69 1 2 2
2 71 63 9000c 1 0 20004 0 0 1 4 0
2 72 63 10005 0 1 400 0 0 clock
2 73 63 1000c 1 37 1006 71 72
2 74 64 17001b 12 1 1c 0 0 clock
2 75 64 160016 12 1b 2002c 74 0 1 2 1102
2 76 64 e0012 0 1 400 0 0 clock
2 77 64 e001b 12 37 602e 75 76
2 78 64 b000b 1 0 20008 0 0 32 64 4 0 0 0 0 0 0 0
2 79 64 9000c 27 2c 12000a 78 0 32 2 aa aa aa aa aa aa aa aa
1 A 0 80000 1 0 31 0 32 1 0 0 0 0 0 0 0 0
1 B 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 C 0 80000 1 0 31 0 32 1 4 0 0 0 0 0 0 0
1 STATE_A 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 STATE_B 0 80000 1 0 31 0 32 1 4 0 0 0 0 0 0 0
1 STATE_C 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 clock 10 830012 1 0 0 0 1 1 1102
1 st 11 30012 1 0 2 0 3 1 772a
1 next_st 12 830012 1 0 2 0 3 1 772a
1 str 13 830012 1 0 63 0 64 1 aa aa aa aa aa aa aa aa aa aa aa aa 33aa aa aa aa
1 b 15 30005 1 0 0 0 1 1 102
1 c 15 30008 1 0 0 0 1 1 2
1 d 15 3000b 1 0 0 0 1 1 102
1 e 15 3000e 1 0 0 0 1 1 2
1 f 15 30011 1 0 0 0 1 1 2
4 23 64 64
4 31 23 64
4 20 31 31
4 35 20 64
4 17 64 64
4 14 17 17
4 38 14 35
4 9 64 64
4 11 9 64
4 6 11 11
4 41 6 38
4 3 41 41
4 64 3 0
4 67 70 70
4 70 67 0
4 77 79 79
4 79 77 0
4 73 79 79
