-- Project:   \\files.auckland.ac.nz\myhome\Documents\Summer Research\Robot Soccer Code\EmbeddedCode\PsOC Project\Robot_PSoC_test.cydsn\Robot_PSoC_test.cydsn\Robot_PSoC_test.cyprj
-- Generated: 01/29/2021 15:24:14
-- PSoC Creator  4.2

ENTITY Robot_PSoC_test IS
    PORT(
        PWM_R_CW(0)_PAD : OUT std_ulogic;
        PWM_L_CW(0)_PAD : OUT std_ulogic;
        PWM_R_CCW(0)_PAD : OUT std_ulogic;
        PWM_L_CCW(0)_PAD : OUT std_ulogic;
        Encoder_L(0)_PAD : IN std_ulogic;
        Encoder_R(0)_PAD : IN std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        DIP_0(0)_PAD : IN std_ulogic;
        DIP_1(0)_PAD : IN std_ulogic;
        DIP_2(0)_PAD : IN std_ulogic;
        DIP_3(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Robot_PSoC_test;

ARCHITECTURE __DEFAULT__ OF Robot_PSoC_test IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DIP_0(0)__PA : bit;
    SIGNAL DIP_1(0)__PA : bit;
    SIGNAL DIP_2(0)__PA : bit;
    SIGNAL DIP_3(0)__PA : bit;
    SIGNAL Encoder_L(0)__PA : bit;
    SIGNAL Encoder_R(0)__PA : bit;
    SIGNAL Net_1139 : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_1361 : bit;
    ATTRIBUTE placement_force OF Net_1361 : SIGNAL IS "U(0,1,A)0";
    SIGNAL Net_1373 : bit;
    ATTRIBUTE placement_force OF Net_1373 : SIGNAL IS "U(0,1,A)2";
    SIGNAL Net_1396 : bit;
    SIGNAL Net_1403 : bit;
    SIGNAL Net_1425 : bit;
    SIGNAL Net_1428 : bit;
    ATTRIBUTE placement_force OF Net_1428 : SIGNAL IS "U(3,3,B)1";
    SIGNAL Net_1466 : bit;
    ATTRIBUTE placement_force OF Net_1466 : SIGNAL IS "U(0,1,A)3";
    SIGNAL Net_1471 : bit;
    SIGNAL Net_1472 : bit;
    SIGNAL Net_1473 : bit;
    SIGNAL Net_1478 : bit;
    SIGNAL Net_1481 : bit;
    ATTRIBUTE placement_force OF Net_1481 : SIGNAL IS "U(2,1,A)1";
    SIGNAL Net_1485 : bit;
    SIGNAL Net_1506 : bit;
    SIGNAL Net_1507 : bit;
    SIGNAL Net_1508 : bit;
    SIGNAL Net_1509 : bit;
    SIGNAL Net_1510 : bit;
    ATTRIBUTE global_signal OF Net_1510 : SIGNAL IS true;
    SIGNAL Net_1510_local : bit;
    SIGNAL Net_745 : bit;
    ATTRIBUTE udbclken_assigned OF Net_745 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_745 : SIGNAL IS true;
    SIGNAL Net_745_local : bit;
    SIGNAL Net_973 : bit;
    SIGNAL Net_975 : bit;
    ATTRIBUTE placement_force OF Net_975 : SIGNAL IS "U(2,0,A)3";
    SIGNAL Net_976 : bit;
    ATTRIBUTE placement_force OF Net_976 : SIGNAL IS "U(2,0,B)2";
    SIGNAL PWM_L_CCW(0)__PA : bit;
    SIGNAL PWM_L_CW(0)__PA : bit;
    SIGNAL PWM_R_CCW(0)__PA : bit;
    SIGNAL PWM_R_CW(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \ENCODER_TMR_RESET:control_2\ : bit;
    SIGNAL \ENCODER_TMR_RESET:control_3\ : bit;
    SIGNAL \ENCODER_TMR_RESET:control_4\ : bit;
    SIGNAL \ENCODER_TMR_RESET:control_5\ : bit;
    SIGNAL \ENCODER_TMR_RESET:control_6\ : bit;
    SIGNAL \ENCODER_TMR_RESET:control_7\ : bit;
    SIGNAL \Encoder_L_Timer:Net_55\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:run_mode\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \Encoder_L_Timer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:timer_enable\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \Encoder_L_Timer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:trig_disable\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Encoder_L_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Encoder_L_Timer:TimerUDB:trig_last\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:trig_last\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \Encoder_L_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \Encoder_L_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \Encoder_L_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Encoder_R_Timer:TimerUDB:control_0\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:control_1\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:control_2\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:control_3\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:control_4\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:control_5\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:control_6\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:control_7\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:per_zero\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:run_mode\ : SIGNAL IS "U(3,3,A)2";
    SIGNAL \Encoder_R_Timer:TimerUDB:status_2\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:status_3\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:status_tc\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \Encoder_R_Timer:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:timer_enable\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \Encoder_R_Timer:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:trig_disable\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \Encoder_R_Timer:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \Encoder_R_Timer:TimerUDB:trig_last\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:trig_last\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \Encoder_R_Timer:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:trig_reg\ : SIGNAL IS "U(3,3,A)3";
    SIGNAL \Encoder_R_Timer:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \Encoder_R_Timer:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \PWM_L:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_L:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_L:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_L:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_L:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \PWM_L:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_R:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_R:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_R:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_R:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \PWM_R:PWMUDB:runmode_enable\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \PWM_R:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_RESET:control_2\ : bit;
    SIGNAL \PWM_RESET:control_3\ : bit;
    SIGNAL \PWM_RESET:control_4\ : bit;
    SIGNAL \PWM_RESET:control_5\ : bit;
    SIGNAL \PWM_RESET:control_6\ : bit;
    SIGNAL \PWM_RESET:control_7\ : bit;
    SIGNAL \UART:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:counter_load_not\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \UART:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_0\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:pollcount_1\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART:BUART:rx_count_0\ : bit;
    SIGNAL \UART:BUART:rx_count_1\ : bit;
    SIGNAL \UART:BUART:rx_count_2\ : bit;
    SIGNAL \UART:BUART:rx_count_3\ : bit;
    SIGNAL \UART:BUART:rx_count_4\ : bit;
    SIGNAL \UART:BUART:rx_count_5\ : bit;
    SIGNAL \UART:BUART:rx_count_6\ : bit;
    SIGNAL \UART:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_counter_load\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \UART:BUART:rx_fifofull\ : bit;
    SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_last\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \UART:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_load_fifo\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \UART:BUART:rx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_parity_bit\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_parity_error_pre\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_postpoll\ : SIGNAL IS "U(1,2,A)1";
    ATTRIBUTE soft OF \UART:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \UART:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_0\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \UART:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_2\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \UART:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_3\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \UART:BUART:rx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_2\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \UART:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_3\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \UART:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_4\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \UART:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:rx_status_5\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \UART:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_bitclk\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART:BUART:tx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_parity_bit\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \UART:BUART:tx_shift_out\ : bit;
    SIGNAL \UART:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_0\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \UART:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_1\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \UART:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_state_2\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \UART:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_0\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \UART:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:tx_status_2\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \UART:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART:BUART:txn\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART:Net_9\ : SIGNAL IS true;
    SIGNAL \UART:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__PWM_R_CW_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__PWM_R_CW_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF PWM_R_CW(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF PWM_R_CW(0) : LABEL IS "P12[3]";
    ATTRIBUTE lib_model OF PWM_L_CW(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF PWM_L_CW(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF PWM_R_CCW(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF PWM_R_CCW(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF PWM_L_CCW(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF PWM_L_CCW(0) : LABEL IS "P0[3]";
    ATTRIBUTE Location OF Encoder_L : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF Encoder_L(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Encoder_L(0) : LABEL IS "P15[0]";
    ATTRIBUTE Location OF Encoder_R : LABEL IS "F(PICU,7)";
    ATTRIBUTE lib_model OF Encoder_R(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Encoder_R(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF DIP_0(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF DIP_0(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF DIP_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF DIP_1(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF DIP_2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF DIP_2(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF DIP_3(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF DIP_3(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:status_tc\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:trig_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:status_tc\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:status_tc\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:trig_reg\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:trig_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_1466 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_1466 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:counter_load_not\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART:BUART:counter_load_not\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART:BUART:tx_status_0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART:BUART:tx_status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_counter_load\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART:BUART:rx_counter_load\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_postpoll\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART:BUART:rx_postpoll\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_4\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART:BUART:rx_status_4\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_5\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PWM_RESET:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \PWM_RESET:Sync:ctrl_reg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PWM_L:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PWM_L:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_L:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \PWM_L:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_R:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \PWM_R:PWMUDB:genblk1:ctrlreg\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PWM_R:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \PWM_R:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF ENCODER_R_OVF_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \ENCODER_TMR_RESET:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \ENCODER_TMR_RESET:Sync:ctrl_reg\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:rstSts:stsreg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF ENCODER_L_OVF_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \UART:TXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \UART:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART:BUART:sTX:TxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART:BUART:sRX:RxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF tx_isr : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF rx_isr : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF ENC_L_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF ENC_R_ISR : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \ROBOT_ID_REG:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \ROBOT_ID_REG:sts:sts_reg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PWM_L:PWMUDB:runmode_enable\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \PWM_L:PWMUDB:runmode_enable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_1361 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_1361 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_1373 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_1373 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \PWM_R:PWMUDB:runmode_enable\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \PWM_R:PWMUDB:runmode_enable\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_975 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_975 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF Net_976 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_976 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:run_mode\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF Net_1481 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Net_1481 : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:timer_enable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:trig_disable\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:trig_last\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:trig_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Encoder_L_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Encoder_L_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:run_mode\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:run_mode\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF Net_1428 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_1428 : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:timer_enable\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:timer_enable\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:trig_disable\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:trig_disable\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:trig_last\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:trig_last\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:trig_rise_detected\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \Encoder_R_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \Encoder_R_Timer:TimerUDB:trig_fall_detected\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART:BUART:txn\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART:BUART:txn\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART:BUART:tx_state_1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART:BUART:tx_state_0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_state_2\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART:BUART:tx_state_2\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_bitclk\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART:BUART:tx_bitclk\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UART:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART:BUART:tx_parity_bit\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UART:BUART:tx_parity_bit\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UART:BUART:rx_state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_load_fifo\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UART:BUART:rx_load_fifo\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_3\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UART:BUART:rx_state_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_2\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UART:BUART:rx_state_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UART:BUART:rx_bitclk_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UART:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_1\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UART:BUART:pollcount_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:pollcount_0\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UART:BUART:pollcount_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_2\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UART:BUART:rx_status_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_status_3\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UART:BUART:rx_status_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_parity_error_pre\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UART:BUART:rx_parity_error_pre\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_last\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UART:BUART:rx_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \UART:BUART:rx_parity_bit\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UART:BUART:rx_parity_bit\ : LABEL IS "U(1,2)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_1510,
            dclk_0 => Net_1510_local,
            dclk_glb_1 => Net_745,
            dclk_1 => Net_745_local,
            dclk_glb_2 => \UART:Net_9\,
            dclk_2 => \UART:Net_9_local\);

    PWM_R_CW:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_R_CW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_R_CW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_R_CW(0)__PA,
            oe => open,
            pin_input => Net_975,
            pad_out => PWM_R_CW(0)_PAD,
            pad_in => PWM_R_CW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_L_CW:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "63343848-72a9-42c6-b888-8a84337997dd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_L_CW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_L_CW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_L_CW(0)__PA,
            oe => open,
            pin_input => Net_1361,
            pad_out => PWM_L_CW(0)_PAD,
            pad_in => PWM_L_CW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_R_CCW:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "50d07409-be8d-496a-88aa-01d52a46459f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_R_CCW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_R_CCW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_R_CCW(0)__PA,
            oe => open,
            pin_input => Net_976,
            pad_out => PWM_R_CCW(0)_PAD,
            pad_in => PWM_R_CCW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    PWM_L_CCW:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ec322ec3-7de1-46a0-8f28-b83433b73997",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    PWM_L_CCW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "PWM_L_CCW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => PWM_L_CCW(0)__PA,
            oe => open,
            pin_input => Net_1373,
            pad_out => PWM_L_CCW(0)_PAD,
            pad_in => PWM_L_CCW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_L:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "01",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => Net_1485);

    Encoder_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000001000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Encoder_L(0)__PA,
            oe => open,
            fb => Net_1396,
            pad_in => Encoder_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_R:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c3c559fe-ff6a-4b02-b7de-5f670662eb1a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "01",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => Net_1478);

    Encoder_R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000001000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Encoder_R(0)__PA,
            oe => open,
            fb => Net_1425,
            pad_in => Encoder_R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_1471,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_1466,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIP_0:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a8f9c0ff-122b-43fd-83a9-48bebfb7df04",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIP_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIP_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIP_0(0)__PA,
            oe => open,
            fb => Net_1506,
            pad_in => DIP_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIP_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "66f11fae-6447-4466-b416-f3e4819f2784",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIP_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIP_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIP_1(0)__PA,
            oe => open,
            fb => Net_1507,
            pad_in => DIP_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIP_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "5ab2e5c8-531f-44ab-bad1-4799de419ad9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIP_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIP_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIP_2(0)__PA,
            oe => open,
            fb => Net_1508,
            pad_in => DIP_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DIP_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1dc78803-3c63-484a-80b2-bd02cc518023",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DIP_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DIP_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => DIP_3(0)__PA,
            oe => open,
            fb => Net_1509,
            pad_in => DIP_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Encoder_L_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3 * main_4 * main_6) + (main_0 * main_2 * main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:status_tc\,
            main_0 => \Encoder_L_Timer:TimerUDB:control_4\,
            main_1 => \Encoder_L_Timer:TimerUDB:control_3\,
            main_2 => \Encoder_L_Timer:TimerUDB:control_2\,
            main_3 => \Encoder_L_Timer:TimerUDB:run_mode\,
            main_4 => \Encoder_L_Timer:TimerUDB:per_zero\,
            main_5 => \Encoder_L_Timer:TimerUDB:trig_rise_detected\,
            main_6 => \Encoder_L_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_L_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3 * main_5) + (main_0 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:trig_reg\,
            main_0 => \Encoder_L_Timer:TimerUDB:control_4\,
            main_1 => \Encoder_L_Timer:TimerUDB:control_3\,
            main_2 => \Encoder_L_Timer:TimerUDB:control_2\,
            main_3 => \Encoder_L_Timer:TimerUDB:timer_enable\,
            main_4 => \Encoder_L_Timer:TimerUDB:trig_rise_detected\,
            main_5 => \Encoder_L_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_R_Timer:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3 * main_4 * main_6) + (main_0 * main_2 * main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:status_tc\,
            main_0 => \Encoder_R_Timer:TimerUDB:control_4\,
            main_1 => \Encoder_R_Timer:TimerUDB:control_3\,
            main_2 => \Encoder_R_Timer:TimerUDB:control_2\,
            main_3 => \Encoder_R_Timer:TimerUDB:run_mode\,
            main_4 => \Encoder_R_Timer:TimerUDB:per_zero\,
            main_5 => \Encoder_R_Timer:TimerUDB:trig_rise_detected\,
            main_6 => \Encoder_R_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_R_Timer:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3 * main_5) + (main_0 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:trig_reg\,
            main_0 => \Encoder_R_Timer:TimerUDB:control_4\,
            main_1 => \Encoder_R_Timer:TimerUDB:control_3\,
            main_2 => \Encoder_R_Timer:TimerUDB:control_2\,
            main_3 => \Encoder_R_Timer:TimerUDB:timer_enable\,
            main_4 => \Encoder_R_Timer:TimerUDB:trig_rise_detected\,
            main_5 => \Encoder_R_Timer:TimerUDB:trig_fall_detected\);

    Net_1466:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1466,
            main_0 => \UART:BUART:txn\);

    \UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:counter_load_not\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_0\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_status_2\,
            main_0 => \UART:BUART:tx_fifo_notfull\);

    \UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_counter_load\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_postpoll\,
            main_0 => \UART:BUART:pollcount_1\,
            main_1 => Net_1471,
            main_2 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_4\,
            main_0 => \UART:BUART:rx_load_fifo\,
            main_1 => \UART:BUART:rx_fifofull\);

    \UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_5\,
            main_0 => \UART:BUART:rx_fifonotempty\,
            main_1 => \UART:BUART:rx_state_stop1_reg\);

    \PWM_RESET:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \PWM_RESET:control_7\,
            control_6 => \PWM_RESET:control_6\,
            control_5 => \PWM_RESET:control_5\,
            control_4 => \PWM_RESET:control_4\,
            control_3 => \PWM_RESET:control_3\,
            control_2 => \PWM_RESET:control_2\,
            control_1 => Net_1139,
            control_0 => Net_973,
            busclk => ClockBlock_BUS_CLK);

    \PWM_L:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            control_7 => \PWM_L:PWMUDB:control_7\,
            control_6 => \PWM_L:PWMUDB:control_6\,
            control_5 => \PWM_L:PWMUDB:control_5\,
            control_4 => \PWM_L:PWMUDB:control_4\,
            control_3 => \PWM_L:PWMUDB:control_3\,
            control_2 => \PWM_L:PWMUDB:control_2\,
            control_1 => \PWM_L:PWMUDB:control_1\,
            control_0 => \PWM_L:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_L:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            cs_addr_2 => \PWM_L:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_L:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_1139,
            cl0_comb => \PWM_L:PWMUDB:cmp1_less\,
            z0_comb => \PWM_L:PWMUDB:tc_i\,
            cl1_comb => \PWM_L:PWMUDB:cmp2_less\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_R:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            control_7 => \PWM_R:PWMUDB:control_7\,
            control_6 => \PWM_R:PWMUDB:control_6\,
            control_5 => \PWM_R:PWMUDB:control_5\,
            control_4 => \PWM_R:PWMUDB:control_4\,
            control_3 => \PWM_R:PWMUDB:control_3\,
            control_2 => \PWM_R:PWMUDB:control_2\,
            control_1 => \PWM_R:PWMUDB:control_1\,
            control_0 => \PWM_R:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PWM_R:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\,
            cs_addr_0 => Net_973,
            cl0_comb => \PWM_R:PWMUDB:cmp1_less\,
            z0_comb => \PWM_R:PWMUDB:tc_i\,
            cl1_comb => \PWM_R:PWMUDB:cmp2_less\,
            busclk => ClockBlock_BUS_CLK);

    \Encoder_L_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            control_7 => \Encoder_L_Timer:TimerUDB:control_7\,
            control_6 => \Encoder_L_Timer:TimerUDB:control_6\,
            control_5 => \Encoder_L_Timer:TimerUDB:control_5\,
            control_4 => \Encoder_L_Timer:TimerUDB:control_4\,
            control_3 => \Encoder_L_Timer:TimerUDB:control_3\,
            control_2 => \Encoder_L_Timer:TimerUDB:control_2\,
            control_1 => \Encoder_L_Timer:TimerUDB:control_1\,
            control_0 => \Encoder_L_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Encoder_L_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_12,
            clock => Net_745,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Encoder_L_Timer:TimerUDB:status_3\,
            status_2 => \Encoder_L_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Encoder_L_Timer:TimerUDB:status_tc\,
            interrupt => \Encoder_L_Timer:Net_55\);

    \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            cs_addr_2 => Net_12,
            cs_addr_1 => \Encoder_L_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Encoder_L_Timer:TimerUDB:per_zero\,
            f0_load => open,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            cs_addr_2 => Net_12,
            cs_addr_1 => \Encoder_L_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Encoder_L_Timer:TimerUDB:per_zero\,
            f0_load => open,
            z0_comb => \Encoder_L_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Encoder_L_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Encoder_L_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Encoder_L_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    ENCODER_R_OVF_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1428,
            clock => ClockBlock_BUS_CLK);

    \ENCODER_TMR_RESET:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \ENCODER_TMR_RESET:control_7\,
            control_6 => \ENCODER_TMR_RESET:control_6\,
            control_5 => \ENCODER_TMR_RESET:control_5\,
            control_4 => \ENCODER_TMR_RESET:control_4\,
            control_3 => \ENCODER_TMR_RESET:control_3\,
            control_2 => \ENCODER_TMR_RESET:control_2\,
            control_1 => Net_12,
            control_0 => Net_1403,
            busclk => ClockBlock_BUS_CLK);

    \Encoder_R_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            control_7 => \Encoder_R_Timer:TimerUDB:control_7\,
            control_6 => \Encoder_R_Timer:TimerUDB:control_6\,
            control_5 => \Encoder_R_Timer:TimerUDB:control_5\,
            control_4 => \Encoder_R_Timer:TimerUDB:control_4\,
            control_3 => \Encoder_R_Timer:TimerUDB:control_3\,
            control_2 => \Encoder_R_Timer:TimerUDB:control_2\,
            control_1 => \Encoder_R_Timer:TimerUDB:control_1\,
            control_0 => \Encoder_R_Timer:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Encoder_R_Timer:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => Net_1403,
            clock => Net_745,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Encoder_R_Timer:TimerUDB:status_3\,
            status_2 => \Encoder_R_Timer:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Encoder_R_Timer:TimerUDB:status_tc\);

    \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            cs_addr_2 => Net_1403,
            cs_addr_1 => \Encoder_R_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Encoder_R_Timer:TimerUDB:per_zero\,
            f0_load => open,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_745,
            cs_addr_2 => Net_1403,
            cs_addr_1 => \Encoder_R_Timer:TimerUDB:trig_reg\,
            cs_addr_0 => \Encoder_R_Timer:TimerUDB:per_zero\,
            f0_load => open,
            z0_comb => \Encoder_R_Timer:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Encoder_R_Timer:TimerUDB:status_3\,
            f0_blk_stat_comb => \Encoder_R_Timer:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Encoder_R_Timer:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    ENCODER_L_OVF_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1481,
            clock => ClockBlock_BUS_CLK);

    \UART:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1472,
            clock => ClockBlock_BUS_CLK);

    \UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1473,
            clock => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_state_1\,
            cs_addr_1 => \UART:BUART:tx_state_0\,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_0 => \UART:BUART:counter_load_not\,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART:BUART:tx_fifo_notfull\,
            status_2 => \UART:BUART:tx_status_2\,
            status_1 => \UART:BUART:tx_fifo_empty\,
            status_0 => \UART:BUART:tx_status_0\,
            interrupt => Net_1472);

    \UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART:BUART:rx_state_0\,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\,
            route_si => \UART:BUART:rx_postpoll\,
            f0_load => \UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART:Net_9\,
            reset => open,
            load => \UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART:BUART:rx_count_6\,
            count_5 => \UART:BUART:rx_count_5\,
            count_4 => \UART:BUART:rx_count_4\,
            count_3 => \UART:BUART:rx_count_3\,
            count_2 => \UART:BUART:rx_count_2\,
            count_1 => \UART:BUART:rx_count_1\,
            count_0 => \UART:BUART:rx_count_0\,
            tc => \UART:BUART:rx_count7_tc\);

    \UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART:Net_9\,
            status_6 => open,
            status_5 => \UART:BUART:rx_status_5\,
            status_4 => \UART:BUART:rx_status_4\,
            status_3 => \UART:BUART:rx_status_3\,
            status_2 => \UART:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1473);

    tx_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1472,
            clock => ClockBlock_BUS_CLK);

    rx_isr:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1473,
            clock => ClockBlock_BUS_CLK);

    ENC_L_ISR:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1485,
            clock => ClockBlock_BUS_CLK);

    ENC_R_ISR:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1478,
            clock => ClockBlock_BUS_CLK);

    \ROBOT_ID_REG:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000",
            clken_mode => 1)
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => Net_1509,
            status_2 => Net_1508,
            status_1 => Net_1507,
            status_0 => Net_1506);

    \PWM_L:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_L:PWMUDB:runmode_enable\,
            clock_0 => Net_745,
            ar_0 => Net_1139,
            main_0 => \PWM_L:PWMUDB:control_7\);

    Net_1361:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1361,
            clock_0 => Net_745,
            main_0 => \PWM_L:PWMUDB:runmode_enable\,
            main_1 => \PWM_L:PWMUDB:cmp1_less\);

    Net_1373:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1373,
            clock_0 => Net_745,
            main_0 => \PWM_L:PWMUDB:runmode_enable\,
            main_1 => \PWM_L:PWMUDB:cmp2_less\);

    \PWM_R:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            q => \PWM_R:PWMUDB:runmode_enable\,
            clock_0 => Net_745,
            ar_0 => Net_973,
            main_0 => \PWM_R:PWMUDB:control_7\);

    Net_975:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_975,
            clock_0 => Net_745,
            main_0 => \PWM_R:PWMUDB:runmode_enable\,
            main_1 => \PWM_R:PWMUDB:cmp1_less\);

    Net_976:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_976,
            clock_0 => Net_745,
            main_0 => \PWM_R:PWMUDB:runmode_enable\,
            main_1 => \PWM_R:PWMUDB:cmp2_less\);

    \Encoder_L_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:run_mode\,
            clock_0 => Net_745,
            main_0 => \Encoder_L_Timer:TimerUDB:control_7\);

    Net_1481:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3 * main_4 * main_6) + (main_0 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1481,
            clock_0 => Net_745,
            main_0 => \Encoder_L_Timer:TimerUDB:control_4\,
            main_1 => \Encoder_L_Timer:TimerUDB:control_3\,
            main_2 => \Encoder_L_Timer:TimerUDB:control_2\,
            main_3 => \Encoder_L_Timer:TimerUDB:run_mode\,
            main_4 => \Encoder_L_Timer:TimerUDB:per_zero\,
            main_5 => \Encoder_L_Timer:TimerUDB:trig_rise_detected\,
            main_6 => \Encoder_L_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_L_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_6 * !main_8 * !main_9 * main_11) + (!main_0 * main_1 * main_2 * main_3 * !main_7 * !main_8 * !main_9 * main_11) + (!main_0 * main_1 * main_2 * main_4 * !main_6 * !main_8 * !main_9 * main_10) + (!main_0 * main_1 * main_2 * main_4 * !main_7 * !main_8 * !main_9 * main_10) + (main_1 * main_2 * main_3 * !main_5 * !main_8 * !main_9 * main_11) + (main_1 * main_2 * main_4 * !main_5 * !main_8 * !main_9 * main_10)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_745,
            main_0 => \Encoder_L_Timer:Net_55\,
            main_1 => \Encoder_L_Timer:TimerUDB:control_7\,
            main_2 => \Encoder_L_Timer:TimerUDB:control_4\,
            main_3 => \Encoder_L_Timer:TimerUDB:control_3\,
            main_4 => \Encoder_L_Timer:TimerUDB:control_2\,
            main_5 => \Encoder_L_Timer:TimerUDB:timer_enable\,
            main_6 => \Encoder_L_Timer:TimerUDB:run_mode\,
            main_7 => \Encoder_L_Timer:TimerUDB:per_zero\,
            main_8 => Net_12,
            main_9 => \Encoder_L_Timer:TimerUDB:trig_disable\,
            main_10 => \Encoder_L_Timer:TimerUDB:trig_rise_detected\,
            main_11 => \Encoder_L_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_L_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_4 * !main_7 * main_10) + (main_0 * main_1 * main_3 * main_4 * !main_7 * main_9) + (main_1 * main_2 * main_4 * main_5 * main_6 * !main_7 * main_10) + (main_1 * main_3 * main_4 * main_5 * main_6 * !main_7 * main_9) + (!main_7 * main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_745,
            main_0 => \Encoder_L_Timer:Net_55\,
            main_1 => \Encoder_L_Timer:TimerUDB:control_4\,
            main_2 => \Encoder_L_Timer:TimerUDB:control_3\,
            main_3 => \Encoder_L_Timer:TimerUDB:control_2\,
            main_4 => \Encoder_L_Timer:TimerUDB:timer_enable\,
            main_5 => \Encoder_L_Timer:TimerUDB:run_mode\,
            main_6 => \Encoder_L_Timer:TimerUDB:per_zero\,
            main_7 => Net_12,
            main_8 => \Encoder_L_Timer:TimerUDB:trig_disable\,
            main_9 => \Encoder_L_Timer:TimerUDB:trig_rise_detected\,
            main_10 => \Encoder_L_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_L_Timer:TimerUDB:trig_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:trig_last\,
            clock_0 => Net_745,
            main_0 => Net_1396);

    \Encoder_L_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4) + (main_1 * main_2 * !main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => Net_745,
            main_0 => Net_1396,
            main_1 => \Encoder_L_Timer:TimerUDB:control_7\,
            main_2 => \Encoder_L_Timer:TimerUDB:control_4\,
            main_3 => Net_12,
            main_4 => \Encoder_L_Timer:TimerUDB:trig_last\,
            main_5 => \Encoder_L_Timer:TimerUDB:trig_rise_detected\);

    \Encoder_L_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (main_1 * main_2 * !main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_L_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => Net_745,
            main_0 => Net_1396,
            main_1 => \Encoder_L_Timer:TimerUDB:control_7\,
            main_2 => \Encoder_L_Timer:TimerUDB:control_4\,
            main_3 => Net_12,
            main_4 => \Encoder_L_Timer:TimerUDB:trig_last\,
            main_5 => \Encoder_L_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_R_Timer:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:run_mode\,
            clock_0 => Net_745,
            main_0 => \Encoder_R_Timer:TimerUDB:control_7\);

    Net_1428:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3 * main_4 * main_6) + (main_0 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1428,
            clock_0 => Net_745,
            main_0 => \Encoder_R_Timer:TimerUDB:control_4\,
            main_1 => \Encoder_R_Timer:TimerUDB:control_3\,
            main_2 => \Encoder_R_Timer:TimerUDB:control_2\,
            main_3 => \Encoder_R_Timer:TimerUDB:run_mode\,
            main_4 => \Encoder_R_Timer:TimerUDB:per_zero\,
            main_5 => \Encoder_R_Timer:TimerUDB:trig_rise_detected\,
            main_6 => \Encoder_R_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_R_Timer:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * !main_5 * !main_8 * main_10) + (!main_0 * main_1 * main_2 * main_3 * !main_6 * !main_8 * main_10) + (!main_0 * main_1 * main_2 * main_3 * !main_7 * !main_8 * main_10) + (!main_0 * main_1 * main_2 * main_4 * !main_5 * !main_8 * main_9) + (!main_0 * main_1 * main_2 * main_4 * !main_6 * !main_8 * main_9) + (!main_0 * main_1 * main_2 * main_4 * !main_7 * !main_8 * main_9)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:timer_enable\,
            clock_0 => Net_745,
            main_0 => Net_1403,
            main_1 => \Encoder_R_Timer:TimerUDB:control_7\,
            main_2 => \Encoder_R_Timer:TimerUDB:control_4\,
            main_3 => \Encoder_R_Timer:TimerUDB:control_3\,
            main_4 => \Encoder_R_Timer:TimerUDB:control_2\,
            main_5 => \Encoder_R_Timer:TimerUDB:timer_enable\,
            main_6 => \Encoder_R_Timer:TimerUDB:run_mode\,
            main_7 => \Encoder_R_Timer:TimerUDB:per_zero\,
            main_8 => \Encoder_R_Timer:TimerUDB:trig_disable\,
            main_9 => \Encoder_R_Timer:TimerUDB:trig_rise_detected\,
            main_10 => \Encoder_R_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_R_Timer:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_4 * main_5 * main_6 * main_9) + (!main_0 * main_1 * main_3 * main_4 * main_5 * main_6 * main_8) + (!main_0 * main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:trig_disable\,
            clock_0 => Net_745,
            main_0 => Net_1403,
            main_1 => \Encoder_R_Timer:TimerUDB:control_4\,
            main_2 => \Encoder_R_Timer:TimerUDB:control_3\,
            main_3 => \Encoder_R_Timer:TimerUDB:control_2\,
            main_4 => \Encoder_R_Timer:TimerUDB:timer_enable\,
            main_5 => \Encoder_R_Timer:TimerUDB:run_mode\,
            main_6 => \Encoder_R_Timer:TimerUDB:per_zero\,
            main_7 => \Encoder_R_Timer:TimerUDB:trig_disable\,
            main_8 => \Encoder_R_Timer:TimerUDB:trig_rise_detected\,
            main_9 => \Encoder_R_Timer:TimerUDB:trig_fall_detected\);

    \Encoder_R_Timer:TimerUDB:trig_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:trig_last\,
            clock_0 => Net_745,
            main_0 => Net_1425);

    \Encoder_R_Timer:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_1 * main_2 * main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:trig_rise_detected\,
            clock_0 => Net_745,
            main_0 => Net_1425,
            main_1 => Net_1403,
            main_2 => \Encoder_R_Timer:TimerUDB:control_7\,
            main_3 => \Encoder_R_Timer:TimerUDB:control_4\,
            main_4 => \Encoder_R_Timer:TimerUDB:trig_last\,
            main_5 => \Encoder_R_Timer:TimerUDB:trig_rise_detected\);

    \Encoder_R_Timer:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_1 * main_2 * main_3 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_R_Timer:TimerUDB:trig_fall_detected\,
            clock_0 => Net_745,
            main_0 => Net_1425,
            main_1 => Net_1403,
            main_2 => \Encoder_R_Timer:TimerUDB:control_7\,
            main_3 => \Encoder_R_Timer:TimerUDB:control_4\,
            main_4 => \Encoder_R_Timer:TimerUDB:trig_last\,
            main_5 => \Encoder_R_Timer:TimerUDB:trig_fall_detected\);

    \UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_4 * main_5 * main_6 * main_7) + (main_0 * main_1 * !main_2 * main_5 * !main_7) + (main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:txn\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_shift_out\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\,
            main_7 => \UART:BUART:tx_parity_bit\);

    \UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_1 * !main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_0 * !main_4 * main_5 * main_6) + (main_1 * !main_4 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_fifo_empty\,
            main_4 => \UART:BUART:tx_state_2\,
            main_5 => \UART:BUART:tx_counter_dp\,
            main_6 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_bitclk\);

    \UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_bitclk\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_state_1\,
            main_1 => \UART:BUART:tx_state_0\,
            main_2 => \UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART:BUART:tx_state_2\);

    \UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART:Net_9\);

    \UART:BUART:tx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4) + (!main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:tx_parity_bit\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:txn\,
            main_1 => \UART:BUART:tx_state_1\,
            main_2 => \UART:BUART:tx_state_0\,
            main_3 => \UART:BUART:tx_state_2\,
            main_4 => \UART:BUART:tx_bitclk\,
            main_5 => \UART:BUART:tx_parity_bit\);

    \UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_count_6\,
            main_7 => \UART:BUART:rx_count_5\,
            main_8 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_load_fifo\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_count_6\,
            main_6 => \UART:BUART:rx_count_5\,
            main_7 => \UART:BUART:rx_count_4\);

    \UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => Net_1471,
            main_6 => \UART:BUART:rx_last\);

    \UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_bitclk_enable\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:rx_count_0\);

    \UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_state_stop1_reg\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_state_3\,
            main_3 => \UART:BUART:rx_state_2\);

    \UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_1\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => \UART:BUART:pollcount_1\,
            main_3 => Net_1471,
            main_4 => \UART:BUART:pollcount_0\);

    \UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:pollcount_0\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:rx_count_2\,
            main_1 => \UART:BUART:rx_count_1\,
            main_2 => Net_1471,
            main_3 => \UART:BUART:pollcount_0\);

    \UART:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_2\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_state_3\,
            main_4 => \UART:BUART:rx_state_2\,
            main_5 => \UART:BUART:rx_parity_error_pre\);

    \UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_status_3\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\);

    \UART:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_parity_error_pre\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_parity_error_pre\,
            main_7 => \UART:BUART:rx_parity_bit\);

    \UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_last\,
            clock_0 => \UART:Net_9\,
            main_0 => Net_1471);

    \UART:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART:BUART:rx_parity_bit\,
            clock_0 => \UART:Net_9\,
            main_0 => \UART:BUART:tx_ctrl_mark_last\,
            main_1 => \UART:BUART:rx_state_0\,
            main_2 => \UART:BUART:rx_bitclk_enable\,
            main_3 => \UART:BUART:rx_postpoll\,
            main_4 => \UART:BUART:rx_state_3\,
            main_5 => \UART:BUART:rx_state_2\,
            main_6 => \UART:BUART:rx_parity_bit\);

END __DEFAULT__;
