verilog work "Full_Adder.v"
verilog work "top.v"
