Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/pablo/timer/top_tb_isim_beh.exe -prj /home/pablo/timer/top_tb_beh.prj work.top_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/pablo/timer/prescaler.vhd" into library work
Parsing VHDL file "/home/pablo/timer/post_div.vhd" into library work
Parsing VHDL file "/home/pablo/timer/mux.vhd" into library work
Parsing VHDL file "/home/pablo/timer/div.vhd" into library work
Parsing VHDL file "/home/pablo/timer/cont.vhd" into library work
Parsing VHDL file "/home/pablo/timer/top.vhd" into library work
Parsing VHDL file "/home/pablo/timer/top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98280 KB
Fuse CPU Usage: 2580 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity prescaler [\prescaler(40)\]
Compiling architecture behavioral of entity prescaler [\prescaler(10)\]
Compiling architecture behavioral of entity cont [\cont(25)\]
Compiling architecture behavioral of entity div [\div(25)\]
Compiling architecture behavioral of entity post_div [\post_div(25)\]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable /home/pablo/timer/top_tb_isim_beh.exe
Fuse Memory Usage: 674128 KB
Fuse CPU Usage: 2820 ms
GCC CPU Usage: 830 ms
