Analysis & Synthesis report for MINISRC
Mon Mar 02 19:16:45 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a2"
  6. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_subtractor:s|thirtytwo_bit_carry_adder:sub"
  7. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a"
  8. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s1"
  9. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"
 10. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"
 11. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"
 12. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"
 13. Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"
 14. Port Connectivity Checks: "encoder_32_to_5:BusMux_encoder"
 15. Port Connectivity Checks: "Reg32:PC"
 16. Port Connectivity Checks: "mdr_reg:mdr|MD_Mux:MD_mux"
 17. Port Connectivity Checks: "mdr_reg:mdr"
 18. Port Connectivity Checks: "Reg32:MDR"
 19. Port Connectivity Checks: "Reg32:OutPort"
 20. Port Connectivity Checks: "Reg32:InPort"
 21. Port Connectivity Checks: "Reg32:Z"
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Mar 02 19:16:45 2020               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MINISRC                                         ;
; Top-level Entity Name              ; dataPath                                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; dataPath           ; MINISRC            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a2"                                                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y[31..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; c_0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_subtractor:s|thirtytwo_bit_carry_adder:sub"                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_carry_adder:a"                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s1" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; g    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; p    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f3"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; sum  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum[3..1]" have no fanouts                    ;
; x    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "x[3..1]" will be connected to GND. ;
; y    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "y[3..1]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f2"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; sum  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum[3..1]" have no fanouts                    ;
; x    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "x[3..1]" will be connected to GND. ;
; y    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "y[3..1]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f1"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; sum  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum[3..1]" have no fanouts                    ;
; x    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "x[3..1]" will be connected to GND. ;
; y    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "y[3..1]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; sum  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "sum[3..1]" have no fanouts                    ;
; x    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "x[3..1]" will be connected to GND. ;
; y    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "y[3..1]" will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y[31..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; y[0]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; c_0      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_0[-1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "encoder_32_to_5:BusMux_encoder"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; SelectOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:PC"                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mdr_reg:mdr|MD_Mux:MD_mux"                                                                                                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mdr_reg:mdr"                                                                                                                                            ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxOut ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxOut[31..1]" will be connected to GND. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:MDR"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:OutPort"                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[31..1]" have no fanouts ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:InPort"                                                                                                          ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; Q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[31..1]" have no fanouts ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reg32:Z"                                                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D    ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (32 bits) it drives.  The 32 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Q[31..1]" have no fanouts                                                              ;
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 02 19:16:43 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MINISRC -c MINISRC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file md_mux.v
    Info (12023): Found entity 1: MD_Mux
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: Mux_32_to_1
Info (12021): Found 9 design units, including 9 entities, in source file alu.v
    Info (12023): Found entity 1: bit_stage_cell
    Info (12023): Found entity 2: four_bit_adder
    Info (12023): Found entity 3: sixteen_bit_carry_adder
    Info (12023): Found entity 4: thirtytwo_bit_carry_adder
    Info (12023): Found entity 5: thirtytwo_bit_twos_complement
    Info (12023): Found entity 6: thirtytwo_bit_subtractor
    Info (12023): Found entity 7: thirtytwo_bit_booth_algorithm
    Info (12023): Found entity 8: nonrestoring_divison_algo
    Info (12023): Found entity 9: alu
Info (12021): Found 2 design units, including 2 entities, in source file reg32_mdr.v
    Info (12023): Found entity 1: Reg32
    Info (12023): Found entity 2: mdr_reg
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: dataPath
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(29): created implicit net for "pc2"
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(41): created implicit net for "go"
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(68): created implicit net for "pc2"
Warning (10236): Verilog HDL Implicit Net warning at ALU.v(80): created implicit net for "go"
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for "Zval"
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(46): created implicit net for "InPortVal"
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for "OutPortVal"
Warning (10236): Verilog HDL Implicit Net warning at Datapath.v(49): created implicit net for "mDataIn"
Info (12127): Elaborating entity "dataPath" for the top level hierarchy
Warning (10034): Output port "Mdatain" at Datapath.v(30) has no driver
Info (12128): Elaborating entity "Reg32" for hierarchy "Reg32:Y"
Info (12128): Elaborating entity "mdr_reg" for hierarchy "mdr_reg:mdr"
Info (12128): Elaborating entity "MD_Mux" for hierarchy "mdr_reg:mdr|MD_Mux:MD_mux"
Warning (10230): Verilog HDL assignment warning at MD_Mux.v(5): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at MD_Mux.v(9): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:BusMux_encoder"
Warning (10240): Verilog HDL Always Construct warning at encoder_32_to_5.v(5): inferring latch(es) for variable "SelectOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "SelectOut[0]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[1]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[2]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[3]" at encoder_32_to_5.v(6)
Info (10041): Inferred latch for "SelectOut[4]" at encoder_32_to_5.v(6)
Info (12128): Elaborating entity "alu" for hierarchy "alu:Alu"
Info (12128): Elaborating entity "thirtytwo_bit_twos_complement" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c"
Info (12128): Elaborating entity "thirtytwo_bit_carry_adder" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb"
Info (12128): Elaborating entity "sixteen_bit_carry_adder" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0"
Warning (10030): Net "go" at ALU.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "p2c2" at ALU.v(67) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "sum[15..4]" at ALU.v(46) has no driver
Info (12128): Elaborating entity "four_bit_adder" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0"
Warning (10030): Net "go" at ALU.v(41) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "p2c2" at ALU.v(28) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "bit_stage_cell" for hierarchy "alu:Alu|thirtytwo_bit_twos_complement:c|thirtytwo_bit_carry_adder:ttb|sixteen_bit_carry_adder:s0|four_bit_adder:f0|bit_stage_cell:b0"
Info (12128): Elaborating entity "thirtytwo_bit_subtractor" for hierarchy "alu:Alu|thirtytwo_bit_subtractor:s"
Info (12128): Elaborating entity "thirtytwo_bit_booth_algorithm" for hierarchy "alu:Alu|thirtytwo_bit_booth_algorithm:m"
Warning (10240): Verilog HDL Always Construct warning at ALU.v(122): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "nonrestoring_divison_algo" for hierarchy "alu:Alu|nonrestoring_divison_algo:d"
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12020): Port "ordered port 3" on the entity instantiation of "ttb" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f3" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f2" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f1" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12030): Port "ordered port 0" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12010): Port "ordered port 3" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12010): Port "ordered port 4" on the entity instantiation of "f0" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND.
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[31]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[30]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[29]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[28]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[27]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[26]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[25]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[24]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[23]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[22]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[21]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[20]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[19]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[18]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[17]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[16]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[15]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[14]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[13]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[12]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[11]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[10]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[9]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[8]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[7]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[6]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[5]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[4]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[3]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[2]" is missing source, defaulting to GND
    Warning (12110): Net "mdr_reg:mdr|d[1]" is missing source, defaulting to GND
Error (12014): Net "bus[31]", which fans out to "alu:Alu|reg2[31]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[31]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[31]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[30]", which fans out to "alu:Alu|reg2[30]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[30]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[30]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[29]", which fans out to "alu:Alu|reg2[29]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[29]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[29]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[28]", which fans out to "alu:Alu|reg2[28]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[28]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[28]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[27]", which fans out to "alu:Alu|reg2[27]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[27]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[27]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[26]", which fans out to "alu:Alu|reg2[26]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[26]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[26]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[25]", which fans out to "alu:Alu|reg2[25]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[25]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[25]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[24]", which fans out to "alu:Alu|reg2[24]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[24]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[24]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[23]", which fans out to "alu:Alu|reg2[23]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[23]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[23]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[22]", which fans out to "alu:Alu|reg2[22]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[22]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[22]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[21]", which fans out to "alu:Alu|reg2[21]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[21]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[21]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[20]", which fans out to "alu:Alu|reg2[20]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[20]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[20]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[19]", which fans out to "alu:Alu|reg2[19]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[19]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[19]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[18]", which fans out to "alu:Alu|reg2[18]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[18]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[18]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[17]", which fans out to "alu:Alu|reg2[17]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[17]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[17]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[16]", which fans out to "alu:Alu|reg2[16]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[16]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[16]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[15]", which fans out to "alu:Alu|reg2[15]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[15]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[15]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[14]", which fans out to "alu:Alu|reg2[14]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[14]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[14]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[13]", which fans out to "alu:Alu|reg2[13]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[13]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[13]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[12]", which fans out to "alu:Alu|reg2[12]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[12]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[12]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[11]", which fans out to "alu:Alu|reg2[11]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[11]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[11]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[10]", which fans out to "alu:Alu|reg2[10]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[10]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[10]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[9]", which fans out to "alu:Alu|reg2[9]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[9]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[9]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[8]", which fans out to "alu:Alu|reg2[8]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[8]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[8]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[7]", which fans out to "alu:Alu|reg2[7]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[7]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[7]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[6]", which fans out to "alu:Alu|reg2[6]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[6]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[6]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[5]", which fans out to "alu:Alu|reg2[5]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[5]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[5]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[4]", which fans out to "alu:Alu|reg2[4]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[4]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[4]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[3]", which fans out to "alu:Alu|reg2[3]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[3]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[3]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[2]", which fans out to "alu:Alu|reg2[2]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[2]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[2]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[1]", which fans out to "alu:Alu|reg2[1]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[1]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[1]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Error (12014): Net "bus[0]", which fans out to "alu:Alu|reg2[0]", cannot be assigned more than one value File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
    Error (12015): Net is fed by "mdr_reg:mdr|Q[0]" File: D:/Elec_374/Virtual-Processor/REG32_MDR.v Line: 14
    Error (12015): Net is fed by "bus[0]" File: D:/Elec_374/Virtual-Processor/Datapath.v Line: 32
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 96 errors, 161 warnings
    Error: Peak virtual memory: 4589 megabytes
    Error: Processing ended: Mon Mar 02 19:16:45 2020
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Elec_374/Virtual-Processor/output_files/MINISRC.map.smsg.


