GowinSynthesis start
Running parser ...
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\ahb_lite_uart16550.v'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_defines.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\ahb_lite_uart16550.v":11)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\ahb_lite_uart16550.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\ahb_lite_uart16550.v":11)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\raminfr.v'
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_defines.v'
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_receiver.v'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_defines.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_receiver.v":192)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_receiver.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_receiver.v":192)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_regs.v'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_defines.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_regs.v":222)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_regs.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_regs.v":222)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_rfifo.v'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_defines.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_rfifo.v":144)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_rfifo.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_rfifo.v":144)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_sync_flops.v'
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_tfifo.v'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_defines.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_tfifo.v":138)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_tfifo.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_tfifo.v":138)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_transmitter.v'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_defines.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_transmitter.v":148)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_transmitter.v'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_transmitter.v":148)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_ipic.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_ipic.sv":34)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh":29)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh":29)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh":54)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh":54)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_ipic.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_ipic.sv":34)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":33)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":33)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":34)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":9)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":10)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":10)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_ipic.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":11)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_ipic.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_ipic.svh'("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_ipic.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":11)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":34)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":35)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":35)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":36)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh":9)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh":10)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh":10)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":36)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":40)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":40)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":41)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":41)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":42)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":42)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":43)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":43)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":44)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":44)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_hdu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_hdu.sv":31)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_hdu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_hdu.sv":31)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv":25)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv":25)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv":26)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv":26)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_search_ms1.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv":27)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv":27)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":18)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":18)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":19)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":19)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":20)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":20)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":21)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":21)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv":27)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv":27)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv":28)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv":28)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":22)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":22)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":23)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":23)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":24)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":24)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":25)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":25)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv":7)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_tdu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_tdu.sv":31)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_tdu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_tdu.sv":31)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":7)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_riscv_isa_decoding.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":8)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":8)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":9)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_cg.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\primitives\..\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_cg.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_cg.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_cg.sv":6)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_reset_cells.sv'
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_clk_ctrl.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_clk_ctrl.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_clk_ctrl.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_clk_ctrl.sv":6)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":7)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":8)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":8)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dm.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dm.sv":40)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dm.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dm.sv":40)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dmi.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dmi.sv":17)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dmi.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_dmi.sv":17)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_scu.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_scu.sv":29)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_scu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_scu.sv":29)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_scu.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_scu.sv":30)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_scu.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_scu.sv":30)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc.sv":26)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc.sv":26)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_shift_reg.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_shift_reg.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_shift_reg.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_shift_reg.sv":6)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_synchronizer.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\core\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_synchronizer.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_synchronizer.sv'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_tapc_synchronizer.sv":6)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":7)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_ahb.svh'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":8)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":8)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":9)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":9)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_ipic.svh'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":10)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":10)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv":7)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv":5)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv":5)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv":6)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dp_memory.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dp_memory.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dp_memory.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dp_memory.sv":6)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv":7)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv":5)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv":5)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv":6)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv":7)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv":7)
Analyzing Verilog file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv'
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":6)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":6)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_memif.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":7)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":7)
Analyzing included file 'J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":8)
Back to file 'J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":8)
WARN  (EX2582) : Parameter 'SCR1_ARCH_RST_VECTOR' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh":32)
WARN  (EX2582) : Parameter 'SCR1_ARCH_MTVEC_BASE' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh":33)
WARN  (EX2582) : Parameter 'SCR1_TCM_ADDR_MASK' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh":35)
WARN  (EX2582) : Parameter 'SCR1_TCM_ADDR_PATTERN' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh":36)
WARN  (EX2582) : Parameter 'SCR1_TIMER_ADDR_MASK' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh":38)
WARN  (EX2582) : Parameter 'SCR1_TIMER_ADDR_PATTERN' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\..\scr1_arch_custom.svh":39)
WARN  (EX2582) : Parameter 'SCR1_MTVEC_BASE_WR_BITS' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_arch_description.svh":107)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_WIDTH' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":26)
WARN  (EX2582) : Parameter 'SCR1_CSR_MTVEC_BASE_ZERO_BITS' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":27)
WARN  (EX2582) : Parameter 'SCR1_CSR_MTVEC_BASE_VAL_BITS' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":28)
WARN  (EX2582) : Parameter 'SCR1_CSR_MTVEC_BASE_WR_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":29)
WARN  (EX2582) : Parameter 'SCR1_CSR_MTVEC_BASE_RO_BITS' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":31)
WARN  (EX2582) : Parameter 'SCR1_EXC_CODE_WIDTH_E' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":38)
WARN  (EX2582) : Parameter 'SCR1_EXC_CODE_IRQ_M_SOFTWARE' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":54)
WARN  (EX2582) : Parameter 'SCR1_EXC_CODE_IRQ_M_TIMER' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":55)
WARN  (EX2582) : Parameter 'SCR1_EXC_CODE_IRQ_M_EXTERNAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":56)
WARN  (EX2582) : Parameter 'SCR1_EXC_CODE_RESET' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\includes\scr1_arch_types.svh":57)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MVENDORID' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":26)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MARCHID' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":27)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MIMPID' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":28)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MHARTID' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":29)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MSTATUS' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":32)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MISA' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":33)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MIE' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":34)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MTVEC' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":35)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MSCRATCH' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":38)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MEPC' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":39)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MCAUSE' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":40)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MTVAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":41)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MIP' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":42)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_TIME' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":53)
WARN  (EX2582) : Parameter 'SCR1_RST_VECTOR' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":98)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIE_MSIE_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":101)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIE_MTIE_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":102)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIE_MEIE_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":103)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIP_MSIP_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":105)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIP_MTIP_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":106)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIP_MEIP_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":107)
WARN  (EX2582) : Parameter 'SCR1_CSR_MSTATUS_MIE_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":109)
WARN  (EX2582) : Parameter 'SCR1_CSR_MSTATUS_MPIE_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":110)
WARN  (EX2582) : Parameter 'SCR1_MISA_MXL_32' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":117)
WARN  (EX2582) : Parameter 'SCR1_CSR_MISA' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":118)
WARN  (EX2582) : Parameter 'SCR1_CSR_MVENDORID' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":133)
WARN  (EX2582) : Parameter 'SCR1_CSR_MARCHID' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":136)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIMPID' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":139)
WARN  (EX2582) : Parameter 'SCR1_CSR_MSTATUS_MPP' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":142)
WARN  (EX2582) : Parameter 'SCR1_CSR_MSTATUS_MIE_OFFSET' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":143)
WARN  (EX2582) : Parameter 'SCR1_CSR_MSTATUS_MPIE_OFFSET' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":144)
WARN  (EX2582) : Parameter 'SCR1_CSR_MSTATUS_MPP_OFFSET' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":145)
WARN  (EX2582) : Parameter 'SCR1_CSR_MTVEC_BASE_RST_VAL' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":149)
WARN  (EX2582) : Parameter 'SCR1_CSR_MTVEC_MODE_DIRECT' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":151)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIE_MSIE_OFFSET' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":157)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIE_MTIE_OFFSET' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":158)
WARN  (EX2582) : Parameter 'SCR1_CSR_MIE_MEIE_OFFSET' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":159)
WARN  (EX2582) : Parameter 'SCR1_CSR_COUNTERS_WIDTH' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":172)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_HPMCOUNTER_MASK' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":178)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_HPMCOUNTERH_MASK' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":179)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MHPMCOUNTER_MASK' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":180)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MHPMCOUNTERH_MASK' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":181)
WARN  (EX2582) : Parameter 'SCR1_CSR_ADDR_MHPMEVENT_MASK' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\..\..\includes\scr1_csr.svh":182)
WARN  (EX2582) : Parameter 'SCR1_AHB_WIDTH' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":11)
WARN  (EX2582) : Parameter 'SCR1_HTRANS_IDLE' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":14)
WARN  (EX2582) : Parameter 'SCR1_HTRANS_NONSEQ' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":15)
WARN  (EX2582) : Parameter 'SCR1_HTRANS_ERR' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":19)
WARN  (EX2582) : Parameter 'SCR1_HBURST_SINGLE' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":23)
WARN  (EX2582) : Parameter 'SCR1_HBURST_ERR' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":27)
WARN  (EX2582) : Parameter 'SCR1_HSIZE_8B' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":31)
WARN  (EX2582) : Parameter 'SCR1_HSIZE_16B' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":32)
WARN  (EX2582) : Parameter 'SCR1_HSIZE_32B' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":33)
WARN  (EX2582) : Parameter 'SCR1_HSIZE_ERR' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":37)
WARN  (EX2582) : Parameter 'SCR1_HPROT_DATA' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":45)
WARN  (EX2582) : Parameter 'SCR1_HPROT_PRV' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":46)
WARN  (EX2582) : Parameter 'SCR1_HPROT_BUF' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":47)
WARN  (EX2582) : Parameter 'SCR1_HPROT_CACHE' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":48)
WARN  (EX2582) : Parameter 'SCR1_HRESP_OKAY' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":51)
WARN  (EX2582) : Parameter 'SCR1_HRESP_ERROR' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":52)
WARN  (EX2582) : Parameter 'SCR1_HRESP_ERR' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\top\..\includes\scr1_ahb.svh":56)
WARN  (EX2582) : Parameter 'FPGA_TANG20K_CORE_CLK_FREQ' declared inside compilation unit '$unit_src_ahb_lite_uart16550_src_ahb_lite_uart16550_v' shall be treated as localparam("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":15)
WARN  (EX3073) : Port 'UART_BAUD' remains unconnected for this instance("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":309)
Compiling module 'tang20k_scr1'("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":17)
Compiling module 'scr1_top_ahb'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":17)
Compiling module 'scr1_reset_sync_cell(STAGES_AMOUNT=32'b00000000000000000000000000000010)'("J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_reset_cells.sv":49)
Compiling module 'scr1_core_top'("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":20)
Compiling module 'scr1_reset_qlfy_adapter_cell_sync'("J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_reset_cells.sv":154)
Compiling module 'scr1_reset_buf_cell'("J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_reset_cells.sv":9)
Compiling module 'scr1_data_sync_cell(STAGES_AMOUNT=32'b00000000000000000000000000000010)'("J:\FPGA\tst\scr1test\scr1test\src\core\primitives\scr1_reset_cells.sv":101)
Compiling module 'scr1_pipe_top'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_top.sv":23)
Compiling module 'scr1_pipe_ifu'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ifu.sv":33)
Compiling module 'scr1_pipe_idu'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_idu.sv":23)
Compiling module 'scr1_pipe_exu'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_exu.sv":54)
Compiling module 'scr1_pipe_ialu'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_ialu.sv":30)
Compiling module 'scr1_pipe_lsu'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_lsu.sv":30)
Compiling module 'scr1_pipe_mprf'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv":9)
Extracting RAM for identifier 'mprf_int'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_mprf.sv":63)
Compiling module 'scr1_pipe_csr'("J:\FPGA\tst\scr1test\scr1test\src\core\pipeline\scr1_pipe_csr.sv":47)
Compiling module 'scr1_tcm(SCR1_TCM_SIZE=32'b00000000000000000000000100000000)'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_tcm.sv":10)
Compiling module 'scr1_dp_memory(SCR1_SIZE=32'b00000000000000000000000100000000)'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dp_memory.sv":9)
WARN  (EX1998) : Net 'ram_block[63][31]' does not have a driver("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dp_memory.sv":78)
Compiling module 'scr1_timer'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_timer.sv":9)
Compiling module 'scr1_imem_router(SCR1_ADDR_MASK=32'b11111111111111111111111100000000,SCR1_ADDR_PATTERN=32'b11110000000000000000000000000000)'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_router.sv":8)
Compiling module 'scr1_dmem_router(SCR1_PORT1_ADDR_MASK=32'b11111111111111111111111100000000,SCR1_PORT1_ADDR_PATTERN=32'b11110000000000000000000000000000,SCR1_PORT2_ADDR_MASK=32'b11111111111111111111111111100000,SCR1_PORT2_ADDR_PATTERN=32'b11110000000001000000000000000000)'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_router.sv":8)
Compiling module 'scr1_imem_ahb'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_imem_ahb.sv":9)
Compiling module 'scr1_dmem_ahb'("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_dmem_ahb.sv":9)
Compiling module 'ahb_lite_uart16550'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\ahb_lite_uart16550.v":13)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 5("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\ahb_lite_uart16550.v":94)
Compiling module 'uart_regs'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_regs.v":227)
Compiling module 'uart_transmitter'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_transmitter.v":150)
Compiling module 'uart_tfifo'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_tfifo.v":140)
Compiling module 'raminfr'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\raminfr.v":83)
Extracting RAM for identifier 'ram'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\raminfr.v":97)
Compiling module 'uart_sync_flops(init_value=1'b1)'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_sync_flops.v":67)
Compiling module 'uart_receiver'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_receiver.v":194)
Compiling module 'uart_rfifo(fifo_width=11)'("J:\FPGA\tst\scr1test\scr1test\src\ahb_lite_uart16550\src\uart16550\uart_rfifo.v":146)
WARN  (EX1998) : Net 'ahb_imem_hready' does not have a driver("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":64)
WARN  (EX1998) : Net 'ahb_imem_hrdata[31]' does not have a driver("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":65)
WARN  (EX1998) : Net 'ahb_imem_hresp' does not have a driver("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":66)
NOTE  (EX0101) : Current top module is "tang20k_scr1"
WARN  (EX0211) : The output port "LED2" of module "tang20k_scr1" has no driver, assigning undriven bits to Z, simulation mismatch possible("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":25)
WARN  (EX0211) : The output port "LED5" of module "tang20k_scr1" has no driver, assigning undriven bits to Z, simulation mismatch possible("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":28)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input BTN0 is unused("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":30)
WARN  (CV0016) : Input BTN1 is unused("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":31)
WARN  (CV0016) : Input BTN2 is unused("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":32)
WARN  (CV0016) : Input BTN3 is unused("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":33)
WARN  (CV0016) : Input BTN4 is unused("J:\FPGA\tst\scr1test\scr1test\src\tang20k_scr1.sv":34)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "scr1_data_sync_cell" instantiated to "i_core_rstn_status_sync" is swept in optimizing("J:\FPGA\tst\scr1test\scr1test\src\core\scr1_core_top.sv":265)
WARN  (NL0002) : The module "scr1_reset_sync_cell" instantiated to "i_cpu_rstn_reset_sync" is swept in optimizing("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":209)
WARN  (NL0002) : The module "scr1_reset_sync_cell" instantiated to "i_pwrup_rstn_reset_sync" is swept in optimizing("J:\FPGA\tst\scr1test\scr1test\src\top\scr1_top_ahb.sv":185)
[95%] Generate netlist file "J:\FPGA\tst\scr1test\scr1test\impl\gwsynthesis\scr1test.vg" completed
[100%] Generate report file "J:\FPGA\tst\scr1test\scr1test\impl\gwsynthesis\scr1test_syn.rpt.html" completed
GowinSynthesis finish
