/*
 * Copyright (C) 2017 Marvell Technology Group Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPLv2 or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/*
 * Device Tree file for Marvell Armada-8162 SoC, made of an AP810 OCTA.
 */

#include "armada-common.dtsi"
#include "armada-8kp.dtsi"
#include "armada-ap810-ap0.dtsi"

#define AP_NUM				0
#define AP810_NAME			ap0
#define AP810_BASE			0xe8000000
/*
 * This macro specify the offset of AP0 gic its base
 * relative to APs base (0xDC000000).
 * This method equivalent to adding gic its offset (0x3040000)
 * directly to each AP base.
 * For example, (0xe8000000+0x3040000) = (0xdc000000+0xf040000) = 0xeb040000.
*/
#define AP810_GIC_ITS_BASE		0xf040000
#define AP810_EIP197_INDEX		0
#include "armada-ap810-octa-core.dtsi"

#define CP110_EIP197_INDEX	CP110_NUM

/* AP0 CP0 IO
 * 0x81_0000_0000 - 0x81_ffff_ffff - internal CFG (4GB)
 * 0x82_0000_0000 - 0x83_ffff_ffff - PEX0 (8GB)
 * 0x84_0000_0000 - 0x85_ffff_ffff - PEX1 (8GB)
 * 0x86_0000_0000 - 0x87_ffff_ffff - PEX2 (8GB)
 */
#define CP110_NAME				cp0
#define CP110_NUM				0

#include "armada-cp110.dtsi"

#undef CP110_NAME
#undef CP110_NUM
#undef AP_NUM
#undef AP810_NAME
#undef AP810_BASE
#undef AP810_GIC_ITS_BASE
#undef AP810_EIP197_INDEX

#define AP_NUM				1
#define AP810_NAME			ap1
#define AP810_BASE			0xe4000000
/*
 * AP1 gic its base
 *(0xe4000000+0x3040000) = (0xdc000000+0xb040000) = 0xe7040000
 */
#define AP810_GIC_ITS_BASE		0xb040000
#define AP810_EIP197_INDEX		1
#include "armada-ap810-octa-core.dtsi"

#define CP110_EIP197_INDEX	CP110_NUM

/* AP1 CP0 IO
 * 0x9e_0000_0000 - 0x9e_ffff_ffff - internal CFG (4GB)
 * 0x9f_0000_0000 - 0xa0_ffff_ffff - PEX0 (8GB)
 * 0xa1_0000_0000 - 0xa2_ffff_ffff - PEX1 (8GB)
 * 0xa3_0000_0000 - 0xa4_ffff_ffff - PEX2 (8GB)
 */
#define CP110_NAME			cp4
#define CP110_NUM			4

#include "armada-cp110.dtsi"

#undef CP110_NAME
#undef CP110_NUM

/* AP810 definitions are used in CP110 dtsi files, so un-define them after defining it's connected CPs */
#undef AP_NUM
#undef AP810_NAME
#undef AP810_BASE
#undef AP810_GIC_ITS_BASE
#undef AP810_EIP197_INDEX

/ {
	model = "Marvell Armada-8162";
	compatible = "marvell,armada-8162", "marvell,armada-ap810-octa",
				"marvell,armada-ap810";

	aliases {
		serial0 = &ap0_uart0;
		serial1 = &ap0_uart1;
	};

	/* Delete unsupported interfaces from CP nodes:
	 *	1. AXI monitors in CP depend on syscon APB pclock from AP810, so disable all
	 *	   monitors in CP at the moment, due to missing clock (syscon) driver in AP
	 */
	cp0 {
		config-space {
			/delete-node/ axim-cp-rd@3c5000;
			/delete-node/ axim-cp-rd@3c5000;
			/delete-node/ axim-cp-wr@3c6000;
			/delete-node/ axim-ppv2-rd@3c0000;
			/delete-node/ axim-ppv2-wr@3c1000;
			/delete-node/ axim-hb1-rd@3c8000;
			/delete-node/ axim-hb1-wr@3c9000;
		};

	};
	cp4 {
		config-space {
			/delete-node/ axim-cp-rd@3c5000;
			/delete-node/ axim-cp-rd@3c5000;
			/delete-node/ axim-cp-wr@3c6000;
			/delete-node/ axim-ppv2-rd@3c0000;
			/delete-node/ axim-ppv2-wr@3c1000;
			/delete-node/ axim-hb1-rd@3c8000;
			/delete-node/ axim-hb1-wr@3c9000;
		};
	};
};
