 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mips
Version: P-2019.03-SP5
Date   : Tue Nov  9 19:11:59 2021
****************************************

Operating Conditions: PVT_1P8V_25C   Library: sclib_tsmc180_ss
Wire Load Model Mode: top

  Startpoint: cont/statelog/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dp/pcreg/q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cont/statelog/state_reg[1]/CLK (DFFQQBX1)               0.00       0.00 r
  cont/statelog/state_reg[1]/Q (DFFQQBX1)                 0.24       0.24 f
  cont/statelog/state[1] (statelogic)                     0.00       0.24 f
  cont/outputlog/state[1] (outputlogic)                   0.00       0.24 f
  cont/outputlog/U13/Z (INVX2)                            0.11       0.35 r
  cont/outputlog/U36/Z (NAND3X1)                          0.06       0.41 f
  cont/outputlog/U12/Z (INVX2)                            0.08       0.50 r
  cont/outputlog/U33/Z (NAND2X1)                          0.05       0.55 f
  cont/outputlog/U31/Z (NAND2X1)                          0.10       0.65 r
  cont/outputlog/alusrcb[0] (outputlogic)                 0.00       0.65 r
  cont/alusrcb[0] (controller)                            0.00       0.65 r
  dp/alusrcb[0] (datapath_WIDTH8_REGBITS3)                0.00       0.65 r
  dp/src2mux/s[0] (mux4_WIDTH8)                           0.00       0.65 r
  dp/src2mux/U1/Z (INVX2)                                 0.06       0.71 f
  dp/src2mux/U48/Z (NOR2X1)                               0.18       0.89 r
  dp/src2mux/U47/Z (NAND2X1)                              0.06       0.96 f
  dp/src2mux/U46/Z (AND2X1)                               0.11       1.07 f
  dp/src2mux/U45/Z (NAND3X1)                              0.14       1.21 r
  dp/src2mux/y[0] (mux4_WIDTH8)                           0.00       1.21 r
  dp/alunit/b[0] (alu_WIDTH8)                             0.00       1.21 r
  dp/alunit/U4/Z (INVX4)                                  0.05       1.27 f
  dp/alunit/U2/Z (INVX2)                                  0.19       1.46 r
  dp/alunit/binv/a[0] (condinv)                           0.00       1.46 r
  dp/alunit/binv/invmux/d0[0] (mux2_WIDTH8_1)             0.00       1.46 r
  dp/alunit/binv/invmux/U24/Z (NAND2X1)                   0.07       1.52 f
  dp/alunit/binv/invmux/U23/Z (NAND2X1)                   0.18       1.70 r
  dp/alunit/binv/invmux/y[0] (mux2_WIDTH8_1)              0.00       1.70 r
  dp/alunit/binv/y[0] (condinv)                           0.00       1.70 r
  dp/alunit/addblock/b[0] (adder)                         0.00       1.70 r
  dp/alunit/addblock/add_1_root_add_645_2/B[0] (adder_DW01_add_0)
                                                          0.00       1.70 r
  dp/alunit/addblock/add_1_root_add_645_2/U47/Z (NAND2X1)
                                                          0.06       1.76 f
  dp/alunit/addblock/add_1_root_add_645_2/U44/Z (NAND2X1)
                                                          0.11       1.87 r
  dp/alunit/addblock/add_1_root_add_645_2/U6/Z (INVX2)
                                                          0.08       1.95 f
  dp/alunit/addblock/add_1_root_add_645_2/U41/Z (NAND2X1)
                                                          0.07       2.02 r
  dp/alunit/addblock/add_1_root_add_645_2/U40/Z (NAND2X1)
                                                          0.05       2.07 f
  dp/alunit/addblock/add_1_root_add_645_2/U39/Z (NAND2X1)
                                                          0.13       2.20 r
  dp/alunit/addblock/add_1_root_add_645_2/U34/Z (OR2X1)
                                                          0.14       2.34 r
  dp/alunit/addblock/add_1_root_add_645_2/U33/Z (NAND2X1)
                                                          0.05       2.38 f
  dp/alunit/addblock/add_1_root_add_645_2/U32/Z (NAND2X1)
                                                          0.10       2.48 r
  dp/alunit/addblock/add_1_root_add_645_2/U4/Z (INVX2)
                                                          0.08       2.56 f
  dp/alunit/addblock/add_1_root_add_645_2/U29/Z (NAND2X1)
                                                          0.07       2.63 r
  dp/alunit/addblock/add_1_root_add_645_2/U28/Z (NAND2X1)
                                                          0.05       2.68 f
  dp/alunit/addblock/add_1_root_add_645_2/U27/Z (NAND2X1)
                                                          0.13       2.81 r
  dp/alunit/addblock/add_1_root_add_645_2/U22/Z (OR2X1)
                                                          0.14       2.95 r
  dp/alunit/addblock/add_1_root_add_645_2/U21/Z (NAND2X1)
                                                          0.05       3.00 f
  dp/alunit/addblock/add_1_root_add_645_2/U20/Z (NAND2X1)
                                                          0.10       3.10 r
  dp/alunit/addblock/add_1_root_add_645_2/U2/Z (INVX2)
                                                          0.08       3.18 f
  dp/alunit/addblock/add_1_root_add_645_2/U17/Z (NAND2X1)
                                                          0.07       3.24 r
  dp/alunit/addblock/add_1_root_add_645_2/U16/Z (NAND2X1)
                                                          0.05       3.30 f
  dp/alunit/addblock/add_1_root_add_645_2/U15/Z (NAND2X1)
                                                          0.13       3.43 r
  dp/alunit/addblock/add_1_root_add_645_2/U11/Z (OR2X1)
                                                          0.14       3.56 r
  dp/alunit/addblock/add_1_root_add_645_2/U10/Z (NAND2X1)
                                                          0.05       3.61 f
  dp/alunit/addblock/add_1_root_add_645_2/U9/Z (NAND2X1)
                                                          0.09       3.70 r
  dp/alunit/addblock/add_1_root_add_645_2/U7/Z (XOR2X1)
                                                          0.10       3.80 r
  dp/alunit/addblock/add_1_root_add_645_2/SUM[7] (adder_DW01_add_0)
                                                          0.00       3.80 r
  dp/alunit/addblock/y[7] (adder)                         0.00       3.80 r
  dp/alunit/resultmux/d5[7] (mux12)                       0.00       3.80 r
  dp/alunit/resultmux/U29/Z (NAND2X1)                     0.05       3.85 f
  dp/alunit/resultmux/U26/Z (NAND3X1)                     0.07       3.92 r
  dp/alunit/resultmux/U21/Z (NOR2X1)                      0.09       4.01 f
  dp/alunit/resultmux/U11/Z (NAND2X1)                     0.13       4.14 r
  dp/alunit/resultmux/y[7] (mux12)                        0.00       4.14 r
  dp/alunit/zd/a[7] (zerodetect_WIDTH8)                   0.00       4.14 r
  dp/alunit/zd/U6/Z (NOR2X1)                              0.10       4.24 f
  dp/alunit/zd/U5/Z (NAND2X1)                             0.09       4.33 r
  dp/alunit/zd/U1/Z (NOR2X1)                              0.07       4.41 f
  dp/alunit/zd/y (zerodetect_WIDTH8)                      0.00       4.41 f
  dp/alunit/zero (alu_WIDTH8)                             0.00       4.41 f
  dp/zero (datapath_WIDTH8_REGBITS3)                      0.00       4.41 f
  cont/zero (controller)                                  0.00       4.41 f
  cont/U2/Z (AND2X1)                                      0.10       4.50 f
  cont/U1/Z (OR2X1)                                       0.12       4.62 f
  cont/pcen (controller)                                  0.00       4.62 f
  dp/pcen (datapath_WIDTH8_REGBITS3)                      0.00       4.62 f
  dp/pcreg/en (flopenr_WIDTH8)                            0.00       4.62 f
  dp/pcreg/U3/Z (INVX2)                                   0.04       4.66 r
  dp/pcreg/U29/Z (NOR2X1)                                 0.15       4.80 f
  dp/pcreg/U28/Z (NOR2X1)                                 0.21       5.01 r
  dp/pcreg/U6/Z (NAND2X1)                                 0.07       5.08 f
  dp/pcreg/U4/Z (NAND2X1)                                 0.10       5.17 r
  dp/pcreg/q_reg[0]/D (DFFQX1)                            0.00       5.17 r
  data arrival time                                                  5.17

  clock clk (rise edge)                                   6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  dp/pcreg/q_reg[0]/CLK (DFFQX1)                          0.00       6.00 r
  library setup time                                     -0.12       5.88
  data required time                                                 5.88
  --------------------------------------------------------------------------
  data required time                                                 5.88
  data arrival time                                                 -5.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


1
