Classic Timing Analyzer report for PC
Wed Dec 29 18:09:17 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.069 ns                                       ; pc_in       ; add[7]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.188 ns                                      ; add[4]~reg0 ; add[4]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.142 ns                                       ; a[7]        ; add[7]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[7]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                             ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.277 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[1]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.241 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.191 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[1]~reg0 ; add[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[2]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[3]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[2]~reg0 ; add[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[3]~reg0 ; add[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[4]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[1]~reg0 ; add[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[4]~reg0 ; add[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[1]~reg0 ; add[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[5]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[2]~reg0 ; add[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.829 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[3]~reg0 ; add[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[1]~reg0 ; add[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[5]~reg0 ; add[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[2]~reg0 ; add[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[3]~reg0 ; add[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[4]~reg0 ; add[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[1]~reg0 ; add[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.707 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[6]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[2]~reg0 ; add[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.658 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.657 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[3]~reg0 ; add[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[4]~reg0 ; add[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[1]~reg0 ; add[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[6]~reg0 ; add[6]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[0]~reg0 ; add[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[2]~reg0 ; add[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[5]~reg0 ; add[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; add[7]~reg0 ; add[7]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[0]~reg0 ; clk      ;
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[1]~reg0 ; clk      ;
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[2]~reg0 ; clk      ;
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[3]~reg0 ; clk      ;
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[4]~reg0 ; clk      ;
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[5]~reg0 ; clk      ;
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[6]~reg0 ; clk      ;
; N/A   ; None         ; 6.069 ns   ; pc_in ; add[7]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[0]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[1]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[2]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[4]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[5]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[6]~reg0 ; clk      ;
; N/A   ; None         ; 5.597 ns   ; pc_ld ; add[7]~reg0 ; clk      ;
; N/A   ; None         ; 4.658 ns   ; a[2]  ; add[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.624 ns   ; a[3]  ; add[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.237 ns   ; a[0]  ; add[0]~reg0 ; clk      ;
; N/A   ; None         ; 4.228 ns   ; a[4]  ; add[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.228 ns   ; a[1]  ; add[1]~reg0 ; clk      ;
; N/A   ; None         ; 0.131 ns   ; a[5]  ; add[5]~reg0 ; clk      ;
; N/A   ; None         ; 0.126 ns   ; a[6]  ; add[6]~reg0 ; clk      ;
; N/A   ; None         ; 0.124 ns   ; a[7]  ; add[7]~reg0 ; clk      ;
+-------+--------------+------------+-------+-------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+-------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To     ; From Clock ;
+-------+--------------+------------+-------------+--------+------------+
; N/A   ; None         ; 10.188 ns  ; add[4]~reg0 ; add[4] ; clk        ;
; N/A   ; None         ; 9.775 ns   ; add[5]~reg0 ; add[5] ; clk        ;
; N/A   ; None         ; 9.342 ns   ; add[2]~reg0 ; add[2] ; clk        ;
; N/A   ; None         ; 9.329 ns   ; add[0]~reg0 ; add[0] ; clk        ;
; N/A   ; None         ; 8.430 ns   ; add[3]~reg0 ; add[3] ; clk        ;
; N/A   ; None         ; 8.403 ns   ; add[7]~reg0 ; add[7] ; clk        ;
; N/A   ; None         ; 7.902 ns   ; add[6]~reg0 ; add[6] ; clk        ;
; N/A   ; None         ; 7.686 ns   ; add[1]~reg0 ; add[1] ; clk        ;
+-------+--------------+------------+-------------+--------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; 0.142 ns  ; a[7]  ; add[7]~reg0 ; clk      ;
; N/A           ; None        ; 0.140 ns  ; a[6]  ; add[6]~reg0 ; clk      ;
; N/A           ; None        ; 0.135 ns  ; a[5]  ; add[5]~reg0 ; clk      ;
; N/A           ; None        ; -3.962 ns ; a[4]  ; add[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.962 ns ; a[1]  ; add[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.971 ns ; a[0]  ; add[0]~reg0 ; clk      ;
; N/A           ; None        ; -4.358 ns ; a[3]  ; add[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.392 ns ; a[2]  ; add[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[1]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[4]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[5]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[6]~reg0 ; clk      ;
; N/A           ; None        ; -5.302 ns ; pc_ld ; add[7]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[0]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[1]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[4]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[5]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[6]~reg0 ; clk      ;
; N/A           ; None        ; -5.737 ns ; pc_in ; add[7]~reg0 ; clk      ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 29 18:09:17 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "add[0]~reg0" and destination register "add[7]~reg0"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.277 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'add[0]~reg0'
            Info: 2: + IC(0.447 ns) + CELL(0.596 ns) = 1.043 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 2; COMB Node = 'add[0]~25'
            Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.129 ns; Loc. = LCCOMB_X26_Y5_N6; Fanout = 2; COMB Node = 'add[1]~28'
            Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.215 ns; Loc. = LCCOMB_X26_Y5_N8; Fanout = 2; COMB Node = 'add[2]~30'
            Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.301 ns; Loc. = LCCOMB_X26_Y5_N10; Fanout = 2; COMB Node = 'add[3]~32'
            Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.387 ns; Loc. = LCCOMB_X26_Y5_N12; Fanout = 2; COMB Node = 'add[4]~34'
            Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.577 ns; Loc. = LCCOMB_X26_Y5_N14; Fanout = 2; COMB Node = 'add[5]~36'
            Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.663 ns; Loc. = LCCOMB_X26_Y5_N16; Fanout = 1; COMB Node = 'add[6]~38'
            Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.169 ns; Loc. = LCCOMB_X26_Y5_N18; Fanout = 1; COMB Node = 'add[7]~39'
            Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.277 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'add[7]~reg0'
            Info: Total cell delay = 1.830 ns ( 80.37 % )
            Info: Total interconnect delay = 0.447 ns ( 19.63 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.748 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'add[7]~reg0'
                Info: Total cell delay = 1.766 ns ( 64.26 % )
                Info: Total interconnect delay = 0.982 ns ( 35.74 % )
            Info: - Longest clock path from clock "clk" to source register is 2.748 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'add[0]~reg0'
                Info: Total cell delay = 1.766 ns ( 64.26 % )
                Info: Total interconnect delay = 0.982 ns ( 35.74 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "add[0]~reg0" (data pin = "pc_in", clock pin = "clk") is 6.069 ns
    Info: + Longest pin to register delay is 8.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_73; Fanout = 2; PIN Node = 'pc_in'
        Info: 2: + IC(6.080 ns) + CELL(0.651 ns) = 7.686 ns; Loc. = LCCOMB_X26_Y5_N26; Fanout = 8; COMB Node = 'add~26'
        Info: 3: + IC(0.316 ns) + CELL(0.855 ns) = 8.857 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'add[0]~reg0'
        Info: Total cell delay = 2.461 ns ( 27.79 % )
        Info: Total interconnect delay = 6.396 ns ( 72.21 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.748 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X26_Y5_N5; Fanout = 3; REG Node = 'add[0]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.26 % )
        Info: Total interconnect delay = 0.982 ns ( 35.74 % )
Info: tco from clock "clk" to destination pin "add[4]" through register "add[4]~reg0" is 10.188 ns
    Info: + Longest clock path from clock "clk" to source register is 2.748 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X26_Y5_N13; Fanout = 3; REG Node = 'add[4]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.26 % )
        Info: Total interconnect delay = 0.982 ns ( 35.74 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y5_N13; Fanout = 3; REG Node = 'add[4]~reg0'
        Info: 2: + IC(4.080 ns) + CELL(3.056 ns) = 7.136 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'add[4]'
        Info: Total cell delay = 3.056 ns ( 42.83 % )
        Info: Total interconnect delay = 4.080 ns ( 57.17 % )
Info: th for register "add[7]~reg0" (data pin = "a[7]", clock pin = "clk") is 0.142 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.748 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'add[7]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.26 % )
        Info: Total interconnect delay = 0.982 ns ( 35.74 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.912 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'a[7]'
        Info: 2: + IC(1.342 ns) + CELL(0.460 ns) = 2.912 ns; Loc. = LCFF_X26_Y5_N19; Fanout = 2; REG Node = 'add[7]~reg0'
        Info: Total cell delay = 1.570 ns ( 53.91 % )
        Info: Total interconnect delay = 1.342 ns ( 46.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Wed Dec 29 18:09:17 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


