$date
2025-12-15T15:25+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module LR35902_Core $end
 $var wire 8 ! E_sampled $end
 $var wire 8 # A $end
 $var wire 8 $ B $end
 $var wire 8 % C $end
 $var wire 8 & D $end
 $var wire 8 ' E $end
 $var wire 8 ( F $end
 $var wire 8 ) H $end
 $var wire 8 * L $end
 $var wire 5 + u_cc $end
 $var wire 1 , u_alu $end
 $var wire 8 - u_correction $end
 $var wire 1 . u__done $end
 $var wire 16 / busAddr $end
 $var wire 1 0 u_cy $end
 $var wire 8 1 io_memWriteData $end
 $var wire 16 2 SP_sampled $end
 $var wire 16 3 u_sp_signed_1 $end
 $var wire 1 4 u_cy_1 $end
 $var wire 1 5 u_hc $end
 $var wire 16 6 u_hl $end
 $var wire 8 8 imm8 $end
 $var wire 3 9 state $end
 $var wire 16 : u_newHL_1 $end
 $var wire 16 ; u_sp2_1 $end
 $var wire 16 = u_newHL_2 $end
 $var wire 16 > u_newHL_3 $end
 $var wire 16 ? u_sp2_3 $end
 $var wire 16 @ u_sp2_2 $end
 $var wire 1 A cbOut_c_4 $end
 $var wire 1 B cbOut_c_5 $end
 $var wire 1 C cbOut_c_6 $end
 $var wire 1 D cbOut_c_1 $end
 $var wire 1 E cbOut_c_2 $end
 $var wire 1 F cbOut_c_3 $end
 $var wire 1 G busRead $end
 $var wire 4 H u_rr $end
 $var wire 1 I needsImm16_new $end
 $var wire 1 J u_C $end
 $var wire 1 K u_H $end
 $var wire 1 L u_N $end
 $var wire 1 M u_flagC_1 $end
 $var wire 2 N u_out_F_hi_hi $end
 $var wire 8 O u_oldVal_1 $end
 $var wire 1 P busWrite $end
 $var wire 1 Q u_halfCarry $end
 $var wire 1 R isLDrImm_new $end
 $var wire 8 S u_upperCorrect_1 $end
 $var wire 1 T u_flagC_2 $end
 $var wire 1 U u_flagC_3 $end
 $var wire 3 V u_out_F_hi_18 $end
 $var wire 3 W u_out_F_hi_17 $end
 $var wire 3 X u_out_F_hi_19 $end
 $var wire 3 Y u_out_F_hi_14 $end
 $var wire 3 Z u_out_F_hi_13 $end
 $var wire 3 [ u_out_F_hi_16 $end
 $var wire 3 \ u_out_F_hi_15 $end
 $var wire 3 ] u_out_F_hi_10 $end
 $var wire 3 ^ u_out_F_hi_12 $end
 $var wire 3 _ u_out_F_hi_11 $end
 $var wire 3 ` u_out_F_hi_24 $end
 $var wire 3 a u_out_F_hi_21 $end
 $var wire 3 b u_out_F_hi_20 $end
 $var wire 3 c u_out_F_hi_23 $end
 $var wire 3 d u_out_F_hi_22 $end
 $var wire 8 e u_oldVal $end
 $var wire 16 f u_result $end
 $var wire 8 g io_dbg_mcycle $end
 $var wire 9 h u_off_1 $end
 $var wire 8 i cbOut_result $end
 $var wire 16 n u_sp1_2 $end
 $var wire 16 o u_sp1_1 $end
 $var wire 16 p u_sp1_3 $end
 $var wire 2 q u_out_F_hi_hi_20 $end
 $var wire 2 r u_out_F_hi_hi_21 $end
 $var wire 2 s u_out_F_hi_hi_24 $end
 $var wire 2 t u_out_F_hi_hi_22 $end
 $var wire 2 u u_out_F_hi_hi_23 $end
 $var wire 2 v u_out_F_hi_hi_17 $end
 $var wire 2 w u_out_F_hi_hi_18 $end
 $var wire 2 x u_out_F_hi_hi_15 $end
 $var wire 2 y u_out_F_hi_hi_16 $end
 $var wire 2 z u_out_F_hi_hi_19 $end
 $var wire 2 { u_out_F_hi_hi_10 $end
 $var wire 2 | u_out_F_hi_hi_13 $end
 $var wire 2 } u_out_F_hi_hi_14 $end
 $var wire 2 ~ u_out_F_hi_hi_11 $end
 $var wire 2 "! u_out_F_hi_hi_12 $end
 $var wire 1 "" cbOut_c $end
 $var wire 1 "# intr $end
 $var wire 8 "$ cbOut_D $end
 $var wire 8 "% cbOut_E $end
 $var wire 8 "& cbOut_F $end
 $var wire 8 "' cbOut_A $end
 $var wire 8 "( cbOut_B $end
 $var wire 8 ") cbOut_C $end
 $var wire 8 "* cbOut_L $end
 $var wire 8 "+ cbOut_H $end
 $var wire 1 ", printf $end
 $var wire 8 "- io_dbg_state $end
 $var wire 16 ". mcBus_memAddr $end
 $var wire 8 "/ u__imm8 $end
 $var wire 16 "0 u_offset_signed $end
 $var wire 8 "1 u_lowerCorrect $end
 $var wire 8 "4 F_sampled $end
 $var wire 8 "7 io_memReadData $end
 $var wire 1 "8 mcBus_memRead $end
 $var wire 8 "9 IR $end
 $var wire 1 ": u__IME_pending $end
 $var wire 1 "; u__IME $end
 $var wire 9 "< u_lower_sum $end
 $var wire 16 "= PC $end
 $var wire 16 "? imm16 $end
 $var wire 16 "@ SP $end
 $var wire 3 "B mcycle $end
 $var wire 2 "C tcycle $end
 $var wire 3 "D u__next_mcycle $end
 $var wire 5 "G u_out_F_lo_19 $end
 $var wire 16 "H u_sp2 $end
 $var wire 5 "I u_out_F_lo_10 $end
 $var wire 16 "J u_sp1 $end
 $var wire 5 "K u_out_F_lo_11 $end
 $var wire 5 "L u_out_F_lo_12 $end
 $var wire 5 "M u_out_F_lo_13 $end
 $var wire 5 "N u_out_F_lo_14 $end
 $var wire 5 "O u_out_F_lo_15 $end
 $var wire 5 "P u_out_F_lo_16 $end
 $var wire 5 "Q u_out_F_lo_17 $end
 $var wire 5 "R u_out_F_lo_18 $end
 $var wire 8 "S u_adjusted $end
 $var wire 1 "T u_newCarry $end
 $var wire 5 "U u_out_F_lo_20 $end
 $var wire 5 "V u_out_F_lo_21 $end
 $var wire 5 "W u_out_F_lo_22 $end
 $var wire 5 "X u_out_F_lo_23 $end
 $var wire 5 "Y u_out_F_lo_24 $end
 $var wire 8 "Z cbOut_imm8 $end
 $var wire 16 "[ PC_sampled $end
 $var wire 1 "\ cbOut_bitVal $end
 $var wire 8 "] cbOut_mask_1 $end
 $var wire 8 "^ u_src $end
 $var wire 8 "_ u_src_9 $end
 $var wire 8 "` u_src_8 $end
 $var wire 8 "a u_src_7 $end
 $var wire 8 "b u_src_6 $end
 $var wire 8 "c u_src_5 $end
 $var wire 8 "d u_src_4 $end
 $var wire 8 "e u_src_3 $end
 $var wire 8 "f u_src_2 $end
 $var wire 8 "g u_src_1 $end
 $var wire 1 "h io_memRead $end
 $var wire 4 "i u_rr_4 $end
 $var wire 4 "j u_rr_3 $end
 $var wire 4 "k u_rr_2 $end
 $var wire 4 "l u_rr_1 $end
 $var wire 16 "m u_operand $end
 $var wire 4 "r u_rr_5 $end
 $var wire 8 "s io_ifReg $end
 $var wire 1 "t cbOut_done $end
 $var wire 8 "u mcBus_memWriteData $end
 $var wire 1 "v cbOut_flagN $end
 $var wire 1 "w cbOut_flagZ $end
 $var wire 1 "x cbOut_flagC $end
 $var wire 1 "y cbOut_flagH $end
 $var wire 16 "{ u_HL_1 $end
 $var wire 3 "| u_out_F_hi_1 $end
 $var wire 3 "} u_out_F_hi_6 $end
 $var wire 3 "~ u_out_F_hi_7 $end
 $var wire 3 #! u_out_F_hi_8 $end
 $var wire 3 #" u_out_F_hi_9 $end
 $var wire 3 ## u_out_F_hi_2 $end
 $var wire 3 #$ u_out_F_hi_3 $end
 $var wire 3 #% u_out_F_hi_4 $end
 $var wire 3 #& u_out_F_hi_5 $end
 $var wire 1 #' needsImm8_new $end
 $var wire 16 #( cbOut_HL $end
 $var wire 1 #) u_condition_1 $end
 $var wire 1 #* u_condition_2 $end
 $var wire 1 #+ u_condition_3 $end
 $var wire 16 #, io_memAddr $end
 $var wire 8 #- B_sampled $end
 $var wire 8 #. H_sampled $end
 $var wire 8 #/ u_vec $end
 $var wire 1 #0 u_hc_1 $end
 $var wire 16 #1 u__imm16 $end
 $var wire 8 #2 u_lowerCorrect_1 $end
 $var wire 1 #3 u_flagZ $end
 $var wire 8 #4 cbOut_mask $end
 $var wire 1 #5 u_flagC $end
 $var wire 1 #6 IME_pending $end
 $var wire 16 #7 u_result_2 $end
 $var wire 16 #8 u_result_3 $end
 $var wire 16 #9 u_result_1 $end
 $var wire 16 #: u_result_4 $end
 $var wire 1 #; u_carry $end
 $var wire 9 #< u_lower_sum_1 $end
 $var wire 5 #= u_dst $end
 $var wire 5 #> u_cc_1 $end
 $var wire 5 #? u_cc_2 $end
 $var wire 5 #@ u_cc_3 $end
 $var wire 3 #A cbOut_next_mcycle $end
 $var wire 8 #B A_sampled $end
 $var wire 1 #C io_memWrite $end
 $var wire 8 #D io_dbg_h $end
 $var wire 8 #E io_dbg_l $end
 $var wire 8 #F io_dbg_a $end
 $var wire 8 #G io_dbg_b $end
 $var wire 8 #H io_dbg_e $end
 $var wire 8 #I io_dbg_f $end
 $var wire 8 #J io_dbg_c $end
 $var wire 8 #K io_dbg_d $end
 $var wire 16 #M u_regPair $end
 $var wire 2 #N cbOut_group $end
 $var wire 1 #O canTakeInterrupt $end
 $var wire 1 #P halted $end
 $var wire 16 #Q io_dbg_sp $end
 $var wire 16 #R u_newHL $end
 $var wire 16 #S io_dbg_pc $end
 $var wire 5 #U u_out_F_lo_6 $end
 $var wire 5 #V u_out_F_lo_7 $end
 $var wire 5 #W u_out_F_lo_4 $end
 $var wire 5 #X u_out_F_lo_5 $end
 $var wire 5 #Y u_out_F_lo_2 $end
 $var wire 5 #Z u_out_F_lo_3 $end
 $var wire 5 #[ u_out_F_lo_1 $end
 $var wire 5 #\ u_out_F_lo_8 $end
 $var wire 5 #] u_out_F_lo_9 $end
 $var wire 1 #_ mcBus_memWrite $end
 $var wire 1 #` u_condition $end
 $var wire 1 #a clock $end
 $var wire 1 #b u_flagZ_1 $end
 $var wire 1 #c u_flagZ_2 $end
 $var wire 1 #d u_flagZ_3 $end
 $var wire 2 #e u_out_F_hi_hi_8 $end
 $var wire 2 #f u_out_F_hi_hi_9 $end
 $var wire 2 #g u_out_F_hi_hi_6 $end
 $var wire 2 #h u_out_F_hi_hi_7 $end
 $var wire 2 #i u_out_F_hi_hi_4 $end
 $var wire 2 #j u_out_F_hi_hi_5 $end
 $var wire 16 #k u_offset_signed_1 $end
 $var wire 8 #l io_ieReg $end
 $var wire 8 #m C_sampled $end
 $var wire 8 #n busWriteData $end
 $var wire 16 #o u__SP $end
 $var wire 8 #p io_dbg_IR $end
 $var wire 8 #q L_sampled $end
 $var wire 8 #r io_dbg_opcode $end
 $var wire 8 #s CB_imm8 $end
 $var wire 1 #t reset $end
 $var wire 16 #u u_sp_signed $end
 $var wire 1 #w IME $end
 $var wire 8 #x IR2 $end
 $var wire 2 #y cbOut_out_F_hi_hi $end
 $var wire 9 #z u_off $end
 $var wire 3 #{ u_out_F_hi $end
 $var wire 3 #| cbOut_out_F_hi $end
 $var wire 5 #} u_out_F_lo $end
 $var wire 8 #~ io_dbg_tcycle $end
 $var wire 16 $! u_HL $end
 $var wire 16 $" u__PC $end
 $var wire 3 $# cbOut_bitIdx $end
 $var wire 8 $$ cbOut_operand $end
 $var wire 2 $& u_out_F_hi_hi_2 $end
 $var wire 2 $' u_out_F_hi_hi_3 $end
 $var wire 2 $( u_out_F_hi_hi_1 $end
 $var wire 8 $) u_upperCorrect $end
 $var wire 1 $* cbOut_isHL $end
 $var wire 5 $+ u_dst_1 $end
 $var wire 5 $, u_dst_2 $end
 $var wire 5 $- u_dst_3 $end
 $var wire 5 $. u_dst_4 $end
 $var wire 8 $1 D_sampled $end
 $var wire 5 $2 cbOut_out_F_lo $end
 $var wire 3 $3 cbOut_regIdx $end
 $var wire 8 $4 mcBus_memReadData $end
 $var wire 8 $6 u__L $end
 $var wire 8 $7 u__H $end
 $var wire 8 $8 u__E $end
 $var wire 8 $9 u__F $end
 $var wire 8 $: u__C $end
 $var wire 8 $; u__D $end
 $var wire 8 $< u__A $end
 $var wire 8 $= u__B $end
  $scope module intr $end
   $var wire 1 "> io_should_irq $end
   $var wire 1 "E anyActive $end
   $var wire 16 "F io_irq_vector $end
   $var wire 16 "z vector $end
   $var wire 3 #T io_irq_index $end
   $var wire 3 #^ index $end
   $var wire 1 #v io_IME $end
   $var wire 8 $/ io_IE $end
   $var wire 8 $0 io_IF $end
   $var wire 8 $5 active $end
  $upscope $end
  $scope module u_alu $end
   $var wire 8 " r $end
   $var wire 4 7 io_op $end
   $var wire 1 < io_carryIn $end
   $var wire 1 j io_flagZ $end
   $var wire 1 k io_flagN $end
   $var wire 1 l io_flagH $end
   $var wire 1 m io_flagC $end
   $var wire 8 "2 io_b $end
   $var wire 8 "3 io_a $end
   $var wire 8 "5 sum $end
   $var wire 8 "6 diff $end
   $var wire 8 "A sumc $end
   $var wire 8 "n r_2 $end
   $var wire 8 "o r_1 $end
   $var wire 8 "p r_4 $end
   $var wire 8 "q r_3 $end
   $var wire 8 #L diffc $end
   $var wire 8 $% io_out $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
00
04
b0000 "i
b00000000 g
05
b0000 "k
b00000000 i
b0000 "j
b0000 "l
b00000000 e
0<
b0000 "r
0A
b0000000000000000 /
0B
0C
0D
0E
b0000000000000000 3
0F
b0000000000000000 2
0G
0I
0J
b0000000000000000 6
0K
b0000000000000000 =
0L
0M
b0000000000000000 ;
b0000000000000000 :
0P
0Q
0R
0T
0U
b00000000 S
0j
0k
0l
b00000000 O
0m
b0000 7
b00 #y
b0000000000000000 "=
b0000000000000000 "?
b0000000000000000 "@
b00 #j
b00 #i
b00 #f
b00 #e
b00 #h
b00 #g
b0000000000000000 ".
b0000000000000000 "0
b0000000000000000 #7
b0000000000000000 #8
b0000000000000000 #9
b0000000000000000 #:
b0000000000000000 "[
b0000000000000000 $!
b0000000000000000 $"
0""
0"#
b0000000000000000 "F
b0000000000000000 #(
b00 $'
b0000000000000000 "H
b00 $&
b0000000000000000 "J
b00 $(
b0000000000000000 #,
0",
b00 #N
b0000000000000000 #1
b00000000 "g
b00000000 #H
b00000000 $)
b00000 "I
b00000000 "f
b00000000 #G
b00000000 "e
b00000000 #F
b00000 "K
b00000000 "d
b00000000 #E
b00000000 #L
b00000 "M
b00000000 #K
b00000 "L
0"8
b00000000 #J
b00000 "O
b00000000 #I
b00000 "N
0":
b00000000 "o
b00000000 $1
0";
b00000000 "n
b00000000 $0
b00000000 $/
0">
b00000000 "s
b00000000 $5
b00000000 $4
b00000000 "q
b00000 "G
b00000000 "p
b00000000 $9
b00000000 $8
b00000000 "u
b00000000 $7
0"E
b00000000 $6
0#'
b00000000 $=
b00000000 $<
0#)
b00000000 $;
0#*
b00000000 $:
0#+
0#0
0#3
0"T
0#5
0#6
b000 c
b00000000 #l
b000 b
b000 d
0#;
b00000000 #p
b00 "C
0"\
b00000000 #n
b00000000 #m
b00000000 #s
b00000000 #r
b00000000 #q
b000 W
0#C
b00000000 #x
b000 V
b000 Y
b000 X
0"h
0$*
b000 _
b000 ^
b000 a
b00000000 #~
b000 `
b00 ~
b000 [
0#O
b000 Z
0#P
b000 ]
b000 \
b00 y
b00 x
0"t
b00 w
b00 v
0"v
b00 }
0"w
b00 |
0"x
b00 {
0"y
b00 z
b00 "!
b00 q
0#_
b00 u
0#`
b00 t
0#a
b00 s
0#b
b00 r
0#c
b00000 #Z
0#d
b00000 #Y
b000 9
b00000 #\
b00000 #[
b00000 #]
b00000 $2
b00000 #V
b00000 #U
b00000 #X
b00000 #W
b00000 $+
0#t
b00000 $-
0#v
b00000 $,
0#w
b00000 $.
b00 N
b000000000 #z
b00000 "Y
b00000 "X
b00000 #>
b00000 #=
b00000 #@
b00000 #?
b00000 "Q
b00000 "P
b00000 "R
b00000 "U
b00000 "W
b00000 "V
b000000000 #<
b00000 #}
b00000000 "'
b00000000 "&
b00000000 "%
b00000000 "$
b00000000 "+
b00000000 "*
b00000000 ")
b00000000 "(
b00000000 "/
b00000000 "-
b000 #{
b00000000 "3
b000 #|
b00000000 "2
b00000000 "1
b00000000 "7
b00000000 "6
b00000000 "5
b00000000 "4
b000000000 "<
b000000000 h
b00000000 "9
b00000000 "A
b00000000 #/
b00000000 #.
b00000000 #-
b00000000 "S
b00000000 #4
b00000000 #2
b00000000 "Z
b00000000 "_
b00000000 "^
b00000000 "]
b00000000 "c
b00000000 #D
b00000000 $%
b00000000 "b
b00000000 $$
b00000000 "a
b00000000 #B
b00000000 "`
b0000000000000000 "z
b0000000000000000 "{
b000 #A
b000 $#
b00000 +
b0000000000000000 #M
b0000000000000000 "m
b0000000000000000 #Q
b0000000000000000 #R
b0000000000000000 #S
b0000000000000000 #u
b000 #T
b000 $3
b000 "~
b000 "|
b000 "}
b000 #^
b0000000000000000 #k
b0000000000000000 #o
b00000000 *
b00000000 -
b00000000 '
b00000000 &
b00000000 )
b00000000 (
b00000000 #
b00000000 "
b00000000 %
b0000000000000000 f
b00000000 $
b0000 H
b00000000 !
b0000000000000000 p
b0000000000000000 o
b0000000000000000 n
b00000000 8
b00000000 1
b0000000000000000 @
b0000000000000000 ?
b0000000000000000 >
b000 "D
b000 #%
b000 #&
b000 "B
b000 ##
b000 #$
b000 #!
b000 #"
0,
0.
$end
#0
b10 $&
b10 $'
b10 $(
1"h
1#O
b11111111 "p
b0000000000000001 #R
b00000001 "q
b100 "|
b100 "}
b100 "~
1#`
b10 #e
b10 #f
b10 #g
b10 #h
b10 #i
b10 #j
1#t
b1111111111111111 :
b1111111111111111 ;
b0000000000000001 =
b1111111111111111 >
b1111111111111111 ?
b10 "!
b1111111111111111 @
1G
b100 V
b100 W
b100 Y
b100 Z
b100 [
b100 \
b100 ]
b100 ^
b100 #!
b100 _
b100 #"
b100 ##
b011 a
b100 #$
b100 #%
b100 #&
b100 d
b10000 "G
b0000000000000001 f
b1111111111111111 "H
1#)
1#*
b1111111111111111 "J
1#+
1j
b1111111111111111 n
b1111111111111111 o
b1111111111111111 p
b11111110 #4
b01 r
b10000 "U
b10 t
b10 v
b1111111111111111 #9
b10 w
b10 x
b10 y
b10 {
b00000001 "]
b10 |
b10 }
b10 ~
#1
1#a
#6
1#t
0#a
#11
1#a
#16
0#t
0#a
