
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1367_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.332432    3.675019    2.106577    6.106577 ^ rst_n (in)
                                                         rst_n (net)
                      3.675019    0.000000    6.106577 ^ _0631_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     7    0.029662    1.037305    0.577327    6.683903 v _0631_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0186_ (net)
                      1.037305    0.000000    6.683903 v _1146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004735    0.308313    0.348664    7.032568 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0564_ (net)
                      0.308313    0.000000    7.032568 ^ _1147_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004026    0.215213    0.070746    7.103314 v _1147_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0565_ (net)
                      0.215213    0.000000    7.103314 v _1148_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.176363    0.158569    7.261882 ^ _1148_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0137_ (net)
                      0.176363    0.000000    7.261882 ^ _1367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.261882   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.118506   19.631495   library setup time
                                             19.631495   data required time
---------------------------------------------------------------------------------------------
                                             19.631495   data required time
                                             -7.261882   data arrival time
---------------------------------------------------------------------------------------------
                                             12.369614   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1378_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.332432    3.675019    2.106577    6.106577 ^ rst_n (in)
                                                         rst_n (net)
                      3.675019    0.000000    6.106577 ^ _0631_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     7    0.029662    1.037305    0.577327    6.683903 v _0631_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0186_ (net)
                      1.037305    0.000000    6.683903 v _1169_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.354388    0.372961    7.056865 ^ _1169_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0148_ (net)
                      0.354388    0.000000    7.056865 ^ _1378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.056865   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.126200   19.623802   library setup time
                                             19.623802   data required time
---------------------------------------------------------------------------------------------
                                             19.623802   data required time
                                             -7.056865   data arrival time
---------------------------------------------------------------------------------------------
                                             12.566937   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1368_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.332432    3.675019    2.106577    6.106577 ^ rst_n (in)
                                                         rst_n (net)
                      3.675019    0.000000    6.106577 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021539    0.967931    0.131533    6.238109 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      0.967931    0.000000    6.238109 v _1152_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.311461    0.356480    6.594589 ^ _1152_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0138_ (net)
                      0.311461    0.000000    6.594589 ^ _1368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.594589   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125062   19.624941   library setup time
                                             19.624941   data required time
---------------------------------------------------------------------------------------------
                                             19.624941   data required time
                                             -6.594589   data arrival time
---------------------------------------------------------------------------------------------
                                             13.030352   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1369_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.332432    3.675019    2.106577    6.106577 ^ rst_n (in)
                                                         rst_n (net)
                      3.675019    0.000000    6.106577 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021539    0.967931    0.131533    6.238109 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      0.967931    0.000000    6.238109 v _1155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.311461    0.356480    6.594589 ^ _1155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0139_ (net)
                      0.311461    0.000000    6.594589 ^ _1369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.594589   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125062   19.624941   library setup time
                                             19.624941   data required time
---------------------------------------------------------------------------------------------
                                             19.624941   data required time
                                             -6.594589   data arrival time
---------------------------------------------------------------------------------------------
                                             13.030352   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1370_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.332432    3.675019    2.106577    6.106577 ^ rst_n (in)
                                                         rst_n (net)
                      3.675019    0.000000    6.106577 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021539    0.967931    0.131533    6.238109 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      0.967931    0.000000    6.238109 v _1158_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.311461    0.356480    6.594589 ^ _1158_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0140_ (net)
                      0.311461    0.000000    6.594589 ^ _1370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.594589   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125062   19.624941   library setup time
                                             19.624941   data required time
---------------------------------------------------------------------------------------------
                                             19.624941   data required time
                                             -6.594589   data arrival time
---------------------------------------------------------------------------------------------
                                             13.030352   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1371_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.332432    3.675019    2.106577    6.106577 ^ rst_n (in)
                                                         rst_n (net)
                      3.675019    0.000000    6.106577 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021539    0.967931    0.131533    6.238109 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      0.967931    0.000000    6.238109 v _1160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.251215    0.293057    6.531166 ^ _1160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0141_ (net)
                      0.251215    0.000000    6.531166 ^ _1371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.531166   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123464   19.626537   library setup time
                                             19.626537   data required time
---------------------------------------------------------------------------------------------
                                             19.626537   data required time
                                             -6.531166   data arrival time
---------------------------------------------------------------------------------------------
                                             13.095371   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    58    0.332432    3.675019    2.106577    6.106577 ^ rst_n (in)
                                                         rst_n (net)
                      3.675019    0.000000    6.106577 ^ _1149_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     5    0.021539    0.967931    0.131533    6.238109 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0566_ (net)
                      0.967931    0.000000    6.238109 v _1162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.251215    0.293057    6.531166 ^ _1162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0142_ (net)
                      0.251215    0.000000    6.531166 ^ _1372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.531166   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123464   19.626537   library setup time
                                             19.626537   data required time
---------------------------------------------------------------------------------------------
                                             19.626537   data required time
                                             -6.531166   data arrival time
---------------------------------------------------------------------------------------------
                                             13.095371   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1373_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016442    0.213719    0.108138    4.108138 ^ ena (in)
                                                         ena (net)
                      0.213719    0.000000    4.108138 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026338    0.303221    0.232808    4.340946 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.303221    0.000000    4.340946 v _1163_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.069996    0.223354    4.564300 v _1163_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0143_ (net)
                      0.069996    0.000000    4.564300 v _1373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.564300   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112814   19.637188   library setup time
                                             19.637188   data required time
---------------------------------------------------------------------------------------------
                                             19.637188   data required time
                                             -4.564300   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072889   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1374_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016442    0.213719    0.108138    4.108138 ^ ena (in)
                                                         ena (net)
                      0.213719    0.000000    4.108138 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026338    0.303221    0.232808    4.340946 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.303221    0.000000    4.340946 v _1164_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.069996    0.223354    4.564300 v _1164_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0144_ (net)
                      0.069996    0.000000    4.564300 v _1374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.564300   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112814   19.637188   library setup time
                                             19.637188   data required time
---------------------------------------------------------------------------------------------
                                             19.637188   data required time
                                             -4.564300   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072889   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1375_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016442    0.213719    0.108138    4.108138 ^ ena (in)
                                                         ena (net)
                      0.213719    0.000000    4.108138 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026338    0.303221    0.232808    4.340946 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.303221    0.000000    4.340946 v _1165_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.069996    0.223354    4.564300 v _1165_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0145_ (net)
                      0.069996    0.000000    4.564300 v _1375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.564300   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112814   19.637188   library setup time
                                             19.637188   data required time
---------------------------------------------------------------------------------------------
                                             19.637188   data required time
                                             -4.564300   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072889   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1376_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016442    0.213719    0.108138    4.108138 ^ ena (in)
                                                         ena (net)
                      0.213719    0.000000    4.108138 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026338    0.303221    0.232808    4.340946 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.303221    0.000000    4.340946 v _1166_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.069996    0.223354    4.564300 v _1166_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0146_ (net)
                      0.069996    0.000000    4.564300 v _1376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.564300   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112814   19.637188   library setup time
                                             19.637188   data required time
---------------------------------------------------------------------------------------------
                                             19.637188   data required time
                                             -4.564300   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072889   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1377_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.016442    0.213719    0.108138    4.108138 ^ ena (in)
                                                         ena (net)
                      0.213719    0.000000    4.108138 ^ _0634_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     8    0.026338    0.303221    0.232808    4.340946 v _0634_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0189_ (net)
                      0.303221    0.000000    4.340946 v _1167_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.069996    0.223354    4.564300 v _1167_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0147_ (net)
                      0.069996    0.000000    4.564300 v _1377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.564300   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112814   19.637188   library setup time
                                             19.637188   data required time
---------------------------------------------------------------------------------------------
                                             19.637188   data required time
                                             -4.564300   data arrival time
---------------------------------------------------------------------------------------------
                                             15.072889   slack (MET)



