
cam bien nhiet do.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000446c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000de0  08004578  08004578  00005578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005358  08005358  00007064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005358  08005358  00007064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005358  08005358  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005358  08005358  00006358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800535c  0800535c  0000635c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08005360  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000640  20000064  080053c4  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006a4  080053c4  000076a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b655  00000000  00000000  0000708d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ce8  00000000  00000000  000126e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  000143d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a56  00000000  00000000  00015100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f4f  00000000  00000000  00015b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001059a  00000000  00000000  0002daa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ad6a  00000000  00000000  0003e03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8da9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e9c  00000000  00000000  000c8dec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000ccc88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08004560 	.word	0x08004560

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08004560 	.word	0x08004560

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	@ 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	@ 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	3a01      	subs	r2, #1
 8000a42:	bf28      	it	cs
 8000a44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a48:	d2ed      	bcs.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000bf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	@ 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	@ 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__aeabi_f2uiz>:
 8000e44:	0042      	lsls	r2, r0, #1
 8000e46:	d20e      	bcs.n	8000e66 <__aeabi_f2uiz+0x22>
 8000e48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000e4c:	d30b      	bcc.n	8000e66 <__aeabi_f2uiz+0x22>
 8000e4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000e52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e56:	d409      	bmi.n	8000e6c <__aeabi_f2uiz+0x28>
 8000e58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e60:	fa23 f002 	lsr.w	r0, r3, r2
 8000e64:	4770      	bx	lr
 8000e66:	f04f 0000 	mov.w	r0, #0
 8000e6a:	4770      	bx	lr
 8000e6c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e70:	d101      	bne.n	8000e76 <__aeabi_f2uiz+0x32>
 8000e72:	0242      	lsls	r2, r0, #9
 8000e74:	d102      	bne.n	8000e7c <__aeabi_f2uiz+0x38>
 8000e76:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7a:	4770      	bx	lr
 8000e7c:	f04f 0000 	mov.w	r0, #0
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <microDelay>:
uint8_t TFI = 0;
uint8_t TFD = 0;
char strCopy[15];

void microDelay (uint16_t delay)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000e8e:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <microDelay+0x2c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	2200      	movs	r2, #0
 8000e94:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 8000e96:	bf00      	nop
 8000e98:	4b05      	ldr	r3, [pc, #20]	@ (8000eb0 <microDelay+0x2c>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d3f9      	bcc.n	8000e98 <microDelay+0x14>
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	200000d4 	.word	0x200000d4

08000eb4 <DHT11_Start>:

uint8_t DHT11_Start (void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8000eca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ece:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2302      	movs	r3, #2
 8000ed6:	613b      	str	r3, [r7, #16]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8000edc:	1d3b      	adds	r3, r7, #4
 8000ede:	4619      	mov	r1, r3
 8000ee0:	482c      	ldr	r0, [pc, #176]	@ (8000f94 <DHT11_Start+0xe0>)
 8000ee2:	f001 f84f 	bl	8001f84 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000eec:	4829      	ldr	r0, [pc, #164]	@ (8000f94 <DHT11_Start+0xe0>)
 8000eee:	f001 f9e4 	bl	80022ba <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 8000ef2:	2014      	movs	r0, #20
 8000ef4:	f000 ff3e 	bl	8001d74 <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000efe:	4825      	ldr	r0, [pc, #148]	@ (8000f94 <DHT11_Start+0xe0>)
 8000f00:	f001 f9db 	bl	80022ba <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 8000f04:	201e      	movs	r0, #30
 8000f06:	f7ff ffbd 	bl	8000e84 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	4619      	mov	r1, r3
 8000f16:	481f      	ldr	r0, [pc, #124]	@ (8000f94 <DHT11_Start+0xe0>)
 8000f18:	f001 f834 	bl	8001f84 <HAL_GPIO_Init>
  microDelay (40);
 8000f1c:	2028      	movs	r0, #40	@ 0x28
 8000f1e:	f7ff ffb1 	bl	8000e84 <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8000f22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f26:	481b      	ldr	r0, [pc, #108]	@ (8000f94 <DHT11_Start+0xe0>)
 8000f28:	f001 f9b0 	bl	800228c <HAL_GPIO_ReadPin>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d10c      	bne.n	8000f4c <DHT11_Start+0x98>
  {
    microDelay (80);
 8000f32:	2050      	movs	r0, #80	@ 0x50
 8000f34:	f7ff ffa6 	bl	8000e84 <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8000f38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f3c:	4815      	ldr	r0, [pc, #84]	@ (8000f94 <DHT11_Start+0xe0>)
 8000f3e:	f001 f9a5 	bl	800228c <HAL_GPIO_ReadPin>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <DHT11_Start+0x98>
 8000f48:	2301      	movs	r3, #1
 8000f4a:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 8000f4c:	f000 ff08 	bl	8001d60 <HAL_GetTick>
 8000f50:	4603      	mov	r3, r0
 8000f52:	4a11      	ldr	r2, [pc, #68]	@ (8000f98 <DHT11_Start+0xe4>)
 8000f54:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8000f56:	f000 ff03 	bl	8001d60 <HAL_GetTick>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4a0f      	ldr	r2, [pc, #60]	@ (8000f9c <DHT11_Start+0xe8>)
 8000f5e:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000f60:	e004      	b.n	8000f6c <DHT11_Start+0xb8>
  {
    cMillis = HAL_GetTick();
 8000f62:	f000 fefd 	bl	8001d60 <HAL_GetTick>
 8000f66:	4603      	mov	r3, r0
 8000f68:	4a0c      	ldr	r2, [pc, #48]	@ (8000f9c <DHT11_Start+0xe8>)
 8000f6a:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000f6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f70:	4808      	ldr	r0, [pc, #32]	@ (8000f94 <DHT11_Start+0xe0>)
 8000f72:	f001 f98b 	bl	800228c <HAL_GPIO_ReadPin>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d006      	beq.n	8000f8a <DHT11_Start+0xd6>
 8000f7c:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <DHT11_Start+0xe4>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	1c9a      	adds	r2, r3, #2
 8000f82:	4b06      	ldr	r3, [pc, #24]	@ (8000f9c <DHT11_Start+0xe8>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d8eb      	bhi.n	8000f62 <DHT11_Start+0xae>
  }
  return Response;
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3718      	adds	r7, #24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40010c00 	.word	0x40010c00
 8000f98:	20000124 	.word	0x20000124
 8000f9c:	20000128 	.word	0x20000128

08000fa0 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	71fb      	strb	r3, [r7, #7]
 8000faa:	e066      	b.n	800107a <DHT11_Read+0xda>
  {
    pMillis = HAL_GetTick();
 8000fac:	f000 fed8 	bl	8001d60 <HAL_GetTick>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	4a36      	ldr	r2, [pc, #216]	@ (800108c <DHT11_Read+0xec>)
 8000fb4:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8000fb6:	f000 fed3 	bl	8001d60 <HAL_GetTick>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	4a34      	ldr	r2, [pc, #208]	@ (8001090 <DHT11_Read+0xf0>)
 8000fbe:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000fc0:	e004      	b.n	8000fcc <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 8000fc2:	f000 fecd 	bl	8001d60 <HAL_GetTick>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4a31      	ldr	r2, [pc, #196]	@ (8001090 <DHT11_Read+0xf0>)
 8000fca:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8000fcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd0:	4830      	ldr	r0, [pc, #192]	@ (8001094 <DHT11_Read+0xf4>)
 8000fd2:	f001 f95b 	bl	800228c <HAL_GPIO_ReadPin>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d106      	bne.n	8000fea <DHT11_Read+0x4a>
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	@ (800108c <DHT11_Read+0xec>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	1c9a      	adds	r2, r3, #2
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	@ (8001090 <DHT11_Read+0xf0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d8eb      	bhi.n	8000fc2 <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 8000fea:	2028      	movs	r0, #40	@ 0x28
 8000fec:	f7ff ff4a 	bl	8000e84 <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8000ff0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ff4:	4827      	ldr	r0, [pc, #156]	@ (8001094 <DHT11_Read+0xf4>)
 8000ff6:	f001 f949 	bl	800228c <HAL_GPIO_ReadPin>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d10e      	bne.n	800101e <DHT11_Read+0x7e>
      b&= ~(1<<(7-a));
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	f1c3 0307 	rsb	r3, r3, #7
 8001006:	2201      	movs	r2, #1
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	b25b      	sxtb	r3, r3
 800100e:	43db      	mvns	r3, r3
 8001010:	b25a      	sxtb	r2, r3
 8001012:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001016:	4013      	ands	r3, r2
 8001018:	b25b      	sxtb	r3, r3
 800101a:	71bb      	strb	r3, [r7, #6]
 800101c:	e00b      	b.n	8001036 <DHT11_Read+0x96>
    else
      b|= (1<<(7-a));
 800101e:	79fb      	ldrb	r3, [r7, #7]
 8001020:	f1c3 0307 	rsb	r3, r3, #7
 8001024:	2201      	movs	r2, #1
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	b25a      	sxtb	r2, r3
 800102c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001030:	4313      	orrs	r3, r2
 8001032:	b25b      	sxtb	r3, r3
 8001034:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001036:	f000 fe93 	bl	8001d60 <HAL_GetTick>
 800103a:	4603      	mov	r3, r0
 800103c:	4a13      	ldr	r2, [pc, #76]	@ (800108c <DHT11_Read+0xec>)
 800103e:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8001040:	f000 fe8e 	bl	8001d60 <HAL_GetTick>
 8001044:	4603      	mov	r3, r0
 8001046:	4a12      	ldr	r2, [pc, #72]	@ (8001090 <DHT11_Read+0xf0>)
 8001048:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800104a:	e004      	b.n	8001056 <DHT11_Read+0xb6>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 800104c:	f000 fe88 	bl	8001d60 <HAL_GetTick>
 8001050:	4603      	mov	r3, r0
 8001052:	4a0f      	ldr	r2, [pc, #60]	@ (8001090 <DHT11_Read+0xf0>)
 8001054:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001056:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800105a:	480e      	ldr	r0, [pc, #56]	@ (8001094 <DHT11_Read+0xf4>)
 800105c:	f001 f916 	bl	800228c <HAL_GPIO_ReadPin>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d006      	beq.n	8001074 <DHT11_Read+0xd4>
 8001066:	4b09      	ldr	r3, [pc, #36]	@ (800108c <DHT11_Read+0xec>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	1c9a      	adds	r2, r3, #2
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <DHT11_Read+0xf0>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d8eb      	bhi.n	800104c <DHT11_Read+0xac>
  for (a=0;a<8;a++)
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	3301      	adds	r3, #1
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	2b07      	cmp	r3, #7
 800107e:	d995      	bls.n	8000fac <DHT11_Read+0xc>
    }
  }
  return b;
 8001080:	79bb      	ldrb	r3, [r7, #6]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000124 	.word	0x20000124
 8001090:	20000128 	.word	0x20000128
 8001094:	40010c00 	.word	0x40010c00

08001098 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001098:	b598      	push	{r3, r4, r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109c:	f000 fe08 	bl	8001cb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010a0:	f000 f920 	bl	80012e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a4:	f000 f9e2 	bl	800146c <MX_GPIO_Init>
  MX_I2C1_Init();
 80010a8:	f000 f962 	bl	8001370 <MX_I2C1_Init>
  MX_TIM1_Init();
 80010ac:	f000 f98e 	bl	80013cc <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80010b0:	4878      	ldr	r0, [pc, #480]	@ (8001294 <main+0x1fc>)
 80010b2:	f002 fb31 	bl	8003718 <HAL_TIM_Base_Start>
    SSD1306_Init();
 80010b6:	f000 fa25 	bl	8001504 <SSD1306_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
      {
        if(DHT11_Start())
 80010ba:	f7ff fefb 	bl	8000eb4 <DHT11_Start>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 80e2 	beq.w	800128a <main+0x1f2>
        {
          RHI = DHT11_Read(); // Relative humidity integral
 80010c6:	f7ff ff6b 	bl	8000fa0 <DHT11_Read>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b72      	ldr	r3, [pc, #456]	@ (8001298 <main+0x200>)
 80010d0:	701a      	strb	r2, [r3, #0]
          RHD = DHT11_Read(); // Relative humidity decimal
 80010d2:	f7ff ff65 	bl	8000fa0 <DHT11_Read>
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	4b70      	ldr	r3, [pc, #448]	@ (800129c <main+0x204>)
 80010dc:	701a      	strb	r2, [r3, #0]
          TCI = DHT11_Read(); // Celsius integral
 80010de:	f7ff ff5f 	bl	8000fa0 <DHT11_Read>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	4b6e      	ldr	r3, [pc, #440]	@ (80012a0 <main+0x208>)
 80010e8:	701a      	strb	r2, [r3, #0]
          TCD = DHT11_Read(); // Celsius decimal
 80010ea:	f7ff ff59 	bl	8000fa0 <DHT11_Read>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	4b6c      	ldr	r3, [pc, #432]	@ (80012a4 <main+0x20c>)
 80010f4:	701a      	strb	r2, [r3, #0]
          SUM = DHT11_Read(); // Check sum
 80010f6:	f7ff ff53 	bl	8000fa0 <DHT11_Read>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	4b6a      	ldr	r3, [pc, #424]	@ (80012a8 <main+0x210>)
 8001100:	701a      	strb	r2, [r3, #0]
          if (RHI + RHD + TCI + TCD == SUM)
 8001102:	4b65      	ldr	r3, [pc, #404]	@ (8001298 <main+0x200>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	461a      	mov	r2, r3
 8001108:	4b64      	ldr	r3, [pc, #400]	@ (800129c <main+0x204>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4413      	add	r3, r2
 800110e:	4a64      	ldr	r2, [pc, #400]	@ (80012a0 <main+0x208>)
 8001110:	7812      	ldrb	r2, [r2, #0]
 8001112:	4413      	add	r3, r2
 8001114:	4a63      	ldr	r2, [pc, #396]	@ (80012a4 <main+0x20c>)
 8001116:	7812      	ldrb	r2, [r2, #0]
 8001118:	4413      	add	r3, r2
 800111a:	4a63      	ldr	r2, [pc, #396]	@ (80012a8 <main+0x210>)
 800111c:	7812      	ldrb	r2, [r2, #0]
 800111e:	4293      	cmp	r3, r2
 8001120:	f040 80b3 	bne.w	800128a <main+0x1f2>
          {
            // Can use RHI and TCI for any purposes if whole number only needed
            tCelsius = (float)TCI + (float)(TCD/10.0);
 8001124:	4b5e      	ldr	r3, [pc, #376]	@ (80012a0 <main+0x208>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fce3 	bl	8000af4 <__aeabi_ui2f>
 800112e:	4604      	mov	r4, r0
 8001130:	4b5c      	ldr	r3, [pc, #368]	@ (80012a4 <main+0x20c>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f95b 	bl	80003f0 <__aeabi_i2d>
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b5b      	ldr	r3, [pc, #364]	@ (80012ac <main+0x214>)
 8001140:	f7ff faea 	bl	8000718 <__aeabi_ddiv>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4610      	mov	r0, r2
 800114a:	4619      	mov	r1, r3
 800114c:	f7ff fbcc 	bl	80008e8 <__aeabi_d2f>
 8001150:	4603      	mov	r3, r0
 8001152:	4619      	mov	r1, r3
 8001154:	4620      	mov	r0, r4
 8001156:	f7ff fc1d 	bl	8000994 <__addsf3>
 800115a:	4603      	mov	r3, r0
 800115c:	461a      	mov	r2, r3
 800115e:	4b54      	ldr	r3, [pc, #336]	@ (80012b0 <main+0x218>)
 8001160:	601a      	str	r2, [r3, #0]
            tFahrenheit = tCelsius * 9/5 + 32;
 8001162:	4b53      	ldr	r3, [pc, #332]	@ (80012b0 <main+0x218>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4953      	ldr	r1, [pc, #332]	@ (80012b4 <main+0x21c>)
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fd1b 	bl	8000ba4 <__aeabi_fmul>
 800116e:	4603      	mov	r3, r0
 8001170:	4951      	ldr	r1, [pc, #324]	@ (80012b8 <main+0x220>)
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff fdca 	bl	8000d0c <__aeabi_fdiv>
 8001178:	4603      	mov	r3, r0
 800117a:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fc08 	bl	8000994 <__addsf3>
 8001184:	4603      	mov	r3, r0
 8001186:	461a      	mov	r2, r3
 8001188:	4b4c      	ldr	r3, [pc, #304]	@ (80012bc <main+0x224>)
 800118a:	601a      	str	r2, [r3, #0]
            RH = (float)RHI + (float)(RHD/10.0);
 800118c:	4b42      	ldr	r3, [pc, #264]	@ (8001298 <main+0x200>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fcaf 	bl	8000af4 <__aeabi_ui2f>
 8001196:	4604      	mov	r4, r0
 8001198:	4b40      	ldr	r3, [pc, #256]	@ (800129c <main+0x204>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff f927 	bl	80003f0 <__aeabi_i2d>
 80011a2:	f04f 0200 	mov.w	r2, #0
 80011a6:	4b41      	ldr	r3, [pc, #260]	@ (80012ac <main+0x214>)
 80011a8:	f7ff fab6 	bl	8000718 <__aeabi_ddiv>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	f7ff fb98 	bl	80008e8 <__aeabi_d2f>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4619      	mov	r1, r3
 80011bc:	4620      	mov	r0, r4
 80011be:	f7ff fbe9 	bl	8000994 <__addsf3>
 80011c2:	4603      	mov	r3, r0
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b3e      	ldr	r3, [pc, #248]	@ (80012c0 <main+0x228>)
 80011c8:	601a      	str	r2, [r3, #0]
            // Can use tCelsius, tFahrenheit and RH for any purposes
            TFI = tFahrenheit;  // Fahrenheit integral
 80011ca:	4b3c      	ldr	r3, [pc, #240]	@ (80012bc <main+0x224>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fe38 	bl	8000e44 <__aeabi_f2uiz>
 80011d4:	4603      	mov	r3, r0
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	4b3a      	ldr	r3, [pc, #232]	@ (80012c4 <main+0x22c>)
 80011da:	701a      	strb	r2, [r3, #0]
            TFD = tFahrenheit*10-TFI*10; // Fahrenheit decimal
 80011dc:	4b37      	ldr	r3, [pc, #220]	@ (80012bc <main+0x224>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4939      	ldr	r1, [pc, #228]	@ (80012c8 <main+0x230>)
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff fcde 	bl	8000ba4 <__aeabi_fmul>
 80011e8:	4603      	mov	r3, r0
 80011ea:	461c      	mov	r4, r3
 80011ec:	4b35      	ldr	r3, [pc, #212]	@ (80012c4 <main+0x22c>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	461a      	mov	r2, r3
 80011f2:	4613      	mov	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4413      	add	r3, r2
 80011f8:	005b      	lsls	r3, r3, #1
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff fc7e 	bl	8000afc <__aeabi_i2f>
 8001200:	4603      	mov	r3, r0
 8001202:	4619      	mov	r1, r3
 8001204:	4620      	mov	r0, r4
 8001206:	f7ff fbc3 	bl	8000990 <__aeabi_fsub>
 800120a:	4603      	mov	r3, r0
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff fe19 	bl	8000e44 <__aeabi_f2uiz>
 8001212:	4603      	mov	r3, r0
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b2d      	ldr	r3, [pc, #180]	@ (80012cc <main+0x234>)
 8001218:	701a      	strb	r2, [r3, #0]
            sprintf(strCopy,"%d.%d C   ", TCI, TCD);
 800121a:	4b21      	ldr	r3, [pc, #132]	@ (80012a0 <main+0x208>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	461a      	mov	r2, r3
 8001220:	4b20      	ldr	r3, [pc, #128]	@ (80012a4 <main+0x20c>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	492a      	ldr	r1, [pc, #168]	@ (80012d0 <main+0x238>)
 8001226:	482b      	ldr	r0, [pc, #172]	@ (80012d4 <main+0x23c>)
 8001228:	f002 fcea 	bl	8003c00 <siprintf>
            SSD1306_GotoXY (0, 0);
 800122c:	2100      	movs	r1, #0
 800122e:	2000      	movs	r0, #0
 8001230:	f000 fad0 	bl	80017d4 <SSD1306_GotoXY>
            SSD1306_Puts (strCopy, &Font_11x18, 1);
 8001234:	2201      	movs	r2, #1
 8001236:	4928      	ldr	r1, [pc, #160]	@ (80012d8 <main+0x240>)
 8001238:	4826      	ldr	r0, [pc, #152]	@ (80012d4 <main+0x23c>)
 800123a:	f000 fb5f 	bl	80018fc <SSD1306_Puts>
            sprintf(strCopy,"%d.%d F   ", TFI, TFD);
 800123e:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <main+0x22c>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	4b21      	ldr	r3, [pc, #132]	@ (80012cc <main+0x234>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4924      	ldr	r1, [pc, #144]	@ (80012dc <main+0x244>)
 800124a:	4822      	ldr	r0, [pc, #136]	@ (80012d4 <main+0x23c>)
 800124c:	f002 fcd8 	bl	8003c00 <siprintf>
            SSD1306_GotoXY (0, 20);
 8001250:	2114      	movs	r1, #20
 8001252:	2000      	movs	r0, #0
 8001254:	f000 fabe 	bl	80017d4 <SSD1306_GotoXY>
            SSD1306_Puts (strCopy, &Font_11x18, 1);
 8001258:	2201      	movs	r2, #1
 800125a:	491f      	ldr	r1, [pc, #124]	@ (80012d8 <main+0x240>)
 800125c:	481d      	ldr	r0, [pc, #116]	@ (80012d4 <main+0x23c>)
 800125e:	f000 fb4d 	bl	80018fc <SSD1306_Puts>
            sprintf(strCopy,"%d.%d %%  ", RHI, RHD);
 8001262:	4b0d      	ldr	r3, [pc, #52]	@ (8001298 <main+0x200>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <main+0x204>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	491c      	ldr	r1, [pc, #112]	@ (80012e0 <main+0x248>)
 800126e:	4819      	ldr	r0, [pc, #100]	@ (80012d4 <main+0x23c>)
 8001270:	f002 fcc6 	bl	8003c00 <siprintf>
            SSD1306_GotoXY (0, 40);
 8001274:	2128      	movs	r1, #40	@ 0x28
 8001276:	2000      	movs	r0, #0
 8001278:	f000 faac 	bl	80017d4 <SSD1306_GotoXY>
            SSD1306_Puts (strCopy, &Font_11x18, 1);
 800127c:	2201      	movs	r2, #1
 800127e:	4916      	ldr	r1, [pc, #88]	@ (80012d8 <main+0x240>)
 8001280:	4814      	ldr	r0, [pc, #80]	@ (80012d4 <main+0x23c>)
 8001282:	f000 fb3b 	bl	80018fc <SSD1306_Puts>
            SSD1306_UpdateScreen();
 8001286:	f000 fa01 	bl	800168c <SSD1306_UpdateScreen>
          }
        }
        HAL_Delay(2000);
 800128a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800128e:	f000 fd71 	bl	8001d74 <HAL_Delay>
        if(DHT11_Start())
 8001292:	e712      	b.n	80010ba <main+0x22>
 8001294:	200000d4 	.word	0x200000d4
 8001298:	2000011c 	.word	0x2000011c
 800129c:	2000011d 	.word	0x2000011d
 80012a0:	2000011e 	.word	0x2000011e
 80012a4:	2000011f 	.word	0x2000011f
 80012a8:	20000120 	.word	0x20000120
 80012ac:	40240000 	.word	0x40240000
 80012b0:	2000012c 	.word	0x2000012c
 80012b4:	41100000 	.word	0x41100000
 80012b8:	40a00000 	.word	0x40a00000
 80012bc:	20000130 	.word	0x20000130
 80012c0:	20000134 	.word	0x20000134
 80012c4:	20000138 	.word	0x20000138
 80012c8:	41200000 	.word	0x41200000
 80012cc:	20000139 	.word	0x20000139
 80012d0:	08004578 	.word	0x08004578
 80012d4:	2000013c 	.word	0x2000013c
 80012d8:	20000000 	.word	0x20000000
 80012dc:	08004584 	.word	0x08004584
 80012e0:	08004590 	.word	0x08004590

080012e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b090      	sub	sp, #64	@ 0x40
 80012e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ea:	f107 0318 	add.w	r3, r7, #24
 80012ee:	2228      	movs	r2, #40	@ 0x28
 80012f0:	2100      	movs	r1, #0
 80012f2:	4618      	mov	r0, r3
 80012f4:	f002 fca6 	bl	8003c44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
 8001304:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001306:	2301      	movs	r3, #1
 8001308:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800130a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800130e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001314:	2301      	movs	r3, #1
 8001316:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001318:	2302      	movs	r3, #2
 800131a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800131c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001320:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001322:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001326:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001328:	f107 0318 	add.w	r3, r7, #24
 800132c:	4618      	mov	r0, r3
 800132e:	f001 fda7 	bl	8002e80 <HAL_RCC_OscConfig>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001338:	f000 f8de 	bl	80014f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133c:	230f      	movs	r3, #15
 800133e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001340:	2302      	movs	r3, #2
 8001342:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001344:	2300      	movs	r3, #0
 8001346:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001348:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800134c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800134e:	2300      	movs	r3, #0
 8001350:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	2102      	movs	r1, #2
 8001356:	4618      	mov	r0, r3
 8001358:	f002 f814 	bl	8003384 <HAL_RCC_ClockConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001362:	f000 f8c9 	bl	80014f8 <Error_Handler>
  }
}
 8001366:	bf00      	nop
 8001368:	3740      	adds	r7, #64	@ 0x40
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001374:	4b12      	ldr	r3, [pc, #72]	@ (80013c0 <MX_I2C1_Init+0x50>)
 8001376:	4a13      	ldr	r2, [pc, #76]	@ (80013c4 <MX_I2C1_Init+0x54>)
 8001378:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800137a:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <MX_I2C1_Init+0x50>)
 800137c:	4a12      	ldr	r2, [pc, #72]	@ (80013c8 <MX_I2C1_Init+0x58>)
 800137e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001380:	4b0f      	ldr	r3, [pc, #60]	@ (80013c0 <MX_I2C1_Init+0x50>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001386:	4b0e      	ldr	r3, [pc, #56]	@ (80013c0 <MX_I2C1_Init+0x50>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800138c:	4b0c      	ldr	r3, [pc, #48]	@ (80013c0 <MX_I2C1_Init+0x50>)
 800138e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001392:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001394:	4b0a      	ldr	r3, [pc, #40]	@ (80013c0 <MX_I2C1_Init+0x50>)
 8001396:	2200      	movs	r2, #0
 8001398:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800139a:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <MX_I2C1_Init+0x50>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013a0:	4b07      	ldr	r3, [pc, #28]	@ (80013c0 <MX_I2C1_Init+0x50>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013a6:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <MX_I2C1_Init+0x50>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013ac:	4804      	ldr	r0, [pc, #16]	@ (80013c0 <MX_I2C1_Init+0x50>)
 80013ae:	f000 ff9d 	bl	80022ec <HAL_I2C_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80013b8:	f000 f89e 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20000080 	.word	0x20000080
 80013c4:	40005400 	.word	0x40005400
 80013c8:	00061a80 	.word	0x00061a80

080013cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d2:	f107 0308 	add.w	r3, r7, #8
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e0:	463b      	mov	r3, r7
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001464 <MX_TIM1_Init+0x98>)
 80013ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001468 <MX_TIM1_Init+0x9c>)
 80013ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80013ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001464 <MX_TIM1_Init+0x98>)
 80013f0:	2247      	movs	r2, #71	@ 0x47
 80013f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <MX_TIM1_Init+0x98>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001464 <MX_TIM1_Init+0x98>)
 80013fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001400:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001402:	4b18      	ldr	r3, [pc, #96]	@ (8001464 <MX_TIM1_Init+0x98>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001408:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_TIM1_Init+0x98>)
 800140a:	2200      	movs	r2, #0
 800140c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <MX_TIM1_Init+0x98>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001414:	4813      	ldr	r0, [pc, #76]	@ (8001464 <MX_TIM1_Init+0x98>)
 8001416:	f002 f92f 	bl	8003678 <HAL_TIM_Base_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001420:	f000 f86a 	bl	80014f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001424:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001428:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	4619      	mov	r1, r3
 8001430:	480c      	ldr	r0, [pc, #48]	@ (8001464 <MX_TIM1_Init+0x98>)
 8001432:	f002 f9bb 	bl	80037ac <HAL_TIM_ConfigClockSource>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800143c:	f000 f85c 	bl	80014f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001440:	2300      	movs	r3, #0
 8001442:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001444:	2300      	movs	r3, #0
 8001446:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001448:	463b      	mov	r3, r7
 800144a:	4619      	mov	r1, r3
 800144c:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_TIM1_Init+0x98>)
 800144e:	f002 fb79 	bl	8003b44 <HAL_TIMEx_MasterConfigSynchronization>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001458:	f000 f84e 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800145c:	bf00      	nop
 800145e:	3718      	adds	r7, #24
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	200000d4 	.word	0x200000d4
 8001468:	40012c00 	.word	0x40012c00

0800146c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001480:	4b1a      	ldr	r3, [pc, #104]	@ (80014ec <MX_GPIO_Init+0x80>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	4a19      	ldr	r2, [pc, #100]	@ (80014ec <MX_GPIO_Init+0x80>)
 8001486:	f043 0320 	orr.w	r3, r3, #32
 800148a:	6193      	str	r3, [r2, #24]
 800148c:	4b17      	ldr	r3, [pc, #92]	@ (80014ec <MX_GPIO_Init+0x80>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	f003 0320 	and.w	r3, r3, #32
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001498:	4b14      	ldr	r3, [pc, #80]	@ (80014ec <MX_GPIO_Init+0x80>)
 800149a:	699b      	ldr	r3, [r3, #24]
 800149c:	4a13      	ldr	r2, [pc, #76]	@ (80014ec <MX_GPIO_Init+0x80>)
 800149e:	f043 0304 	orr.w	r3, r3, #4
 80014a2:	6193      	str	r3, [r2, #24]
 80014a4:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <MX_GPIO_Init+0x80>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b0:	4b0e      	ldr	r3, [pc, #56]	@ (80014ec <MX_GPIO_Init+0x80>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	4a0d      	ldr	r2, [pc, #52]	@ (80014ec <MX_GPIO_Init+0x80>)
 80014b6:	f043 0308 	orr.w	r3, r3, #8
 80014ba:	6193      	str	r3, [r2, #24]
 80014bc:	4b0b      	ldr	r3, [pc, #44]	@ (80014ec <MX_GPIO_Init+0x80>)
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	f003 0308 	and.w	r3, r3, #8
 80014c4:	607b      	str	r3, [r7, #4]
 80014c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014ce:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <MX_GPIO_Init+0x84>)
 80014d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	f107 0310 	add.w	r3, r7, #16
 80014da:	4619      	mov	r1, r3
 80014dc:	4805      	ldr	r0, [pc, #20]	@ (80014f4 <MX_GPIO_Init+0x88>)
 80014de:	f000 fd51 	bl	8001f84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	10110000 	.word	0x10110000
 80014f4:	40010c00 	.word	0x40010c00

080014f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014fc:	b672      	cpsid	i
}
 80014fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <Error_Handler+0x8>

08001504 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800150a:	f000 fa1d 	bl	8001948 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800150e:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001512:	2201      	movs	r2, #1
 8001514:	2178      	movs	r1, #120	@ 0x78
 8001516:	485b      	ldr	r0, [pc, #364]	@ (8001684 <SSD1306_Init+0x180>)
 8001518:	f001 f92a 	bl	8002770 <HAL_I2C_IsDeviceReady>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001522:	2300      	movs	r3, #0
 8001524:	e0a9      	b.n	800167a <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 8001526:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800152a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800152c:	e002      	b.n	8001534 <SSD1306_Init+0x30>
		p--;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	3b01      	subs	r3, #1
 8001532:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f9      	bne.n	800152e <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800153a:	22ae      	movs	r2, #174	@ 0xae
 800153c:	2100      	movs	r1, #0
 800153e:	2078      	movs	r0, #120	@ 0x78
 8001540:	f000 fa7c 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8001544:	2220      	movs	r2, #32
 8001546:	2100      	movs	r1, #0
 8001548:	2078      	movs	r0, #120	@ 0x78
 800154a:	f000 fa77 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800154e:	2210      	movs	r2, #16
 8001550:	2100      	movs	r1, #0
 8001552:	2078      	movs	r0, #120	@ 0x78
 8001554:	f000 fa72 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001558:	22b0      	movs	r2, #176	@ 0xb0
 800155a:	2100      	movs	r1, #0
 800155c:	2078      	movs	r0, #120	@ 0x78
 800155e:	f000 fa6d 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001562:	22c8      	movs	r2, #200	@ 0xc8
 8001564:	2100      	movs	r1, #0
 8001566:	2078      	movs	r0, #120	@ 0x78
 8001568:	f000 fa68 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800156c:	2200      	movs	r2, #0
 800156e:	2100      	movs	r1, #0
 8001570:	2078      	movs	r0, #120	@ 0x78
 8001572:	f000 fa63 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001576:	2210      	movs	r2, #16
 8001578:	2100      	movs	r1, #0
 800157a:	2078      	movs	r0, #120	@ 0x78
 800157c:	f000 fa5e 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001580:	2240      	movs	r2, #64	@ 0x40
 8001582:	2100      	movs	r1, #0
 8001584:	2078      	movs	r0, #120	@ 0x78
 8001586:	f000 fa59 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800158a:	2281      	movs	r2, #129	@ 0x81
 800158c:	2100      	movs	r1, #0
 800158e:	2078      	movs	r0, #120	@ 0x78
 8001590:	f000 fa54 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001594:	22ff      	movs	r2, #255	@ 0xff
 8001596:	2100      	movs	r1, #0
 8001598:	2078      	movs	r0, #120	@ 0x78
 800159a:	f000 fa4f 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800159e:	22a1      	movs	r2, #161	@ 0xa1
 80015a0:	2100      	movs	r1, #0
 80015a2:	2078      	movs	r0, #120	@ 0x78
 80015a4:	f000 fa4a 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80015a8:	22a6      	movs	r2, #166	@ 0xa6
 80015aa:	2100      	movs	r1, #0
 80015ac:	2078      	movs	r0, #120	@ 0x78
 80015ae:	f000 fa45 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80015b2:	22a8      	movs	r2, #168	@ 0xa8
 80015b4:	2100      	movs	r1, #0
 80015b6:	2078      	movs	r0, #120	@ 0x78
 80015b8:	f000 fa40 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80015bc:	223f      	movs	r2, #63	@ 0x3f
 80015be:	2100      	movs	r1, #0
 80015c0:	2078      	movs	r0, #120	@ 0x78
 80015c2:	f000 fa3b 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80015c6:	22a4      	movs	r2, #164	@ 0xa4
 80015c8:	2100      	movs	r1, #0
 80015ca:	2078      	movs	r0, #120	@ 0x78
 80015cc:	f000 fa36 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80015d0:	22d3      	movs	r2, #211	@ 0xd3
 80015d2:	2100      	movs	r1, #0
 80015d4:	2078      	movs	r0, #120	@ 0x78
 80015d6:	f000 fa31 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	2078      	movs	r0, #120	@ 0x78
 80015e0:	f000 fa2c 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80015e4:	22d5      	movs	r2, #213	@ 0xd5
 80015e6:	2100      	movs	r1, #0
 80015e8:	2078      	movs	r0, #120	@ 0x78
 80015ea:	f000 fa27 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80015ee:	22f0      	movs	r2, #240	@ 0xf0
 80015f0:	2100      	movs	r1, #0
 80015f2:	2078      	movs	r0, #120	@ 0x78
 80015f4:	f000 fa22 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80015f8:	22d9      	movs	r2, #217	@ 0xd9
 80015fa:	2100      	movs	r1, #0
 80015fc:	2078      	movs	r0, #120	@ 0x78
 80015fe:	f000 fa1d 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001602:	2222      	movs	r2, #34	@ 0x22
 8001604:	2100      	movs	r1, #0
 8001606:	2078      	movs	r0, #120	@ 0x78
 8001608:	f000 fa18 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800160c:	22da      	movs	r2, #218	@ 0xda
 800160e:	2100      	movs	r1, #0
 8001610:	2078      	movs	r0, #120	@ 0x78
 8001612:	f000 fa13 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001616:	2212      	movs	r2, #18
 8001618:	2100      	movs	r1, #0
 800161a:	2078      	movs	r0, #120	@ 0x78
 800161c:	f000 fa0e 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001620:	22db      	movs	r2, #219	@ 0xdb
 8001622:	2100      	movs	r1, #0
 8001624:	2078      	movs	r0, #120	@ 0x78
 8001626:	f000 fa09 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800162a:	2220      	movs	r2, #32
 800162c:	2100      	movs	r1, #0
 800162e:	2078      	movs	r0, #120	@ 0x78
 8001630:	f000 fa04 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001634:	228d      	movs	r2, #141	@ 0x8d
 8001636:	2100      	movs	r1, #0
 8001638:	2078      	movs	r0, #120	@ 0x78
 800163a:	f000 f9ff 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800163e:	2214      	movs	r2, #20
 8001640:	2100      	movs	r1, #0
 8001642:	2078      	movs	r0, #120	@ 0x78
 8001644:	f000 f9fa 	bl	8001a3c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001648:	22af      	movs	r2, #175	@ 0xaf
 800164a:	2100      	movs	r1, #0
 800164c:	2078      	movs	r0, #120	@ 0x78
 800164e:	f000 f9f5 	bl	8001a3c <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001652:	222e      	movs	r2, #46	@ 0x2e
 8001654:	2100      	movs	r1, #0
 8001656:	2078      	movs	r0, #120	@ 0x78
 8001658:	f000 f9f0 	bl	8001a3c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800165c:	2000      	movs	r0, #0
 800165e:	f000 f843 	bl	80016e8 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001662:	f000 f813 	bl	800168c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001666:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <SSD1306_Init+0x184>)
 8001668:	2200      	movs	r2, #0
 800166a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <SSD1306_Init+0x184>)
 800166e:	2200      	movs	r2, #0
 8001670:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001672:	4b05      	ldr	r3, [pc, #20]	@ (8001688 <SSD1306_Init+0x184>)
 8001674:	2201      	movs	r2, #1
 8001676:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001678:	2301      	movs	r3, #1
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000080 	.word	0x20000080
 8001688:	2000054c 	.word	0x2000054c

0800168c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001692:	2300      	movs	r3, #0
 8001694:	71fb      	strb	r3, [r7, #7]
 8001696:	e01d      	b.n	80016d4 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	3b50      	subs	r3, #80	@ 0x50
 800169c:	b2db      	uxtb	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	2100      	movs	r1, #0
 80016a2:	2078      	movs	r0, #120	@ 0x78
 80016a4:	f000 f9ca 	bl	8001a3c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80016a8:	2200      	movs	r2, #0
 80016aa:	2100      	movs	r1, #0
 80016ac:	2078      	movs	r0, #120	@ 0x78
 80016ae:	f000 f9c5 	bl	8001a3c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80016b2:	2210      	movs	r2, #16
 80016b4:	2100      	movs	r1, #0
 80016b6:	2078      	movs	r0, #120	@ 0x78
 80016b8:	f000 f9c0 	bl	8001a3c <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	01db      	lsls	r3, r3, #7
 80016c0:	4a08      	ldr	r2, [pc, #32]	@ (80016e4 <SSD1306_UpdateScreen+0x58>)
 80016c2:	441a      	add	r2, r3
 80016c4:	2380      	movs	r3, #128	@ 0x80
 80016c6:	2140      	movs	r1, #64	@ 0x40
 80016c8:	2078      	movs	r0, #120	@ 0x78
 80016ca:	f000 f951 	bl	8001970 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	3301      	adds	r3, #1
 80016d2:	71fb      	strb	r3, [r7, #7]
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	2b07      	cmp	r3, #7
 80016d8:	d9de      	bls.n	8001698 <SSD1306_UpdateScreen+0xc>
	}
}
 80016da:	bf00      	nop
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	2000014c 	.word	0x2000014c

080016e8 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80016f2:	79fb      	ldrb	r3, [r7, #7]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d101      	bne.n	80016fc <SSD1306_Fill+0x14>
 80016f8:	2300      	movs	r3, #0
 80016fa:	e000      	b.n	80016fe <SSD1306_Fill+0x16>
 80016fc:	23ff      	movs	r3, #255	@ 0xff
 80016fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001702:	4619      	mov	r1, r3
 8001704:	4803      	ldr	r0, [pc, #12]	@ (8001714 <SSD1306_Fill+0x2c>)
 8001706:	f002 fa9d 	bl	8003c44 <memset>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	2000014c 	.word	0x2000014c

08001718 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	80fb      	strh	r3, [r7, #6]
 8001722:	460b      	mov	r3, r1
 8001724:	80bb      	strh	r3, [r7, #4]
 8001726:	4613      	mov	r3, r2
 8001728:	70fb      	strb	r3, [r7, #3]
	if (
 800172a:	88fb      	ldrh	r3, [r7, #6]
 800172c:	2b7f      	cmp	r3, #127	@ 0x7f
 800172e:	d848      	bhi.n	80017c2 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001730:	88bb      	ldrh	r3, [r7, #4]
 8001732:	2b3f      	cmp	r3, #63	@ 0x3f
 8001734:	d845      	bhi.n	80017c2 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001736:	4b25      	ldr	r3, [pc, #148]	@ (80017cc <SSD1306_DrawPixel+0xb4>)
 8001738:	791b      	ldrb	r3, [r3, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d006      	beq.n	800174c <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	2b00      	cmp	r3, #0
 8001742:	bf0c      	ite	eq
 8001744:	2301      	moveq	r3, #1
 8001746:	2300      	movne	r3, #0
 8001748:	b2db      	uxtb	r3, r3
 800174a:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d11a      	bne.n	8001788 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001752:	88fa      	ldrh	r2, [r7, #6]
 8001754:	88bb      	ldrh	r3, [r7, #4]
 8001756:	08db      	lsrs	r3, r3, #3
 8001758:	b298      	uxth	r0, r3
 800175a:	4603      	mov	r3, r0
 800175c:	01db      	lsls	r3, r3, #7
 800175e:	4413      	add	r3, r2
 8001760:	4a1b      	ldr	r2, [pc, #108]	@ (80017d0 <SSD1306_DrawPixel+0xb8>)
 8001762:	5cd3      	ldrb	r3, [r2, r3]
 8001764:	b25a      	sxtb	r2, r3
 8001766:	88bb      	ldrh	r3, [r7, #4]
 8001768:	f003 0307 	and.w	r3, r3, #7
 800176c:	2101      	movs	r1, #1
 800176e:	fa01 f303 	lsl.w	r3, r1, r3
 8001772:	b25b      	sxtb	r3, r3
 8001774:	4313      	orrs	r3, r2
 8001776:	b259      	sxtb	r1, r3
 8001778:	88fa      	ldrh	r2, [r7, #6]
 800177a:	4603      	mov	r3, r0
 800177c:	01db      	lsls	r3, r3, #7
 800177e:	4413      	add	r3, r2
 8001780:	b2c9      	uxtb	r1, r1
 8001782:	4a13      	ldr	r2, [pc, #76]	@ (80017d0 <SSD1306_DrawPixel+0xb8>)
 8001784:	54d1      	strb	r1, [r2, r3]
 8001786:	e01d      	b.n	80017c4 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001788:	88fa      	ldrh	r2, [r7, #6]
 800178a:	88bb      	ldrh	r3, [r7, #4]
 800178c:	08db      	lsrs	r3, r3, #3
 800178e:	b298      	uxth	r0, r3
 8001790:	4603      	mov	r3, r0
 8001792:	01db      	lsls	r3, r3, #7
 8001794:	4413      	add	r3, r2
 8001796:	4a0e      	ldr	r2, [pc, #56]	@ (80017d0 <SSD1306_DrawPixel+0xb8>)
 8001798:	5cd3      	ldrb	r3, [r2, r3]
 800179a:	b25a      	sxtb	r2, r3
 800179c:	88bb      	ldrh	r3, [r7, #4]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	2101      	movs	r1, #1
 80017a4:	fa01 f303 	lsl.w	r3, r1, r3
 80017a8:	b25b      	sxtb	r3, r3
 80017aa:	43db      	mvns	r3, r3
 80017ac:	b25b      	sxtb	r3, r3
 80017ae:	4013      	ands	r3, r2
 80017b0:	b259      	sxtb	r1, r3
 80017b2:	88fa      	ldrh	r2, [r7, #6]
 80017b4:	4603      	mov	r3, r0
 80017b6:	01db      	lsls	r3, r3, #7
 80017b8:	4413      	add	r3, r2
 80017ba:	b2c9      	uxtb	r1, r1
 80017bc:	4a04      	ldr	r2, [pc, #16]	@ (80017d0 <SSD1306_DrawPixel+0xb8>)
 80017be:	54d1      	strb	r1, [r2, r3]
 80017c0:	e000      	b.n	80017c4 <SSD1306_DrawPixel+0xac>
		return;
 80017c2:	bf00      	nop
	}
}
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr
 80017cc:	2000054c 	.word	0x2000054c
 80017d0:	2000014c 	.word	0x2000014c

080017d4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	460a      	mov	r2, r1
 80017de:	80fb      	strh	r3, [r7, #6]
 80017e0:	4613      	mov	r3, r2
 80017e2:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80017e4:	4a05      	ldr	r2, [pc, #20]	@ (80017fc <SSD1306_GotoXY+0x28>)
 80017e6:	88fb      	ldrh	r3, [r7, #6]
 80017e8:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 80017ea:	4a04      	ldr	r2, [pc, #16]	@ (80017fc <SSD1306_GotoXY+0x28>)
 80017ec:	88bb      	ldrh	r3, [r7, #4]
 80017ee:	8053      	strh	r3, [r2, #2]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bc80      	pop	{r7}
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	2000054c 	.word	0x2000054c

08001800 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	6039      	str	r1, [r7, #0]
 800180a:	71fb      	strb	r3, [r7, #7]
 800180c:	4613      	mov	r3, r2
 800180e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001810:	4b39      	ldr	r3, [pc, #228]	@ (80018f8 <SSD1306_Putc+0xf8>)
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	461a      	mov	r2, r3
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	4413      	add	r3, r2
	if (
 800181c:	2b7f      	cmp	r3, #127	@ 0x7f
 800181e:	dc07      	bgt.n	8001830 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001820:	4b35      	ldr	r3, [pc, #212]	@ (80018f8 <SSD1306_Putc+0xf8>)
 8001822:	885b      	ldrh	r3, [r3, #2]
 8001824:	461a      	mov	r2, r3
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	785b      	ldrb	r3, [r3, #1]
 800182a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800182c:	2b3f      	cmp	r3, #63	@ 0x3f
 800182e:	dd01      	ble.n	8001834 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001830:	2300      	movs	r3, #0
 8001832:	e05d      	b.n	80018f0 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	e04b      	b.n	80018d2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	3b20      	subs	r3, #32
 8001842:	6839      	ldr	r1, [r7, #0]
 8001844:	7849      	ldrb	r1, [r1, #1]
 8001846:	fb01 f303 	mul.w	r3, r1, r3
 800184a:	4619      	mov	r1, r3
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	440b      	add	r3, r1
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	4413      	add	r3, r2
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001858:	2300      	movs	r3, #0
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	e030      	b.n	80018c0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d010      	beq.n	8001890 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800186e:	4b22      	ldr	r3, [pc, #136]	@ (80018f8 <SSD1306_Putc+0xf8>)
 8001870:	881a      	ldrh	r2, [r3, #0]
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	b29b      	uxth	r3, r3
 8001876:	4413      	add	r3, r2
 8001878:	b298      	uxth	r0, r3
 800187a:	4b1f      	ldr	r3, [pc, #124]	@ (80018f8 <SSD1306_Putc+0xf8>)
 800187c:	885a      	ldrh	r2, [r3, #2]
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	b29b      	uxth	r3, r3
 8001882:	4413      	add	r3, r2
 8001884:	b29b      	uxth	r3, r3
 8001886:	79ba      	ldrb	r2, [r7, #6]
 8001888:	4619      	mov	r1, r3
 800188a:	f7ff ff45 	bl	8001718 <SSD1306_DrawPixel>
 800188e:	e014      	b.n	80018ba <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001890:	4b19      	ldr	r3, [pc, #100]	@ (80018f8 <SSD1306_Putc+0xf8>)
 8001892:	881a      	ldrh	r2, [r3, #0]
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	b29b      	uxth	r3, r3
 8001898:	4413      	add	r3, r2
 800189a:	b298      	uxth	r0, r3
 800189c:	4b16      	ldr	r3, [pc, #88]	@ (80018f8 <SSD1306_Putc+0xf8>)
 800189e:	885a      	ldrh	r2, [r3, #2]
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	4413      	add	r3, r2
 80018a6:	b299      	uxth	r1, r3
 80018a8:	79bb      	ldrb	r3, [r7, #6]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	bf0c      	ite	eq
 80018ae:	2301      	moveq	r3, #1
 80018b0:	2300      	movne	r3, #0
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	461a      	mov	r2, r3
 80018b6:	f7ff ff2f 	bl	8001718 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	3301      	adds	r3, #1
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	461a      	mov	r2, r3
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d3c8      	bcc.n	800185e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	3301      	adds	r3, #1
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	785b      	ldrb	r3, [r3, #1]
 80018d6:	461a      	mov	r2, r3
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	4293      	cmp	r3, r2
 80018dc:	d3ad      	bcc.n	800183a <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <SSD1306_Putc+0xf8>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	7812      	ldrb	r2, [r2, #0]
 80018e6:	4413      	add	r3, r2
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	4b03      	ldr	r3, [pc, #12]	@ (80018f8 <SSD1306_Putc+0xf8>)
 80018ec:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80018ee:	79fb      	ldrb	r3, [r7, #7]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3718      	adds	r7, #24
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	2000054c 	.word	0x2000054c

080018fc <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	4613      	mov	r3, r2
 8001908:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800190a:	e012      	b.n	8001932 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	79fa      	ldrb	r2, [r7, #7]
 8001912:	68b9      	ldr	r1, [r7, #8]
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff73 	bl	8001800 <SSD1306_Putc>
 800191a:	4603      	mov	r3, r0
 800191c:	461a      	mov	r2, r3
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	429a      	cmp	r2, r3
 8001924:	d002      	beq.n	800192c <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	e008      	b.n	800193e <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	3301      	adds	r3, #1
 8001930:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d1e8      	bne.n	800190c <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	781b      	ldrb	r3, [r3, #0]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 800194e:	4b07      	ldr	r3, [pc, #28]	@ (800196c <ssd1306_I2C_Init+0x24>)
 8001950:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001952:	e002      	b.n	800195a <ssd1306_I2C_Init+0x12>
		p--;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
 8001958:	607b      	str	r3, [r7, #4]
	while(p>0)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1f9      	bne.n	8001954 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001960:	bf00      	nop
 8001962:	bf00      	nop
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr
 800196c:	0003d090 	.word	0x0003d090

08001970 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b0c7      	sub	sp, #284	@ 0x11c
 8001974:	af02      	add	r7, sp, #8
 8001976:	4604      	mov	r4, r0
 8001978:	4608      	mov	r0, r1
 800197a:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800197e:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001982:	600a      	str	r2, [r1, #0]
 8001984:	4619      	mov	r1, r3
 8001986:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800198a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800198e:	4622      	mov	r2, r4
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001996:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 800199a:	4602      	mov	r2, r0
 800199c:	701a      	strb	r2, [r3, #0]
 800199e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80019a6:	460a      	mov	r2, r1
 80019a8:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80019aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80019ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80019b2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80019b6:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 80019ba:	7812      	ldrb	r2, [r2, #0]
 80019bc:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80019be:	2300      	movs	r3, #0
 80019c0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80019c4:	e015      	b.n	80019f2 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80019c6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80019ca:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80019ce:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80019d2:	6812      	ldr	r2, [r2, #0]
 80019d4:	441a      	add	r2, r3
 80019d6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80019da:	3301      	adds	r3, #1
 80019dc:	7811      	ldrb	r1, [r2, #0]
 80019de:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80019e2:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80019e6:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80019e8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80019ec:	3301      	adds	r3, #1
 80019ee:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80019f2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80019fc:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001a00:	8812      	ldrh	r2, [r2, #0]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d8df      	bhi.n	80019c6 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001a06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a0a:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	b299      	uxth	r1, r3
 8001a12:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a16:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	f107 020c 	add.w	r2, r7, #12
 8001a24:	200a      	movs	r0, #10
 8001a26:	9000      	str	r0, [sp, #0]
 8001a28:	4803      	ldr	r0, [pc, #12]	@ (8001a38 <ssd1306_I2C_WriteMulti+0xc8>)
 8001a2a:	f000 fda3 	bl	8002574 <HAL_I2C_Master_Transmit>
}
 8001a2e:	bf00      	nop
 8001a30:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd90      	pop	{r4, r7, pc}
 8001a38:	20000080 	.word	0x20000080

08001a3c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af02      	add	r7, sp, #8
 8001a42:	4603      	mov	r3, r0
 8001a44:	71fb      	strb	r3, [r7, #7]
 8001a46:	460b      	mov	r3, r1
 8001a48:	71bb      	strb	r3, [r7, #6]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001a4e:	79bb      	ldrb	r3, [r7, #6]
 8001a50:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001a52:	797b      	ldrb	r3, [r7, #5]
 8001a54:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	b299      	uxth	r1, r3
 8001a5a:	f107 020c 	add.w	r2, r7, #12
 8001a5e:	230a      	movs	r3, #10
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	2302      	movs	r3, #2
 8001a64:	4803      	ldr	r0, [pc, #12]	@ (8001a74 <ssd1306_I2C_Write+0x38>)
 8001a66:	f000 fd85 	bl	8002574 <HAL_I2C_Master_Transmit>
}
 8001a6a:	bf00      	nop
 8001a6c:	3710      	adds	r7, #16
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	20000080 	.word	0x20000080

08001a78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_MspInit+0x5c>)
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	4a14      	ldr	r2, [pc, #80]	@ (8001ad4 <HAL_MspInit+0x5c>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	6193      	str	r3, [r2, #24]
 8001a8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <HAL_MspInit+0x5c>)
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad4 <HAL_MspInit+0x5c>)
 8001a98:	69db      	ldr	r3, [r3, #28]
 8001a9a:	4a0e      	ldr	r2, [pc, #56]	@ (8001ad4 <HAL_MspInit+0x5c>)
 8001a9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aa0:	61d3      	str	r3, [r2, #28]
 8001aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad4 <HAL_MspInit+0x5c>)
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001aae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <HAL_MspInit+0x60>)
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	4a04      	ldr	r2, [pc, #16]	@ (8001ad8 <HAL_MspInit+0x60>)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40010000 	.word	0x40010000

08001adc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b088      	sub	sp, #32
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0310 	add.w	r3, r7, #16
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a15      	ldr	r2, [pc, #84]	@ (8001b4c <HAL_I2C_MspInit+0x70>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d123      	bne.n	8001b44 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afc:	4b14      	ldr	r3, [pc, #80]	@ (8001b50 <HAL_I2C_MspInit+0x74>)
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	4a13      	ldr	r2, [pc, #76]	@ (8001b50 <HAL_I2C_MspInit+0x74>)
 8001b02:	f043 0308 	orr.w	r3, r3, #8
 8001b06:	6193      	str	r3, [r2, #24]
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <HAL_I2C_MspInit+0x74>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b14:	23c0      	movs	r3, #192	@ 0xc0
 8001b16:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b18:	2312      	movs	r3, #18
 8001b1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b20:	f107 0310 	add.w	r3, r7, #16
 8001b24:	4619      	mov	r1, r3
 8001b26:	480b      	ldr	r0, [pc, #44]	@ (8001b54 <HAL_I2C_MspInit+0x78>)
 8001b28:	f000 fa2c 	bl	8001f84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b2c:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <HAL_I2C_MspInit+0x74>)
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	4a07      	ldr	r2, [pc, #28]	@ (8001b50 <HAL_I2C_MspInit+0x74>)
 8001b32:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b36:	61d3      	str	r3, [r2, #28]
 8001b38:	4b05      	ldr	r3, [pc, #20]	@ (8001b50 <HAL_I2C_MspInit+0x74>)
 8001b3a:	69db      	ldr	r3, [r3, #28]
 8001b3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b44:	bf00      	nop
 8001b46:	3720      	adds	r7, #32
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40005400 	.word	0x40005400
 8001b50:	40021000 	.word	0x40021000
 8001b54:	40010c00 	.word	0x40010c00

08001b58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a09      	ldr	r2, [pc, #36]	@ (8001b8c <HAL_TIM_Base_MspInit+0x34>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d10b      	bne.n	8001b82 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b6a:	4b09      	ldr	r3, [pc, #36]	@ (8001b90 <HAL_TIM_Base_MspInit+0x38>)
 8001b6c:	699b      	ldr	r3, [r3, #24]
 8001b6e:	4a08      	ldr	r2, [pc, #32]	@ (8001b90 <HAL_TIM_Base_MspInit+0x38>)
 8001b70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b74:	6193      	str	r3, [r2, #24]
 8001b76:	4b06      	ldr	r3, [pc, #24]	@ (8001b90 <HAL_TIM_Base_MspInit+0x38>)
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001b82:	bf00      	nop
 8001b84:	3714      	adds	r7, #20
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bc80      	pop	{r7}
 8001b8a:	4770      	bx	lr
 8001b8c:	40012c00 	.word	0x40012c00
 8001b90:	40021000 	.word	0x40021000

08001b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <NMI_Handler+0x4>

08001b9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <HardFault_Handler+0x4>

08001ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <MemManage_Handler+0x4>

08001bac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <BusFault_Handler+0x4>

08001bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <UsageFault_Handler+0x4>

08001bbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bc80      	pop	{r7}
 8001bc6:	4770      	bx	lr

08001bc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001be4:	f000 f8aa 	bl	8001d3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	bd80      	pop	{r7, pc}

08001bec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bf4:	4a14      	ldr	r2, [pc, #80]	@ (8001c48 <_sbrk+0x5c>)
 8001bf6:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <_sbrk+0x60>)
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c00:	4b13      	ldr	r3, [pc, #76]	@ (8001c50 <_sbrk+0x64>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d102      	bne.n	8001c0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c08:	4b11      	ldr	r3, [pc, #68]	@ (8001c50 <_sbrk+0x64>)
 8001c0a:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <_sbrk+0x68>)
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c0e:	4b10      	ldr	r3, [pc, #64]	@ (8001c50 <_sbrk+0x64>)
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4413      	add	r3, r2
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d207      	bcs.n	8001c2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c1c:	f002 f81a 	bl	8003c54 <__errno>
 8001c20:	4603      	mov	r3, r0
 8001c22:	220c      	movs	r2, #12
 8001c24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c26:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2a:	e009      	b.n	8001c40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <_sbrk+0x64>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c32:	4b07      	ldr	r3, [pc, #28]	@ (8001c50 <_sbrk+0x64>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	4a05      	ldr	r2, [pc, #20]	@ (8001c50 <_sbrk+0x64>)
 8001c3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	3718      	adds	r7, #24
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20005000 	.word	0x20005000
 8001c4c:	00000400 	.word	0x00000400
 8001c50:	20000554 	.word	0x20000554
 8001c54:	200006a8 	.word	0x200006a8

08001c58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr

08001c64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c64:	f7ff fff8 	bl	8001c58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c68:	480b      	ldr	r0, [pc, #44]	@ (8001c98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c6a:	490c      	ldr	r1, [pc, #48]	@ (8001c9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001ca0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c70:	e002      	b.n	8001c78 <LoopCopyDataInit>

08001c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c76:	3304      	adds	r3, #4

08001c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c7c:	d3f9      	bcc.n	8001c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c7e:	4a09      	ldr	r2, [pc, #36]	@ (8001ca4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c80:	4c09      	ldr	r4, [pc, #36]	@ (8001ca8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c84:	e001      	b.n	8001c8a <LoopFillZerobss>

08001c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c88:	3204      	adds	r2, #4

08001c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c8c:	d3fb      	bcc.n	8001c86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c8e:	f001 ffe7 	bl	8003c60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c92:	f7ff fa01 	bl	8001098 <main>
  bx lr
 8001c96:	4770      	bx	lr
  ldr r0, =_sdata
 8001c98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c9c:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001ca0:	08005360 	.word	0x08005360
  ldr r2, =_sbss
 8001ca4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001ca8:	200006a4 	.word	0x200006a4

08001cac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cac:	e7fe      	b.n	8001cac <ADC1_2_IRQHandler>
	...

08001cb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cb4:	4b08      	ldr	r3, [pc, #32]	@ (8001cd8 <HAL_Init+0x28>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a07      	ldr	r2, [pc, #28]	@ (8001cd8 <HAL_Init+0x28>)
 8001cba:	f043 0310 	orr.w	r3, r3, #16
 8001cbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cc0:	2003      	movs	r0, #3
 8001cc2:	f000 f92b 	bl	8001f1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cc6:	200f      	movs	r0, #15
 8001cc8:	f000 f808 	bl	8001cdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ccc:	f7ff fed4 	bl	8001a78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40022000 	.word	0x40022000

08001cdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ce4:	4b12      	ldr	r3, [pc, #72]	@ (8001d30 <HAL_InitTick+0x54>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <HAL_InitTick+0x58>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	4619      	mov	r1, r3
 8001cee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 f935 	bl	8001f6a <HAL_SYSTICK_Config>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e00e      	b.n	8001d28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b0f      	cmp	r3, #15
 8001d0e:	d80a      	bhi.n	8001d26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d10:	2200      	movs	r2, #0
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	f04f 30ff 	mov.w	r0, #4294967295
 8001d18:	f000 f90b 	bl	8001f32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d1c:	4a06      	ldr	r2, [pc, #24]	@ (8001d38 <HAL_InitTick+0x5c>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	e000      	b.n	8001d28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000008 	.word	0x20000008
 8001d34:	20000010 	.word	0x20000010
 8001d38:	2000000c 	.word	0x2000000c

08001d3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d40:	4b05      	ldr	r3, [pc, #20]	@ (8001d58 <HAL_IncTick+0x1c>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	461a      	mov	r2, r3
 8001d46:	4b05      	ldr	r3, [pc, #20]	@ (8001d5c <HAL_IncTick+0x20>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4413      	add	r3, r2
 8001d4c:	4a03      	ldr	r2, [pc, #12]	@ (8001d5c <HAL_IncTick+0x20>)
 8001d4e:	6013      	str	r3, [r2, #0]
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr
 8001d58:	20000010 	.word	0x20000010
 8001d5c:	20000558 	.word	0x20000558

08001d60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  return uwTick;
 8001d64:	4b02      	ldr	r3, [pc, #8]	@ (8001d70 <HAL_GetTick+0x10>)
 8001d66:	681b      	ldr	r3, [r3, #0]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr
 8001d70:	20000558 	.word	0x20000558

08001d74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d7c:	f7ff fff0 	bl	8001d60 <HAL_GetTick>
 8001d80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d8c:	d005      	beq.n	8001d9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001db8 <HAL_Delay+0x44>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	461a      	mov	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	4413      	add	r3, r2
 8001d98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d9a:	bf00      	nop
 8001d9c:	f7ff ffe0 	bl	8001d60 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d8f7      	bhi.n	8001d9c <HAL_Delay+0x28>
  {
  }
}
 8001dac:	bf00      	nop
 8001dae:	bf00      	nop
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000010 	.word	0x20000010

08001dbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f003 0307 	and.w	r3, r3, #7
 8001dca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e00 <__NVIC_SetPriorityGrouping+0x44>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dd2:	68ba      	ldr	r2, [r7, #8]
 8001dd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001de4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001de8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dee:	4a04      	ldr	r2, [pc, #16]	@ (8001e00 <__NVIC_SetPriorityGrouping+0x44>)
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	60d3      	str	r3, [r2, #12]
}
 8001df4:	bf00      	nop
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e08:	4b04      	ldr	r3, [pc, #16]	@ (8001e1c <__NVIC_GetPriorityGrouping+0x18>)
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	0a1b      	lsrs	r3, r3, #8
 8001e0e:	f003 0307 	and.w	r3, r3, #7
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	4603      	mov	r3, r0
 8001e28:	6039      	str	r1, [r7, #0]
 8001e2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	db0a      	blt.n	8001e4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	b2da      	uxtb	r2, r3
 8001e38:	490c      	ldr	r1, [pc, #48]	@ (8001e6c <__NVIC_SetPriority+0x4c>)
 8001e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3e:	0112      	lsls	r2, r2, #4
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	440b      	add	r3, r1
 8001e44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e48:	e00a      	b.n	8001e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	4908      	ldr	r1, [pc, #32]	@ (8001e70 <__NVIC_SetPriority+0x50>)
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	f003 030f 	and.w	r3, r3, #15
 8001e56:	3b04      	subs	r3, #4
 8001e58:	0112      	lsls	r2, r2, #4
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	761a      	strb	r2, [r3, #24]
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bc80      	pop	{r7}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000e100 	.word	0xe000e100
 8001e70:	e000ed00 	.word	0xe000ed00

08001e74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b089      	sub	sp, #36	@ 0x24
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	f1c3 0307 	rsb	r3, r3, #7
 8001e8e:	2b04      	cmp	r3, #4
 8001e90:	bf28      	it	cs
 8001e92:	2304      	movcs	r3, #4
 8001e94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	3304      	adds	r3, #4
 8001e9a:	2b06      	cmp	r3, #6
 8001e9c:	d902      	bls.n	8001ea4 <NVIC_EncodePriority+0x30>
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	3b03      	subs	r3, #3
 8001ea2:	e000      	b.n	8001ea6 <NVIC_EncodePriority+0x32>
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb2:	43da      	mvns	r2, r3
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	401a      	ands	r2, r3
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec6:	43d9      	mvns	r1, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ecc:	4313      	orrs	r3, r2
         );
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	3724      	adds	r7, #36	@ 0x24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ee8:	d301      	bcc.n	8001eee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eea:	2301      	movs	r3, #1
 8001eec:	e00f      	b.n	8001f0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eee:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <SysTick_Config+0x40>)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ef6:	210f      	movs	r1, #15
 8001ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8001efc:	f7ff ff90 	bl	8001e20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f00:	4b05      	ldr	r3, [pc, #20]	@ (8001f18 <SysTick_Config+0x40>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f06:	4b04      	ldr	r3, [pc, #16]	@ (8001f18 <SysTick_Config+0x40>)
 8001f08:	2207      	movs	r2, #7
 8001f0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	e000e010 	.word	0xe000e010

08001f1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ff49 	bl	8001dbc <__NVIC_SetPriorityGrouping>
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}

08001f32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f32:	b580      	push	{r7, lr}
 8001f34:	b086      	sub	sp, #24
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	4603      	mov	r3, r0
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
 8001f3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f44:	f7ff ff5e 	bl	8001e04 <__NVIC_GetPriorityGrouping>
 8001f48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	68b9      	ldr	r1, [r7, #8]
 8001f4e:	6978      	ldr	r0, [r7, #20]
 8001f50:	f7ff ff90 	bl	8001e74 <NVIC_EncodePriority>
 8001f54:	4602      	mov	r2, r0
 8001f56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff ff5f 	bl	8001e20 <__NVIC_SetPriority>
}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f7ff ffb0 	bl	8001ed8 <SysTick_Config>
 8001f78:	4603      	mov	r3, r0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b08b      	sub	sp, #44	@ 0x2c
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f92:	2300      	movs	r3, #0
 8001f94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f96:	e169      	b.n	800226c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f98:	2201      	movs	r2, #1
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	69fa      	ldr	r2, [r7, #28]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	f040 8158 	bne.w	8002266 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	4a9a      	ldr	r2, [pc, #616]	@ (8002224 <HAL_GPIO_Init+0x2a0>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d05e      	beq.n	800207e <HAL_GPIO_Init+0xfa>
 8001fc0:	4a98      	ldr	r2, [pc, #608]	@ (8002224 <HAL_GPIO_Init+0x2a0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d875      	bhi.n	80020b2 <HAL_GPIO_Init+0x12e>
 8001fc6:	4a98      	ldr	r2, [pc, #608]	@ (8002228 <HAL_GPIO_Init+0x2a4>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d058      	beq.n	800207e <HAL_GPIO_Init+0xfa>
 8001fcc:	4a96      	ldr	r2, [pc, #600]	@ (8002228 <HAL_GPIO_Init+0x2a4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d86f      	bhi.n	80020b2 <HAL_GPIO_Init+0x12e>
 8001fd2:	4a96      	ldr	r2, [pc, #600]	@ (800222c <HAL_GPIO_Init+0x2a8>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d052      	beq.n	800207e <HAL_GPIO_Init+0xfa>
 8001fd8:	4a94      	ldr	r2, [pc, #592]	@ (800222c <HAL_GPIO_Init+0x2a8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d869      	bhi.n	80020b2 <HAL_GPIO_Init+0x12e>
 8001fde:	4a94      	ldr	r2, [pc, #592]	@ (8002230 <HAL_GPIO_Init+0x2ac>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d04c      	beq.n	800207e <HAL_GPIO_Init+0xfa>
 8001fe4:	4a92      	ldr	r2, [pc, #584]	@ (8002230 <HAL_GPIO_Init+0x2ac>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d863      	bhi.n	80020b2 <HAL_GPIO_Init+0x12e>
 8001fea:	4a92      	ldr	r2, [pc, #584]	@ (8002234 <HAL_GPIO_Init+0x2b0>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d046      	beq.n	800207e <HAL_GPIO_Init+0xfa>
 8001ff0:	4a90      	ldr	r2, [pc, #576]	@ (8002234 <HAL_GPIO_Init+0x2b0>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d85d      	bhi.n	80020b2 <HAL_GPIO_Init+0x12e>
 8001ff6:	2b12      	cmp	r3, #18
 8001ff8:	d82a      	bhi.n	8002050 <HAL_GPIO_Init+0xcc>
 8001ffa:	2b12      	cmp	r3, #18
 8001ffc:	d859      	bhi.n	80020b2 <HAL_GPIO_Init+0x12e>
 8001ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8002004 <HAL_GPIO_Init+0x80>)
 8002000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002004:	0800207f 	.word	0x0800207f
 8002008:	08002059 	.word	0x08002059
 800200c:	0800206b 	.word	0x0800206b
 8002010:	080020ad 	.word	0x080020ad
 8002014:	080020b3 	.word	0x080020b3
 8002018:	080020b3 	.word	0x080020b3
 800201c:	080020b3 	.word	0x080020b3
 8002020:	080020b3 	.word	0x080020b3
 8002024:	080020b3 	.word	0x080020b3
 8002028:	080020b3 	.word	0x080020b3
 800202c:	080020b3 	.word	0x080020b3
 8002030:	080020b3 	.word	0x080020b3
 8002034:	080020b3 	.word	0x080020b3
 8002038:	080020b3 	.word	0x080020b3
 800203c:	080020b3 	.word	0x080020b3
 8002040:	080020b3 	.word	0x080020b3
 8002044:	080020b3 	.word	0x080020b3
 8002048:	08002061 	.word	0x08002061
 800204c:	08002075 	.word	0x08002075
 8002050:	4a79      	ldr	r2, [pc, #484]	@ (8002238 <HAL_GPIO_Init+0x2b4>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d013      	beq.n	800207e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002056:	e02c      	b.n	80020b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	623b      	str	r3, [r7, #32]
          break;
 800205e:	e029      	b.n	80020b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	3304      	adds	r3, #4
 8002066:	623b      	str	r3, [r7, #32]
          break;
 8002068:	e024      	b.n	80020b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	3308      	adds	r3, #8
 8002070:	623b      	str	r3, [r7, #32]
          break;
 8002072:	e01f      	b.n	80020b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	330c      	adds	r3, #12
 800207a:	623b      	str	r3, [r7, #32]
          break;
 800207c:	e01a      	b.n	80020b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d102      	bne.n	800208c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002086:	2304      	movs	r3, #4
 8002088:	623b      	str	r3, [r7, #32]
          break;
 800208a:	e013      	b.n	80020b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d105      	bne.n	80020a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002094:	2308      	movs	r3, #8
 8002096:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69fa      	ldr	r2, [r7, #28]
 800209c:	611a      	str	r2, [r3, #16]
          break;
 800209e:	e009      	b.n	80020b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020a0:	2308      	movs	r3, #8
 80020a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69fa      	ldr	r2, [r7, #28]
 80020a8:	615a      	str	r2, [r3, #20]
          break;
 80020aa:	e003      	b.n	80020b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020ac:	2300      	movs	r3, #0
 80020ae:	623b      	str	r3, [r7, #32]
          break;
 80020b0:	e000      	b.n	80020b4 <HAL_GPIO_Init+0x130>
          break;
 80020b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	2bff      	cmp	r3, #255	@ 0xff
 80020b8:	d801      	bhi.n	80020be <HAL_GPIO_Init+0x13a>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	e001      	b.n	80020c2 <HAL_GPIO_Init+0x13e>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3304      	adds	r3, #4
 80020c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	2bff      	cmp	r3, #255	@ 0xff
 80020c8:	d802      	bhi.n	80020d0 <HAL_GPIO_Init+0x14c>
 80020ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	e002      	b.n	80020d6 <HAL_GPIO_Init+0x152>
 80020d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d2:	3b08      	subs	r3, #8
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	210f      	movs	r1, #15
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	fa01 f303 	lsl.w	r3, r1, r3
 80020e4:	43db      	mvns	r3, r3
 80020e6:	401a      	ands	r2, r3
 80020e8:	6a39      	ldr	r1, [r7, #32]
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	fa01 f303 	lsl.w	r3, r1, r3
 80020f0:	431a      	orrs	r2, r3
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f000 80b1 	beq.w	8002266 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002104:	4b4d      	ldr	r3, [pc, #308]	@ (800223c <HAL_GPIO_Init+0x2b8>)
 8002106:	699b      	ldr	r3, [r3, #24]
 8002108:	4a4c      	ldr	r2, [pc, #304]	@ (800223c <HAL_GPIO_Init+0x2b8>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6193      	str	r3, [r2, #24]
 8002110:	4b4a      	ldr	r3, [pc, #296]	@ (800223c <HAL_GPIO_Init+0x2b8>)
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	60bb      	str	r3, [r7, #8]
 800211a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800211c:	4a48      	ldr	r2, [pc, #288]	@ (8002240 <HAL_GPIO_Init+0x2bc>)
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	089b      	lsrs	r3, r3, #2
 8002122:	3302      	adds	r3, #2
 8002124:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002128:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	220f      	movs	r2, #15
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4013      	ands	r3, r2
 800213e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	4a40      	ldr	r2, [pc, #256]	@ (8002244 <HAL_GPIO_Init+0x2c0>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d013      	beq.n	8002170 <HAL_GPIO_Init+0x1ec>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a3f      	ldr	r2, [pc, #252]	@ (8002248 <HAL_GPIO_Init+0x2c4>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d00d      	beq.n	800216c <HAL_GPIO_Init+0x1e8>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a3e      	ldr	r2, [pc, #248]	@ (800224c <HAL_GPIO_Init+0x2c8>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d007      	beq.n	8002168 <HAL_GPIO_Init+0x1e4>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a3d      	ldr	r2, [pc, #244]	@ (8002250 <HAL_GPIO_Init+0x2cc>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d101      	bne.n	8002164 <HAL_GPIO_Init+0x1e0>
 8002160:	2303      	movs	r3, #3
 8002162:	e006      	b.n	8002172 <HAL_GPIO_Init+0x1ee>
 8002164:	2304      	movs	r3, #4
 8002166:	e004      	b.n	8002172 <HAL_GPIO_Init+0x1ee>
 8002168:	2302      	movs	r3, #2
 800216a:	e002      	b.n	8002172 <HAL_GPIO_Init+0x1ee>
 800216c:	2301      	movs	r3, #1
 800216e:	e000      	b.n	8002172 <HAL_GPIO_Init+0x1ee>
 8002170:	2300      	movs	r3, #0
 8002172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002174:	f002 0203 	and.w	r2, r2, #3
 8002178:	0092      	lsls	r2, r2, #2
 800217a:	4093      	lsls	r3, r2
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	4313      	orrs	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002182:	492f      	ldr	r1, [pc, #188]	@ (8002240 <HAL_GPIO_Init+0x2bc>)
 8002184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002186:	089b      	lsrs	r3, r3, #2
 8002188:	3302      	adds	r3, #2
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d006      	beq.n	80021aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800219c:	4b2d      	ldr	r3, [pc, #180]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	492c      	ldr	r1, [pc, #176]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	608b      	str	r3, [r1, #8]
 80021a8:	e006      	b.n	80021b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021ac:	689a      	ldr	r2, [r3, #8]
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	43db      	mvns	r3, r3
 80021b2:	4928      	ldr	r1, [pc, #160]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021b4:	4013      	ands	r3, r2
 80021b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d006      	beq.n	80021d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021c4:	4b23      	ldr	r3, [pc, #140]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021c6:	68da      	ldr	r2, [r3, #12]
 80021c8:	4922      	ldr	r1, [pc, #136]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	60cb      	str	r3, [r1, #12]
 80021d0:	e006      	b.n	80021e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021d2:	4b20      	ldr	r3, [pc, #128]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	43db      	mvns	r3, r3
 80021da:	491e      	ldr	r1, [pc, #120]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021dc:	4013      	ands	r3, r2
 80021de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d006      	beq.n	80021fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021ec:	4b19      	ldr	r3, [pc, #100]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021ee:	685a      	ldr	r2, [r3, #4]
 80021f0:	4918      	ldr	r1, [pc, #96]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	604b      	str	r3, [r1, #4]
 80021f8:	e006      	b.n	8002208 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021fa:	4b16      	ldr	r3, [pc, #88]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	43db      	mvns	r3, r3
 8002202:	4914      	ldr	r1, [pc, #80]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 8002204:	4013      	ands	r3, r2
 8002206:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d021      	beq.n	8002258 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002214:	4b0f      	ldr	r3, [pc, #60]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	490e      	ldr	r1, [pc, #56]	@ (8002254 <HAL_GPIO_Init+0x2d0>)
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	4313      	orrs	r3, r2
 800221e:	600b      	str	r3, [r1, #0]
 8002220:	e021      	b.n	8002266 <HAL_GPIO_Init+0x2e2>
 8002222:	bf00      	nop
 8002224:	10320000 	.word	0x10320000
 8002228:	10310000 	.word	0x10310000
 800222c:	10220000 	.word	0x10220000
 8002230:	10210000 	.word	0x10210000
 8002234:	10120000 	.word	0x10120000
 8002238:	10110000 	.word	0x10110000
 800223c:	40021000 	.word	0x40021000
 8002240:	40010000 	.word	0x40010000
 8002244:	40010800 	.word	0x40010800
 8002248:	40010c00 	.word	0x40010c00
 800224c:	40011000 	.word	0x40011000
 8002250:	40011400 	.word	0x40011400
 8002254:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002258:	4b0b      	ldr	r3, [pc, #44]	@ (8002288 <HAL_GPIO_Init+0x304>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	69bb      	ldr	r3, [r7, #24]
 800225e:	43db      	mvns	r3, r3
 8002260:	4909      	ldr	r1, [pc, #36]	@ (8002288 <HAL_GPIO_Init+0x304>)
 8002262:	4013      	ands	r3, r2
 8002264:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	3301      	adds	r3, #1
 800226a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002272:	fa22 f303 	lsr.w	r3, r2, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	f47f ae8e 	bne.w	8001f98 <HAL_GPIO_Init+0x14>
  }
}
 800227c:	bf00      	nop
 800227e:	bf00      	nop
 8002280:	372c      	adds	r7, #44	@ 0x2c
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr
 8002288:	40010400 	.word	0x40010400

0800228c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	460b      	mov	r3, r1
 8002296:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	887b      	ldrh	r3, [r7, #2]
 800229e:	4013      	ands	r3, r2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d002      	beq.n	80022aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
 80022a8:	e001      	b.n	80022ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022aa:	2300      	movs	r3, #0
 80022ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3714      	adds	r7, #20
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr

080022ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
 80022c2:	460b      	mov	r3, r1
 80022c4:	807b      	strh	r3, [r7, #2]
 80022c6:	4613      	mov	r3, r2
 80022c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022ca:	787b      	ldrb	r3, [r7, #1]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022d0:	887a      	ldrh	r2, [r7, #2]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022d6:	e003      	b.n	80022e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022d8:	887b      	ldrh	r3, [r7, #2]
 80022da:	041a      	lsls	r2, r3, #16
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	611a      	str	r2, [r3, #16]
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc80      	pop	{r7}
 80022e8:	4770      	bx	lr
	...

080022ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e12b      	b.n	8002556 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d106      	bne.n	8002318 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002312:	6878      	ldr	r0, [r7, #4]
 8002314:	f7ff fbe2 	bl	8001adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2224      	movs	r2, #36	@ 0x24
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 0201 	bic.w	r2, r2, #1
 800232e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800233e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800234e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002350:	f001 f960 	bl	8003614 <HAL_RCC_GetPCLK1Freq>
 8002354:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	4a81      	ldr	r2, [pc, #516]	@ (8002560 <HAL_I2C_Init+0x274>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d807      	bhi.n	8002370 <HAL_I2C_Init+0x84>
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4a80      	ldr	r2, [pc, #512]	@ (8002564 <HAL_I2C_Init+0x278>)
 8002364:	4293      	cmp	r3, r2
 8002366:	bf94      	ite	ls
 8002368:	2301      	movls	r3, #1
 800236a:	2300      	movhi	r3, #0
 800236c:	b2db      	uxtb	r3, r3
 800236e:	e006      	b.n	800237e <HAL_I2C_Init+0x92>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4a7d      	ldr	r2, [pc, #500]	@ (8002568 <HAL_I2C_Init+0x27c>)
 8002374:	4293      	cmp	r3, r2
 8002376:	bf94      	ite	ls
 8002378:	2301      	movls	r3, #1
 800237a:	2300      	movhi	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e0e7      	b.n	8002556 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	4a78      	ldr	r2, [pc, #480]	@ (800256c <HAL_I2C_Init+0x280>)
 800238a:	fba2 2303 	umull	r2, r3, r2, r3
 800238e:	0c9b      	lsrs	r3, r3, #18
 8002390:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	4a6a      	ldr	r2, [pc, #424]	@ (8002560 <HAL_I2C_Init+0x274>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d802      	bhi.n	80023c0 <HAL_I2C_Init+0xd4>
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	3301      	adds	r3, #1
 80023be:	e009      	b.n	80023d4 <HAL_I2C_Init+0xe8>
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80023c6:	fb02 f303 	mul.w	r3, r2, r3
 80023ca:	4a69      	ldr	r2, [pc, #420]	@ (8002570 <HAL_I2C_Init+0x284>)
 80023cc:	fba2 2303 	umull	r2, r3, r2, r3
 80023d0:	099b      	lsrs	r3, r3, #6
 80023d2:	3301      	adds	r3, #1
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	6812      	ldr	r2, [r2, #0]
 80023d8:	430b      	orrs	r3, r1
 80023da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80023e6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	495c      	ldr	r1, [pc, #368]	@ (8002560 <HAL_I2C_Init+0x274>)
 80023f0:	428b      	cmp	r3, r1
 80023f2:	d819      	bhi.n	8002428 <HAL_I2C_Init+0x13c>
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	1e59      	subs	r1, r3, #1
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002402:	1c59      	adds	r1, r3, #1
 8002404:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002408:	400b      	ands	r3, r1
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00a      	beq.n	8002424 <HAL_I2C_Init+0x138>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	1e59      	subs	r1, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	fbb1 f3f3 	udiv	r3, r1, r3
 800241c:	3301      	adds	r3, #1
 800241e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002422:	e051      	b.n	80024c8 <HAL_I2C_Init+0x1dc>
 8002424:	2304      	movs	r3, #4
 8002426:	e04f      	b.n	80024c8 <HAL_I2C_Init+0x1dc>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d111      	bne.n	8002454 <HAL_I2C_Init+0x168>
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	1e58      	subs	r0, r3, #1
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6859      	ldr	r1, [r3, #4]
 8002438:	460b      	mov	r3, r1
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	440b      	add	r3, r1
 800243e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002442:	3301      	adds	r3, #1
 8002444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002448:	2b00      	cmp	r3, #0
 800244a:	bf0c      	ite	eq
 800244c:	2301      	moveq	r3, #1
 800244e:	2300      	movne	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	e012      	b.n	800247a <HAL_I2C_Init+0x18e>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	1e58      	subs	r0, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6859      	ldr	r1, [r3, #4]
 800245c:	460b      	mov	r3, r1
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	0099      	lsls	r1, r3, #2
 8002464:	440b      	add	r3, r1
 8002466:	fbb0 f3f3 	udiv	r3, r0, r3
 800246a:	3301      	adds	r3, #1
 800246c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002470:	2b00      	cmp	r3, #0
 8002472:	bf0c      	ite	eq
 8002474:	2301      	moveq	r3, #1
 8002476:	2300      	movne	r3, #0
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <HAL_I2C_Init+0x196>
 800247e:	2301      	movs	r3, #1
 8002480:	e022      	b.n	80024c8 <HAL_I2C_Init+0x1dc>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10e      	bne.n	80024a8 <HAL_I2C_Init+0x1bc>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	1e58      	subs	r0, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6859      	ldr	r1, [r3, #4]
 8002492:	460b      	mov	r3, r1
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	440b      	add	r3, r1
 8002498:	fbb0 f3f3 	udiv	r3, r0, r3
 800249c:	3301      	adds	r3, #1
 800249e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024a6:	e00f      	b.n	80024c8 <HAL_I2C_Init+0x1dc>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1e58      	subs	r0, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6859      	ldr	r1, [r3, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	0099      	lsls	r1, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80024be:	3301      	adds	r3, #1
 80024c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	6809      	ldr	r1, [r1, #0]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69da      	ldr	r2, [r3, #28]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a1b      	ldr	r3, [r3, #32]
 80024e2:	431a      	orrs	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80024f6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80024fa:	687a      	ldr	r2, [r7, #4]
 80024fc:	6911      	ldr	r1, [r2, #16]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68d2      	ldr	r2, [r2, #12]
 8002502:	4311      	orrs	r1, r2
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	6812      	ldr	r2, [r2, #0]
 8002508:	430b      	orrs	r3, r1
 800250a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695a      	ldr	r2, [r3, #20]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	431a      	orrs	r2, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f042 0201 	orr.w	r2, r2, #1
 8002536:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2220      	movs	r2, #32
 8002542:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	000186a0 	.word	0x000186a0
 8002564:	001e847f 	.word	0x001e847f
 8002568:	003d08ff 	.word	0x003d08ff
 800256c:	431bde83 	.word	0x431bde83
 8002570:	10624dd3 	.word	0x10624dd3

08002574 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af02      	add	r7, sp, #8
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	607a      	str	r2, [r7, #4]
 800257e:	461a      	mov	r2, r3
 8002580:	460b      	mov	r3, r1
 8002582:	817b      	strh	r3, [r7, #10]
 8002584:	4613      	mov	r3, r2
 8002586:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002588:	f7ff fbea 	bl	8001d60 <HAL_GetTick>
 800258c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b20      	cmp	r3, #32
 8002598:	f040 80e0 	bne.w	800275c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	9300      	str	r3, [sp, #0]
 80025a0:	2319      	movs	r3, #25
 80025a2:	2201      	movs	r2, #1
 80025a4:	4970      	ldr	r1, [pc, #448]	@ (8002768 <HAL_I2C_Master_Transmit+0x1f4>)
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f000 fa92 	bl	8002ad0 <I2C_WaitOnFlagUntilTimeout>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80025b2:	2302      	movs	r3, #2
 80025b4:	e0d3      	b.n	800275e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d101      	bne.n	80025c4 <HAL_I2C_Master_Transmit+0x50>
 80025c0:	2302      	movs	r3, #2
 80025c2:	e0cc      	b.n	800275e <HAL_I2C_Master_Transmit+0x1ea>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2201      	movs	r2, #1
 80025c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d007      	beq.n	80025ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f042 0201 	orr.w	r2, r2, #1
 80025e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2221      	movs	r2, #33	@ 0x21
 80025fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2210      	movs	r2, #16
 8002606:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	893a      	ldrh	r2, [r7, #8]
 800261a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002620:	b29a      	uxth	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	4a50      	ldr	r2, [pc, #320]	@ (800276c <HAL_I2C_Master_Transmit+0x1f8>)
 800262a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800262c:	8979      	ldrh	r1, [r7, #10]
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	6a3a      	ldr	r2, [r7, #32]
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f000 f9ca 	bl	80029cc <I2C_MasterRequestWrite>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e08d      	b.n	800275e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002642:	2300      	movs	r3, #0
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	613b      	str	r3, [r7, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002658:	e066      	b.n	8002728 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800265a:	697a      	ldr	r2, [r7, #20]
 800265c:	6a39      	ldr	r1, [r7, #32]
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f000 fb50 	bl	8002d04 <I2C_WaitOnTXEFlagUntilTimeout>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00d      	beq.n	8002686 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266e:	2b04      	cmp	r3, #4
 8002670:	d107      	bne.n	8002682 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002680:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e06b      	b.n	800275e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268a:	781a      	ldrb	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002696:	1c5a      	adds	r2, r3, #1
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	3b01      	subs	r3, #1
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ae:	3b01      	subs	r3, #1
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b04      	cmp	r3, #4
 80026c2:	d11b      	bne.n	80026fc <HAL_I2C_Master_Transmit+0x188>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d017      	beq.n	80026fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	781a      	ldrb	r2, [r3, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	3b01      	subs	r3, #1
 80026ea:	b29a      	uxth	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026f4:	3b01      	subs	r3, #1
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026fc:	697a      	ldr	r2, [r7, #20]
 80026fe:	6a39      	ldr	r1, [r7, #32]
 8002700:	68f8      	ldr	r0, [r7, #12]
 8002702:	f000 fb47 	bl	8002d94 <I2C_WaitOnBTFFlagUntilTimeout>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00d      	beq.n	8002728 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	2b04      	cmp	r3, #4
 8002712:	d107      	bne.n	8002724 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002722:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e01a      	b.n	800275e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800272c:	2b00      	cmp	r3, #0
 800272e:	d194      	bne.n	800265a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800273e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2220      	movs	r2, #32
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	e000      	b.n	800275e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800275c:	2302      	movs	r3, #2
  }
}
 800275e:	4618      	mov	r0, r3
 8002760:	3718      	adds	r7, #24
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	00100002 	.word	0x00100002
 800276c:	ffff0000 	.word	0xffff0000

08002770 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b08a      	sub	sp, #40	@ 0x28
 8002774:	af02      	add	r7, sp, #8
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	460b      	mov	r3, r1
 800277e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002780:	f7ff faee 	bl	8001d60 <HAL_GetTick>
 8002784:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002786:	2300      	movs	r3, #0
 8002788:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b20      	cmp	r3, #32
 8002794:	f040 8111 	bne.w	80029ba <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2319      	movs	r3, #25
 800279e:	2201      	movs	r2, #1
 80027a0:	4988      	ldr	r1, [pc, #544]	@ (80029c4 <HAL_I2C_IsDeviceReady+0x254>)
 80027a2:	68f8      	ldr	r0, [r7, #12]
 80027a4:	f000 f994 	bl	8002ad0 <I2C_WaitOnFlagUntilTimeout>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80027ae:	2302      	movs	r3, #2
 80027b0:	e104      	b.n	80029bc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d101      	bne.n	80027c0 <HAL_I2C_IsDeviceReady+0x50>
 80027bc:	2302      	movs	r3, #2
 80027be:	e0fd      	b.n	80029bc <HAL_I2C_IsDeviceReady+0x24c>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d007      	beq.n	80027e6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f042 0201 	orr.w	r2, r2, #1
 80027e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2224      	movs	r2, #36	@ 0x24
 80027fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4a70      	ldr	r2, [pc, #448]	@ (80029c8 <HAL_I2C_IsDeviceReady+0x258>)
 8002808:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002818:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	2200      	movs	r2, #0
 8002822:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 f952 	bl	8002ad0 <I2C_WaitOnFlagUntilTimeout>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d00d      	beq.n	800284e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800283c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002840:	d103      	bne.n	800284a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002848:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e0b6      	b.n	80029bc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800284e:	897b      	ldrh	r3, [r7, #10]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	461a      	mov	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800285c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800285e:	f7ff fa7f 	bl	8001d60 <HAL_GetTick>
 8002862:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b02      	cmp	r3, #2
 8002870:	bf0c      	ite	eq
 8002872:	2301      	moveq	r3, #1
 8002874:	2300      	movne	r3, #0
 8002876:	b2db      	uxtb	r3, r3
 8002878:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	695b      	ldr	r3, [r3, #20]
 8002880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002884:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002888:	bf0c      	ite	eq
 800288a:	2301      	moveq	r3, #1
 800288c:	2300      	movne	r3, #0
 800288e:	b2db      	uxtb	r3, r3
 8002890:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002892:	e025      	b.n	80028e0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002894:	f7ff fa64 	bl	8001d60 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d302      	bcc.n	80028aa <HAL_I2C_IsDeviceReady+0x13a>
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d103      	bne.n	80028b2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	22a0      	movs	r2, #160	@ 0xa0
 80028ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b02      	cmp	r3, #2
 80028be:	bf0c      	ite	eq
 80028c0:	2301      	moveq	r3, #1
 80028c2:	2300      	movne	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028d6:	bf0c      	ite	eq
 80028d8:	2301      	moveq	r3, #1
 80028da:	2300      	movne	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2ba0      	cmp	r3, #160	@ 0xa0
 80028ea:	d005      	beq.n	80028f8 <HAL_I2C_IsDeviceReady+0x188>
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d102      	bne.n	80028f8 <HAL_I2C_IsDeviceReady+0x188>
 80028f2:	7dbb      	ldrb	r3, [r7, #22]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0cd      	beq.n	8002894 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2220      	movs	r2, #32
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b02      	cmp	r3, #2
 800290c:	d129      	bne.n	8002962 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800291c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800291e:	2300      	movs	r3, #0
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	695b      	ldr	r3, [r3, #20]
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	2319      	movs	r3, #25
 800293a:	2201      	movs	r2, #1
 800293c:	4921      	ldr	r1, [pc, #132]	@ (80029c4 <HAL_I2C_IsDeviceReady+0x254>)
 800293e:	68f8      	ldr	r0, [r7, #12]
 8002940:	f000 f8c6 	bl	8002ad0 <I2C_WaitOnFlagUntilTimeout>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e036      	b.n	80029bc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2220      	movs	r2, #32
 8002952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	e02c      	b.n	80029bc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002970:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800297a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2319      	movs	r3, #25
 8002982:	2201      	movs	r2, #1
 8002984:	490f      	ldr	r1, [pc, #60]	@ (80029c4 <HAL_I2C_IsDeviceReady+0x254>)
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 f8a2 	bl	8002ad0 <I2C_WaitOnFlagUntilTimeout>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e012      	b.n	80029bc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	3301      	adds	r3, #1
 800299a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	429a      	cmp	r2, r3
 80029a2:	f4ff af32 	bcc.w	800280a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e000      	b.n	80029bc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80029ba:	2302      	movs	r3, #2
  }
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3720      	adds	r7, #32
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	00100002 	.word	0x00100002
 80029c8:	ffff0000 	.word	0xffff0000

080029cc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b088      	sub	sp, #32
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	603b      	str	r3, [r7, #0]
 80029d8:	460b      	mov	r3, r1
 80029da:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d006      	beq.n	80029f6 <I2C_MasterRequestWrite+0x2a>
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d003      	beq.n	80029f6 <I2C_MasterRequestWrite+0x2a>
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80029f4:	d108      	bne.n	8002a08 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	e00b      	b.n	8002a20 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0c:	2b12      	cmp	r3, #18
 8002a0e:	d107      	bne.n	8002a20 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a1e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	9300      	str	r3, [sp, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 f84f 	bl	8002ad0 <I2C_WaitOnFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d00d      	beq.n	8002a54 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a46:	d103      	bne.n	8002a50 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a4e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e035      	b.n	8002ac0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	691b      	ldr	r3, [r3, #16]
 8002a58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a5c:	d108      	bne.n	8002a70 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a5e:	897b      	ldrh	r3, [r7, #10]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	461a      	mov	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a6c:	611a      	str	r2, [r3, #16]
 8002a6e:	e01b      	b.n	8002aa8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a70:	897b      	ldrh	r3, [r7, #10]
 8002a72:	11db      	asrs	r3, r3, #7
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	f003 0306 	and.w	r3, r3, #6
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	f063 030f 	orn	r3, r3, #15
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	490e      	ldr	r1, [pc, #56]	@ (8002ac8 <I2C_MasterRequestWrite+0xfc>)
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f898 	bl	8002bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e010      	b.n	8002ac0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a9e:	897b      	ldrh	r3, [r7, #10]
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	4907      	ldr	r1, [pc, #28]	@ (8002acc <I2C_MasterRequestWrite+0x100>)
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 f888 	bl	8002bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e000      	b.n	8002ac0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	00010008 	.word	0x00010008
 8002acc:	00010002 	.word	0x00010002

08002ad0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	603b      	str	r3, [r7, #0]
 8002adc:	4613      	mov	r3, r2
 8002ade:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ae0:	e048      	b.n	8002b74 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae8:	d044      	beq.n	8002b74 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aea:	f7ff f939 	bl	8001d60 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d302      	bcc.n	8002b00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d139      	bne.n	8002b74 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	0c1b      	lsrs	r3, r3, #16
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d10d      	bne.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	43da      	mvns	r2, r3
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	4013      	ands	r3, r2
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	bf0c      	ite	eq
 8002b1c:	2301      	moveq	r3, #1
 8002b1e:	2300      	movne	r3, #0
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	461a      	mov	r2, r3
 8002b24:	e00c      	b.n	8002b40 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	43da      	mvns	r2, r3
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	4013      	ands	r3, r2
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf0c      	ite	eq
 8002b38:	2301      	moveq	r3, #1
 8002b3a:	2300      	movne	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	461a      	mov	r2, r3
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d116      	bne.n	8002b74 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2220      	movs	r2, #32
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b60:	f043 0220 	orr.w	r2, r3, #32
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e023      	b.n	8002bbc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	0c1b      	lsrs	r3, r3, #16
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d10d      	bne.n	8002b9a <I2C_WaitOnFlagUntilTimeout+0xca>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	43da      	mvns	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	bf0c      	ite	eq
 8002b90:	2301      	moveq	r3, #1
 8002b92:	2300      	movne	r3, #0
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	461a      	mov	r2, r3
 8002b98:	e00c      	b.n	8002bb4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	43da      	mvns	r2, r3
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	bf0c      	ite	eq
 8002bac:	2301      	moveq	r3, #1
 8002bae:	2300      	movne	r3, #0
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	79fb      	ldrb	r3, [r7, #7]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d093      	beq.n	8002ae2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bba:	2300      	movs	r3, #0
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}

08002bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	607a      	str	r2, [r7, #4]
 8002bd0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bd2:	e071      	b.n	8002cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002be2:	d123      	bne.n	8002c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bf2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002bfc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2220      	movs	r2, #32
 8002c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c18:	f043 0204 	orr.w	r2, r3, #4
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e067      	b.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c32:	d041      	beq.n	8002cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c34:	f7ff f894 	bl	8001d60 <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d302      	bcc.n	8002c4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d136      	bne.n	8002cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	0c1b      	lsrs	r3, r3, #16
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d10c      	bne.n	8002c6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	43da      	mvns	r2, r3
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	bf14      	ite	ne
 8002c66:	2301      	movne	r3, #1
 8002c68:	2300      	moveq	r3, #0
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	e00b      	b.n	8002c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	43da      	mvns	r2, r3
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	bf14      	ite	ne
 8002c80:	2301      	movne	r3, #1
 8002c82:	2300      	moveq	r3, #0
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d016      	beq.n	8002cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca4:	f043 0220 	orr.w	r2, r3, #32
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e021      	b.n	8002cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	0c1b      	lsrs	r3, r3, #16
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d10c      	bne.n	8002cdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	43da      	mvns	r2, r3
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	bf14      	ite	ne
 8002cd4:	2301      	movne	r3, #1
 8002cd6:	2300      	moveq	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	e00b      	b.n	8002cf4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	43da      	mvns	r2, r3
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	bf14      	ite	ne
 8002cee:	2301      	movne	r3, #1
 8002cf0:	2300      	moveq	r3, #0
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	f47f af6d 	bne.w	8002bd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d10:	e034      	b.n	8002d7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 f886 	bl	8002e24 <I2C_IsAcknowledgeFailed>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e034      	b.n	8002d8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d28:	d028      	beq.n	8002d7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d2a:	f7ff f819 	bl	8001d60 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d302      	bcc.n	8002d40 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d11d      	bne.n	8002d7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d4a:	2b80      	cmp	r3, #128	@ 0x80
 8002d4c:	d016      	beq.n	8002d7c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2220      	movs	r2, #32
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d68:	f043 0220 	orr.w	r2, r3, #32
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2200      	movs	r2, #0
 8002d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e007      	b.n	8002d8c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	695b      	ldr	r3, [r3, #20]
 8002d82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d86:	2b80      	cmp	r3, #128	@ 0x80
 8002d88:	d1c3      	bne.n	8002d12 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3710      	adds	r7, #16
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002da0:	e034      	b.n	8002e0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f83e 	bl	8002e24 <I2C_IsAcknowledgeFailed>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e034      	b.n	8002e1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db8:	d028      	beq.n	8002e0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dba:	f7fe ffd1 	bl	8001d60 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d302      	bcc.n	8002dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d11d      	bne.n	8002e0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	f003 0304 	and.w	r3, r3, #4
 8002dda:	2b04      	cmp	r3, #4
 8002ddc:	d016      	beq.n	8002e0c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2220      	movs	r2, #32
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df8:	f043 0220 	orr.w	r2, r3, #32
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e007      	b.n	8002e1c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	f003 0304 	and.w	r3, r3, #4
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	d1c3      	bne.n	8002da2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e3a:	d11b      	bne.n	8002e74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2220      	movs	r2, #32
 8002e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	f043 0204 	orr.w	r2, r3, #4
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr

08002e80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e272      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0301 	and.w	r3, r3, #1
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 8087 	beq.w	8002fae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ea0:	4b92      	ldr	r3, [pc, #584]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f003 030c 	and.w	r3, r3, #12
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d00c      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002eac:	4b8f      	ldr	r3, [pc, #572]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 030c 	and.w	r3, r3, #12
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d112      	bne.n	8002ede <HAL_RCC_OscConfig+0x5e>
 8002eb8:	4b8c      	ldr	r3, [pc, #560]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ec4:	d10b      	bne.n	8002ede <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec6:	4b89      	ldr	r3, [pc, #548]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d06c      	beq.n	8002fac <HAL_RCC_OscConfig+0x12c>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d168      	bne.n	8002fac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e24c      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ee6:	d106      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x76>
 8002ee8:	4b80      	ldr	r3, [pc, #512]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a7f      	ldr	r2, [pc, #508]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002eee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	e02e      	b.n	8002f54 <HAL_RCC_OscConfig+0xd4>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10c      	bne.n	8002f18 <HAL_RCC_OscConfig+0x98>
 8002efe:	4b7b      	ldr	r3, [pc, #492]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a7a      	ldr	r2, [pc, #488]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	4b78      	ldr	r3, [pc, #480]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a77      	ldr	r2, [pc, #476]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	e01d      	b.n	8002f54 <HAL_RCC_OscConfig+0xd4>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f20:	d10c      	bne.n	8002f3c <HAL_RCC_OscConfig+0xbc>
 8002f22:	4b72      	ldr	r3, [pc, #456]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a71      	ldr	r2, [pc, #452]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	4b6f      	ldr	r3, [pc, #444]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a6e      	ldr	r2, [pc, #440]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	e00b      	b.n	8002f54 <HAL_RCC_OscConfig+0xd4>
 8002f3c:	4b6b      	ldr	r3, [pc, #428]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a6a      	ldr	r2, [pc, #424]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f46:	6013      	str	r3, [r2, #0]
 8002f48:	4b68      	ldr	r3, [pc, #416]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a67      	ldr	r2, [pc, #412]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d013      	beq.n	8002f84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5c:	f7fe ff00 	bl	8001d60 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f64:	f7fe fefc 	bl	8001d60 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b64      	cmp	r3, #100	@ 0x64
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e200      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f76:	4b5d      	ldr	r3, [pc, #372]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0xe4>
 8002f82:	e014      	b.n	8002fae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f84:	f7fe feec 	bl	8001d60 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f8c:	f7fe fee8 	bl	8001d60 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b64      	cmp	r3, #100	@ 0x64
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e1ec      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f9e:	4b53      	ldr	r3, [pc, #332]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1f0      	bne.n	8002f8c <HAL_RCC_OscConfig+0x10c>
 8002faa:	e000      	b.n	8002fae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d063      	beq.n	8003082 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fba:	4b4c      	ldr	r3, [pc, #304]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00b      	beq.n	8002fde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fc6:	4b49      	ldr	r3, [pc, #292]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b08      	cmp	r3, #8
 8002fd0:	d11c      	bne.n	800300c <HAL_RCC_OscConfig+0x18c>
 8002fd2:	4b46      	ldr	r3, [pc, #280]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d116      	bne.n	800300c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fde:	4b43      	ldr	r3, [pc, #268]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d005      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x176>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d001      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e1c0      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	4939      	ldr	r1, [pc, #228]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800300a:	e03a      	b.n	8003082 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d020      	beq.n	8003056 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003014:	4b36      	ldr	r3, [pc, #216]	@ (80030f0 <HAL_RCC_OscConfig+0x270>)
 8003016:	2201      	movs	r2, #1
 8003018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800301a:	f7fe fea1 	bl	8001d60 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003022:	f7fe fe9d 	bl	8001d60 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e1a1      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003034:	4b2d      	ldr	r3, [pc, #180]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0302 	and.w	r3, r3, #2
 800303c:	2b00      	cmp	r3, #0
 800303e:	d0f0      	beq.n	8003022 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003040:	4b2a      	ldr	r3, [pc, #168]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	00db      	lsls	r3, r3, #3
 800304e:	4927      	ldr	r1, [pc, #156]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003050:	4313      	orrs	r3, r2
 8003052:	600b      	str	r3, [r1, #0]
 8003054:	e015      	b.n	8003082 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003056:	4b26      	ldr	r3, [pc, #152]	@ (80030f0 <HAL_RCC_OscConfig+0x270>)
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305c:	f7fe fe80 	bl	8001d60 <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003064:	f7fe fe7c 	bl	8001d60 <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e180      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003076:	4b1d      	ldr	r3, [pc, #116]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	2b00      	cmp	r3, #0
 800308c:	d03a      	beq.n	8003104 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	699b      	ldr	r3, [r3, #24]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d019      	beq.n	80030ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003096:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_RCC_OscConfig+0x274>)
 8003098:	2201      	movs	r2, #1
 800309a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800309c:	f7fe fe60 	bl	8001d60 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a4:	f7fe fe5c 	bl	8001d60 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e160      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030b6:	4b0d      	ldr	r3, [pc, #52]	@ (80030ec <HAL_RCC_OscConfig+0x26c>)
 80030b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f0      	beq.n	80030a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030c2:	2001      	movs	r0, #1
 80030c4:	f000 faba 	bl	800363c <RCC_Delay>
 80030c8:	e01c      	b.n	8003104 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ca:	4b0a      	ldr	r3, [pc, #40]	@ (80030f4 <HAL_RCC_OscConfig+0x274>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d0:	f7fe fe46 	bl	8001d60 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d6:	e00f      	b.n	80030f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d8:	f7fe fe42 	bl	8001d60 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d908      	bls.n	80030f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e146      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
 80030ea:	bf00      	nop
 80030ec:	40021000 	.word	0x40021000
 80030f0:	42420000 	.word	0x42420000
 80030f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f8:	4b92      	ldr	r3, [pc, #584]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80030fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fc:	f003 0302 	and.w	r3, r3, #2
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1e9      	bne.n	80030d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 80a6 	beq.w	800325e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003116:	4b8b      	ldr	r3, [pc, #556]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10d      	bne.n	800313e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003122:	4b88      	ldr	r3, [pc, #544]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	4a87      	ldr	r2, [pc, #540]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800312c:	61d3      	str	r3, [r2, #28]
 800312e:	4b85      	ldr	r3, [pc, #532]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003136:	60bb      	str	r3, [r7, #8]
 8003138:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800313a:	2301      	movs	r3, #1
 800313c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313e:	4b82      	ldr	r3, [pc, #520]	@ (8003348 <HAL_RCC_OscConfig+0x4c8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003146:	2b00      	cmp	r3, #0
 8003148:	d118      	bne.n	800317c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800314a:	4b7f      	ldr	r3, [pc, #508]	@ (8003348 <HAL_RCC_OscConfig+0x4c8>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a7e      	ldr	r2, [pc, #504]	@ (8003348 <HAL_RCC_OscConfig+0x4c8>)
 8003150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003156:	f7fe fe03 	bl	8001d60 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800315e:	f7fe fdff 	bl	8001d60 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b64      	cmp	r3, #100	@ 0x64
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e103      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003170:	4b75      	ldr	r3, [pc, #468]	@ (8003348 <HAL_RCC_OscConfig+0x4c8>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0f0      	beq.n	800315e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	2b01      	cmp	r3, #1
 8003182:	d106      	bne.n	8003192 <HAL_RCC_OscConfig+0x312>
 8003184:	4b6f      	ldr	r3, [pc, #444]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	4a6e      	ldr	r2, [pc, #440]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6213      	str	r3, [r2, #32]
 8003190:	e02d      	b.n	80031ee <HAL_RCC_OscConfig+0x36e>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10c      	bne.n	80031b4 <HAL_RCC_OscConfig+0x334>
 800319a:	4b6a      	ldr	r3, [pc, #424]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	4a69      	ldr	r2, [pc, #420]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	f023 0301 	bic.w	r3, r3, #1
 80031a4:	6213      	str	r3, [r2, #32]
 80031a6:	4b67      	ldr	r3, [pc, #412]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	4a66      	ldr	r2, [pc, #408]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031ac:	f023 0304 	bic.w	r3, r3, #4
 80031b0:	6213      	str	r3, [r2, #32]
 80031b2:	e01c      	b.n	80031ee <HAL_RCC_OscConfig+0x36e>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	2b05      	cmp	r3, #5
 80031ba:	d10c      	bne.n	80031d6 <HAL_RCC_OscConfig+0x356>
 80031bc:	4b61      	ldr	r3, [pc, #388]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	4a60      	ldr	r2, [pc, #384]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031c2:	f043 0304 	orr.w	r3, r3, #4
 80031c6:	6213      	str	r3, [r2, #32]
 80031c8:	4b5e      	ldr	r3, [pc, #376]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	4a5d      	ldr	r2, [pc, #372]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	6213      	str	r3, [r2, #32]
 80031d4:	e00b      	b.n	80031ee <HAL_RCC_OscConfig+0x36e>
 80031d6:	4b5b      	ldr	r3, [pc, #364]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	4a5a      	ldr	r2, [pc, #360]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031dc:	f023 0301 	bic.w	r3, r3, #1
 80031e0:	6213      	str	r3, [r2, #32]
 80031e2:	4b58      	ldr	r3, [pc, #352]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031e4:	6a1b      	ldr	r3, [r3, #32]
 80031e6:	4a57      	ldr	r2, [pc, #348]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80031e8:	f023 0304 	bic.w	r3, r3, #4
 80031ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d015      	beq.n	8003222 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f6:	f7fe fdb3 	bl	8001d60 <HAL_GetTick>
 80031fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031fc:	e00a      	b.n	8003214 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031fe:	f7fe fdaf 	bl	8001d60 <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	f241 3288 	movw	r2, #5000	@ 0x1388
 800320c:	4293      	cmp	r3, r2
 800320e:	d901      	bls.n	8003214 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e0b1      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003214:	4b4b      	ldr	r3, [pc, #300]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0ee      	beq.n	80031fe <HAL_RCC_OscConfig+0x37e>
 8003220:	e014      	b.n	800324c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003222:	f7fe fd9d 	bl	8001d60 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003228:	e00a      	b.n	8003240 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800322a:	f7fe fd99 	bl	8001d60 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003238:	4293      	cmp	r3, r2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e09b      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003240:	4b40      	ldr	r3, [pc, #256]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1ee      	bne.n	800322a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800324c:	7dfb      	ldrb	r3, [r7, #23]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d105      	bne.n	800325e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003252:	4b3c      	ldr	r3, [pc, #240]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003254:	69db      	ldr	r3, [r3, #28]
 8003256:	4a3b      	ldr	r2, [pc, #236]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 8003258:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800325c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	69db      	ldr	r3, [r3, #28]
 8003262:	2b00      	cmp	r3, #0
 8003264:	f000 8087 	beq.w	8003376 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003268:	4b36      	ldr	r3, [pc, #216]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f003 030c 	and.w	r3, r3, #12
 8003270:	2b08      	cmp	r3, #8
 8003272:	d061      	beq.n	8003338 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	2b02      	cmp	r3, #2
 800327a:	d146      	bne.n	800330a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800327c:	4b33      	ldr	r3, [pc, #204]	@ (800334c <HAL_RCC_OscConfig+0x4cc>)
 800327e:	2200      	movs	r2, #0
 8003280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003282:	f7fe fd6d 	bl	8001d60 <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800328a:	f7fe fd69 	bl	8001d60 <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e06d      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800329c:	4b29      	ldr	r3, [pc, #164]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1f0      	bne.n	800328a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b0:	d108      	bne.n	80032c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032b2:	4b24      	ldr	r3, [pc, #144]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	4921      	ldr	r1, [pc, #132]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032c4:	4b1f      	ldr	r3, [pc, #124]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a19      	ldr	r1, [r3, #32]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	430b      	orrs	r3, r1
 80032d6:	491b      	ldr	r1, [pc, #108]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032dc:	4b1b      	ldr	r3, [pc, #108]	@ (800334c <HAL_RCC_OscConfig+0x4cc>)
 80032de:	2201      	movs	r2, #1
 80032e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032e2:	f7fe fd3d 	bl	8001d60 <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032e8:	e008      	b.n	80032fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ea:	f7fe fd39 	bl	8001d60 <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e03d      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032fc:	4b11      	ldr	r3, [pc, #68]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0f0      	beq.n	80032ea <HAL_RCC_OscConfig+0x46a>
 8003308:	e035      	b.n	8003376 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800330a:	4b10      	ldr	r3, [pc, #64]	@ (800334c <HAL_RCC_OscConfig+0x4cc>)
 800330c:	2200      	movs	r2, #0
 800330e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003310:	f7fe fd26 	bl	8001d60 <HAL_GetTick>
 8003314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003316:	e008      	b.n	800332a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003318:	f7fe fd22 	bl	8001d60 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d901      	bls.n	800332a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e026      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800332a:	4b06      	ldr	r3, [pc, #24]	@ (8003344 <HAL_RCC_OscConfig+0x4c4>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d1f0      	bne.n	8003318 <HAL_RCC_OscConfig+0x498>
 8003336:	e01e      	b.n	8003376 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	69db      	ldr	r3, [r3, #28]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d107      	bne.n	8003350 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e019      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
 8003344:	40021000 	.word	0x40021000
 8003348:	40007000 	.word	0x40007000
 800334c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003350:	4b0b      	ldr	r3, [pc, #44]	@ (8003380 <HAL_RCC_OscConfig+0x500>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	429a      	cmp	r2, r3
 8003362:	d106      	bne.n	8003372 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336e:	429a      	cmp	r2, r3
 8003370:	d001      	beq.n	8003376 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e000      	b.n	8003378 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	3718      	adds	r7, #24
 800337c:	46bd      	mov	sp, r7
 800337e:	bd80      	pop	{r7, pc}
 8003380:	40021000 	.word	0x40021000

08003384 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e0d0      	b.n	800353a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003398:	4b6a      	ldr	r3, [pc, #424]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d910      	bls.n	80033c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a6:	4b67      	ldr	r3, [pc, #412]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f023 0207 	bic.w	r2, r3, #7
 80033ae:	4965      	ldr	r1, [pc, #404]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b6:	4b63      	ldr	r3, [pc, #396]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d001      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e0b8      	b.n	800353a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0302 	and.w	r3, r3, #2
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d020      	beq.n	8003416 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d005      	beq.n	80033ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033e0:	4b59      	ldr	r3, [pc, #356]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4a58      	ldr	r2, [pc, #352]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 80033e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0308 	and.w	r3, r3, #8
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033f8:	4b53      	ldr	r3, [pc, #332]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4a52      	ldr	r2, [pc, #328]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 80033fe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003402:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003404:	4b50      	ldr	r3, [pc, #320]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	494d      	ldr	r1, [pc, #308]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003412:	4313      	orrs	r3, r2
 8003414:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d040      	beq.n	80034a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	2b01      	cmp	r3, #1
 8003428:	d107      	bne.n	800343a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800342a:	4b47      	ldr	r3, [pc, #284]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d115      	bne.n	8003462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e07f      	b.n	800353a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b02      	cmp	r3, #2
 8003440:	d107      	bne.n	8003452 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003442:	4b41      	ldr	r3, [pc, #260]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d109      	bne.n	8003462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e073      	b.n	800353a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003452:	4b3d      	ldr	r3, [pc, #244]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e06b      	b.n	800353a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003462:	4b39      	ldr	r3, [pc, #228]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f023 0203 	bic.w	r2, r3, #3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	4936      	ldr	r1, [pc, #216]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003470:	4313      	orrs	r3, r2
 8003472:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003474:	f7fe fc74 	bl	8001d60 <HAL_GetTick>
 8003478:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800347a:	e00a      	b.n	8003492 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800347c:	f7fe fc70 	bl	8001d60 <HAL_GetTick>
 8003480:	4602      	mov	r2, r0
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	1ad3      	subs	r3, r2, r3
 8003486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800348a:	4293      	cmp	r3, r2
 800348c:	d901      	bls.n	8003492 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e053      	b.n	800353a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003492:	4b2d      	ldr	r3, [pc, #180]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 020c 	and.w	r2, r3, #12
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d1eb      	bne.n	800347c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034a4:	4b27      	ldr	r3, [pc, #156]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d210      	bcs.n	80034d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b2:	4b24      	ldr	r3, [pc, #144]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f023 0207 	bic.w	r2, r3, #7
 80034ba:	4922      	ldr	r1, [pc, #136]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	4313      	orrs	r3, r2
 80034c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c2:	4b20      	ldr	r3, [pc, #128]	@ (8003544 <HAL_RCC_ClockConfig+0x1c0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d001      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e032      	b.n	800353a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d008      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e0:	4b19      	ldr	r3, [pc, #100]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	4916      	ldr	r1, [pc, #88]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d009      	beq.n	8003512 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034fe:	4b12      	ldr	r3, [pc, #72]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	490e      	ldr	r1, [pc, #56]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	4313      	orrs	r3, r2
 8003510:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003512:	f000 f821 	bl	8003558 <HAL_RCC_GetSysClockFreq>
 8003516:	4602      	mov	r2, r0
 8003518:	4b0b      	ldr	r3, [pc, #44]	@ (8003548 <HAL_RCC_ClockConfig+0x1c4>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	091b      	lsrs	r3, r3, #4
 800351e:	f003 030f 	and.w	r3, r3, #15
 8003522:	490a      	ldr	r1, [pc, #40]	@ (800354c <HAL_RCC_ClockConfig+0x1c8>)
 8003524:	5ccb      	ldrb	r3, [r1, r3]
 8003526:	fa22 f303 	lsr.w	r3, r2, r3
 800352a:	4a09      	ldr	r2, [pc, #36]	@ (8003550 <HAL_RCC_ClockConfig+0x1cc>)
 800352c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800352e:	4b09      	ldr	r3, [pc, #36]	@ (8003554 <HAL_RCC_ClockConfig+0x1d0>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f7fe fbd2 	bl	8001cdc <HAL_InitTick>

  return HAL_OK;
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40022000 	.word	0x40022000
 8003548:	40021000 	.word	0x40021000
 800354c:	080052f8 	.word	0x080052f8
 8003550:	20000008 	.word	0x20000008
 8003554:	2000000c 	.word	0x2000000c

08003558 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003558:	b480      	push	{r7}
 800355a:	b087      	sub	sp, #28
 800355c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800355e:	2300      	movs	r3, #0
 8003560:	60fb      	str	r3, [r7, #12]
 8003562:	2300      	movs	r3, #0
 8003564:	60bb      	str	r3, [r7, #8]
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]
 800356a:	2300      	movs	r3, #0
 800356c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800356e:	2300      	movs	r3, #0
 8003570:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003572:	4b1e      	ldr	r3, [pc, #120]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x94>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f003 030c 	and.w	r3, r3, #12
 800357e:	2b04      	cmp	r3, #4
 8003580:	d002      	beq.n	8003588 <HAL_RCC_GetSysClockFreq+0x30>
 8003582:	2b08      	cmp	r3, #8
 8003584:	d003      	beq.n	800358e <HAL_RCC_GetSysClockFreq+0x36>
 8003586:	e027      	b.n	80035d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003588:	4b19      	ldr	r3, [pc, #100]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800358a:	613b      	str	r3, [r7, #16]
      break;
 800358c:	e027      	b.n	80035de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	0c9b      	lsrs	r3, r3, #18
 8003592:	f003 030f 	and.w	r3, r3, #15
 8003596:	4a17      	ldr	r2, [pc, #92]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003598:	5cd3      	ldrb	r3, [r2, r3]
 800359a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d010      	beq.n	80035c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035a6:	4b11      	ldr	r3, [pc, #68]	@ (80035ec <HAL_RCC_GetSysClockFreq+0x94>)
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	0c5b      	lsrs	r3, r3, #17
 80035ac:	f003 0301 	and.w	r3, r3, #1
 80035b0:	4a11      	ldr	r2, [pc, #68]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035b2:	5cd3      	ldrb	r3, [r2, r3]
 80035b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a0d      	ldr	r2, [pc, #52]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80035ba:	fb03 f202 	mul.w	r2, r3, r2
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	e004      	b.n	80035d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a0c      	ldr	r2, [pc, #48]	@ (80035fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80035cc:	fb02 f303 	mul.w	r3, r2, r3
 80035d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	613b      	str	r3, [r7, #16]
      break;
 80035d6:	e002      	b.n	80035de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035d8:	4b05      	ldr	r3, [pc, #20]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80035da:	613b      	str	r3, [r7, #16]
      break;
 80035dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035de:	693b      	ldr	r3, [r7, #16]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	371c      	adds	r7, #28
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	40021000 	.word	0x40021000
 80035f0:	007a1200 	.word	0x007a1200
 80035f4:	08005310 	.word	0x08005310
 80035f8:	08005320 	.word	0x08005320
 80035fc:	003d0900 	.word	0x003d0900

08003600 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003600:	b480      	push	{r7}
 8003602:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003604:	4b02      	ldr	r3, [pc, #8]	@ (8003610 <HAL_RCC_GetHCLKFreq+0x10>)
 8003606:	681b      	ldr	r3, [r3, #0]
}
 8003608:	4618      	mov	r0, r3
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr
 8003610:	20000008 	.word	0x20000008

08003614 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003618:	f7ff fff2 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 800361c:	4602      	mov	r2, r0
 800361e:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	0a1b      	lsrs	r3, r3, #8
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	4903      	ldr	r1, [pc, #12]	@ (8003638 <HAL_RCC_GetPCLK1Freq+0x24>)
 800362a:	5ccb      	ldrb	r3, [r1, r3]
 800362c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003630:	4618      	mov	r0, r3
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40021000 	.word	0x40021000
 8003638:	08005308 	.word	0x08005308

0800363c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003644:	4b0a      	ldr	r3, [pc, #40]	@ (8003670 <RCC_Delay+0x34>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a0a      	ldr	r2, [pc, #40]	@ (8003674 <RCC_Delay+0x38>)
 800364a:	fba2 2303 	umull	r2, r3, r2, r3
 800364e:	0a5b      	lsrs	r3, r3, #9
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	fb02 f303 	mul.w	r3, r2, r3
 8003656:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003658:	bf00      	nop
  }
  while (Delay --);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	1e5a      	subs	r2, r3, #1
 800365e:	60fa      	str	r2, [r7, #12]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1f9      	bne.n	8003658 <RCC_Delay+0x1c>
}
 8003664:	bf00      	nop
 8003666:	bf00      	nop
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr
 8003670:	20000008 	.word	0x20000008
 8003674:	10624dd3 	.word	0x10624dd3

08003678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e041      	b.n	800370e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d106      	bne.n	80036a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f7fe fa5a 	bl	8001b58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2202      	movs	r2, #2
 80036a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3304      	adds	r3, #4
 80036b4:	4619      	mov	r1, r3
 80036b6:	4610      	mov	r0, r2
 80036b8:	f000 f940 	bl	800393c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b01      	cmp	r3, #1
 800372a:	d001      	beq.n	8003730 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e032      	b.n	8003796 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a18      	ldr	r2, [pc, #96]	@ (80037a0 <HAL_TIM_Base_Start+0x88>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d00e      	beq.n	8003760 <HAL_TIM_Base_Start+0x48>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800374a:	d009      	beq.n	8003760 <HAL_TIM_Base_Start+0x48>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a14      	ldr	r2, [pc, #80]	@ (80037a4 <HAL_TIM_Base_Start+0x8c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d004      	beq.n	8003760 <HAL_TIM_Base_Start+0x48>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a13      	ldr	r2, [pc, #76]	@ (80037a8 <HAL_TIM_Base_Start+0x90>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d111      	bne.n	8003784 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2b06      	cmp	r3, #6
 8003770:	d010      	beq.n	8003794 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f042 0201 	orr.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003782:	e007      	b.n	8003794 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0201 	orr.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr
 80037a0:	40012c00 	.word	0x40012c00
 80037a4:	40000400 	.word	0x40000400
 80037a8:	40000800 	.word	0x40000800

080037ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037b6:	2300      	movs	r3, #0
 80037b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d101      	bne.n	80037c8 <HAL_TIM_ConfigClockSource+0x1c>
 80037c4:	2302      	movs	r3, #2
 80037c6:	e0b4      	b.n	8003932 <HAL_TIM_ConfigClockSource+0x186>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80037e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	68ba      	ldr	r2, [r7, #8]
 80037f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003800:	d03e      	beq.n	8003880 <HAL_TIM_ConfigClockSource+0xd4>
 8003802:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003806:	f200 8087 	bhi.w	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 800380a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800380e:	f000 8086 	beq.w	800391e <HAL_TIM_ConfigClockSource+0x172>
 8003812:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003816:	d87f      	bhi.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 8003818:	2b70      	cmp	r3, #112	@ 0x70
 800381a:	d01a      	beq.n	8003852 <HAL_TIM_ConfigClockSource+0xa6>
 800381c:	2b70      	cmp	r3, #112	@ 0x70
 800381e:	d87b      	bhi.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 8003820:	2b60      	cmp	r3, #96	@ 0x60
 8003822:	d050      	beq.n	80038c6 <HAL_TIM_ConfigClockSource+0x11a>
 8003824:	2b60      	cmp	r3, #96	@ 0x60
 8003826:	d877      	bhi.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 8003828:	2b50      	cmp	r3, #80	@ 0x50
 800382a:	d03c      	beq.n	80038a6 <HAL_TIM_ConfigClockSource+0xfa>
 800382c:	2b50      	cmp	r3, #80	@ 0x50
 800382e:	d873      	bhi.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 8003830:	2b40      	cmp	r3, #64	@ 0x40
 8003832:	d058      	beq.n	80038e6 <HAL_TIM_ConfigClockSource+0x13a>
 8003834:	2b40      	cmp	r3, #64	@ 0x40
 8003836:	d86f      	bhi.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 8003838:	2b30      	cmp	r3, #48	@ 0x30
 800383a:	d064      	beq.n	8003906 <HAL_TIM_ConfigClockSource+0x15a>
 800383c:	2b30      	cmp	r3, #48	@ 0x30
 800383e:	d86b      	bhi.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 8003840:	2b20      	cmp	r3, #32
 8003842:	d060      	beq.n	8003906 <HAL_TIM_ConfigClockSource+0x15a>
 8003844:	2b20      	cmp	r3, #32
 8003846:	d867      	bhi.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
 8003848:	2b00      	cmp	r3, #0
 800384a:	d05c      	beq.n	8003906 <HAL_TIM_ConfigClockSource+0x15a>
 800384c:	2b10      	cmp	r3, #16
 800384e:	d05a      	beq.n	8003906 <HAL_TIM_ConfigClockSource+0x15a>
 8003850:	e062      	b.n	8003918 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003862:	f000 f950 	bl	8003b06 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003874:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	609a      	str	r2, [r3, #8]
      break;
 800387e:	e04f      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003890:	f000 f939 	bl	8003b06 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038a2:	609a      	str	r2, [r3, #8]
      break;
 80038a4:	e03c      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038b2:	461a      	mov	r2, r3
 80038b4:	f000 f8b0 	bl	8003a18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2150      	movs	r1, #80	@ 0x50
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 f907 	bl	8003ad2 <TIM_ITRx_SetConfig>
      break;
 80038c4:	e02c      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038d2:	461a      	mov	r2, r3
 80038d4:	f000 f8ce 	bl	8003a74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2160      	movs	r1, #96	@ 0x60
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 f8f7 	bl	8003ad2 <TIM_ITRx_SetConfig>
      break;
 80038e4:	e01c      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038f2:	461a      	mov	r2, r3
 80038f4:	f000 f890 	bl	8003a18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2140      	movs	r1, #64	@ 0x40
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 f8e7 	bl	8003ad2 <TIM_ITRx_SetConfig>
      break;
 8003904:	e00c      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4619      	mov	r1, r3
 8003910:	4610      	mov	r0, r2
 8003912:	f000 f8de 	bl	8003ad2 <TIM_ITRx_SetConfig>
      break;
 8003916:	e003      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	73fb      	strb	r3, [r7, #15]
      break;
 800391c:	e000      	b.n	8003920 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800391e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003930:	7bfb      	ldrb	r3, [r7, #15]
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a2f      	ldr	r2, [pc, #188]	@ (8003a0c <TIM_Base_SetConfig+0xd0>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d00b      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800395a:	d007      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a2c      	ldr	r2, [pc, #176]	@ (8003a10 <TIM_Base_SetConfig+0xd4>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_Base_SetConfig+0x30>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a2b      	ldr	r2, [pc, #172]	@ (8003a14 <TIM_Base_SetConfig+0xd8>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d108      	bne.n	800397e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003972:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	4313      	orrs	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a22      	ldr	r2, [pc, #136]	@ (8003a0c <TIM_Base_SetConfig+0xd0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d00b      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800398c:	d007      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a1f      	ldr	r2, [pc, #124]	@ (8003a10 <TIM_Base_SetConfig+0xd4>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d003      	beq.n	800399e <TIM_Base_SetConfig+0x62>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a1e      	ldr	r2, [pc, #120]	@ (8003a14 <TIM_Base_SetConfig+0xd8>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d108      	bne.n	80039b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68fa      	ldr	r2, [r7, #12]
 80039c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a0d      	ldr	r2, [pc, #52]	@ (8003a0c <TIM_Base_SetConfig+0xd0>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d103      	bne.n	80039e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	691a      	ldr	r2, [r3, #16]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	691b      	ldr	r3, [r3, #16]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d005      	beq.n	8003a02 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	f023 0201 	bic.w	r2, r3, #1
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	611a      	str	r2, [r3, #16]
  }
}
 8003a02:	bf00      	nop
 8003a04:	3714      	adds	r7, #20
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bc80      	pop	{r7}
 8003a0a:	4770      	bx	lr
 8003a0c:	40012c00 	.word	0x40012c00
 8003a10:	40000400 	.word	0x40000400
 8003a14:	40000800 	.word	0x40000800

08003a18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b087      	sub	sp, #28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	f023 0201 	bic.w	r2, r3, #1
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f023 030a 	bic.w	r3, r3, #10
 8003a54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	621a      	str	r2, [r3, #32]
}
 8003a6a:	bf00      	nop
 8003a6c:	371c      	adds	r7, #28
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr

08003a74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b087      	sub	sp, #28
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6a1b      	ldr	r3, [r3, #32]
 8003a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	6a1b      	ldr	r3, [r3, #32]
 8003a8a:	f023 0210 	bic.w	r2, r3, #16
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	031b      	lsls	r3, r3, #12
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ab0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	697a      	ldr	r2, [r7, #20]
 8003ac6:	621a      	str	r2, [r3, #32]
}
 8003ac8:	bf00      	nop
 8003aca:	371c      	adds	r7, #28
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bc80      	pop	{r7}
 8003ad0:	4770      	bx	lr

08003ad2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b085      	sub	sp, #20
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]
 8003ada:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ae8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	f043 0307 	orr.w	r3, r3, #7
 8003af4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	609a      	str	r2, [r3, #8]
}
 8003afc:	bf00      	nop
 8003afe:	3714      	adds	r7, #20
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr

08003b06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b087      	sub	sp, #28
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	60f8      	str	r0, [r7, #12]
 8003b0e:	60b9      	str	r1, [r7, #8]
 8003b10:	607a      	str	r2, [r7, #4]
 8003b12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	021a      	lsls	r2, r3, #8
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	431a      	orrs	r2, r3
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	609a      	str	r2, [r3, #8]
}
 8003b3a:	bf00      	nop
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr

08003b44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d101      	bne.n	8003b5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b58:	2302      	movs	r3, #2
 8003b5a:	e046      	b.n	8003bea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2202      	movs	r2, #2
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a16      	ldr	r2, [pc, #88]	@ (8003bf4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d00e      	beq.n	8003bbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ba8:	d009      	beq.n	8003bbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a12      	ldr	r2, [pc, #72]	@ (8003bf8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d004      	beq.n	8003bbe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a10      	ldr	r2, [pc, #64]	@ (8003bfc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bc4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3714      	adds	r7, #20
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr
 8003bf4:	40012c00 	.word	0x40012c00
 8003bf8:	40000400 	.word	0x40000400
 8003bfc:	40000800 	.word	0x40000800

08003c00 <siprintf>:
 8003c00:	b40e      	push	{r1, r2, r3}
 8003c02:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c06:	b510      	push	{r4, lr}
 8003c08:	2400      	movs	r4, #0
 8003c0a:	b09d      	sub	sp, #116	@ 0x74
 8003c0c:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c0e:	9002      	str	r0, [sp, #8]
 8003c10:	9006      	str	r0, [sp, #24]
 8003c12:	9107      	str	r1, [sp, #28]
 8003c14:	9104      	str	r1, [sp, #16]
 8003c16:	4809      	ldr	r0, [pc, #36]	@ (8003c3c <siprintf+0x3c>)
 8003c18:	4909      	ldr	r1, [pc, #36]	@ (8003c40 <siprintf+0x40>)
 8003c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c1e:	9105      	str	r1, [sp, #20]
 8003c20:	6800      	ldr	r0, [r0, #0]
 8003c22:	a902      	add	r1, sp, #8
 8003c24:	9301      	str	r3, [sp, #4]
 8003c26:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003c28:	f000 f992 	bl	8003f50 <_svfiprintf_r>
 8003c2c:	9b02      	ldr	r3, [sp, #8]
 8003c2e:	701c      	strb	r4, [r3, #0]
 8003c30:	b01d      	add	sp, #116	@ 0x74
 8003c32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c36:	b003      	add	sp, #12
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	20000014 	.word	0x20000014
 8003c40:	ffff0208 	.word	0xffff0208

08003c44 <memset>:
 8003c44:	4603      	mov	r3, r0
 8003c46:	4402      	add	r2, r0
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d100      	bne.n	8003c4e <memset+0xa>
 8003c4c:	4770      	bx	lr
 8003c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c52:	e7f9      	b.n	8003c48 <memset+0x4>

08003c54 <__errno>:
 8003c54:	4b01      	ldr	r3, [pc, #4]	@ (8003c5c <__errno+0x8>)
 8003c56:	6818      	ldr	r0, [r3, #0]
 8003c58:	4770      	bx	lr
 8003c5a:	bf00      	nop
 8003c5c:	20000014 	.word	0x20000014

08003c60 <__libc_init_array>:
 8003c60:	b570      	push	{r4, r5, r6, lr}
 8003c62:	2600      	movs	r6, #0
 8003c64:	4d0c      	ldr	r5, [pc, #48]	@ (8003c98 <__libc_init_array+0x38>)
 8003c66:	4c0d      	ldr	r4, [pc, #52]	@ (8003c9c <__libc_init_array+0x3c>)
 8003c68:	1b64      	subs	r4, r4, r5
 8003c6a:	10a4      	asrs	r4, r4, #2
 8003c6c:	42a6      	cmp	r6, r4
 8003c6e:	d109      	bne.n	8003c84 <__libc_init_array+0x24>
 8003c70:	f000 fc76 	bl	8004560 <_init>
 8003c74:	2600      	movs	r6, #0
 8003c76:	4d0a      	ldr	r5, [pc, #40]	@ (8003ca0 <__libc_init_array+0x40>)
 8003c78:	4c0a      	ldr	r4, [pc, #40]	@ (8003ca4 <__libc_init_array+0x44>)
 8003c7a:	1b64      	subs	r4, r4, r5
 8003c7c:	10a4      	asrs	r4, r4, #2
 8003c7e:	42a6      	cmp	r6, r4
 8003c80:	d105      	bne.n	8003c8e <__libc_init_array+0x2e>
 8003c82:	bd70      	pop	{r4, r5, r6, pc}
 8003c84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c88:	4798      	blx	r3
 8003c8a:	3601      	adds	r6, #1
 8003c8c:	e7ee      	b.n	8003c6c <__libc_init_array+0xc>
 8003c8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c92:	4798      	blx	r3
 8003c94:	3601      	adds	r6, #1
 8003c96:	e7f2      	b.n	8003c7e <__libc_init_array+0x1e>
 8003c98:	08005358 	.word	0x08005358
 8003c9c:	08005358 	.word	0x08005358
 8003ca0:	08005358 	.word	0x08005358
 8003ca4:	0800535c 	.word	0x0800535c

08003ca8 <__retarget_lock_acquire_recursive>:
 8003ca8:	4770      	bx	lr

08003caa <__retarget_lock_release_recursive>:
 8003caa:	4770      	bx	lr

08003cac <_free_r>:
 8003cac:	b538      	push	{r3, r4, r5, lr}
 8003cae:	4605      	mov	r5, r0
 8003cb0:	2900      	cmp	r1, #0
 8003cb2:	d040      	beq.n	8003d36 <_free_r+0x8a>
 8003cb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003cb8:	1f0c      	subs	r4, r1, #4
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	bfb8      	it	lt
 8003cbe:	18e4      	addlt	r4, r4, r3
 8003cc0:	f000 f8de 	bl	8003e80 <__malloc_lock>
 8003cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8003d38 <_free_r+0x8c>)
 8003cc6:	6813      	ldr	r3, [r2, #0]
 8003cc8:	b933      	cbnz	r3, 8003cd8 <_free_r+0x2c>
 8003cca:	6063      	str	r3, [r4, #4]
 8003ccc:	6014      	str	r4, [r2, #0]
 8003cce:	4628      	mov	r0, r5
 8003cd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003cd4:	f000 b8da 	b.w	8003e8c <__malloc_unlock>
 8003cd8:	42a3      	cmp	r3, r4
 8003cda:	d908      	bls.n	8003cee <_free_r+0x42>
 8003cdc:	6820      	ldr	r0, [r4, #0]
 8003cde:	1821      	adds	r1, r4, r0
 8003ce0:	428b      	cmp	r3, r1
 8003ce2:	bf01      	itttt	eq
 8003ce4:	6819      	ldreq	r1, [r3, #0]
 8003ce6:	685b      	ldreq	r3, [r3, #4]
 8003ce8:	1809      	addeq	r1, r1, r0
 8003cea:	6021      	streq	r1, [r4, #0]
 8003cec:	e7ed      	b.n	8003cca <_free_r+0x1e>
 8003cee:	461a      	mov	r2, r3
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	b10b      	cbz	r3, 8003cf8 <_free_r+0x4c>
 8003cf4:	42a3      	cmp	r3, r4
 8003cf6:	d9fa      	bls.n	8003cee <_free_r+0x42>
 8003cf8:	6811      	ldr	r1, [r2, #0]
 8003cfa:	1850      	adds	r0, r2, r1
 8003cfc:	42a0      	cmp	r0, r4
 8003cfe:	d10b      	bne.n	8003d18 <_free_r+0x6c>
 8003d00:	6820      	ldr	r0, [r4, #0]
 8003d02:	4401      	add	r1, r0
 8003d04:	1850      	adds	r0, r2, r1
 8003d06:	4283      	cmp	r3, r0
 8003d08:	6011      	str	r1, [r2, #0]
 8003d0a:	d1e0      	bne.n	8003cce <_free_r+0x22>
 8003d0c:	6818      	ldr	r0, [r3, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	4408      	add	r0, r1
 8003d12:	6010      	str	r0, [r2, #0]
 8003d14:	6053      	str	r3, [r2, #4]
 8003d16:	e7da      	b.n	8003cce <_free_r+0x22>
 8003d18:	d902      	bls.n	8003d20 <_free_r+0x74>
 8003d1a:	230c      	movs	r3, #12
 8003d1c:	602b      	str	r3, [r5, #0]
 8003d1e:	e7d6      	b.n	8003cce <_free_r+0x22>
 8003d20:	6820      	ldr	r0, [r4, #0]
 8003d22:	1821      	adds	r1, r4, r0
 8003d24:	428b      	cmp	r3, r1
 8003d26:	bf01      	itttt	eq
 8003d28:	6819      	ldreq	r1, [r3, #0]
 8003d2a:	685b      	ldreq	r3, [r3, #4]
 8003d2c:	1809      	addeq	r1, r1, r0
 8003d2e:	6021      	streq	r1, [r4, #0]
 8003d30:	6063      	str	r3, [r4, #4]
 8003d32:	6054      	str	r4, [r2, #4]
 8003d34:	e7cb      	b.n	8003cce <_free_r+0x22>
 8003d36:	bd38      	pop	{r3, r4, r5, pc}
 8003d38:	200006a0 	.word	0x200006a0

08003d3c <sbrk_aligned>:
 8003d3c:	b570      	push	{r4, r5, r6, lr}
 8003d3e:	4e0f      	ldr	r6, [pc, #60]	@ (8003d7c <sbrk_aligned+0x40>)
 8003d40:	460c      	mov	r4, r1
 8003d42:	6831      	ldr	r1, [r6, #0]
 8003d44:	4605      	mov	r5, r0
 8003d46:	b911      	cbnz	r1, 8003d4e <sbrk_aligned+0x12>
 8003d48:	f000 fba8 	bl	800449c <_sbrk_r>
 8003d4c:	6030      	str	r0, [r6, #0]
 8003d4e:	4621      	mov	r1, r4
 8003d50:	4628      	mov	r0, r5
 8003d52:	f000 fba3 	bl	800449c <_sbrk_r>
 8003d56:	1c43      	adds	r3, r0, #1
 8003d58:	d103      	bne.n	8003d62 <sbrk_aligned+0x26>
 8003d5a:	f04f 34ff 	mov.w	r4, #4294967295
 8003d5e:	4620      	mov	r0, r4
 8003d60:	bd70      	pop	{r4, r5, r6, pc}
 8003d62:	1cc4      	adds	r4, r0, #3
 8003d64:	f024 0403 	bic.w	r4, r4, #3
 8003d68:	42a0      	cmp	r0, r4
 8003d6a:	d0f8      	beq.n	8003d5e <sbrk_aligned+0x22>
 8003d6c:	1a21      	subs	r1, r4, r0
 8003d6e:	4628      	mov	r0, r5
 8003d70:	f000 fb94 	bl	800449c <_sbrk_r>
 8003d74:	3001      	adds	r0, #1
 8003d76:	d1f2      	bne.n	8003d5e <sbrk_aligned+0x22>
 8003d78:	e7ef      	b.n	8003d5a <sbrk_aligned+0x1e>
 8003d7a:	bf00      	nop
 8003d7c:	2000069c 	.word	0x2000069c

08003d80 <_malloc_r>:
 8003d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d84:	1ccd      	adds	r5, r1, #3
 8003d86:	f025 0503 	bic.w	r5, r5, #3
 8003d8a:	3508      	adds	r5, #8
 8003d8c:	2d0c      	cmp	r5, #12
 8003d8e:	bf38      	it	cc
 8003d90:	250c      	movcc	r5, #12
 8003d92:	2d00      	cmp	r5, #0
 8003d94:	4606      	mov	r6, r0
 8003d96:	db01      	blt.n	8003d9c <_malloc_r+0x1c>
 8003d98:	42a9      	cmp	r1, r5
 8003d9a:	d904      	bls.n	8003da6 <_malloc_r+0x26>
 8003d9c:	230c      	movs	r3, #12
 8003d9e:	6033      	str	r3, [r6, #0]
 8003da0:	2000      	movs	r0, #0
 8003da2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003da6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003e7c <_malloc_r+0xfc>
 8003daa:	f000 f869 	bl	8003e80 <__malloc_lock>
 8003dae:	f8d8 3000 	ldr.w	r3, [r8]
 8003db2:	461c      	mov	r4, r3
 8003db4:	bb44      	cbnz	r4, 8003e08 <_malloc_r+0x88>
 8003db6:	4629      	mov	r1, r5
 8003db8:	4630      	mov	r0, r6
 8003dba:	f7ff ffbf 	bl	8003d3c <sbrk_aligned>
 8003dbe:	1c43      	adds	r3, r0, #1
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	d158      	bne.n	8003e76 <_malloc_r+0xf6>
 8003dc4:	f8d8 4000 	ldr.w	r4, [r8]
 8003dc8:	4627      	mov	r7, r4
 8003dca:	2f00      	cmp	r7, #0
 8003dcc:	d143      	bne.n	8003e56 <_malloc_r+0xd6>
 8003dce:	2c00      	cmp	r4, #0
 8003dd0:	d04b      	beq.n	8003e6a <_malloc_r+0xea>
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	4639      	mov	r1, r7
 8003dd6:	4630      	mov	r0, r6
 8003dd8:	eb04 0903 	add.w	r9, r4, r3
 8003ddc:	f000 fb5e 	bl	800449c <_sbrk_r>
 8003de0:	4581      	cmp	r9, r0
 8003de2:	d142      	bne.n	8003e6a <_malloc_r+0xea>
 8003de4:	6821      	ldr	r1, [r4, #0]
 8003de6:	4630      	mov	r0, r6
 8003de8:	1a6d      	subs	r5, r5, r1
 8003dea:	4629      	mov	r1, r5
 8003dec:	f7ff ffa6 	bl	8003d3c <sbrk_aligned>
 8003df0:	3001      	adds	r0, #1
 8003df2:	d03a      	beq.n	8003e6a <_malloc_r+0xea>
 8003df4:	6823      	ldr	r3, [r4, #0]
 8003df6:	442b      	add	r3, r5
 8003df8:	6023      	str	r3, [r4, #0]
 8003dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	bb62      	cbnz	r2, 8003e5c <_malloc_r+0xdc>
 8003e02:	f8c8 7000 	str.w	r7, [r8]
 8003e06:	e00f      	b.n	8003e28 <_malloc_r+0xa8>
 8003e08:	6822      	ldr	r2, [r4, #0]
 8003e0a:	1b52      	subs	r2, r2, r5
 8003e0c:	d420      	bmi.n	8003e50 <_malloc_r+0xd0>
 8003e0e:	2a0b      	cmp	r2, #11
 8003e10:	d917      	bls.n	8003e42 <_malloc_r+0xc2>
 8003e12:	1961      	adds	r1, r4, r5
 8003e14:	42a3      	cmp	r3, r4
 8003e16:	6025      	str	r5, [r4, #0]
 8003e18:	bf18      	it	ne
 8003e1a:	6059      	strne	r1, [r3, #4]
 8003e1c:	6863      	ldr	r3, [r4, #4]
 8003e1e:	bf08      	it	eq
 8003e20:	f8c8 1000 	streq.w	r1, [r8]
 8003e24:	5162      	str	r2, [r4, r5]
 8003e26:	604b      	str	r3, [r1, #4]
 8003e28:	4630      	mov	r0, r6
 8003e2a:	f000 f82f 	bl	8003e8c <__malloc_unlock>
 8003e2e:	f104 000b 	add.w	r0, r4, #11
 8003e32:	1d23      	adds	r3, r4, #4
 8003e34:	f020 0007 	bic.w	r0, r0, #7
 8003e38:	1ac2      	subs	r2, r0, r3
 8003e3a:	bf1c      	itt	ne
 8003e3c:	1a1b      	subne	r3, r3, r0
 8003e3e:	50a3      	strne	r3, [r4, r2]
 8003e40:	e7af      	b.n	8003da2 <_malloc_r+0x22>
 8003e42:	6862      	ldr	r2, [r4, #4]
 8003e44:	42a3      	cmp	r3, r4
 8003e46:	bf0c      	ite	eq
 8003e48:	f8c8 2000 	streq.w	r2, [r8]
 8003e4c:	605a      	strne	r2, [r3, #4]
 8003e4e:	e7eb      	b.n	8003e28 <_malloc_r+0xa8>
 8003e50:	4623      	mov	r3, r4
 8003e52:	6864      	ldr	r4, [r4, #4]
 8003e54:	e7ae      	b.n	8003db4 <_malloc_r+0x34>
 8003e56:	463c      	mov	r4, r7
 8003e58:	687f      	ldr	r7, [r7, #4]
 8003e5a:	e7b6      	b.n	8003dca <_malloc_r+0x4a>
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	42a3      	cmp	r3, r4
 8003e62:	d1fb      	bne.n	8003e5c <_malloc_r+0xdc>
 8003e64:	2300      	movs	r3, #0
 8003e66:	6053      	str	r3, [r2, #4]
 8003e68:	e7de      	b.n	8003e28 <_malloc_r+0xa8>
 8003e6a:	230c      	movs	r3, #12
 8003e6c:	4630      	mov	r0, r6
 8003e6e:	6033      	str	r3, [r6, #0]
 8003e70:	f000 f80c 	bl	8003e8c <__malloc_unlock>
 8003e74:	e794      	b.n	8003da0 <_malloc_r+0x20>
 8003e76:	6005      	str	r5, [r0, #0]
 8003e78:	e7d6      	b.n	8003e28 <_malloc_r+0xa8>
 8003e7a:	bf00      	nop
 8003e7c:	200006a0 	.word	0x200006a0

08003e80 <__malloc_lock>:
 8003e80:	4801      	ldr	r0, [pc, #4]	@ (8003e88 <__malloc_lock+0x8>)
 8003e82:	f7ff bf11 	b.w	8003ca8 <__retarget_lock_acquire_recursive>
 8003e86:	bf00      	nop
 8003e88:	20000698 	.word	0x20000698

08003e8c <__malloc_unlock>:
 8003e8c:	4801      	ldr	r0, [pc, #4]	@ (8003e94 <__malloc_unlock+0x8>)
 8003e8e:	f7ff bf0c 	b.w	8003caa <__retarget_lock_release_recursive>
 8003e92:	bf00      	nop
 8003e94:	20000698 	.word	0x20000698

08003e98 <__ssputs_r>:
 8003e98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e9c:	461f      	mov	r7, r3
 8003e9e:	688e      	ldr	r6, [r1, #8]
 8003ea0:	4682      	mov	sl, r0
 8003ea2:	42be      	cmp	r6, r7
 8003ea4:	460c      	mov	r4, r1
 8003ea6:	4690      	mov	r8, r2
 8003ea8:	680b      	ldr	r3, [r1, #0]
 8003eaa:	d82d      	bhi.n	8003f08 <__ssputs_r+0x70>
 8003eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003eb0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003eb4:	d026      	beq.n	8003f04 <__ssputs_r+0x6c>
 8003eb6:	6965      	ldr	r5, [r4, #20]
 8003eb8:	6909      	ldr	r1, [r1, #16]
 8003eba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003ebe:	eba3 0901 	sub.w	r9, r3, r1
 8003ec2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003ec6:	1c7b      	adds	r3, r7, #1
 8003ec8:	444b      	add	r3, r9
 8003eca:	106d      	asrs	r5, r5, #1
 8003ecc:	429d      	cmp	r5, r3
 8003ece:	bf38      	it	cc
 8003ed0:	461d      	movcc	r5, r3
 8003ed2:	0553      	lsls	r3, r2, #21
 8003ed4:	d527      	bpl.n	8003f26 <__ssputs_r+0x8e>
 8003ed6:	4629      	mov	r1, r5
 8003ed8:	f7ff ff52 	bl	8003d80 <_malloc_r>
 8003edc:	4606      	mov	r6, r0
 8003ede:	b360      	cbz	r0, 8003f3a <__ssputs_r+0xa2>
 8003ee0:	464a      	mov	r2, r9
 8003ee2:	6921      	ldr	r1, [r4, #16]
 8003ee4:	f000 faf8 	bl	80044d8 <memcpy>
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003eee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ef2:	81a3      	strh	r3, [r4, #12]
 8003ef4:	6126      	str	r6, [r4, #16]
 8003ef6:	444e      	add	r6, r9
 8003ef8:	6026      	str	r6, [r4, #0]
 8003efa:	463e      	mov	r6, r7
 8003efc:	6165      	str	r5, [r4, #20]
 8003efe:	eba5 0509 	sub.w	r5, r5, r9
 8003f02:	60a5      	str	r5, [r4, #8]
 8003f04:	42be      	cmp	r6, r7
 8003f06:	d900      	bls.n	8003f0a <__ssputs_r+0x72>
 8003f08:	463e      	mov	r6, r7
 8003f0a:	4632      	mov	r2, r6
 8003f0c:	4641      	mov	r1, r8
 8003f0e:	6820      	ldr	r0, [r4, #0]
 8003f10:	f000 faaa 	bl	8004468 <memmove>
 8003f14:	2000      	movs	r0, #0
 8003f16:	68a3      	ldr	r3, [r4, #8]
 8003f18:	1b9b      	subs	r3, r3, r6
 8003f1a:	60a3      	str	r3, [r4, #8]
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	4433      	add	r3, r6
 8003f20:	6023      	str	r3, [r4, #0]
 8003f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f26:	462a      	mov	r2, r5
 8003f28:	f000 fae4 	bl	80044f4 <_realloc_r>
 8003f2c:	4606      	mov	r6, r0
 8003f2e:	2800      	cmp	r0, #0
 8003f30:	d1e0      	bne.n	8003ef4 <__ssputs_r+0x5c>
 8003f32:	4650      	mov	r0, sl
 8003f34:	6921      	ldr	r1, [r4, #16]
 8003f36:	f7ff feb9 	bl	8003cac <_free_r>
 8003f3a:	230c      	movs	r3, #12
 8003f3c:	f8ca 3000 	str.w	r3, [sl]
 8003f40:	89a3      	ldrh	r3, [r4, #12]
 8003f42:	f04f 30ff 	mov.w	r0, #4294967295
 8003f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f4a:	81a3      	strh	r3, [r4, #12]
 8003f4c:	e7e9      	b.n	8003f22 <__ssputs_r+0x8a>
	...

08003f50 <_svfiprintf_r>:
 8003f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f54:	4698      	mov	r8, r3
 8003f56:	898b      	ldrh	r3, [r1, #12]
 8003f58:	4607      	mov	r7, r0
 8003f5a:	061b      	lsls	r3, r3, #24
 8003f5c:	460d      	mov	r5, r1
 8003f5e:	4614      	mov	r4, r2
 8003f60:	b09d      	sub	sp, #116	@ 0x74
 8003f62:	d510      	bpl.n	8003f86 <_svfiprintf_r+0x36>
 8003f64:	690b      	ldr	r3, [r1, #16]
 8003f66:	b973      	cbnz	r3, 8003f86 <_svfiprintf_r+0x36>
 8003f68:	2140      	movs	r1, #64	@ 0x40
 8003f6a:	f7ff ff09 	bl	8003d80 <_malloc_r>
 8003f6e:	6028      	str	r0, [r5, #0]
 8003f70:	6128      	str	r0, [r5, #16]
 8003f72:	b930      	cbnz	r0, 8003f82 <_svfiprintf_r+0x32>
 8003f74:	230c      	movs	r3, #12
 8003f76:	603b      	str	r3, [r7, #0]
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	b01d      	add	sp, #116	@ 0x74
 8003f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f82:	2340      	movs	r3, #64	@ 0x40
 8003f84:	616b      	str	r3, [r5, #20]
 8003f86:	2300      	movs	r3, #0
 8003f88:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f8a:	2320      	movs	r3, #32
 8003f8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003f90:	2330      	movs	r3, #48	@ 0x30
 8003f92:	f04f 0901 	mov.w	r9, #1
 8003f96:	f8cd 800c 	str.w	r8, [sp, #12]
 8003f9a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004134 <_svfiprintf_r+0x1e4>
 8003f9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003fa2:	4623      	mov	r3, r4
 8003fa4:	469a      	mov	sl, r3
 8003fa6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003faa:	b10a      	cbz	r2, 8003fb0 <_svfiprintf_r+0x60>
 8003fac:	2a25      	cmp	r2, #37	@ 0x25
 8003fae:	d1f9      	bne.n	8003fa4 <_svfiprintf_r+0x54>
 8003fb0:	ebba 0b04 	subs.w	fp, sl, r4
 8003fb4:	d00b      	beq.n	8003fce <_svfiprintf_r+0x7e>
 8003fb6:	465b      	mov	r3, fp
 8003fb8:	4622      	mov	r2, r4
 8003fba:	4629      	mov	r1, r5
 8003fbc:	4638      	mov	r0, r7
 8003fbe:	f7ff ff6b 	bl	8003e98 <__ssputs_r>
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	f000 80a7 	beq.w	8004116 <_svfiprintf_r+0x1c6>
 8003fc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003fca:	445a      	add	r2, fp
 8003fcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8003fce:	f89a 3000 	ldrb.w	r3, [sl]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f000 809f 	beq.w	8004116 <_svfiprintf_r+0x1c6>
 8003fd8:	2300      	movs	r3, #0
 8003fda:	f04f 32ff 	mov.w	r2, #4294967295
 8003fde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003fe2:	f10a 0a01 	add.w	sl, sl, #1
 8003fe6:	9304      	str	r3, [sp, #16]
 8003fe8:	9307      	str	r3, [sp, #28]
 8003fea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003fee:	931a      	str	r3, [sp, #104]	@ 0x68
 8003ff0:	4654      	mov	r4, sl
 8003ff2:	2205      	movs	r2, #5
 8003ff4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ff8:	484e      	ldr	r0, [pc, #312]	@ (8004134 <_svfiprintf_r+0x1e4>)
 8003ffa:	f000 fa5f 	bl	80044bc <memchr>
 8003ffe:	9a04      	ldr	r2, [sp, #16]
 8004000:	b9d8      	cbnz	r0, 800403a <_svfiprintf_r+0xea>
 8004002:	06d0      	lsls	r0, r2, #27
 8004004:	bf44      	itt	mi
 8004006:	2320      	movmi	r3, #32
 8004008:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800400c:	0711      	lsls	r1, r2, #28
 800400e:	bf44      	itt	mi
 8004010:	232b      	movmi	r3, #43	@ 0x2b
 8004012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004016:	f89a 3000 	ldrb.w	r3, [sl]
 800401a:	2b2a      	cmp	r3, #42	@ 0x2a
 800401c:	d015      	beq.n	800404a <_svfiprintf_r+0xfa>
 800401e:	4654      	mov	r4, sl
 8004020:	2000      	movs	r0, #0
 8004022:	f04f 0c0a 	mov.w	ip, #10
 8004026:	9a07      	ldr	r2, [sp, #28]
 8004028:	4621      	mov	r1, r4
 800402a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800402e:	3b30      	subs	r3, #48	@ 0x30
 8004030:	2b09      	cmp	r3, #9
 8004032:	d94b      	bls.n	80040cc <_svfiprintf_r+0x17c>
 8004034:	b1b0      	cbz	r0, 8004064 <_svfiprintf_r+0x114>
 8004036:	9207      	str	r2, [sp, #28]
 8004038:	e014      	b.n	8004064 <_svfiprintf_r+0x114>
 800403a:	eba0 0308 	sub.w	r3, r0, r8
 800403e:	fa09 f303 	lsl.w	r3, r9, r3
 8004042:	4313      	orrs	r3, r2
 8004044:	46a2      	mov	sl, r4
 8004046:	9304      	str	r3, [sp, #16]
 8004048:	e7d2      	b.n	8003ff0 <_svfiprintf_r+0xa0>
 800404a:	9b03      	ldr	r3, [sp, #12]
 800404c:	1d19      	adds	r1, r3, #4
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	9103      	str	r1, [sp, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	bfbb      	ittet	lt
 8004056:	425b      	neglt	r3, r3
 8004058:	f042 0202 	orrlt.w	r2, r2, #2
 800405c:	9307      	strge	r3, [sp, #28]
 800405e:	9307      	strlt	r3, [sp, #28]
 8004060:	bfb8      	it	lt
 8004062:	9204      	strlt	r2, [sp, #16]
 8004064:	7823      	ldrb	r3, [r4, #0]
 8004066:	2b2e      	cmp	r3, #46	@ 0x2e
 8004068:	d10a      	bne.n	8004080 <_svfiprintf_r+0x130>
 800406a:	7863      	ldrb	r3, [r4, #1]
 800406c:	2b2a      	cmp	r3, #42	@ 0x2a
 800406e:	d132      	bne.n	80040d6 <_svfiprintf_r+0x186>
 8004070:	9b03      	ldr	r3, [sp, #12]
 8004072:	3402      	adds	r4, #2
 8004074:	1d1a      	adds	r2, r3, #4
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	9203      	str	r2, [sp, #12]
 800407a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800407e:	9305      	str	r3, [sp, #20]
 8004080:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004138 <_svfiprintf_r+0x1e8>
 8004084:	2203      	movs	r2, #3
 8004086:	4650      	mov	r0, sl
 8004088:	7821      	ldrb	r1, [r4, #0]
 800408a:	f000 fa17 	bl	80044bc <memchr>
 800408e:	b138      	cbz	r0, 80040a0 <_svfiprintf_r+0x150>
 8004090:	2240      	movs	r2, #64	@ 0x40
 8004092:	9b04      	ldr	r3, [sp, #16]
 8004094:	eba0 000a 	sub.w	r0, r0, sl
 8004098:	4082      	lsls	r2, r0
 800409a:	4313      	orrs	r3, r2
 800409c:	3401      	adds	r4, #1
 800409e:	9304      	str	r3, [sp, #16]
 80040a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040a4:	2206      	movs	r2, #6
 80040a6:	4825      	ldr	r0, [pc, #148]	@ (800413c <_svfiprintf_r+0x1ec>)
 80040a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80040ac:	f000 fa06 	bl	80044bc <memchr>
 80040b0:	2800      	cmp	r0, #0
 80040b2:	d036      	beq.n	8004122 <_svfiprintf_r+0x1d2>
 80040b4:	4b22      	ldr	r3, [pc, #136]	@ (8004140 <_svfiprintf_r+0x1f0>)
 80040b6:	bb1b      	cbnz	r3, 8004100 <_svfiprintf_r+0x1b0>
 80040b8:	9b03      	ldr	r3, [sp, #12]
 80040ba:	3307      	adds	r3, #7
 80040bc:	f023 0307 	bic.w	r3, r3, #7
 80040c0:	3308      	adds	r3, #8
 80040c2:	9303      	str	r3, [sp, #12]
 80040c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040c6:	4433      	add	r3, r6
 80040c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80040ca:	e76a      	b.n	8003fa2 <_svfiprintf_r+0x52>
 80040cc:	460c      	mov	r4, r1
 80040ce:	2001      	movs	r0, #1
 80040d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80040d4:	e7a8      	b.n	8004028 <_svfiprintf_r+0xd8>
 80040d6:	2300      	movs	r3, #0
 80040d8:	f04f 0c0a 	mov.w	ip, #10
 80040dc:	4619      	mov	r1, r3
 80040de:	3401      	adds	r4, #1
 80040e0:	9305      	str	r3, [sp, #20]
 80040e2:	4620      	mov	r0, r4
 80040e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80040e8:	3a30      	subs	r2, #48	@ 0x30
 80040ea:	2a09      	cmp	r2, #9
 80040ec:	d903      	bls.n	80040f6 <_svfiprintf_r+0x1a6>
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0c6      	beq.n	8004080 <_svfiprintf_r+0x130>
 80040f2:	9105      	str	r1, [sp, #20]
 80040f4:	e7c4      	b.n	8004080 <_svfiprintf_r+0x130>
 80040f6:	4604      	mov	r4, r0
 80040f8:	2301      	movs	r3, #1
 80040fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80040fe:	e7f0      	b.n	80040e2 <_svfiprintf_r+0x192>
 8004100:	ab03      	add	r3, sp, #12
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	462a      	mov	r2, r5
 8004106:	4638      	mov	r0, r7
 8004108:	4b0e      	ldr	r3, [pc, #56]	@ (8004144 <_svfiprintf_r+0x1f4>)
 800410a:	a904      	add	r1, sp, #16
 800410c:	f3af 8000 	nop.w
 8004110:	1c42      	adds	r2, r0, #1
 8004112:	4606      	mov	r6, r0
 8004114:	d1d6      	bne.n	80040c4 <_svfiprintf_r+0x174>
 8004116:	89ab      	ldrh	r3, [r5, #12]
 8004118:	065b      	lsls	r3, r3, #25
 800411a:	f53f af2d 	bmi.w	8003f78 <_svfiprintf_r+0x28>
 800411e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004120:	e72c      	b.n	8003f7c <_svfiprintf_r+0x2c>
 8004122:	ab03      	add	r3, sp, #12
 8004124:	9300      	str	r3, [sp, #0]
 8004126:	462a      	mov	r2, r5
 8004128:	4638      	mov	r0, r7
 800412a:	4b06      	ldr	r3, [pc, #24]	@ (8004144 <_svfiprintf_r+0x1f4>)
 800412c:	a904      	add	r1, sp, #16
 800412e:	f000 f87d 	bl	800422c <_printf_i>
 8004132:	e7ed      	b.n	8004110 <_svfiprintf_r+0x1c0>
 8004134:	08005322 	.word	0x08005322
 8004138:	08005328 	.word	0x08005328
 800413c:	0800532c 	.word	0x0800532c
 8004140:	00000000 	.word	0x00000000
 8004144:	08003e99 	.word	0x08003e99

08004148 <_printf_common>:
 8004148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800414c:	4616      	mov	r6, r2
 800414e:	4698      	mov	r8, r3
 8004150:	688a      	ldr	r2, [r1, #8]
 8004152:	690b      	ldr	r3, [r1, #16]
 8004154:	4607      	mov	r7, r0
 8004156:	4293      	cmp	r3, r2
 8004158:	bfb8      	it	lt
 800415a:	4613      	movlt	r3, r2
 800415c:	6033      	str	r3, [r6, #0]
 800415e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004162:	460c      	mov	r4, r1
 8004164:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004168:	b10a      	cbz	r2, 800416e <_printf_common+0x26>
 800416a:	3301      	adds	r3, #1
 800416c:	6033      	str	r3, [r6, #0]
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	0699      	lsls	r1, r3, #26
 8004172:	bf42      	ittt	mi
 8004174:	6833      	ldrmi	r3, [r6, #0]
 8004176:	3302      	addmi	r3, #2
 8004178:	6033      	strmi	r3, [r6, #0]
 800417a:	6825      	ldr	r5, [r4, #0]
 800417c:	f015 0506 	ands.w	r5, r5, #6
 8004180:	d106      	bne.n	8004190 <_printf_common+0x48>
 8004182:	f104 0a19 	add.w	sl, r4, #25
 8004186:	68e3      	ldr	r3, [r4, #12]
 8004188:	6832      	ldr	r2, [r6, #0]
 800418a:	1a9b      	subs	r3, r3, r2
 800418c:	42ab      	cmp	r3, r5
 800418e:	dc2b      	bgt.n	80041e8 <_printf_common+0xa0>
 8004190:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004194:	6822      	ldr	r2, [r4, #0]
 8004196:	3b00      	subs	r3, #0
 8004198:	bf18      	it	ne
 800419a:	2301      	movne	r3, #1
 800419c:	0692      	lsls	r2, r2, #26
 800419e:	d430      	bmi.n	8004202 <_printf_common+0xba>
 80041a0:	4641      	mov	r1, r8
 80041a2:	4638      	mov	r0, r7
 80041a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80041a8:	47c8      	blx	r9
 80041aa:	3001      	adds	r0, #1
 80041ac:	d023      	beq.n	80041f6 <_printf_common+0xae>
 80041ae:	6823      	ldr	r3, [r4, #0]
 80041b0:	6922      	ldr	r2, [r4, #16]
 80041b2:	f003 0306 	and.w	r3, r3, #6
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	bf14      	ite	ne
 80041ba:	2500      	movne	r5, #0
 80041bc:	6833      	ldreq	r3, [r6, #0]
 80041be:	f04f 0600 	mov.w	r6, #0
 80041c2:	bf08      	it	eq
 80041c4:	68e5      	ldreq	r5, [r4, #12]
 80041c6:	f104 041a 	add.w	r4, r4, #26
 80041ca:	bf08      	it	eq
 80041cc:	1aed      	subeq	r5, r5, r3
 80041ce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80041d2:	bf08      	it	eq
 80041d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041d8:	4293      	cmp	r3, r2
 80041da:	bfc4      	itt	gt
 80041dc:	1a9b      	subgt	r3, r3, r2
 80041de:	18ed      	addgt	r5, r5, r3
 80041e0:	42b5      	cmp	r5, r6
 80041e2:	d11a      	bne.n	800421a <_printf_common+0xd2>
 80041e4:	2000      	movs	r0, #0
 80041e6:	e008      	b.n	80041fa <_printf_common+0xb2>
 80041e8:	2301      	movs	r3, #1
 80041ea:	4652      	mov	r2, sl
 80041ec:	4641      	mov	r1, r8
 80041ee:	4638      	mov	r0, r7
 80041f0:	47c8      	blx	r9
 80041f2:	3001      	adds	r0, #1
 80041f4:	d103      	bne.n	80041fe <_printf_common+0xb6>
 80041f6:	f04f 30ff 	mov.w	r0, #4294967295
 80041fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041fe:	3501      	adds	r5, #1
 8004200:	e7c1      	b.n	8004186 <_printf_common+0x3e>
 8004202:	2030      	movs	r0, #48	@ 0x30
 8004204:	18e1      	adds	r1, r4, r3
 8004206:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004210:	4422      	add	r2, r4
 8004212:	3302      	adds	r3, #2
 8004214:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004218:	e7c2      	b.n	80041a0 <_printf_common+0x58>
 800421a:	2301      	movs	r3, #1
 800421c:	4622      	mov	r2, r4
 800421e:	4641      	mov	r1, r8
 8004220:	4638      	mov	r0, r7
 8004222:	47c8      	blx	r9
 8004224:	3001      	adds	r0, #1
 8004226:	d0e6      	beq.n	80041f6 <_printf_common+0xae>
 8004228:	3601      	adds	r6, #1
 800422a:	e7d9      	b.n	80041e0 <_printf_common+0x98>

0800422c <_printf_i>:
 800422c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004230:	7e0f      	ldrb	r7, [r1, #24]
 8004232:	4691      	mov	r9, r2
 8004234:	2f78      	cmp	r7, #120	@ 0x78
 8004236:	4680      	mov	r8, r0
 8004238:	460c      	mov	r4, r1
 800423a:	469a      	mov	sl, r3
 800423c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800423e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004242:	d807      	bhi.n	8004254 <_printf_i+0x28>
 8004244:	2f62      	cmp	r7, #98	@ 0x62
 8004246:	d80a      	bhi.n	800425e <_printf_i+0x32>
 8004248:	2f00      	cmp	r7, #0
 800424a:	f000 80d1 	beq.w	80043f0 <_printf_i+0x1c4>
 800424e:	2f58      	cmp	r7, #88	@ 0x58
 8004250:	f000 80b8 	beq.w	80043c4 <_printf_i+0x198>
 8004254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004258:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800425c:	e03a      	b.n	80042d4 <_printf_i+0xa8>
 800425e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004262:	2b15      	cmp	r3, #21
 8004264:	d8f6      	bhi.n	8004254 <_printf_i+0x28>
 8004266:	a101      	add	r1, pc, #4	@ (adr r1, 800426c <_printf_i+0x40>)
 8004268:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800426c:	080042c5 	.word	0x080042c5
 8004270:	080042d9 	.word	0x080042d9
 8004274:	08004255 	.word	0x08004255
 8004278:	08004255 	.word	0x08004255
 800427c:	08004255 	.word	0x08004255
 8004280:	08004255 	.word	0x08004255
 8004284:	080042d9 	.word	0x080042d9
 8004288:	08004255 	.word	0x08004255
 800428c:	08004255 	.word	0x08004255
 8004290:	08004255 	.word	0x08004255
 8004294:	08004255 	.word	0x08004255
 8004298:	080043d7 	.word	0x080043d7
 800429c:	08004303 	.word	0x08004303
 80042a0:	08004391 	.word	0x08004391
 80042a4:	08004255 	.word	0x08004255
 80042a8:	08004255 	.word	0x08004255
 80042ac:	080043f9 	.word	0x080043f9
 80042b0:	08004255 	.word	0x08004255
 80042b4:	08004303 	.word	0x08004303
 80042b8:	08004255 	.word	0x08004255
 80042bc:	08004255 	.word	0x08004255
 80042c0:	08004399 	.word	0x08004399
 80042c4:	6833      	ldr	r3, [r6, #0]
 80042c6:	1d1a      	adds	r2, r3, #4
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	6032      	str	r2, [r6, #0]
 80042cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042d4:	2301      	movs	r3, #1
 80042d6:	e09c      	b.n	8004412 <_printf_i+0x1e6>
 80042d8:	6833      	ldr	r3, [r6, #0]
 80042da:	6820      	ldr	r0, [r4, #0]
 80042dc:	1d19      	adds	r1, r3, #4
 80042de:	6031      	str	r1, [r6, #0]
 80042e0:	0606      	lsls	r6, r0, #24
 80042e2:	d501      	bpl.n	80042e8 <_printf_i+0xbc>
 80042e4:	681d      	ldr	r5, [r3, #0]
 80042e6:	e003      	b.n	80042f0 <_printf_i+0xc4>
 80042e8:	0645      	lsls	r5, r0, #25
 80042ea:	d5fb      	bpl.n	80042e4 <_printf_i+0xb8>
 80042ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042f0:	2d00      	cmp	r5, #0
 80042f2:	da03      	bge.n	80042fc <_printf_i+0xd0>
 80042f4:	232d      	movs	r3, #45	@ 0x2d
 80042f6:	426d      	negs	r5, r5
 80042f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042fc:	230a      	movs	r3, #10
 80042fe:	4858      	ldr	r0, [pc, #352]	@ (8004460 <_printf_i+0x234>)
 8004300:	e011      	b.n	8004326 <_printf_i+0xfa>
 8004302:	6821      	ldr	r1, [r4, #0]
 8004304:	6833      	ldr	r3, [r6, #0]
 8004306:	0608      	lsls	r0, r1, #24
 8004308:	f853 5b04 	ldr.w	r5, [r3], #4
 800430c:	d402      	bmi.n	8004314 <_printf_i+0xe8>
 800430e:	0649      	lsls	r1, r1, #25
 8004310:	bf48      	it	mi
 8004312:	b2ad      	uxthmi	r5, r5
 8004314:	2f6f      	cmp	r7, #111	@ 0x6f
 8004316:	6033      	str	r3, [r6, #0]
 8004318:	bf14      	ite	ne
 800431a:	230a      	movne	r3, #10
 800431c:	2308      	moveq	r3, #8
 800431e:	4850      	ldr	r0, [pc, #320]	@ (8004460 <_printf_i+0x234>)
 8004320:	2100      	movs	r1, #0
 8004322:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004326:	6866      	ldr	r6, [r4, #4]
 8004328:	2e00      	cmp	r6, #0
 800432a:	60a6      	str	r6, [r4, #8]
 800432c:	db05      	blt.n	800433a <_printf_i+0x10e>
 800432e:	6821      	ldr	r1, [r4, #0]
 8004330:	432e      	orrs	r6, r5
 8004332:	f021 0104 	bic.w	r1, r1, #4
 8004336:	6021      	str	r1, [r4, #0]
 8004338:	d04b      	beq.n	80043d2 <_printf_i+0x1a6>
 800433a:	4616      	mov	r6, r2
 800433c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004340:	fb03 5711 	mls	r7, r3, r1, r5
 8004344:	5dc7      	ldrb	r7, [r0, r7]
 8004346:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800434a:	462f      	mov	r7, r5
 800434c:	42bb      	cmp	r3, r7
 800434e:	460d      	mov	r5, r1
 8004350:	d9f4      	bls.n	800433c <_printf_i+0x110>
 8004352:	2b08      	cmp	r3, #8
 8004354:	d10b      	bne.n	800436e <_printf_i+0x142>
 8004356:	6823      	ldr	r3, [r4, #0]
 8004358:	07df      	lsls	r7, r3, #31
 800435a:	d508      	bpl.n	800436e <_printf_i+0x142>
 800435c:	6923      	ldr	r3, [r4, #16]
 800435e:	6861      	ldr	r1, [r4, #4]
 8004360:	4299      	cmp	r1, r3
 8004362:	bfde      	ittt	le
 8004364:	2330      	movle	r3, #48	@ 0x30
 8004366:	f806 3c01 	strble.w	r3, [r6, #-1]
 800436a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800436e:	1b92      	subs	r2, r2, r6
 8004370:	6122      	str	r2, [r4, #16]
 8004372:	464b      	mov	r3, r9
 8004374:	4621      	mov	r1, r4
 8004376:	4640      	mov	r0, r8
 8004378:	f8cd a000 	str.w	sl, [sp]
 800437c:	aa03      	add	r2, sp, #12
 800437e:	f7ff fee3 	bl	8004148 <_printf_common>
 8004382:	3001      	adds	r0, #1
 8004384:	d14a      	bne.n	800441c <_printf_i+0x1f0>
 8004386:	f04f 30ff 	mov.w	r0, #4294967295
 800438a:	b004      	add	sp, #16
 800438c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004390:	6823      	ldr	r3, [r4, #0]
 8004392:	f043 0320 	orr.w	r3, r3, #32
 8004396:	6023      	str	r3, [r4, #0]
 8004398:	2778      	movs	r7, #120	@ 0x78
 800439a:	4832      	ldr	r0, [pc, #200]	@ (8004464 <_printf_i+0x238>)
 800439c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80043a0:	6823      	ldr	r3, [r4, #0]
 80043a2:	6831      	ldr	r1, [r6, #0]
 80043a4:	061f      	lsls	r7, r3, #24
 80043a6:	f851 5b04 	ldr.w	r5, [r1], #4
 80043aa:	d402      	bmi.n	80043b2 <_printf_i+0x186>
 80043ac:	065f      	lsls	r7, r3, #25
 80043ae:	bf48      	it	mi
 80043b0:	b2ad      	uxthmi	r5, r5
 80043b2:	6031      	str	r1, [r6, #0]
 80043b4:	07d9      	lsls	r1, r3, #31
 80043b6:	bf44      	itt	mi
 80043b8:	f043 0320 	orrmi.w	r3, r3, #32
 80043bc:	6023      	strmi	r3, [r4, #0]
 80043be:	b11d      	cbz	r5, 80043c8 <_printf_i+0x19c>
 80043c0:	2310      	movs	r3, #16
 80043c2:	e7ad      	b.n	8004320 <_printf_i+0xf4>
 80043c4:	4826      	ldr	r0, [pc, #152]	@ (8004460 <_printf_i+0x234>)
 80043c6:	e7e9      	b.n	800439c <_printf_i+0x170>
 80043c8:	6823      	ldr	r3, [r4, #0]
 80043ca:	f023 0320 	bic.w	r3, r3, #32
 80043ce:	6023      	str	r3, [r4, #0]
 80043d0:	e7f6      	b.n	80043c0 <_printf_i+0x194>
 80043d2:	4616      	mov	r6, r2
 80043d4:	e7bd      	b.n	8004352 <_printf_i+0x126>
 80043d6:	6833      	ldr	r3, [r6, #0]
 80043d8:	6825      	ldr	r5, [r4, #0]
 80043da:	1d18      	adds	r0, r3, #4
 80043dc:	6961      	ldr	r1, [r4, #20]
 80043de:	6030      	str	r0, [r6, #0]
 80043e0:	062e      	lsls	r6, r5, #24
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	d501      	bpl.n	80043ea <_printf_i+0x1be>
 80043e6:	6019      	str	r1, [r3, #0]
 80043e8:	e002      	b.n	80043f0 <_printf_i+0x1c4>
 80043ea:	0668      	lsls	r0, r5, #25
 80043ec:	d5fb      	bpl.n	80043e6 <_printf_i+0x1ba>
 80043ee:	8019      	strh	r1, [r3, #0]
 80043f0:	2300      	movs	r3, #0
 80043f2:	4616      	mov	r6, r2
 80043f4:	6123      	str	r3, [r4, #16]
 80043f6:	e7bc      	b.n	8004372 <_printf_i+0x146>
 80043f8:	6833      	ldr	r3, [r6, #0]
 80043fa:	2100      	movs	r1, #0
 80043fc:	1d1a      	adds	r2, r3, #4
 80043fe:	6032      	str	r2, [r6, #0]
 8004400:	681e      	ldr	r6, [r3, #0]
 8004402:	6862      	ldr	r2, [r4, #4]
 8004404:	4630      	mov	r0, r6
 8004406:	f000 f859 	bl	80044bc <memchr>
 800440a:	b108      	cbz	r0, 8004410 <_printf_i+0x1e4>
 800440c:	1b80      	subs	r0, r0, r6
 800440e:	6060      	str	r0, [r4, #4]
 8004410:	6863      	ldr	r3, [r4, #4]
 8004412:	6123      	str	r3, [r4, #16]
 8004414:	2300      	movs	r3, #0
 8004416:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800441a:	e7aa      	b.n	8004372 <_printf_i+0x146>
 800441c:	4632      	mov	r2, r6
 800441e:	4649      	mov	r1, r9
 8004420:	4640      	mov	r0, r8
 8004422:	6923      	ldr	r3, [r4, #16]
 8004424:	47d0      	blx	sl
 8004426:	3001      	adds	r0, #1
 8004428:	d0ad      	beq.n	8004386 <_printf_i+0x15a>
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	079b      	lsls	r3, r3, #30
 800442e:	d413      	bmi.n	8004458 <_printf_i+0x22c>
 8004430:	68e0      	ldr	r0, [r4, #12]
 8004432:	9b03      	ldr	r3, [sp, #12]
 8004434:	4298      	cmp	r0, r3
 8004436:	bfb8      	it	lt
 8004438:	4618      	movlt	r0, r3
 800443a:	e7a6      	b.n	800438a <_printf_i+0x15e>
 800443c:	2301      	movs	r3, #1
 800443e:	4632      	mov	r2, r6
 8004440:	4649      	mov	r1, r9
 8004442:	4640      	mov	r0, r8
 8004444:	47d0      	blx	sl
 8004446:	3001      	adds	r0, #1
 8004448:	d09d      	beq.n	8004386 <_printf_i+0x15a>
 800444a:	3501      	adds	r5, #1
 800444c:	68e3      	ldr	r3, [r4, #12]
 800444e:	9903      	ldr	r1, [sp, #12]
 8004450:	1a5b      	subs	r3, r3, r1
 8004452:	42ab      	cmp	r3, r5
 8004454:	dcf2      	bgt.n	800443c <_printf_i+0x210>
 8004456:	e7eb      	b.n	8004430 <_printf_i+0x204>
 8004458:	2500      	movs	r5, #0
 800445a:	f104 0619 	add.w	r6, r4, #25
 800445e:	e7f5      	b.n	800444c <_printf_i+0x220>
 8004460:	08005333 	.word	0x08005333
 8004464:	08005344 	.word	0x08005344

08004468 <memmove>:
 8004468:	4288      	cmp	r0, r1
 800446a:	b510      	push	{r4, lr}
 800446c:	eb01 0402 	add.w	r4, r1, r2
 8004470:	d902      	bls.n	8004478 <memmove+0x10>
 8004472:	4284      	cmp	r4, r0
 8004474:	4623      	mov	r3, r4
 8004476:	d807      	bhi.n	8004488 <memmove+0x20>
 8004478:	1e43      	subs	r3, r0, #1
 800447a:	42a1      	cmp	r1, r4
 800447c:	d008      	beq.n	8004490 <memmove+0x28>
 800447e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004482:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004486:	e7f8      	b.n	800447a <memmove+0x12>
 8004488:	4601      	mov	r1, r0
 800448a:	4402      	add	r2, r0
 800448c:	428a      	cmp	r2, r1
 800448e:	d100      	bne.n	8004492 <memmove+0x2a>
 8004490:	bd10      	pop	{r4, pc}
 8004492:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004496:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800449a:	e7f7      	b.n	800448c <memmove+0x24>

0800449c <_sbrk_r>:
 800449c:	b538      	push	{r3, r4, r5, lr}
 800449e:	2300      	movs	r3, #0
 80044a0:	4d05      	ldr	r5, [pc, #20]	@ (80044b8 <_sbrk_r+0x1c>)
 80044a2:	4604      	mov	r4, r0
 80044a4:	4608      	mov	r0, r1
 80044a6:	602b      	str	r3, [r5, #0]
 80044a8:	f7fd fba0 	bl	8001bec <_sbrk>
 80044ac:	1c43      	adds	r3, r0, #1
 80044ae:	d102      	bne.n	80044b6 <_sbrk_r+0x1a>
 80044b0:	682b      	ldr	r3, [r5, #0]
 80044b2:	b103      	cbz	r3, 80044b6 <_sbrk_r+0x1a>
 80044b4:	6023      	str	r3, [r4, #0]
 80044b6:	bd38      	pop	{r3, r4, r5, pc}
 80044b8:	20000694 	.word	0x20000694

080044bc <memchr>:
 80044bc:	4603      	mov	r3, r0
 80044be:	b510      	push	{r4, lr}
 80044c0:	b2c9      	uxtb	r1, r1
 80044c2:	4402      	add	r2, r0
 80044c4:	4293      	cmp	r3, r2
 80044c6:	4618      	mov	r0, r3
 80044c8:	d101      	bne.n	80044ce <memchr+0x12>
 80044ca:	2000      	movs	r0, #0
 80044cc:	e003      	b.n	80044d6 <memchr+0x1a>
 80044ce:	7804      	ldrb	r4, [r0, #0]
 80044d0:	3301      	adds	r3, #1
 80044d2:	428c      	cmp	r4, r1
 80044d4:	d1f6      	bne.n	80044c4 <memchr+0x8>
 80044d6:	bd10      	pop	{r4, pc}

080044d8 <memcpy>:
 80044d8:	440a      	add	r2, r1
 80044da:	4291      	cmp	r1, r2
 80044dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80044e0:	d100      	bne.n	80044e4 <memcpy+0xc>
 80044e2:	4770      	bx	lr
 80044e4:	b510      	push	{r4, lr}
 80044e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80044ea:	4291      	cmp	r1, r2
 80044ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044f0:	d1f9      	bne.n	80044e6 <memcpy+0xe>
 80044f2:	bd10      	pop	{r4, pc}

080044f4 <_realloc_r>:
 80044f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044f8:	4607      	mov	r7, r0
 80044fa:	4614      	mov	r4, r2
 80044fc:	460d      	mov	r5, r1
 80044fe:	b921      	cbnz	r1, 800450a <_realloc_r+0x16>
 8004500:	4611      	mov	r1, r2
 8004502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004506:	f7ff bc3b 	b.w	8003d80 <_malloc_r>
 800450a:	b92a      	cbnz	r2, 8004518 <_realloc_r+0x24>
 800450c:	f7ff fbce 	bl	8003cac <_free_r>
 8004510:	4625      	mov	r5, r4
 8004512:	4628      	mov	r0, r5
 8004514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004518:	f000 f81a 	bl	8004550 <_malloc_usable_size_r>
 800451c:	4284      	cmp	r4, r0
 800451e:	4606      	mov	r6, r0
 8004520:	d802      	bhi.n	8004528 <_realloc_r+0x34>
 8004522:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004526:	d8f4      	bhi.n	8004512 <_realloc_r+0x1e>
 8004528:	4621      	mov	r1, r4
 800452a:	4638      	mov	r0, r7
 800452c:	f7ff fc28 	bl	8003d80 <_malloc_r>
 8004530:	4680      	mov	r8, r0
 8004532:	b908      	cbnz	r0, 8004538 <_realloc_r+0x44>
 8004534:	4645      	mov	r5, r8
 8004536:	e7ec      	b.n	8004512 <_realloc_r+0x1e>
 8004538:	42b4      	cmp	r4, r6
 800453a:	4622      	mov	r2, r4
 800453c:	4629      	mov	r1, r5
 800453e:	bf28      	it	cs
 8004540:	4632      	movcs	r2, r6
 8004542:	f7ff ffc9 	bl	80044d8 <memcpy>
 8004546:	4629      	mov	r1, r5
 8004548:	4638      	mov	r0, r7
 800454a:	f7ff fbaf 	bl	8003cac <_free_r>
 800454e:	e7f1      	b.n	8004534 <_realloc_r+0x40>

08004550 <_malloc_usable_size_r>:
 8004550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004554:	1f18      	subs	r0, r3, #4
 8004556:	2b00      	cmp	r3, #0
 8004558:	bfbc      	itt	lt
 800455a:	580b      	ldrlt	r3, [r1, r0]
 800455c:	18c0      	addlt	r0, r0, r3
 800455e:	4770      	bx	lr

08004560 <_init>:
 8004560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004562:	bf00      	nop
 8004564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004566:	bc08      	pop	{r3}
 8004568:	469e      	mov	lr, r3
 800456a:	4770      	bx	lr

0800456c <_fini>:
 800456c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800456e:	bf00      	nop
 8004570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004572:	bc08      	pop	{r3}
 8004574:	469e      	mov	lr, r3
 8004576:	4770      	bx	lr
