

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 14 15:15:50 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls1-fir2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.710|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.71>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V = load i8* @shift_reg_V_6, align 1" [fir.cpp:59]   --->   Operation 3 'load' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_V = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_V, i3 0)" [fir.cpp:61]   --->   Operation 4 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V_1 = load i8* @shift_reg_V_5, align 1" [fir.cpp:63]   --->   Operation 5 'load' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "store i8 %data_V_1, i8* @shift_reg_V_6, align 1" [fir.cpp:63]   --->   Operation 6 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %data_V_1 to i12" [fir.cpp:65]   --->   Operation 7 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_shl4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_V_1, i3 0)" [fir.cpp:65]   --->   Operation 8 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i11 %p_shl4 to i12" [fir.cpp:65]   --->   Operation 9 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.63ns)   --->   "%r_V_1 = sub i12 %p_shl4_cast, %lhs_V" [fir.cpp:65]   --->   Operation 10 'sub' 'r_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i11 %r_V to i13" [fir.cpp:66]   --->   Operation 11 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rhs_V = zext i12 %r_V_1 to i13" [fir.cpp:66]   --->   Operation 12 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.54ns)   --->   "%r_V_2 = add i13 %rhs_V, %lhs_V_1" [fir.cpp:66]   --->   Operation 13 'add' 'r_V_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_2 = load i8* @shift_reg_V_4, align 1" [fir.cpp:68]   --->   Operation 14 'load' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i8 %data_V_2, i8* @shift_reg_V_5, align 1" [fir.cpp:68]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_V_2, i3 0)" [fir.cpp:70]   --->   Operation 16 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i11 %p_shl2 to i12" [fir.cpp:70]   --->   Operation 17 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %data_V_2, i1 false)" [fir.cpp:70]   --->   Operation 18 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3 to i12" [fir.cpp:70]   --->   Operation 19 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.63ns)   --->   "%r_V_3 = sub i12 %p_shl2_cast, %p_shl3_cast" [fir.cpp:70]   --->   Operation 20 'sub' 'r_V_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i13 %r_V_2 to i14" [fir.cpp:71]   --->   Operation 21 'zext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i12 %r_V_3 to i14" [fir.cpp:71]   --->   Operation 22 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.67ns)   --->   "%r_V_4 = add i14 %rhs_V_1, %lhs_V_2" [fir.cpp:71]   --->   Operation 23 'add' 'r_V_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_V_3 = load i8* @shift_reg_V_3, align 1" [fir.cpp:73]   --->   Operation 24 'load' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i8 %data_V_3, i8* @shift_reg_V_4, align 1" [fir.cpp:73]   --->   Operation 25 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_5_cast2 = zext i8 %data_V_3 to i11" [fir.cpp:75]   --->   Operation 26 'zext' 'lhs_V_5_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_V_3, i2 0)" [fir.cpp:75]   --->   Operation 27 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %p_shl1 to i11" [fir.cpp:75]   --->   Operation 28 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%r_V_5 = add i11 %lhs_V_5_cast2, %p_shl1_cast" [fir.cpp:75]   --->   Operation 29 'add' 'r_V_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i11 %r_V_5 to i14" [fir.cpp:76]   --->   Operation 30 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_6 = add i14 %rhs_V_2_cast, %r_V_4" [fir.cpp:76]   --->   Operation 31 'add' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_V_4 = load i8* @shift_reg_V_2, align 1" [fir.cpp:78]   --->   Operation 32 'load' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i8 %data_V_4, i8* @shift_reg_V_3, align 1" [fir.cpp:78]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_V_4, i2 0)" [fir.cpp:80]   --->   Operation 34 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i10 %r_V_7 to i14" [fir.cpp:81]   --->   Operation 35 'zext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%r_V_8 = add i14 %rhs_V_3_cast, %r_V_6" [fir.cpp:81]   --->   Operation 36 'add' 'r_V_8' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.41>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i19* %y_V), !map !84"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %x_V), !map !88"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%x_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_V)"   --->   Operation 40 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_V_5 = load i8* @shift_reg_V_1, align 1" [fir.cpp:83]   --->   Operation 41 'load' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i8 %data_V_5, i8* @shift_reg_V_2, align 1" [fir.cpp:83]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_9_cast1 = zext i8 %data_V_5 to i11" [fir.cpp:85]   --->   Operation 43 'zext' 'lhs_V_9_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_V_5, i2 0)" [fir.cpp:85]   --->   Operation 44 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [fir.cpp:85]   --->   Operation 45 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%r_V_9 = sub i11 %p_shl_cast, %lhs_V_9_cast1" [fir.cpp:85]   --->   Operation 46 'sub' 'r_V_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_9_cast = sext i11 %r_V_9 to i12" [fir.cpp:85]   --->   Operation 47 'sext' 'r_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_10_cast = zext i14 %r_V_8 to i15" [fir.cpp:86]   --->   Operation 48 'zext' 'lhs_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i12 %r_V_9_cast to i15" [fir.cpp:86]   --->   Operation 49 'zext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.81ns)   --->   "%r_V_10 = add i15 %rhs_V_4_cast, %lhs_V_10_cast" [fir.cpp:86]   --->   Operation 50 'add' 'r_V_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%data_V_6 = load i8* @shift_reg_V_0, align 1" [fir.cpp:88]   --->   Operation 51 'load' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "store i8 %data_V_6, i8* @shift_reg_V_1, align 1" [fir.cpp:88]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %data_V_6, i1 false)" [fir.cpp:90]   --->   Operation 53 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = zext i9 %r_V_11 to i15" [fir.cpp:91]   --->   Operation 54 'zext' 'rhs_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_12 = add i15 %rhs_V_5_cast, %r_V_10" [fir.cpp:91]   --->   Operation 55 'add' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store i8 %x_V_read, i8* @shift_reg_V_0, align 1" [fir.cpp:93]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V_6_cast = zext i8 %x_V_read to i15" [fir.cpp:96]   --->   Operation 57 'zext' 'rhs_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%r_V_13 = add i15 %rhs_V_6_cast, %r_V_12" [fir.cpp:96]   --->   Operation 58 'add' 'r_V_13' <Predicate = true> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_13_cast = zext i15 %r_V_13 to i19" [fir.cpp:96]   --->   Operation 59 'zext' 'r_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i19P(i19* %y_V, i19 %r_V_13_cast)" [fir.cpp:98]   --->   Operation 60 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [fir.cpp:99]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.71ns
The critical path consists of the following:
	'load' operation ('data.V', fir.cpp:63) on static variable 'shift_reg_V_5' [16]  (0 ns)
	'sub' operation ('r.V', fir.cpp:65) [21]  (1.64 ns)
	'add' operation ('r.V', fir.cpp:66) [24]  (1.55 ns)
	'add' operation ('r.V', fir.cpp:71) [34]  (1.68 ns)
	'add' operation ('r.V', fir.cpp:76) [42]  (0 ns)
	'add' operation ('r.V', fir.cpp:81) [47]  (3.84 ns)

 <State 2>: 7.42ns
The critical path consists of the following:
	'load' operation ('data.V', fir.cpp:83) on static variable 'shift_reg_V_1' [48]  (0 ns)
	'sub' operation ('r.V', fir.cpp:85) [53]  (1.73 ns)
	'add' operation ('r.V', fir.cpp:86) [57]  (1.81 ns)
	'add' operation ('r.V', fir.cpp:91) [62]  (0 ns)
	'add' operation ('r.V', fir.cpp:96) [65]  (3.87 ns)
	wire write on port 'y_V' (fir.cpp:98) [67]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
