$date
	Sun Oct 23 05:22:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#801416
b1101 !
1"
#801418
b1101 &
b1101 %
1$
#801419
0"
#801422
b101000 &
b101000 %
#801426
b10100 &
b10100 %
#801430
b1010 &
b1010 %
#801434
b101 &
b101 %
#801438
b10000 &
b10000 %
#801442
b1000 &
b1000 %
#801446
b100 &
b100 %
#801450
b10 &
b10 %
#801454
b1 &
1#
b1 %
#801458
b0 &
b0 %
0#
0$
#1820146
b111 &
b111 %
1$
b111 !
1"
#1820147
0"
#1820150
b10110 &
b10110 %
#1820154
b1011 &
b1011 %
#1820158
b100010 &
b100010 %
#1820162
b10001 &
b10001 %
#1820166
b110100 &
b110100 %
#1820170
b11010 &
b11010 %
#1820174
b1101 &
b1101 %
#1820178
b101000 &
b101000 %
#1820182
b10100 &
b10100 %
#1820186
b1010 &
b1010 %
#1820190
b101 &
b101 %
#1820194
b10000 &
b10000 %
#1820198
b1000 &
b1000 %
#1820202
b100 &
b100 %
#1820206
b10 &
b10 %
#1820210
b1 &
b1 %
1#
#1820214
b0 &
0#
b0 %
0$
#2744524
b1100 !
1"
#2744526
b1100 &
b1100 %
1$
#2744527
0"
#2744530
b110 &
b110 %
#2744534
b11 &
b11 %
#2744538
b1010 &
b1010 %
#2744542
b101 &
b101 %
#2744546
b10000 &
b10000 %
#2744550
b1000 &
b1000 %
#2744554
b100 &
b100 %
#2744558
b10 &
b10 %
#2744562
b1 &
b1 %
1#
#2744566
b0 &
0#
b0 %
0$
#4500012
