<!DOCTYPE html>



  


<html class="theme-next pisces use-motion" lang="zh-Hans">
<head>
  <!-- hexo-inject:begin --><!-- hexo-inject:end --><meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">









<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />
















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />







<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.4" rel="stylesheet" type="text/css" />


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=5.1.4">


  <link rel="mask-icon" href="/images/logo.svg?v=5.1.4" color="#222">





  <meta name="keywords" content="Verilog,Computer-Organization," />










<meta name="description" content="SingleCycleCPU(单周期 CPU)  SingleCycleCPU(单周期 CPU) 原理 单周期 CPU MIPS 指令的三种格式 数据通路图   设计 PC(程序计数器) InstructionMemory(指令存储器) Control Unit(控制单元) RegisterFile(寄存器组) SignZeroExtend(符号位或零拓展) ALU(算逻运算单元) DataMem">
<meta name="keywords" content="Verilog,Computer-Organization">
<meta property="og:type" content="article">
<meta property="og:title" content="SingleCycleCPU">
<meta property="og:url" content="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/index.html">
<meta property="og:site_name" content="Xuwy Blog">
<meta property="og:description" content="SingleCycleCPU(单周期 CPU)  SingleCycleCPU(单周期 CPU) 原理 单周期 CPU MIPS 指令的三种格式 数据通路图   设计 PC(程序计数器) InstructionMemory(指令存储器) Control Unit(控制单元) RegisterFile(寄存器组) SignZeroExtend(符号位或零拓展) ALU(算逻运算单元) DataMem">
<meta property="og:locale" content="zh-Hans">
<meta property="og:image" content="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/CPUins.jpg">
<meta property="og:image" content="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/MIPSins.jpg">
<meta property="og:image" content="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/DataBus.jpg">
<meta property="og:updated_time" content="2018-06-09T15:52:57.078Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="SingleCycleCPU">
<meta name="twitter:description" content="SingleCycleCPU(单周期 CPU)  SingleCycleCPU(单周期 CPU) 原理 单周期 CPU MIPS 指令的三种格式 数据通路图   设计 PC(程序计数器) InstructionMemory(指令存储器) Control Unit(控制单元) RegisterFile(寄存器组) SignZeroExtend(符号位或零拓展) ALU(算逻运算单元) DataMem">
<meta name="twitter:image" content="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/CPUins.jpg">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Pisces',
    version: '5.1.4',
    sidebar: {"position":"left","display":"post","offset":12,"b2t":false,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/"/>





  <title>SingleCycleCPU | Xuwy Blog</title><!-- hexo-inject:begin --><!-- hexo-inject:end -->
  








</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <!-- hexo-inject:begin --><!-- hexo-inject:end --><div class="container sidebar-position-left page-post-detail">
    <div class="headband"></div>
    <a href="https://github.com/xwy27"><img style="position: absolute; top: 0; right: 0; border: 0;" src="https://s3.amazonaws.com/github/ribbons/forkme_right_white_ffffff.png" alt="Fork me on GitHub"></a>
    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">Xuwy Blog</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle">Learning Blog</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-about">
          <a href="/about" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-user"></i> <br />
            
            关于
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      

      
    </ul>
  

  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="Xu Weiyuan">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/avatar.gif">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Xuwy Blog">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">SingleCycleCPU</h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2018-05-27T00:15:54+08:00">
                2018-05-27
              </time>
            

            

            
          </span>

          
            <span class="post-category" >
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/Computer-Organization/" itemprop="url" rel="index">
                    <span itemprop="name">Computer-Organization</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
          

          
          
             <span id="/Computer-Organization/SingleCycleCPU/" class="leancloud_visitors" data-flag-title="SingleCycleCPU">
               <span class="post-meta-divider">|</span>
               <span class="post-meta-item-icon">
                 <i class="fa fa-eye"></i>
               </span>
               
                 <span class="post-meta-item-text">阅读次数&#58;</span>
               
                 <span class="leancloud-visitors-count"></span>
             </span>
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <h1 id="SingleCycleCPU-单周期-CPU"><a href="#SingleCycleCPU-单周期-CPU" class="headerlink" title="SingleCycleCPU(单周期 CPU)"></a>SingleCycleCPU(单周期 CPU)</h1><!-- TOC -->
<ul>
<li><a href="#singlecyclecpu单周期-cpu">SingleCycleCPU(单周期 CPU)</a><ul>
<li><a href="#原理">原理</a><ul>
<li><a href="#单周期-cpu">单周期 CPU</a></li>
<li><a href="#mips-指令的三种格式">MIPS 指令的三种格式</a></li>
<li><a href="#数据通路图">数据通路图</a></li>
</ul>
</li>
<li><a href="#设计">设计</a><ul>
<li><a href="#pc程序计数器">PC(程序计数器)</a></li>
<li><a href="#instructionmemory指令存储器">InstructionMemory(指令存储器)</a></li>
<li><a href="#control-unit控制单元">Control Unit(控制单元)</a></li>
<li><a href="#registerfile寄存器组">RegisterFile(寄存器组)</a></li>
<li><a href="#signzeroextend符号位或零拓展">SignZeroExtend(符号位或零拓展)</a></li>
<li><a href="#alu算逻运算单元">ALU(算逻运算单元)</a></li>
<li><a href="#datamemory数据存储器">DataMemory(数据存储器)</a></li>
</ul>
</li>
<li><a href="#仿真验证">仿真验证</a></li>
<li><a href="#心得体会">心得体会</a></li>
</ul>
</li>
</ul>
<!-- /TOC -->
<a id="more"></a>
<h2 id="原理"><a href="#原理" class="headerlink" title="原理"></a>原理</h2><h3 id="单周期-CPU"><a href="#单周期-CPU" class="headerlink" title="单周期 CPU"></a>单周期 CPU</h3><p>单周期 CPU 指的是一条指令的执行在一个时钟周期内完成,然后开始下一条指令的执行,即一条指令用一个时钟周期完成。电平从低到高变化的瞬间称为时钟上升沿,两个相邻时钟上升沿之间的时间间隔称为一个时钟周期。时钟周期一般也称振荡周期(如果晶振的输出没有经过分频就直接作为CPU的工作时钟,则时钟周期就等于振荡周期。若振荡周期经二分频后形成时钟脉冲信号作为 CPU 的工作时钟,这样,时钟周期就是振荡周期的两倍)</p>
<p>CPU在处理指令时,一般需要经过以下几个步骤;</p>
<ol>
<li>取指令(IF);根据程序计数器PC中的指令地址,从存储器中取出一条指令,同时,PC 根据指令字长度自动递增产生下一条指令所需要的指令地址,但遇到”地址转移”指令时,则控制器把”转移地址”送入 PC,当然得到的“地址”需要做些变换才送入 PC。</li>
<li>指令译码(ID);对取指令操作中得到的指令进行分析并译码,确定这条指令需要完成的操作,从而产生相应的操作控制信号,用于驱动执行状态中的各种操作。</li>
<li>指令执行(EXE);根据指令译码得到的操作控制信号,具体地执行指令动作,然后转移到结果写回状态。</li>
<li>存储器访问(MEM);所有需要访问存储器的操作都将在这个步骤中执行,该步骤给出存储器的数据地址,把数据写入到存储器中数据地址所指定的存储单元或者从存储器中得到数据地址单元中的数据。</li>
<li>结果写回(WB);指令执行的结果或者访问存储器中得到的数据写回相应的目的寄存器中。</li>
</ol>
<p>单周期CPU,是在一个时钟周期内完成这五个阶段的处理。</p>
<p><img src="/Computer-Organization/SingleCycleCPU/CPUins.jpg" alt="单周期CPU指令处理过程"></p>
<center>图1 单周期CPU指令处理过程</center>

<h3 id="MIPS-指令的三种格式"><a href="#MIPS-指令的三种格式" class="headerlink" title="MIPS 指令的三种格式"></a>MIPS 指令的三种格式</h3><p><img src="/Computer-Organization/SingleCycleCPU/MIPSins.jpg" alt="MIPS指令的三种格式"></p>
<table>
<thead>
<tr>
<th>指令分解</th>
<th>含义</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>操作码</td>
</tr>
<tr>
<td>rs</td>
<td>只读。第1个源操作数寄存器,寄存器地址(编号)是00000~11111,00~1F</td>
</tr>
<tr>
<td>rt</td>
<td>可读可写。为第2个源操作数寄存器,或目的操作数寄存器,寄存器地址同上</td>
</tr>
<tr>
<td>rd</td>
<td>只写。目的操作数寄存器,寄存器地址同上</td>
</tr>
<tr>
<td>sa</td>
<td>位移量(shift amt),移位指令用于指定移多少位</td>
</tr>
<tr>
<td>funct</td>
<td>功能码,在寄存器类型指令中(R 类型)用来指定指令的功能与操作码配合使用</td>
</tr>
<tr>
<td>immediate</td>
<td>16位立即数,用作无符号的逻辑操作数、有符号的算术操作数、数据加载(Load)/数据保存(Store)指令的数据地址字节偏移量和分支指令中相对程序计数器(PC)的有符号偏移量</td>
</tr>
<tr>
<td>address</td>
<td>地址</td>
</tr>
</tbody>
</table>
<h3 id="数据通路图"><a href="#数据通路图" class="headerlink" title="数据通路图"></a>数据通路图</h3><p><img src="/Computer-Organization/SingleCycleCPU/DataBus.jpg" alt="DataBus"></p>
<center>图2  单周期CPU数据通路和控制线路图</center>

<p>图2是单周期CPU上的数据通路和控制线路图。其中指令和数据存储在不同存储器中,即有指令存储器和数据存储器。访问存储器时,先给出内存地址,然后由读或写信号控制操作。对于寄存器组,先给出寄存器地址,读操作时,输出端就直接输出相应数据;而在写操作时,在 WE 使能信号为1时,在时钟边沿触发将数据写入寄存器。指令执行的结果总是在时钟下降沿保存到寄存器和存储器中,PC 的改变是在时钟上升沿进行的,这样稳定性较好。图中控制信号作用如表1所示,表2是ALU运算功能表。</p>
<center>表1 控制信号的作用</center>

<table>
<thead>
<tr>
<th>控制信号名</th>
<th>状态”0”</th>
<th>状态”1”</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>初始化PC为0</td>
<td>PC接收新地址</td>
</tr>
<tr>
<td>PCWre</td>
<td>PC不更改,相关指令:halt</td>
<td>PC更改,相关指令:除指令halt外</td>
</tr>
<tr>
<td>ALUSrcA</td>
<td>来自寄存器堆data1输出,相关指令:add、sub、addi、or、and、ori、beq、bne、slti、sw、lw</td>
<td>来自移位数sa,同时,进行(zero-extend)sa,即 { {27{0},sa},相关指令:sll</td>
</tr>
<tr>
<td>ALUSrcB</td>
<td>来自寄存器堆data2输出,相关指令:add、sub、or、and、sll、beq、bne</td>
<td>来自sign或zero扩展的立即数,相关指令:addi、ori、slti、sw、lw</td>
</tr>
<tr>
<td>DBDataSrc</td>
<td>来自ALU运算结果的输出,相关指令:add、addi、sub、ori、or、and、slti、sll</td>
<td>来自数据存储器(Data MEMd)的输出,相关指令:lw</td>
</tr>
<tr>
<td>RegWre</td>
<td>无写寄存器组寄存器,相关指令:beq、bne、sw、halt、j</td>
<td>寄存器组写使能,相关指令:add、addi、sub、ori、or、and、slti、sll、lw</td>
</tr>
<tr>
<td>InsMemRW</td>
<td>写指令存储器</td>
<td>读指令存储器(Ins. Data)</td>
</tr>
<tr>
<td>mRD</td>
<td>输出高阻态</td>
<td>读数据存储器,相关指令:lw</td>
</tr>
<tr>
<td>mWR</td>
<td>无操作</td>
<td>写数据存储器,相关指令:sw</td>
</tr>
<tr>
<td>RegDst</td>
<td>写寄存器组寄存器的地址,来自rt字段,相关指令:addi、ori、lw、slti</td>
<td>写寄存器组寄存器的地址,来自rd字段,相关指令:add、sub、and、or、sll</td>
</tr>
<tr>
<td>ExtSel</td>
<td>(zero-extend)immediate(0扩展),相关指令:ori</td>
<td>(sign-extend)immediate(符号扩展) ,相关指令:addi、slti、sw、lw、beq、bne</td>
</tr>
</tbody>
</table>
<ul>
<li>PCSrc[1:0]</li>
</ul>
<table>
<thead>
<tr>
<th>PCSrc</th>
<th>PC 表达式</th>
<th>相关指令</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>pc&lt;－pc+4</td>
<td>add、addi、sub、or、ori、and、slti、sll、sw、lw、beq(zero=0)、bne(zero=1)</td>
</tr>
<tr>
<td>01</td>
<td>pc&lt;－pc+4+(sign-extend)immediate</td>
<td>beq(zero=1)、bne(zero=0)</td>
</tr>
<tr>
<td>10</td>
<td>pc&lt;－{(pc+4) [31:28],addr[27:2],2{0} }</td>
<td>j</td>
</tr>
<tr>
<td>11</td>
<td>未用</td>
<td>未用</td>
</tr>
</tbody>
</table>
<ul>
<li>ALUOp[2:0]</li>
</ul>
<table>
<thead>
<tr>
<th>ALUOp</th>
<th>输出结果逻辑表达式</th>
<th>功能描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Y = A + B</td>
<td>加</td>
</tr>
<tr>
<td>001</td>
<td>Y = A – B</td>
<td>减</td>
</tr>
<tr>
<td>010</td>
<td>Y = B &lt;&lt; A</td>
<td>B左移A位</td>
</tr>
<tr>
<td>011</td>
<td>Y = A ∨ B</td>
<td>或</td>
</tr>
<tr>
<td>100</td>
<td>Y = A ∧ B</td>
<td>与</td>
</tr>
<tr>
<td>101</td>
<td>Y = (A &lt; B) ? 1 : 0</td>
<td>比较 A 与 B 不带符号</td>
</tr>
<tr>
<td>110</td>
<td>Y = (((rega &lt; regb) and (rega[31] == regb[31] )) or ((rega[31] ==1 &amp;&amp; regb[31] == 0))) ? 1 : 0</td>
<td>比较 A 与 B 带符号</td>
</tr>
<tr>
<td>111</td>
<td>Y = A ^ B</td>
<td>异或</td>
</tr>
</tbody>
</table>
<center>表2 ALU运算功能表</center>

<p>相关部件及引脚说明:</p>
<ul>
<li>Instruction Memory:指令存储器<ul>
<li>Iaddr:指令存储器地址输入端口</li>
<li>IDataIn:指令存储器数据输入端口(指令代码输入端口)</li>
<li>IDataOut:指令存储器数据输出端口(指令代码输出端口)</li>
<li>RW:指令存储器读写控制信号为0写,为1读</li>
</ul>
</li>
<li>Data Memory:数据存储器<ul>
<li>Daddr:数据存储器地址输入端口</li>
<li>DataIn:数据存储器数据输入端口</li>
<li>DataOut:数据存储器数据输出端口</li>
<li>/RD:数据存储器读控制信号为0读</li>
<li>/WR:数据存储器写控制信号为0写</li>
</ul>
</li>
<li>Register File:寄存器组<ul>
<li>Read Reg1:rs 寄存器地址输入端口</li>
<li>Read Reg2:rt 寄存器地址输入端口</li>
<li>Write Reg:将数据写入的寄存器端口:其地址来源 rt 或 rd 字段</li>
<li>Write Data:写入寄存器的数据输入端口</li>
<li>Read Data1:rs 寄存器数据输出端口</li>
<li>Read Data2:rt 寄存器数据输出端口</li>
<li>WE:写使能信号:为1时在时钟边沿触发写入</li>
</ul>
</li>
<li>ALU:算术逻辑单元<ul>
<li>result:ALU 运算结果</li>
<li>zero:运算结果标志,结果为0,则 zero = 1;否则 zero = 0</li>
</ul>
</li>
</ul>
<h2 id="设计"><a href="#设计" class="headerlink" title="设计"></a>设计</h2><p>单周期 CPU 设计时，主要参考的流程图是数据通路和控制线路图。从图左边的 PC 模块开始，从左向右，从上到下进行各个模块的设计。</p>
<h3 id="PC-程序计数器"><a href="#PC-程序计数器" class="headerlink" title="PC(程序计数器)"></a>PC(程序计数器)</h3><p>PC 输出下一指令地址；在时钟上升沿到来时，给出下一条指令的地址，或者在重置信号下降沿时，将下一条指令地址置零。需要注意的一个地方是 halt 指令需将 PC 值维持不变。</p>
<ul>
<li>Module PC：<br>输入：CLK，Reset，PCWre，NextPC<br>输出：IAddress</li>
</ul>
<center>PC真值表</center>

<table>
<thead>
<tr>
<th>Reset</th>
<th>PCWre</th>
<th>PCSrc</th>
<th>NextPC</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>x</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>x</td>
<td>不变</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>00</td>
<td>PC+4</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>01</td>
<td>PC+4+(extend)immediate</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>10</td>
<td>{(PC+4) [31:28],address[27:2],0,0}</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>11</td>
<td>不变</td>
</tr>
</tbody>
</table>
  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PC(</span><br><span class="line">    <span class="keyword">input</span> CLK,                  <span class="comment">// 时钟输入</span></span><br><span class="line">    <span class="keyword">input</span> Reset,                <span class="comment">// 重置信号</span></span><br><span class="line">    <span class="keyword">input</span> PCWre,                <span class="comment">// PC 更改信号，为 0 时不更改</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] NextPC,        <span class="comment">// 新指令</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] IAddress  <span class="comment">// 输出指令地址</span></span><br><span class="line">    );</span><br><span class="line">    <span class="comment">// 初始化</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        IAddress = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 时钟上升沿或重置下降沿触发</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> CLK <span class="keyword">or</span> <span class="keyword">negedge</span> Reset) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!Reset) <span class="keyword">begin</span></span><br><span class="line">            IAddress &lt;= <span class="number">32'hFFFFFFFC</span>;   <span class="comment">// 重置为-4</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (PCWre || !NextPC) <span class="keyword">begin</span></span><br><span class="line">            IAddress &lt;= NextPC;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span>   <span class="comment">// PC</span></span><br></pre></td></tr></table></figure>
<ul>
<li>Module NextPC<br>PC 模块中的下一条指令地址，可能来自正常加四指令地址，分支跳转指令地址或 j 指令跳转地址，所以我们设计一个 NextPC 模块(可视为选择器)，来辅助选择下一条指令地址。<br>输入：Reset，PCSrc，PC，Immediate，JPC<br>输出：NextPC</li>
</ul>
<center>NextPC 真值表</center>

<table>
<thead>
<tr>
<th>PCSrc</th>
<th>NextPC</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>PC + 4</td>
</tr>
<tr>
<td>01</td>
<td>PC + 4 + (Immediate &lt;&lt; 2)</td>
</tr>
<tr>
<td>10</td>
<td>JPC</td>
</tr>
<tr>
<td>其他</td>
<td>PC + 4</td>
</tr>
</tbody>
</table>
  <figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> NextPC(</span><br><span class="line">    <span class="keyword">input</span> Reset,                <span class="comment">// 重置信号</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] PCSrc,          <span class="comment">// 选择信号</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC,            <span class="comment">// PC 地址</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Immediate,     <span class="comment">// 立即数</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] JPC,           <span class="comment">// 跳转 PC</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] NextPC    <span class="comment">// 下一条 PC</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(Reset <span class="keyword">or</span> PCSrc <span class="keyword">or</span> PC <span class="keyword">or</span> Immediate <span class="keyword">or</span> JPC) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!Reset) <span class="keyword">begin</span></span><br><span class="line">            NextPC = PC + <span class="number">4</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (PCSrc)</span><br><span class="line">              <span class="number">2'b00</span>: NextPC = PC + <span class="number">4</span>;</span><br><span class="line">              <span class="number">2'b01</span>: NextPC = PC + <span class="number">4</span> + (Immediate &lt;&lt; <span class="number">2</span>);</span><br><span class="line">              <span class="number">2'b10</span>: NextPC = JPC;</span><br><span class="line">              <span class="keyword">default</span>: NextPC = PC + <span class="number">4</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span>   <span class="comment">// Next PC</span></span><br></pre></td></tr></table></figure>
<ul>
<li><p>Module JPC<br>接下来，设计有关 j 指令的指令跳转地址计算。其中，计算公式如下：<br>PC &lt;－ {(PC+4) [31：28], addr[27：2], 2{0} }<br>输入：PC，IAddress<br>输出：JPC</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> JPC(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC,            <span class="comment">// PC 地址</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">25</span>:<span class="number">0</span>] IAddress,      <span class="comment">// 跳转地址</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] JPC       <span class="comment">// 跳转 PC</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">27</span>:<span class="number">0</span>] temp;</span><br><span class="line">    <span class="keyword">assign</span> temp = IAddress &lt;&lt; <span class="number">2</span>;</span><br><span class="line">    <span class="keyword">always</span> @(PC <span class="keyword">or</span> IAddress) <span class="keyword">begin</span></span><br><span class="line">        JPC[<span class="number">31</span>:<span class="number">28</span>] = PC[<span class="number">31</span>:<span class="number">28</span>];</span><br><span class="line">        JPC[<span class="number">27</span>:<span class="number">2</span>] = temp[<span class="number">27</span>:<span class="number">2</span>];</span><br><span class="line">        JPC[<span class="number">1</span>:<span class="number">0</span>] = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span>   <span class="comment">// Jump PC</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<h3 id="InstructionMemory-指令存储器"><a href="#InstructionMemory-指令存储器" class="headerlink" title="InstructionMemory(指令存储器)"></a>InstructionMemory(指令存储器)</h3><p>指令存储器存储着我们需要执行的指令及其对应地址。所以，需要存储指令的存储单元，并在指令读写选择信号的控制下进行指令(IDataIn)的写入或指令的读取。本实验只有读取指令操作。<br>输入：InsMemRW，IAddress，IDataIn<br>输出：IDataOut</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> InstructionMemory(</span><br><span class="line">    <span class="keyword">input</span> InsMemRW,                 <span class="comment">// 指令读写选择信号，1为读，0为写</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IAddress,          <span class="comment">// 指令地址输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IDataIn,           <span class="comment">// 指令寄存器输入数据</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] IDataOut      <span class="comment">// 指令存储器输出数据</span></span><br><span class="line">    );</span><br><span class="line">    <span class="comment">// 8 位长的指令存储单元，共 128 个</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] Memory[<span class="number">0</span>:<span class="number">127</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemb</span>(<span class="string">"Path/instruction.txt"</span>, Memory);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 从地址取值后输出指令</span></span><br><span class="line">    <span class="keyword">always</span> @(IAddress <span class="keyword">or</span> InsMemRW) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (InsMemRW) <span class="keyword">begin</span></span><br><span class="line">            IDataOut[<span class="number">31</span>:<span class="number">24</span>] = Memory[IAddress];</span><br><span class="line">            IDataOut[<span class="number">23</span>:<span class="number">16</span>] = Memory[IAddress + <span class="number">1</span>];</span><br><span class="line">            IDataOut[<span class="number">15</span>:<span class="number">8</span>] = Memory[IAddress + <span class="number">2</span>];</span><br><span class="line">            IDataOut[<span class="number">7</span>:<span class="number">0</span>] = Memory[IAddress + <span class="number">3</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="Control-Unit-控制单元"><a href="#Control-Unit-控制单元" class="headerlink" title="Control Unit(控制单元)"></a>Control Unit(控制单元)</h3><p>控制单元，根据指令发出针对其余模块的控制信号，以使得其余模块按照指令正常工作。控制信号与指令的真值表如下：</p>
<table>
<thead>
<tr>
<th>OpCode</th>
<th>PCWre</th>
<th>ALUSrcA</th>
<th>ALUSrcB</th>
<th>DBDataSrc</th>
<th>RegWre</th>
<th>InsMemRW</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>000001</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>000010</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>010000</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>010001</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>010010</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>011000</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>011011</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>100110</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>100111</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>110000</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>110001</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>111000</td>
<td>1</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>111111</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
<table>
<thead>
<tr>
<th>OpCode</th>
<th>mRD</th>
<th>mWR</th>
<th>RegDst</th>
<th>ExtSel</th>
<th>PCSrc</th>
<th>ALUOp</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>00</td>
<td>000</td>
</tr>
<tr>
<td>000001</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>000</td>
</tr>
<tr>
<td>000010</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>00</td>
<td>001</td>
</tr>
<tr>
<td>010000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00</td>
<td>011</td>
</tr>
<tr>
<td>010001</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>00</td>
<td>100</td>
</tr>
<tr>
<td>010010</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>00</td>
<td>011</td>
</tr>
<tr>
<td>011000</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>00</td>
<td>010</td>
</tr>
<tr>
<td>011011</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>110</td>
</tr>
<tr>
<td>100110</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>1</td>
<td>00</td>
<td>000</td>
</tr>
<tr>
<td>100111</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>000</td>
</tr>
<tr>
<td>110000</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>1</td>
<td>00(zero=0); 01(zero=1)</td>
<td>001</td>
</tr>
<tr>
<td>110001</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>1</td>
<td>00(zero=1); 01(zero=0)</td>
<td>001</td>
</tr>
<tr>
<td>111000</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>10</td>
<td>010</td>
</tr>
<tr>
<td>111111</td>
<td>0</td>
<td>0</td>
<td>x</td>
<td>x</td>
<td>xx</td>
<td>xxx</td>
</tr>
</tbody>
</table>
<p>如果每次都输入指令的二进制码，太过繁琐，所以构造了一个 head.v 头文件，将所有二进制码定义为了其对应指令。(具体见代码文件下的 head.v 文件)<br>输入：OpCode，Zero，Sign<br>输出：PCWre，ALUSrcA，ALUSrcB，DBDataSrc，RegWre，InsMemRW，mRD，mWR，RegDst，ExtSel，PCSrc，ALUOp</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ControlUnit(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] OpCode,     <span class="comment">// 操作符</span></span><br><span class="line">    <span class="keyword">input</span> Zero,             <span class="comment">// ALU 的 Zero 输出</span></span><br><span class="line">    <span class="keyword">input</span> Sign,             <span class="comment">// ALU 的 Sign 输出</span></span><br><span class="line">    <span class="keyword">output</span> PCWre,           <span class="comment">// PC 更改信号</span></span><br><span class="line">    <span class="keyword">output</span> ALUSrcA,         <span class="comment">// ALU 左操作数选择信号</span></span><br><span class="line">    <span class="keyword">output</span> ALUSrcB,         <span class="comment">// ALU 右操作数选择信号</span></span><br><span class="line">    <span class="keyword">output</span> DBDataSrc,       <span class="comment">// 写入寄存器数据选择信号</span></span><br><span class="line">    <span class="keyword">output</span> RegWre,          <span class="comment">// 寄存器组写使能信号</span></span><br><span class="line">    <span class="keyword">output</span> InsMemRW,        <span class="comment">// 指令存储器读写信号</span></span><br><span class="line">    <span class="keyword">output</span> mRD,             <span class="comment">// 内存读信号</span></span><br><span class="line">    <span class="keyword">output</span> mWR,             <span class="comment">// 内存写信号</span></span><br><span class="line">    <span class="keyword">output</span> RegDst,          <span class="comment">// 写寄存器组地址</span></span><br><span class="line">    <span class="keyword">output</span> ExtSel,          <span class="comment">// 拓展方式选择信号</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] PCSrc,     <span class="comment">// 指令分支选择信号</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] ALUOp      <span class="comment">// ALU 功能选择信号</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> PCWre = (OpCode == <span class="meta">`opHalt) ? 0 : 1;</span></span><br><span class="line">    <span class="keyword">assign</span> ALUSrcA = (OpCode == <span class="meta">`opSll) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> ALUSrcB = (OpCode == <span class="meta">`opAddi || OpCode == `opOri || OpCode == `opSlti || OpCode == `opSw || OpCode == `opLw) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> DBDataSrc = (OpCode == <span class="meta">`opLw) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> RegWre = (OpCode == <span class="meta">`opSw || OpCode == `opBeq || OpCode == `opBne || OpCode == `opJ || OpCode == `opHalt) ? 0 : 1;</span></span><br><span class="line">    <span class="keyword">assign</span> InsMemRW = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">assign</span> mRD = (OpCode == <span class="meta">`opLw) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> mWR = (OpCode == <span class="meta">`opSw) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> RegDst = (OpCode == <span class="meta">`opAdd || OpCode == `opSub || OpCode == `opAnd || OpCode == `opOr || OpCode == `opSll) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> ExtSel = (OpCode == <span class="meta">`opOri) ? 0 : 1;</span></span><br><span class="line">    <span class="keyword">assign</span> PCSrc[<span class="number">1</span>] = (OpCode == <span class="meta">`opJ || OpCode == `opHalt) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> PCSrc[<span class="number">0</span>] = ((OpCode == <span class="meta">`opBeq &amp;&amp; Zero) || (OpCode == `opBne &amp;&amp; !Zero) || OpCode == `opHalt) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> ALUOp[<span class="number">2</span>] = (OpCode == <span class="meta">`opAnd || OpCode == `opSlti) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> ALUOp[<span class="number">1</span>] = (OpCode == <span class="meta">`opOri || OpCode == `opOr || OpCode == `opSll || OpCode == `opSlti || OpCode == `opJ) ? 1 : 0;</span></span><br><span class="line">    <span class="keyword">assign</span> ALUOp[<span class="number">0</span>] = (OpCode == <span class="meta">`opSub || OpCode == `opOr || OpCode == `opOri || OpCode == `opBeq || OpCode == `opBne) ? 1 : 0;</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="RegisterFile-寄存器组"><a href="#RegisterFile-寄存器组" class="headerlink" title="RegisterFile(寄存器组)"></a>RegisterFile(寄存器组)</h3><p>模拟 MIPS 中的32个寄存器，并注意在写入数据时 <strong>保护 0 号寄存器</strong> 。读取寄存器数据时，无需时钟信号；当写使能信号为 1 且时钟到达下降沿时，将数据写入寄存器。当重置信号为 0 时，重置所有寄存器数据。<br>输入：CLK，WE，Reset，ReadReg1，ReadReg2，WriteReg，WriteData<br>输出：ReadData1，ReadData2</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RegisterFile(</span><br><span class="line">    <span class="keyword">input</span> CLK,                  <span class="comment">// 时钟输入</span></span><br><span class="line">    <span class="keyword">input</span> WE,                   <span class="comment">// 写使能信号</span></span><br><span class="line">    <span class="keyword">input</span> Reset,                <span class="comment">// 重置信号</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ReadReg1,       <span class="comment">// 读寄存器1地址</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] ReadReg2,       <span class="comment">// 读寄存器2地址</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] WriteReg,       <span class="comment">// 写寄存器地址</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] WriteData,     <span class="comment">// 写数据</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData1,    <span class="comment">// 读数据1</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData2     <span class="comment">// 读数据2</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">// 0号寄存器值恒为 0</span></span><br><span class="line"><span class="comment">// 初始化寄存器的值</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Register[<span class="number">0</span>:<span class="number">31</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            Register[i] = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 读寄存器</span></span><br><span class="line">    <span class="keyword">assign</span> ReadData1 = Register[ReadReg1];</span><br><span class="line">    <span class="keyword">assign</span> ReadData2 = Register[ReadReg2];</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 写寄存器</span></span><br><span class="line">    <span class="comment">// 注意保护 0 号寄存器</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> CLK) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!Reset) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i = <span class="number">1</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                Register[i] = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (WE &amp;&amp; WriteReg) <span class="keyword">begin</span></span><br><span class="line">            Register[WriteReg] &lt;= WriteData;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="SignZeroExtend-符号位或零拓展"><a href="#SignZeroExtend-符号位或零拓展" class="headerlink" title="SignZeroExtend(符号位或零拓展)"></a>SignZeroExtend(符号位或零拓展)</h3><p>根据拓展选择信号，选择拓展方式：符号位拓展或零拓展，并对 16 位立即数进行拓展，输出 32 位数。其中，拓展选择信号为 0 时，进行零拓展，为 1 时，进行符号位拓展。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SignZeroExtend(</span><br><span class="line">    <span class="keyword">input</span> ExtSel,               <span class="comment">// 拓展选择信号，为 0 则全补 0，否则进行符号位拓展</span></span><br><span class="line">    <span class="keyword">input</span> Sign,                 <span class="comment">// 符号位</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] Immediate,     <span class="comment">// 16位立即数</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Extend        <span class="comment">// 拓展输出</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 拓展立即数</span></span><br><span class="line">    <span class="keyword">assign</span> Extend[<span class="number">15</span>:<span class="number">0</span>] = Immediate[<span class="number">15</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> Extend[<span class="number">31</span>:<span class="number">16</span>] = (ExtSel &amp;&amp; Immediate[<span class="number">15</span>]) ? <span class="number">16'hFFFF</span> : <span class="number">16'h0000</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="ALU-算逻运算单元"><a href="#ALU-算逻运算单元" class="headerlink" title="ALU(算逻运算单元)"></a>ALU(算逻运算单元)</h3><p>算术逻辑运算单元，根据控制信号的不同，选择对输入操作数进行不同的算术或逻辑运算，得到结果。算术功能包括加，减和移位，输出包含结果与符号位；逻辑功能包括或，与，比较和异或，输出包含结果与标志位。具体功能与控制信号对应如下表：</p>
<table>
<thead>
<tr>
<th>ALUOp</th>
<th>输出结果逻辑表达式</th>
<th>功能描述</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Y = A + B</td>
<td>加</td>
</tr>
<tr>
<td>001</td>
<td>Y = A – B</td>
<td>减</td>
</tr>
<tr>
<td>010</td>
<td>Y = B &lt;&lt; A</td>
<td>B左移A位</td>
</tr>
<tr>
<td>011</td>
<td>Y = A ∨ B</td>
<td>或</td>
</tr>
<tr>
<td>100</td>
<td>Y = A ∧ B</td>
<td>与</td>
</tr>
<tr>
<td>101</td>
<td>Y = (A &lt; B) ? 1 : 0</td>
<td>比较 A 与 B 不带符号</td>
</tr>
<tr>
<td>110</td>
<td>Y = (((rega &lt; regb) and (rega[31] == regb[31] )) or ((rega[31] ==1 &amp;&amp; regb[31] == 0))) ? 1 : 0</td>
<td>比较 A 与 B 带符号</td>
</tr>
<tr>
<td>111</td>
<td>Y = A ^ B</td>
<td>异或</td>
</tr>
</tbody>
</table>
<p>输入：ALUop，A，B<br>输出：Zero，Sign，Y</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] A,     <span class="comment">// 左操作数</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] B,     <span class="comment">// 右操作数</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] ALUop,  <span class="comment">// ALU 控制选择</span></span><br><span class="line">    <span class="keyword">output</span> Zero,        <span class="comment">// 运算结果标志，结果为0输出1，否则为0</span></span><br><span class="line">    <span class="keyword">output</span> Sign,        <span class="comment">// 符号位</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Y     <span class="comment">// 计算结果</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="comment">// 根据运算控制信号选择对应功能</span></span><br><span class="line">    <span class="keyword">always</span> @(ALUop <span class="keyword">or</span> A <span class="keyword">or</span> B) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (ALUop)</span><br><span class="line">            <span class="number">3'b000</span> : Y = (A + B);</span><br><span class="line">            <span class="number">3'b001</span> : Y = (A - B);</span><br><span class="line">            <span class="number">3'b010</span> : Y = (B &lt;&lt; A);</span><br><span class="line">            <span class="number">3'b011</span> : Y = (A | B);</span><br><span class="line">            <span class="number">3'b100</span> : Y = (A &amp; B);</span><br><span class="line">            <span class="number">3'b101</span> : Y = (A &lt; B) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">            <span class="number">3'b110</span> : Y = (((A &lt; B) &amp;&amp; (A[<span class="number">31</span>] == B[<span class="number">31</span>])) || ((A[<span class="number">31</span>] &amp;&amp; !B[<span class="number">31</span>]))) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">            <span class="number">3'b111</span> : Y = (A ^ B);</span><br><span class="line">            <span class="keyword">default</span> : Y = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> Zero = (Y == <span class="number">0</span>) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">assign</span> Sign = Y[<span class="number">31</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="DataMemory-数据存储器"><a href="#DataMemory-数据存储器" class="headerlink" title="DataMemory(数据存储器)"></a>DataMemory(数据存储器)</h3><p>数据存储器，采用 8 位一字节，大端模式模拟内存。当读使能信号为 1 时，读取数据；当写使能信号为 1 且时钟到达下降沿时，写入数据。</p>
<p>输入：CLK，mRD，mWR，DAddr，DataIn<br>输出：DataOut</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DataMemory(</span><br><span class="line">    <span class="keyword">input</span> CLK,              <span class="comment">// 时钟输入</span></span><br><span class="line">    <span class="keyword">input</span> mRD,              <span class="comment">// 读数据使能输入</span></span><br><span class="line">    <span class="keyword">input</span> mWR,              <span class="comment">// 写数据使能输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] DAddr,     <span class="comment">// 数据内存地址</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] DataIn,    <span class="comment">// 输入数据</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] DataOut          <span class="comment">// 输出数据</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 8位一字节，模拟内存</span></span><br><span class="line">    <span class="comment">// 采用大端模式存储数据</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] memory[<span class="number">0</span>:<span class="number">127</span>];</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 初始化内存</span></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">128</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            memory[i] = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 读数据</span></span><br><span class="line">    <span class="keyword">assign</span> DataOut[<span class="number">7</span>:<span class="number">0</span>] = (mRD) ? memory[DAddr + <span class="number">3</span>] : <span class="number">8'bz</span>;</span><br><span class="line">    <span class="keyword">assign</span> DataOut[<span class="number">15</span>:<span class="number">8</span>] = (mRD) ? memory[DAddr + <span class="number">2</span>] : <span class="number">8'bz</span>;</span><br><span class="line">    <span class="keyword">assign</span> DataOut[<span class="number">23</span>:<span class="number">16</span>] = (mRD) ? memory[DAddr + <span class="number">1</span>] : <span class="number">8'bz</span>;</span><br><span class="line">    <span class="keyword">assign</span> DataOut[<span class="number">31</span>:<span class="number">24</span>] = (mRD) ? memory[DAddr] : <span class="number">8'bz</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 写数据</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> CLK) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (mWR) <span class="keyword">begin</span></span><br><span class="line">            memory[DAddr] &lt;= DataIn[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line">            memory[DAddr + <span class="number">1</span>] &lt;= DataIn[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">            memory[DAddr + <span class="number">2</span>] &lt;= DataIn[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">            memory[DAddr + <span class="number">3</span>] &lt;= DataIn[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h2 id="仿真验证"><a href="#仿真验证" class="headerlink" title="仿真验证"></a>仿真验证</h2><p>前往 <a href="https://github.com/xwy27" target="_blank" rel="noopener">github</a> 项目下 Documents 的 pdf 进行查看。</p>
<h2 id="心得体会"><a href="#心得体会" class="headerlink" title="心得体会"></a>心得体会</h2><p>开始设计 CPU 的时候，感觉无从下手，但在仔细数据通路图后，知晓了 CPU 的设计方法，类似与 <strong>面向对象</strong> 的设计：将 CPU 的各个模块进行分离，实现每个模块的时候，只关注这个模块本身的输入输出与逻辑功能。设计完成所有模块后，就是设计顶层文件，将模块整合在一起，完成整体 CPU 的设计。</p>
<p>在进行模块设计的时候，感触最深的就是控制单元的设计了。针对不同指令的输入给出真值表。开始的时候，直接在代码文件中使用指令二进制码进行真值选择，然后每次针对一个输出，就需要仔细观察二进制码，避免出错。这样书写实在是太不方便了，于是在网上查找了 Verilog 的文件引入与宏定义资料后，自行设计了 head.v 文件，使用宏将指令二进制码定义在文件中，之后在使用这些指令二进制码的文件中引入该文件并使用宏定义名替代，大大提高了书写代码的准确性，避免 <strong>硬编码问题</strong> 。</p>
<p>在寄存器组中，传入的是寄存器的地址，虽然代码上看来是数组下标，但应该区分这两者，所以在模块中设计变量名时，对于地址变量，大部分会写明 Address。我们采用的是 MIPS 的指令集，所以寄存器组中有 32 个寄存器。虽然无法做到真的如同 MIPS 中对应寄存器对应用途使用，但 <strong>针对 0 号寄存器，进行了保护</strong> ：写入数据时，会判断是否为 0 号寄存器，若是，则禁止写入。</p>
<p>第一次仿真的时候，输出全是高阻抗状态或者不确定值。但是指令地址与指令二进制码都与测试文件中相同。进行了模块的重新审视，但未发现问题。最终在顶层模块中发现问题所在：<strong>对于一个变量，如果有两个变量同时对其进行赋值，则其值会变为不确定</strong>。即，我的顶层模块中，出现了将一个变量作为某一模块的输出，同时将另一个变量赋值给了它。所以直接在顶层模块中，使用大写变量名作为它的输入输出，同时，使用小写变量名重新定义了所有的模块使用到的变量作为局部变量，让局部变量在内部运转，并将局部变量通过 assign 语句实时将值赋值给输出变量。这样之后的仿真输出大部分都正确了。</p>
<p>对于仿真输出确定之后，进行每条指令的 debug。在 j 跳转指令处出现了问题。j 跳转指令使用下面的赋值式：pc &lt;－{(pc+4) [31..28],addr[27..2],2{0}}。从二进制数的方面考虑，25位的 addr 左移两位补零，然后我们截取的长度仍旧是 25 位，所以直接将 addr 赋值即可。但是这么做的话，仿真时跳转的地址就不对了，这个问题不知道在什么地方出错，并没有解决，改为左移后截取则跳转正常。</p>
<p>在烧板的时候，需要处理按键防抖动。但在设计时，开始忘记了处理这个问题，直接采取按键直接取反，但貌似时钟频率取值比较高且符合要求，这么处理的代码在进行验证的时候依旧可以运行。然后在重新查看烧板验证的 pdf 后发现了这个问题，于是通过查询资料得知，按键的防抖动可以采用在时钟上升沿时，对按键正信号或负信号进行取样，如果取样周期达到了预设周期，则输出正信号或负信号，这样可以避免按键信号的抖动问题，且输出的信号则一定是稳定状况下的按键信号。</p>

      
    </div>
    
    
    

    

    

    
      <div>
        <ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者：</strong>
    Xu Weiyuan
  </li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://xwy27.github.io/Computer-Organization/SingleCycleCPU/" title="SingleCycleCPU">http://xwy27.github.io/Computer-Organization/SingleCycleCPU/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>
    本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/3.0/" rel="external nofollow" target="_blank">CC BY-NC-SA 3.0</a> 许可协议。转载请注明出处！
  </li>
</ul>

      </div>
    

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          
            <a href="/tags/Computer-Organization/" rel="tag"># Computer-Organization</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/Computer-Organization/verilog/" rel="next" title="Verilog">
                <i class="fa fa-chevron-left"></i> Verilog
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/Unity-3d/particleRing/" rel="prev" title="Unity-ParticleRing">
                Unity-ParticleRing <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          

  



        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview-wrap">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview-wrap sidebar-panel">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <p class="site-author-name" itemprop="name">Xu Weiyuan</p>
              <p class="site-description motion-element" itemprop="description"></p>
          </div>

          <nav class="site-state motion-element">

            
              <div class="site-state-item site-state-posts">
              
                <a href="/archives">
              
                  <span class="site-state-item-count">54</span>
                  <span class="site-state-item-name">日志</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-categories">
                <a href="/categories/index.html">
                  <span class="site-state-item-count">8</span>
                  <span class="site-state-item-name">分类</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-tags">
                <a href="/tags/index.html">
                  <span class="site-state-item-count">16</span>
                  <span class="site-state-item-name">标签</span>
                </a>
              </div>
            

          </nav>

          

          

          
          

          
          

          

        </div>
      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#SingleCycleCPU-单周期-CPU"><span class="nav-number">1.</span> <span class="nav-text">SingleCycleCPU(单周期 CPU)</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#原理"><span class="nav-number">1.1.</span> <span class="nav-text">原理</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#单周期-CPU"><span class="nav-number">1.1.1.</span> <span class="nav-text">单周期 CPU</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#MIPS-指令的三种格式"><span class="nav-number">1.1.2.</span> <span class="nav-text">MIPS 指令的三种格式</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#数据通路图"><span class="nav-number">1.1.3.</span> <span class="nav-text">数据通路图</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#设计"><span class="nav-number">1.2.</span> <span class="nav-text">设计</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#PC-程序计数器"><span class="nav-number">1.2.1.</span> <span class="nav-text">PC(程序计数器)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#InstructionMemory-指令存储器"><span class="nav-number">1.2.2.</span> <span class="nav-text">InstructionMemory(指令存储器)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#Control-Unit-控制单元"><span class="nav-number">1.2.3.</span> <span class="nav-text">Control Unit(控制单元)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#RegisterFile-寄存器组"><span class="nav-number">1.2.4.</span> <span class="nav-text">RegisterFile(寄存器组)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#SignZeroExtend-符号位或零拓展"><span class="nav-number">1.2.5.</span> <span class="nav-text">SignZeroExtend(符号位或零拓展)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#ALU-算逻运算单元"><span class="nav-number">1.2.6.</span> <span class="nav-text">ALU(算逻运算单元)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#DataMemory-数据存储器"><span class="nav-number">1.2.7.</span> <span class="nav-text">DataMemory(数据存储器)</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#仿真验证"><span class="nav-number">1.3.</span> <span class="nav-text">仿真验证</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#心得体会"><span class="nav-number">1.4.</span> <span class="nav-text">心得体会</span></a></li></ol></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; <span itemprop="copyrightYear">2019</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Xu Weiyuan</span>

  
</div>


  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/iissnan/hexo-theme-next">NexT.Pisces</a> v5.1.4</div>




        







        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

    

  </div>
  
  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>
  

  
  
    <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.4"></script>



  
  


  <script type="text/javascript" src="/js/src/affix.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/schemes/pisces.js?v=5.1.4"></script>



  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.4"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.4"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.4"></script>



  


  




	





  





  












  





  

  
  <script src="https://cdn1.lncld.net/static/js/av-core-mini-0.6.4.js"></script>
  <script>AV.initialize("AXyOmWOY3qILaFpeeQPwS83i-gzGzoHsz", "Buu4V6fdYjFx9e0tUByQ8bE2");</script>
  <script>
    function showTime(Counter) {
      var query = new AV.Query(Counter);
      var entries = [];
      var $visitors = $(".leancloud_visitors");

      $visitors.each(function () {
        entries.push( $(this).attr("id").trim() );
      });

      query.containedIn('url', entries);
      query.find()
        .done(function (results) {
          var COUNT_CONTAINER_REF = '.leancloud-visitors-count';

          if (results.length === 0) {
            $visitors.find(COUNT_CONTAINER_REF).text(0);
            return;
          }

          for (var i = 0; i < results.length; i++) {
            var item = results[i];
            var url = item.get('url');
            var time = item.get('time');
            var element = document.getElementById(url);

            $(element).find(COUNT_CONTAINER_REF).text(time);
          }
          for(var i = 0; i < entries.length; i++) {
            var url = entries[i];
            var element = document.getElementById(url);
            var countSpan = $(element).find(COUNT_CONTAINER_REF);
            if( countSpan.text() == '') {
              countSpan.text(0);
            }
          }
        })
        .fail(function (object, error) {
          console.log("Error: " + error.code + " " + error.message);
        });
    }

    function addCount(Counter) {
      var $visitors = $(".leancloud_visitors");
      var url = $visitors.attr('id').trim();
      var title = $visitors.attr('data-flag-title').trim();
      var query = new AV.Query(Counter);

      query.equalTo("url", url);
      query.find({
        success: function(results) {
          if (results.length > 0) {
            var counter = results[0];
            counter.fetchWhenSave(true);
            counter.increment("time");
            counter.save(null, {
              success: function(counter) {
                var $element = $(document.getElementById(url));
                $element.find('.leancloud-visitors-count').text(counter.get('time'));
              },
              error: function(counter, error) {
                console.log('Failed to save Visitor num, with error message: ' + error.message);
              }
            });
          } else {
            var newcounter = new Counter();
            /* Set ACL */
            var acl = new AV.ACL();
            acl.setPublicReadAccess(true);
            acl.setPublicWriteAccess(true);
            newcounter.setACL(acl);
            /* End Set ACL */
            newcounter.set("title", title);
            newcounter.set("url", url);
            newcounter.set("time", 1);
            newcounter.save(null, {
              success: function(newcounter) {
                var $element = $(document.getElementById(url));
                $element.find('.leancloud-visitors-count').text(newcounter.get('time'));
              },
              error: function(newcounter, error) {
                console.log('Failed to create');
              }
            });
          }
        },
        error: function(error) {
          console.log('Error:' + error.code + " " + error.message);
        }
      });
    }

    $(function() {
      var Counter = AV.Object.extend("Counter");
      if ($('.leancloud_visitors').length == 1) {
        addCount(Counter);
      } else if ($('.post-title-link').length > 1) {
        showTime(Counter);
      }
    });
  </script><!-- hexo-inject:begin --><!-- Begin: Injected MathJax -->
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({"tex2jax":{"inlineMath":[["$","$"],["\\(","\\)"]],"skipTags":["script","noscript","style","textarea","pre","code"],"processEscapes":true},"TeX":{"equationNumbers":{"autoNumber":"AMS"}}});
</script>

<script type="text/x-mathjax-config">
  MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
      all[i].SourceElement().parentNode.className += ' has-jax';
    }
  });
</script>

<script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js">
</script>
<!-- End: Injected MathJax -->
<!-- hexo-inject:end -->



  

  

  
  

  
  


  

  

</body>
</html>
