{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698338279377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698338279378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 22:07:59 2023 " "Processing started: Thu Oct 26 22:07:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698338279378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698338279378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sixteenBitIncrementer -c sixteenBitIncrementer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sixteenBitIncrementer -c sixteenBitIncrementer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698338279378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698338279839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698338279839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitincrementer.v 6 6 " "Found 6 design units, including 6 entities, in source file sixteenbitincrementer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitIncrementer " "Found entity 1: sixteenBitIncrementer" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698338288765 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_2In " "Found entity 2: and_2In" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698338288765 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_2In " "Found entity 3: or_2In" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698338288765 ""} { "Info" "ISGN_ENTITY_NAME" "4 not_1In " "Found entity 4: not_1In" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698338288765 ""} { "Info" "ISGN_ENTITY_NAME" "5 xor_2In " "Found entity 5: xor_2In" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698338288765 ""} { "Info" "ISGN_ENTITY_NAME" "6 halfAdder " "Found entity 6: halfAdder" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698338288765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698338288765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitincrementertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteenbitincrementertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitIncrementerTestbench " "Found entity 1: sixteenBitIncrementerTestbench" {  } { { "sixteenBitIncrementerTestbench.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementerTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698338288768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698338288768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sixteenBitIncrementer " "Elaborating entity \"sixteenBitIncrementer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698338288802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder halfAdder:h1 " "Elaborating entity \"halfAdder\" for hierarchy \"halfAdder:h1\"" {  } { { "sixteenBitIncrementer.v" "h1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698338288812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2In halfAdder:h1\|xor_2In:xor_1 " "Elaborating entity \"xor_2In\" for hierarchy \"halfAdder:h1\|xor_2In:xor_1\"" {  } { { "sixteenBitIncrementer.v" "xor_1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698338288820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2In halfAdder:h1\|and_2In:and_1 " "Elaborating entity \"and_2In\" for hierarchy \"halfAdder:h1\|and_2In:and_1\"" {  } { { "sixteenBitIncrementer.v" "and_1" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698338288826 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698338289158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[1\] GND " "Pin \"finalcarry\[1\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[2\] GND " "Pin \"finalcarry\[2\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[3\] GND " "Pin \"finalcarry\[3\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[4\] GND " "Pin \"finalcarry\[4\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[5\] GND " "Pin \"finalcarry\[5\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[6\] GND " "Pin \"finalcarry\[6\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[7\] GND " "Pin \"finalcarry\[7\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[8\] GND " "Pin \"finalcarry\[8\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[9\] GND " "Pin \"finalcarry\[9\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[10\] GND " "Pin \"finalcarry\[10\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[11\] GND " "Pin \"finalcarry\[11\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[12\] GND " "Pin \"finalcarry\[12\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[13\] GND " "Pin \"finalcarry\[13\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[14\] GND " "Pin \"finalcarry\[14\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finalcarry\[15\] GND " "Pin \"finalcarry\[15\]\" is stuck at GND" {  } { { "sixteenBitIncrementer.v" "" { Text "C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg3/sixteenBitIncrementer/sixteenBitIncrementer.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698338289174 "|sixteenBitIncrementer|finalcarry[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698338289174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698338289238 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698338289648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698338289648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698338289689 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698338289689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698338289689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698338289689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698338289706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 22:08:09 2023 " "Processing ended: Thu Oct 26 22:08:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698338289706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698338289706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698338289706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698338289706 ""}
