module sequencer {
	input clock clk;
	input async nreset;
	output unsigned sync(clk) bus<16> data;
}

impl sequencer {
	auto next = (data + 1u1)[0:15];
	reg state{
		clk: clk,
		en: true,
		nreset,
		next,
		data
	};
}
