/*
 * mcbsp.h
 *
 *  Reference-Doc: AM35x ARM Microprocessor Technical Reference Manual
 *  Multi-Channel Buffered Serial Port
 *
 *  Created on: Jan 12, 2012
 *      Author: stefan
 */

#ifndef MCBSP_H_
#define MCBSP_H_

/* Registers
 *
 * page 2077-ff.
 *
 * McBSP Base Addresses */
#define MCBSP1_BASE				0x48074000
#define MCBSP2_BASE				0x49022000
#define MCBSP3_BASE				0x49024000
#define MCBSP4_BASE				0x49026000
#define MCBSP5_BASE				0x48096000
#define MCBSP2_SIDETONE_BASE	0x49028000
#define MCBSP3_SIDETONE_BASE	0x4902A000

/* Register Mappings (Offsets) for McBSP2  */
#define MCBSPLP_DRR_REG 		0x00000000
#define MCBSPLP_DXR_REG 		0x00000008
#define MCBSPLP_SPCR2_REG 		0x00000010
#define MCBSPLP_SPCR1_REG  		0x00000014
#define MCBSPLP_RCR2_REG 		0x00000018
#define MCBSPLP_RCR1_REG 		0x0000001C
#define MCBSPLP_XCR2_REG 		0x00000020
#define MCBSPLP_XCR1_REG 		0x00000024
#define MCBSPLP_SRGR2_REG 		0x00000028
#define MCBSPLP_SRGR1_REG 		0x0000002C
#define MCBSPLP_MCR2_REG 		0x00000030
#define MCBSPLP_MCR1_REG 		0x00000034
#define MCBSPLP_RCERA_REG 		0x00000038
#define MCBSPLP_RCERB_REG 		0x0000003C
#define MCBSPLP_XCERA_REG 		0x00000040
#define MCBSPLP_XCERB_REG 		0x00000044
#define MCBSPLP_PCR_REG 		0x00000048
#define MCBSPLP_RCERC_REG 		0x0000004C
#define MCBSPLP_RCERD_REG 		0x00000050
#define MCBSPLP_XCERC_REG 		0x00000054
#define MCBSPLP_XCERD_REG 		0x00000058
#define MCBSPLP_RCERE_REG 		0x0000005C
#define MCBSPLP_RCERF_REG 		0x00000060
#define MCBSPLP_XCERE_REG 		0x00000064
#define MCBSPLP_XCERF_REG 		0x00000068
#define MCBSPLP_RCERG_REG 		0x0000006C
#define MCBSPLP_RCERH_REG  		0x00000070
#define MCBSPLP_XCERG_REG 		0x00000074
#define MCBSPLP_XCERH_REG 		0x00000078
#define MCBSPLP_REV_REG			0x0000007C
#define MCBSPLP_RINTCLR_REG 	0x00000080
#define MCBSPLP_XINTCLR_REG 	0x00000084
#define MCBSPLP_ROVFLCLR_REG 	0x00000088
#define MCBSPLP_SYSCONFIG_REG 	0x0000008C
#define MCBSPLP_THRSH2_REG 		0x00000090
#define MCBSPLP_THRSH1_REG 		0x00000094
#define MCBSPLP_IRQSTATUS_REG 	0x000000A0
#define MCBSPLP_IRQENABLE_REG 	0x000000A4
#define MCBSPLP_WAKEUPEN_REG 	0x000000A8
#define MCBSPLP_XCCR_REG 		0x000000AC
#define MCBSPLP_RCCR_REG 		0x000000B0
#define MCBSPLP_XBUFFSTAT_REG 	0x000000B4
#define MCBSPLP_RBUFFSTAT_REG 	0x000000B8
#define MCBSPLP_SSELCR_REG 		0x000000BC
#define MCBSPLP_STATUS_REG 		0x000000C0

// MCBSPLP_SPCR2
#define MCBSP_FREE_BIT			9
#define MCBSP_FRST_BIT			7
#define MCBSP_XRST_BIT			0

// MCBSPLB_SPCR1
#define MCBSP_RRST_BIT			0

// MCBSPLP_RCR2
#define RPHASE_DUAL_BIT			15
#define RDATDLY_ONE_BIT			0
#define RFRLEN2_BIT				8
#define MCBSP_WDLEN_16_BIT		6
#define MCBSP_XRDY 				(1<<1)

// MCBSPLP_XCCR
#define XDISABLE_BIT			0

// MCBSPLP_PCR
#define MCBSP_CLKRP_BIT			0
#define MCBSP_CLKXP_BIT			1

// Wordlength
#define MCBSP_WDLEN_8 			0
#define MCBSP_WDLEN_12 			1
#define MCBSP_WDLEN_16 			2
#define MCBSP_WDLEN_20 			3
#define MCBSP_WDLEN_24 			4
#define MCBSP_WDLEN_32 			5

#endif /* MCBSP_H_ */
