// Seed: 3066046575
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    id_4 <= 1;
    id_5 = (1);
    #1;
    id_3 = 1;
    #1;
    if (1) if (1) id_3 <= #1 id_1;
    id_3 = id_1;
    disable id_6;
  end
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
endmodule
