#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
# Start of session at: Tue Jan 24 23:14:37 2017
# Process ID: 19695
# Log file: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver3/SDRelease/_sds/p0/ipi/vivado.log
# Journal file: /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver3/SDRelease/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver3/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 5910.910 ; gain = 182.457 ; free physical = 9381 ; free virtual = 21351
open_bd_design {/home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver3/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd}
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - datamover_1
Adding component instance block -- xilinx.com:hls:correlation_accel_v3:1.0 - correlation_accel_v3_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
Adding component instance block -- xilinx.com:ip:axis_accelerator_adapter:2.1 - correlation_accel_v3_0_if
Adding component instance block -- xilinx.com:ip:axi_stream_router:1.0 - axis_rtr_datamover_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_datamover_0_txd_0
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwc_datamover_1_rxd_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - m00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s02_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s02_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s01_data_fifo
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us_df
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zed> from BD file </home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver3/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 5983.812 ; gain = 72.902 ; free physical = 9282 ; free virtual = 21264
regenerate_bd_layout
set_property location {6 1919 -77} [get_bd_cells axis_rtr_datamover_0]
set_property location {4 1537 918} [get_bd_cells axi_interconnect_M_AXI_GP0]
set_property location {6 2507 994} [get_bd_cells ps7]
set_property location {5 2378 328} [get_bd_cells datamover_0]
set_property location {3 2095 949} [get_bd_cells proc_sys_reset_2]
set_property location {4 1553 168} [get_bd_cells proc_sys_reset_0]
set_property location {4 1386 350} [get_bd_cells proc_sys_reset_1]
set_property location {5 1831 282} [get_bd_cells proc_sys_reset_3]
set_property location {3 1054 959} [get_bd_cells proc_sys_reset_2]
set_property location {3 1043 435} [get_bd_cells datamover_0]
set_property location {3 934 162} [get_bd_cells axis_rtr_datamover_0]
set_property location {2 640 847} [get_bd_cells correlation_accel_v3_0]
set_property location {2 573 579} [get_bd_cells axi_interconnect_M_AXI_GP0]
set_property location {2 597 235} [get_bd_cells correlation_accel_v3_0_if]
set_property location {2 545 109} [get_bd_cells axis_dwc_datamover_0_txd_0]
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 23:22:20 2017...
