$date
  Sat Aug 12 14:05:51 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_textio $end
$upscope $end
$scope module system_types $end
$upscope $end
$scope module custom_types $end
$upscope $end
$scope module csv_util $end
$upscope $end
$scope module batchnormtest_tb $end
$var reg 1 ! clock $end
$var reg 1 " stopclock $end
$var reg 1 # reset $end
$var reg 1 $ enable $end
$var reg 1 % valuebus_0_enable $end
$var reg 1 & valuebus_0_lastvalue $end
$var reg 32 ' valuebus_0_value[31:0] $end
$var reg 1 ( valuebus_1_enable $end
$var reg 1 ) valuebus_1_lastvalue $end
$var reg 32 * valuebus_1_value[31:0] $end
$var reg 1 + valuebus_10_enable $end
$var reg 1 , valuebus_10_lastvalue $end
$var reg 32 - valuebus_10_value[31:0] $end
$var reg 1 . valuebus_11_enable $end
$var reg 1 / valuebus_11_lastvalue $end
$var reg 32 0 valuebus_11_value[31:0] $end
$var reg 1 1 valuebus_12_enable $end
$var reg 1 2 valuebus_12_lastvalue $end
$var reg 32 3 valuebus_12_value[31:0] $end
$var reg 1 4 valuebus_13_enable $end
$var reg 1 5 valuebus_13_lastvalue $end
$var reg 32 6 valuebus_13_value[31:0] $end
$var reg 1 7 valuebus_14_enable $end
$var reg 1 8 valuebus_14_lastvalue $end
$var reg 32 9 valuebus_14_value[31:0] $end
$var reg 1 : valuebus_2_enable $end
$var reg 1 ; valuebus_2_lastvalue $end
$var reg 32 < valuebus_2_value[31:0] $end
$var reg 1 = valuebus_3_enable $end
$var reg 1 > valuebus_3_lastvalue $end
$var reg 32 ? valuebus_3_value[31:0] $end
$var reg 1 @ valuebus_4_enable $end
$var reg 1 A valuebus_4_lastvalue $end
$var reg 32 B valuebus_4_value[31:0] $end
$var reg 1 C valuebus_5_enable $end
$var reg 1 D valuebus_5_lastvalue $end
$var reg 32 E valuebus_5_value[31:0] $end
$var reg 1 F valuebus_6_enable $end
$var reg 1 G valuebus_6_lastvalue $end
$var reg 32 H valuebus_6_value[31:0] $end
$var reg 1 I valuebus_7_enable $end
$var reg 1 J valuebus_7_lastvalue $end
$var reg 32 K valuebus_7_value[31:0] $end
$var reg 1 L valuebus_8_enable $end
$var reg 1 M valuebus_8_lastvalue $end
$var reg 32 N valuebus_8_value[31:0] $end
$var reg 1 O valuebus_9_enable $end
$var reg 1 P valuebus_9_lastvalue $end
$var reg 32 Q valuebus_9_value[31:0] $end
$scope module uut $end
$var reg 1 R valuebus_1_enable $end
$var reg 32 S valuebus_1_value[31:0] $end
$var reg 1 T valuebus_1_lastvalue $end
$var reg 1 U valuebus_4_enable $end
$var reg 32 V valuebus_4_value[31:0] $end
$var reg 1 W valuebus_4_lastvalue $end
$var reg 1 X valuebus_6_enable $end
$var reg 32 Y valuebus_6_value[31:0] $end
$var reg 1 Z valuebus_6_lastvalue $end
$var reg 1 [ valuebus_9_enable $end
$var reg 32 \ valuebus_9_value[31:0] $end
$var reg 1 ] valuebus_9_lastvalue $end
$var reg 1 ^ valuebus_11_enable $end
$var reg 32 _ valuebus_11_value[31:0] $end
$var reg 1 ` valuebus_11_lastvalue $end
$var reg 1 a valuebus_14_enable $end
$var reg 32 b valuebus_14_value[31:0] $end
$var reg 1 c valuebus_14_lastvalue $end
$var reg 1 d valuebus_0_enable $end
$var reg 32 e valuebus_0_value[31:0] $end
$var reg 1 f valuebus_0_lastvalue $end
$var reg 1 g valuebus_2_enable $end
$var reg 32 h valuebus_2_value[31:0] $end
$var reg 1 i valuebus_2_lastvalue $end
$var reg 1 j valuebus_3_enable $end
$var reg 32 k valuebus_3_value[31:0] $end
$var reg 1 l valuebus_3_lastvalue $end
$var reg 1 m valuebus_5_enable $end
$var reg 32 n valuebus_5_value[31:0] $end
$var reg 1 o valuebus_5_lastvalue $end
$var reg 1 p valuebus_7_enable $end
$var reg 32 q valuebus_7_value[31:0] $end
$var reg 1 r valuebus_7_lastvalue $end
$var reg 1 s valuebus_8_enable $end
$var reg 32 t valuebus_8_value[31:0] $end
$var reg 1 u valuebus_8_lastvalue $end
$var reg 1 v valuebus_10_enable $end
$var reg 32 w valuebus_10_value[31:0] $end
$var reg 1 x valuebus_10_lastvalue $end
$var reg 1 y valuebus_12_enable $end
$var reg 32 z valuebus_12_value[31:0] $end
$var reg 1 { valuebus_12_lastvalue $end
$var reg 1 | valuebus_13_enable $end
$var reg 32 } valuebus_13_value[31:0] $end
$var reg 1 !" valuebus_13_lastvalue $end
$var reg 1 "" enb $end
$var reg 1 #" fin $end
$var reg 1 $" rst $end
$var reg 1 %" clk $end
$var reg 1 &" fin_bias_0 $end
$var reg 1 '" fin_multiply_0 $end
$var reg 1 (" fin_multiply_1 $end
$var reg 1 )" fin_bias_1 $end
$var reg 1 *" fin_bias_2 $end
$var reg 1 +" fin_multiply_2 $end
$var reg 1 ," fin_multiply_3 $end
$var reg 1 -" fin_bias_3 $end
$var reg 1 ." fin_bias_4 $end
$var reg 1 /" fin_multiply_4 $end
$var reg 1 0" fin_multiply_5 $end
$var reg 1 1" fin_bias_5 $end
$var reg 1 2" rdy $end
$scope module bias_0 $end
$var reg 1 3" input_enable $end
$var reg 32 4" input_value[31:0] $end
$var reg 1 5" input_lastvalue $end
$var reg 1 6" output_enable $end
$var reg 1 7" output_lastvalue $end
$var reg 32 8" output_value[31:0] $end
$var reg 1 9" clk $end
$var reg 1 :" rdy $end
$var reg 1 ;" fin $end
$var reg 1 <" enb $end
$var reg 1 =" rst $end
$var reg 1 >" rstn $end
$scope module fl_add_inst $end
$upscope $end
$upscope $end
$scope module multiply_0 $end
$var reg 1 ?" input_enable $end
$var reg 32 @" input_value[31:0] $end
$var reg 1 A" input_lastvalue $end
$var reg 1 B" output_enable $end
$var reg 1 C" output_lastvalue $end
$var reg 32 D" output_value[31:0] $end
$var reg 1 E" clk $end
$var reg 1 F" rdy $end
$var reg 1 G" fin $end
$var reg 1 H" enb $end
$var reg 1 I" rst $end
$var reg 1 J" rstn $end
$scope module fl_mul_inst $end
$upscope $end
$upscope $end
$scope module multiply_1 $end
$var reg 1 K" input_enable $end
$var reg 32 L" input_value[31:0] $end
$var reg 1 M" input_lastvalue $end
$var reg 1 N" output_enable $end
$var reg 1 O" output_lastvalue $end
$var reg 32 P" output_value[31:0] $end
$var reg 1 Q" clk $end
$var reg 1 R" rdy $end
$var reg 1 S" fin $end
$var reg 1 T" enb $end
$var reg 1 U" rst $end
$var reg 1 V" rstn $end
$scope module fl_mul_inst $end
$upscope $end
$upscope $end
$scope module bias_1 $end
$var reg 1 W" input_enable $end
$var reg 32 X" input_value[31:0] $end
$var reg 1 Y" input_lastvalue $end
$var reg 1 Z" output_enable $end
$var reg 1 [" output_lastvalue $end
$var reg 32 \" output_value[31:0] $end
$var reg 1 ]" clk $end
$var reg 1 ^" rdy $end
$var reg 1 _" fin $end
$var reg 1 `" enb $end
$var reg 1 a" rst $end
$var reg 1 b" rstn $end
$scope module fl_add_inst $end
$upscope $end
$upscope $end
$scope module bias_2 $end
$var reg 1 c" input_enable $end
$var reg 32 d" input_value[31:0] $end
$var reg 1 e" input_lastvalue $end
$var reg 1 f" output_enable $end
$var reg 1 g" output_lastvalue $end
$var reg 32 h" output_value[31:0] $end
$var reg 1 i" clk $end
$var reg 1 j" rdy $end
$var reg 1 k" fin $end
$var reg 1 l" enb $end
$var reg 1 m" rst $end
$var reg 1 n" rstn $end
$scope module fl_add_inst $end
$upscope $end
$upscope $end
$scope module multiply_2 $end
$var reg 1 o" input_enable $end
$var reg 32 p" input_value[31:0] $end
$var reg 1 q" input_lastvalue $end
$var reg 1 r" output_enable $end
$var reg 1 s" output_lastvalue $end
$var reg 32 t" output_value[31:0] $end
$var reg 1 u" clk $end
$var reg 1 v" rdy $end
$var reg 1 w" fin $end
$var reg 1 x" enb $end
$var reg 1 y" rst $end
$var reg 1 z" rstn $end
$scope module fl_mul_inst $end
$upscope $end
$upscope $end
$scope module multiply_3 $end
$var reg 1 {" input_enable $end
$var reg 32 |" input_value[31:0] $end
$var reg 1 }" input_lastvalue $end
$var reg 1 !# output_enable $end
$var reg 1 "# output_lastvalue $end
$var reg 32 ## output_value[31:0] $end
$var reg 1 $# clk $end
$var reg 1 %# rdy $end
$var reg 1 &# fin $end
$var reg 1 '# enb $end
$var reg 1 (# rst $end
$var reg 1 )# rstn $end
$scope module fl_mul_inst $end
$upscope $end
$upscope $end
$scope module bias_3 $end
$var reg 1 *# input_enable $end
$var reg 32 +# input_value[31:0] $end
$var reg 1 ,# input_lastvalue $end
$var reg 1 -# output_enable $end
$var reg 1 .# output_lastvalue $end
$var reg 32 /# output_value[31:0] $end
$var reg 1 0# clk $end
$var reg 1 1# rdy $end
$var reg 1 2# fin $end
$var reg 1 3# enb $end
$var reg 1 4# rst $end
$var reg 1 5# rstn $end
$scope module fl_add_inst $end
$upscope $end
$upscope $end
$scope module bias_4 $end
$var reg 1 6# input_enable $end
$var reg 32 7# input_value[31:0] $end
$var reg 1 8# input_lastvalue $end
$var reg 1 9# output_enable $end
$var reg 1 :# output_lastvalue $end
$var reg 32 ;# output_value[31:0] $end
$var reg 1 <# clk $end
$var reg 1 =# rdy $end
$var reg 1 ># fin $end
$var reg 1 ?# enb $end
$var reg 1 @# rst $end
$var reg 1 A# rstn $end
$scope module fl_add_inst $end
$upscope $end
$upscope $end
$scope module multiply_4 $end
$var reg 1 B# input_enable $end
$var reg 32 C# input_value[31:0] $end
$var reg 1 D# input_lastvalue $end
$var reg 1 E# output_enable $end
$var reg 1 F# output_lastvalue $end
$var reg 32 G# output_value[31:0] $end
$var reg 1 H# clk $end
$var reg 1 I# rdy $end
$var reg 1 J# fin $end
$var reg 1 K# enb $end
$var reg 1 L# rst $end
$var reg 1 M# rstn $end
$scope module fl_mul_inst $end
$upscope $end
$upscope $end
$scope module multiply_5 $end
$var reg 1 N# input_enable $end
$var reg 32 O# input_value[31:0] $end
$var reg 1 P# input_lastvalue $end
$var reg 1 Q# output_enable $end
$var reg 1 R# output_lastvalue $end
$var reg 32 S# output_value[31:0] $end
$var reg 1 T# clk $end
$var reg 1 U# rdy $end
$var reg 1 V# fin $end
$var reg 1 W# enb $end
$var reg 1 X# rst $end
$var reg 1 Y# rstn $end
$scope module fl_mul_inst $end
$upscope $end
$upscope $end
$scope module bias_5 $end
$var reg 1 Z# input_enable $end
$var reg 32 [# input_value[31:0] $end
$var reg 1 \# input_lastvalue $end
$var reg 1 ]# output_enable $end
$var reg 1 ^# output_lastvalue $end
$var reg 32 _# output_value[31:0] $end
$var reg 1 `# clk $end
$var reg 1 a# rdy $end
$var reg 1 b# fin $end
$var reg 1 c# enb $end
$var reg 1 d# rst $end
$var reg 1 e# rstn $end
$scope module fl_add_inst $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
U%
U&
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '
U(
U)
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *
U+
U,
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU -
U.
U/
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 0
U1
U2
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 3
U4
U5
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 6
U7
U8
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 9
U:
U;
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU <
U=
U>
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ?
U@
UA
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU B
UC
UD
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU E
UF
UG
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU H
UI
UJ
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU K
UL
UM
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU N
UO
UP
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Q
UR
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU S
UT
UU
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU V
UW
UX
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Y
UZ
U[
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU \
U]
U^
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU _
U`
Ua
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU b
Uc
Ud
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU e
Uf
Ug
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU h
Ui
Uj
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU k
Ul
Um
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU n
Uo
Up
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU q
Ur
Us
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU t
Uu
Uv
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU w
Ux
Uy
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU z
U{
U|
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU }
U!"
0""
0#"
1$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
U3"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 4"
U5"
U6"
U7"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 8"
19"
0:"
0;"
0<"
1="
0>"
U?"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU @"
UA"
UB"
UC"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU D"
1E"
0F"
0G"
0H"
1I"
0J"
UK"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU L"
UM"
UN"
UO"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU P"
1Q"
0R"
0S"
0T"
1U"
0V"
UW"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU X"
UY"
UZ"
U["
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU \"
1]"
0^"
0_"
0`"
1a"
0b"
Uc"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU d"
Ue"
Uf"
Ug"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU h"
1i"
0j"
0k"
0l"
1m"
0n"
Uo"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU p"
Uq"
Ur"
Us"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU t"
1u"
0v"
0w"
0x"
1y"
0z"
U{"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU |"
U}"
U!#
U"#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ##
1$#
0%#
0&#
0'#
1(#
0)#
U*#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU +#
U,#
U-#
U.#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU /#
10#
01#
02#
03#
14#
05#
U6#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 7#
U8#
U9#
U:#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ;#
1<#
0=#
0>#
0?#
1@#
0A#
UB#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU C#
UD#
UE#
UF#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU G#
1H#
0I#
0J#
0K#
1L#
0M#
UN#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU O#
UP#
UQ#
UR#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU S#
1T#
0U#
0V#
0W#
1X#
0Y#
UZ#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU [#
U\#
U]#
U^#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU _#
1`#
0a#
0b#
0c#
1d#
0e#
#5000000
0!
0#
1$
0(
0)
b00000000000000000000000000000000 *
0.
0/
b00000000000000000000000000000000 0
0F
0G
b00000000000000000000000000000000 H
0R
b00000000000000000000000000000000 S
0T
0X
b00000000000000000000000000000000 Y
0Z
0^
b00000000000000000000000000000000 _
0`
1""
0$"
0%"
03"
b00000000000000000000000000000000 4"
05"
09"
1<"
0="
1>"
0E"
1H"
0I"
1J"
0Q"
1T"
0U"
1V"
0]"
1`"
0a"
1b"
0c"
b00000000000000000000000000000000 d"
0e"
0i"
1l"
0m"
1n"
0u"
1x"
0y"
1z"
0$#
1'#
0(#
1)#
00#
13#
04#
15#
06#
b00000000000000000000000000000000 7#
08#
0<#
1?#
0@#
1A#
0H#
1K#
0L#
1M#
0T#
1W#
0X#
1Y#
0`#
1c#
0d#
1e#
#10000000
1!
1(
b00111110101000011110110011100110 *
1.
b00111110000110001110111011101010 0
1F
b10111110100001111101111110100011 H
1R
b00111110101000011110110011100110 S
1X
b10111110100001111101111110100011 Y
1^
b00111110000110001110111011101010 _
1#"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
11"
12"
13"
b00111110101000011110110011100110 4"
19"
1:"
1;"
1E"
1F"
1G"
1Q"
1R"
1S"
1]"
1^"
1_"
1c"
b10111110100001111101111110100011 d"
1i"
1j"
1k"
1u"
1v"
1w"
1$#
1%#
1&#
10#
11#
12#
16#
b00111110000110001110111011101010 7#
1<#
1=#
1>#
1H#
1I#
1J#
1T#
1U#
1V#
1`#
1a#
1b#
#15000000
0!
1"
0%"
09"
0E"
0Q"
0]"
0i"
0u"
0$#
00#
0<#
0H#
0T#
0`#
#20000000
