{"vcs1":{"timestamp_begin":1747551499.654002150, "rt":10.88, "ut":10.92, "st":0.68}}
{"vcselab":{"timestamp_begin":1747551510.618785827, "rt":0.39, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747551511.076258352, "rt":0.45, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747551499.010364539}
{"VCS_COMP_START_TIME": 1747551499.010364539}
{"VCS_COMP_END_TIME": 1747551511.675693816}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486680}}
{"vcselab": {"peak_mem": 183888}}
