<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="vhdlmsg" fid="3592" alias="vhdlm" vendor="Lattice Semiconductor Corporation" stamp="20131126">
  <description text="this message file contains message for verific package" />
  <!-- owner of this message file -->
  <owner text="lse" />
  <messages>
<msg type="Status" text="$$saccess type $$s does not access a $$s. VHDL-1002" uid="1002"/> 
<msg type="Status" text="$$saggregate already has a choice in this range. VHDL-1004" uid="1004"/> 
<msg type="Status" text="$$salias target name does not have same number of elements as alias subtype. VHDL-1006" uid="1006"/> 
<msg type="Status" text="$$sallocator is not synthesizable. VHDL-1007" uid="1007"/> 
<msg type="Status" text="$$sambiguous name. VHDL-1008" uid="1008"/> 
<msg type="Status" text="$$sambiguous selected name. VHDL-1009" uid="1009"/> 
<msg type="Status" text="$$sarchitecture $$s not found in entity $$s. VHDL-1015" uid="1015"/> 
<msg type="Status" text="$$sarray type $$s expects $$d index argument(s). VHDL-1018" uid="1018"/> 
<msg type="Info" text="$$sarray type $$s expects $$d index argument(s). VHDL-1018" uid="7018"/> 
<msg type="Status" text="$$sassignment ignored. VHDL-1019" uid="1019"/> 
<msg type="Status" text="$$sattribute $$s does not return type $$s. VHDL-1021" uid="1021"/> 
<msg type="Status" text="$$sattribute $$s expects an argument. VHDL-1022" uid="1022"/> 
<msg type="Status" text="$$sattribute $$s illegal in expression. VHDL-1023" uid="1023"/> 
<msg type="Status" text="$$sattribute $$s index type should be integer. VHDL-1024" uid="1024"/> 
<msg type="Status" text="$$sattribute $$s on multiple bits is not synthesizable. VHDL-1025" uid="1025"/> 
<msg type="Status" text="$$scannot assign to constant $$s. VHDL-1027" uid="1027"/> 
<msg type="Status" text="$$scannot assign to non-object $$s. VHDL-1028" uid="1028"/> 
<msg type="Status" text="$$scannot convert type $$s to type $$s. VHDL-1029" uid="1029"/> 
<msg type="Status" text="$$scannot read from 'out' object $$s  use 'buffer' or 'inout'. VHDL-1033" uid="1033"/> 
<msg type="Status" text="$$scase expression type $$s is not a character array type. VHDL-1035" uid="1035"/> 
<msg type="Status" text="$$scase expression type $$s is not a discrete or 1-dimensional character array type. VHDL-1036" uid="1036"/> 
<msg type="Status" text="$$scase-statement with edge or event expression not supported for synthesis  use an if-statement instead. VHDL-1038" uid="1038"/> 
<msg type="Status" text="$$scharacter '$$c' is not in element type $$s. VHDL-1039" uid="1039"/> 
<msg type="Status" text="$$scharacter $$s is not in type $$s. VHDL-1040" uid="1040"/> 
<msg type="Status" text="$$s$$d definitions of operator $$s match here. VHDL-1052" uid="1052"/> 
<msg type="Status" text="$$sdigit '$$c' is larger than base in $$s. VHDL-1053" uid="1053"/> 
<msg type="Status" text="$$selement $$s is not in record type $$s. VHDL-1056" uid="1056"/> 
<msg type="Status" text="$$sentity aspect $$s does not denote a entity or configuration. VHDL-1057" uid="1057"/> 
<msg type="Status" text="$$senum_encoding attribute specifies incorrect number of valid encoding values for type $$s  encoding ignored. VHDL-1061" uid="1061"/> 
<msg type="Status" text="$$senum_encoding elements should all have the same length. VHDL-1063" uid="1063"/> 
<msg type="Status" text="$$selaborating $$s($$s). VHDL-1067" uid="1067"/>  
<msg type="Status" text="$$selaboration of $$s($$s) failed. VHDL-1069" uid="1069"/>  
<msg type="Status" text="$$sexit statement is not inside a loop. VHDL-1070" uid="1070"/> 
<msg type="Status" text="$$sexpected a constant integer literal. VHDL-1072" uid="1072"/> 
<msg type="Status" text="$$sexpected an architecture identifier in index. VHDL-1073" uid="1073"/> 
<msg type="Status" text="$$sexpected exactly one index specification. VHDL-1074" uid="1074"/> 
<msg type="Status" text="$$sexponent of integer literal cannot be negative. VHDL-1076" uid="1076"/> 
<msg type="Status" text="$$sexpression has $$d elements  expected $$d. VHDL-1077" uid="1077"/> 
<msg type="Status" text="$$sfunction $$s does not always return a value. VHDL-1087" uid="1087"/> 
<msg type="Status" text="$$sfunction $$s does not take type $$s as argument. VHDL-1088" uid="1088"/> 
<msg type="Status" text="$$signoring unknown pragma value $$s. VHDL-1094" uid="1094"/> 
<msg type="Status" text="$$sillegal block specification name. VHDL-1095" uid="1095"/> 
<msg type="Status" text="$$sillegal formal part. VHDL-1098" uid="1098"/> 
<msg type="Status" text="$$sillegal function call in assignment. VHDL-1099" uid="1099"/> 
<msg type="Status" text="$$sillegal &lt;&gt; in expression. VHDL-1100" uid="1100"/> 
<msg type="Status" text="$$sillegal name for assignment. VHDL-1104" uid="1104"/> 
<msg type="Status" text="$$sillegal name in constraint. VHDL-1105" uid="1105"/> 
<msg type="Status" text="$$sillegal name on the sensitivity list. VHDL-1106" uid="1106"/> 
<msg type="Status" text="$$sillegal range constraint in expression. VHDL-1107" uid="1107"/> 
<msg type="Status" text="$$sillegal range in expression. VHDL-1108" uid="1108"/> 
<msg type="Status" text="$$sillegal selected name for assignment. VHDL-1109" uid="1109"/> 
<msg type="Status" text="$$sillegal selected name prefix. VHDL-1110" uid="1110"/> 
<msg type="Status" text="$$sillegal unit name. VHDL-1113" uid="1113"/> 
<msg type="Status" text="$$sillegal use of attribute $$s in constraint. VHDL-1114" uid="1114"/> 
<msg type="Status" text="$$sillegal use of &lt;&gt; in subtype indication. VHDL-1115" uid="1115"/> 
<msg type="Status" text="$$sincorrect number of elements in target aggregate. VHDL-1116" uid="1116"/> 
<msg type="Status" text="$$sindex constraint illegal in expression. VHDL-1117" uid="1117"/> 
<msg type="Status" text="$$sindex constraint cannot apply to non array type $$s. VHDL-1119" uid="1119"/> 
<msg type="Status" text="$$sindexed name is not a $$s. VHDL-1120" uid="1120"/> 
<msg type="Status" text="$$sindexed name prefix type $$s expects $$d dimensions. VHDL-1121" uid="1121"/> 
<msg type="Status" text="$$sindexed name prefix type $$s is not an array type. VHDL-1122" uid="1122"/> 
<msg type="Status" text="$$sindex $$s is out of array constraint $$s for target $$s. VHDL-1123" uid="1123"/> 
<msg type="Status" text="$$sinfinite loops not supported for synthesis. VHDL-1126" uid="1126"/> 
<msg type="Status" text="$$sin index constraint $$s is not a discrete type. VHDL-1127" uid="1127"/> 
<msg type="Status" text="$$sinitial value for constant declaration is not constant. VHDL-1128" uid="1128"/> 
<msg type="Status" text="$$sinitial value for variable is ignored. VHDL-1130" uid="1130"/> 
<msg type="Status" text="$$s$$s is not found. VHDL-1131" uid="1131"/> 
<msg type="Status" text="$$smismatch on label  expected $$s. VHDL-1135" uid="1135"/> 
<msg type="Status" text="$$smultiple wait statements in one process not supported for synthesis. VHDL-1137" uid="1137"/> 
<msg type="Status" text="$$snear bit string literal $$s  $$d visible types match here. VHDL-1139" uid="1139"/> 
<msg type="Status" text="$$snear character $$s  $$d visible types match here. VHDL-1140" uid="1140"/> 
<msg type="Status" text="$$snear formal type-conversion  cannot convert type $$s to type $$s. VHDL-1141" uid="1141"/> 
<msg type="Status" text="$$sillegal use of NULL literal. VHDL-1143" uid="1143"/> 
<msg type="Status" text="$$snear $$s  attribute dimensionality incorrect. VHDL-1144" uid="1144"/> 
<msg type="Status" text="$$snear $$s  $$d visible identifiers match here. VHDL-1146" uid="1146"/> 
<msg type="Status" text="$$snear $$s  prefix should denote a scalar or array type. VHDL-1149" uid="1149"/> 
<msg type="Status" text="$$snear $$s  signature profile does not match expected type $$s. VHDL-1150" uid="1150"/> 
<msg type="Status" text="$$snear string $$s  $$d visible types match here. VHDL-1152" uid="1152"/> 
<msg type="Status" text="$$snear $$s  type conversion does not match type $$s. VHDL-1153" uid="1153"/> 
<msg type="Status" text="$$snear $$s  type conversion expects one single argument. VHDL-1154" uid="1154"/> 
<msg type="Status" text="$$snear $$s  type conversion expression type cannot be determined uniquely. VHDL-1155" uid="1155"/> 
<msg type="Status" text="$$snext statement is not inside a loop. VHDL-1157" uid="1157"/> 
<msg type="Status" text="$$sno support for attribute $$s. VHDL-1162" uid="1162"/> 
<msg type="Status" text="$$sno support for partial association of unconstrained formals. VHDL-1163" uid="1163"/> 
<msg type="Status" text="$$sno support for selected name assignments to out-of-scope objects. VHDL-1164" uid="1164"/> 
<msg type="Status" text="$$sphysical unit does not denote a physical type. VHDL-1184" uid="1184"/> 
<msg type="Status" text="$$sphysical value should denote an integer or real value. VHDL-1185" uid="1185"/> 
<msg type="Status" text="$$spragma $$s not supported  function ignored. VHDL-1189" uid="1189"/> 
<msg type="Status" text="$$sprefix of attribute $$s should be a discrete or physical (sub)type. VHDL-1190" uid="1190"/> 
<msg type="Status" text="$$sprefix of LENGTH attribute should be an array or array (sub)type. VHDL-1191" uid="1191"/> 
<msg type="Status" text="$$spossible infinite loop process does not have a wait statement. VHDL-1196" uid="1196"/>  
<msg type="Status" text="$$srange extends beyond constraint of type $$s. VHDL-1199" uid="1199"/> 
<msg type="Status" text="$$srange is empty (null range). VHDL-1200" uid="1200"/> 
<msg type="Status" text="$$srecord name prefix type $$s is not a record type. VHDL-1204" uid="1204"/> 
<msg type="Status" text="$$sreplacing existing netlist $$s($$s). VHDL-1205" uid="1205"/> 
<msg type="Status" text="$$sresult of attribute $$s is not in range of type $$s. VHDL-1206" uid="1206"/> 
<msg type="Status" text="$$sreturn statement in function needs an expression. VHDL-1207" uid="1207"/> 
<msg type="Status" text="$$sreturn statement in procedure should not have an expression. VHDL-1208" uid="1208"/> 
<msg type="Status" text="$$sreturn statement outside a subprogram. VHDL-1209" uid="1209"/> 
<msg type="Status" text="$$s$$s already imposes an index constraint. VHDL-1214" uid="1214"/> 
<msg type="Status" text="$$s$$s does not have a iteration scheme. VHDL-1216" uid="1216"/> 
<msg type="Status" text="$$s$$s does not have attribute $$s. VHDL-1217" uid="1217"/> 
<msg type="Status" text="$$s$$s is not a block label. VHDL-1224" uid="1224"/> 
<msg type="Status" text="$$s$$s is not a component. VHDL-1225" uid="1225"/> 
<msg type="Status" text="$$s$$s is not a loop label. VHDL-1228" uid="1228"/> 
<msg type="Status" text="$$s$$s is not an attribute. VHDL-1230" uid="1230"/> 
<msg type="Status" text="$$s$$s is not a (resolution) function. VHDL-1234" uid="1234"/> 
<msg type="Status" text="$$s$$s is not a signal. VHDL-1236" uid="1236"/> 
<msg type="Status" text="$$s$$s is not a type. VHDL-1238" uid="1238"/> 
<msg type="Status" text="$$s$$s is not a valid resolution function for type $$s. VHDL-1239" uid="1239"/> 
<msg type="Status" text="$$sslice direction differs from its index type range. VHDL-1244" uid="1244"/> 
<msg type="Status" text="$$ssliced name is allowed only on single-dimensional arrays. VHDL-1245" uid="1245"/> 
<msg type="Status" text="$$ssome element(s) in aggregate are missing. VHDL-1246" uid="1246"/> 
<msg type="Status" text="$$s$$s remains a black-box since it has no binding entity. VHDL-1250" uid="1250"/> 
<msg type="Status" text="$$s$$s should be on the sensitivity list of the process. VHDL-1251" uid="1251"/> 
<msg type="Status" text="$$sstatement might not cover all choices  'others' clause recommended. VHDL-1253" uid="1253"/> 
<msg type="Status" text="$$ssubtype of alias $$s does not have the same bounds or direction as the target name. VHDL-1256" uid="1256"/> 
<msg type="Status" text="$$ssuffix of record name cannot be 'all'. VHDL-1258" uid="1258"/> 
<msg type="Status" text="$$ssynthesis directive attribute $$s ignored  incorrect number of bit values for type $$s. VHDL-1262" uid="1262"/> 
<msg type="Status" text="$$starget of NEW  type $$s is not an access type. VHDL-1264" uid="1264"/> 
<msg type="Status" text="$$starget slice is $$d elements  value is $$d elements. VHDL-1265" uid="1265"/> 
<msg type="Status" text="$$stype error near discrete range  type $$s is not a discrete type. VHDL-1271" uid="1271"/> 
<msg type="Status" text="$$stype error near $$s  expected type $$s. VHDL-1272" uid="1272"/> 
<msg type="Status" text="$$stype mismatch at operator $$s  expected type $$s. VHDL-1273" uid="1273"/> 
<msg type="Status" text="$$stype of aggregate cannot be determined without context  $$d visible types match here. VHDL-1275" uid="1275"/> 
<msg type="Status" text="$$stype $$s does not match with a string literal. VHDL-1276" uid="1276"/> 
<msg type="Status" text="$$stype $$s does not match with the bit-string literal  should be array of BIT. VHDL-1277" uid="1277"/> 
<msg type="Status" text="$$stype $$s does not match with the integer literal. VHDL-1278" uid="1278"/> 
<msg type="Status" text="$$stype $$s does not match with the real literal. VHDL-1279" uid="1279"/> 
<msg type="Status" text="$$stypes for range bounds are not compatible. VHDL-1280" uid="1280"/> 
<msg type="Status" text="$$s'unaffected' should be the only waveform element. VHDL-1281" uid="1281"/> 
<msg type="Status" text="$$sunexpected EOF. VHDL-1283" uid="1283"/> 
<msg type="Status" text="$$sunknown character '$$c' in enumeration encoding is considered 'X'. VHDL-1285" uid="1285"/> 
<msg type="Status" text="$$suse of an expression is not allowed here. VHDL-1287" uid="1287"/> 
<msg type="Status" text="$$suse &lt;= to assign to signal $$s. VHDL-1288" uid="1288"/> 
<msg type="Status" text="$$suse := to assign to variable $$s. VHDL-1289" uid="1289"/> 
<msg type="Status" text="$$svariable in subprogram or process cannot be 'shared'. VHDL-1293" uid="1293"/> 
<msg type="Status" text="$$svariable outside of subprogram or process must be 'shared'. VHDL-1294" uid="1294"/> 
<msg type="Status" text="$$swait statements in subprograms are not supported for synthesis. VHDL-1295" uid="1295"/> 
<msg type="Status" text="$$swait statement without UNTIL clause not supported for synthesis. VHDL-1296" uid="1296"/> 
<msg type="Status" text="$$swait until event is not supported for synthesis. VHDL-1297" uid="1297"/> 
<msg type="Status" text="$$snon-static loop limit of $$d exceeded. VHDL-1299" uid="1299"/> 
<msg type="Status" text="$$sguarded signal assignment is not in a guarded block. VHDL-1300" uid="1300"/> 
<msg type="Status" text="$$s$$s is never used. VHDL-1301" uid="1301"/> 
<msg type="Status" text="$$s$$s is never assigned. VHDL-1302" uid="1302"/> 
<msg type="Status" text="$$susing initial value $$s for $$s since it is never assigned. VHDL-1303" uid="1303"/> 
<msg type="Status" text="$$ssignal declaration is not allowed in a subprogram. VHDL-1306" uid="1306"/> 
<msg type="Status" text="$$smode '$$s' is not allowed for function parameters. VHDL-1307" uid="1307"/> 
<msg type="Status" text="$$smode '$$s' is not allowed for subprogram parameters. VHDL-1308" uid="1308"/> 
<msg type="Status" text="$$sobject kind '$$s' is not allowed for function parameters. VHDL-1309" uid="1309"/> 
<msg type="Status" text="$$sobject kind '$$s' is not allowed for subprogram parameters. VHDL-1310" uid="1310"/> 
<msg type="Status" text="$$s$$s is illegal in an expression. VHDL-1312" uid="1312"/> 
<msg type="Status" text="$$sexit statement is not inside loop $$s. VHDL-1314" uid="1314"/> 
<msg type="Status" text="$$snext statement is not inside loop $$s. VHDL-1315" uid="1315"/> 
<msg type="Status" text="$$s$$s cannot be used within its own interface list. VHDL-1316" uid="1316"/> 
<msg type="Status" text="$$sactual $$s of formal $$s must be a $$s. VHDL-1319" uid="1319"/> 
<msg type="Status" text="$$sattribute $$s is illegal in an expression. VHDL-1320" uid="1320"/> 
<msg type="Status" text="$$sattribute $$s is illegal in assignment. VHDL-1321" uid="1321"/> 
<msg type="Status" text="$$sattribute $$s is not a range. VHDL-1322" uid="1322"/> 
<msg type="Status" text="$$sblock specification index cannot be open. VHDL-1325" uid="1325"/> 
<msg type="Status" text="$$scannot update 'in' object $$s. VHDL-1327" uid="1327"/> 
<msg type="Status" text="$$sconstant declaration cannot be of a file type or access type. VHDL-1329" uid="1329"/> 
<msg type="Status" text="$$sconstant $$s can only be of mode IN. VHDL-1330" uid="1330"/> 
<msg type="Status" text="$$sdesignator in type-conversion cannot be OPEN. VHDL-1331" uid="1331"/> 
<msg type="Status" text="$$sdesignator type-conversion should have one argument. VHDL-1332" uid="1332"/> 
<msg type="Status" text="$$sformal file $$s should be of a file type. VHDL-1335" uid="1335"/> 
<msg type="Status" text="$$sformal $$s $$s cannot be of a file type or access type. VHDL-1337" uid="1337"/> 
<msg type="Status" text="$$sguarded signal declaration of a scalar type should have a resolution function. VHDL-1338" uid="1338"/> 
<msg type="Status" text="$$slinkage interface object $$s cannot have a default expression. VHDL-1341" uid="1341"/> 
<msg type="Status" text="$$smode or default expression is illegal on a interface file declaration. VHDL-1342" uid="1342"/> 
<msg type="Status" text="$$snamed association not allowed in designator. VHDL-1344" uid="1344"/> 
<msg type="Status" text="$$ssignal declaration cannot be of a file type or access type. VHDL-1349" uid="1349"/> 
<msg type="Status" text="$$s$$s is not a range. VHDL-1350" uid="1350"/> 
<msg type="Status" text="$$s$$s is not a record element. VHDL-1351" uid="1351"/> 
<msg type="Status" text="$$s$$s is not a variable. VHDL-1352" uid="1352"/> 
<msg type="Status" text="$$s$$s is only allowed on signals. VHDL-1354" uid="1354"/> 
<msg type="Status" text="$$s$$s $$s cannot have a default expression. VHDL-1355" uid="1355"/> 
<msg type="Status" text="$$s$$s should be a $$s. VHDL-1356" uid="1356"/> 
<msg type="Status" text="$$s$$s variable $$s cannot have a default expression. VHDL-1357" uid="1357"/> 
<msg type="Status" text="$$svariable declaration cannot be of a file type. VHDL-1360" uid="1360"/> 
<msg type="Status" text="$$snumber of generic actuals $$d does not match with number of formals $$d for unit $$s. VHDL-1362" uid="1362"/> 
<msg type="Status" text="$$s$$s has only $$d record elements. VHDL-1364" uid="1364"/> 
<msg type="Status" text="$$ssome record elements are missing in this aggregate of $$s. VHDL-1365" uid="1365"/> 
<msg type="Status" text="$$sillegal use of 'file_open' expression in VHDL'87 mode. VHDL-1371" uid="1371"/> 
<msg type="Status" text="$$sillegal use of file 'mode' in VHDL'93 mode. VHDL-1372" uid="1372"/> 
<msg type="Status" text="$$sattribute $$s can only be applied to a block label or architecture name. VHDL-1373" uid="1373"/> 
<msg type="Status" text="$$sattribute $$s has already been set on $$s. VHDL-1374" uid="1374"/> 
<msg type="Status" text="$$sunmatched $$s translate/synthesis off pragma found matching pair with same keywords is required. VHDL-1376" uid="1376"/>  
<msg type="Status" text="$$snear $$s  prefix should denote a scalar type. VHDL-1377" uid="1377"/> 
<msg type="Status" text="$$sdirective $$s is only appropriate for functions. VHDL-1380" uid="1380"/> 
<msg type="Status" text="$$sdirective $$s not supported on type $$s. VHDL-1381" uid="1381"/> 
<msg type="Status" text="$$sdirective $$s expects one argument. VHDL-1382" uid="1382"/> 
<msg type="Status" text="$$sdirective $$s expects two arguments. VHDL-1383" uid="1383"/> 
<msg type="Status" text="$$sdirective $$s on function $$s ignored. VHDL-1384" uid="1384"/> 
<msg type="Status" text="$$scomparison between unequal length arrays always returns $$s. VHDL-1390" uid="1390"/> 
<msg type="Status" text="$$smultiple declarations of $$s included via multiple use clauses none are made directly visible. VHDL-1391" uid="1391"/> 
<msg type="Status" text="$$sillegal identifier : $$s. VHDL-1392" uid="1392"/> 
<msg type="Status" text="$$sbase type of object alias declaration must be the same of subtype indication's type mark. VHDL-1394" uid="1394"/> 
<msg type="Status" text="$$sbase type of object alias declaration must not be a multi-dimensional array type. VHDL-1395" uid="1395"/> 
<msg type="Status" text="$$sillegal nonobject alias declaration target. VHDL-1396" uid="1396"/> 
<msg type="Status" text="$$ssubtype indication may not appear in a nonobject alias declaration. VHDL-1397" uid="1397"/> 
<msg type="Status" text="$$ssignature is required if the nonobject alias name denotes a subprogram or enumeration literal. VHDL-1398" uid="1398"/> 
<msg type="Status" text="$$sback to VHDL to continue elaboration. VHDL-1400" uid="1400"/> 
<msg type="Status" text="$$sunit $$s has no binding. VHDL-1401" uid="1401"/> 
<msg type="Status" text="$$sambiguous type: '$$s' or '$$s'. VHDL-1402" uid="1402"/>              
<msg type="Status" text="$$sentity $$s does not have an architecture. VHDL-1404" uid="1404"/>   
<msg type="Status" text="$$s$$s designator $$s cannot contain an actual type-conversion. VHDL-1406" uid="1406"/> 
<msg type="Status" text="$$ssubprogram type at end of subprogram body does not match specification type '$$s'. VHDL-1408" uid="1408"/>  
<msg type="Status" text="$$sresolution function $$s without synthesis directive will use three-state wiring. VHDL-1409" uid="1409"/>  
<msg type="Status" text="$$scount is not constant. VHDL-1410" uid="1410"/>  
<msg type="Status" text="$$scount must be positive. VHDL-1411" uid="1411"/>  
<msg type="Status" text="$$s$$s match for '$$s' found here. VHDL-1412" uid="1412"/> 
<msg type="Status" text="$$scannot access '$$s' from inside pure function '$$s'.. VHDL-1415" uid="1415"/>  
<msg type="Status" text="$$scharacter with value 0x$$x is not a graphic literal character. VHDL-1416" uid="1416"/>  
<msg type="Status" text="$$srange constraints cannot be applied to array types. VHDL-1419" uid="1419"/>  
<msg type="Status" text="$$sconstruct '$$s' not allowed in VHDL'87 use VHDL'93 mode. VHDL-1420" uid="1420"/>  
<msg type="Status" text="$$selements of file type are not allowed in composite types. VHDL-1421" uid="1421"/>  
<msg type="Status" text="$$sargument to operator call $$s is ambiguous. Use qualified expression or switch to 87 mode. VHDL-1422" uid="1422"/>  
<msg type="Status" text="$$s$$s is not a valid operator symbol. VHDL-1424" uid="1424"/>  
<msg type="Status" text="$$snear $$s  prefix should denote an array type. VHDL-1427" uid="1427"/>  
<msg type="Status" text="$$sliteral $$s exceeds maximum integer value. VHDL-1431" uid="1431"/>  
<msg type="Status" text="$$snon-constant loop found will execute up to $$d iterations. VHDL-1436" uid="1436"/>  
<msg type="Status" text="$$saggregate target in assignment must be all locally static names. VHDL-1442" uid="1442"/>  
<msg type="Status" text="$$sparameter value of attribute '$$s is out of range. VHDL-1448" uid="1448"/>  
<msg type="Status" text="$$s$$s not allowed in entity statement part. VHDL-1449" uid="1449"/>  
<msg type="Status" text="$$sattribute delayed may not be read from formal signal parameter $$s. VHDL-1450" uid="1450"/>  
<msg type="Status" text="$$scannot index the result of a type conversion. VHDL-1451" uid="1451"/>  
<msg type="Status" text="$$sallocator subtype indication cannot be unconstrained array. VHDL-1452" uid="1452"/>  
<msg type="Status" text="$$sfunction return type array bounds do not match function return value array bounds. VHDL-1455" uid="1455"/>  
<msg type="Status" text="$$sdesignated type of access type cannot be file type. VHDL-1456" uid="1456"/>  
<msg type="Status" text="$$scannot drive implicit signal guard. VHDL-1459" uid="1459"/>  
<msg type="Status" text="$$sattribute $$s requires a constrained array prefix type. VHDL-1460" uid="1460"/>  
<msg type="Status" text="$$scannot assign null waveform to non-guarded signal. VHDL-1461" uid="1461"/>  
<msg type="Status" text="$$sextended identifier $$s contains non-graphic character 0x$$x. VHDL-1463" uid="1463"/>  
<msg type="Status" text="$$sno index value can belong to null index range. VHDL-1464" uid="1464"/>  
<msg type="Status" text="$$sdesignated type of file type cannot be file or access type. VHDL-1465" uid="1465"/>  
<msg type="Status" text="$$sdesignated type of file type cannot be multidimensional array type. VHDL-1466" uid="1466"/>  
<msg type="Status" text="$$sattribute may not be of file or access type. VHDL-1468" uid="1468"/>  
<msg type="Status" text="$$sbase value $$d must be at least two and at most sixteen. VHDL-1469" uid="1469"/>  
<msg type="Status" text="$$scannot read attribute $$s of mode linkage signal $$s. VHDL-1471" uid="1471"/>  
<msg type="Status" text="$$sattribute $$s may not be read from formal signal parameter $$s. VHDL-1473" uid="1473"/>  
<msg type="Status" text="$$sillegal recursive instantiation of $$s($$s). VHDL-1474" uid="1474"/>  
<msg type="Status" text="$$stype conversion (to $$s) cannot have $$s operand. VHDL-1475" uid="1475"/>  
<msg type="Status" text="$$sattribute $$s does not take a parameter when prefix is not an array type. VHDL-1478" uid="1478"/>  
<msg type="Status" text="$$sthe type of VHDL port is invalid for verilog connection. VHDL-1480" uid="1480"/>  
<msg type="Status" text="$$sAnalyzing VHDL file $$s. VHDL-1481" uid="1481"/>  
<msg type="Status" text="$$sVHDL file $$s ignored due to errors. VHDL-1482" uid="1482"/>  
<msg type="Status" text="$$sReading PSL file $$s. VHDL-1483" uid="1483"/>  
<msg type="Status" text="$$sPSL file $$s ignored due to errors. VHDL-1484" uid="1484"/>  
<msg type="Status" text="$$sunit $$s is not yet analyzed. VHDL-1485" uid="1485"/>  
<msg type="Status" text="$$sReading VHDL file $$s. VHDL-1487" uid="1487"/>  
<msg type="Status" text="$$sCopying library $$s. VHDL-1488" uid="1488"/>  
<msg type="Status" text="$$sPretty printing unit $$s to file $$s. VHDL-1489" uid="1489"/>  
<msg type="Status" text="$$sPretty printing all units in library $$s to file $$s. VHDL-1490" uid="1490"/>  
<msg type="Status" text="$$sunit $$s not found in library $$s. VHDL-1491" uid="1491"/>  
<msg type="Status" text="$$s$$s was previously created using a PSL-enabled VHDL analyzer, since the current VHDL analyzer is not PSL-enabled, there is a high probability that a restore error will occur due to unknown PSL constructs. VHDL-1492" uid="1492"/>  
<msg type="Status" text="$$sRestoring VHDL parse-tree $$s.$$s from $$s. VHDL-1493" uid="1493"/>  
<msg type="Status" text="$$s$$s.$$s failed to restore. VHDL-1494" uid="1494"/>  
<msg type="Status" text="$$s$$s was created using a later VHDL_version_number, forward compatibility is not supported. VHDL-1495" uid="1495"/>  
<msg type="Status" text="$$sThe library $$s was not found. VHDL-1496" uid="1496"/>  
<msg type="Status" text="$$sNo VHDL library search path could be found. Please set a search path to where unit can be saved. VHDL-1497" uid="1497"/>  
<msg type="Status" text="$$sSave failed due to mkdir failure. VHDL-1498" uid="1498"/>  
<msg type="Status" text="$$sSaving VHDL parse-tree $$s.$$s into $$s. VHDL-1499" uid="1499"/>  
<msg type="Status" text="$$sVHDL library search path not set cannot restore. VHDL-1500" uid="1500"/>  
<msg type="Status" text="$$s$$s does not contain a known VHDL parse-tree format. VHDL-1501" uid="1501"/>  
<msg type="Status" text="$$s$$s was created using code corresponding to a VHDL_version_number of $$s, backward compatibility of versions before 0x0ab00001 is not supported. VHDL-1502" uid="1502"/>  
<msg type="Status" text="$$sThe path &quot;$$s&quot; does not exist. VHDL-1503" uid="1503"/>  
<msg type="Status" text="$$sThe default VHDL library search path is now &quot;$$s&quot;. VHDL-1504" uid="1504"/>  
<msg type="Status" text="$$sThe VHDL library search path for library &quot;$$s&quot; is now &quot;$$s&quot;. VHDL-1505" uid="1505"/>  
<msg type="Status" text="$$sThis parse-tree is too large to be saved. VHDL-1506" uid="1506"/>  
<msg type="Status" text="$$sA VHDL parse-tree node is trying to be created from a SaveRestore object that is in save mode!. VHDL-1507" uid="1507"/>  
<msg type="Status" text="$$sBinary saving $$s '$$s'. VHDL-1508" uid="1508"/>  
<msg type="Status" text="$$sRegistering Dependencies Error: unknown design unit type. VHDL-1509" uid="1509"/>  
<msg type="Status" text="$$sRegistering Dependencies Error: $$s '$$s' could not be found during restore. VHDL-1510" uid="1510"/>  
<msg type="Status" text="$$sRegistering Dependencies Error: library not defined. VHDL-1511" uid="1511"/>  
<msg type="Status" text="$$s$$s needs to be re-saved since $$s.$$s changed. VHDL-1512" uid="1512"/>  
<msg type="Status" text="$$s$$s needs to be re-saved since $$s.$$s.$$s changed. VHDL-1513" uid="1513"/>  
<msg type="Status" text="$$sRegistering Dependencies Error: unknown pointer type. VHDL-1514" uid="1514"/>  
<msg type="Status" text="$$scannot open VHDL file $$s. VHDL-1515" uid="1515"/>  
<msg type="Status" text="$$sVHDL reader: User Interrupt. Cleaning up..... VHDL-1516" uid="1516"/>  
<msg type="Status" text="$$scharacter/string literal may not be designator for an object alias. VHDL-1518" uid="1518"/>  
<msg type="Status" text="$$sprefix of attribute $$s is not a type mark. VHDL-1519" uid="1519"/>  
<msg type="Status" text="$$sillegal use of incomplete type. VHDL-1520" uid="1520"/>  
<msg type="Status" text="$$sillegal syntax for subtype indication. VHDL-1521" uid="1521"/>  
<msg type="Status" text="$$sthe type $$s of VHDL port $$s is invalid for verilog connection. VHDL-1524" uid="1524"/>  
<msg type="Status" text="$$ssignal assignments not allowed in entity statement part. VHDL-1527" uid="1527"/>  
<msg type="Status" text="$$swait statements in branch statements are not supported for synthesis. VHDL-1531" uid="1531"/>  
<msg type="Status" text="$$s$$s: $$s. VHDL-1533" uid="1533"/>  
<msg type="Status" text="$$s$$s configuration specification for component $$s must be last one given. VHDL-1536" uid="1536"/>  
<msg type="Status" text="$$scannot assign signal $$s from within a subprogram. VHDL-1538" uid="1538"/>  
<msg type="Status" text="$$sprotected type method cannot return file or access type. VHDL-1543" uid="1543"/>  
<msg type="Status" text="$$sarray type case expression must be of a locally static subtype. VHDL-1544" uid="1544"/>  
<msg type="Warning" text="$$sarray type case expression must be of a locally static subtype. VHDL-1544" uid="8544"/>  
<msg type="Status" text="$$sprotected type is not yet supported for synthesis. VHDL-1545" uid="1545"/>  
<msg type="Status" text="$$saccess type cannot be a formal of mode out. VHDL-1546" uid="1546"/>  
<msg type="Status" text="$$snear $$s  prefix should denote a discrete or physical type or subtype. VHDL-1547" uid="1547"/>  
<msg type="Status" text="$$scannot dereference a null access value. VHDL-1548" uid="1548"/> 
<msg type="Status" text="$$sexpression has $$d elements  formal $$s expects $$d. VHDL-1549" uid="1549"/>  
<msg type="Status" text="$$serror in protected region near $$s. VHDL-1561" uid="1561"/>  
<msg type="Status" text="$$sbinary dump database must be encrypted to secure `protect RTL. VHDL-1562" uid="1562"/> 
<msg type="Status" text="$$scannot truncate illegal sized bit string literal $$s. VHDL-1565" uid="1565"/>  
<msg type="Status" text="$$suse of library logical name WORK is illegal inside context declaration. VHDL-1566" uid="1566"/>  
<msg type="Status" text="$$ssuffix $$s in the context reference does not denote a context declaration. VHDL-1567" uid="1567"/>  
<msg type="Status" text="$$saggregate target name has already been specified. VHDL-1569" uid="1569"/>  
<msg type="Status" text="$$sthis construct is only supported in VHDL 1076-2008. VHDL-1576" uid="1576"/>  
<msg type="Status" text="$$scase expression type of matching case is not a bit or a std_ulogic or 1-dimensional array of bit/std_ulogic. VHDL-1581" uid="1581"/>  
<msg type="Status" text="$$scase expression type of matching case is not a bit/std_ulogic array type. VHDL-1582" uid="1582"/>  
<msg type="Status" text="$$sexternal name referring $$s is not yet supported. VHDL-1583" uid="1583"/>  
<msg type="Status" text="$$spackage path name should start with library logical name. VHDL-1584" uid="1584"/>  
<msg type="Status" text="$$sabsolute path name should start with primary unit name. VHDL-1585" uid="1585"/>  
<msg type="Status" text="$$s/* in comment. VHDL-1586" uid="1586"/>  
<msg type="Status" text="$$selement type of the array declaration is same as the parent array type. VHDL-1587" uid="1587"/>  
<msg type="Status" text="$$sa function name may not be an uninstantiated subprogram. VHDL-1588" uid="1588"/>  
<msg type="Status" text="$$svariable in package inside process,subprogram or protected block cannot be 'shared'. VHDL-1589" uid="1589"/>  
<msg type="Status" text="$$sVHDL expression ignored due to errors. VHDL-1590" uid="1590"/>  
<msg type="Status" text="$$ssingle wait statement, no need to convert to explicit state machine. VHDL-1596" uid="1596"/>  
<msg type="Status" text="$$snot converting statement with event control without edged expression. VHDL-1597" uid="1597"/>  
<msg type="Status" text="$$stop level unit is instantiated, use VHDL_COPY_TOP_BEFORE_STATIC_ELAB compile flag. VHDL-1599" uid="1599"/>  
<msg type="Status" text="$$sillegal element in external name. VHDL-1602" uid="1602"/>  
<msg type="Status" text="$$sexternal reference $$s remains unresolved. VHDL-1603" uid="1603"/>  
<msg type="Status" text="$$senumeration array type not supported in cross language port/generic connection. VHDL-1604" uid="1604"/>  
<msg type="Status" text="$$slibrary name $$s of instantiated unit conflicts with visible identifier. VHDL-1605" uid="1605"/>  
<msg type="Status" text="$$sexternal name referring $$s is not bound. VHDL-1606" uid="1606"/>  
<msg type="Status" text="$$sillegal subtype indication in alias declaration for external name. VHDL-1607" uid="1607"/>  
<msg type="Status" text="$$s$$s is not the top unit. VHDL-1608" uid="1608"/>  
<msg type="Status" text="$$s$$s cannot be used as a port. VHDL-1609" uid="1609"/>  
<msg type="Status" text="$$sno package instance is specified for interface package element $$s. VHDL-1610" uid="1610"/>  
<msg type="Status" text="$$sdefault expression or subprogram is not specified in uninstantiated package for interface package element $$s. VHDL-1611" uid="1611"/>  
<msg type="Status" text="$$sformal generic package $$s does not match with actual. VHDL-1612" uid="1612"/>  
<msg type="Status" text="$$sincomplete sensitivity list specified, assuming completeness. VHDL-1613" uid="1613"/> 
<msg type="Status" text="$$svalue in initialization depends on signal $$s. VHDL-1617" uid="1617"/>  
<msg type="Status" text="$$spragma function $$s cannot fit multi-bit result into single-bit return type $$s. VHDL-1619" uid="1619"/>  
<msg type="Status" text="$$sblock comment was not closed. VHDL-1620" uid="1620"/>  
<msg type="Status" text="$$saccess value for $$s is not allocated or already free'd. VHDL-1621" uid="1621"/>  
<msg type="Status" text="$$s$$s group constituents in group declaration. VHDL-1626" uid="1626"/>  
<msg type="Status" text="$$snear $$s  prefix should denote an object or object alias. VHDL-1630" uid="1630"/>  
<msg type="Status" text="$$s$$s was created using an incompatible version_number, VHDL 2008 backward compatibility is not supported for this version. VHDL-1631" uid="1631"/>  
<msg type="Status" text="$$schoice others is not permitted when aggregate expression is of the aggregate type. VHDL-1632" uid="1632"/>  
<msg type="Status" text="$$sarray aggregate elements must be all named or all positional. VHDL-1633" uid="1633"/>  
<msg type="Status" text="$$schoice direction does not match with the context direction. VHDL-1634" uid="1634"/>  
<msg type="Status" text="$$ssignature not allowed for non-overloadable entity. VHDL-1635" uid="1635"/>  
<msg type="Status" text="$$sanalyzing psl unit $$s. VHDL-1639" uid="1639"/> 
<msg type="Status" text="$$swhat to do in this case??. VHDL-1640" uid="1640"/> 
<msg type="Status" text="$$selaboration of directive failed. VHDL-1641" uid="1641"/> 
<msg type="Status" text="$$sStrong Fairness directive is not supported. VHDL-1642" uid="1642"/> 
<msg type="Status" text="$$srange must be of direction 'to'. VHDL-1643" uid="1643"/> 
<msg type="Status" text="$$slow bound of range must be a non-negative number. VHDL-1644" uid="1644"/> 
<msg type="Status" text="$$shigh bound of the range must be greater or equal to low bound. VHDL-1645" uid="1645"/>  
<msg type="Status" text="$$smust be a non-negative number. VHDL-1646" uid="1646"/> 
<msg type="Status" text="$$s$$s is not a PSL operator. VHDL-1647" uid="1647"/> 
<msg type="Status" text="$$scount for operator $$s must be a number. VHDL-1648" uid="1648"/> 
<msg type="Status" text="$$scount for operator $$s must be a positive number. VHDL-1649" uid="1649"/> 
<msg type="Status" text="$$soperator $$s requires a range. VHDL-1650" uid="1650"/> 
<msg type="Status" text="$$soperator $$s requires finite range. VHDL-1651" uid="1651"/> 
<msg type="Status" text="$$srepetition count must be a non-negative number. VHDL-1652" uid="1652"/> 
<msg type="Status" text="$$srepetition range must be non-negative. VHDL-1653" uid="1653"/> 
<msg type="Status" text="$$srepetition count must be a positive number. VHDL-1654" uid="1654"/> 
<msg type="Status" text="$$srepetition range must be positive. VHDL-1655" uid="1655"/> 
<msg type="Status" text="$$soperator $$s requires a finite positive range. VHDL-1656" uid="1656"/> 
<msg type="Status" text="$$sPSL Fairness directive not supported. VHDL-1657" uid="1657"/> 
<msg type="Status" text="$$sreplicator values must be a statically evaluable integer or boolean expression. VHDL-1658" uid="1658"/>  
<msg type="Status" text="$$s$$s is not allowed in package declaration. VHDL-1659" uid="1659"/>  
<msg type="Status" text="$$srange expression expected here. VHDL-1660" uid="1660"/>  
<msg type="Status" text="$$sVHDL unit '$$s' not found in SQL database '$$s' cannot restore. VHDL-1661" uid="1661"/> 
<msg type="Status" text="$$sunaffected is not allowed in sequential signal assignment statement. VHDL-1662" uid="1662"/>  
<msg type="Status" text="$$stype mismatch in $$s. VHDL-1663" uid="1663"/>  
<msg type="Status" text="$$sambiguous type in $$s, $$s. VHDL-1664" uid="1664"/>  
<msg type="Status" text="$$scharacter $$s of type $$s is not expected here. VHDL-1665" uid="1665"/>  
<msg type="Status" text="$$ssource of subprogram instantiation is not an uninstantiated subprogram. VHDL-1666" uid="1666"/>  
<msg type="Status" text="$$starget of signal force must be a signal. VHDL-1667" uid="1667"/>  
<msg type="Status" text="$$saggregate is not allowed as the target of signal $$s. VHDL-1668" uid="1668"/>  
<msg type="Status" text="$$salready bounded psl unit $$s cannot be bound again. VHDL-1671" uid="1671"/>  
<msg type="Status" text="$$spsl assert does not have severity. VHDL-1672" uid="1672"/>  
<msg type="Status" text="$$sNo library search path could be found. Please set a search path to where unit can be saved.. VHDL-1673" uid="1673"/>  
<msg type="Status" text="$$ssaving unit $$s.$$s into $$s. VHDL-1674" uid="1674"/>  
<msg type="Status" text="$$ssaving unit $$s.$$s.$$s as module $$s into $$s. VHDL-1675" uid="1675"/>  
<msg type="Status" text="$$sargument of operator $$s cannot be an OTHERS aggregate. VHDL-1678" uid="1678"/>  
<msg type="Status" text="$$ssuffix of protected type name cannot be 'all'. VHDL-1679" uid="1679"/>  
<msg type="Status" text="$$selement $$s is not in protected type $$s. VHDL-1680" uid="1680"/>  
<msg type="Status" text="$$sshared variables must be of a protected type. VHDL-1681" uid="1681"/>  
<msg type="Warning" text="$$smagnitude comparator on user-encoded values can create simulation-synthesis differences. VHDL-1034" uid="1034"/> 
<msg type="Warning" text="$$schoice ignored. VHDL-1041" uid="1041"/> 
<msg type="Warning" text="$$schoice with meta-value $$s is ignored for synthesis. VHDL-1050" uid="1050"/> 
<msg type="Warning" text="$$schoice with meta-values (X,Z etc) ignored. VHDL-1051" uid="1051"/> 
<msg type="Warning" text="$$sfunction call NOW ignored. VHDL-1085" uid="1085"/> 
<msg type="Warning" text="$$sinitial value for signal ignored. VHDL-1129" uid="1129"/> 
<msg type="Warning" text="$$snon-constant exponent operations not supported. VHDL-1159" uid="1159"/> 
<msg type="Error" text="$$sduplicate entity name $$s. VHDL-1177" uid="1177"/> 
<msg type="Warning" text="$$soverwriting existing secondary unit $$s. VHDL-1178" uid="1178"/> 
<msg type="Warning" text="$$srange choice ignored. VHDL-1197" uid="1197"/> 
<msg type="Warning" text="$$s'$$s' is not compiled in library $$s. VHDL-1240" uid="1240"/> 
<msg type="Warning" text="$$ssubtype of case expression is not locally static. VHDL-1257" uid="1257"/> 
<msg type="Warning" text="$$sunknown Exemplar directive $$s. VHDL-1286" uid="1286"/> 
<msg type="Warning" text="$$sformal port $$s of mode $$s cannot be associated with actual port $$s of mode $$s. VHDL-1336" uid="1336"/> 
<msg type="Warning" text="$$spartially associated formal $$s cannot have actual OPEN. VHDL-1346" uid="1346"/> 
<msg type="Warning" text="$$ssubprogram call $$s ignored for synthesis. VHDL-1403" uid="1403"/>  
<msg type="Warning" text="$$sactual expression for generic $$s cannot reference a signal. VHDL-1407" uid="1407"/>  
<msg type="Warning" text="$$ssize mismatch in mixed language port association, verilog port $$s. VHDL-1428" uid="1428"/>  
<msg type="Warning" text="$$sactual for formal port $$s is neither a static name nor a globally static expression. VHDL-1443" uid="1443"/>  
<msg type="Warning" text="$$scase statement choice $$s is outside the range of the select. VHDL-1458" uid="1458"/>  
<msg type="Warning" text="$$sreadline called past the end of file $$s. VHDL-1517" uid="1517"/>  
<msg type="Warning" text="$$sprefix of expanded name does not denote an enclosing construct. VHDL-1526" uid="1526"/>  
<msg type="Warning" text="$$sVHDL 1076-2008 construct not yet supported. VHDL-1568" uid="1568"/>  
<msg type="Warning" text="$$ssize mismatch with variable slice. VHDL-1591" uid="1591"/>  
<msg type="Warning" text="$$skeyword inertial can only be used in port map. VHDL-1592" uid="1592"/>  
<msg type="Warning" text="$$spossible infinite loop in some certain condition. VHDL-1601" uid="1601"/>  

<msg type="Warning" text="$$scondition in if generate must be static. VHDL-1622" uid="1622"/>  

<msg type="Warning" text="$$srange in for generate must be static. VHDL-1623" uid="1623"/>  

<msg type="Warning" text="$$sexpression in case generate must be globally static. VHDL-1624" uid="1624"/>  
<msg type="Warning" text="$$sdefault expression of interface object is not globally static. VHDL-1636" uid="1636"/>  
<msg type="Warning" text="$$sactual values for generic $$s do not match between package instantiation and interface package. VHDL-1638" uid="1638"/>  
<msg type="Warning" text="$$sdesign unit $$s contains uninitialized generic(s). VHDL-1669" uid="1669"/>  
<msg type="Warning" text="$$scannot be considered as top level, ignoring. VHDL-1670" uid="1670"/>  
<msg type="Info" text="$$sinput pin $$s has no actual or default value. VHDL-9000" uid="9000"/> 
<msg type="Info" text="$$sinput port $$s has no actual or default value. VHDL-9001" uid="9001"/> 
<msg type="Info" text="$$sanalyzing architecture $$s. VHDL-1010" uid="1010"/> 
<msg type="Info" text="$$sanalyzing configuration $$s. VHDL-1011" uid="1011"/> 
<msg type="Info" text="$$sanalyzing entity $$s. VHDL-1012" uid="1012"/> 
<msg type="Info" text="$$sanalyzing package body $$s. VHDL-1013" uid="1013"/> 
<msg type="Info" text="$$sanalyzing package $$s. VHDL-1014" uid="1014"/> 
<msg type="Info" text="$$selaborating configuration $$s. VHDL-1066" uid="1066"/>  
<msg type="Info" text="$$selaboration of entity $$s failed. VHDL-1068" uid="1068"/>  
<msg type="Info" text="$$snetlist $$s($$s) remains a blackbox, due to errors in its contents. VHDL-1156" uid="1156"/> 
<msg type="Info" text="$$sothers clause is never selected. VHDL-1172" uid="1172"/> 
<msg type="Info" text="$$ssynthesis ignores all but the first waveform. VHDL-1263" uid="1263"/> 
<msg type="Info" text="$$sgoing to verilog side to elaborate module $$s. VHDL-1399" uid="1399"/> 
<msg type="Info" text="$$smultiple clocking is not yet supported. VHDL-1595" uid="1595"/>  
<msg type="Info" text="$$sre-analyze unit $$s since unit $$s is overwritten or removed. VHDL-1201" uid="1201"/>  
<msg type="Warning" text="$$sa homograph of $$s is already declared in this region. VHDL-1005" uid="1005"/>
<msg type="Warning" text="$$senumeration value $$s is already declared in type $$s. VHDL-1064" uid="1064"/>
<msg type="Warning" text="$$sformal $$s is not declared. VHDL-1084" uid="1084"/>
<msg type="Warning" text="$$sindex value $$s is out of range $$s. VHDL-1124" uid="1124"/>
<msg type="Warning" text="$$sindex value $$s is always out of array index range $$s. VHDL-1125" uid="1125"/>
<msg type="Warning" text="$$sleft bound of slice is outside its index type range. VHDL-1132" uid="1132"/>
<msg type="Warning" text="$$sleft range bound is not constant. VHDL-1133" uid="1133"/>
<msg type="Warning" text="$$sright bound of slice is outside its index type range. VHDL-1210" uid="1210"/>
<msg type="Warning" text="$$sright range bound is not constant. VHDL-1211" uid="1211"/>
<msg type="Warning" text="$$s$$s is already declared in this region. VHDL-1223" uid="1223"/>
<msg type="Warning" text="$$s$$s is not declared. VHDL-1241" uid="1241"/>
<msg type="Warning" text="$$sslice direction differs from its index subtype range. VHDL-1243" uid="1243"/>
<msg type="Warning" text="$$svalue $$s is out of target constraint range $$s. VHDL-1291" uid="1291"/>
<msg type="Warning" text="$$s$$s is not declared in $$s. VHDL-1353" uid="1353"/>
<msg type="Warning" text="$$ssubprogram $$s does not conform with its declaration. VHDL-1413" uid="1413"/>
<msg type="Warning" text="$$sdesign unit $$s contains unconstrained port(s). VHDL-1423" uid="1423"/>
<msg type="Warning" text="$$scase choice must be a locally static expression. VHDL-1438" uid="1438"/>
<msg type="Warning" text="$$sexpression has incompatible type. VHDL-1444" uid="1444"/>
<msg type="Warning" text="$$scannot call impure function $$s from within pure function $$s. VHDL-1539" uid="1539"/>
<msg type="Warning" text="$$scannot call side-effect procedure $$s from within pure function $$s. VHDL-1540" uid="1540"/>
<msg type="Warning" text="$$sunit $$s does not have a generic named $$s to override. VHDL-1676" uid="1676"/>
<msg type="Info" text="$$s$$s is declared here. VHDL-1259" uid="1259"/>
<msg type="Info" text="$$sanother match is here. VHDL-1370" uid="1370"/>
<msg type="Info" text="$$scannot use null waveform in concurrent signal assignment. VHDL-1472" uid="1472"/>
<msg type="Error" text="$$saccess type or file type constraint cannot have a resolution function. VHDL-1001" uid="1001"/> 
<msg type="Error" text="$$sarray element type cannot be unconstrained. VHDL-1016" uid="1016"/> 
<msg type="Error" text="$$sattempt to divide by 0. VHDL-1020" uid="1020"/> 
<msg type="Error" text="$$scannot execute unknown pragma for function $$s. VHDL-1031" uid="1031"/> 
<msg type="Error" text="$$scannot find port $$s on cell $$s. VHDL-1032" uid="1032"/> 
<msg type="Error" text="$$scase statement does not cover all choices. 'others' clause is needed. VHDL-1037" uid="1037"/> 
<msg type="Warning" text="$$scase statement does not cover all choices. 'others' clause is needed. VHDL-1037" uid="8037"/> 
<msg type="Error" text="$$schoice is not constant. VHDL-1042" uid="1042"/> 
<msg type="Error" text="$$schoice must be a discrete range. VHDL-1043" uid="1043"/> 
<msg type="Error" text="$$schoice $$s is already covered. VHDL-1045" uid="1045"/> 
<msg type="Error" text="$$schoice $$s is out of range $$s for the index subtype. VHDL-1048" uid="1048"/> 
<msg type="Error" text="$$schoice $$s should have $$d elements. VHDL-1049" uid="1049"/> 
<msg type="Error" text="$$sedge or event as condition for a return, exit or next statement is not supported. VHDL-1054" uid="1054"/> 
<msg type="Error" text="$$sentity should be in present work library. VHDL-1058" uid="1058"/> 
<msg type="Error" text="$$sentity $$s is not yet compiled. VHDL-1059" uid="1059"/> 
<msg type="Error" text="$$sexponentiation with negative exponent is only allowed for REAL values. VHDL-1075" uid="1075"/> 
<msg type="Error" text="$$sexpression is not constant. VHDL-1078" uid="1078"/> 
<msg type="Error" text="$$sformal $$s has no actual or default value. VHDL-1081" uid="1081"/> 
<msg type="Error" text="$$sformal $$s is already associated. VHDL-1082" uid="1082"/> 
<msg type="Error" text="$$sformal $$s is not a $$s. VHDL-1083" uid="1083"/> 
<msg type="Error" text="$$sgenerate condition is not constant. VHDL-1089" uid="1089"/> 
<msg type="Error" text="$$sillegal constrained element in unconstrained array declaration. VHDL-1096" uid="1096"/> 
<msg type="Error" text="$$sillegal named association in array index. VHDL-1101" uid="1101"/> 
<msg type="Error" text="$$sillegal named association in index constraint. VHDL-1102" uid="1102"/> 
<msg type="Error" text="$$sillegal named association in type conversion. VHDL-1103" uid="1103"/> 
<msg type="Error" text="$$sillegal target for assignment. VHDL-1111" uid="1111"/> 
<msg type="Error" text="$$sillegal unconstrained element in constrained array declaration. VHDL-1112" uid="1112"/> 
<msg type="Error" text="$$smismatch in number of elements assigned in conditional signal assignment. VHDL-1134" uid="1134"/> 
<msg type="Error" text="$$smultiple signals in event expression is not synthesizable. VHDL-1136" uid="1136"/> 
<msg type="Error" text="$$snear NEW  result type $$s is not a $$s. VHDL-1142" uid="1142"/> 
<msg type="Error" text="$$snonconstant REAL value $$s is not supported for synthesis. VHDL-1160" uid="1160"/> 
<msg type="Error" text="$$soperation on a REAL number not supported. VHDL-1166" uid="1166"/> 
<msg type="Error" text="$$soperator $$s not defined on integer values. VHDL-1167" uid="1167"/> 
<msg type="Error" text="$$soperator $$s not defined on real values. VHDL-1168" uid="1168"/> 
<msg type="Error" text="$$soperator $$s not supported on these values. VHDL-1169" uid="1169"/> 
<msg type="Error" text="$$soperator $$s not supported on this value. VHDL-1170" uid="1170"/> 
<msg type="Error" text="$$s'others' choice should be last in alternatives. VHDL-1171" uid="1171"/> 
<msg type="Error" text="$$s'others' clause must be last, single choice in an aggregate. VHDL-1173" uid="1173"/> 
<msg type="Error" text="$$sOTHERS is illegal aggregate choice for unconstrained target. VHDL-1174" uid="1174"/> 
<msg type="Error" text="$$s'others' is illegal in assignment target aggregate. VHDL-1175" uid="1175"/> 
<msg type="Error" text="$$sOTHERS should be the only choice in alternative. VHDL-1176" uid="1176"/> 
<msg type="Error" text="$$spackage declaration $$s is not yet compiled. VHDL-1179" uid="1179"/> 
<msg type="Error" text="$$sphysical range should denote an integer type. VHDL-1183" uid="1183"/> 
<msg type="Error" text="$$spositional association cannot follow named association. VHDL-1187" uid="1187"/> 
<msg type="Error" text="$$sprimary unit of binding component $$s is not an entity. VHDL-1194" uid="1194"/> 
<msg type="Error" text="$$sprocess cannot have both a wait statement and a sensitivity list. VHDL-1195" uid="1195"/> 
<msg type="Error" text="$$srange choice is illegal in assignment target aggregate. VHDL-1198" uid="1198"/> 
<msg type="Error" text="$$srecord element cannot be unconstrained. VHDL-1202" uid="1202"/> 
<msg type="Error" text="$$s$$s already has a binding. VHDL-1212" uid="1212"/> 
<msg type="Error" text="$$sscalar type range should denote an integer or floating point type. VHDL-1215" uid="1215"/> 
<msg type="Error" text="$$s$$s does not instantiate component $$s. VHDL-1218" uid="1218"/> 
<msg type="Error" text="$$ssecond argument of $$s should be a constant. VHDL-1219" uid="1219"/> 
<msg type="Error" text="$$ssignal cannot be unconstrained. VHDL-1221" uid="1221"/> 
<msg type="Error" text="$$s$$s is not a label. VHDL-1226" uid="1226"/> 
<msg type="Error" text="$$s$$s is not a label of this statement. VHDL-1227" uid="1227"/> 
<msg type="Error" text="$$s$$s is not an entity. VHDL-1231" uid="1231"/> 
<msg type="Error" text="$$s$$s is not a package. VHDL-1233" uid="1233"/> 
<msg type="Error" text="$$s$$s is not a $$s. VHDL-1235" uid="1235"/> 
<msg type="Error" text="$$s$$s is not a subprogram. VHDL-1237" uid="1237"/> 
<msg type="Error" text="$$s$$s is not synthesizable since it does not hold its value under NOT(clock-edge) condition. VHDL-1242" uid="1242"/> 
<msg type="Error" text="$$sstack overflow on recursion via $$s, limit of $$d has exceeded. VHDL-1252" uid="1252"/> 
<msg type="Error" text="$$ssubprogram $$s does not have a body. VHDL-1255" uid="1255"/> 
<msg type="Error" text="$$ssyntax error near $$s. VHDL-1261" uid="1261"/> 
<msg type="Error" text="$$sthere is no NOT of $$s in type $$s. VHDL-1266" uid="1266"/> 
<msg type="Error" text="$$sthere is no value left of $$s in type $$s. VHDL-1267" uid="1267"/> 
<msg type="Error" text="$$sthere is no value right of $$s in type $$s. VHDL-1268" uid="1268"/> 
<msg type="Error" text="$$stype mismatch between 'others' choices of record association. VHDL-1274" uid="1274"/> 
<msg type="Error" text="$$sunequal length arguments for operator $$s. VHDL-1282" uid="1282"/> 
<msg type="Error" text="$$sunit $$s ignored due to previous errors. VHDL-1284" uid="1284"/> 
<msg type="Error" text="$$svariable cannot be unconstrained. VHDL-1292" uid="1292"/> 
<msg type="Error" text="$$snon-constant loop limit of $$d exceeded. VHDL-1298" uid="1298"/> 
<msg type="Error" text="$$sdeferred constant $$s needs an initial value. VHDL-1305" uid="1305"/> 
<msg type="Error" text="$$s$$s expects $$d arguments. VHDL-1311" uid="1311"/> 
<msg type="Error" text="$$sOTHERS or ALL should be the only entity name in the list. VHDL-1313" uid="1313"/> 
<msg type="Error" text="$$sstructural recursion (via $$s) is not supported. VHDL-1317" uid="1317"/> 
<msg type="Error" text="$$sactual of formal $$s port $$s cannot be an expression. VHDL-1318" uid="1318"/> 
<msg type="Error" text="$$sbinding entity $$s does not have generic $$s. VHDL-1323" uid="1323"/> 
<msg type="Error" text="$$sbinding entity $$s does not have port $$s. VHDL-1324" uid="1324"/> 
<msg type="Error" text="$$scannot read or update 'linkage' object $$s. VHDL-1326" uid="1326"/> 
<msg type="Error" text="$$schoice others in a record aggregate should represent at least one element. VHDL-1328" uid="1328"/> 
<msg type="Error" text="$$sentity generic $$s does not match with type $$s of component generic. VHDL-1333" uid="1333"/> 
<msg type="Error" text="$$sentity port $$s does not match with type $$s of component port. VHDL-1334" uid="1334"/> 
<msg type="Error" text="$$sinput designator $$s cannot contain a formal type-conversion. VHDL-1340" uid="1340"/> 
<msg type="Error" text="$$smultiple configuration items match label $$s. VHDL-1343" uid="1343"/> 
<msg type="Error" text="$$s$$s has only $$d generics. VHDL-1347" uid="1347"/> 
<msg type="Error" text="$$s$$s has only $$d ports. VHDL-1348" uid="1348"/> 
<msg type="Error" text="$$s$$s with mode 'in' cannot be updated. VHDL-1358" uid="1358"/> 
<msg type="Error" text="$$s$$s with mode 'out' cannot be read. VHDL-1359" uid="1359"/> 
<msg type="Error" text="$$sunit $$s does not have a generic named $$s. VHDL-1361" uid="1361"/>  
<msg type="Error" text="$$sunknown actual generic literal value $$s for generic $$s ignored. VHDL-1363" uid="1363"/>  
<msg type="Error" text="$$schoice is not a record element of $$s. VHDL-1366" uid="1366"/> 
<msg type="Error" text="$$svalue for generic $$s is not constant. VHDL-1368" uid="1368"/> 
<msg type="Error" text="$$spartial association in subprogram calls not supported. VHDL-1369" uid="1369"/> 
<msg type="Error" text="$$sillegal name in specification. VHDL-1375" uid="1375"/> 
<msg type="Error" text="$$ssignature may not appear in a declaration of an object alias. VHDL-1393" uid="1393"/> 
<msg type="Error" text="$$spartial association of component port '$$s' with formal '$$s' is not supported in static elaboration. VHDL-1405" uid="1405"/> 
<msg type="Error" text="$$sif-condition is an event, not an edge. VHDL-1414" uid="1414"/>  
<msg type="Error" text="$$sport $$s is already associated in the primary binding. VHDL-1426" uid="1426"/>  
<msg type="Error" text="$$smissing full type definition for $$s. VHDL-1432" uid="1432"/>  
<msg type="Error" text="$$swait statement not allowed inside a function. VHDL-1433" uid="1433"/>  
<msg type="Error" text="$$sdeferred constant $$s is allowed only in package declaration. VHDL-1434" uid="1434"/>  
<msg type="Error" text="$$soperator $$s not defined on physical values. VHDL-1435" uid="1435"/> 
<msg type="Error" text="$$sformal $$s of mode $$s must have an associated actual. VHDL-1437" uid="1437"/> 
<msg type="Error" text="$$sin an array aggregate expression, non-locally static choice is allowed only if it is the only choice of the only association. VHDL-1439" uid="1439"/>  
<msg type="Error" text="$$sparameter in attribute delayed must be globally static expression. VHDL-1440" uid="1440"/>  
<msg type="Error" text="$$srange constraint in scalar type definition must be locally static. VHDL-1441" uid="1441"/>  
<msg type="Error" text="$$ssensitivity list can have only static signal name. VHDL-1445" uid="1445"/>  
<msg type="Error" text="$$sattribute $$s requires a static signal prefix. VHDL-1446" uid="1446"/>  
<msg type="Warning" text="$$sattribute $$s requires a static signal prefix. VHDL-1446" uid="8446"/>  
<msg type="Error" text="$$sindex/slice name with label prefix must have static index/slice. VHDL-1447" uid="1447"/>  
<msg type="Error" text="$$spartial formal element already associated. VHDL-1453" uid="1453"/>  
<msg type="Error" text="$$snot all partial formals of $$s have actual. VHDL-1454" uid="1454"/>  
<msg type="Error" text="$$sformal parameter of type file must be associated with a file object. VHDL-1457" uid="1457"/>  
<msg type="Error" text="$$sdirection/bounds for signal formal $$s must match with that of actual type for subprogram $$s. VHDL-1462" uid="1462"/>  
<msg type="Error" text="$$sprefix of $$s in the use clause must be library or package identifier. VHDL-1467" uid="1467"/>  
<msg type="Error" text="$$scannot open file '$$s'. VHDL-1470" uid="1470"/>  
<msg type="Error" text="$$stypes do not conform for deferred constant $$s. VHDL-1476" uid="1476"/>  
<msg type="Error" text="$$san alias object must be a static name. VHDL-1477" uid="1477"/>  
<msg type="Error" text="$$sattribute $$s requires a locally static parameter. VHDL-1479" uid="1479"/>  
<msg type="Error" text="$$sunit $$s is not an entity or configuration. VHDL-1486" uid="1486"/>  
<msg type="Error" text="$$sillegal use of deferred constant $$s. VHDL-1522" uid="1522"/>  
<msg type="Error" text="$$ssignal formal $$s cannot be associated with type conversion or function call at actual. VHDL-1523" uid="1523"/>  
<msg type="Error" text="$$sarray size is larger than 2**$$d. VHDL-1525" uid="1525"/>  
<msg type="Error" text="$$sname of entity to be configured by $$s is same as configuration name. VHDL-1529" uid="1529"/>  
<msg type="Error" text="$$sthe attribute specification for design unit $$s is not within the declarative part of the design unit. VHDL-1530" uid="1530"/>  
<msg type="Error" text="$$scomponent instantiation $$s is already bound with primary unit $$s, should not be bound again with $$s. VHDL-1534" uid="1534"/>  
<msg type="Error" text="$$sbinding indication in configuration specification must have entity aspect. VHDL-1535" uid="1535"/>  
<msg type="Error" text="$$sverilog module port $$s does not match with type $$s of component port. VHDL-1537" uid="1537"/>  
<msg type="Error" text="$$sprotected body $$s has no protected type defined. VHDL-1541" uid="1541"/>  
<msg type="Error" text="$$sprotected type method argument cannot be file or access type. VHDL-1542" uid="1542"/>  
<msg type="Error" text="$$sformal $$s associated individually was not in contiguous sequence. VHDL-1560" uid="1560"/>  
<msg type="Error" text="$$sverilog module parameter $$s does not match with type $$s of component generic. VHDL-1563" uid="1563"/> 
<msg type="Error" text="$$sIllegal if generate syntax, else branch should appear last. VHDL-1570" uid="1570"/>  
<msg type="Error" text="$$s$$s is not an uninstantiated package. VHDL-1571" uid="1571"/>  
<msg type="Error" text="$$ssubprogram kind mismatch in subprogram instantiation. VHDL-1573" uid="1573"/>  
<msg type="Error" text="$$sillegal nesting of resolution indication function. VHDL-1575" uid="1575"/>  
<msg type="Error" text="$$ssubprogram name should be specified as actual for formal generic subprogram $$s. VHDL-1577" uid="1577"/>  
<msg type="Error" text="$$spackage name should be specified as actual for formal generic package $$s. VHDL-1578" uid="1578"/>  
<msg type="Error" text="$$sonly alternative label can be used with if/case generate statement. VHDL-1579" uid="1579"/>  
<msg type="Error" text="$$squestion mark delimiter should be in both places after keyword case. VHDL-1580" uid="1580"/>  
<msg type="Error" text="$$sfunction return type is not specified. VHDL-1593" uid="1593"/>  
<msg type="Error" text="$$snon empty context clause cannot precede a context declaration. VHDL-1594" uid="1594"/>  
<msg type="Error" text="$$sparameter should be followed by its list. VHDL-1600" uid="1600"/>  
<msg type="Error" text="$$suninstantiated package cannot be specified in use clause. VHDL-1614" uid="1614"/>  
<msg type="Error" text="$$scase statement have same choice in multiple items. VHDL-1615" uid="1615"/>  
<msg type="Error" text="$$smatching choice with value $$s does not represent any value. VHDL-1616" uid="1616"/>  

<msg type="Error" text="$$selement type of the record element is same as the parent record type. VHDL-1618" uid="1618"/>  
<msg type="Error" text="$$sgroup constituent $$s must be $$s. VHDL-1625" uid="1625"/>  

<msg type="Error" text="$$sentity class entry with box must be the last one within the entity class entry list. VHDL-1627" uid="1627"/>  

<msg type="Error" text="$$s'$$s' is not compiled in package $$s. VHDL-1628" uid="1628"/>  
<msg type="Error" text="$$srecord element $$s is already constrained. VHDL-1629" uid="1629"/>  
<msg type="Error" text="$$smatching case selector expression contains meta value '-'. VHDL-1637" uid="1637"/>  
<msg type="Error" text="$$sprotected type $$s body is already defined. VHDL-1677" uid="1677"/>  
<msg type="Error" text="$$sstatement is not synthesizable since it does not hold its value under same clock-edge condition. VHDL-1682" uid="1682"/>  
<msg type="Error" text="$$sa homograph of $$s is already declared in this region. VHDL-1005" uid="9005"/> 
<msg type="Error" text="$$senumeration value $$s is already declared in type $$s. VHDL-1064" uid="9064"/> 
<msg type="Error" text="$$sformal $$s is not declared. VHDL-1084" uid="9084"/> 
<msg type="Error" text="$$sindex value $$s is out of range $$s. VHDL-1124" uid="9124"/> 
<msg type="Error" text="$$sindex value $$s is always out of array index range $$s. VHDL-1125" uid="9125"/> 
<msg type="Error" text="$$sleft bound of slice is outside its index type range. VHDL-1132" uid="9132"/> 
<msg type="Error" text="$$sleft range bound is not constant. VHDL-1133" uid="9133"/> 
<msg type="Error" text="$$sright bound of slice is outside its index type range. VHDL-1210" uid="9210"/> 
<msg type="Error" text="$$sright range bound is not constant. VHDL-1211" uid="9211"/> 
<msg type="Error" text="$$s$$s is already declared in this region. VHDL-1223" uid="9223"/> 
<msg type="Error" text="$$s$$s is not declared. VHDL-1241" uid="9241"/> 
<msg type="Error" text="$$sslice direction differs from its index subtype range. VHDL-1243" uid="9243"/> 
<msg type="Error" text="$$svalue $$s is out of target constraint range $$s. VHDL-1291" uid="9291"/> 
<msg type="Error" text="$$s$$s is not declared in $$s. VHDL-1353" uid="9353"/> 
<msg type="Error" text="$$ssubprogram $$s does not conform with its declaration. VHDL-1413" uid="9413"/>  
<msg type="Error" text="$$sdesign unit $$s contains unconstrained port(s). VHDL-1423" uid="9423"/>  
<msg type="Error" text="$$scase choice must be a locally static expression. VHDL-1438" uid="9438"/>  
<msg type="Error" text="$$sexpression has incompatible type. VHDL-1444" uid="9444"/>  
<msg type="Error" text="$$scannot call impure function $$s from within pure function $$s. VHDL-1539" uid="9539"/>  
<msg type="Error" text="$$scannot call side-effect procedure $$s from within pure function $$s. VHDL-1540" uid="9540"/>  
<msg type="Error" text="$$sunit $$s does not have a generic named $$s to override. VHDL-1676" uid="9676"/>
<msg type="Error" text="$$s$$s is declared here. VHDL-1259" uid="9259"/> 
<msg type="Error" text="$$sanother match is here. VHDL-1370" uid="9370"/> 
<msg type="Error" text="$$scannot use null waveform in concurrent signal assignment. VHDL-1472" uid="9472"/>
<msg type="Info" text="$$sFound User declared VHDL assert of type $$s: $$s. VHDL-1700" uid="1700"/>

  </messages>
</messageFile>

 
  
