{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661159251612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661159251612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 17:07:31 2022 " "Processing started: Mon Aug 22 17:07:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661159251612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661159251612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661159251613 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock_6_1200mv_85c_slow.vo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock_6_1200mv_85c_slow.vo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159251935 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock_6_1200mv_0c_slow.vo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock_6_1200mv_0c_slow.vo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159251966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock_min_1200mv_0c_fast.vo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock_min_1200mv_0c_fast.vo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159251999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock.vo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock.vo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159252039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock_6_1200mv_85c_v_slow.sdo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock_6_1200mv_85c_v_slow.sdo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159252069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock_6_1200mv_0c_v_slow.sdo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock_6_1200mv_0c_v_slow.sdo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159252098 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock_min_1200mv_0c_v_fast.sdo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159252129 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock_v.sdo E:/FPGA/Digital_Clock/simulation/modelsim/ simulation " "Generated file Digital_Clock_v.sdo in folder \"E:/FPGA/Digital_Clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1661159252185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661159252220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 17:07:32 2022 " "Processing ended: Mon Aug 22 17:07:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661159252220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661159252220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661159252220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661159252220 ""}
