JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN pullvlog Normal
DEVKIT LC4256ZE-7TN100C
ENTRY Schematic/Verilog HDL
MODULE vlogpull.v
MODSTYLE vlogpull Normal
SYNTHESIS_TOOL Precision
SIMULATOR_TOOL ActiveHDL
TOPMODULE vlogpull
