
ObjectDetection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d7b0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000624  0800d980  0800d980  0001d980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfa4  0800dfa4  0002049c  2**0
                  CONTENTS
  4 .ARM          00000008  0800dfa4  0800dfa4  0001dfa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfac  0800dfac  0002049c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfac  0800dfac  0001dfac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dfb0  0800dfb0  0001dfb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000049c  20000000  0800dfb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f8  2000049c  0800e450  0002049c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c94  0800e450  00020c94  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002049c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020711  00000000  00000000  000204cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003735  00000000  00000000  00040bdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  00044318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001168  00000000  00000000  00045538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026575  00000000  00000000  000466a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000197f0  00000000  00000000  0006cc15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9ddd  00000000  00000000  00086405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001601e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c08  00000000  00000000  00160238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000049c 	.word	0x2000049c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d968 	.word	0x0800d968

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200004a0 	.word	0x200004a0
 800020c:	0800d968 	.word	0x0800d968

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <__io_putchar>:
static void MX_RTC_Init(void);

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xFFFF);
 8000f88:	1d39      	adds	r1, r7, #4
 8000f8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4803      	ldr	r0, [pc, #12]	; (8000fa0 <__io_putchar+0x20>)
 8000f92:	f009 fcfe 	bl	800a992 <HAL_UART_Transmit>
	return ch;
 8000f96:	687b      	ldr	r3, [r7, #4]
}
 8000f98:	4618      	mov	r0, r3
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	20000bd0 	.word	0x20000bd0

08000fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
	HAL_Init();
 8000faa:	f006 fe1f 	bl	8007bec <HAL_Init>

	SystemClock_Config();
 8000fae:	f000 fb23 	bl	80015f8 <SystemClock_Config>

	MX_GPIO_Init();
 8000fb2:	f000 fc43 	bl	800183c <MX_GPIO_Init>
	MX_I2C2_Init();
 8000fb6:	f000 fb8f 	bl	80016d8 <MX_I2C2_Init>
	MX_USART2_UART_Init();
 8000fba:	f000 fc15 	bl	80017e8 <MX_USART2_UART_Init>
	MX_RTC_Init();
 8000fbe:	f000 fbb9 	bl	8001734 <MX_RTC_Init>

	Stop(&hi2c2);
 8000fc2:	483e      	ldr	r0, [pc, #248]	; (80010bc <main+0x118>)
 8000fc4:	f006 fd95 	bl	8007af2 <Stop>
	Brett_GetTime(&hrtc, &timeStruct);
 8000fc8:	493d      	ldr	r1, [pc, #244]	; (80010c0 <main+0x11c>)
 8000fca:	483e      	ldr	r0, [pc, #248]	; (80010c4 <main+0x120>)
 8000fcc:	f006 fc2c 	bl	8007828 <Brett_GetTime>

	// loop 2 breakout

	// init all sensors
	// init IR sensors
	brett_status = 0;
 8000fd0:	4b3d      	ldr	r3, [pc, #244]	; (80010c8 <main+0x124>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	601a      	str	r2, [r3, #0]
	brett_status = Brett_IR_InitIrSensors(dev, &hi2c2, AMOUNT_IRS);
 8000fd6:	2204      	movs	r2, #4
 8000fd8:	4938      	ldr	r1, [pc, #224]	; (80010bc <main+0x118>)
 8000fda:	483c      	ldr	r0, [pc, #240]	; (80010cc <main+0x128>)
 8000fdc:	f006 fac0 	bl	8007560 <Brett_IR_InitIrSensors>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4a39      	ldr	r2, [pc, #228]	; (80010c8 <main+0x124>)
 8000fe4:	6013      	str	r3, [r2, #0]
	if (brett_status != 0)
 8000fe6:	4b38      	ldr	r3, [pc, #224]	; (80010c8 <main+0x124>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d002      	beq.n	8000ff4 <main+0x50>
		printf("IR init failed\n\r");
 8000fee:	4838      	ldr	r0, [pc, #224]	; (80010d0 <main+0x12c>)
 8000ff0:	f00b f880 	bl	800c0f4 <iprintf>

	// do a full multi sense to initalize distances
	for (int i = 0; i < AMOUNT_IRS; i++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	607b      	str	r3, [r7, #4]
 8000ff8:	e014      	b.n	8001024 <main+0x80>
	{
	  brett_status = 0;
 8000ffa:	4b33      	ldr	r3, [pc, #204]	; (80010c8 <main+0x124>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
	  brett_status = Brett_IR_StartMulti(dev, distances, AMOUNT_IRS);
 8001000:	2204      	movs	r2, #4
 8001002:	4934      	ldr	r1, [pc, #208]	; (80010d4 <main+0x130>)
 8001004:	4831      	ldr	r0, [pc, #196]	; (80010cc <main+0x128>)
 8001006:	f006 fa3c 	bl	8007482 <Brett_IR_StartMulti>
 800100a:	4603      	mov	r3, r0
 800100c:	4a2e      	ldr	r2, [pc, #184]	; (80010c8 <main+0x124>)
 800100e:	6013      	str	r3, [r2, #0]
	  if (brett_status != 0)
 8001010:	4b2d      	ldr	r3, [pc, #180]	; (80010c8 <main+0x124>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <main+0x7a>
		  printf("first multi sense bad\n\r");
 8001018:	482f      	ldr	r0, [pc, #188]	; (80010d8 <main+0x134>)
 800101a:	f00b f86b 	bl	800c0f4 <iprintf>
	for (int i = 0; i < AMOUNT_IRS; i++)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3301      	adds	r3, #1
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b03      	cmp	r3, #3
 8001028:	dde7      	ble.n	8000ffa <main+0x56>
	}

	// init IMU
	IMU_init(&hi2c2);
 800102a:	4824      	ldr	r0, [pc, #144]	; (80010bc <main+0x118>)
 800102c:	f000 fed4 	bl	8001dd8 <IMU_init>

	// TODO: init antenna
	// TODO: init video

	// start IR multi sense so we can get the data when timer is up
	for (int i = 0; i < AMOUNT_IRS; i++)
 8001030:	2300      	movs	r3, #0
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	e01b      	b.n	800106e <main+0xca>
	{
		brett_status = 0;
 8001036:	4b24      	ldr	r3, [pc, #144]	; (80010c8 <main+0x124>)
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
		brett_status = Brett_VL53L0X_StartMultiSensing(&Devs[i]);
 800103c:	4b27      	ldr	r3, [pc, #156]	; (80010dc <main+0x138>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8001046:	fb01 f303 	mul.w	r3, r1, r3
 800104a:	4413      	add	r3, r2
 800104c:	4618      	mov	r0, r3
 800104e:	f006 f9c0 	bl	80073d2 <Brett_VL53L0X_StartMultiSensing>
 8001052:	4603      	mov	r3, r0
 8001054:	461a      	mov	r2, r3
 8001056:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <main+0x124>)
 8001058:	601a      	str	r2, [r3, #0]
		if (brett_status != 0)
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <main+0x124>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d002      	beq.n	8001068 <main+0xc4>
		  printf("start of second multi sense bad\n\r");
 8001062:	481f      	ldr	r0, [pc, #124]	; (80010e0 <main+0x13c>)
 8001064:	f00b f846 	bl	800c0f4 <iprintf>
	for (int i = 0; i < AMOUNT_IRS; i++)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	3301      	adds	r3, #1
 800106c:	603b      	str	r3, [r7, #0]
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	2b03      	cmp	r3, #3
 8001072:	dde0      	ble.n	8001036 <main+0x92>
	}

	// init update timers
	Brett_GetTime(&hrtc, &timeStruct);
 8001074:	4912      	ldr	r1, [pc, #72]	; (80010c0 <main+0x11c>)
 8001076:	4813      	ldr	r0, [pc, #76]	; (80010c4 <main+0x120>)
 8001078:	f006 fbd6 	bl	8007828 <Brett_GetTime>
	timer_IR = timeStruct.time_in_ms + DELAY_IR;
 800107c:	4b10      	ldr	r3, [pc, #64]	; (80010c0 <main+0x11c>)
 800107e:	6a1b      	ldr	r3, [r3, #32]
 8001080:	33c8      	adds	r3, #200	; 0xc8
 8001082:	4a18      	ldr	r2, [pc, #96]	; (80010e4 <main+0x140>)
 8001084:	6013      	str	r3, [r2, #0]
	timer_GPS = timeStruct.time_in_ms + DELAY_GPS;
 8001086:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <main+0x11c>)
 8001088:	6a1b      	ldr	r3, [r3, #32]
 800108a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800108e:	4a16      	ldr	r2, [pc, #88]	; (80010e8 <main+0x144>)
 8001090:	6013      	str	r3, [r2, #0]

	// turn towards north (this wont work for now)
	IMU_getAccurateMag(&hi2c2, mag);
 8001092:	4916      	ldr	r1, [pc, #88]	; (80010ec <main+0x148>)
 8001094:	4809      	ldr	r0, [pc, #36]	; (80010bc <main+0x118>)
 8001096:	f000 ff81 	bl	8001f9c <IMU_getAccurateMag>
	//TurnToNorth(&hi2c2, mag);
	magDir = 0;
 800109a:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <main+0x14c>)
 800109c:	2200      	movs	r2, #0
 800109e:	601a      	str	r2, [r3, #0]

	// start loop 3
	MoveForward(&hi2c2);
 80010a0:	4806      	ldr	r0, [pc, #24]	; (80010bc <main+0x118>)
 80010a2:	f006 fd14 	bl	8007ace <MoveForward>
	brett_status = Loop3_NoObject();
 80010a6:	f000 f825 	bl	80010f4 <Loop3_NoObject>
 80010aa:	4603      	mov	r3, r0
 80010ac:	4a06      	ldr	r2, [pc, #24]	; (80010c8 <main+0x124>)
 80010ae:	6013      	str	r3, [r2, #0]
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000b38 	.word	0x20000b38
 80010c0:	20000b00 	.word	0x20000b00
 80010c4:	20000bac 	.word	0x20000bac
 80010c8:	200004b8 	.word	0x200004b8
 80010cc:	200004cc 	.word	0x200004cc
 80010d0:	0800d980 	.word	0x0800d980
 80010d4:	20000c14 	.word	0x20000c14
 80010d8:	0800d994 	.word	0x0800d994
 80010dc:	20000000 	.word	0x20000000
 80010e0:	0800d9ac 	.word	0x0800d9ac
 80010e4:	20000b8c 	.word	0x20000b8c
 80010e8:	20000afc 	.word	0x20000afc
 80010ec:	20000c24 	.word	0x20000c24
 80010f0:	200004c8 	.word	0x200004c8

080010f4 <Loop3_NoObject>:

int Loop3_NoObject()
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b0a6      	sub	sp, #152	; 0x98
 80010f8:	af02      	add	r7, sp, #8
	while (1)
	{
		// grab current clock time
		Brett_GetTime(&hrtc, &timeStruct);
 80010fa:	4981      	ldr	r1, [pc, #516]	; (8001300 <Loop3_NoObject+0x20c>)
 80010fc:	4881      	ldr	r0, [pc, #516]	; (8001304 <Loop3_NoObject+0x210>)
 80010fe:	f006 fb93 	bl	8007828 <Brett_GetTime>
		uint currentTime = timeStruct.time_in_ms;
 8001102:	4b7f      	ldr	r3, [pc, #508]	; (8001300 <Loop3_NoObject+0x20c>)
 8001104:	6a1b      	ldr	r3, [r3, #32]
 8001106:	67fb      	str	r3, [r7, #124]	; 0x7c

		// check GPS
		if (timer_GPS < currentTime)
 8001108:	4b7f      	ldr	r3, [pc, #508]	; (8001308 <Loop3_NoObject+0x214>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800110e:	429a      	cmp	r2, r3
 8001110:	d904      	bls.n	800111c <Loop3_NoObject+0x28>
		{
			// update GPS
			// TODO: Write GPS stuff here

			// update gps timer
			timer_GPS = currentTime + DELAY_GPS;
 8001112:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001114:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001118:	4a7b      	ldr	r2, [pc, #492]	; (8001308 <Loop3_NoObject+0x214>)
 800111a:	6013      	str	r3, [r2, #0]
		}

		// check IRs
		if (timer_IR < currentTime)
 800111c:	4b7b      	ldr	r3, [pc, #492]	; (800130c <Loop3_NoObject+0x218>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001122:	429a      	cmp	r2, r3
 8001124:	d9e9      	bls.n	80010fa <Loop3_NoObject+0x6>
		{
			// update IRs
			VL53L0X_RangingMeasurementData_t tempRanges[AMOUNT_IRS];
			for (int i = 0; i < AMOUNT_IRS; i++)
 8001126:	2300      	movs	r3, #0
 8001128:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800112c:	e07c      	b.n	8001228 <Loop3_NoObject+0x134>
			{
				brett_status = 0;
 800112e:	4b78      	ldr	r3, [pc, #480]	; (8001310 <Loop3_NoObject+0x21c>)
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
				brett_status = Brett_VL53L0X_FinishMultiSensing(&Devs[i], &tempRanges[i]);
 8001134:	4b77      	ldr	r3, [pc, #476]	; (8001314 <Loop3_NoObject+0x220>)
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800113c:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8001140:	fb01 f303 	mul.w	r3, r1, r3
 8001144:	18d0      	adds	r0, r2, r3
 8001146:	1d39      	adds	r1, r7, #4
 8001148:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800114c:	4613      	mov	r3, r2
 800114e:	00db      	lsls	r3, r3, #3
 8001150:	1a9b      	subs	r3, r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	440b      	add	r3, r1
 8001156:	4619      	mov	r1, r3
 8001158:	f006 f956 	bl	8007408 <Brett_VL53L0X_FinishMultiSensing>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	4b6b      	ldr	r3, [pc, #428]	; (8001310 <Loop3_NoObject+0x21c>)
 8001162:	601a      	str	r2, [r3, #0]
				if (brett_status != 0)
 8001164:	4b6a      	ldr	r3, [pc, #424]	; (8001310 <Loop3_NoObject+0x21c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d032      	beq.n	80011d2 <Loop3_NoObject+0xde>
				{
					Stop(&hi2c2);
 800116c:	486a      	ldr	r0, [pc, #424]	; (8001318 <Loop3_NoObject+0x224>)
 800116e:	f006 fcc0 	bl	8007af2 <Stop>
					while(1)
					{
						// do a full multi sense to initalize distances
						for (int i = 0; i < AMOUNT_IRS; i++)
 8001172:	2300      	movs	r3, #0
 8001174:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001178:	e019      	b.n	80011ae <Loop3_NoObject+0xba>
						{
						  brett_status = 0;
 800117a:	4b65      	ldr	r3, [pc, #404]	; (8001310 <Loop3_NoObject+0x21c>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
						  brett_status = Brett_IR_StartMulti(dev, distances, AMOUNT_IRS);
 8001180:	2204      	movs	r2, #4
 8001182:	4966      	ldr	r1, [pc, #408]	; (800131c <Loop3_NoObject+0x228>)
 8001184:	4866      	ldr	r0, [pc, #408]	; (8001320 <Loop3_NoObject+0x22c>)
 8001186:	f006 f97c 	bl	8007482 <Brett_IR_StartMulti>
 800118a:	4603      	mov	r3, r0
 800118c:	4a60      	ldr	r2, [pc, #384]	; (8001310 <Loop3_NoObject+0x21c>)
 800118e:	6013      	str	r3, [r2, #0]
						  if (brett_status != 0)
 8001190:	4b5f      	ldr	r3, [pc, #380]	; (8001310 <Loop3_NoObject+0x21c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d005      	beq.n	80011a4 <Loop3_NoObject+0xb0>
						  {
							  printf("back up multi sense bad%d\n\r", i);
 8001198:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800119c:	4861      	ldr	r0, [pc, #388]	; (8001324 <Loop3_NoObject+0x230>)
 800119e:	f00a ffa9 	bl	800c0f4 <iprintf>
							  break;
 80011a2:	e008      	b.n	80011b6 <Loop3_NoObject+0xc2>
						for (int i = 0; i < AMOUNT_IRS; i++)
 80011a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80011a8:	3301      	adds	r3, #1
 80011aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80011ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80011b2:	2b03      	cmp	r3, #3
 80011b4:	dde1      	ble.n	800117a <Loop3_NoObject+0x86>
						  }
						}
						if (!brett_status)
 80011b6:	4b56      	ldr	r3, [pc, #344]	; (8001310 <Loop3_NoObject+0x21c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d000      	beq.n	80011c0 <Loop3_NoObject+0xcc>
						for (int i = 0; i < AMOUNT_IRS; i++)
 80011be:	e7d8      	b.n	8001172 <Loop3_NoObject+0x7e>
							break;
 80011c0:	bf00      	nop
					}
					MoveForward(&hi2c2);
 80011c2:	4855      	ldr	r0, [pc, #340]	; (8001318 <Loop3_NoObject+0x224>)
 80011c4:	f006 fc83 	bl	8007ace <MoveForward>
					printf("start of second multi sense bad %d\n\r", i);
 80011c8:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80011cc:	4856      	ldr	r0, [pc, #344]	; (8001328 <Loop3_NoObject+0x234>)
 80011ce:	f00a ff91 	bl	800c0f4 <iprintf>
				}

				if (tempRanges[i].RangeStatus != 0)
 80011d2:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80011d6:	4613      	mov	r3, r2
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	1a9b      	subs	r3, r3, r2
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80011e2:	4413      	add	r3, r2
 80011e4:	3b74      	subs	r3, #116	; 0x74
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d007      	beq.n	80011fc <Loop3_NoObject+0x108>
					distances[i] = 8100;
 80011ec:	4a4b      	ldr	r2, [pc, #300]	; (800131c <Loop3_NoObject+0x228>)
 80011ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80011f2:	f641 71a4 	movw	r1, #8100	; 0x1fa4
 80011f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80011fa:	e010      	b.n	800121e <Loop3_NoObject+0x12a>
				else
					distances[i] = tempRanges[i].RangeMilliMeter;
 80011fc:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001200:	4613      	mov	r3, r2
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	1a9b      	subs	r3, r3, r2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	f107 0290 	add.w	r2, r7, #144	; 0x90
 800120c:	4413      	add	r3, r2
 800120e:	3b84      	subs	r3, #132	; 0x84
 8001210:	881b      	ldrh	r3, [r3, #0]
 8001212:	4619      	mov	r1, r3
 8001214:	4a41      	ldr	r2, [pc, #260]	; (800131c <Loop3_NoObject+0x228>)
 8001216:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800121a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = 0; i < AMOUNT_IRS; i++)
 800121e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001222:	3301      	adds	r3, #1
 8001224:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001228:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800122c:	2b03      	cmp	r3, #3
 800122e:	f77f af7e 	ble.w	800112e <Loop3_NoObject+0x3a>
			}
			for (int i = 0; i < AMOUNT_IRS; i++)
 8001232:	2300      	movs	r3, #0
 8001234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001238:	e01e      	b.n	8001278 <Loop3_NoObject+0x184>
			{
				brett_status = 0;
 800123a:	4b35      	ldr	r3, [pc, #212]	; (8001310 <Loop3_NoObject+0x21c>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
				brett_status = Brett_VL53L0X_StartMultiSensing(&Devs[i]);
 8001240:	4b34      	ldr	r3, [pc, #208]	; (8001314 <Loop3_NoObject+0x220>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001248:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800124c:	fb01 f303 	mul.w	r3, r1, r3
 8001250:	4413      	add	r3, r2
 8001252:	4618      	mov	r0, r3
 8001254:	f006 f8bd 	bl	80073d2 <Brett_VL53L0X_StartMultiSensing>
 8001258:	4603      	mov	r3, r0
 800125a:	461a      	mov	r2, r3
 800125c:	4b2c      	ldr	r3, [pc, #176]	; (8001310 <Loop3_NoObject+0x21c>)
 800125e:	601a      	str	r2, [r3, #0]
				if (brett_status != 0)
 8001260:	4b2b      	ldr	r3, [pc, #172]	; (8001310 <Loop3_NoObject+0x21c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d002      	beq.n	800126e <Loop3_NoObject+0x17a>
				  printf("start of second multi sense bad\n\r");
 8001268:	4830      	ldr	r0, [pc, #192]	; (800132c <Loop3_NoObject+0x238>)
 800126a:	f00a ff43 	bl	800c0f4 <iprintf>
			for (int i = 0; i < AMOUNT_IRS; i++)
 800126e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001272:	3301      	adds	r3, #1
 8001274:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001278:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800127c:	2b03      	cmp	r3, #3
 800127e:	dddc      	ble.n	800123a <Loop3_NoObject+0x146>
			}

			// update IR timer
			timer_IR = currentTime + DELAY_IR;
 8001280:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001282:	33c8      	adds	r3, #200	; 0xc8
 8001284:	4a21      	ldr	r2, [pc, #132]	; (800130c <Loop3_NoObject+0x218>)
 8001286:	6013      	str	r3, [r2, #0]

			// check if object is in front of us
			bool objectInOuterRing = false;
 8001288:	2300      	movs	r3, #0
 800128a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			if (distances[SENSOR_FRONT] < RANGE_OUTER)
 800128e:	4b23      	ldr	r3, [pc, #140]	; (800131c <Loop3_NoObject+0x228>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8001296:	da02      	bge.n	800129e <Loop3_NoObject+0x1aa>
				objectInOuterRing = true;
 8001298:	2301      	movs	r3, #1
 800129a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			if (objectInOuterRing)
 800129e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	f43f af29 	beq.w	80010fa <Loop3_NoObject+0x6>
			{
				Stop(&hi2c2);
 80012a8:	481b      	ldr	r0, [pc, #108]	; (8001318 <Loop3_NoObject+0x224>)
 80012aa:	f006 fc22 	bl	8007af2 <Stop>
				// init
				OuterRing_init(&initalHitDis);
 80012ae:	4820      	ldr	r0, [pc, #128]	; (8001330 <Loop3_NoObject+0x23c>)
 80012b0:	f006 f81d 	bl	80072ee <OuterRing_init>

				// loop
				int res = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	67bb      	str	r3, [r7, #120]	; 0x78
				int reason = 1;
 80012b8:	2301      	movs	r3, #1
 80012ba:	677b      	str	r3, [r7, #116]	; 0x74
				while (1)
				{
					// control
					res = OuterRing_control(distances, reason, initalDetachHit, initalHitDis, &magDir, mag, &hi2c2);
 80012bc:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80012be:	4b1d      	ldr	r3, [pc, #116]	; (8001334 <Loop3_NoObject+0x240>)
 80012c0:	781a      	ldrb	r2, [r3, #0]
 80012c2:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <Loop3_NoObject+0x23c>)
 80012c4:	edd3 7a00 	vldr	s15, [r3]
 80012c8:	4b13      	ldr	r3, [pc, #76]	; (8001318 <Loop3_NoObject+0x224>)
 80012ca:	9301      	str	r3, [sp, #4]
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <Loop3_NoObject+0x244>)
 80012ce:	9300      	str	r3, [sp, #0]
 80012d0:	4b1a      	ldr	r3, [pc, #104]	; (800133c <Loop3_NoObject+0x248>)
 80012d2:	eeb0 0a67 	vmov.f32	s0, s15
 80012d6:	4811      	ldr	r0, [pc, #68]	; (800131c <Loop3_NoObject+0x228>)
 80012d8:	f006 f814 	bl	8007304 <OuterRing_control>
 80012dc:	67b8      	str	r0, [r7, #120]	; 0x78


					// res == 1 returns to no object loop
					if (res == 1)
 80012de:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d00a      	beq.n	80012fa <Loop3_NoObject+0x206>
						break;

					// Loop4
					reason = Loop4_OuterLoop(&reason);
 80012e4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012e8:	4618      	mov	r0, r3
 80012ea:	f000 f829 	bl	8001340 <Loop4_OuterLoop>
 80012ee:	4603      	mov	r3, r0
 80012f0:	677b      	str	r3, [r7, #116]	; 0x74
					Stop(&hi2c2);
 80012f2:	4809      	ldr	r0, [pc, #36]	; (8001318 <Loop3_NoObject+0x224>)
 80012f4:	f006 fbfd 	bl	8007af2 <Stop>
					res = OuterRing_control(distances, reason, initalDetachHit, initalHitDis, &magDir, mag, &hi2c2);
 80012f8:	e7e0      	b.n	80012bc <Loop3_NoObject+0x1c8>
						break;
 80012fa:	bf00      	nop
	{
 80012fc:	e6fd      	b.n	80010fa <Loop3_NoObject+0x6>
 80012fe:	bf00      	nop
 8001300:	20000b00 	.word	0x20000b00
 8001304:	20000bac 	.word	0x20000bac
 8001308:	20000afc 	.word	0x20000afc
 800130c:	20000b8c 	.word	0x20000b8c
 8001310:	200004b8 	.word	0x200004b8
 8001314:	20000000 	.word	0x20000000
 8001318:	20000b38 	.word	0x20000b38
 800131c:	20000c14 	.word	0x20000c14
 8001320:	200004cc 	.word	0x200004cc
 8001324:	0800d9d0 	.word	0x0800d9d0
 8001328:	0800d9ec 	.word	0x0800d9ec
 800132c:	0800d9ac 	.word	0x0800d9ac
 8001330:	20000bcc 	.word	0x20000bcc
 8001334:	20000c30 	.word	0x20000c30
 8001338:	20000c24 	.word	0x20000c24
 800133c:	200004c8 	.word	0x200004c8

08001340 <Loop4_OuterLoop>:
	}
	return 0;
}

int Loop4_OuterLoop(int *reason)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b0a4      	sub	sp, #144	; 0x90
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	// update IRs
	VL53L0X_RangingMeasurementData_t tempRanges[AMOUNT_IRS];
	for (int i = 0; i < AMOUNT_IRS; i++)
 8001348:	2300      	movs	r3, #0
 800134a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800134e:	e077      	b.n	8001440 <Loop4_OuterLoop+0x100>
	{
		brett_status = 0;
 8001350:	4b9f      	ldr	r3, [pc, #636]	; (80015d0 <Loop4_OuterLoop+0x290>)
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
		brett_status = Brett_VL53L0X_FinishMultiSensing(&Devs[i], &tempRanges[i]);
 8001356:	4b9f      	ldr	r3, [pc, #636]	; (80015d4 <Loop4_OuterLoop+0x294>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800135e:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8001362:	fb01 f303 	mul.w	r3, r1, r3
 8001366:	18d0      	adds	r0, r2, r3
 8001368:	f107 010c 	add.w	r1, r7, #12
 800136c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001370:	4613      	mov	r3, r2
 8001372:	00db      	lsls	r3, r3, #3
 8001374:	1a9b      	subs	r3, r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	4619      	mov	r1, r3
 800137c:	f006 f844 	bl	8007408 <Brett_VL53L0X_FinishMultiSensing>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	4b92      	ldr	r3, [pc, #584]	; (80015d0 <Loop4_OuterLoop+0x290>)
 8001386:	601a      	str	r2, [r3, #0]
		if (brett_status != 0)
 8001388:	4b91      	ldr	r3, [pc, #580]	; (80015d0 <Loop4_OuterLoop+0x290>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <Loop4_OuterLoop+0x5c>
		{
			Stop(&hi2c2);
 8001390:	4891      	ldr	r0, [pc, #580]	; (80015d8 <Loop4_OuterLoop+0x298>)
 8001392:	f006 fbae 	bl	8007af2 <Stop>
			printf("start of second multi sense bad\n\r");
 8001396:	4891      	ldr	r0, [pc, #580]	; (80015dc <Loop4_OuterLoop+0x29c>)
 8001398:	f00a feac 	bl	800c0f4 <iprintf>
		}
		for (int i = 0; i < AMOUNT_IRS; i++)
 800139c:	2300      	movs	r3, #0
 800139e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80013a2:	e01e      	b.n	80013e2 <Loop4_OuterLoop+0xa2>
		{
			brett_status = 0;
 80013a4:	4b8a      	ldr	r3, [pc, #552]	; (80015d0 <Loop4_OuterLoop+0x290>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
			brett_status = Brett_VL53L0X_StartMultiSensing(&Devs[i]);
 80013aa:	4b8a      	ldr	r3, [pc, #552]	; (80015d4 <Loop4_OuterLoop+0x294>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013b2:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80013b6:	fb01 f303 	mul.w	r3, r1, r3
 80013ba:	4413      	add	r3, r2
 80013bc:	4618      	mov	r0, r3
 80013be:	f006 f808 	bl	80073d2 <Brett_VL53L0X_StartMultiSensing>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b82      	ldr	r3, [pc, #520]	; (80015d0 <Loop4_OuterLoop+0x290>)
 80013c8:	601a      	str	r2, [r3, #0]
			if (brett_status != 0)
 80013ca:	4b81      	ldr	r3, [pc, #516]	; (80015d0 <Loop4_OuterLoop+0x290>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d002      	beq.n	80013d8 <Loop4_OuterLoop+0x98>
			  printf("start of second multi sense bad\n\r");
 80013d2:	4882      	ldr	r0, [pc, #520]	; (80015dc <Loop4_OuterLoop+0x29c>)
 80013d4:	f00a fe8e 	bl	800c0f4 <iprintf>
		for (int i = 0; i < AMOUNT_IRS; i++)
 80013d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013dc:	3301      	adds	r3, #1
 80013de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80013e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013e6:	2b03      	cmp	r3, #3
 80013e8:	dddc      	ble.n	80013a4 <Loop4_OuterLoop+0x64>
		}

		if (tempRanges[i].RangeStatus != 0)
 80013ea:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80013ee:	4613      	mov	r3, r2
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	1a9b      	subs	r3, r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80013fa:	4413      	add	r3, r2
 80013fc:	3b6c      	subs	r3, #108	; 0x6c
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d007      	beq.n	8001414 <Loop4_OuterLoop+0xd4>
			distances[i] = 8100;
 8001404:	4a76      	ldr	r2, [pc, #472]	; (80015e0 <Loop4_OuterLoop+0x2a0>)
 8001406:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800140a:	f641 71a4 	movw	r1, #8100	; 0x1fa4
 800140e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001412:	e010      	b.n	8001436 <Loop4_OuterLoop+0xf6>
		else
			distances[i] = tempRanges[i].RangeMilliMeter;
 8001414:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001418:	4613      	mov	r3, r2
 800141a:	00db      	lsls	r3, r3, #3
 800141c:	1a9b      	subs	r3, r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001424:	4413      	add	r3, r2
 8001426:	3b7c      	subs	r3, #124	; 0x7c
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	4619      	mov	r1, r3
 800142c:	4a6c      	ldr	r2, [pc, #432]	; (80015e0 <Loop4_OuterLoop+0x2a0>)
 800142e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001432:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < AMOUNT_IRS; i++)
 8001436:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800143a:	3301      	adds	r3, #1
 800143c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001440:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001444:	2b03      	cmp	r3, #3
 8001446:	dd83      	ble.n	8001350 <Loop4_OuterLoop+0x10>
	}

	MoveForward(&hi2c2);
 8001448:	4863      	ldr	r0, [pc, #396]	; (80015d8 <Loop4_OuterLoop+0x298>)
 800144a:	f006 fb40 	bl	8007ace <MoveForward>
	while (1)
	{
		// grab current clock time
		Brett_GetTime(&hrtc, &timeStruct);
 800144e:	4965      	ldr	r1, [pc, #404]	; (80015e4 <Loop4_OuterLoop+0x2a4>)
 8001450:	4865      	ldr	r0, [pc, #404]	; (80015e8 <Loop4_OuterLoop+0x2a8>)
 8001452:	f006 f9e9 	bl	8007828 <Brett_GetTime>
		uint currentTime = timeStruct.time_in_ms;
 8001456:	4b63      	ldr	r3, [pc, #396]	; (80015e4 <Loop4_OuterLoop+0x2a4>)
 8001458:	6a1b      	ldr	r3, [r3, #32]
 800145a:	67fb      	str	r3, [r7, #124]	; 0x7c

		// check GPS
		if (timer_GPS < currentTime)
 800145c:	4b63      	ldr	r3, [pc, #396]	; (80015ec <Loop4_OuterLoop+0x2ac>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001462:	429a      	cmp	r2, r3
 8001464:	d904      	bls.n	8001470 <Loop4_OuterLoop+0x130>
		{
			// update GPS
			// TODO: Write GPS stuff here

			// update gps timer
			timer_GPS = currentTime + DELAY_GPS;
 8001466:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001468:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800146c:	4a5f      	ldr	r2, [pc, #380]	; (80015ec <Loop4_OuterLoop+0x2ac>)
 800146e:	6013      	str	r3, [r2, #0]
		}

		// check IRs
		if (timer_IR < currentTime)
 8001470:	4b5f      	ldr	r3, [pc, #380]	; (80015f0 <Loop4_OuterLoop+0x2b0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001476:	429a      	cmp	r2, r3
 8001478:	f240 8083 	bls.w	8001582 <Loop4_OuterLoop+0x242>
		{
			// update IRs
			tempRanges[AMOUNT_IRS];
			for (int i = 0; i < AMOUNT_IRS; i++)
 800147c:	2300      	movs	r3, #0
 800147e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001482:	e077      	b.n	8001574 <Loop4_OuterLoop+0x234>
			{
				brett_status = 0;
 8001484:	4b52      	ldr	r3, [pc, #328]	; (80015d0 <Loop4_OuterLoop+0x290>)
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
				brett_status = Brett_VL53L0X_FinishMultiSensing(&Devs[i], &tempRanges[i]);
 800148a:	4b52      	ldr	r3, [pc, #328]	; (80015d4 <Loop4_OuterLoop+0x294>)
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001492:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8001496:	fb01 f303 	mul.w	r3, r1, r3
 800149a:	18d0      	adds	r0, r2, r3
 800149c:	f107 010c 	add.w	r1, r7, #12
 80014a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80014a4:	4613      	mov	r3, r2
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	1a9b      	subs	r3, r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	4619      	mov	r1, r3
 80014b0:	f005 ffaa 	bl	8007408 <Brett_VL53L0X_FinishMultiSensing>
 80014b4:	4603      	mov	r3, r0
 80014b6:	461a      	mov	r2, r3
 80014b8:	4b45      	ldr	r3, [pc, #276]	; (80015d0 <Loop4_OuterLoop+0x290>)
 80014ba:	601a      	str	r2, [r3, #0]
				if (brett_status != 0)
 80014bc:	4b44      	ldr	r3, [pc, #272]	; (80015d0 <Loop4_OuterLoop+0x290>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d005      	beq.n	80014d0 <Loop4_OuterLoop+0x190>
				{
					Stop(&hi2c2);
 80014c4:	4844      	ldr	r0, [pc, #272]	; (80015d8 <Loop4_OuterLoop+0x298>)
 80014c6:	f006 fb14 	bl	8007af2 <Stop>
					printf("start of second multi sense bad\n\r");
 80014ca:	4844      	ldr	r0, [pc, #272]	; (80015dc <Loop4_OuterLoop+0x29c>)
 80014cc:	f00a fe12 	bl	800c0f4 <iprintf>
				}
				for (int i = 0; i < AMOUNT_IRS; i++)
 80014d0:	2300      	movs	r3, #0
 80014d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80014d6:	e01e      	b.n	8001516 <Loop4_OuterLoop+0x1d6>
				{
					brett_status = 0;
 80014d8:	4b3d      	ldr	r3, [pc, #244]	; (80015d0 <Loop4_OuterLoop+0x290>)
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
					brett_status = Brett_VL53L0X_StartMultiSensing(&Devs[i]);
 80014de:	4b3d      	ldr	r3, [pc, #244]	; (80015d4 <Loop4_OuterLoop+0x294>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80014e6:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 80014ea:	fb01 f303 	mul.w	r3, r1, r3
 80014ee:	4413      	add	r3, r2
 80014f0:	4618      	mov	r0, r3
 80014f2:	f005 ff6e 	bl	80073d2 <Brett_VL53L0X_StartMultiSensing>
 80014f6:	4603      	mov	r3, r0
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b35      	ldr	r3, [pc, #212]	; (80015d0 <Loop4_OuterLoop+0x290>)
 80014fc:	601a      	str	r2, [r3, #0]
					if (brett_status != 0)
 80014fe:	4b34      	ldr	r3, [pc, #208]	; (80015d0 <Loop4_OuterLoop+0x290>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d002      	beq.n	800150c <Loop4_OuterLoop+0x1cc>
					  printf("start of second multi sense bad\n\r");
 8001506:	4835      	ldr	r0, [pc, #212]	; (80015dc <Loop4_OuterLoop+0x29c>)
 8001508:	f00a fdf4 	bl	800c0f4 <iprintf>
				for (int i = 0; i < AMOUNT_IRS; i++)
 800150c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001510:	3301      	adds	r3, #1
 8001512:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001516:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800151a:	2b03      	cmp	r3, #3
 800151c:	dddc      	ble.n	80014d8 <Loop4_OuterLoop+0x198>
				}

				if (tempRanges[i].RangeStatus != 0)
 800151e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001522:	4613      	mov	r3, r2
 8001524:	00db      	lsls	r3, r3, #3
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	f107 0290 	add.w	r2, r7, #144	; 0x90
 800152e:	4413      	add	r3, r2
 8001530:	3b6c      	subs	r3, #108	; 0x6c
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d007      	beq.n	8001548 <Loop4_OuterLoop+0x208>
					distances[i] = 8100;
 8001538:	4a29      	ldr	r2, [pc, #164]	; (80015e0 <Loop4_OuterLoop+0x2a0>)
 800153a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800153e:	f641 71a4 	movw	r1, #8100	; 0x1fa4
 8001542:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001546:	e010      	b.n	800156a <Loop4_OuterLoop+0x22a>
				else
					distances[i] = tempRanges[i].RangeMilliMeter;
 8001548:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800154c:	4613      	mov	r3, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	1a9b      	subs	r3, r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8001558:	4413      	add	r3, r2
 800155a:	3b7c      	subs	r3, #124	; 0x7c
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	4619      	mov	r1, r3
 8001560:	4a1f      	ldr	r2, [pc, #124]	; (80015e0 <Loop4_OuterLoop+0x2a0>)
 8001562:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001566:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = 0; i < AMOUNT_IRS; i++)
 800156a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800156e:	3301      	adds	r3, #1
 8001570:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001574:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001578:	2b03      	cmp	r3, #3
 800157a:	dd83      	ble.n	8001484 <Loop4_OuterLoop+0x144>
			}

			// update IR timer
			timer_IR = currentTime;
 800157c:	4a1c      	ldr	r2, [pc, #112]	; (80015f0 <Loop4_OuterLoop+0x2b0>)
 800157e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001580:	6013      	str	r3, [r2, #0]
//				Loop5_InnerRing(hitDir);
//			}
		}

		// check for initalDetachHit
		if (!initalDetachHit)
 8001582:	4b1c      	ldr	r3, [pc, #112]	; (80015f4 <Loop4_OuterLoop+0x2b4>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	f083 0301 	eor.w	r3, r3, #1
 800158a:	b2db      	uxtb	r3, r3
 800158c:	2b00      	cmp	r3, #0
 800158e:	d007      	beq.n	80015a0 <Loop4_OuterLoop+0x260>
		{
			// check detach sensor
			if (distances[SENSOR_DETACH] < RANGE_OUTER)
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <Loop4_OuterLoop+0x2a0>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8001598:	da02      	bge.n	80015a0 <Loop4_OuterLoop+0x260>
				initalDetachHit = true;
 800159a:	4b16      	ldr	r3, [pc, #88]	; (80015f4 <Loop4_OuterLoop+0x2b4>)
 800159c:	2201      	movs	r2, #1
 800159e:	701a      	strb	r2, [r3, #0]
		}

		// check for objects infront of us
		if (distances[SENSOR_FRONT] < RANGE_OUTER)
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <Loop4_OuterLoop+0x2a0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 80015a8:	da01      	bge.n	80015ae <Loop4_OuterLoop+0x26e>
			return 1;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e00b      	b.n	80015c6 <Loop4_OuterLoop+0x286>

		// check if we detached
		if (initalDetachHit)
 80015ae:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <Loop4_OuterLoop+0x2b4>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	f43f af4b 	beq.w	800144e <Loop4_OuterLoop+0x10e>
		{
			if (distances[SENSOR_DETACH] > RANGE_OUTER)
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <Loop4_OuterLoop+0x2a0>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 80015c0:	f77f af45 	ble.w	800144e <Loop4_OuterLoop+0x10e>
						return 2;
 80015c4:	2302      	movs	r3, #2
	}

	// maybe make a saftey exit
	// like 10-20sec then revert to main loop
	return 0;
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3790      	adds	r7, #144	; 0x90
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200004b8 	.word	0x200004b8
 80015d4:	20000000 	.word	0x20000000
 80015d8:	20000b38 	.word	0x20000b38
 80015dc:	0800d9ac 	.word	0x0800d9ac
 80015e0:	20000c14 	.word	0x20000c14
 80015e4:	20000b00 	.word	0x20000b00
 80015e8:	20000bac 	.word	0x20000bac
 80015ec:	20000afc 	.word	0x20000afc
 80015f0:	20000b8c 	.word	0x20000b8c
 80015f4:	20000c30 	.word	0x20000c30

080015f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b094      	sub	sp, #80	; 0x50
 80015fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fe:	f107 031c 	add.w	r3, r7, #28
 8001602:	2234      	movs	r2, #52	; 0x34
 8001604:	2100      	movs	r1, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f009 fefe 	bl	800b408 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800160c:	f107 0308 	add.w	r3, r7, #8
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800161c:	2300      	movs	r3, #0
 800161e:	607b      	str	r3, [r7, #4]
 8001620:	4b2b      	ldr	r3, [pc, #172]	; (80016d0 <SystemClock_Config+0xd8>)
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	4a2a      	ldr	r2, [pc, #168]	; (80016d0 <SystemClock_Config+0xd8>)
 8001626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800162a:	6413      	str	r3, [r2, #64]	; 0x40
 800162c:	4b28      	ldr	r3, [pc, #160]	; (80016d0 <SystemClock_Config+0xd8>)
 800162e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001634:	607b      	str	r3, [r7, #4]
 8001636:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001638:	2300      	movs	r3, #0
 800163a:	603b      	str	r3, [r7, #0]
 800163c:	4b25      	ldr	r3, [pc, #148]	; (80016d4 <SystemClock_Config+0xdc>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001644:	4a23      	ldr	r2, [pc, #140]	; (80016d4 <SystemClock_Config+0xdc>)
 8001646:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800164a:	6013      	str	r3, [r2, #0]
 800164c:	4b21      	ldr	r3, [pc, #132]	; (80016d4 <SystemClock_Config+0xdc>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001654:	603b      	str	r3, [r7, #0]
 8001656:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001658:	2306      	movs	r3, #6
 800165a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800165c:	2301      	movs	r3, #1
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001660:	2301      	movs	r3, #1
 8001662:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001664:	2310      	movs	r3, #16
 8001666:	62fb      	str	r3, [r7, #44]	; 0x2c
  //RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001668:	2302      	movs	r3, #2
 800166a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800166c:	2300      	movs	r3, #0
 800166e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001670:	2310      	movs	r3, #16
 8001672:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001674:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001678:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800167a:	2304      	movs	r3, #4
 800167c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800167e:	2302      	movs	r3, #2
 8001680:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001682:	2302      	movs	r3, #2
 8001684:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001686:	f107 031c 	add.w	r3, r7, #28
 800168a:	4618      	mov	r0, r3
 800168c:	f008 fb64 	bl	8009d58 <HAL_RCC_OscConfig>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001696:	f000 f969 	bl	800196c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169a:	230f      	movs	r3, #15
 800169c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800169e:	2302      	movs	r3, #2
 80016a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016b0:	f107 0308 	add.w	r3, r7, #8
 80016b4:	2102      	movs	r1, #2
 80016b6:	4618      	mov	r0, r3
 80016b8:	f007 fd58 	bl	800916c <HAL_RCC_ClockConfig>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80016c2:	f000 f953 	bl	800196c <Error_Handler>
  }
}
 80016c6:	bf00      	nop
 80016c8:	3750      	adds	r7, #80	; 0x50
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40007000 	.word	0x40007000

080016d8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016dc:	4b12      	ldr	r3, [pc, #72]	; (8001728 <MX_I2C2_Init+0x50>)
 80016de:	4a13      	ldr	r2, [pc, #76]	; (800172c <MX_I2C2_Init+0x54>)
 80016e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80016e2:	4b11      	ldr	r3, [pc, #68]	; (8001728 <MX_I2C2_Init+0x50>)
 80016e4:	4a12      	ldr	r2, [pc, #72]	; (8001730 <MX_I2C2_Init+0x58>)
 80016e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016e8:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <MX_I2C2_Init+0x50>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <MX_I2C2_Init+0x50>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <MX_I2C2_Init+0x50>)
 80016f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016fc:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <MX_I2C2_Init+0x50>)
 80016fe:	2200      	movs	r2, #0
 8001700:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001702:	4b09      	ldr	r3, [pc, #36]	; (8001728 <MX_I2C2_Init+0x50>)
 8001704:	2200      	movs	r2, #0
 8001706:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001708:	4b07      	ldr	r3, [pc, #28]	; (8001728 <MX_I2C2_Init+0x50>)
 800170a:	2200      	movs	r2, #0
 800170c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800170e:	4b06      	ldr	r3, [pc, #24]	; (8001728 <MX_I2C2_Init+0x50>)
 8001710:	2200      	movs	r2, #0
 8001712:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001714:	4804      	ldr	r0, [pc, #16]	; (8001728 <MX_I2C2_Init+0x50>)
 8001716:	f006 fd93 	bl	8008240 <HAL_I2C_Init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001720:	f000 f924 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000b38 	.word	0x20000b38
 800172c:	40005800 	.word	0x40005800
 8001730:	000186a0 	.word	0x000186a0

08001734 <MX_RTC_Init>:

static void MX_RTC_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */
	RTC_TimeTypeDef time = {0};
 800173a:	1d3b      	adds	r3, r7, #4
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]
 8001742:	609a      	str	r2, [r3, #8]
 8001744:	60da      	str	r2, [r3, #12]
 8001746:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef date = {0};
 8001748:	2300      	movs	r3, #0
 800174a:	603b      	str	r3, [r7, #0]
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	*/
	hrtc.Instance = RTC;
 800174c:	4b24      	ldr	r3, [pc, #144]	; (80017e0 <MX_RTC_Init+0xac>)
 800174e:	4a25      	ldr	r2, [pc, #148]	; (80017e4 <MX_RTC_Init+0xb0>)
 8001750:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001752:	4b23      	ldr	r3, [pc, #140]	; (80017e0 <MX_RTC_Init+0xac>)
 8001754:	2200      	movs	r2, #0
 8001756:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8001758:	4b21      	ldr	r3, [pc, #132]	; (80017e0 <MX_RTC_Init+0xac>)
 800175a:	227f      	movs	r2, #127	; 0x7f
 800175c:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 800175e:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <MX_RTC_Init+0xac>)
 8001760:	22ff      	movs	r2, #255	; 0xff
 8001762:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001764:	4b1e      	ldr	r3, [pc, #120]	; (80017e0 <MX_RTC_Init+0xac>)
 8001766:	2200      	movs	r2, #0
 8001768:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800176a:	4b1d      	ldr	r3, [pc, #116]	; (80017e0 <MX_RTC_Init+0xac>)
 800176c:	2200      	movs	r2, #0
 800176e:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001770:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <MX_RTC_Init+0xac>)
 8001772:	2200      	movs	r2, #0
 8001774:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001776:	481a      	ldr	r0, [pc, #104]	; (80017e0 <MX_RTC_Init+0xac>)
 8001778:	f008 fd8c 	bl	800a294 <HAL_RTC_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_RTC_Init+0x52>
	{
	Error_Handler();
 8001782:	f000 f8f3 	bl	800196c <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */
	time.Hours = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	713b      	strb	r3, [r7, #4]
	time.Minutes = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	717b      	strb	r3, [r7, #5]
	time.Seconds = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	71bb      	strb	r3, [r7, #6]
	time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001792:	2300      	movs	r3, #0
 8001794:	613b      	str	r3, [r7, #16]
	time.StoreOperation = RTC_STOREOPERATION_RESET;
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BCD) != HAL_OK)
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	2201      	movs	r2, #1
 800179e:	4619      	mov	r1, r3
 80017a0:	480f      	ldr	r0, [pc, #60]	; (80017e0 <MX_RTC_Init+0xac>)
 80017a2:	f008 fe08 	bl	800a3b6 <HAL_RTC_SetTime>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d001      	beq.n	80017b0 <MX_RTC_Init+0x7c>
	{
		Error_Handler();
 80017ac:	f000 f8de 	bl	800196c <Error_Handler>
	}
	date.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80017b0:	2303      	movs	r3, #3
 80017b2:	703b      	strb	r3, [r7, #0]
	date.Month = RTC_MONTH_APRIL;
 80017b4:	2304      	movs	r3, #4
 80017b6:	707b      	strb	r3, [r7, #1]
	date.Date = 6;
 80017b8:	2306      	movs	r3, #6
 80017ba:	70bb      	strb	r3, [r7, #2]
	date.Year = 22;
 80017bc:	2316      	movs	r3, #22
 80017be:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BCD) != HAL_OK)
 80017c0:	463b      	mov	r3, r7
 80017c2:	2201      	movs	r2, #1
 80017c4:	4619      	mov	r1, r3
 80017c6:	4806      	ldr	r0, [pc, #24]	; (80017e0 <MX_RTC_Init+0xac>)
 80017c8:	f008 ff10 	bl	800a5ec <HAL_RTC_SetDate>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_RTC_Init+0xa2>
	{
		Error_Handler();
 80017d2:	f000 f8cb 	bl	800196c <Error_Handler>
	}
	/* USER CODE END RTC_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000bac 	.word	0x20000bac
 80017e4:	40002800 	.word	0x40002800

080017e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 80017ee:	4a12      	ldr	r2, [pc, #72]	; (8001838 <MX_USART2_UART_Init+0x50>)
 80017f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 80017f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001800:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 8001802:	2200      	movs	r2, #0
 8001804:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001806:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 8001808:	2200      	movs	r2, #0
 800180a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800180c:	4b09      	ldr	r3, [pc, #36]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 800180e:	220c      	movs	r2, #12
 8001810:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001812:	4b08      	ldr	r3, [pc, #32]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 8001814:	2200      	movs	r2, #0
 8001816:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 800181a:	2200      	movs	r2, #0
 800181c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800181e:	4805      	ldr	r0, [pc, #20]	; (8001834 <MX_USART2_UART_Init+0x4c>)
 8001820:	f009 f86a 	bl	800a8f8 <HAL_UART_Init>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800182a:	f000 f89f 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000bd0 	.word	0x20000bd0
 8001838:	40004400 	.word	0x40004400

0800183c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	; 0x28
 8001840:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001842:	f107 0314 	add.w	r3, r7, #20
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	605a      	str	r2, [r3, #4]
 800184c:	609a      	str	r2, [r3, #8]
 800184e:	60da      	str	r2, [r3, #12]
 8001850:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
 8001856:	4b41      	ldr	r3, [pc, #260]	; (800195c <MX_GPIO_Init+0x120>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	4a40      	ldr	r2, [pc, #256]	; (800195c <MX_GPIO_Init+0x120>)
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	6313      	str	r3, [r2, #48]	; 0x30
 8001862:	4b3e      	ldr	r3, [pc, #248]	; (800195c <MX_GPIO_Init+0x120>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	f003 0304 	and.w	r3, r3, #4
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	4b3a      	ldr	r3, [pc, #232]	; (800195c <MX_GPIO_Init+0x120>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a39      	ldr	r2, [pc, #228]	; (800195c <MX_GPIO_Init+0x120>)
 8001878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b37      	ldr	r3, [pc, #220]	; (800195c <MX_GPIO_Init+0x120>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	4b33      	ldr	r3, [pc, #204]	; (800195c <MX_GPIO_Init+0x120>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	4a32      	ldr	r2, [pc, #200]	; (800195c <MX_GPIO_Init+0x120>)
 8001894:	f043 0301 	orr.w	r3, r3, #1
 8001898:	6313      	str	r3, [r2, #48]	; 0x30
 800189a:	4b30      	ldr	r3, [pc, #192]	; (800195c <MX_GPIO_Init+0x120>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	f003 0301 	and.w	r3, r3, #1
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	4b2c      	ldr	r3, [pc, #176]	; (800195c <MX_GPIO_Init+0x120>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a2b      	ldr	r2, [pc, #172]	; (800195c <MX_GPIO_Init+0x120>)
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b29      	ldr	r3, [pc, #164]	; (800195c <MX_GPIO_Init+0x120>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0302 	and.w	r3, r3, #2
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 61f4 	mov.w	r1, #1952	; 0x7a0
 80018c8:	4825      	ldr	r0, [pc, #148]	; (8001960 <MX_GPIO_Init+0x124>)
 80018ca:	f006 fc9f 	bl	800820c <HAL_GPIO_WritePin>
						  |GPIO_PIN_10, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2180      	movs	r1, #128	; 0x80
 80018d2:	4824      	ldr	r0, [pc, #144]	; (8001964 <MX_GPIO_Init+0x128>)
 80018d4:	f006 fc9a 	bl	800820c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	2170      	movs	r1, #112	; 0x70
 80018dc:	4822      	ldr	r0, [pc, #136]	; (8001968 <MX_GPIO_Init+0x12c>)
 80018de:	f006 fc95 	bl	800820c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 80018e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018e8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80018ec:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80018f2:	f107 0314 	add.w	r3, r7, #20
 80018f6:	4619      	mov	r1, r3
 80018f8:	481a      	ldr	r0, [pc, #104]	; (8001964 <MX_GPIO_Init+0x128>)
 80018fa:	f006 faf3 	bl	8007ee4 <HAL_GPIO_Init>



	/*Configure GPIO pins : LD2_Pin PA7 PA8 PA9
						   PA10 */
	GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80018fe:	f44f 63f4 	mov.w	r3, #1952	; 0x7a0
 8001902:	617b      	str	r3, [r7, #20]
						  |GPIO_PIN_10;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001904:	2301      	movs	r3, #1
 8001906:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190c:	2300      	movs	r3, #0
 800190e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	4812      	ldr	r0, [pc, #72]	; (8001960 <MX_GPIO_Init+0x124>)
 8001918:	f006 fae4 	bl	8007ee4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4619      	mov	r1, r3
 8001932:	480c      	ldr	r0, [pc, #48]	; (8001964 <MX_GPIO_Init+0x128>)
 8001934:	f006 fad6 	bl	8007ee4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB4 PB5 PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001938:	2370      	movs	r3, #112	; 0x70
 800193a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193c:	2301      	movs	r3, #1
 800193e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001948:	f107 0314 	add.w	r3, r7, #20
 800194c:	4619      	mov	r1, r3
 800194e:	4806      	ldr	r0, [pc, #24]	; (8001968 <MX_GPIO_Init+0x12c>)
 8001950:	f006 fac8 	bl	8007ee4 <HAL_GPIO_Init>

}
 8001954:	bf00      	nop
 8001956:	3728      	adds	r7, #40	; 0x28
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40023800 	.word	0x40023800
 8001960:	40020000 	.word	0x40020000
 8001964:	40020800 	.word	0x40020800
 8001968:	40020400 	.word	0x40020400

0800196c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001970:	b672      	cpsid	i
}
 8001972:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001974:	e7fe      	b.n	8001974 <Error_Handler+0x8>
	...

08001978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	4b10      	ldr	r3, [pc, #64]	; (80019c4 <HAL_MspInit+0x4c>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	4a0f      	ldr	r2, [pc, #60]	; (80019c4 <HAL_MspInit+0x4c>)
 8001988:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800198c:	6453      	str	r3, [r2, #68]	; 0x44
 800198e:	4b0d      	ldr	r3, [pc, #52]	; (80019c4 <HAL_MspInit+0x4c>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001996:	607b      	str	r3, [r7, #4]
 8001998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	603b      	str	r3, [r7, #0]
 800199e:	4b09      	ldr	r3, [pc, #36]	; (80019c4 <HAL_MspInit+0x4c>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	4a08      	ldr	r2, [pc, #32]	; (80019c4 <HAL_MspInit+0x4c>)
 80019a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a8:	6413      	str	r3, [r2, #64]	; 0x40
 80019aa:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <HAL_MspInit+0x4c>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019b6:	2007      	movs	r0, #7
 80019b8:	f006 fa60 	bl	8007e7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019bc:	bf00      	nop
 80019be:	3708      	adds	r7, #8
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40023800 	.word	0x40023800

080019c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	; 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a29      	ldr	r2, [pc, #164]	; (8001a8c <HAL_I2C_MspInit+0xc4>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d14b      	bne.n	8001a82 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	4b28      	ldr	r3, [pc, #160]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a27      	ldr	r2, [pc, #156]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 80019f4:	f043 0302 	orr.w	r3, r3, #2
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	4b21      	ldr	r3, [pc, #132]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a20      	ldr	r2, [pc, #128]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 8001a10:	f043 0304 	orr.w	r3, r3, #4
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b1e      	ldr	r3, [pc, #120]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0304 	and.w	r3, r3, #4
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a28:	2312      	movs	r3, #18
 8001a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a34:	2304      	movs	r3, #4
 8001a36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4815      	ldr	r0, [pc, #84]	; (8001a94 <HAL_I2C_MspInit+0xcc>)
 8001a40:	f006 fa50 	bl	8007ee4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001a44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a4a:	2312      	movs	r3, #18
 8001a4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a52:	2303      	movs	r3, #3
 8001a54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a56:	2304      	movs	r3, #4
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4619      	mov	r1, r3
 8001a60:	480d      	ldr	r0, [pc, #52]	; (8001a98 <HAL_I2C_MspInit+0xd0>)
 8001a62:	f006 fa3f 	bl	8007ee4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a66:	2300      	movs	r3, #0
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	4b09      	ldr	r3, [pc, #36]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 8001a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6e:	4a08      	ldr	r2, [pc, #32]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 8001a70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a74:	6413      	str	r3, [r2, #64]	; 0x40
 8001a76:	4b06      	ldr	r3, [pc, #24]	; (8001a90 <HAL_I2C_MspInit+0xc8>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a7e:	60bb      	str	r3, [r7, #8]
 8001a80:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a82:	bf00      	nop
 8001a84:	3728      	adds	r7, #40	; 0x28
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40005800 	.word	0x40005800
 8001a90:	40023800 	.word	0x40023800
 8001a94:	40020400 	.word	0x40020400
 8001a98:	40020800 	.word	0x40020800

08001a9c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b09a      	sub	sp, #104	; 0x68
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	225c      	movs	r2, #92	; 0x5c
 8001aaa:	2100      	movs	r1, #0
 8001aac:	4618      	mov	r0, r3
 8001aae:	f009 fcab 	bl	800b408 <memset>
  if(hrtc->Instance==RTC)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a0c      	ldr	r2, [pc, #48]	; (8001ae8 <HAL_RTC_MspInit+0x4c>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d111      	bne.n	8001ae0 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001abc:	2320      	movs	r3, #32
 8001abe:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001ac0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ac4:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	4618      	mov	r0, r3
 8001acc:	f007 fc68 	bl	80093a0 <HAL_RCCEx_PeriphCLKConfig>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001ad6:	f7ff ff49 	bl	800196c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <HAL_RTC_MspInit+0x50>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001ae0:	bf00      	nop
 8001ae2:	3768      	adds	r7, #104	; 0x68
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40002800 	.word	0x40002800
 8001aec:	42470e3c 	.word	0x42470e3c

08001af0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08a      	sub	sp, #40	; 0x28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a19      	ldr	r2, [pc, #100]	; (8001b74 <HAL_UART_MspInit+0x84>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d12b      	bne.n	8001b6a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	4b18      	ldr	r3, [pc, #96]	; (8001b78 <HAL_UART_MspInit+0x88>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	4a17      	ldr	r2, [pc, #92]	; (8001b78 <HAL_UART_MspInit+0x88>)
 8001b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b20:	6413      	str	r3, [r2, #64]	; 0x40
 8001b22:	4b15      	ldr	r3, [pc, #84]	; (8001b78 <HAL_UART_MspInit+0x88>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60fb      	str	r3, [r7, #12]
 8001b32:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <HAL_UART_MspInit+0x88>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	4a10      	ldr	r2, [pc, #64]	; (8001b78 <HAL_UART_MspInit+0x88>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	; (8001b78 <HAL_UART_MspInit+0x88>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b4a:	230c      	movs	r3, #12
 8001b4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4e:	2302      	movs	r3, #2
 8001b50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b56:	2303      	movs	r3, #3
 8001b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b5a:	2307      	movs	r3, #7
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	4619      	mov	r1, r3
 8001b64:	4805      	ldr	r0, [pc, #20]	; (8001b7c <HAL_UART_MspInit+0x8c>)
 8001b66:	f006 f9bd 	bl	8007ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b6a:	bf00      	nop
 8001b6c:	3728      	adds	r7, #40	; 0x28
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40004400 	.word	0x40004400
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	40020000 	.word	0x40020000

08001b80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <NMI_Handler+0x4>

08001b86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b8a:	e7fe      	b.n	8001b8a <HardFault_Handler+0x4>

08001b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <MemManage_Handler+0x4>

08001b92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b96:	e7fe      	b.n	8001b96 <BusFault_Handler+0x4>

08001b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b9c:	e7fe      	b.n	8001b9c <UsageFault_Handler+0x4>

08001b9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr

08001bac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bcc:	f006 f860 	bl	8007c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd0:	bf00      	nop
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
	return 1;
 8001bd8:	2301      	movs	r3, #1
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_kill>:

int _kill(int pid, int sig)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bee:	f009 f999 	bl	800af24 <__errno>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2216      	movs	r2, #22
 8001bf6:	601a      	str	r2, [r3, #0]
	return -1;
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <_exit>:

void _exit (int status)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ffe7 	bl	8001be4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c16:	e7fe      	b.n	8001c16 <_exit+0x12>

08001c18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	e00a      	b.n	8001c40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c2a:	f3af 8000 	nop.w
 8001c2e:	4601      	mov	r1, r0
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	1c5a      	adds	r2, r3, #1
 8001c34:	60ba      	str	r2, [r7, #8]
 8001c36:	b2ca      	uxtb	r2, r1
 8001c38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	617b      	str	r3, [r7, #20]
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	dbf0      	blt.n	8001c2a <_read+0x12>
	}

return len;
 8001c48:	687b      	ldr	r3, [r7, #4]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b086      	sub	sp, #24
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	60f8      	str	r0, [r7, #12]
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	e009      	b.n	8001c78 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	60ba      	str	r2, [r7, #8]
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff f987 	bl	8000f80 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	3301      	adds	r3, #1
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	dbf1      	blt.n	8001c64 <_write+0x12>
	}
	return len;
 8001c80:	687b      	ldr	r3, [r7, #4]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <_close>:

int _close(int file)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
	return -1;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
 8001caa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb2:	605a      	str	r2, [r3, #4]
	return 0;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <_isatty>:

int _isatty(int file)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
	return 1;
 8001cca:	2301      	movs	r3, #1
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
	return 0;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cfc:	4a14      	ldr	r2, [pc, #80]	; (8001d50 <_sbrk+0x5c>)
 8001cfe:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <_sbrk+0x60>)
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d08:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <_sbrk+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d10:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <_sbrk+0x64>)
 8001d12:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <_sbrk+0x68>)
 8001d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d16:	4b10      	ldr	r3, [pc, #64]	; (8001d58 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d207      	bcs.n	8001d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d24:	f009 f8fe 	bl	800af24 <__errno>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d32:	e009      	b.n	8001d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <_sbrk+0x64>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d3a:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <_sbrk+0x64>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <_sbrk+0x64>)
 8001d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d46:	68fb      	ldr	r3, [r7, #12]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20020000 	.word	0x20020000
 8001d54:	00000400 	.word	0x00000400
 8001d58:	200004bc 	.word	0x200004bc
 8001d5c:	20000c98 	.word	0x20000c98

08001d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <SystemInit+0x20>)
 8001d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d6a:	4a05      	ldr	r2, [pc, #20]	; (8001d80 <SystemInit+0x20>)
 8001d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000ed00 	.word	0xe000ed00

08001d84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dbc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d88:	480d      	ldr	r0, [pc, #52]	; (8001dc0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d8a:	490e      	ldr	r1, [pc, #56]	; (8001dc4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d8c:	4a0e      	ldr	r2, [pc, #56]	; (8001dc8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d90:	e002      	b.n	8001d98 <LoopCopyDataInit>

08001d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d96:	3304      	adds	r3, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d9c:	d3f9      	bcc.n	8001d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9e:	4a0b      	ldr	r2, [pc, #44]	; (8001dcc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001da0:	4c0b      	ldr	r4, [pc, #44]	; (8001dd0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da4:	e001      	b.n	8001daa <LoopFillZerobss>

08001da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da8:	3204      	adds	r2, #4

08001daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dac:	d3fb      	bcc.n	8001da6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dae:	f7ff ffd7 	bl	8001d60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001db2:	f009 fa87 	bl	800b2c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001db6:	f7ff f8f5 	bl	8000fa4 <main>
  bx  lr    
 8001dba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001dbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc4:	2000049c 	.word	0x2000049c
  ldr r2, =_sidata
 8001dc8:	0800dfb4 	.word	0x0800dfb4
  ldr r2, =_sbss
 8001dcc:	2000049c 	.word	0x2000049c
  ldr r4, =_ebss
 8001dd0:	20000c94 	.word	0x20000c94

08001dd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dd4:	e7fe      	b.n	8001dd4 <ADC_IRQHandler>
	...

08001dd8 <IMU_init>:
float asax;
float asay;
float asaz;

int IMU_init(I2C_HandleTypeDef *hi2c2)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af02      	add	r7, sp, #8
 8001dde:	6078      	str	r0, [r7, #4]
	int status = 0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60fb      	str	r3, [r7, #12]
	uint8_t sensAdjust[3];

	// setup clock
	// set the clock reference to X axis gyroscope to get a better accuracy
	status = WrByte(hi2c2, MPU9250_AD, PWR_MGMT_1_AD, 0x01);
 8001de4:	23d0      	movs	r3, #208	; 0xd0
 8001de6:	b299      	uxth	r1, r3
 8001de8:	2301      	movs	r3, #1
 8001dea:	226b      	movs	r2, #107	; 0x6b
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f005 fd9b 	bl	8007928 <WrByte>
 8001df2:	60f8      	str	r0, [r7, #12]

	// setup gyro and accel
	// Set the accel scale to 4g
	status = WrByte(hi2c2, MPU9250_AD, ACCEL_CONFIG_1_AD, 0x08);
 8001df4:	23d0      	movs	r3, #208	; 0xd0
 8001df6:	b299      	uxth	r1, r3
 8001df8:	2308      	movs	r3, #8
 8001dfa:	221c      	movs	r2, #28
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f005 fd93 	bl	8007928 <WrByte>
 8001e02:	60f8      	str	r0, [r7, #12]
	// Set the gyro scale to 500 °/s and FCHOICE_B
	status = WrByte(hi2c2, MPU9250_AD, GYRO_CONFIG_AD, 0x08);
 8001e04:	23d0      	movs	r3, #208	; 0xd0
 8001e06:	b299      	uxth	r1, r3
 8001e08:	2308      	movs	r3, #8
 8001e0a:	221b      	movs	r2, #27
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f005 fd8b 	bl	8007928 <WrByte>
 8001e12:	60f8      	str	r0, [r7, #12]
	// Turn on the internal low-pass filter for accelerometer with 10.2Hz bandwidth
	status = WrByte(hi2c2, MPU9250_AD, ACCEL_CONFIG_2_AD, 0x05);
 8001e14:	23d0      	movs	r3, #208	; 0xd0
 8001e16:	b299      	uxth	r1, r3
 8001e18:	2305      	movs	r3, #5
 8001e1a:	221d      	movs	r2, #29
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f005 fd83 	bl	8007928 <WrByte>
 8001e22:	60f8      	str	r0, [r7, #12]
	// Turn on the internal low-pass filter for gyroscope with 10Hz bandwidth
	status = WrByte(hi2c2, MPU9250_AD, CONFIG_AD, 0x05);
 8001e24:	23d0      	movs	r3, #208	; 0xd0
 8001e26:	b299      	uxth	r1, r3
 8001e28:	2305      	movs	r3, #5
 8001e2a:	221a      	movs	r2, #26
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f005 fd7b 	bl	8007928 <WrByte>
 8001e32:	60f8      	str	r0, [r7, #12]

	// setup the magnetometer
	// turn on the bypass multiplexer
	status = WrByte(hi2c2, MPU9250_AD, INT_BYPASS_CONFIG_AD, 0x02);
 8001e34:	23d0      	movs	r3, #208	; 0xd0
 8001e36:	b299      	uxth	r1, r3
 8001e38:	2302      	movs	r3, #2
 8001e3a:	2237      	movs	r2, #55	; 0x37
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f005 fd73 	bl	8007928 <WrByte>
 8001e42:	60f8      	str	r0, [r7, #12]

	// setup the Magnetometer to fuse ROM access mode to get the Sensitivity Adjustment values and 16-bit output
	status = WrByte(hi2c2, MAG_AD, CNTL1_AD, 0x1F);
 8001e44:	2318      	movs	r3, #24
 8001e46:	b299      	uxth	r1, r3
 8001e48:	231f      	movs	r3, #31
 8001e4a:	220a      	movs	r2, #10
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f005 fd6b 	bl	8007928 <WrByte>
 8001e52:	60f8      	str	r0, [r7, #12]
	HAL_Delay(100);  //wait for the mode changes
 8001e54:	2064      	movs	r0, #100	; 0x64
 8001e56:	f005 ff3b 	bl	8007cd0 <HAL_Delay>

	//read the Sensitivity Adjustment values
	status = ReadMulti(hi2c2, MAG_AD, ASAX_AD, &sensAdjust[0], 3);
 8001e5a:	2318      	movs	r3, #24
 8001e5c:	b299      	uxth	r1, r3
 8001e5e:	f107 0308 	add.w	r3, r7, #8
 8001e62:	2203      	movs	r2, #3
 8001e64:	9200      	str	r2, [sp, #0]
 8001e66:	2210      	movs	r2, #16
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f005 fde8 	bl	8007a3e <ReadMulti>
 8001e6e:	60f8      	str	r0, [r7, #12]
	asax = (sensAdjust[0] -128)*0.5/128+1;
 8001e70:	7a3b      	ldrb	r3, [r7, #8]
 8001e72:	3b80      	subs	r3, #128	; 0x80
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe fb75 	bl	8000564 <__aeabi_i2d>
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b41      	ldr	r3, [pc, #260]	; (8001f84 <IMU_init+0x1ac>)
 8001e80:	f7fe fbda 	bl	8000638 <__aeabi_dmul>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	f04f 0200 	mov.w	r2, #0
 8001e90:	4b3d      	ldr	r3, [pc, #244]	; (8001f88 <IMU_init+0x1b0>)
 8001e92:	f7fe fcfb 	bl	800088c <__aeabi_ddiv>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	4b3a      	ldr	r3, [pc, #232]	; (8001f8c <IMU_init+0x1b4>)
 8001ea4:	f7fe fa12 	bl	80002cc <__adddf3>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f7fe fe9a 	bl	8000be8 <__aeabi_d2f>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	4a36      	ldr	r2, [pc, #216]	; (8001f90 <IMU_init+0x1b8>)
 8001eb8:	6013      	str	r3, [r2, #0]
	asay = (sensAdjust[1] -128)*0.5/128+1;
 8001eba:	7a7b      	ldrb	r3, [r7, #9]
 8001ebc:	3b80      	subs	r3, #128	; 0x80
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe fb50 	bl	8000564 <__aeabi_i2d>
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	4b2e      	ldr	r3, [pc, #184]	; (8001f84 <IMU_init+0x1ac>)
 8001eca:	f7fe fbb5 	bl	8000638 <__aeabi_dmul>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	f04f 0200 	mov.w	r2, #0
 8001eda:	4b2b      	ldr	r3, [pc, #172]	; (8001f88 <IMU_init+0x1b0>)
 8001edc:	f7fe fcd6 	bl	800088c <__aeabi_ddiv>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f04f 0200 	mov.w	r2, #0
 8001eec:	4b27      	ldr	r3, [pc, #156]	; (8001f8c <IMU_init+0x1b4>)
 8001eee:	f7fe f9ed 	bl	80002cc <__adddf3>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	4610      	mov	r0, r2
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f7fe fe75 	bl	8000be8 <__aeabi_d2f>
 8001efe:	4603      	mov	r3, r0
 8001f00:	4a24      	ldr	r2, [pc, #144]	; (8001f94 <IMU_init+0x1bc>)
 8001f02:	6013      	str	r3, [r2, #0]
	asaz = (sensAdjust[2] -128)*0.5/128+1;
 8001f04:	7abb      	ldrb	r3, [r7, #10]
 8001f06:	3b80      	subs	r3, #128	; 0x80
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe fb2b 	bl	8000564 <__aeabi_i2d>
 8001f0e:	f04f 0200 	mov.w	r2, #0
 8001f12:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <IMU_init+0x1ac>)
 8001f14:	f7fe fb90 	bl	8000638 <__aeabi_dmul>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f04f 0200 	mov.w	r2, #0
 8001f24:	4b18      	ldr	r3, [pc, #96]	; (8001f88 <IMU_init+0x1b0>)
 8001f26:	f7fe fcb1 	bl	800088c <__aeabi_ddiv>
 8001f2a:	4602      	mov	r2, r0
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	4610      	mov	r0, r2
 8001f30:	4619      	mov	r1, r3
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <IMU_init+0x1b4>)
 8001f38:	f7fe f9c8 	bl	80002cc <__adddf3>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4610      	mov	r0, r2
 8001f42:	4619      	mov	r1, r3
 8001f44:	f7fe fe50 	bl	8000be8 <__aeabi_d2f>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	4a13      	ldr	r2, [pc, #76]	; (8001f98 <IMU_init+0x1c0>)
 8001f4c:	6013      	str	r3, [r2, #0]

	//reset the Magnetometer to power down mode
	status = WrByte(hi2c2, MAG_AD, CNTL1_AD, 0x00);
 8001f4e:	2318      	movs	r3, #24
 8001f50:	b299      	uxth	r1, r3
 8001f52:	2300      	movs	r3, #0
 8001f54:	220a      	movs	r2, #10
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f005 fce6 	bl	8007928 <WrByte>
 8001f5c:	60f8      	str	r0, [r7, #12]
	HAL_Delay(100);  //wait for the mode changes
 8001f5e:	2064      	movs	r0, #100	; 0x64
 8001f60:	f005 feb6 	bl	8007cd0 <HAL_Delay>

	//set the Magnetometer to continuous mode 2（100Hz) and 16-bit output
	status = WrByte(hi2c2, MAG_AD, CNTL1_AD, 0x16);
 8001f64:	2318      	movs	r3, #24
 8001f66:	b299      	uxth	r1, r3
 8001f68:	2316      	movs	r3, #22
 8001f6a:	220a      	movs	r2, #10
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f005 fcdb 	bl	8007928 <WrByte>
 8001f72:	60f8      	str	r0, [r7, #12]
	//wait for the mode changes
	HAL_Delay(100);
 8001f74:	2064      	movs	r0, #100	; 0x64
 8001f76:	f005 feab 	bl	8007cd0 <HAL_Delay>

	return status;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3710      	adds	r7, #16
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	3fe00000 	.word	0x3fe00000
 8001f88:	40600000 	.word	0x40600000
 8001f8c:	3ff00000 	.word	0x3ff00000
 8001f90:	20000c3c 	.word	0x20000c3c
 8001f94:	20000c34 	.word	0x20000c34
 8001f98:	20000c38 	.word	0x20000c38

08001f9c <IMU_getAccurateMag>:

int IMU_getAccurateMag(I2C_HandleTypeDef *hi2c2, float *mag)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b086      	sub	sp, #24
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	6039      	str	r1, [r7, #0]
	float magData[3];
	for (int i = 0; i < 40; i++)
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e047      	b.n	800203c <IMU_getAccurateMag+0xa0>
	{
		IMU_getMagData(hi2c2, mag);
 8001fac:	6839      	ldr	r1, [r7, #0]
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f86c 	bl	800208c <IMU_getMagData>
		magData[0] += abs(mag[0]);
 8001fb4:	ed97 7a02 	vldr	s14, [r7, #8]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	edd3 7a00 	vldr	s15, [r3]
 8001fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc2:	ee17 3a90 	vmov	r3, s15
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	bfb8      	it	lt
 8001fca:	425b      	neglt	r3, r3
 8001fcc:	ee07 3a90 	vmov	s15, r3
 8001fd0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fd8:	edc7 7a02 	vstr	s15, [r7, #8]
		magData[1] += abs(mag[1]);
 8001fdc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	3304      	adds	r3, #4
 8001fe4:	edd3 7a00 	vldr	s15, [r3]
 8001fe8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fec:	ee17 3a90 	vmov	r3, s15
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	bfb8      	it	lt
 8001ff4:	425b      	neglt	r3, r3
 8001ff6:	ee07 3a90 	vmov	s15, r3
 8001ffa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ffe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002002:	edc7 7a03 	vstr	s15, [r7, #12]
		magData[2] += abs(mag[2]);
 8002006:	ed97 7a04 	vldr	s14, [r7, #16]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	3308      	adds	r3, #8
 800200e:	edd3 7a00 	vldr	s15, [r3]
 8002012:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002016:	ee17 3a90 	vmov	r3, s15
 800201a:	2b00      	cmp	r3, #0
 800201c:	bfb8      	it	lt
 800201e:	425b      	neglt	r3, r3
 8002020:	ee07 3a90 	vmov	s15, r3
 8002024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002028:	ee77 7a27 	vadd.f32	s15, s14, s15
 800202c:	edc7 7a04 	vstr	s15, [r7, #16]
		HAL_Delay(10);
 8002030:	200a      	movs	r0, #10
 8002032:	f005 fe4d 	bl	8007cd0 <HAL_Delay>
	for (int i = 0; i < 40; i++)
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	3301      	adds	r3, #1
 800203a:	617b      	str	r3, [r7, #20]
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	2b27      	cmp	r3, #39	; 0x27
 8002040:	ddb4      	ble.n	8001fac <IMU_getAccurateMag+0x10>
	}

	mag[0] = magData[0]/40;
 8002042:	ed97 7a02 	vldr	s14, [r7, #8]
 8002046:	eddf 6a10 	vldr	s13, [pc, #64]	; 8002088 <IMU_getAccurateMag+0xec>
 800204a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	edc3 7a00 	vstr	s15, [r3]
	mag[1] = magData[1]/40;
 8002054:	ed97 7a03 	vldr	s14, [r7, #12]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	3304      	adds	r3, #4
 800205c:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8002088 <IMU_getAccurateMag+0xec>
 8002060:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002064:	edc3 7a00 	vstr	s15, [r3]
	mag[2] = magData[2]/40;
 8002068:	ed97 7a04 	vldr	s14, [r7, #16]
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	3308      	adds	r3, #8
 8002070:	eddf 6a05 	vldr	s13, [pc, #20]	; 8002088 <IMU_getAccurateMag+0xec>
 8002074:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002078:	edc3 7a00 	vstr	s15, [r3]
}
 800207c:	bf00      	nop
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	42200000 	.word	0x42200000

0800208c <IMU_getMagData>:
	accel[2] = tempAccel[2] / ACCEL_SENS;
	return status;
}

int IMU_getMagData(I2C_HandleTypeDef *hi2c2, float *mag)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	; 0x28
 8002090:	af02      	add	r7, sp, #8
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
	int status = 0;
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
	uint8_t magBuff[6];
	uint8_t DRDYbit = 0;
 800209a:	2300      	movs	r3, #0
 800209c:	74fb      	strb	r3, [r7, #19]
	uint8_t magicbit = 0;
 800209e:	2300      	movs	r3, #0
 80020a0:	74bb      	strb	r3, [r7, #18]

	// wait for data to be ready
	while(!DRDYbit)
 80020a2:	e011      	b.n	80020c8 <IMU_getMagData+0x3c>
	{
		status = RdByte(hi2c2, MAG_AD, STATUS_1_AD, &DRDYbit);
 80020a4:	2318      	movs	r3, #24
 80020a6:	b299      	uxth	r1, r3
 80020a8:	f107 0313 	add.w	r3, r7, #19
 80020ac:	2202      	movs	r2, #2
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f005 fc7e 	bl	80079b0 <RdByte>
 80020b4:	61f8      	str	r0, [r7, #28]
		if (DRDYbit && DATA_READY_MASK)
 80020b6:	7cfb      	ldrb	r3, [r7, #19]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d109      	bne.n	80020d0 <IMU_getMagData+0x44>
			break;
		printf("mag data not ready\n\r");
 80020bc:	4838      	ldr	r0, [pc, #224]	; (80021a0 <IMU_getMagData+0x114>)
 80020be:	f00a f819 	bl	800c0f4 <iprintf>
		HAL_Delay(10);
 80020c2:	200a      	movs	r0, #10
 80020c4:	f005 fe04 	bl	8007cd0 <HAL_Delay>
	while(!DRDYbit)
 80020c8:	7cfb      	ldrb	r3, [r7, #19]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0ea      	beq.n	80020a4 <IMU_getMagData+0x18>
 80020ce:	e000      	b.n	80020d2 <IMU_getMagData+0x46>
			break;
 80020d0:	bf00      	nop
	}

	status = ReadMulti(hi2c2, MAG_AD, HXL_AD, &magBuff[0], 6);
 80020d2:	2318      	movs	r3, #24
 80020d4:	b299      	uxth	r1, r3
 80020d6:	f107 0314 	add.w	r3, r7, #20
 80020da:	2206      	movs	r2, #6
 80020dc:	9200      	str	r2, [sp, #0]
 80020de:	2203      	movs	r2, #3
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f005 fcac 	bl	8007a3e <ReadMulti>
 80020e6:	61f8      	str	r0, [r7, #28]
	if (status != 0)
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d002      	beq.n	80020f4 <IMU_getMagData+0x68>
		return -3;
 80020ee:	f06f 0302 	mvn.w	r3, #2
 80020f2:	e050      	b.n	8002196 <IMU_getMagData+0x10a>
	status = RdByte(hi2c2, MAG_AD, STATUS_2_AD, &magicbit);
 80020f4:	2318      	movs	r3, #24
 80020f6:	b299      	uxth	r1, r3
 80020f8:	f107 0312 	add.w	r3, r7, #18
 80020fc:	2209      	movs	r2, #9
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f005 fc56 	bl	80079b0 <RdByte>
 8002104:	61f8      	str	r0, [r7, #28]
	if (!(magicbit && MAGIC_OVERFLOW_MASK))
 8002106:	7cbb      	ldrb	r3, [r7, #18]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d102      	bne.n	8002112 <IMU_getMagData+0x86>
		return -4;
 800210c:	f06f 0303 	mvn.w	r3, #3
 8002110:	e041      	b.n	8002196 <IMU_getMagData+0x10a>

	int16_t tempMag [3];
	tempMag[0] = magBuff[0] | (magBuff[1]<<8);
 8002112:	7d3b      	ldrb	r3, [r7, #20]
 8002114:	b21a      	sxth	r2, r3
 8002116:	7d7b      	ldrb	r3, [r7, #21]
 8002118:	021b      	lsls	r3, r3, #8
 800211a:	b21b      	sxth	r3, r3
 800211c:	4313      	orrs	r3, r2
 800211e:	b21b      	sxth	r3, r3
 8002120:	81bb      	strh	r3, [r7, #12]
	tempMag[1] = magBuff[2] | (magBuff[3]<<8);
 8002122:	7dbb      	ldrb	r3, [r7, #22]
 8002124:	b21a      	sxth	r2, r3
 8002126:	7dfb      	ldrb	r3, [r7, #23]
 8002128:	021b      	lsls	r3, r3, #8
 800212a:	b21b      	sxth	r3, r3
 800212c:	4313      	orrs	r3, r2
 800212e:	b21b      	sxth	r3, r3
 8002130:	81fb      	strh	r3, [r7, #14]
	tempMag[2] = magBuff[4] | (magBuff[5]<<8);
 8002132:	7e3b      	ldrb	r3, [r7, #24]
 8002134:	b21a      	sxth	r2, r3
 8002136:	7e7b      	ldrb	r3, [r7, #25]
 8002138:	021b      	lsls	r3, r3, #8
 800213a:	b21b      	sxth	r3, r3
 800213c:	4313      	orrs	r3, r2
 800213e:	b21b      	sxth	r3, r3
 8002140:	823b      	strh	r3, [r7, #16]
	mag[0] = ((tempMag[0] - dest1[0]));
 8002142:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002146:	ee07 3a90 	vmov	s15, r3
 800214a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800214e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80021a4 <IMU_getMagData+0x118>
 8002152:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	edc3 7a00 	vstr	s15, [r3]
	mag[1] = ((tempMag[1] - dest1[1]));
 800215c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002160:	ee07 3a90 	vmov	s15, r3
 8002164:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002168:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	3304      	adds	r3, #4
 8002170:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002174:	edc3 7a00 	vstr	s15, [r3]
	mag[2] = ((tempMag[2] - dest1[2]));
 8002178:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800217c:	ee07 3a90 	vmov	s15, r3
 8002180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002184:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80021a8 <IMU_getMagData+0x11c>
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	3308      	adds	r3, #8
 800218c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002190:	edc3 7a00 	vstr	s15, [r3]
	return status;
 8002194:	69fb      	ldr	r3, [r7, #28]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3720      	adds	r7, #32
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	0800da14 	.word	0x0800da14
 80021a4:	c2280000 	.word	0xc2280000
 80021a8:	c3480000 	.word	0xc3480000

080021ac <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 80021ba:	6839      	ldr	r1, [r7, #0]
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f001 fda0 	bl	8003d02 <VL53L0X_get_offset_calibration_data_micro_meter>
 80021c2:	4603      	mov	r3, r0
 80021c4:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 80021c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b084      	sub	sp, #16
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	6078      	str	r0, [r7, #4]
 80021da:	460b      	mov	r3, r1
 80021dc:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80021de:	2300      	movs	r3, #0
 80021e0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 80021e2:	78fb      	ldrb	r3, [r7, #3]
 80021e4:	085b      	lsrs	r3, r3, #1
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	461a      	mov	r2, r3
 80021ea:	218a      	movs	r1, #138	; 0x8a
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f004 ff4f 	bl	8007090 <VL53L0X_WrByte>
 80021f2:	4603      	mov	r3, r0
 80021f4:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 80021f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b0a4      	sub	sp, #144	; 0x90
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800220c:	2300      	movs	r3, #0
 800220e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8002212:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002216:	2b00      	cmp	r3, #0
 8002218:	d107      	bne.n	800222a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800221a:	2200      	movs	r2, #0
 800221c:	2188      	movs	r1, #136	; 0x88
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f004 ff36 	bl	8007090 <VL53L0X_WrByte>
 8002224:	4603      	mov	r3, r0
 8002226:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002238:	f8a3 217e 	strh.w	r2, [r3, #382]	; 0x17e

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660
	 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4aae      	ldr	r2, [pc, #696]	; (80024f8 <VL53L0X_DataInit+0x2f4>)
 8002240:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	619a      	str	r2, [r3, #24]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800224a:	f107 0310 	add.w	r3, r7, #16
 800224e:	4619      	mov	r1, r3
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 faef 	bl	8002834 <VL53L0X_GetDeviceParameters>
 8002256:	4603      	mov	r3, r0
 8002258:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (Status == VL53L0X_ERROR_NONE) {
 800225c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002260:	2b00      	cmp	r3, #0
 8002262:	d130      	bne.n	80022c6 <VL53L0X_DataInit+0xc2>
		/* initialize PAL values */
		CurrentParameters.DeviceMode =
 8002264:	2300      	movs	r3, #0
 8002266:	743b      	strb	r3, [r7, #16]
					VL53L0X_DEVICEMODE_SINGLE_RANGING;
		CurrentParameters.HistogramMode =
 8002268:	2300      	movs	r3, #0
 800226a:	747b      	strb	r3, [r7, #17]
					VL53L0X_HISTOGRAMMODE_DISABLED;

		/* Dmax lookup table */
	/* 0.0 */
	CurrentParameters.dmax_lut.ambRate_mcps[0] = (FixPoint1616_t)0x00000000;
 800226c:	2300      	movs	r3, #0
 800226e:	64fb      	str	r3, [r7, #76]	; 0x4c
	/* 1200 */
	CurrentParameters.dmax_lut.dmax_mm[0]      = (FixPoint1616_t)0x04B00000;
 8002270:	f04f 6396 	mov.w	r3, #78643200	; 0x4b00000
 8002274:	66bb      	str	r3, [r7, #104]	; 0x68
	/* 0.7 */
	CurrentParameters.dmax_lut.ambRate_mcps[1] = (FixPoint1616_t)0x0000B333;
 8002276:	f24b 3333 	movw	r3, #45875	; 0xb333
 800227a:	653b      	str	r3, [r7, #80]	; 0x50
	/* 1100 */
	CurrentParameters.dmax_lut.dmax_mm[1]      = (FixPoint1616_t)0x044C0000;
 800227c:	4b9f      	ldr	r3, [pc, #636]	; (80024fc <VL53L0X_DataInit+0x2f8>)
 800227e:	66fb      	str	r3, [r7, #108]	; 0x6c
	/* 2 */
	CurrentParameters.dmax_lut.ambRate_mcps[2] = (FixPoint1616_t)0x00020000;
 8002280:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002284:	657b      	str	r3, [r7, #84]	; 0x54
	/* 900 */
	CurrentParameters.dmax_lut.dmax_mm[2]      = (FixPoint1616_t)0x03840000;
 8002286:	f04f 7361 	mov.w	r3, #58982400	; 0x3840000
 800228a:	673b      	str	r3, [r7, #112]	; 0x70
	/* 3.8 */
	CurrentParameters.dmax_lut.ambRate_mcps[3] = (FixPoint1616_t)0x0003CCCC;
 800228c:	4b9c      	ldr	r3, [pc, #624]	; (8002500 <VL53L0X_DataInit+0x2fc>)
 800228e:	65bb      	str	r3, [r7, #88]	; 0x58
	/* 750 */
	CurrentParameters.dmax_lut.dmax_mm[3]      = (FixPoint1616_t)0x02EE0000;
 8002290:	4b9c      	ldr	r3, [pc, #624]	; (8002504 <VL53L0X_DataInit+0x300>)
 8002292:	677b      	str	r3, [r7, #116]	; 0x74
	/* 7.3 */
	CurrentParameters.dmax_lut.ambRate_mcps[4] = (FixPoint1616_t)0x00074CCC;
 8002294:	4b9c      	ldr	r3, [pc, #624]	; (8002508 <VL53L0X_DataInit+0x304>)
 8002296:	65fb      	str	r3, [r7, #92]	; 0x5c
	/* 550 */
	CurrentParameters.dmax_lut.dmax_mm[4]      = (FixPoint1616_t)0x02260000;
 8002298:	4b9c      	ldr	r3, [pc, #624]	; (800250c <VL53L0X_DataInit+0x308>)
 800229a:	67bb      	str	r3, [r7, #120]	; 0x78
	/* 10 */
	CurrentParameters.dmax_lut.ambRate_mcps[5] = (FixPoint1616_t)0x000A0000;
 800229c:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 80022a0:	663b      	str	r3, [r7, #96]	; 0x60
	/* 500 */
	CurrentParameters.dmax_lut.dmax_mm[5]      = (FixPoint1616_t)0x01F40000;
 80022a2:	f04f 73fa 	mov.w	r3, #32768000	; 0x1f40000
 80022a6:	67fb      	str	r3, [r7, #124]	; 0x7c
	/* 15 */
	CurrentParameters.dmax_lut.ambRate_mcps[6] = (FixPoint1616_t)0x000F0000;
 80022a8:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 80022ac:	667b      	str	r3, [r7, #100]	; 0x64
	/* 400 */
	CurrentParameters.dmax_lut.dmax_mm[6]      = (FixPoint1616_t)0x01900000;
 80022ae:	f04f 73c8 	mov.w	r3, #26214400	; 0x1900000
 80022b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	3308      	adds	r3, #8
 80022ba:	f107 0110 	add.w	r1, r7, #16
 80022be:	2278      	movs	r2, #120	; 0x78
 80022c0:	4618      	mov	r0, r3
 80022c2:	f009 f893 	bl	800b3ec <memcpy>
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2264      	movs	r2, #100	; 0x64
 80022ca:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f44f 7261 	mov.w	r2, #900	; 0x384
 80022d4:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80022de:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80022e8:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80022f4:	2201      	movs	r2, #1
 80022f6:	2180      	movs	r1, #128	; 0x80
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f004 fec9 	bl	8007090 <VL53L0X_WrByte>
 80022fe:	4603      	mov	r3, r0
 8002300:	461a      	mov	r2, r3
 8002302:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002306:	4313      	orrs	r3, r2
 8002308:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800230c:	2201      	movs	r2, #1
 800230e:	21ff      	movs	r1, #255	; 0xff
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f004 febd 	bl	8007090 <VL53L0X_WrByte>
 8002316:	4603      	mov	r3, r0
 8002318:	461a      	mov	r2, r3
 800231a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800231e:	4313      	orrs	r3, r2
 8002320:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8002324:	2200      	movs	r2, #0
 8002326:	2100      	movs	r1, #0
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f004 feb1 	bl	8007090 <VL53L0X_WrByte>
 800232e:	4603      	mov	r3, r0
 8002330:	461a      	mov	r2, r3
 8002332:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002336:	4313      	orrs	r3, r2
 8002338:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800233c:	f107 030f 	add.w	r3, r7, #15
 8002340:	461a      	mov	r2, r3
 8002342:	2191      	movs	r1, #145	; 0x91
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f004 ff25 	bl	8007194 <VL53L0X_RdByte>
 800234a:	4603      	mov	r3, r0
 800234c:	461a      	mov	r2, r3
 800234e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002352:	4313      	orrs	r3, r2
 8002354:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8002358:	7bfa      	ldrb	r2, [r7, #15]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f883 2166 	strb.w	r2, [r3, #358]	; 0x166
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8002360:	2201      	movs	r2, #1
 8002362:	2100      	movs	r1, #0
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f004 fe93 	bl	8007090 <VL53L0X_WrByte>
 800236a:	4603      	mov	r3, r0
 800236c:	461a      	mov	r2, r3
 800236e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8002372:	4313      	orrs	r3, r2
 8002374:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002378:	2200      	movs	r2, #0
 800237a:	21ff      	movs	r1, #255	; 0xff
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f004 fe87 	bl	8007090 <VL53L0X_WrByte>
 8002382:	4603      	mov	r3, r0
 8002384:	461a      	mov	r2, r3
 8002386:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800238a:	4313      	orrs	r3, r2
 800238c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8002390:	2200      	movs	r2, #0
 8002392:	2180      	movs	r1, #128	; 0x80
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f004 fe7b 	bl	8007090 <VL53L0X_WrByte>
 800239a:	4603      	mov	r3, r0
 800239c:	461a      	mov	r2, r3
 800239e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80023a2:	4313      	orrs	r3, r2
 80023a4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80023a8:	2300      	movs	r3, #0
 80023aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80023ae:	e017      	b.n	80023e0 <VL53L0X_DataInit+0x1dc>
		if (Status == VL53L0X_ERROR_NONE)
 80023b0:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d118      	bne.n	80023ea <VL53L0X_DataInit+0x1e6>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80023b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023bc:	b29b      	uxth	r3, r3
 80023be:	2201      	movs	r2, #1
 80023c0:	4619      	mov	r1, r3
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 fd68 	bl	8002e98 <VL53L0X_SetLimitCheckEnable>
 80023c8:	4603      	mov	r3, r0
 80023ca:	461a      	mov	r2, r3
 80023cc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80023d0:	4313      	orrs	r3, r2
 80023d2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80023d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023da:	3301      	adds	r3, #1
 80023dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80023e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80023e4:	2b05      	cmp	r3, #5
 80023e6:	dde3      	ble.n	80023b0 <VL53L0X_DataInit+0x1ac>
 80023e8:	e000      	b.n	80023ec <VL53L0X_DataInit+0x1e8>
		else
			break;
 80023ea:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 80023ec:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d107      	bne.n	8002404 <VL53L0X_DataInit+0x200>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80023f4:	2200      	movs	r2, #0
 80023f6:	2102      	movs	r1, #2
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f000 fd4d 	bl	8002e98 <VL53L0X_SetLimitCheckEnable>
 80023fe:	4603      	mov	r3, r0
 8002400:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8002404:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002408:	2b00      	cmp	r3, #0
 800240a:	d107      	bne.n	800241c <VL53L0X_DataInit+0x218>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800240c:	2200      	movs	r2, #0
 800240e:	2103      	movs	r1, #3
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 fd41 	bl	8002e98 <VL53L0X_SetLimitCheckEnable>
 8002416:	4603      	mov	r3, r0
 8002418:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800241c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002420:	2b00      	cmp	r3, #0
 8002422:	d107      	bne.n	8002434 <VL53L0X_DataInit+0x230>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8002424:	2200      	movs	r2, #0
 8002426:	2104      	movs	r1, #4
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f000 fd35 	bl	8002e98 <VL53L0X_SetLimitCheckEnable>
 800242e:	4603      	mov	r3, r0
 8002430:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8002434:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002438:	2b00      	cmp	r3, #0
 800243a:	d107      	bne.n	800244c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800243c:	2200      	movs	r2, #0
 800243e:	2105      	movs	r1, #5
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f000 fd29 	bl	8002e98 <VL53L0X_SetLimitCheckEnable>
 8002446:	4603      	mov	r3, r0
 8002448:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800244c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002450:	2b00      	cmp	r3, #0
 8002452:	d108      	bne.n	8002466 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8002454:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8002458:	2100      	movs	r1, #0
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 fdcc 	bl	8002ff8 <VL53L0X_SetLimitCheckValue>
 8002460:	4603      	mov	r3, r0
 8002462:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002466:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800246a:	2b00      	cmp	r3, #0
 800246c:	d108      	bne.n	8002480 <VL53L0X_DataInit+0x27c>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800246e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002472:	2101      	movs	r1, #1
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f000 fdbf 	bl	8002ff8 <VL53L0X_SetLimitCheckValue>
 800247a:	4603      	mov	r3, r0
 800247c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002480:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002484:	2b00      	cmp	r3, #0
 8002486:	d108      	bne.n	800249a <VL53L0X_DataInit+0x296>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8002488:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800248c:	2102      	movs	r1, #2
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 fdb2 	bl	8002ff8 <VL53L0X_SetLimitCheckValue>
 8002494:	4603      	mov	r3, r0
 8002496:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800249a:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d107      	bne.n	80024b2 <VL53L0X_DataInit+0x2ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80024a2:	2200      	movs	r2, #0
 80024a4:	2103      	movs	r1, #3
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 fda6 	bl	8002ff8 <VL53L0X_SetLimitCheckValue>
 80024ac:	4603      	mov	r3, r0
 80024ae:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80024b2:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10f      	bne.n	80024da <VL53L0X_DataInit+0x2d6>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	22ff      	movs	r2, #255	; 0xff
 80024be:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80024c2:	22ff      	movs	r2, #255	; 0xff
 80024c4:	2101      	movs	r1, #1
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f004 fde2 	bl	8007090 <VL53L0X_WrByte>
 80024cc:	4603      	mov	r3, r0
 80024ce:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit
		 */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2201      	movs	r2, #1
 80024d6:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
	}

	if (Status == VL53L0X_ERROR_NONE)
 80024da:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d103      	bne.n	80024ea <VL53L0X_DataInit+0x2e6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141


	LOG_FUNCTION_END(Status);
	return Status;
 80024ea:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3790      	adds	r7, #144	; 0x90
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	000970a4 	.word	0x000970a4
 80024fc:	044c0000 	.word	0x044c0000
 8002500:	0003cccc 	.word	0x0003cccc
 8002504:	02ee0000 	.word	0x02ee0000
 8002508:	00074ccc 	.word	0x00074ccc
 800250c:	02260000 	.word	0x02260000

08002510 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b0ac      	sub	sp, #176	; 0xb0
 8002514:	af02      	add	r7, sp, #8
 8002516:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002518:	2300      	movs	r3, #0
 800251a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800251e:	f107 031c 	add.w	r3, r7, #28
 8002522:	2278      	movs	r2, #120	; 0x78
 8002524:	2100      	movs	r1, #0
 8002526:	4618      	mov	r0, r3
 8002528:	f008 ff6e 	bl	800b408 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800252c:	2300      	movs	r3, #0
 800252e:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8002530:	2300      	movs	r3, #0
 8002532:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8002534:	2300      	movs	r3, #0
 8002536:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint32_t count = 0;
 800253a:	2300      	movs	r3, #0
 800253c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	uint8_t isApertureSpads = 0;
 8002540:	2300      	movs	r3, #0
 8002542:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800254e:	2101      	movs	r1, #1
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f002 fb2c 	bl	8004bae <VL53L0X_get_info_from_device>
 8002556:	4603      	mov	r3, r0
 8002558:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8002562:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800256c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8002570:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8002574:	2b01      	cmp	r3, #1
 8002576:	d80f      	bhi.n	8002598 <VL53L0X_StaticInit+0x88>
 8002578:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800257c:	2b01      	cmp	r3, #1
 800257e:	d103      	bne.n	8002588 <VL53L0X_StaticInit+0x78>
		((ApertureSpads == 1) && (count > 32)) ||
 8002580:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002584:	2b20      	cmp	r3, #32
 8002586:	d807      	bhi.n	8002598 <VL53L0X_StaticInit+0x88>
 8002588:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800258c:	2b00      	cmp	r3, #0
 800258e:	d10f      	bne.n	80025b0 <VL53L0X_StaticInit+0xa0>
		((ApertureSpads == 0) && (count > 12)))
 8002590:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002594:	2b0c      	cmp	r3, #12
 8002596:	d90b      	bls.n	80025b0 <VL53L0X_StaticInit+0xa0>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8002598:	f107 0218 	add.w	r2, r7, #24
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f001 fda8 	bl	80040f8 <VL53L0X_perform_ref_spad_management>
 80025a8:	4603      	mov	r3, r0
 80025aa:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80025ae:	e00a      	b.n	80025c6 <VL53L0X_StaticInit+0xb6>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 80025b0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80025b4:	461a      	mov	r2, r3
 80025b6:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f001 ffa8 	bl	8004510 <VL53L0X_set_reference_spads>
 80025c0:	4603      	mov	r3, r0
 80025c2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 80025c6:	4b93      	ldr	r3, [pc, #588]	; (8002814 <VL53L0X_StaticInit+0x304>)
 80025c8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 80025cc:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d111      	bne.n	80025f8 <VL53L0X_StaticInit+0xe8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 80025da:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80025de:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d105      	bne.n	80025f2 <VL53L0X_StaticInit+0xe2>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80025ec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80025f0:	e002      	b.n	80025f8 <VL53L0X_StaticInit+0xe8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80025f2:	4b88      	ldr	r3, [pc, #544]	; (8002814 <VL53L0X_StaticInit+0x304>)
 80025f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	}

	if (Status == VL53L0X_ERROR_NONE)
 80025f8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d107      	bne.n	8002610 <VL53L0X_StaticInit+0x100>
		Status = VL53L0X_load_tuning_settings(Dev,
 8002600:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f003 fe6d 	bl	80062e4 <VL53L0X_load_tuning_settings>
 800260a:	4603      	mov	r3, r0
 800260c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
						      pTuningSettingBuffer);


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8002610:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10a      	bne.n	800262e <VL53L0X_StaticInit+0x11e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8002618:	2300      	movs	r3, #0
 800261a:	9300      	str	r3, [sp, #0]
 800261c:	2304      	movs	r3, #4
 800261e:	2200      	movs	r2, #0
 8002620:	2100      	movs	r1, #0
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f001 f99c 	bl	8003960 <VL53L0X_SetGpioConfig>
 8002628:	4603      	mov	r3, r0
 800262a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800262e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002632:	2b00      	cmp	r3, #0
 8002634:	d121      	bne.n	800267a <VL53L0X_StaticInit+0x16a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8002636:	2201      	movs	r2, #1
 8002638:	21ff      	movs	r1, #255	; 0xff
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f004 fd28 	bl	8007090 <VL53L0X_WrByte>
 8002640:	4603      	mov	r3, r0
 8002642:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8002646:	f107 031a 	add.w	r3, r7, #26
 800264a:	461a      	mov	r2, r3
 800264c:	2184      	movs	r1, #132	; 0x84
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f004 fdca 	bl	80071e8 <VL53L0X_RdWord>
 8002654:	4603      	mov	r3, r0
 8002656:	461a      	mov	r2, r3
 8002658:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800265c:	4313      	orrs	r3, r2
 800265e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8002662:	2200      	movs	r2, #0
 8002664:	21ff      	movs	r1, #255	; 0xff
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f004 fd12 	bl	8007090 <VL53L0X_WrByte>
 800266c:	4603      	mov	r3, r0
 800266e:	461a      	mov	r2, r3
 8002670:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002674:	4313      	orrs	r3, r2
 8002676:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800267a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800267e:	2b00      	cmp	r3, #0
 8002680:	d105      	bne.n	800268e <VL53L0X_StaticInit+0x17e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8002682:	8b7b      	ldrh	r3, [r7, #26]
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	461a      	mov	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}

	/* After static init, some device parameters may be changed,
	 * so update them
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800268e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002692:	2b00      	cmp	r3, #0
 8002694:	d108      	bne.n	80026a8 <VL53L0X_StaticInit+0x198>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8002696:	f107 031c 	add.w	r3, r7, #28
 800269a:	4619      	mov	r1, r3
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 f8c9 	bl	8002834 <VL53L0X_GetDeviceParameters>
 80026a2:	4603      	mov	r3, r0
 80026a4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	if (Status == VL53L0X_ERROR_NONE) {
 80026a8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d110      	bne.n	80026d2 <VL53L0X_StaticInit+0x1c2>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80026b0:	f107 0319 	add.w	r3, r7, #25
 80026b4:	4619      	mov	r1, r3
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 f9b1 	bl	8002a1e <VL53L0X_GetFractionEnable>
 80026bc:	4603      	mov	r3, r0
 80026be:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (Status == VL53L0X_ERROR_NONE)
 80026c2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d103      	bne.n	80026d2 <VL53L0X_StaticInit+0x1c2>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 80026ca:	7e7a      	ldrb	r2, [r7, #25]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d

	}

	if (Status == VL53L0X_ERROR_NONE)
 80026d2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d107      	bne.n	80026ea <VL53L0X_StaticInit+0x1da>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	3308      	adds	r3, #8
 80026de:	f107 011c 	add.w	r1, r7, #28
 80026e2:	2278      	movs	r2, #120	; 0x78
 80026e4:	4618      	mov	r0, r3
 80026e6:	f008 fe81 	bl	800b3ec <memcpy>


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80026ea:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d111      	bne.n	8002716 <VL53L0X_StaticInit+0x206>
		Status = VL53L0X_RdByte(Dev,
 80026f2:	f107 0319 	add.w	r3, r7, #25
 80026f6:	461a      	mov	r2, r3
 80026f8:	2101      	movs	r1, #1
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f004 fd4a 	bl	8007194 <VL53L0X_RdByte>
 8002700:	4603      	mov	r3, r0
 8002702:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8002706:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800270a:	2b00      	cmp	r3, #0
 800270c:	d103      	bne.n	8002716 <VL53L0X_StaticInit+0x206>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800270e:	7e7a      	ldrb	r2, [r7, #25]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8002716:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800271a:	2b00      	cmp	r3, #0
 800271c:	d107      	bne.n	800272e <VL53L0X_StaticInit+0x21e>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800271e:	2200      	movs	r2, #0
 8002720:	2100      	movs	r1, #0
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 f9f0 	bl	8002b08 <VL53L0X_SetSequenceStepEnable>
 8002728:	4603      	mov	r3, r0
 800272a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800272e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002732:	2b00      	cmp	r3, #0
 8002734:	d107      	bne.n	8002746 <VL53L0X_StaticInit+0x236>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8002736:	2200      	movs	r2, #0
 8002738:	2102      	movs	r1, #2
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f9e4 	bl	8002b08 <VL53L0X_SetSequenceStepEnable>
 8002740:	4603      	mov	r3, r0
 8002742:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8002746:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800274a:	2b00      	cmp	r3, #0
 800274c:	d103      	bne.n	8002756 <VL53L0X_StaticInit+0x246>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2203      	movs	r2, #3
 8002752:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8002756:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 800275a:	2b00      	cmp	r3, #0
 800275c:	d109      	bne.n	8002772 <VL53L0X_StaticInit+0x262>
		Status = VL53L0X_GetVcselPulsePeriod(
 800275e:	f107 0313 	add.w	r3, r7, #19
 8002762:	461a      	mov	r2, r3
 8002764:	2100      	movs	r1, #0
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f9b6 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 800276c:	4603      	mov	r3, r0
 800276e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002772:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002776:	2b00      	cmp	r3, #0
 8002778:	d103      	bne.n	8002782 <VL53L0X_StaticInit+0x272>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800277a:	7cfa      	ldrb	r2, [r7, #19]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			PreRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8002782:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8002786:	2b00      	cmp	r3, #0
 8002788:	d109      	bne.n	800279e <VL53L0X_StaticInit+0x28e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800278a:	f107 0313 	add.w	r3, r7, #19
 800278e:	461a      	mov	r2, r3
 8002790:	2101      	movs	r1, #1
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f9a0 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 8002798:	4603      	mov	r3, r0
 800279a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800279e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d103      	bne.n	80027ae <VL53L0X_StaticInit+0x29e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80027a6:	7cfa      	ldrb	r2, [r7, #19]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
			FinalRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80027ae:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d109      	bne.n	80027ca <VL53L0X_StaticInit+0x2ba>
		Status = get_sequence_step_timeout(
 80027b6:	f107 030c 	add.w	r3, r7, #12
 80027ba:	461a      	mov	r2, r3
 80027bc:	2103      	movs	r1, #3
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f002 ff78 	bl	80056b4 <get_sequence_step_timeout>
 80027c4:	4603      	mov	r3, r0
 80027c6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80027ca:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d103      	bne.n	80027da <VL53L0X_StaticInit+0x2ca>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80027da:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d109      	bne.n	80027f6 <VL53L0X_StaticInit+0x2e6>
		Status = get_sequence_step_timeout(
 80027e2:	f107 030c 	add.w	r3, r7, #12
 80027e6:	461a      	mov	r2, r3
 80027e8:	2104      	movs	r1, #4
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f002 ff62 	bl	80056b4 <get_sequence_step_timeout>
 80027f0:	4603      	mov	r3, r0
 80027f2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80027f6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d103      	bne.n	8002806 <VL53L0X_StaticInit+0x2f6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002806:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
}
 800280a:	4618      	mov	r0, r3
 800280c:	37a8      	adds	r7, #168	; 0xa8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000008 	.word	0x20000008

08002818 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8002820:	239d      	movs	r3, #157	; 0x9d
 8002822:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8002824:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800283e:	2300      	movs	r3, #0
 8002840:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	4619      	mov	r1, r3
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f000 f8d6 	bl	80029f8 <VL53L0X_GetDeviceMode>
 800284c:	4603      	mov	r3, r0
 800284e:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8002850:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d107      	bne.n	8002868 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	3308      	adds	r3, #8
 800285c:	4619      	mov	r1, r3
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 fa9e 	bl	8002da0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8002864:	4603      	mov	r3, r0
 8002866:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8002868:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d102      	bne.n	8002876 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2200      	movs	r2, #0
 8002874:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8002876:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d107      	bne.n	800288e <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	3310      	adds	r3, #16
 8002882:	4619      	mov	r1, r3
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 fad4 	bl	8002e32 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800288a:	4603      	mov	r3, r0
 800288c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800288e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d107      	bne.n	80028a6 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	3314      	adds	r3, #20
 800289a:	4619      	mov	r1, r3
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f7ff fc85 	bl	80021ac <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 80028a2:	4603      	mov	r3, r0
 80028a4:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 80028a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d134      	bne.n	8002918 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
 80028b2:	e02a      	b.n	800290a <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80028b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d12a      	bne.n	8002912 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	b299      	uxth	r1, r3
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	3308      	adds	r3, #8
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	683a      	ldr	r2, [r7, #0]
 80028c8:	4413      	add	r3, r2
 80028ca:	3304      	adds	r3, #4
 80028cc:	461a      	mov	r2, r3
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 fbf4 	bl	80030bc <VL53L0X_GetLimitCheckValue>
 80028d4:	4603      	mov	r3, r0
 80028d6:	461a      	mov	r2, r3
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
 80028da:	4313      	orrs	r3, r2
 80028dc:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80028de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d117      	bne.n	8002916 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	b299      	uxth	r1, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	3318      	adds	r3, #24
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	4413      	add	r3, r2
 80028f2:	461a      	mov	r2, r3
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 fb5b 	bl	8002fb0 <VL53L0X_GetLimitCheckEnable>
 80028fa:	4603      	mov	r3, r0
 80028fc:	461a      	mov	r2, r3
 80028fe:	7bfb      	ldrb	r3, [r7, #15]
 8002900:	4313      	orrs	r3, r2
 8002902:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	3301      	adds	r3, #1
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b05      	cmp	r3, #5
 800290e:	ddd1      	ble.n	80028b4 <VL53L0X_GetDeviceParameters+0x80>
 8002910:	e002      	b.n	8002918 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8002912:	bf00      	nop
 8002914:	e000      	b.n	8002918 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8002916:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d107      	bne.n	8002930 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	3374      	adds	r3, #116	; 0x74
 8002924:	4619      	mov	r1, r3
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fc56 	bl	80031d8 <VL53L0X_GetWrapAroundCheckEnable>
 800292c:	4603      	mov	r3, r0
 800292e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8002930:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d107      	bne.n	8002948 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	3304      	adds	r3, #4
 800293c:	4619      	mov	r1, r3
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f89f 	bl	8002a82 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8002944:	4603      	mov	r3, r0
 8002946:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002948:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d120      	bne.n	8002992 <VL53L0X_GetDeviceParameters+0x15e>
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8002950:	2300      	movs	r3, #0
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	e01a      	b.n	800298c <VL53L0X_GetDeviceParameters+0x158>
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
			   Dev->Data.CurrentParameters.dmax_lut.ambRate_mcps[i];
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	3310      	adds	r3, #16
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	685a      	ldr	r2, [r3, #4]
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
 8002962:	6839      	ldr	r1, [r7, #0]
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	330e      	adds	r3, #14
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	440b      	add	r3, r1
 800296c:	605a      	str	r2, [r3, #4]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
			   Dev->Data.CurrentParameters.dmax_lut.dmax_mm[i];
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	3316      	adds	r3, #22
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	4413      	add	r3, r2
 8002978:	689a      	ldr	r2, [r3, #8]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
 800297a:	6839      	ldr	r1, [r7, #0]
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	3314      	adds	r3, #20
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	440b      	add	r3, r1
 8002984:	609a      	str	r2, [r3, #8]
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	3301      	adds	r3, #1
 800298a:	60bb      	str	r3, [r7, #8]
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	2b06      	cmp	r3, #6
 8002990:	dde1      	ble.n	8002956 <VL53L0X_GetDeviceParameters+0x122>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002992:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
				    VL53L0X_DeviceModes DeviceMode)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	460b      	mov	r3, r1
 80029aa:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80029ac:	2300      	movs	r3, #0
 80029ae:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80029b0:	78fb      	ldrb	r3, [r7, #3]
 80029b2:	2b15      	cmp	r3, #21
 80029b4:	bf8c      	ite	hi
 80029b6:	2201      	movhi	r2, #1
 80029b8:	2200      	movls	r2, #0
 80029ba:	b2d2      	uxtb	r2, r2
 80029bc:	2a00      	cmp	r2, #0
 80029be:	d10e      	bne.n	80029de <VL53L0X_SetDeviceMode+0x3e>
 80029c0:	2201      	movs	r2, #1
 80029c2:	409a      	lsls	r2, r3
 80029c4:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <VL53L0X_SetDeviceMode+0x54>)
 80029c6:	4013      	ands	r3, r2
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	bf14      	ite	ne
 80029cc:	2301      	movne	r3, #1
 80029ce:	2300      	moveq	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d003      	beq.n	80029de <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	721a      	strb	r2, [r3, #8]
		break;
 80029dc:	e001      	b.n	80029e2 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80029de:	23f8      	movs	r3, #248	; 0xf8
 80029e0:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80029e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3714      	adds	r7, #20
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	0030000b 	.word	0x0030000b

080029f8 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b085      	sub	sp, #20
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002a02:	2300      	movs	r3, #0
 8002a04:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	7a1a      	ldrb	r2, [r3, #8]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8002a0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr

08002a1e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b084      	sub	sp, #16
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
 8002a26:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	2109      	movs	r1, #9
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f004 fbaf 	bl	8007194 <VL53L0X_RdByte>
 8002a36:	4603      	mov	r3, r0
 8002a38:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8002a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d106      	bne.n	8002a50 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8002a50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002a66:	2300      	movs	r3, #0
 8002a68:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8002a6a:	6839      	ldr	r1, [r7, #0]
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f003 fab4 	bl	8005fda <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8002a72:	4603      	mov	r3, r0
 8002a74:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8002a76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3710      	adds	r7, #16
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b084      	sub	sp, #16
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
 8002a8a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8002a90:	6839      	ldr	r1, [r7, #0]
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f003 fb74 	bl	8006180 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8002a9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	70fb      	strb	r3, [r7, #3]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8002abc:	78ba      	ldrb	r2, [r7, #2]
 8002abe:	78fb      	ldrb	r3, [r7, #3]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f002 ffc9 	bl	8005a5a <VL53L0X_set_vcsel_pulse_period>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8002acc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	607a      	str	r2, [r7, #4]
 8002ae4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8002aea:	7afb      	ldrb	r3, [r7, #11]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	4619      	mov	r1, r3
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f003 fa3b 	bl	8005f6c <VL53L0X_get_vcsel_pulse_period>
 8002af6:	4603      	mov	r3, r0
 8002af8:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8002afa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3718      	adds	r7, #24
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
	...

08002b08 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	460b      	mov	r3, r1
 8002b12:	70fb      	strb	r3, [r7, #3]
 8002b14:	4613      	mov	r3, r2
 8002b16:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002b24:	f107 030f 	add.w	r3, r7, #15
 8002b28:	461a      	mov	r2, r3
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f004 fb31 	bl	8007194 <VL53L0X_RdByte>
 8002b32:	4603      	mov	r3, r0
 8002b34:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
 8002b38:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8002b3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d15a      	bne.n	8002bf8 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8002b42:	78bb      	ldrb	r3, [r7, #2]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d12b      	bne.n	8002ba0 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8002b48:	78fb      	ldrb	r3, [r7, #3]
 8002b4a:	2b04      	cmp	r3, #4
 8002b4c:	d825      	bhi.n	8002b9a <VL53L0X_SetSequenceStepEnable+0x92>
 8002b4e:	a201      	add	r2, pc, #4	; (adr r2, 8002b54 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8002b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b54:	08002b69 	.word	0x08002b69
 8002b58:	08002b73 	.word	0x08002b73
 8002b5c:	08002b7d 	.word	0x08002b7d
 8002b60:	08002b87 	.word	0x08002b87
 8002b64:	08002b91 	.word	0x08002b91
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8002b68:	7dbb      	ldrb	r3, [r7, #22]
 8002b6a:	f043 0310 	orr.w	r3, r3, #16
 8002b6e:	75bb      	strb	r3, [r7, #22]
				break;
 8002b70:	e043      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8002b72:	7dbb      	ldrb	r3, [r7, #22]
 8002b74:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8002b78:	75bb      	strb	r3, [r7, #22]
				break;
 8002b7a:	e03e      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8002b7c:	7dbb      	ldrb	r3, [r7, #22]
 8002b7e:	f043 0304 	orr.w	r3, r3, #4
 8002b82:	75bb      	strb	r3, [r7, #22]
				break;
 8002b84:	e039      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8002b86:	7dbb      	ldrb	r3, [r7, #22]
 8002b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b8c:	75bb      	strb	r3, [r7, #22]
				break;
 8002b8e:	e034      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8002b90:	7dbb      	ldrb	r3, [r7, #22]
 8002b92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b96:	75bb      	strb	r3, [r7, #22]
				break;
 8002b98:	e02f      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002b9a:	23fc      	movs	r3, #252	; 0xfc
 8002b9c:	75fb      	strb	r3, [r7, #23]
 8002b9e:	e02c      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8002ba0:	78fb      	ldrb	r3, [r7, #3]
 8002ba2:	2b04      	cmp	r3, #4
 8002ba4:	d825      	bhi.n	8002bf2 <VL53L0X_SetSequenceStepEnable+0xea>
 8002ba6:	a201      	add	r2, pc, #4	; (adr r2, 8002bac <VL53L0X_SetSequenceStepEnable+0xa4>)
 8002ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bac:	08002bc1 	.word	0x08002bc1
 8002bb0:	08002bcb 	.word	0x08002bcb
 8002bb4:	08002bd5 	.word	0x08002bd5
 8002bb8:	08002bdf 	.word	0x08002bdf
 8002bbc:	08002be9 	.word	0x08002be9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8002bc0:	7dbb      	ldrb	r3, [r7, #22]
 8002bc2:	f023 0310 	bic.w	r3, r3, #16
 8002bc6:	75bb      	strb	r3, [r7, #22]
				break;
 8002bc8:	e017      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8002bca:	7dbb      	ldrb	r3, [r7, #22]
 8002bcc:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8002bd0:	75bb      	strb	r3, [r7, #22]
				break;
 8002bd2:	e012      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8002bd4:	7dbb      	ldrb	r3, [r7, #22]
 8002bd6:	f023 0304 	bic.w	r3, r3, #4
 8002bda:	75bb      	strb	r3, [r7, #22]
				break;
 8002bdc:	e00d      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8002bde:	7dbb      	ldrb	r3, [r7, #22]
 8002be0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002be4:	75bb      	strb	r3, [r7, #22]
				break;
 8002be6:	e008      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8002be8:	7dbb      	ldrb	r3, [r7, #22]
 8002bea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bee:	75bb      	strb	r3, [r7, #22]
				break;
 8002bf0:	e003      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002bf2:	23fc      	movs	r3, #252	; 0xfc
 8002bf4:	75fb      	strb	r3, [r7, #23]
 8002bf6:	e000      	b.n	8002bfa <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8002bf8:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	7dba      	ldrb	r2, [r7, #22]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d01e      	beq.n	8002c40 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8002c02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d107      	bne.n	8002c1a <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 8002c0a:	7dbb      	ldrb	r3, [r7, #22]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	2101      	movs	r1, #1
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f004 fa3d 	bl	8007090 <VL53L0X_WrByte>
 8002c16:	4603      	mov	r3, r0
 8002c18:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8002c1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d103      	bne.n	8002c2a <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	7dba      	ldrb	r2, [r7, #22]
 8002c26:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8002c2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d106      	bne.n	8002c40 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68db      	ldr	r3, [r3, #12]
 8002c36:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8002c38:	6939      	ldr	r1, [r7, #16]
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f7ff ff0e 	bl	8002a5c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8002c40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b087      	sub	sp, #28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	607b      	str	r3, [r7, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	72fb      	strb	r3, [r7, #11]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8002c68:	7afb      	ldrb	r3, [r7, #11]
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d836      	bhi.n	8002cdc <sequence_step_enabled+0x90>
 8002c6e:	a201      	add	r2, pc, #4	; (adr r2, 8002c74 <sequence_step_enabled+0x28>)
 8002c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c74:	08002c89 	.word	0x08002c89
 8002c78:	08002c9b 	.word	0x08002c9b
 8002c7c:	08002cad 	.word	0x08002cad
 8002c80:	08002cbf 	.word	0x08002cbf
 8002c84:	08002cd1 	.word	0x08002cd1
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8002c88:	7abb      	ldrb	r3, [r7, #10]
 8002c8a:	111b      	asrs	r3, r3, #4
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	b2da      	uxtb	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	701a      	strb	r2, [r3, #0]
		break;
 8002c98:	e022      	b.n	8002ce0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8002c9a:	7abb      	ldrb	r3, [r7, #10]
 8002c9c:	10db      	asrs	r3, r3, #3
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	f003 0301 	and.w	r3, r3, #1
 8002ca4:	b2da      	uxtb	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	701a      	strb	r2, [r3, #0]
		break;
 8002caa:	e019      	b.n	8002ce0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8002cac:	7abb      	ldrb	r3, [r7, #10]
 8002cae:	109b      	asrs	r3, r3, #2
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	701a      	strb	r2, [r3, #0]
		break;
 8002cbc:	e010      	b.n	8002ce0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8002cbe:	7abb      	ldrb	r3, [r7, #10]
 8002cc0:	119b      	asrs	r3, r3, #6
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	701a      	strb	r2, [r3, #0]
		break;
 8002cce:	e007      	b.n	8002ce0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8002cd0:	7abb      	ldrb	r3, [r7, #10]
 8002cd2:	09db      	lsrs	r3, r3, #7
 8002cd4:	b2da      	uxtb	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	701a      	strb	r2, [r3, #0]
		break;
 8002cda:	e001      	b.n	8002ce0 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002cdc:	23fc      	movs	r3, #252	; 0xfc
 8002cde:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002ce0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	371c      	adds	r7, #28
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr

08002cf0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
 8002cf8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8002d02:	f107 030e 	add.w	r3, r7, #14
 8002d06:	461a      	mov	r2, r3
 8002d08:	2101      	movs	r1, #1
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f004 fa42 	bl	8007194 <VL53L0X_RdByte>
 8002d10:	4603      	mov	r3, r0
 8002d12:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8002d14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d107      	bne.n	8002d2c <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8002d1c:	7bba      	ldrb	r2, [r7, #14]
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	2100      	movs	r1, #0
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff ff92 	bl	8002c4c <sequence_step_enabled>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002d2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d108      	bne.n	8002d46 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8002d34:	7bba      	ldrb	r2, [r7, #14]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	3302      	adds	r3, #2
 8002d3a:	2101      	movs	r1, #1
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff ff85 	bl	8002c4c <sequence_step_enabled>
 8002d42:	4603      	mov	r3, r0
 8002d44:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d108      	bne.n	8002d60 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8002d4e:	7bba      	ldrb	r2, [r7, #14]
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	3301      	adds	r3, #1
 8002d54:	2102      	movs	r1, #2
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7ff ff78 	bl	8002c4c <sequence_step_enabled>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002d60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d108      	bne.n	8002d7a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8002d68:	7bba      	ldrb	r2, [r7, #14]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	3303      	adds	r3, #3
 8002d6e:	2103      	movs	r1, #3
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7ff ff6b 	bl	8002c4c <sequence_step_enabled>
 8002d76:	4603      	mov	r3, r0
 8002d78:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8002d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d108      	bne.n	8002d94 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8002d82:	7bba      	ldrb	r2, [r7, #14]
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	3304      	adds	r3, #4
 8002d88:	2104      	movs	r1, #4
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff ff5e 	bl	8002c4c <sequence_step_enabled>
 8002d90:	4603      	mov	r3, r0
 8002d92:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002daa:	2300      	movs	r3, #0
 8002dac:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8002dae:	f107 030c 	add.w	r3, r7, #12
 8002db2:	461a      	mov	r2, r3
 8002db4:	21f8      	movs	r1, #248	; 0xf8
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f004 fa16 	bl	80071e8 <VL53L0X_RdWord>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8002dc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d108      	bne.n	8002dda <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8002dc8:	f107 0308 	add.w	r3, r7, #8
 8002dcc:	461a      	mov	r2, r3
 8002dce:	2104      	movs	r1, #4
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f004 fa41 	bl	8007258 <VL53L0X_RdDWord>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10c      	bne.n	8002dfc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8002de2:	89bb      	ldrh	r3, [r7, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d005      	beq.n	8002df4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	89ba      	ldrh	r2, [r7, #12]
 8002dec:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	611a      	str	r2, [r3, #16]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002dfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3710      	adds	r7, #16
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002e12:	2300      	movs	r3, #0
 8002e14:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	7d1b      	ldrb	r3, [r3, #20]
 8002e1a:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	7bba      	ldrb	r2, [r7, #14]
 8002e20:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8002e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3714      	adds	r7, #20
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b086      	sub	sp, #24
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8002e40:	f107 030e 	add.w	r3, r7, #14
 8002e44:	461a      	mov	r2, r3
 8002e46:	2120      	movs	r1, #32
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f004 f9cd 	bl	80071e8 <VL53L0X_RdWord>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8002e52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d118      	bne.n	8002e8c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8002e5a:	89fb      	ldrh	r3, [r7, #14]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d109      	bne.n	8002e74 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	751a      	strb	r2, [r3, #20]
 8002e72:	e00b      	b.n	8002e8c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8002e74:	89fb      	ldrh	r3, [r7, #14]
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	619a      	str	r2, [r3, #24]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	751a      	strb	r2, [r3, #20]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002e8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <VL53L0X_SetLimitCheckEnable>:
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	807b      	strh	r3, [r7, #2]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8002eac:	2300      	movs	r3, #0
 8002eae:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8002eb8:	887b      	ldrh	r3, [r7, #2]
 8002eba:	2b05      	cmp	r3, #5
 8002ebc:	d902      	bls.n	8002ec4 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002ebe:	23fc      	movs	r3, #252	; 0xfc
 8002ec0:	75fb      	strb	r3, [r7, #23]
 8002ec2:	e05b      	b.n	8002f7c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8002ec4:	787b      	ldrb	r3, [r7, #1]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	73bb      	strb	r3, [r7, #14]
 8002ed6:	e00a      	b.n	8002eee <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8002ed8:	887b      	ldrh	r3, [r7, #2]
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	330a      	adds	r3, #10
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	4413      	add	r3, r2
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8002eea:	2301      	movs	r3, #1
 8002eec:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8002eee:	887b      	ldrh	r3, [r7, #2]
 8002ef0:	2b05      	cmp	r3, #5
 8002ef2:	d841      	bhi.n	8002f78 <VL53L0X_SetLimitCheckEnable+0xe0>
 8002ef4:	a201      	add	r2, pc, #4	; (adr r2, 8002efc <VL53L0X_SetLimitCheckEnable+0x64>)
 8002ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efa:	bf00      	nop
 8002efc:	08002f15 	.word	0x08002f15
 8002f00:	08002f1f 	.word	0x08002f1f
 8002f04:	08002f35 	.word	0x08002f35
 8002f08:	08002f3f 	.word	0x08002f3f
 8002f0c:	08002f49 	.word	0x08002f49
 8002f10:	08002f61 	.word	0x08002f61

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	7bfa      	ldrb	r2, [r7, #15]
 8002f18:	f883 2020 	strb.w	r2, [r3, #32]
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8002f1c:	e02e      	b.n	8002f7c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	2144      	movs	r1, #68	; 0x44
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f004 f8d5 	bl	80070d8 <VL53L0X_WrWord>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	75fb      	strb	r3, [r7, #23]

			break;
 8002f32:	e023      	b.n	8002f7c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	7bfa      	ldrb	r2, [r7, #15]
 8002f38:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8002f3c:	e01e      	b.n	8002f7c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	7bfa      	ldrb	r2, [r7, #15]
 8002f42:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8002f46:	e019      	b.n	8002f7c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8002f48:	7bbb      	ldrb	r3, [r7, #14]
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8002f4e:	7b7b      	ldrb	r3, [r7, #13]
 8002f50:	22fe      	movs	r2, #254	; 0xfe
 8002f52:	2160      	movs	r1, #96	; 0x60
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f004 f8e9 	bl	800712c <VL53L0X_UpdateByte>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8002f5e:	e00d      	b.n	8002f7c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8002f60:	7bbb      	ldrb	r3, [r7, #14]
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8002f66:	7b7b      	ldrb	r3, [r7, #13]
 8002f68:	22ef      	movs	r2, #239	; 0xef
 8002f6a:	2160      	movs	r1, #96	; 0x60
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f004 f8dd 	bl	800712c <VL53L0X_UpdateByte>
 8002f72:	4603      	mov	r3, r0
 8002f74:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8002f76:	e001      	b.n	8002f7c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002f78:	23fc      	movs	r3, #252	; 0xfc
 8002f7a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8002f7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d10f      	bne.n	8002fa4 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8002f84:	787b      	ldrb	r3, [r7, #1]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d106      	bne.n	8002f98 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002f8a:	887b      	ldrh	r3, [r7, #2]
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	4413      	add	r3, r2
 8002f90:	2200      	movs	r2, #0
 8002f92:	f883 2020 	strb.w	r2, [r3, #32]
 8002f96:	e005      	b.n	8002fa4 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002f98:	887b      	ldrh	r3, [r7, #2]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2020 	strb.w	r2, [r3, #32]
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002fa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3718      	adds	r7, #24
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b087      	sub	sp, #28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	460b      	mov	r3, r1
 8002fba:	607a      	str	r2, [r7, #4]
 8002fbc:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8002fc2:	897b      	ldrh	r3, [r7, #10]
 8002fc4:	2b05      	cmp	r3, #5
 8002fc6:	d905      	bls.n	8002fd4 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8002fc8:	23fc      	movs	r3, #252	; 0xfc
 8002fca:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	701a      	strb	r2, [r3, #0]
 8002fd2:	e008      	b.n	8002fe6 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8002fd4:	897b      	ldrh	r3, [r7, #10]
 8002fd6:	68fa      	ldr	r2, [r7, #12]
 8002fd8:	4413      	add	r3, r2
 8002fda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fde:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7dba      	ldrb	r2, [r7, #22]
 8002fe4:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8002fe6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	371c      	adds	r7, #28
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
	...

08002ff8 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	460b      	mov	r3, r1
 8003002:	607a      	str	r2, [r7, #4]
 8003004:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003006:	2300      	movs	r3, #0
 8003008:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800300a:	897b      	ldrh	r3, [r7, #10]
 800300c:	68fa      	ldr	r2, [r7, #12]
 800300e:	4413      	add	r3, r2
 8003010:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003014:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 8003016:	7dbb      	ldrb	r3, [r7, #22]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d107      	bne.n	800302c <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800301c:	897b      	ldrh	r3, [r7, #10]
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	330a      	adds	r3, #10
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4413      	add	r3, r2
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	605a      	str	r2, [r3, #4]
 800302a:	e040      	b.n	80030ae <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800302c:	897b      	ldrh	r3, [r7, #10]
 800302e:	2b05      	cmp	r3, #5
 8003030:	d830      	bhi.n	8003094 <VL53L0X_SetLimitCheckValue+0x9c>
 8003032:	a201      	add	r2, pc, #4	; (adr r2, 8003038 <VL53L0X_SetLimitCheckValue+0x40>)
 8003034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003038:	08003051 	.word	0x08003051
 800303c:	08003059 	.word	0x08003059
 8003040:	0800306f 	.word	0x0800306f
 8003044:	08003077 	.word	0x08003077
 8003048:	0800307f 	.word	0x0800307f
 800304c:	0800307f 	.word	0x0800307f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	62da      	str	r2, [r3, #44]	; 0x2c
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8003056:	e01f      	b.n	8003098 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800305c:	b29b      	uxth	r3, r3
 800305e:	461a      	mov	r2, r3
 8003060:	2144      	movs	r1, #68	; 0x44
 8003062:	68f8      	ldr	r0, [r7, #12]
 8003064:	f004 f838 	bl	80070d8 <VL53L0X_WrWord>
 8003068:	4603      	mov	r3, r0
 800306a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800306c:	e014      	b.n	8003098 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8003074:	e010      	b.n	8003098 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	639a      	str	r2, [r3, #56]	; 0x38
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800307c:	e00c      	b.n	8003098 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8003082:	b29b      	uxth	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	2164      	movs	r1, #100	; 0x64
 8003088:	68f8      	ldr	r0, [r7, #12]
 800308a:	f004 f825 	bl	80070d8 <VL53L0X_WrWord>
 800308e:	4603      	mov	r3, r0
 8003090:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8003092:	e001      	b.n	8003098 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003094:	23fc      	movs	r3, #252	; 0xfc
 8003096:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8003098:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d106      	bne.n	80030ae <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80030a0:	897b      	ldrh	r3, [r7, #10]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	330a      	adds	r3, #10
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80030ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3718      	adds	r7, #24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop

080030bc <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b088      	sub	sp, #32
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	460b      	mov	r3, r1
 80030c6:	607a      	str	r2, [r7, #4]
 80030c8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80030ca:	2300      	movs	r3, #0
 80030cc:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80030d2:	897b      	ldrh	r3, [r7, #10]
 80030d4:	2b05      	cmp	r3, #5
 80030d6:	d847      	bhi.n	8003168 <VL53L0X_GetLimitCheckValue+0xac>
 80030d8:	a201      	add	r2, pc, #4	; (adr r2, 80030e0 <VL53L0X_GetLimitCheckValue+0x24>)
 80030da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030de:	bf00      	nop
 80030e0:	080030f9 	.word	0x080030f9
 80030e4:	08003105 	.word	0x08003105
 80030e8:	0800312b 	.word	0x0800312b
 80030ec:	08003137 	.word	0x08003137
 80030f0:	08003143 	.word	0x08003143
 80030f4:	08003143 	.word	0x08003143

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fc:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80030fe:	2300      	movs	r3, #0
 8003100:	77bb      	strb	r3, [r7, #30]
		break;
 8003102:	e033      	b.n	800316c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8003104:	f107 0316 	add.w	r3, r7, #22
 8003108:	461a      	mov	r2, r3
 800310a:	2144      	movs	r1, #68	; 0x44
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f004 f86b 	bl	80071e8 <VL53L0X_RdWord>
 8003112:	4603      	mov	r3, r0
 8003114:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8003116:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d102      	bne.n	8003124 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800311e:	8afb      	ldrh	r3, [r7, #22]
 8003120:	025b      	lsls	r3, r3, #9
 8003122:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 8003124:	2301      	movs	r3, #1
 8003126:	77bb      	strb	r3, [r7, #30]
		break;
 8003128:	e020      	b.n	800316c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800312e:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8003130:	2300      	movs	r3, #0
 8003132:	77bb      	strb	r3, [r7, #30]
		break;
 8003134:	e01a      	b.n	800316c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
			TempFix1616);
		EnableZeroValue = 0;
 800313c:	2300      	movs	r3, #0
 800313e:	77bb      	strb	r3, [r7, #30]
		break;
 8003140:	e014      	b.n	800316c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8003142:	f107 0316 	add.w	r3, r7, #22
 8003146:	461a      	mov	r2, r3
 8003148:	2164      	movs	r1, #100	; 0x64
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f004 f84c 	bl	80071e8 <VL53L0X_RdWord>
 8003150:	4603      	mov	r3, r0
 8003152:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8003154:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d102      	bne.n	8003162 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800315c:	8afb      	ldrh	r3, [r7, #22]
 800315e:	025b      	lsls	r3, r3, #9
 8003160:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	77bb      	strb	r3, [r7, #30]
		break;
 8003166:	e001      	b.n	800316c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003168:	23fc      	movs	r3, #252	; 0xfc
 800316a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800316c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d12a      	bne.n	80031ca <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8003174:	7fbb      	ldrb	r3, [r7, #30]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d124      	bne.n	80031c4 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d110      	bne.n	80031a2 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8003180:	897b      	ldrh	r3, [r7, #10]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	330a      	adds	r3, #10
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	4413      	add	r3, r2
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8003194:	897b      	ldrh	r3, [r7, #10]
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	4413      	add	r3, r2
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2020 	strb.w	r2, [r3, #32]
 80031a0:	e013      	b.n	80031ca <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80031a8:	897b      	ldrh	r3, [r7, #10]
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	330a      	adds	r3, #10
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80031b6:	897b      	ldrh	r3, [r7, #10]
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	4413      	add	r3, r2
 80031bc:	2201      	movs	r2, #1
 80031be:	f883 2020 	strb.w	r2, [r3, #32]
 80031c2:	e002      	b.n	80031ca <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	69ba      	ldr	r2, [r7, #24]
 80031c8:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80031ca:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3720      	adds	r7, #32
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop

080031d8 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
 80031e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80031e2:	2300      	movs	r3, #0
 80031e4:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80031e6:	f107 030e 	add.w	r3, r7, #14
 80031ea:	461a      	mov	r2, r3
 80031ec:	2101      	movs	r1, #1
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f003 ffd0 	bl	8007194 <VL53L0X_RdByte>
 80031f4:	4603      	mov	r3, r0
 80031f6:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 80031f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10e      	bne.n	800321e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8003200:	7bba      	ldrb	r2, [r7, #14]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		if (data & (0x01 << 7))
 8003208:	7bbb      	ldrb	r3, [r7, #14]
 800320a:	b25b      	sxtb	r3, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	da03      	bge.n	8003218 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	2201      	movs	r2, #1
 8003214:	701a      	strb	r2, [r3, #0]
 8003216:	e002      	b.n	800321e <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	2200      	movs	r2, #0
 800321c:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800321e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d104      	bne.n	8003230 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	781a      	ldrb	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003230:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003244:	2300      	movs	r3, #0
 8003246:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8003248:	f107 030e 	add.w	r3, r7, #14
 800324c:	4619      	mov	r1, r3
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f7ff fbd2 	bl	80029f8 <VL53L0X_GetDeviceMode>
 8003254:	4603      	mov	r3, r0
 8003256:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram
	 */
	if (Status == VL53L0X_ERROR_NONE
 8003258:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d107      	bne.n	8003270 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8003260:	7bbb      	ldrb	r3, [r7, #14]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d104      	bne.n	8003270 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f924 	bl	80034b4 <VL53L0X_StartMeasurement>
 800326c:	4603      	mov	r3, r0
 800326e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8003270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d104      	bne.n	8003282 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f001 fbcb 	bl	8004a14 <VL53L0X_measurement_poll_for_completion>
 800327e:	4603      	mov	r3, r0
 8003280:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8003282:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d106      	bne.n	8003298 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800328a:	7bbb      	ldrb	r3, [r7, #14]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d103      	bne.n	8003298 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2203      	movs	r2, #3
 8003294:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e


	LOG_FUNCTION_END(Status);
	return Status;
 8003298:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800329c:	4618      	mov	r0, r3
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <VL53L0X_PerformRefCalibration>:
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80032b0:	2300      	movs	r3, #0
 80032b2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 80032b4:	2301      	movs	r3, #1
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	68b9      	ldr	r1, [r7, #8]
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f001 fb6d 	bl	800499a <VL53L0X_perform_ref_calibration>
 80032c0:	4603      	mov	r3, r0
 80032c2:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 80032c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80032dc:	2300      	movs	r3, #0
 80032de:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80032e6:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	switch (InterruptConfig) {
 80032e8:	7dbb      	ldrb	r3, [r7, #22]
 80032ea:	2b03      	cmp	r3, #3
 80032ec:	f000 8093 	beq.w	8003416 <VL53L0X_CheckAndLoadInterruptSettings+0x146>
 80032f0:	2b03      	cmp	r3, #3
 80032f2:	f300 80d6 	bgt.w	80034a2 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d002      	beq.n	8003300 <VL53L0X_CheckAndLoadInterruptSettings+0x30>
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d047      	beq.n	800338e <VL53L0X_CheckAndLoadInterruptSettings+0xbe>
 80032fe:	e0d0      	b.n	80034a2 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8003300:	f107 030c 	add.w	r3, r7, #12
 8003304:	f107 0210 	add.w	r2, r7, #16
 8003308:	2101      	movs	r1, #1
 800330a:	6878      	ldr	r0, [r7, #4]
 800330c:	f000 fc4c 	bl	8003ba8 <VL53L0X_GetInterruptThresholds>
 8003310:	4603      	mov	r3, r0
 8003312:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdLow > 255*65536) &&
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800331a:	f240 80bd 	bls.w	8003498 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
 800331e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003322:	2b00      	cmp	r3, #0
 8003324:	f040 80b8 	bne.w	8003498 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8003328:	78fb      	ldrb	r3, [r7, #3]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d006      	beq.n	800333c <VL53L0X_CheckAndLoadInterruptSettings+0x6c>
				Status = VL53L0X_load_tuning_settings(Dev,
 800332e:	4960      	ldr	r1, [pc, #384]	; (80034b0 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f002 ffd7 	bl	80062e4 <VL53L0X_load_tuning_settings>
 8003336:	4603      	mov	r3, r0
 8003338:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 800333a:	e0ad      	b.n	8003498 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800333c:	2204      	movs	r2, #4
 800333e:	21ff      	movs	r1, #255	; 0xff
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f003 fea5 	bl	8007090 <VL53L0X_WrByte>
 8003346:	4603      	mov	r3, r0
 8003348:	461a      	mov	r2, r3
 800334a:	7dfb      	ldrb	r3, [r7, #23]
 800334c:	4313      	orrs	r3, r2
 800334e:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8003350:	2200      	movs	r2, #0
 8003352:	2170      	movs	r1, #112	; 0x70
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f003 fe9b 	bl	8007090 <VL53L0X_WrByte>
 800335a:	4603      	mov	r3, r0
 800335c:	461a      	mov	r2, r3
 800335e:	7dfb      	ldrb	r3, [r7, #23]
 8003360:	4313      	orrs	r3, r2
 8003362:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003364:	2200      	movs	r2, #0
 8003366:	21ff      	movs	r1, #255	; 0xff
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f003 fe91 	bl	8007090 <VL53L0X_WrByte>
 800336e:	4603      	mov	r3, r0
 8003370:	461a      	mov	r2, r3
 8003372:	7dfb      	ldrb	r3, [r7, #23]
 8003374:	4313      	orrs	r3, r2
 8003376:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003378:	2200      	movs	r2, #0
 800337a:	2180      	movs	r1, #128	; 0x80
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f003 fe87 	bl	8007090 <VL53L0X_WrByte>
 8003382:	4603      	mov	r3, r0
 8003384:	461a      	mov	r2, r3
 8003386:	7dfb      	ldrb	r3, [r7, #23]
 8003388:	4313      	orrs	r3, r2
 800338a:	75fb      	strb	r3, [r7, #23]
		break;
 800338c:	e084      	b.n	8003498 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 800338e:	f107 030c 	add.w	r3, r7, #12
 8003392:	f107 0210 	add.w	r2, r7, #16
 8003396:	2101      	movs	r1, #1
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 fc05 	bl	8003ba8 <VL53L0X_GetInterruptThresholds>
 800339e:	4603      	mov	r3, r0
 80033a0:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdHigh > 0) &&
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d079      	beq.n	800349c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
 80033a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d175      	bne.n	800349c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80033b0:	78fb      	ldrb	r3, [r7, #3]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d006      	beq.n	80033c4 <VL53L0X_CheckAndLoadInterruptSettings+0xf4>
				Status = VL53L0X_load_tuning_settings(Dev,
 80033b6:	493e      	ldr	r1, [pc, #248]	; (80034b0 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f002 ff93 	bl	80062e4 <VL53L0X_load_tuning_settings>
 80033be:	4603      	mov	r3, r0
 80033c0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 80033c2:	e06b      	b.n	800349c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80033c4:	2204      	movs	r2, #4
 80033c6:	21ff      	movs	r1, #255	; 0xff
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	f003 fe61 	bl	8007090 <VL53L0X_WrByte>
 80033ce:	4603      	mov	r3, r0
 80033d0:	461a      	mov	r2, r3
 80033d2:	7dfb      	ldrb	r3, [r7, #23]
 80033d4:	4313      	orrs	r3, r2
 80033d6:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80033d8:	2200      	movs	r2, #0
 80033da:	2170      	movs	r1, #112	; 0x70
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f003 fe57 	bl	8007090 <VL53L0X_WrByte>
 80033e2:	4603      	mov	r3, r0
 80033e4:	461a      	mov	r2, r3
 80033e6:	7dfb      	ldrb	r3, [r7, #23]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80033ec:	2200      	movs	r2, #0
 80033ee:	21ff      	movs	r1, #255	; 0xff
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f003 fe4d 	bl	8007090 <VL53L0X_WrByte>
 80033f6:	4603      	mov	r3, r0
 80033f8:	461a      	mov	r2, r3
 80033fa:	7dfb      	ldrb	r3, [r7, #23]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003400:	2200      	movs	r2, #0
 8003402:	2180      	movs	r1, #128	; 0x80
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f003 fe43 	bl	8007090 <VL53L0X_WrByte>
 800340a:	4603      	mov	r3, r0
 800340c:	461a      	mov	r2, r3
 800340e:	7dfb      	ldrb	r3, [r7, #23]
 8003410:	4313      	orrs	r3, r2
 8003412:	75fb      	strb	r3, [r7, #23]
		break;
 8003414:	e042      	b.n	800349c <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 8003416:	f107 030c 	add.w	r3, r7, #12
 800341a:	f107 0210 	add.w	r2, r7, #16
 800341e:	2101      	movs	r1, #1
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 fbc1 	bl	8003ba8 <VL53L0X_GetInterruptThresholds>
 8003426:	4603      	mov	r3, r0
 8003428:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if (Status == VL53L0X_ERROR_NONE) {
 800342a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d136      	bne.n	80034a0 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
			if (StartNotStopFlag != 0) {
 8003432:	78fb      	ldrb	r3, [r7, #3]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d006      	beq.n	8003446 <VL53L0X_CheckAndLoadInterruptSettings+0x176>
				Status = VL53L0X_load_tuning_settings(Dev,
 8003438:	491d      	ldr	r1, [pc, #116]	; (80034b0 <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f002 ff52 	bl	80062e4 <VL53L0X_load_tuning_settings>
 8003440:	4603      	mov	r3, r0
 8003442:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8003444:	e02c      	b.n	80034a0 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8003446:	2204      	movs	r2, #4
 8003448:	21ff      	movs	r1, #255	; 0xff
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f003 fe20 	bl	8007090 <VL53L0X_WrByte>
 8003450:	4603      	mov	r3, r0
 8003452:	461a      	mov	r2, r3
 8003454:	7dfb      	ldrb	r3, [r7, #23]
 8003456:	4313      	orrs	r3, r2
 8003458:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800345a:	2200      	movs	r2, #0
 800345c:	2170      	movs	r1, #112	; 0x70
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f003 fe16 	bl	8007090 <VL53L0X_WrByte>
 8003464:	4603      	mov	r3, r0
 8003466:	461a      	mov	r2, r3
 8003468:	7dfb      	ldrb	r3, [r7, #23]
 800346a:	4313      	orrs	r3, r2
 800346c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800346e:	2200      	movs	r2, #0
 8003470:	21ff      	movs	r1, #255	; 0xff
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f003 fe0c 	bl	8007090 <VL53L0X_WrByte>
 8003478:	4603      	mov	r3, r0
 800347a:	461a      	mov	r2, r3
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	4313      	orrs	r3, r2
 8003480:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8003482:	2200      	movs	r2, #0
 8003484:	2180      	movs	r1, #128	; 0x80
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f003 fe02 	bl	8007090 <VL53L0X_WrByte>
 800348c:	4603      	mov	r3, r0
 800348e:	461a      	mov	r2, r3
 8003490:	7dfb      	ldrb	r3, [r7, #23]
 8003492:	4313      	orrs	r3, r2
 8003494:	75fb      	strb	r3, [r7, #23]
		break;
 8003496:	e003      	b.n	80034a0 <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
		break;
 8003498:	bf00      	nop
 800349a:	e002      	b.n	80034a2 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 800349c:	bf00      	nop
 800349e:	e000      	b.n	80034a2 <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 80034a0:	bf00      	nop
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80034a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	200000fc 	.word	0x200000fc

080034b4 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80034bc:	2300      	movs	r3, #0
 80034be:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 80034c0:	2301      	movs	r3, #1
 80034c2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80034c4:	f107 030e 	add.w	r3, r7, #14
 80034c8:	4619      	mov	r1, r3
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7ff fa94 	bl	80029f8 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 80034d0:	2201      	movs	r2, #1
 80034d2:	2180      	movs	r1, #128	; 0x80
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f003 fddb 	bl	8007090 <VL53L0X_WrByte>
 80034da:	4603      	mov	r3, r0
 80034dc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80034de:	2201      	movs	r2, #1
 80034e0:	21ff      	movs	r1, #255	; 0xff
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f003 fdd4 	bl	8007090 <VL53L0X_WrByte>
 80034e8:	4603      	mov	r3, r0
 80034ea:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 80034ec:	2200      	movs	r2, #0
 80034ee:	2100      	movs	r1, #0
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f003 fdcd 	bl	8007090 <VL53L0X_WrByte>
 80034f6:	4603      	mov	r3, r0
 80034f8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f893 3166 	ldrb.w	r3, [r3, #358]	; 0x166
 8003500:	461a      	mov	r2, r3
 8003502:	2191      	movs	r1, #145	; 0x91
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f003 fdc3 	bl	8007090 <VL53L0X_WrByte>
 800350a:	4603      	mov	r3, r0
 800350c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800350e:	2201      	movs	r2, #1
 8003510:	2100      	movs	r1, #0
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f003 fdbc 	bl	8007090 <VL53L0X_WrByte>
 8003518:	4603      	mov	r3, r0
 800351a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800351c:	2200      	movs	r2, #0
 800351e:	21ff      	movs	r1, #255	; 0xff
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f003 fdb5 	bl	8007090 <VL53L0X_WrByte>
 8003526:	4603      	mov	r3, r0
 8003528:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800352a:	2200      	movs	r2, #0
 800352c:	2180      	movs	r1, #128	; 0x80
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f003 fdae 	bl	8007090 <VL53L0X_WrByte>
 8003534:	4603      	mov	r3, r0
 8003536:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8003538:	7bbb      	ldrb	r3, [r7, #14]
 800353a:	2b03      	cmp	r3, #3
 800353c:	d054      	beq.n	80035e8 <VL53L0X_StartMeasurement+0x134>
 800353e:	2b03      	cmp	r3, #3
 8003540:	dc6c      	bgt.n	800361c <VL53L0X_StartMeasurement+0x168>
 8003542:	2b00      	cmp	r3, #0
 8003544:	d002      	beq.n	800354c <VL53L0X_StartMeasurement+0x98>
 8003546:	2b01      	cmp	r3, #1
 8003548:	d034      	beq.n	80035b4 <VL53L0X_StartMeasurement+0x100>
 800354a:	e067      	b.n	800361c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800354c:	2201      	movs	r2, #1
 800354e:	2100      	movs	r1, #0
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f003 fd9d 	bl	8007090 <VL53L0X_WrByte>
 8003556:	4603      	mov	r3, r0
 8003558:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800355e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d15d      	bne.n	8003622 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8003566:	2300      	movs	r3, #0
 8003568:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d008      	beq.n	8003582 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8003570:	f107 030d 	add.w	r3, r7, #13
 8003574:	461a      	mov	r2, r3
 8003576:	2100      	movs	r1, #0
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f003 fe0b 	bl	8007194 <VL53L0X_RdByte>
 800357e:	4603      	mov	r3, r0
 8003580:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	3301      	adds	r3, #1
 8003586:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8003588:	7b7a      	ldrb	r2, [r7, #13]
 800358a:	7bfb      	ldrb	r3, [r7, #15]
 800358c:	4013      	ands	r3, r2
 800358e:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8003590:	7bfa      	ldrb	r2, [r7, #15]
 8003592:	429a      	cmp	r2, r3
 8003594:	d107      	bne.n	80035a6 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8003596:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d103      	bne.n	80035a6 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80035a4:	d3e1      	bcc.n	800356a <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80035ac:	d339      	bcc.n	8003622 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 80035ae:	23f9      	movs	r3, #249	; 0xf9
 80035b0:	75fb      	strb	r3, [r7, #23]

		}

		break;
 80035b2:	e036      	b.n	8003622 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80035b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d105      	bne.n	80035c8 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80035bc:	2101      	movs	r1, #1
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7ff fe86 	bl	80032d0 <VL53L0X_CheckAndLoadInterruptSettings>
 80035c4:	4603      	mov	r3, r0
 80035c6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80035c8:	2202      	movs	r2, #2
 80035ca:	2100      	movs	r1, #0
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f003 fd5f 	bl	8007090 <VL53L0X_WrByte>
 80035d2:	4603      	mov	r3, r0
 80035d4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 80035d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d123      	bne.n	8003626 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2204      	movs	r2, #4
 80035e2:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 80035e6:	e01e      	b.n	8003626 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 80035e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d105      	bne.n	80035fc <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80035f0:	2101      	movs	r1, #1
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7ff fe6c 	bl	80032d0 <VL53L0X_CheckAndLoadInterruptSettings>
 80035f8:	4603      	mov	r3, r0
 80035fa:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80035fc:	2204      	movs	r2, #4
 80035fe:	2100      	movs	r1, #0
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f003 fd45 	bl	8007090 <VL53L0X_WrByte>
 8003606:	4603      	mov	r3, r0
 8003608:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800360a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10b      	bne.n	800362a <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2204      	movs	r2, #4
 8003616:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 800361a:	e006      	b.n	800362a <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800361c:	23f8      	movs	r3, #248	; 0xf8
 800361e:	75fb      	strb	r3, [r7, #23]
 8003620:	e004      	b.n	800362c <VL53L0X_StartMeasurement+0x178>
		break;
 8003622:	bf00      	nop
 8003624:	e002      	b.n	800362c <VL53L0X_StartMeasurement+0x178>
		break;
 8003626:	bf00      	nop
 8003628:	e000      	b.n	800362c <VL53L0X_StartMeasurement+0x178>
		break;
 800362a:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800362c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3718      	adds	r7, #24
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003642:	2300      	movs	r3, #0
 8003644:	73fb      	strb	r3, [r7, #15]
	uint8_t InterruptConfig;
	uint32_t InterruptMask;

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800364c:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800364e:	7bbb      	ldrb	r3, [r7, #14]
 8003650:	2b04      	cmp	r3, #4
 8003652:	d112      	bne.n	800367a <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8003654:	f107 0308 	add.w	r3, r7, #8
 8003658:	4619      	mov	r1, r3
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 fb1a 	bl	8003c94 <VL53L0X_GetInterruptMaskStatus>
 8003660:	4603      	mov	r3, r0
 8003662:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	2b04      	cmp	r3, #4
 8003668:	d103      	bne.n	8003672 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2201      	movs	r2, #1
 800366e:	701a      	strb	r2, [r3, #0]
 8003670:	e01c      	b.n	80036ac <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2200      	movs	r2, #0
 8003676:	701a      	strb	r2, [r3, #0]
 8003678:	e018      	b.n	80036ac <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800367a:	f107 030d 	add.w	r3, r7, #13
 800367e:	461a      	mov	r2, r3
 8003680:	2114      	movs	r1, #20
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f003 fd86 	bl	8007194 <VL53L0X_RdByte>
 8003688:	4603      	mov	r3, r0
 800368a:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800368c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d10b      	bne.n	80036ac <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8003694:	7b7b      	ldrb	r3, [r7, #13]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	2201      	movs	r2, #1
 80036a2:	701a      	strb	r2, [r3, #0]
 80036a4:	e002      	b.n	80036ac <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	2200      	movs	r2, #0
 80036aa:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80036ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 80036b8:	b5b0      	push	{r4, r5, r7, lr}
 80036ba:	b096      	sub	sp, #88	; 0x58
 80036bc:	af02      	add	r7, sp, #8
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80036c2:	2300      	movs	r3, #0
 80036c4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80036c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80036cc:	230c      	movs	r3, #12
 80036ce:	2114      	movs	r1, #20
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f003 fcb1 	bl	8007038 <VL53L0X_ReadMulti>
 80036d6:	4603      	mov	r3, r0
 80036d8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 80036dc:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	f040 80d1 	bne.w	8003888 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2200      	movs	r2, #0
 80036ea:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	2200      	movs	r2, #0
 80036f0:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11],
 80036f2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	021b      	lsls	r3, r3, #8
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003700:	b29b      	uxth	r3, r3
 8003702:	4413      	add	r3, r2
 8003704:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
					       localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	2200      	movs	r2, #0
 800370c:	605a      	str	r2, [r3, #4]


		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800370e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003712:	b29b      	uxth	r3, r3
 8003714:	021b      	lsls	r3, r3, #8
 8003716:	b29a      	uxth	r2, r3
 8003718:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800371c:	b29b      	uxth	r3, r3
 800371e:	4413      	add	r3, r2
 8003720:	b29b      	uxth	r3, r3
 8003722:	025b      	lsls	r3, r3, #9
 8003724:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800372a:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9],
 800372c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003730:	b29b      	uxth	r3, r3
 8003732:	021b      	lsls	r3, r3, #8
 8003734:	b29a      	uxth	r2, r3
 8003736:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800373a:	b29b      	uxth	r3, r3
 800373c:	4413      	add	r3, r2
 800373e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
						 localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8003742:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8003746:	025b      	lsls	r3, r3, #9
 8003748:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800374e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003752:	b29b      	uxth	r3, r3
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	b29a      	uxth	r2, r3
 8003758:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800375c:	b29b      	uxth	r3, r3
 800375e:	4413      	add	r3, r2
 8003760:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800376a:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800376c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003770:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	f8b3 317e 	ldrh.w	r3, [r3, #382]	; 0x17e
 800377a:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f893 315d 	ldrb.w	r3, [r3, #349]	; 0x15d
 8003782:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8003786:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003788:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800378c:	d046      	beq.n	800381c <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800378e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003790:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8003794:	fb02 f303 	mul.w	r3, r2, r3
 8003798:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800379c:	4a57      	ldr	r2, [pc, #348]	; (80038fc <VL53L0X_GetRangingMeasurementData+0x244>)
 800379e:	fb82 1203 	smull	r1, r2, r2, r3
 80037a2:	1192      	asrs	r2, r2, #6
 80037a4:	17db      	asrs	r3, r3, #31
 80037a6:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 80037a8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7d1b      	ldrb	r3, [r3, #20]
 80037b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 80037ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d02c      	beq.n	800381c <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 80037c2:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80037c4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80037c8:	fb02 f303 	mul.w	r3, r2, r3
 80037cc:	121a      	asrs	r2, r3, #8
					<= 0) {
 80037ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d10d      	bne.n	80037f0 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 80037d4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d004      	beq.n	80037e6 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 80037dc:	f242 23b8 	movw	r3, #8888	; 0x22b8
 80037e0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80037e4:	e016      	b.n	8003814 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 80037e6:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 80037ea:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80037ee:	e011      	b.n	8003814 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 80037f0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80037f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037f6:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 80037fa:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80037fc:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8003800:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8003804:	121b      	asrs	r3, r3, #8
 8003806:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8003808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800380a:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800380c:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8003810:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8003814:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003818:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800381c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003820:	2b00      	cmp	r3, #0
 8003822:	d00d      	beq.n	8003840 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8003824:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003828:	089b      	lsrs	r3, r3, #2
 800382a:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8003830:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8003834:	b2db      	uxtb	r3, r3
 8003836:	019b      	lsls	r3, r3, #6
 8003838:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	75da      	strb	r2, [r3, #23]
 800383e:	e006      	b.n	800384e <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8003846:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	2200      	movs	r2, #0
 800384c:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800384e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8003852:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8003856:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800385a:	9301      	str	r3, [sp, #4]
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	9300      	str	r3, [sp, #0]
 8003860:	4613      	mov	r3, r2
 8003862:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f003 f993 	bl	8006b90 <VL53L0X_get_pal_range_status>
 800386a:	4603      	mov	r3, r0
 800386c:	461a      	mov	r2, r3
 800386e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003872:	4313      	orrs	r3, r2
 8003874:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8003878:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800387c:	2b00      	cmp	r3, #0
 800387e:	d103      	bne.n	8003888 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8003880:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003888:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800388c:	2b00      	cmp	r3, #0
 800388e:	d12f      	bne.n	80038f0 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f107 040c 	add.w	r4, r7, #12
 8003896:	f103 0580 	add.w	r5, r3, #128	; 0x80
 800389a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800389c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800389e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 80038aa:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 80038b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 80038b8:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 80038be:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 80038c4:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80038ca:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 80038d0:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 80038d6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f103 0480 	add.w	r4, r3, #128	; 0x80
 80038e0:	f107 050c 	add.w	r5, r7, #12
 80038e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80038f0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3750      	adds	r7, #80	; 0x50
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bdb0      	pop	{r4, r5, r7, pc}
 80038fc:	10624dd3 	.word	0x10624dd3

08003900 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800390a:	2300      	movs	r3, #0
 800390c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode!
	 */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800390e:	2100      	movs	r1, #0
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7ff f845 	bl	80029a0 <VL53L0X_SetDeviceMode>
 8003916:	4603      	mov	r3, r0
 8003918:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800391a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d104      	bne.n	800392c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff fc8a 	bl	800323c <VL53L0X_PerformSingleMeasurement>
 8003928:	4603      	mov	r3, r0
 800392a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800392c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d105      	bne.n	8003940 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8003934:	6839      	ldr	r1, [r7, #0]
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff febe 	bl	80036b8 <VL53L0X_GetRangingMeasurementData>
 800393c:	4603      	mov	r3, r0
 800393e:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8003940:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d105      	bne.n	8003954 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8003948:	2100      	movs	r1, #0
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 f962 	bl	8003c14 <VL53L0X_ClearInterruptMask>
 8003950:	4603      	mov	r3, r0
 8003952:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8003954:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	4608      	mov	r0, r1
 800396a:	4611      	mov	r1, r2
 800396c:	461a      	mov	r2, r3
 800396e:	4603      	mov	r3, r0
 8003970:	70fb      	strb	r3, [r7, #3]
 8003972:	460b      	mov	r3, r1
 8003974:	70bb      	strb	r3, [r7, #2]
 8003976:	4613      	mov	r3, r2
 8003978:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800397a:	2300      	movs	r3, #0
 800397c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800397e:	78fb      	ldrb	r3, [r7, #3]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d002      	beq.n	800398a <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8003984:	23f6      	movs	r3, #246	; 0xf6
 8003986:	73fb      	strb	r3, [r7, #15]
 8003988:	e107      	b.n	8003b9a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800398a:	78bb      	ldrb	r3, [r7, #2]
 800398c:	2b14      	cmp	r3, #20
 800398e:	d110      	bne.n	80039b2 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8003990:	7e3b      	ldrb	r3, [r7, #24]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d102      	bne.n	800399c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8003996:	2310      	movs	r3, #16
 8003998:	73bb      	strb	r3, [r7, #14]
 800399a:	e001      	b.n	80039a0 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800399c:	2301      	movs	r3, #1
 800399e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 80039a0:	7bbb      	ldrb	r3, [r7, #14]
 80039a2:	461a      	mov	r2, r3
 80039a4:	2184      	movs	r1, #132	; 0x84
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f003 fb72 	bl	8007090 <VL53L0X_WrByte>
 80039ac:	4603      	mov	r3, r0
 80039ae:	73fb      	strb	r3, [r7, #15]
 80039b0:	e0f3      	b.n	8003b9a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80039b2:	78bb      	ldrb	r3, [r7, #2]
 80039b4:	2b15      	cmp	r3, #21
 80039b6:	f040 8097 	bne.w	8003ae8 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80039ba:	2201      	movs	r2, #1
 80039bc:	21ff      	movs	r1, #255	; 0xff
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f003 fb66 	bl	8007090 <VL53L0X_WrByte>
 80039c4:	4603      	mov	r3, r0
 80039c6:	461a      	mov	r2, r3
 80039c8:	7bfb      	ldrb	r3, [r7, #15]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80039ce:	2200      	movs	r2, #0
 80039d0:	2100      	movs	r1, #0
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f003 fb5c 	bl	8007090 <VL53L0X_WrByte>
 80039d8:	4603      	mov	r3, r0
 80039da:	461a      	mov	r2, r3
 80039dc:	7bfb      	ldrb	r3, [r7, #15]
 80039de:	4313      	orrs	r3, r2
 80039e0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80039e2:	2200      	movs	r2, #0
 80039e4:	21ff      	movs	r1, #255	; 0xff
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f003 fb52 	bl	8007090 <VL53L0X_WrByte>
 80039ec:	4603      	mov	r3, r0
 80039ee:	461a      	mov	r2, r3
 80039f0:	7bfb      	ldrb	r3, [r7, #15]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80039f6:	2201      	movs	r2, #1
 80039f8:	2180      	movs	r1, #128	; 0x80
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f003 fb48 	bl	8007090 <VL53L0X_WrByte>
 8003a00:	4603      	mov	r3, r0
 8003a02:	461a      	mov	r2, r3
 8003a04:	7bfb      	ldrb	r3, [r7, #15]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	2185      	movs	r1, #133	; 0x85
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f003 fb3e 	bl	8007090 <VL53L0X_WrByte>
 8003a14:	4603      	mov	r3, r0
 8003a16:	461a      	mov	r2, r3
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8003a1e:	2204      	movs	r2, #4
 8003a20:	21ff      	movs	r1, #255	; 0xff
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f003 fb34 	bl	8007090 <VL53L0X_WrByte>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8003a32:	2200      	movs	r2, #0
 8003a34:	21cd      	movs	r1, #205	; 0xcd
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f003 fb2a 	bl	8007090 <VL53L0X_WrByte>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	461a      	mov	r2, r3
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8003a46:	2211      	movs	r2, #17
 8003a48:	21cc      	movs	r1, #204	; 0xcc
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f003 fb20 	bl	8007090 <VL53L0X_WrByte>
 8003a50:	4603      	mov	r3, r0
 8003a52:	461a      	mov	r2, r3
 8003a54:	7bfb      	ldrb	r3, [r7, #15]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8003a5a:	2207      	movs	r2, #7
 8003a5c:	21ff      	movs	r1, #255	; 0xff
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f003 fb16 	bl	8007090 <VL53L0X_WrByte>
 8003a64:	4603      	mov	r3, r0
 8003a66:	461a      	mov	r2, r3
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8003a6e:	2200      	movs	r2, #0
 8003a70:	21be      	movs	r1, #190	; 0xbe
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f003 fb0c 	bl	8007090 <VL53L0X_WrByte>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8003a82:	2206      	movs	r2, #6
 8003a84:	21ff      	movs	r1, #255	; 0xff
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f003 fb02 	bl	8007090 <VL53L0X_WrByte>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	461a      	mov	r2, r3
 8003a90:	7bfb      	ldrb	r3, [r7, #15]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8003a96:	2209      	movs	r2, #9
 8003a98:	21cc      	movs	r1, #204	; 0xcc
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f003 faf8 	bl	8007090 <VL53L0X_WrByte>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	7bfb      	ldrb	r3, [r7, #15]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8003aaa:	2200      	movs	r2, #0
 8003aac:	21ff      	movs	r1, #255	; 0xff
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f003 faee 	bl	8007090 <VL53L0X_WrByte>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8003abe:	2201      	movs	r2, #1
 8003ac0:	21ff      	movs	r1, #255	; 0xff
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f003 fae4 	bl	8007090 <VL53L0X_WrByte>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	461a      	mov	r2, r3
 8003acc:	7bfb      	ldrb	r3, [r7, #15]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f003 fada 	bl	8007090 <VL53L0X_WrByte>
 8003adc:	4603      	mov	r3, r0
 8003ade:	461a      	mov	r2, r3
 8003ae0:	7bfb      	ldrb	r3, [r7, #15]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	73fb      	strb	r3, [r7, #15]
 8003ae6:	e058      	b.n	8003b9a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8003ae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d121      	bne.n	8003b34 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8003af0:	787b      	ldrb	r3, [r7, #1]
 8003af2:	2b04      	cmp	r3, #4
 8003af4:	d81b      	bhi.n	8003b2e <VL53L0X_SetGpioConfig+0x1ce>
 8003af6:	a201      	add	r2, pc, #4	; (adr r2, 8003afc <VL53L0X_SetGpioConfig+0x19c>)
 8003af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003afc:	08003b11 	.word	0x08003b11
 8003b00:	08003b17 	.word	0x08003b17
 8003b04:	08003b1d 	.word	0x08003b1d
 8003b08:	08003b23 	.word	0x08003b23
 8003b0c:	08003b29 	.word	0x08003b29
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8003b10:	2300      	movs	r3, #0
 8003b12:	73bb      	strb	r3, [r7, #14]
				break;
 8003b14:	e00f      	b.n	8003b36 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8003b16:	2301      	movs	r3, #1
 8003b18:	73bb      	strb	r3, [r7, #14]
				break;
 8003b1a:	e00c      	b.n	8003b36 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	73bb      	strb	r3, [r7, #14]
				break;
 8003b20:	e009      	b.n	8003b36 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8003b22:	2303      	movs	r3, #3
 8003b24:	73bb      	strb	r3, [r7, #14]
				break;
 8003b26:	e006      	b.n	8003b36 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8003b28:	2304      	movs	r3, #4
 8003b2a:	73bb      	strb	r3, [r7, #14]
				break;
 8003b2c:	e003      	b.n	8003b36 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8003b2e:	23f5      	movs	r3, #245	; 0xf5
 8003b30:	73fb      	strb	r3, [r7, #15]
 8003b32:	e000      	b.n	8003b36 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8003b34:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8003b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d107      	bne.n	8003b4e <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 8003b3e:	7bbb      	ldrb	r3, [r7, #14]
 8003b40:	461a      	mov	r2, r3
 8003b42:	210a      	movs	r1, #10
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f003 faa3 	bl	8007090 <VL53L0X_WrByte>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8003b4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d10f      	bne.n	8003b76 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8003b56:	7e3b      	ldrb	r3, [r7, #24]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d102      	bne.n	8003b62 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	73bb      	strb	r3, [r7, #14]
 8003b60:	e001      	b.n	8003b66 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 8003b62:	2310      	movs	r3, #16
 8003b64:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8003b66:	7bbb      	ldrb	r3, [r7, #14]
 8003b68:	22ef      	movs	r2, #239	; 0xef
 8003b6a:	2184      	movs	r1, #132	; 0x84
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f003 fadd 	bl	800712c <VL53L0X_UpdateByte>
 8003b72:	4603      	mov	r3, r0
 8003b74:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8003b76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d103      	bne.n	8003b86 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	787a      	ldrb	r2, [r7, #1]
 8003b82:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8003b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d105      	bne.n	8003b9a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8003b8e:	2100      	movs	r1, #0
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f83f 	bl	8003c14 <VL53L0X_ClearInterruptMask>
 8003b96:	4603      	mov	r3, r0
 8003b98:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003b9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop

08003ba8 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	603b      	str	r3, [r7, #0]
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW,
 8003bbc:	f107 0314 	add.w	r3, r7, #20
 8003bc0:	461a      	mov	r2, r3
 8003bc2:	210e      	movs	r1, #14
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f003 fb0f 	bl	80071e8 <VL53L0X_RdWord>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	75fb      	strb	r3, [r7, #23]
				&Threshold16);
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8003bce:	8abb      	ldrh	r3, [r7, #20]
 8003bd0:	045b      	lsls	r3, r3, #17
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	4b0e      	ldr	r3, [pc, #56]	; (8003c10 <VL53L0X_GetInterruptThresholds+0x68>)
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8003bdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10f      	bne.n	8003c04 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8003be4:	f107 0314 	add.w	r3, r7, #20
 8003be8:	461a      	mov	r2, r3
 8003bea:	210c      	movs	r1, #12
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f003 fafb 	bl	80071e8 <VL53L0X_RdWord>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8003bf6:	8abb      	ldrh	r3, [r7, #20]
 8003bf8:	045b      	lsls	r3, r3, #17
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	4b04      	ldr	r3, [pc, #16]	; (8003c10 <VL53L0X_GetInterruptThresholds+0x68>)
 8003bfe:	4013      	ands	r3, r2
		*pThresholdHigh =
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003c04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3718      	adds	r7, #24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	1ffe0000 	.word	0x1ffe0000

08003c14 <VL53L0X_ClearInterruptMask>:
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
					 uint32_t InterruptMask)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8003c22:	2300      	movs	r3, #0
 8003c24:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8003c26:	2201      	movs	r2, #1
 8003c28:	210b      	movs	r1, #11
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f003 fa30 	bl	8007090 <VL53L0X_WrByte>
 8003c30:	4603      	mov	r3, r0
 8003c32:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8003c34:	2200      	movs	r2, #0
 8003c36:	210b      	movs	r1, #11
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f003 fa29 	bl	8007090 <VL53L0X_WrByte>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	461a      	mov	r2, r3
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8003c48:	f107 030d 	add.w	r3, r7, #13
 8003c4c:	461a      	mov	r2, r3
 8003c4e:	2113      	movs	r1, #19
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f003 fa9f 	bl	8007194 <VL53L0X_RdByte>
 8003c56:	4603      	mov	r3, r0
 8003c58:	461a      	mov	r2, r3
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8003c60:	7bbb      	ldrb	r3, [r7, #14]
 8003c62:	3301      	adds	r3, #1
 8003c64:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8003c66:	7b7b      	ldrb	r3, [r7, #13]
 8003c68:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d006      	beq.n	8003c7e <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8003c70:	7bbb      	ldrb	r3, [r7, #14]
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d803      	bhi.n	8003c7e <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8003c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0d3      	beq.n	8003c26 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8003c7e:	7bbb      	ldrb	r3, [r7, #14]
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d901      	bls.n	8003c88 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8003c84:	23f4      	movs	r3, #244	; 0xf4
 8003c86:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8003c88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS,
 8003ca2:	f107 030e 	add.w	r3, r7, #14
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	2113      	movs	r1, #19
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f003 fa72 	bl	8007194 <VL53L0X_RdByte>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	73fb      	strb	r3, [r7, #15]
				&Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8003cb4:	7bbb      	ldrb	r3, [r7, #14]
 8003cb6:	f003 0207 	and.w	r2, r3, #7
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8003cbe:	7bbb      	ldrb	r3, [r7, #14]
 8003cc0:	f003 0318 	and.w	r3, r3, #24
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d001      	beq.n	8003ccc <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8003cc8:	23fa      	movs	r3, #250	; 0xfa
 8003cca:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8003ccc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	68b9      	ldr	r1, [r7, #8]
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 fa03 	bl	80040f8 <VL53L0X_perform_ref_spad_management>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8003cf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b084      	sub	sp, #16
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
 8003d0a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8003d10:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003d14:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8003d16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d1a:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8003d1c:	f107 0308 	add.w	r3, r7, #8
 8003d20:	461a      	mov	r2, r3
 8003d22:	2128      	movs	r1, #40	; 0x28
 8003d24:	6878      	ldr	r0, [r7, #4]
 8003d26:	f003 fa5f 	bl	80071e8 <VL53L0X_RdWord>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8003d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d11e      	bne.n	8003d74 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8003d36:	893b      	ldrh	r3, [r7, #8]
 8003d38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8003d40:	893b      	ldrh	r3, [r7, #8]
 8003d42:	461a      	mov	r2, r3
 8003d44:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	dd0b      	ble.n	8003d64 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8003d4c:	893a      	ldrh	r2, [r7, #8]
 8003d4e:	897b      	ldrh	r3, [r7, #10]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	b21b      	sxth	r3, r3
 8003d56:	461a      	mov	r2, r3
					* 250;
 8003d58:	23fa      	movs	r3, #250	; 0xfa
 8003d5a:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	601a      	str	r2, [r3, #0]
 8003d62:	e007      	b.n	8003d74 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8003d64:	893b      	ldrh	r3, [r7, #8]
 8003d66:	b21b      	sxth	r3, r3
 8003d68:	461a      	mov	r2, r3
 8003d6a:	23fa      	movs	r3, #250	; 0xfa
 8003d6c:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8003d74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b08b      	sub	sp, #44	; 0x2c
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
 8003d8c:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8003d8e:	2308      	movs	r3, #8
 8003d90:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	f04f 32ff 	mov.w	r2, #4294967295
 8003d9c:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	69bb      	ldr	r3, [r7, #24]
 8003da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da6:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	fbb3 f2f2 	udiv	r2, r3, r2
 8003db0:	69b9      	ldr	r1, [r7, #24]
 8003db2:	fb01 f202 	mul.w	r2, r1, r2
 8003db6:	1a9b      	subs	r3, r3, r2
 8003db8:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbe:	e030      	b.n	8003e22 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	4413      	add	r3, r2
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8003dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d11e      	bne.n	8003e14 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating
			 */
			dataByte >>= fineOffset;
 8003dd6:	7ffa      	ldrb	r2, [r7, #31]
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	fa42 f303 	asr.w	r3, r2, r3
 8003dde:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8003de4:	e016      	b.n	8003e14 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8003de6:	7ffb      	ldrb	r3, [r7, #31]
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00b      	beq.n	8003e08 <get_next_good_spad+0x88>
				success = 1;
 8003df0:	2301      	movs	r3, #1
 8003df2:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8003df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	fb02 f203 	mul.w	r2, r2, r3
 8003dfc:	6a3b      	ldr	r3, [r7, #32]
 8003dfe:	4413      	add	r3, r2
 8003e00:	461a      	mov	r2, r3
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	601a      	str	r2, [r3, #0]
				break;
 8003e06:	e009      	b.n	8003e1c <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8003e08:	7ffb      	ldrb	r3, [r7, #31]
 8003e0a:	085b      	lsrs	r3, r3, #1
 8003e0c:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8003e0e:	6a3b      	ldr	r3, [r7, #32]
 8003e10:	3301      	adds	r3, #1
 8003e12:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8003e14:	6a3a      	ldr	r2, [r7, #32]
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d3e4      	bcc.n	8003de6 <get_next_good_spad+0x66>
				coarseIndex++) {
 8003e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1e:	3301      	adds	r3, #1
 8003e20:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8003e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d202      	bcs.n	8003e30 <get_next_good_spad+0xb0>
 8003e2a:	7fbb      	ldrb	r3, [r7, #30]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d0c7      	beq.n	8003dc0 <get_next_good_spad+0x40>
		}
	}
}
 8003e30:	bf00      	nop
 8003e32:	372c      	adds	r7, #44	; 0x2c
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8003e44:	2301      	movs	r3, #1
 8003e46:	73fb      	strb	r3, [r7, #15]

	quadrant = spadIndex >> 6;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	099b      	lsrs	r3, r3, #6
 8003e4c:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8003e4e:	4a07      	ldr	r2, [pc, #28]	; (8003e6c <is_aperture+0x30>)
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <is_aperture+0x22>
		isAperture = 0;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8003e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3714      	adds	r7, #20
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr
 8003e6c:	200002b4 	.word	0x200002b4

08003e70 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b089      	sub	sp, #36	; 0x24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8003e80:	2308      	movs	r3, #8
 8003e82:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e8c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	69ba      	ldr	r2, [r7, #24]
 8003e92:	fbb3 f2f2 	udiv	r2, r3, r2
 8003e96:	69b9      	ldr	r1, [r7, #24]
 8003e98:	fb01 f202 	mul.w	r2, r1, r2
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d302      	bcc.n	8003eae <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8003ea8:	23ce      	movs	r3, #206	; 0xce
 8003eaa:	77fb      	strb	r3, [r7, #31]
 8003eac:	e010      	b.n	8003ed0 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	b25a      	sxtb	r2, r3
 8003eb8:	2101      	movs	r1, #1
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec0:	b25b      	sxtb	r3, r3
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	b259      	sxtb	r1, r3
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	4413      	add	r3, r2
 8003ecc:	b2ca      	uxtb	r2, r1
 8003ece:	701a      	strb	r2, [r3, #0]

	return status;
 8003ed0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3724      	adds	r7, #36	; 0x24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8003eea:	2306      	movs	r3, #6
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	21b0      	movs	r1, #176	; 0xb0
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f003 f871 	bl	8006fd8 <VL53L0X_WriteMulti>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8003efa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b084      	sub	sp, #16
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
 8003f0e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8003f10:	2306      	movs	r3, #6
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	21b0      	movs	r1, #176	; 0xb0
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f003 f88e 	bl	8007038 <VL53L0X_ReadMulti>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8003f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b08c      	sub	sp, #48	; 0x30
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	607a      	str	r2, [r7, #4]
 8003f36:	603b      	str	r3, [r7, #0]
 8003f38:	460b      	mov	r3, r1
 8003f3a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8003f42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f44:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8003f46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f48:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f4e:	e02b      	b.n	8003fa8 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8003f50:	f107 031c 	add.w	r3, r7, #28
 8003f54:	6a3a      	ldr	r2, [r7, #32]
 8003f56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f58:	6878      	ldr	r0, [r7, #4]
 8003f5a:	f7ff ff11 	bl	8003d80 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f64:	d103      	bne.n	8003f6e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8003f66:	23ce      	movs	r3, #206	; 0xce
 8003f68:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8003f6c:	e020      	b.n	8003fb0 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	461a      	mov	r2, r3
 8003f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f74:	4413      	add	r3, r2
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7ff ff60 	bl	8003e3c <is_aperture>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	461a      	mov	r2, r3
 8003f80:	7afb      	ldrb	r3, [r7, #11]
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d003      	beq.n	8003f8e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8003f86:	23ce      	movs	r3, #206	; 0xce
 8003f88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8003f8c:	e010      	b.n	8003fb0 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8003f92:	6a3a      	ldr	r2, [r7, #32]
 8003f94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f96:	6838      	ldr	r0, [r7, #0]
 8003f98:	f7ff ff6a 	bl	8003e70 <enable_spad_bit>
		currentSpad++;
 8003f9c:	6a3b      	ldr	r3, [r7, #32]
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8003fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d3cf      	bcc.n	8003f50 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8003fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fb2:	6a3a      	ldr	r2, [r7, #32]
 8003fb4:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8003fb6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8003fbe:	6839      	ldr	r1, [r7, #0]
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f7ff ff8d 	bl	8003ee0 <set_ref_spad_map>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8003fcc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d121      	bne.n	8004018 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8003fd4:	f107 0314 	add.w	r3, r7, #20
 8003fd8:	4619      	mov	r1, r3
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f7ff ff93 	bl	8003f06 <get_ref_spad_map>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8003fea:	e011      	b.n	8004010 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff0:	4413      	add	r3, r2
 8003ff2:	781a      	ldrb	r2, [r3, #0]
 8003ff4:	f107 0114 	add.w	r1, r7, #20
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffa:	440b      	add	r3, r1
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d003      	beq.n	800400a <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8004002:	23ce      	movs	r3, #206	; 0xce
 8004004:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8004008:	e006      	b.n	8004018 <enable_ref_spads+0xec>
			}
			i++;
 800400a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400c:	3301      	adds	r3, #1
 800400e:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 8004010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004014:	429a      	cmp	r2, r3
 8004016:	d3e9      	bcc.n	8003fec <enable_ref_spads+0xc0>
		}
	}
	return status;
 8004018:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800401c:	4618      	mov	r0, r3
 800401e:	3730      	adds	r7, #48	; 0x30
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b08a      	sub	sp, #40	; 0x28
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800402e:	2300      	movs	r3, #0
 8004030:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8004034:	2300      	movs	r3, #0
 8004036:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8004040:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8004044:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004048:	2b00      	cmp	r3, #0
 800404a:	d107      	bne.n	800405c <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800404c:	22c0      	movs	r2, #192	; 0xc0
 800404e:	2101      	movs	r1, #1
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f003 f81d 	bl	8007090 <VL53L0X_WrByte>
 8004056:	4603      	mov	r3, r0
 8004058:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800405c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004060:	2b00      	cmp	r3, #0
 8004062:	d108      	bne.n	8004076 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8004064:	f107 0308 	add.w	r3, r7, #8
 8004068:	4619      	mov	r1, r3
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f7ff fc48 	bl	8003900 <VL53L0X_PerformSingleRangingMeasurement>
 8004070:	4603      	mov	r3, r0
 8004072:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8004076:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800407a:	2b00      	cmp	r3, #0
 800407c:	d107      	bne.n	800408e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800407e:	2201      	movs	r2, #1
 8004080:	21ff      	movs	r1, #255	; 0xff
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f003 f804 	bl	8007090 <VL53L0X_WrByte>
 8004088:	4603      	mov	r3, r0
 800408a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800408e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004092:	2b00      	cmp	r3, #0
 8004094:	d107      	bne.n	80040a6 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	21b6      	movs	r1, #182	; 0xb6
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f003 f8a4 	bl	80071e8 <VL53L0X_RdWord>
 80040a0:	4603      	mov	r3, r0
 80040a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80040a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d107      	bne.n	80040be <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80040ae:	2200      	movs	r2, #0
 80040b0:	21ff      	movs	r1, #255	; 0xff
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f002 ffec 	bl	8007090 <VL53L0X_WrByte>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 80040be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d112      	bne.n	80040ec <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80040c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80040ca:	461a      	mov	r2, r3
 80040cc:	2101      	movs	r1, #1
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f002 ffde 	bl	8007090 <VL53L0X_WrByte>
 80040d4:	4603      	mov	r3, r0
 80040d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 80040da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d104      	bne.n	80040ec <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80040e8:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	}

	return status;
 80040ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3728      	adds	r7, #40	; 0x28
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 80040f8:	b590      	push	{r4, r7, lr}
 80040fa:	b09d      	sub	sp, #116	; 0x74
 80040fc:	af06      	add	r7, sp, #24
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004104:	2300      	movs	r3, #0
 8004106:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800410a:	23b4      	movs	r3, #180	; 0xb4
 800410c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 8004110:	2303      	movs	r3, #3
 8004112:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8004114:	232c      	movs	r3, #44	; 0x2c
 8004116:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8004118:	2300      	movs	r3, #0
 800411a:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800411c:	2300      	movs	r3, #0
 800411e:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 8004120:	2300      	movs	r3, #0
 8004122:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8004124:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8004128:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800412a:	2300      	movs	r3, #0
 800412c:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800412e:	2300      	movs	r3, #0
 8004130:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 8004132:	2306      	movs	r3, #6
 8004134:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8004136:	2300      	movs	r3, #0
 8004138:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800413a:	2300      	movs	r3, #0
 800413c:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800413e:	2300      	movs	r3, #0
 8004140:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8004144:	2300      	movs	r3, #0
 8004146:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8004148:	2300      	movs	r3, #0
 800414a:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800414c:	2300      	movs	r3, #0
 800414e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 8004150:	2300      	movs	r3, #0
 8004152:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 800415c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800415e:	2300      	movs	r3, #0
 8004160:	64bb      	str	r3, [r7, #72]	; 0x48
 8004162:	e009      	b.n	8004178 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004168:	4413      	add	r3, r2
 800416a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800416e:	2200      	movs	r2, #0
 8004170:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8004172:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004174:	3301      	adds	r3, #1
 8004176:	64bb      	str	r3, [r7, #72]	; 0x48
 8004178:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800417a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800417c:	429a      	cmp	r2, r3
 800417e:	d3f1      	bcc.n	8004164 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004180:	2201      	movs	r2, #1
 8004182:	21ff      	movs	r1, #255	; 0xff
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f002 ff83 	bl	8007090 <VL53L0X_WrByte>
 800418a:	4603      	mov	r3, r0
 800418c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8004190:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004194:	2b00      	cmp	r3, #0
 8004196:	d107      	bne.n	80041a8 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8004198:	2200      	movs	r2, #0
 800419a:	214f      	movs	r1, #79	; 0x4f
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f002 ff77 	bl	8007090 <VL53L0X_WrByte>
 80041a2:	4603      	mov	r3, r0
 80041a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80041a8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d107      	bne.n	80041c0 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 80041b0:	222c      	movs	r2, #44	; 0x2c
 80041b2:	214e      	movs	r1, #78	; 0x4e
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f002 ff6b 	bl	8007090 <VL53L0X_WrByte>
 80041ba:	4603      	mov	r3, r0
 80041bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80041c0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d107      	bne.n	80041d8 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80041c8:	2200      	movs	r2, #0
 80041ca:	21ff      	movs	r1, #255	; 0xff
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f002 ff5f 	bl	8007090 <VL53L0X_WrByte>
 80041d2:	4603      	mov	r3, r0
 80041d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80041d8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d109      	bne.n	80041f4 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 80041e0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80041e4:	461a      	mov	r2, r3
 80041e6:	21b6      	movs	r1, #182	; 0xb6
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f002 ff51 	bl	8007090 <VL53L0X_WrByte>
 80041ee:	4603      	mov	r3, r0
 80041f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 80041f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d107      	bne.n	800420c <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 80041fc:	2200      	movs	r2, #0
 80041fe:	2180      	movs	r1, #128	; 0x80
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f002 ff45 	bl	8007090 <VL53L0X_WrByte>
 8004206:	4603      	mov	r3, r0
 8004208:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800420c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8004214:	f107 0210 	add.w	r2, r7, #16
 8004218:	f107 0111 	add.w	r1, r7, #17
 800421c:	2300      	movs	r3, #0
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 fbbb 	bl	800499a <VL53L0X_perform_ref_calibration>
 8004224:	4603      	mov	r3, r0
 8004226:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800422a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800422e:	2b00      	cmp	r3, #0
 8004230:	d121      	bne.n	8004276 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 8004232:	2300      	movs	r3, #0
 8004234:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8004236:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004238:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800423a:	2300      	movs	r3, #0
 800423c:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800423e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004240:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f503 74a8 	add.w	r4, r3, #336	; 0x150
		Status = enable_ref_spads(Dev,
 800424e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8004252:	f107 0218 	add.w	r2, r7, #24
 8004256:	9204      	str	r2, [sp, #16]
 8004258:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800425a:	9203      	str	r2, [sp, #12]
 800425c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800425e:	9202      	str	r2, [sp, #8]
 8004260:	9301      	str	r3, [sp, #4]
 8004262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	4623      	mov	r3, r4
 8004268:	4602      	mov	r2, r0
 800426a:	68f8      	ldr	r0, [r7, #12]
 800426c:	f7ff fe5e 	bl	8003f2c <enable_ref_spads>
 8004270:	4603      	mov	r3, r0
 8004272:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004276:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800427a:	2b00      	cmp	r3, #0
 800427c:	d174      	bne.n	8004368 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 8004282:	f107 0312 	add.w	r3, r7, #18
 8004286:	4619      	mov	r1, r3
 8004288:	68f8      	ldr	r0, [r7, #12]
 800428a:	f7ff fecb 	bl	8004024 <perform_ref_signal_measurement>
 800428e:	4603      	mov	r3, r0
 8004290:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8004294:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004298:	2b00      	cmp	r3, #0
 800429a:	d161      	bne.n	8004360 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800429c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800429e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d25d      	bcs.n	8004360 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs
			 */

			for (index = 0; index < spadArraySize; index++)
 80042a4:	2300      	movs	r3, #0
 80042a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80042a8:	e009      	b.n	80042be <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042ae:	4413      	add	r3, r2
 80042b0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80042b4:	2200      	movs	r2, #0
 80042b6:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 80042b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042ba:	3301      	adds	r3, #1
 80042bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80042be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d3f1      	bcc.n	80042aa <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 80042c6:	e002      	b.n	80042ce <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 80042c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042ca:	3301      	adds	r3, #1
 80042cc:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 80042ce:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 80042d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042d4:	4413      	add	r3, r2
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7ff fdb0 	bl	8003e3c <is_aperture>
 80042dc:	4603      	mov	r3, r0
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d103      	bne.n	80042ea <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 80042e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80042e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d3ee      	bcc.n	80042c8 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 80042ea:	2301      	movs	r3, #1
 80042ec:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 80042ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042f0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f503 74a8 	add.w	r4, r3, #336	; 0x150
			Status = enable_ref_spads(Dev,
 80042fe:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8004302:	f107 0218 	add.w	r2, r7, #24
 8004306:	9204      	str	r2, [sp, #16]
 8004308:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800430a:	9203      	str	r2, [sp, #12]
 800430c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800430e:	9202      	str	r2, [sp, #8]
 8004310:	9301      	str	r3, [sp, #4]
 8004312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	4623      	mov	r3, r4
 8004318:	4602      	mov	r2, r0
 800431a:	68f8      	ldr	r0, [r7, #12]
 800431c:	f7ff fe06 	bl	8003f2c <enable_ref_spads>
 8004320:	4603      	mov	r3, r0
 8004322:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8004326:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800432a:	2b00      	cmp	r3, #0
 800432c:	d11b      	bne.n	8004366 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 8004332:	f107 0312 	add.w	r3, r7, #18
 8004336:	4619      	mov	r1, r3
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f7ff fe73 	bl	8004024 <perform_ref_signal_measurement>
 800433e:	4603      	mov	r3, r0
 8004340:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8004344:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004348:	2b00      	cmp	r3, #0
 800434a:	d10c      	bne.n	8004366 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800434c:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800434e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004350:	429a      	cmp	r2, r3
 8004352:	d208      	bcs.n	8004366 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8004354:	2301      	movs	r3, #1
 8004356:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800435a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800435c:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800435e:	e002      	b.n	8004366 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8004360:	2300      	movs	r3, #0
 8004362:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004364:	e000      	b.n	8004368 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8004366:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8004368:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800436c:	2b00      	cmp	r3, #0
 800436e:	f040 80af 	bne.w	80044d0 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8004372:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8004374:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004376:	429a      	cmp	r2, r3
 8004378:	f240 80aa 	bls.w	80044d0 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800437c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800437e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 8004382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004384:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f503 71a8 	add.w	r1, r3, #336	; 0x150
 800438c:	f107 031c 	add.w	r3, r7, #28
 8004390:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004392:	4618      	mov	r0, r3
 8004394:	f007 f82a 	bl	800b3ec <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8004398:	8a7b      	ldrh	r3, [r7, #18]
 800439a:	461a      	mov	r2, r3
 800439c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	bfb8      	it	lt
 80043a4:	425b      	neglt	r3, r3
 80043a6:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 80043a8:	2300      	movs	r3, #0
 80043aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 80043ae:	e086      	b.n	80044be <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f503 70ab 	add.w	r0, r3, #342	; 0x156
			get_next_good_spad(
 80043b6:	f107 0314 	add.w	r3, r7, #20
 80043ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80043be:	f7ff fcdf 	bl	8003d80 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c8:	d103      	bne.n	80043d2 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80043ca:	23ce      	movs	r3, #206	; 0xce
 80043cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 80043d0:	e07e      	b.n	80044d0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80043d2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	4413      	add	r3, r2
 80043da:	4618      	mov	r0, r3
 80043dc:	f7ff fd2e 	bl	8003e3c <is_aperture>
 80043e0:	4603      	mov	r3, r0
 80043e2:	461a      	mov	r2, r3
 80043e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d003      	beq.n	80043f2 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 80043ea:	2301      	movs	r3, #1
 80043ec:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 80043f0:	e06e      	b.n	80044d0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 80043f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f4:	3301      	adds	r3, #1
 80043f6:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
			Status = enable_spad_bit(
 8004402:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004404:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004406:	4618      	mov	r0, r3
 8004408:	f7ff fd32 	bl	8003e70 <enable_spad_bit>
 800440c:	4603      	mov	r3, r0
 800440e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8004412:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10c      	bne.n	8004434 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800441a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800441c:	3301      	adds	r3, #1
 800441e:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement.
				 */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f503 73a8 	add.w	r3, r3, #336	; 0x150
				Status = set_ref_spad_map(Dev,
 8004426:	4619      	mov	r1, r3
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f7ff fd59 	bl	8003ee0 <set_ref_spad_map>
 800442e:	4603      	mov	r3, r0
 8004430:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8004434:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004438:	2b00      	cmp	r3, #0
 800443a:	d146      	bne.n	80044ca <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800443c:	f107 0312 	add.w	r3, r7, #18
 8004440:	4619      	mov	r1, r3
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f7ff fdee 	bl	8004024 <perform_ref_signal_measurement>
 8004448:	4603      	mov	r3, r0
 800444a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800444e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8004452:	2b00      	cmp	r3, #0
 8004454:	d13b      	bne.n	80044ce <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8004456:	8a7b      	ldrh	r3, [r7, #18]
 8004458:	461a      	mov	r2, r3
 800445a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	bfb8      	it	lt
 8004462:	425b      	neglt	r3, r3
 8004464:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8004466:	8a7b      	ldrh	r3, [r7, #18]
 8004468:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800446a:	429a      	cmp	r2, r3
 800446c:	d21c      	bcs.n	80044a8 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800446e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004470:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004472:	429a      	cmp	r2, r3
 8004474:	d914      	bls.n	80044a0 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this.
					 */
					Status = set_ref_spad_map(Dev,
 8004476:	f107 031c 	add.w	r3, r7, #28
 800447a:	4619      	mov	r1, r3
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f7ff fd2f 	bl	8003ee0 <set_ref_spad_map>
 8004482:	4603      	mov	r3, r0
 8004484:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
					memcpy(
 800448e:	f107 011c 	add.w	r1, r7, #28
 8004492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004494:	4618      	mov	r0, r3
 8004496:	f006 ffa9 	bl	800b3ec <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800449a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800449c:	3b01      	subs	r3, #1
 800449e:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 80044a0:	2301      	movs	r3, #1
 80044a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80044a6:	e00a      	b.n	80044be <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f503 71a8 	add.w	r1, r3, #336	; 0x150
				memcpy(lastSpadArray,
 80044b2:	f107 031c 	add.w	r3, r7, #28
 80044b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044b8:	4618      	mov	r0, r3
 80044ba:	f006 ff97 	bl	800b3ec <memcpy>
		while (!complete) {
 80044be:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f43f af74 	beq.w	80043b0 <VL53L0X_perform_ref_spad_management+0x2b8>
 80044c8:	e002      	b.n	80044d0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 80044ca:	bf00      	nop
 80044cc:	e000      	b.n	80044d0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 80044ce:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80044d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d115      	bne.n	8004504 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044dc:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80044e4:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2201      	movs	r2, #1
 80044ea:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	781a      	ldrb	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8004504:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8004508:	4618      	mov	r0, r3
 800450a:	375c      	adds	r7, #92	; 0x5c
 800450c:	46bd      	mov	sp, r7
 800450e:	bd90      	pop	{r4, r7, pc}

08004510 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8004510:	b590      	push	{r4, r7, lr}
 8004512:	b093      	sub	sp, #76	; 0x4c
 8004514:	af06      	add	r7, sp, #24
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	4613      	mov	r3, r2
 800451c:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800451e:	2300      	movs	r3, #0
 8004520:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8004528:	23b4      	movs	r3, #180	; 0xb4
 800452a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800452e:	2306      	movs	r3, #6
 8004530:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8004532:	232c      	movs	r3, #44	; 0x2c
 8004534:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004536:	2201      	movs	r2, #1
 8004538:	21ff      	movs	r1, #255	; 0xff
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f002 fda8 	bl	8007090 <VL53L0X_WrByte>
 8004540:	4603      	mov	r3, r0
 8004542:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8004546:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800454a:	2b00      	cmp	r3, #0
 800454c:	d107      	bne.n	800455e <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800454e:	2200      	movs	r2, #0
 8004550:	214f      	movs	r1, #79	; 0x4f
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f002 fd9c 	bl	8007090 <VL53L0X_WrByte>
 8004558:	4603      	mov	r3, r0
 800455a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800455e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004562:	2b00      	cmp	r3, #0
 8004564:	d107      	bne.n	8004576 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8004566:	222c      	movs	r2, #44	; 0x2c
 8004568:	214e      	movs	r1, #78	; 0x4e
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f002 fd90 	bl	8007090 <VL53L0X_WrByte>
 8004570:	4603      	mov	r3, r0
 8004572:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8004576:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800457a:	2b00      	cmp	r3, #0
 800457c:	d107      	bne.n	800458e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800457e:	2200      	movs	r2, #0
 8004580:	21ff      	movs	r1, #255	; 0xff
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f002 fd84 	bl	8007090 <VL53L0X_WrByte>
 8004588:	4603      	mov	r3, r0
 800458a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800458e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004592:	2b00      	cmp	r3, #0
 8004594:	d109      	bne.n	80045aa <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8004596:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800459a:	461a      	mov	r2, r3
 800459c:	21b6      	movs	r1, #182	; 0xb6
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f002 fd76 	bl	8007090 <VL53L0X_WrByte>
 80045a4:	4603      	mov	r3, r0
 80045a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 80045aa:	2300      	movs	r3, #0
 80045ac:	627b      	str	r3, [r7, #36]	; 0x24
 80045ae:	e009      	b.n	80045c4 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80045ba:	2200      	movs	r2, #0
 80045bc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80045be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c0:	3301      	adds	r3, #1
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24
 80045c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d3f1      	bcc.n	80045b0 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 80045cc:	79fb      	ldrb	r3, [r7, #7]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d011      	beq.n	80045f6 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80045d2:	e002      	b.n	80045da <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 80045d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d6:	3301      	adds	r3, #1
 80045d8:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80045da:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80045de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e0:	4413      	add	r3, r2
 80045e2:	4618      	mov	r0, r3
 80045e4:	f7ff fc2a 	bl	8003e3c <is_aperture>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d103      	bne.n	80045f6 <VL53L0X_set_reference_spads+0xe6>
 80045ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d3ee      	bcc.n	80045d4 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f503 70ab 	add.w	r0, r3, #342	; 0x156
				Dev->Data.SpadData.RefSpadEnables,
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f503 74a8 	add.w	r4, r3, #336	; 0x150
	Status = enable_ref_spads(Dev,
 8004602:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004606:	79f9      	ldrb	r1, [r7, #7]
 8004608:	f107 0214 	add.w	r2, r7, #20
 800460c:	9204      	str	r2, [sp, #16]
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	9203      	str	r2, [sp, #12]
 8004612:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004614:	9202      	str	r2, [sp, #8]
 8004616:	9301      	str	r3, [sp, #4]
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	4623      	mov	r3, r4
 800461e:	4602      	mov	r2, r0
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f7ff fc83 	bl	8003f2c <enable_ref_spads>
 8004626:	4603      	mov	r3, r0
 8004628:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800462c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10c      	bne.n	800464e <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	b2da      	uxtb	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	79fa      	ldrb	r2, [r7, #7]
 800464a:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800464e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8004652:	4618      	mov	r0, r3
 8004654:	3734      	adds	r7, #52	; 0x34
 8004656:	46bd      	mov	sp, r7
 8004658:	bd90      	pop	{r4, r7, pc}

0800465a <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
 8004662:	460b      	mov	r3, r1
 8004664:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004666:	2300      	movs	r3, #0
 8004668:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800466a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d10a      	bne.n	8004688 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	f043 0301 	orr.w	r3, r3, #1
 8004678:	b2db      	uxtb	r3, r3
 800467a:	461a      	mov	r2, r3
 800467c:	2100      	movs	r1, #0
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f002 fd06 	bl	8007090 <VL53L0X_WrByte>
 8004684:	4603      	mov	r3, r0
 8004686:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8004688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d104      	bne.n	800469a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f000 f9bf 	bl	8004a14 <VL53L0X_measurement_poll_for_completion>
 8004696:	4603      	mov	r3, r0
 8004698:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800469a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d105      	bne.n	80046ae <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80046a2:	2100      	movs	r1, #0
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f7ff fab5 	bl	8003c14 <VL53L0X_ClearInterruptMask>
 80046aa:	4603      	mov	r3, r0
 80046ac:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80046ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d106      	bne.n	80046c4 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 80046b6:	2200      	movs	r2, #0
 80046b8:	2100      	movs	r1, #0
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f002 fce8 	bl	8007090 <VL53L0X_WrByte>
 80046c0:	4603      	mov	r3, r0
 80046c2:	73fb      	strb	r3, [r7, #15]

	return Status;
 80046c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	3710      	adds	r7, #16
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <VL53L0X_ref_calibration_io>:
VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev,
	uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	4608      	mov	r0, r1
 80046da:	4611      	mov	r1, r2
 80046dc:	461a      	mov	r2, r3
 80046de:	4603      	mov	r3, r0
 80046e0:	70fb      	strb	r3, [r7, #3]
 80046e2:	460b      	mov	r3, r1
 80046e4:	70bb      	strb	r3, [r7, #2]
 80046e6:	4613      	mov	r3, r2
 80046e8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80046ea:	2300      	movs	r3, #0
 80046ec:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 80046ee:	2300      	movs	r3, #0
 80046f0:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80046f2:	2201      	movs	r2, #1
 80046f4:	21ff      	movs	r1, #255	; 0xff
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f002 fcca 	bl	8007090 <VL53L0X_WrByte>
 80046fc:	4603      	mov	r3, r0
 80046fe:	461a      	mov	r2, r3
 8004700:	7bfb      	ldrb	r3, [r7, #15]
 8004702:	4313      	orrs	r3, r2
 8004704:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004706:	2200      	movs	r2, #0
 8004708:	2100      	movs	r1, #0
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f002 fcc0 	bl	8007090 <VL53L0X_WrByte>
 8004710:	4603      	mov	r3, r0
 8004712:	461a      	mov	r2, r3
 8004714:	7bfb      	ldrb	r3, [r7, #15]
 8004716:	4313      	orrs	r3, r2
 8004718:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800471a:	2200      	movs	r2, #0
 800471c:	21ff      	movs	r1, #255	; 0xff
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f002 fcb6 	bl	8007090 <VL53L0X_WrByte>
 8004724:	4603      	mov	r3, r0
 8004726:	461a      	mov	r2, r3
 8004728:	7bfb      	ldrb	r3, [r7, #15]
 800472a:	4313      	orrs	r3, r2
 800472c:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800472e:	78fb      	ldrb	r3, [r7, #3]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d01e      	beq.n	8004772 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8004734:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d009      	beq.n	8004750 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	21cb      	movs	r1, #203	; 0xcb
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f002 fd27 	bl	8007194 <VL53L0X_RdByte>
 8004746:	4603      	mov	r3, r0
 8004748:	461a      	mov	r2, r3
 800474a:	7bfb      	ldrb	r3, [r7, #15]
 800474c:	4313      	orrs	r3, r2
 800474e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8004750:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004754:	2b00      	cmp	r3, #0
 8004756:	d02a      	beq.n	80047ae <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8004758:	f107 030e 	add.w	r3, r7, #14
 800475c:	461a      	mov	r2, r3
 800475e:	21ee      	movs	r1, #238	; 0xee
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f002 fd17 	bl	8007194 <VL53L0X_RdByte>
 8004766:	4603      	mov	r3, r0
 8004768:	461a      	mov	r2, r3
 800476a:	7bfb      	ldrb	r3, [r7, #15]
 800476c:	4313      	orrs	r3, r2
 800476e:	73fb      	strb	r3, [r7, #15]
 8004770:	e01d      	b.n	80047ae <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8004772:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d00a      	beq.n	8004790 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800477a:	78bb      	ldrb	r3, [r7, #2]
 800477c:	461a      	mov	r2, r3
 800477e:	21cb      	movs	r1, #203	; 0xcb
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f002 fc85 	bl	8007090 <VL53L0X_WrByte>
 8004786:	4603      	mov	r3, r0
 8004788:	461a      	mov	r2, r3
 800478a:	7bfb      	ldrb	r3, [r7, #15]
 800478c:	4313      	orrs	r3, r2
 800478e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8004790:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00a      	beq.n	80047ae <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8004798:	787b      	ldrb	r3, [r7, #1]
 800479a:	2280      	movs	r2, #128	; 0x80
 800479c:	21ee      	movs	r1, #238	; 0xee
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f002 fcc4 	bl	800712c <VL53L0X_UpdateByte>
 80047a4:	4603      	mov	r3, r0
 80047a6:	461a      	mov	r2, r3
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80047ae:	2201      	movs	r2, #1
 80047b0:	21ff      	movs	r1, #255	; 0xff
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f002 fc6c 	bl	8007090 <VL53L0X_WrByte>
 80047b8:	4603      	mov	r3, r0
 80047ba:	461a      	mov	r2, r3
 80047bc:	7bfb      	ldrb	r3, [r7, #15]
 80047be:	4313      	orrs	r3, r2
 80047c0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80047c2:	2201      	movs	r2, #1
 80047c4:	2100      	movs	r1, #0
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f002 fc62 	bl	8007090 <VL53L0X_WrByte>
 80047cc:	4603      	mov	r3, r0
 80047ce:	461a      	mov	r2, r3
 80047d0:	7bfb      	ldrb	r3, [r7, #15]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80047d6:	2200      	movs	r2, #0
 80047d8:	21ff      	movs	r1, #255	; 0xff
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f002 fc58 	bl	8007090 <VL53L0X_WrByte>
 80047e0:	4603      	mov	r3, r0
 80047e2:	461a      	mov	r2, r3
 80047e4:	7bfb      	ldrb	r3, [r7, #15]
 80047e6:	4313      	orrs	r3, r2
 80047e8:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 80047ea:	7bbb      	ldrb	r3, [r7, #14]
 80047ec:	f023 0310 	bic.w	r3, r3, #16
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	701a      	strb	r2, [r3, #0]

	return Status;
 80047f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b08a      	sub	sp, #40	; 0x28
 8004806:	af04      	add	r7, sp, #16
 8004808:	60f8      	str	r0, [r7, #12]
 800480a:	60b9      	str	r1, [r7, #8]
 800480c:	4611      	mov	r1, r2
 800480e:	461a      	mov	r2, r3
 8004810:	460b      	mov	r3, r1
 8004812:	71fb      	strb	r3, [r7, #7]
 8004814:	4613      	mov	r3, r2
 8004816:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004818:	2300      	movs	r3, #0
 800481a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800481c:	2300      	movs	r3, #0
 800481e:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8004820:	2300      	movs	r3, #0
 8004822:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8004824:	2300      	movs	r3, #0
 8004826:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8004828:	2300      	movs	r3, #0
 800482a:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800482c:	79bb      	ldrb	r3, [r7, #6]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d003      	beq.n	800483a <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8004838:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800483a:	2201      	movs	r2, #1
 800483c:	2101      	movs	r1, #1
 800483e:	68f8      	ldr	r0, [r7, #12]
 8004840:	f002 fc26 	bl	8007090 <VL53L0X_WrByte>
 8004844:	4603      	mov	r3, r0
 8004846:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8004848:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d105      	bne.n	800485c <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8004850:	2140      	movs	r1, #64	; 0x40
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f7ff ff01 	bl	800465a <VL53L0X_perform_single_ref_calibration>
 8004858:	4603      	mov	r3, r0
 800485a:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800485c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d115      	bne.n	8004890 <VL53L0X_perform_vhv_calibration+0x8e>
 8004864:	79fb      	ldrb	r3, [r7, #7]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d112      	bne.n	8004890 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800486a:	7d39      	ldrb	r1, [r7, #20]
 800486c:	7d7a      	ldrb	r2, [r7, #21]
 800486e:	2300      	movs	r3, #0
 8004870:	9303      	str	r3, [sp, #12]
 8004872:	2301      	movs	r3, #1
 8004874:	9302      	str	r3, [sp, #8]
 8004876:	f107 0313 	add.w	r3, r7, #19
 800487a:	9301      	str	r3, [sp, #4]
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	9300      	str	r3, [sp, #0]
 8004880:	460b      	mov	r3, r1
 8004882:	2101      	movs	r1, #1
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f7ff ff23 	bl	80046d0 <VL53L0X_ref_calibration_io>
 800488a:	4603      	mov	r3, r0
 800488c:	75fb      	strb	r3, [r7, #23]
 800488e:	e002      	b.n	8004896 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2200      	movs	r2, #0
 8004894:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8004896:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d112      	bne.n	80048c4 <VL53L0X_perform_vhv_calibration+0xc2>
 800489e:	79bb      	ldrb	r3, [r7, #6]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00f      	beq.n	80048c4 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80048a4:	7dbb      	ldrb	r3, [r7, #22]
 80048a6:	461a      	mov	r2, r3
 80048a8:	2101      	movs	r1, #1
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f002 fbf0 	bl	8007090 <VL53L0X_WrByte>
 80048b0:	4603      	mov	r3, r0
 80048b2:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80048b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d103      	bne.n	80048c4 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	7dba      	ldrb	r2, [r7, #22]
 80048c0:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 80048c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3718      	adds	r7, #24
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b08a      	sub	sp, #40	; 0x28
 80048d4:	af04      	add	r7, sp, #16
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	4611      	mov	r1, r2
 80048dc:	461a      	mov	r2, r3
 80048de:	460b      	mov	r3, r1
 80048e0:	71fb      	strb	r3, [r7, #7]
 80048e2:	4613      	mov	r3, r2
 80048e4:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80048e6:	2300      	movs	r3, #0
 80048e8:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80048ea:	2300      	movs	r3, #0
 80048ec:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80048ee:	2300      	movs	r3, #0
 80048f0:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80048f2:	2300      	movs	r3, #0
 80048f4:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80048f6:	79bb      	ldrb	r3, [r7, #6]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d003      	beq.n	8004904 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8004902:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8004904:	2202      	movs	r2, #2
 8004906:	2101      	movs	r1, #1
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f002 fbc1 	bl	8007090 <VL53L0X_WrByte>
 800490e:	4603      	mov	r3, r0
 8004910:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8004912:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d105      	bne.n	8004926 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800491a:	2100      	movs	r1, #0
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f7ff fe9c 	bl	800465a <VL53L0X_perform_single_ref_calibration>
 8004922:	4603      	mov	r3, r0
 8004924:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8004926:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d115      	bne.n	800495a <VL53L0X_perform_phase_calibration+0x8a>
 800492e:	79fb      	ldrb	r3, [r7, #7]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d112      	bne.n	800495a <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8004934:	7d39      	ldrb	r1, [r7, #20]
 8004936:	7d7a      	ldrb	r2, [r7, #21]
 8004938:	2301      	movs	r3, #1
 800493a:	9303      	str	r3, [sp, #12]
 800493c:	2300      	movs	r3, #0
 800493e:	9302      	str	r3, [sp, #8]
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	9301      	str	r3, [sp, #4]
 8004944:	f107 0313 	add.w	r3, r7, #19
 8004948:	9300      	str	r3, [sp, #0]
 800494a:	460b      	mov	r3, r1
 800494c:	2101      	movs	r1, #1
 800494e:	68f8      	ldr	r0, [r7, #12]
 8004950:	f7ff febe 	bl	80046d0 <VL53L0X_ref_calibration_io>
 8004954:	4603      	mov	r3, r0
 8004956:	75fb      	strb	r3, [r7, #23]
 8004958:	e002      	b.n	8004960 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	2200      	movs	r2, #0
 800495e:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8004960:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d112      	bne.n	800498e <VL53L0X_perform_phase_calibration+0xbe>
 8004968:	79bb      	ldrb	r3, [r7, #6]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00f      	beq.n	800498e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800496e:	7dbb      	ldrb	r3, [r7, #22]
 8004970:	461a      	mov	r2, r3
 8004972:	2101      	movs	r1, #1
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f002 fb8b 	bl	8007090 <VL53L0X_WrByte>
 800497a:	4603      	mov	r3, r0
 800497c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800497e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d103      	bne.n	800498e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	7dba      	ldrb	r2, [r7, #22]
 800498a:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 800498e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3718      	adds	r7, #24
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b086      	sub	sp, #24
 800499e:	af00      	add	r7, sp, #0
 80049a0:	60f8      	str	r0, [r7, #12]
 80049a2:	60b9      	str	r1, [r7, #8]
 80049a4:	607a      	str	r2, [r7, #4]
 80049a6:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80049a8:	2300      	movs	r3, #0
 80049aa:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80049ac:	2300      	movs	r3, #0
 80049ae:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 80049b6:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once.
	 */
	Status = VL53L0X_perform_vhv_calibration(
 80049b8:	78fa      	ldrb	r2, [r7, #3]
 80049ba:	2300      	movs	r3, #0
 80049bc:	68b9      	ldr	r1, [r7, #8]
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f7ff ff1f 	bl	8004802 <VL53L0X_perform_vhv_calibration>
 80049c4:	4603      	mov	r3, r0
 80049c6:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 80049c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d107      	bne.n	80049e0 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 80049d0:	78fa      	ldrb	r2, [r7, #3]
 80049d2:	2300      	movs	r3, #0
 80049d4:	6879      	ldr	r1, [r7, #4]
 80049d6:	68f8      	ldr	r0, [r7, #12]
 80049d8:	f7ff ff7a 	bl	80048d0 <VL53L0X_perform_phase_calibration>
 80049dc:	4603      	mov	r3, r0
 80049de:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 80049e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d10f      	bne.n	8004a08 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80049e8:	7dbb      	ldrb	r3, [r7, #22]
 80049ea:	461a      	mov	r2, r3
 80049ec:	2101      	movs	r1, #1
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f002 fb4e 	bl	8007090 <VL53L0X_WrByte>
 80049f4:	4603      	mov	r3, r0
 80049f6:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 80049f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d103      	bne.n	8004a08 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	7dba      	ldrb	r2, [r7, #22]
 8004a04:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8004a08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3718      	adds	r7, #24
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8004a20:	2300      	movs	r3, #0
 8004a22:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8004a24:	2300      	movs	r3, #0
 8004a26:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8004a28:	f107 030f 	add.w	r3, r7, #15
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7fe fe02 	bl	8003638 <VL53L0X_GetMeasurementDataReady>
 8004a34:	4603      	mov	r3, r0
 8004a36:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8004a38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d110      	bne.n	8004a62 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8004a40:	7bfb      	ldrb	r3, [r7, #15]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d00f      	beq.n	8004a66 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004a52:	d302      	bcc.n	8004a5a <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8004a54:	23f9      	movs	r3, #249	; 0xf9
 8004a56:	75fb      	strb	r3, [r7, #23]
			break;
 8004a58:	e006      	b.n	8004a68 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f002 fc38 	bl	80072d0 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8004a60:	e7e2      	b.n	8004a28 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8004a62:	bf00      	nop
 8004a64:	e000      	b.n	8004a68 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8004a66:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8004a68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3718      	adds	r7, #24
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8004a82:	79fb      	ldrb	r3, [r7, #7]
 8004a84:	3301      	adds	r3, #1
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8004a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b085      	sub	sp, #20
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8004aa8:	79fb      	ldrb	r3, [r7, #7]
 8004aaa:	085b      	lsrs	r3, r3, #1
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	3714      	adds	r7, #20
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abe:	4770      	bx	lr

08004ac0 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8004acc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004ad0:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits
	 */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8004ad2:	e002      	b.n	8004ada <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	089b      	lsrs	r3, r3, #2
 8004ad8:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d8f8      	bhi.n	8004ad4 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8004ae2:	e017      	b.n	8004b14 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	4413      	add	r3, r2
 8004aea:	687a      	ldr	r2, [r7, #4]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d30b      	bcc.n	8004b08 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	4413      	add	r3, r2
 8004af6:	687a      	ldr	r2, [r7, #4]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	085b      	lsrs	r3, r3, #1
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	4413      	add	r3, r2
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	e002      	b.n	8004b0e <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	085b      	lsrs	r3, r3, #1
 8004b0c:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	089b      	lsrs	r3, r3, #2
 8004b12:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1e4      	bne.n	8004ae4 <VL53L0X_isqrt+0x24>
	}

	return res;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3714      	adds	r7, #20
 8004b20:	46bd      	mov	sp, r7
 8004b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b26:	4770      	bx	lr

08004b28 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b30:	2300      	movs	r3, #0
 8004b32:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8004b34:	2200      	movs	r2, #0
 8004b36:	2183      	movs	r1, #131	; 0x83
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f002 faa9 	bl	8007090 <VL53L0X_WrByte>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	461a      	mov	r2, r3
 8004b42:	7dfb      	ldrb	r3, [r7, #23]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock
	 */
	if (Status == VL53L0X_ERROR_NONE) {
 8004b48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d11e      	bne.n	8004b8e <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8004b50:	2300      	movs	r3, #0
 8004b52:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8004b54:	f107 030f 	add.w	r3, r7, #15
 8004b58:	461a      	mov	r2, r3
 8004b5a:	2183      	movs	r1, #131	; 0x83
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f002 fb19 	bl	8007194 <VL53L0X_RdByte>
 8004b62:	4603      	mov	r3, r0
 8004b64:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d10a      	bne.n	8004b82 <VL53L0X_device_read_strobe+0x5a>
 8004b6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d106      	bne.n	8004b82 <VL53L0X_device_read_strobe+0x5a>
				break;

			LoopNb = LoopNb + 1;
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	3301      	adds	r3, #1
 8004b78:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004b80:	d3e8      	bcc.n	8004b54 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004b88:	d301      	bcc.n	8004b8e <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8004b8a:	23f9      	movs	r3, #249	; 0xf9
 8004b8c:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8004b8e:	2201      	movs	r2, #1
 8004b90:	2183      	movs	r1, #131	; 0x83
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f002 fa7c 	bl	8007090 <VL53L0X_WrByte>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	7dfb      	ldrb	r3, [r7, #23]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8004ba2:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3718      	adds	r7, #24
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b098      	sub	sp, #96	; 0x60
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8004bde:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8004be2:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8004be4:	2300      	movs	r3, #0
 8004be6:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8004be8:	2300      	movs	r3, #0
 8004bea:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8004bec:	2300      	movs	r3, #0
 8004bee:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8004bf6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done
	 */
	if (ReadDataFromDeviceDone != 7) {
 8004bfa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004bfe:	2b07      	cmp	r3, #7
 8004c00:	f000 8408 	beq.w	8005414 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004c04:	2201      	movs	r2, #1
 8004c06:	2180      	movs	r1, #128	; 0x80
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f002 fa41 	bl	8007090 <VL53L0X_WrByte>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	461a      	mov	r2, r3
 8004c12:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004c16:	4313      	orrs	r3, r2
 8004c18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	21ff      	movs	r1, #255	; 0xff
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f002 fa35 	bl	8007090 <VL53L0X_WrByte>
 8004c26:	4603      	mov	r3, r0
 8004c28:	461a      	mov	r2, r3
 8004c2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004c34:	2200      	movs	r2, #0
 8004c36:	2100      	movs	r1, #0
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f002 fa29 	bl	8007090 <VL53L0X_WrByte>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	461a      	mov	r2, r3
 8004c42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004c46:	4313      	orrs	r3, r2
 8004c48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8004c4c:	2206      	movs	r2, #6
 8004c4e:	21ff      	movs	r1, #255	; 0xff
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f002 fa1d 	bl	8007090 <VL53L0X_WrByte>
 8004c56:	4603      	mov	r3, r0
 8004c58:	461a      	mov	r2, r3
 8004c5a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8004c64:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8004c68:	461a      	mov	r2, r3
 8004c6a:	2183      	movs	r1, #131	; 0x83
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f002 fa91 	bl	8007194 <VL53L0X_RdByte>
 8004c72:	4603      	mov	r3, r0
 8004c74:	461a      	mov	r2, r3
 8004c76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8004c80:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004c84:	f043 0304 	orr.w	r3, r3, #4
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	2183      	movs	r1, #131	; 0x83
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f002 f9fe 	bl	8007090 <VL53L0X_WrByte>
 8004c94:	4603      	mov	r3, r0
 8004c96:	461a      	mov	r2, r3
 8004c98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8004ca2:	2207      	movs	r2, #7
 8004ca4:	21ff      	movs	r1, #255	; 0xff
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f002 f9f2 	bl	8007090 <VL53L0X_WrByte>
 8004cac:	4603      	mov	r3, r0
 8004cae:	461a      	mov	r2, r3
 8004cb0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8004cba:	2201      	movs	r2, #1
 8004cbc:	2181      	movs	r1, #129	; 0x81
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f002 f9e6 	bl	8007090 <VL53L0X_WrByte>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f002 fafc 	bl	80072d0 <VL53L0X_PollingDelay>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	461a      	mov	r2, r3
 8004cdc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	2180      	movs	r1, #128	; 0x80
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f002 f9d0 	bl	8007090 <VL53L0X_WrByte>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8004cfe:	78fb      	ldrb	r3, [r7, #3]
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f000 8098 	beq.w	8004e3a <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8004d0a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004d0e:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f040 8091 	bne.w	8004e3a <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8004d18:	226b      	movs	r2, #107	; 0x6b
 8004d1a:	2194      	movs	r1, #148	; 0x94
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f002 f9b7 	bl	8007090 <VL53L0X_WrByte>
 8004d22:	4603      	mov	r3, r0
 8004d24:	461a      	mov	r2, r3
 8004d26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f7ff fef9 	bl	8004b28 <VL53L0X_device_read_strobe>
 8004d36:	4603      	mov	r3, r0
 8004d38:	461a      	mov	r2, r3
 8004d3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004d44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d48:	461a      	mov	r2, r3
 8004d4a:	2190      	movs	r1, #144	; 0x90
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f002 fa83 	bl	8007258 <VL53L0X_RdDWord>
 8004d52:	4603      	mov	r3, r0
 8004d54:	461a      	mov	r2, r3
 8004d56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8004d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d62:	0a1b      	lsrs	r3, r3, #8
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d6a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8004d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d70:	0bdb      	lsrs	r3, r3, #15
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	f003 0301 	and.w	r3, r3, #1
 8004d78:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8004d7c:	2224      	movs	r2, #36	; 0x24
 8004d7e:	2194      	movs	r1, #148	; 0x94
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f002 f985 	bl	8007090 <VL53L0X_WrByte>
 8004d86:	4603      	mov	r3, r0
 8004d88:	461a      	mov	r2, r3
 8004d8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f7ff fec7 	bl	8004b28 <VL53L0X_device_read_strobe>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004da2:	4313      	orrs	r3, r2
 8004da4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004da8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004dac:	461a      	mov	r2, r3
 8004dae:	2190      	movs	r1, #144	; 0x90
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f002 fa51 	bl	8007258 <VL53L0X_RdDWord>
 8004db6:	4603      	mov	r3, r0
 8004db8:	461a      	mov	r2, r3
 8004dba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dc6:	0e1b      	lsrs	r3, r3, #24
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8004dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dce:	0c1b      	lsrs	r3, r3, #16
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8004dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd6:	0a1b      	lsrs	r3, r3, #8
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8004ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8004de2:	2225      	movs	r2, #37	; 0x25
 8004de4:	2194      	movs	r1, #148	; 0x94
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f002 f952 	bl	8007090 <VL53L0X_WrByte>
 8004dec:	4603      	mov	r3, r0
 8004dee:	461a      	mov	r2, r3
 8004df0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f7ff fe94 	bl	8004b28 <VL53L0X_device_read_strobe>
 8004e00:	4603      	mov	r3, r0
 8004e02:	461a      	mov	r2, r3
 8004e04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004e0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004e12:	461a      	mov	r2, r3
 8004e14:	2190      	movs	r1, #144	; 0x90
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f002 fa1e 	bl	8007258 <VL53L0X_RdDWord>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	461a      	mov	r2, r3
 8004e20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e24:	4313      	orrs	r3, r2
 8004e26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8004e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2c:	0e1b      	lsrs	r3, r3, #24
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8004e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e34:	0c1b      	lsrs	r3, r3, #16
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8004e3a:	78fb      	ldrb	r3, [r7, #3]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 8189 	beq.w	8005158 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8004e46:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004e4a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f040 8182 	bne.w	8005158 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8004e54:	2202      	movs	r2, #2
 8004e56:	2194      	movs	r1, #148	; 0x94
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f002 f919 	bl	8007090 <VL53L0X_WrByte>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	461a      	mov	r2, r3
 8004e62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e66:	4313      	orrs	r3, r2
 8004e68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f7ff fe5b 	bl	8004b28 <VL53L0X_device_read_strobe>
 8004e72:	4603      	mov	r3, r0
 8004e74:	461a      	mov	r2, r3
 8004e76:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8004e80:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8004e84:	461a      	mov	r2, r3
 8004e86:	2190      	movs	r1, #144	; 0x90
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f002 f983 	bl	8007194 <VL53L0X_RdByte>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	461a      	mov	r2, r3
 8004e92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8004e9c:	227b      	movs	r2, #123	; 0x7b
 8004e9e:	2194      	movs	r1, #148	; 0x94
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f002 f8f5 	bl	8007090 <VL53L0X_WrByte>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7ff fe37 	bl	8004b28 <VL53L0X_device_read_strobe>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8004ec8:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8004ecc:	461a      	mov	r2, r3
 8004ece:	2190      	movs	r1, #144	; 0x90
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f002 f95f 	bl	8007194 <VL53L0X_RdByte>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	461a      	mov	r2, r3
 8004eda:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8004ee4:	2277      	movs	r2, #119	; 0x77
 8004ee6:	2194      	movs	r1, #148	; 0x94
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	f002 f8d1 	bl	8007090 <VL53L0X_WrByte>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f7ff fe13 	bl	8004b28 <VL53L0X_device_read_strobe>
 8004f02:	4603      	mov	r3, r0
 8004f04:	461a      	mov	r2, r3
 8004f06:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004f10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004f14:	461a      	mov	r2, r3
 8004f16:	2190      	movs	r1, #144	; 0x90
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f002 f99d 	bl	8007258 <VL53L0X_RdDWord>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	461a      	mov	r2, r3
 8004f22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f26:	4313      	orrs	r3, r2
 8004f28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f2e:	0e5b      	lsrs	r3, r3, #25
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8004f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f3c:	0c9b      	lsrs	r3, r3, #18
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8004f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f4a:	0adb      	lsrs	r3, r3, #11
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8004f56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f58:	091b      	lsrs	r3, r3, #4
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8004f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	00db      	lsls	r3, r3, #3
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8004f76:	2278      	movs	r2, #120	; 0x78
 8004f78:	2194      	movs	r1, #148	; 0x94
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f002 f888 	bl	8007090 <VL53L0X_WrByte>
 8004f80:	4603      	mov	r3, r0
 8004f82:	461a      	mov	r2, r3
 8004f84:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f7ff fdca 	bl	8004b28 <VL53L0X_device_read_strobe>
 8004f94:	4603      	mov	r3, r0
 8004f96:	461a      	mov	r2, r3
 8004f98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8004fa2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	2190      	movs	r1, #144	; 0x90
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f002 f954 	bl	8007258 <VL53L0X_RdDWord>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8004fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fc0:	0f5b      	lsrs	r3, r3, #29
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fc8:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8004fca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004fce:	4413      	add	r3, r2
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8004fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd6:	0d9b      	lsrs	r3, r3, #22
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8004fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe4:	0bdb      	lsrs	r3, r3, #15
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8004ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff2:	0a1b      	lsrs	r3, r3, #8
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8004ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005000:	085b      	lsrs	r3, r3, #1
 8005002:	b2db      	uxtb	r3, r3
 8005004:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005008:	b2db      	uxtb	r3, r3
 800500a:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800500c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500e:	b2db      	uxtb	r3, r3
 8005010:	019b      	lsls	r3, r3, #6
 8005012:	b2db      	uxtb	r3, r3
 8005014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005018:	b2db      	uxtb	r3, r3
 800501a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800501e:	2279      	movs	r2, #121	; 0x79
 8005020:	2194      	movs	r1, #148	; 0x94
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f002 f834 	bl	8007090 <VL53L0X_WrByte>
 8005028:	4603      	mov	r3, r0
 800502a:	461a      	mov	r2, r3
 800502c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005030:	4313      	orrs	r3, r2
 8005032:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f7ff fd76 	bl	8004b28 <VL53L0X_device_read_strobe>
 800503c:	4603      	mov	r3, r0
 800503e:	461a      	mov	r2, r3
 8005040:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005044:	4313      	orrs	r3, r2
 8005046:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800504a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800504e:	461a      	mov	r2, r3
 8005050:	2190      	movs	r1, #144	; 0x90
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	f002 f900 	bl	8007258 <VL53L0X_RdDWord>
 8005058:	4603      	mov	r3, r0
 800505a:	461a      	mov	r2, r3
 800505c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005060:	4313      	orrs	r3, r2
 8005062:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 8005066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005068:	0e9b      	lsrs	r3, r3, #26
 800506a:	b2db      	uxtb	r3, r3
 800506c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005070:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8005072:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005076:	4413      	add	r3, r2
 8005078:	b2db      	uxtb	r3, r3
 800507a:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800507c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800507e:	0cdb      	lsrs	r3, r3, #19
 8005080:	b2db      	uxtb	r3, r3
 8005082:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005086:	b2db      	uxtb	r3, r3
 8005088:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800508a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800508c:	0b1b      	lsrs	r3, r3, #12
 800508e:	b2db      	uxtb	r3, r3
 8005090:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005094:	b2db      	uxtb	r3, r3
 8005096:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8005098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	b2db      	uxtb	r3, r3
 800509e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80050a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80050b8:	227a      	movs	r2, #122	; 0x7a
 80050ba:	2194      	movs	r1, #148	; 0x94
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f001 ffe7 	bl	8007090 <VL53L0X_WrByte>
 80050c2:	4603      	mov	r3, r0
 80050c4:	461a      	mov	r2, r3
 80050c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80050ca:	4313      	orrs	r3, r2
 80050cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f7ff fd29 	bl	8004b28 <VL53L0X_device_read_strobe>
 80050d6:	4603      	mov	r3, r0
 80050d8:	461a      	mov	r2, r3
 80050da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80050de:	4313      	orrs	r3, r2
 80050e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80050e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050e8:	461a      	mov	r2, r3
 80050ea:	2190      	movs	r1, #144	; 0x90
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f002 f8b3 	bl	8007258 <VL53L0X_RdDWord>
 80050f2:	4603      	mov	r3, r0
 80050f4:	461a      	mov	r2, r3
 80050f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8005100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005102:	0f9b      	lsrs	r3, r3, #30
 8005104:	b2db      	uxtb	r3, r3
 8005106:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800510a:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800510c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005110:	4413      	add	r3, r2
 8005112:	b2db      	uxtb	r3, r3
 8005114:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8005116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005118:	0ddb      	lsrs	r3, r3, #23
 800511a:	b2db      	uxtb	r3, r3
 800511c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005120:	b2db      	uxtb	r3, r3
 8005122:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8005124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005126:	0c1b      	lsrs	r3, r3, #16
 8005128:	b2db      	uxtb	r3, r3
 800512a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800512e:	b2db      	uxtb	r3, r3
 8005130:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8005132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005134:	0a5b      	lsrs	r3, r3, #9
 8005136:	b2db      	uxtb	r3, r3
 8005138:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800513c:	b2db      	uxtb	r3, r3
 800513e:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8005142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005144:	089b      	lsrs	r3, r3, #2
 8005146:	b2db      	uxtb	r3, r3
 8005148:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800514c:	b2db      	uxtb	r3, r3
 800514e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8005152:	2300      	movs	r3, #0
 8005154:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 8005158:	78fb      	ldrb	r3, [r7, #3]
 800515a:	f003 0304 	and.w	r3, r3, #4
 800515e:	2b00      	cmp	r3, #0
 8005160:	f000 80f1 	beq.w	8005346 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8005164:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005168:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800516c:	2b00      	cmp	r3, #0
 800516e:	f040 80ea 	bne.w	8005346 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8005172:	227b      	movs	r2, #123	; 0x7b
 8005174:	2194      	movs	r1, #148	; 0x94
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f001 ff8a 	bl	8007090 <VL53L0X_WrByte>
 800517c:	4603      	mov	r3, r0
 800517e:	461a      	mov	r2, r3
 8005180:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005184:	4313      	orrs	r3, r2
 8005186:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff fccc 	bl	8004b28 <VL53L0X_device_read_strobe>
 8005190:	4603      	mov	r3, r0
 8005192:	461a      	mov	r2, r3
 8005194:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005198:	4313      	orrs	r3, r2
 800519a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800519e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051a2:	461a      	mov	r2, r3
 80051a4:	2190      	movs	r1, #144	; 0x90
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f002 f856 	bl	8007258 <VL53L0X_RdDWord>
 80051ac:	4603      	mov	r3, r0
 80051ae:	461a      	mov	r2, r3
 80051b0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80051b4:	4313      	orrs	r3, r2
 80051b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 80051ba:	227c      	movs	r2, #124	; 0x7c
 80051bc:	2194      	movs	r1, #148	; 0x94
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f001 ff66 	bl	8007090 <VL53L0X_WrByte>
 80051c4:	4603      	mov	r3, r0
 80051c6:	461a      	mov	r2, r3
 80051c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80051cc:	4313      	orrs	r3, r2
 80051ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7ff fca8 	bl	8004b28 <VL53L0X_device_read_strobe>
 80051d8:	4603      	mov	r3, r0
 80051da:	461a      	mov	r2, r3
 80051dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80051e0:	4313      	orrs	r3, r2
 80051e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 80051e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80051ea:	461a      	mov	r2, r3
 80051ec:	2190      	movs	r1, #144	; 0x90
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f002 f832 	bl	8007258 <VL53L0X_RdDWord>
 80051f4:	4603      	mov	r3, r0
 80051f6:	461a      	mov	r2, r3
 80051f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80051fc:	4313      	orrs	r3, r2
 80051fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8005202:	2273      	movs	r2, #115	; 0x73
 8005204:	2194      	movs	r1, #148	; 0x94
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f001 ff42 	bl	8007090 <VL53L0X_WrByte>
 800520c:	4603      	mov	r3, r0
 800520e:	461a      	mov	r2, r3
 8005210:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005214:	4313      	orrs	r3, r2
 8005216:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f7ff fc84 	bl	8004b28 <VL53L0X_device_read_strobe>
 8005220:	4603      	mov	r3, r0
 8005222:	461a      	mov	r2, r3
 8005224:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005228:	4313      	orrs	r3, r2
 800522a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800522e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005232:	461a      	mov	r2, r3
 8005234:	2190      	movs	r1, #144	; 0x90
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f002 f80e 	bl	8007258 <VL53L0X_RdDWord>
 800523c:	4603      	mov	r3, r0
 800523e:	461a      	mov	r2, r3
 8005240:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005244:	4313      	orrs	r3, r2
 8005246:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800524a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524c:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800524e:	b29b      	uxth	r3, r3
 8005250:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8005252:	2274      	movs	r2, #116	; 0x74
 8005254:	2194      	movs	r1, #148	; 0x94
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f001 ff1a 	bl	8007090 <VL53L0X_WrByte>
 800525c:	4603      	mov	r3, r0
 800525e:	461a      	mov	r2, r3
 8005260:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005264:	4313      	orrs	r3, r2
 8005266:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff fc5c 	bl	8004b28 <VL53L0X_device_read_strobe>
 8005270:	4603      	mov	r3, r0
 8005272:	461a      	mov	r2, r3
 8005274:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005278:	4313      	orrs	r3, r2
 800527a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800527e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005282:	461a      	mov	r2, r3
 8005284:	2190      	movs	r1, #144	; 0x90
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f001 ffe6 	bl	8007258 <VL53L0X_RdDWord>
 800528c:	4603      	mov	r3, r0
 800528e:	461a      	mov	r2, r3
 8005290:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005294:	4313      	orrs	r3, r2
 8005296:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800529a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529c:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800529e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80052a0:	4313      	orrs	r3, r2
 80052a2:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80052a4:	2275      	movs	r2, #117	; 0x75
 80052a6:	2194      	movs	r1, #148	; 0x94
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f001 fef1 	bl	8007090 <VL53L0X_WrByte>
 80052ae:	4603      	mov	r3, r0
 80052b0:	461a      	mov	r2, r3
 80052b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f7ff fc33 	bl	8004b28 <VL53L0X_device_read_strobe>
 80052c2:	4603      	mov	r3, r0
 80052c4:	461a      	mov	r2, r3
 80052c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80052ca:	4313      	orrs	r3, r2
 80052cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80052d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80052d4:	461a      	mov	r2, r3
 80052d6:	2190      	movs	r1, #144	; 0x90
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	f001 ffbd 	bl	8007258 <VL53L0X_RdDWord>
 80052de:	4603      	mov	r3, r0
 80052e0:	461a      	mov	r2, r3
 80052e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80052e6:	4313      	orrs	r3, r2
 80052e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 80052ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ee:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80052f4:	2276      	movs	r2, #118	; 0x76
 80052f6:	2194      	movs	r1, #148	; 0x94
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f001 fec9 	bl	8007090 <VL53L0X_WrByte>
 80052fe:	4603      	mov	r3, r0
 8005300:	461a      	mov	r2, r3
 8005302:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005306:	4313      	orrs	r3, r2
 8005308:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7ff fc0b 	bl	8004b28 <VL53L0X_device_read_strobe>
 8005312:	4603      	mov	r3, r0
 8005314:	461a      	mov	r2, r3
 8005316:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800531a:	4313      	orrs	r3, r2
 800531c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005320:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005324:	461a      	mov	r2, r3
 8005326:	2190      	movs	r1, #144	; 0x90
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f001 ff95 	bl	8007258 <VL53L0X_RdDWord>
 800532e:	4603      	mov	r3, r0
 8005330:	461a      	mov	r2, r3
 8005332:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005336:	4313      	orrs	r3, r2
 8005338:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533e:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8005340:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005342:	4313      	orrs	r3, r2
 8005344:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 8005346:	2200      	movs	r2, #0
 8005348:	2181      	movs	r1, #129	; 0x81
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f001 fea0 	bl	8007090 <VL53L0X_WrByte>
 8005350:	4603      	mov	r3, r0
 8005352:	461a      	mov	r2, r3
 8005354:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005358:	4313      	orrs	r3, r2
 800535a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800535e:	2206      	movs	r2, #6
 8005360:	21ff      	movs	r1, #255	; 0xff
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f001 fe94 	bl	8007090 <VL53L0X_WrByte>
 8005368:	4603      	mov	r3, r0
 800536a:	461a      	mov	r2, r3
 800536c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005370:	4313      	orrs	r3, r2
 8005372:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005376:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800537a:	461a      	mov	r2, r3
 800537c:	2183      	movs	r1, #131	; 0x83
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f001 ff08 	bl	8007194 <VL53L0X_RdByte>
 8005384:	4603      	mov	r3, r0
 8005386:	461a      	mov	r2, r3
 8005388:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800538c:	4313      	orrs	r3, r2
 800538e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8005392:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005396:	f023 0304 	bic.w	r3, r3, #4
 800539a:	b2db      	uxtb	r3, r3
 800539c:	461a      	mov	r2, r3
 800539e:	2183      	movs	r1, #131	; 0x83
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f001 fe75 	bl	8007090 <VL53L0X_WrByte>
 80053a6:	4603      	mov	r3, r0
 80053a8:	461a      	mov	r2, r3
 80053aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80053ae:	4313      	orrs	r3, r2
 80053b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80053b4:	2201      	movs	r2, #1
 80053b6:	21ff      	movs	r1, #255	; 0xff
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f001 fe69 	bl	8007090 <VL53L0X_WrByte>
 80053be:	4603      	mov	r3, r0
 80053c0:	461a      	mov	r2, r3
 80053c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80053cc:	2201      	movs	r2, #1
 80053ce:	2100      	movs	r1, #0
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f001 fe5d 	bl	8007090 <VL53L0X_WrByte>
 80053d6:	4603      	mov	r3, r0
 80053d8:	461a      	mov	r2, r3
 80053da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80053de:	4313      	orrs	r3, r2
 80053e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80053e4:	2200      	movs	r2, #0
 80053e6:	21ff      	movs	r1, #255	; 0xff
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f001 fe51 	bl	8007090 <VL53L0X_WrByte>
 80053ee:	4603      	mov	r3, r0
 80053f0:	461a      	mov	r2, r3
 80053f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80053f6:	4313      	orrs	r3, r2
 80053f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80053fc:	2200      	movs	r2, #0
 80053fe:	2180      	movs	r1, #128	; 0x80
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f001 fe45 	bl	8007090 <VL53L0X_WrByte>
 8005406:	4603      	mov	r3, r0
 8005408:	461a      	mov	r2, r3
 800540a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800540e:	4313      	orrs	r3, r2
 8005410:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005414:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8005418:	2b00      	cmp	r3, #0
 800541a:	f040 8090 	bne.w	800553e <VL53L0X_get_info_from_device+0x990>
 800541e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005422:	2b07      	cmp	r3, #7
 8005424:	f000 808b 	beq.w	800553e <VL53L0X_get_info_from_device+0x990>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8005428:	78fb      	ldrb	r3, [r7, #3]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	d024      	beq.n	800547c <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8005432:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005436:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800543a:	2b00      	cmp	r3, #0
 800543c:	d11e      	bne.n	800547c <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8005444:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800544e:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8005452:	2300      	movs	r3, #0
 8005454:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005456:	e00e      	b.n	8005476 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8005458:	f107 0208 	add.w	r2, r7, #8
 800545c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800545e:	4413      	add	r3, r2
 8005460:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005466:	4413      	add	r3, r2
 8005468:	f503 73ab 	add.w	r3, r3, #342	; 0x156
 800546c:	460a      	mov	r2, r1
 800546e:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8005470:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005472:	3301      	adds	r3, #1
 8005474:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005476:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005478:	2b05      	cmp	r3, #5
 800547a:	dded      	ble.n	8005458 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800547c:	78fb      	ldrb	r3, [r7, #3]
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d019      	beq.n	80054ba <VL53L0X_get_info_from_device+0x90c>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8005486:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800548a:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800548e:	2b00      	cmp	r3, #0
 8005490:	d113      	bne.n	80054ba <VL53L0X_get_info_from_device+0x90c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005492:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800549c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f203 131f 	addw	r3, r3, #287	; 0x11f
 80054ac:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 80054ae:	f107 0310 	add.w	r3, r7, #16
 80054b2:	4619      	mov	r1, r3
 80054b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80054b6:	f006 fe88 	bl	800c1ca <strcpy>

		}

		if (((option & 4) == 4) &&
 80054ba:	78fb      	ldrb	r3, [r7, #3]
 80054bc:	f003 0304 	and.w	r3, r3, #4
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d030      	beq.n	8005526 <VL53L0X_get_info_from_device+0x978>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80054c4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80054c8:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d12a      	bne.n	8005526 <VL53L0X_get_info_from_device+0x978>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80054d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80054d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 80054e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054e2:	025b      	lsls	r3, r3, #9
 80054e4:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054ea:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 80054ee:	2300      	movs	r3, #0
 80054f0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 80054f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d011      	beq.n	800551e <VL53L0X_get_info_from_device+0x970>
				OffsetFixed1104_mm =
 80054fa:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80054fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	64bb      	str	r3, [r7, #72]	; 0x48
					DistMeasFixed1104_400_mm -
					DistMeasTgtFixed1104_mm;
				OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8005502:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005504:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005508:	fb02 f303 	mul.w	r3, r2, r3
 800550c:	091b      	lsrs	r3, r3, #4
				OffsetMicroMeters = (OffsetFixed1104_mm
 800550e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
				OffsetMicroMeters *= -1;
 8005512:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8005516:	425b      	negs	r3, r3
 8005518:	b29b      	uxth	r3, r3
 800551a:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800551e:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	605a      	str	r2, [r3, #4]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8005526:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800552a:	78fb      	ldrb	r3, [r7, #3]
 800552c:	4313      	orrs	r3, r2
 800552e:	b2db      	uxtb	r3, r3
 8005530:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8005534:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800553e:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8005542:	4618      	mov	r0, r3
 8005544:	3760      	adds	r7, #96	; 0x60
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
				      uint8_t vcsel_period_pclks)
{
 800554a:	b480      	push	{r7}
 800554c:	b087      	sub	sp, #28
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
 8005552:	460b      	mov	r3, r1
 8005554:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	 *  therefore set fixed value
	 */
	PLL_period_ps = 1655;
 8005556:	f240 6277 	movw	r2, #1655	; 0x677
 800555a:	f04f 0300 	mov.w	r3, #0
 800555e:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8005562:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8005566:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8005568:	78fb      	ldrb	r3, [r7, #3]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	fb02 f303 	mul.w	r3, r2, r3
 8005576:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8005578:	68bb      	ldr	r3, [r7, #8]
}
 800557a:	4618      	mov	r0, r3
 800557c:	371c      	adds	r7, #28
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8005586:	b480      	push	{r7}
 8005588:	b087      	sub	sp, #28
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800558e:	2300      	movs	r3, #0
 8005590:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8005592:	2300      	movs	r3, #0
 8005594:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8005596:	2300      	movs	r3, #0
 8005598:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d017      	beq.n	80055d0 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	3b01      	subs	r3, #1
 80055a4:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 80055a6:	e005      	b.n	80055b4 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	085b      	lsrs	r3, r3, #1
 80055ac:	613b      	str	r3, [r7, #16]
			ms_byte++;
 80055ae:	89fb      	ldrh	r3, [r7, #14]
 80055b0:	3301      	adds	r3, #1
 80055b2:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1f4      	bne.n	80055a8 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 80055be:	89fb      	ldrh	r3, [r7, #14]
 80055c0:	021b      	lsls	r3, r3, #8
 80055c2:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 80055cc:	4413      	add	r3, r2
 80055ce:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 80055d0:	8afb      	ldrh	r3, [r7, #22]

}
 80055d2:	4618      	mov	r0, r3
 80055d4:	371c      	adds	r7, #28
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 80055de:	b480      	push	{r7}
 80055e0:	b085      	sub	sp, #20
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	4603      	mov	r3, r0
 80055e6:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 80055e8:	2300      	movs	r3, #0
 80055ea:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80055ec:	88fb      	ldrh	r3, [r7, #6]
 80055ee:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 80055f0:	88fa      	ldrh	r2, [r7, #6]
 80055f2:	0a12      	lsrs	r2, r2, #8
 80055f4:	b292      	uxth	r2, r2
 80055f6:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 80055f8:	3301      	adds	r3, #1
 80055fa:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 80055fc:	68fb      	ldr	r3, [r7, #12]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3714      	adds	r7, #20
 8005602:	46bd      	mov	sp, r7
 8005604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005608:	4770      	bx	lr
	...

0800560c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b088      	sub	sp, #32
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	4613      	mov	r3, r2
 8005618:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800561e:	79fb      	ldrb	r3, [r7, #7]
 8005620:	4619      	mov	r1, r3
 8005622:	68f8      	ldr	r0, [r7, #12]
 8005624:	f7ff ff91 	bl	800554a <VL53L0X_calc_macro_period_ps>
 8005628:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005630:	4a0a      	ldr	r2, [pc, #40]	; (800565c <VL53L0X_calc_timeout_mclks+0x50>)
 8005632:	fba2 2303 	umull	r2, r3, r2, r3
 8005636:	099b      	lsrs	r3, r3, #6
 8005638:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005640:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	085b      	lsrs	r3, r3, #1
 8005648:	441a      	add	r2, r3
	timeout_period_mclks =
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005650:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 8005652:	69fb      	ldr	r3, [r7, #28]
}
 8005654:	4618      	mov	r0, r3
 8005656:	3720      	adds	r7, #32
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	10624dd3 	.word	0x10624dd3

08005660 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b086      	sub	sp, #24
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	460b      	mov	r3, r1
 800566a:	807b      	strh	r3, [r7, #2]
 800566c:	4613      	mov	r3, r2
 800566e:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8005670:	2300      	movs	r3, #0
 8005672:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8005674:	787b      	ldrb	r3, [r7, #1]
 8005676:	4619      	mov	r1, r3
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f7ff ff66 	bl	800554a <VL53L0X_calc_macro_period_ps>
 800567e:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005686:	4a0a      	ldr	r2, [pc, #40]	; (80056b0 <VL53L0X_calc_timeout_us+0x50>)
 8005688:	fba2 2303 	umull	r2, r3, r2, r3
 800568c:	099b      	lsrs	r3, r3, #6
 800568e:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8005690:	887b      	ldrh	r3, [r7, #2]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	fb02 f303 	mul.w	r3, r2, r3
 8005698:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800569c:	4a04      	ldr	r2, [pc, #16]	; (80056b0 <VL53L0X_calc_timeout_us+0x50>)
 800569e:	fba2 2303 	umull	r2, r3, r2, r3
 80056a2:	099b      	lsrs	r3, r3, #6
 80056a4:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 80056a6:	697b      	ldr	r3, [r7, #20]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	10624dd3 	.word	0x10624dd3

080056b4 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b08c      	sub	sp, #48	; 0x30
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	460b      	mov	r3, r1
 80056be:	607a      	str	r2, [r7, #4]
 80056c0:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80056c2:	2300      	movs	r3, #0
 80056c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 80056c8:	2300      	movs	r3, #0
 80056ca:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 80056ce:	2300      	movs	r3, #0
 80056d0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 80056d2:	2300      	movs	r3, #0
 80056d4:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 80056d6:	2300      	movs	r3, #0
 80056d8:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80056da:	7afb      	ldrb	r3, [r7, #11]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d005      	beq.n	80056ec <get_sequence_step_timeout+0x38>
 80056e0:	7afb      	ldrb	r3, [r7, #11]
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	d002      	beq.n	80056ec <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 80056e6:	7afb      	ldrb	r3, [r7, #11]
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d128      	bne.n	800573e <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80056ec:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80056f0:	461a      	mov	r2, r3
 80056f2:	2100      	movs	r1, #0
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f7fd f9ef 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 80056fa:	4603      	mov	r3, r0
 80056fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8005700:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005704:	2b00      	cmp	r3, #0
 8005706:	d109      	bne.n	800571c <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8005708:	f107 0320 	add.w	r3, r7, #32
 800570c:	461a      	mov	r2, r3
 800570e:	2146      	movs	r1, #70	; 0x46
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f001 fd3f 	bl	8007194 <VL53L0X_RdByte>
 8005716:	4603      	mov	r3, r0
 8005718:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800571c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005720:	b29b      	uxth	r3, r3
 8005722:	4618      	mov	r0, r3
 8005724:	f7ff ff5b 	bl	80055de <VL53L0X_decode_timeout>
 8005728:	4603      	mov	r3, r0
 800572a:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800572c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8005730:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005732:	4619      	mov	r1, r3
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f7ff ff93 	bl	8005660 <VL53L0X_calc_timeout_us>
 800573a:	62b8      	str	r0, [r7, #40]	; 0x28
 800573c:	e092      	b.n	8005864 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800573e:	7afb      	ldrb	r3, [r7, #11]
 8005740:	2b03      	cmp	r3, #3
 8005742:	d135      	bne.n	80057b0 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005744:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005748:	461a      	mov	r2, r3
 800574a:	2100      	movs	r1, #0
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f7fd f9c3 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 8005752:	4603      	mov	r3, r0
 8005754:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8005758:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800575c:	2b00      	cmp	r3, #0
 800575e:	f040 8081 	bne.w	8005864 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005762:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005766:	461a      	mov	r2, r3
 8005768:	2100      	movs	r1, #0
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f7fd f9b4 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 8005770:	4603      	mov	r3, r0
 8005772:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8005776:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800577a:	2b00      	cmp	r3, #0
 800577c:	d109      	bne.n	8005792 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800577e:	f107 031e 	add.w	r3, r7, #30
 8005782:	461a      	mov	r2, r3
 8005784:	2151      	movs	r1, #81	; 0x51
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f001 fd2e 	bl	80071e8 <VL53L0X_RdWord>
 800578c:	4603      	mov	r3, r0
 800578e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005792:	8bfb      	ldrh	r3, [r7, #30]
 8005794:	4618      	mov	r0, r3
 8005796:	f7ff ff22 	bl	80055de <VL53L0X_decode_timeout>
 800579a:	4603      	mov	r3, r0
 800579c:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800579e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80057a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80057a4:	4619      	mov	r1, r3
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f7ff ff5a 	bl	8005660 <VL53L0X_calc_timeout_us>
 80057ac:	62b8      	str	r0, [r7, #40]	; 0x28
 80057ae:	e059      	b.n	8005864 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80057b0:	7afb      	ldrb	r3, [r7, #11]
 80057b2:	2b04      	cmp	r3, #4
 80057b4:	d156      	bne.n	8005864 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80057b6:	f107 0314 	add.w	r3, r7, #20
 80057ba:	4619      	mov	r1, r3
 80057bc:	68f8      	ldr	r0, [r7, #12]
 80057be:	f7fd fa97 	bl	8002cf0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 80057c2:	2300      	movs	r3, #0
 80057c4:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 80057c6:	7dfb      	ldrb	r3, [r7, #23]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d01d      	beq.n	8005808 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80057cc:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80057d0:	461a      	mov	r2, r3
 80057d2:	2100      	movs	r1, #0
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f7fd f97f 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 80057da:	4603      	mov	r3, r0
 80057dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS)
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80057e0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d10f      	bne.n	8005808 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 80057e8:	f107 031e 	add.w	r3, r7, #30
 80057ec:	461a      	mov	r2, r3
 80057ee:	2151      	movs	r1, #81	; 0x51
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f001 fcf9 	bl	80071e8 <VL53L0X_RdWord>
 80057f6:	4603      	mov	r3, r0
 80057f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80057fc:	8bfb      	ldrh	r3, [r7, #30]
 80057fe:	4618      	mov	r0, r3
 8005800:	f7ff feed 	bl	80055de <VL53L0X_decode_timeout>
 8005804:	4603      	mov	r3, r0
 8005806:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8005808:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800580c:	2b00      	cmp	r3, #0
 800580e:	d109      	bne.n	8005824 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8005810:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8005814:	461a      	mov	r2, r3
 8005816:	2101      	movs	r1, #1
 8005818:	68f8      	ldr	r0, [r7, #12]
 800581a:	f7fd f95d 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 800581e:	4603      	mov	r3, r0
 8005820:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8005824:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005828:	2b00      	cmp	r3, #0
 800582a:	d10f      	bne.n	800584c <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800582c:	f107 031c 	add.w	r3, r7, #28
 8005830:	461a      	mov	r2, r3
 8005832:	2171      	movs	r1, #113	; 0x71
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f001 fcd7 	bl	80071e8 <VL53L0X_RdWord>
 800583a:	4603      	mov	r3, r0
 800583c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			    VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
			    &FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8005840:	8bbb      	ldrh	r3, [r7, #28]
 8005842:	4618      	mov	r0, r3
 8005844:	f7ff fecb 	bl	80055de <VL53L0X_decode_timeout>
 8005848:	4603      	mov	r3, r0
 800584a:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800584c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800584e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8005854:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8005858:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800585a:	4619      	mov	r1, r3
 800585c:	68f8      	ldr	r0, [r7, #12]
 800585e:	f7ff feff 	bl	8005660 <VL53L0X_calc_timeout_us>
 8005862:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005868:	601a      	str	r2, [r3, #0]

	return Status;
 800586a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800586e:	4618      	mov	r0, r3
 8005870:	3730      	adds	r7, #48	; 0x30
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}

08005876 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8005876:	b580      	push	{r7, lr}
 8005878:	b08a      	sub	sp, #40	; 0x28
 800587a:	af00      	add	r7, sp, #0
 800587c:	60f8      	str	r0, [r7, #12]
 800587e:	460b      	mov	r3, r1
 8005880:	607a      	str	r2, [r7, #4]
 8005882:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005884:	2300      	movs	r3, #0
 8005886:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800588a:	7afb      	ldrb	r3, [r7, #11]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <set_sequence_step_timeout+0x26>
 8005890:	7afb      	ldrb	r3, [r7, #11]
 8005892:	2b01      	cmp	r3, #1
 8005894:	d002      	beq.n	800589c <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8005896:	7afb      	ldrb	r3, [r7, #11]
 8005898:	2b02      	cmp	r3, #2
 800589a:	d138      	bne.n	800590e <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800589c:	f107 031b 	add.w	r3, r7, #27
 80058a0:	461a      	mov	r2, r3
 80058a2:	2100      	movs	r1, #0
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f7fd f917 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 80058aa:	4603      	mov	r3, r0
 80058ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 80058b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d11a      	bne.n	80058ee <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 80058b8:	7efb      	ldrb	r3, [r7, #27]
 80058ba:	461a      	mov	r2, r3
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	68f8      	ldr	r0, [r7, #12]
 80058c0:	f7ff fea4 	bl	800560c <VL53L0X_calc_timeout_mclks>
 80058c4:	4603      	mov	r3, r0
 80058c6:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 80058c8:	8bbb      	ldrh	r3, [r7, #28]
 80058ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058ce:	d903      	bls.n	80058d8 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 80058d0:	23ff      	movs	r3, #255	; 0xff
 80058d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80058d6:	e004      	b.n	80058e2 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 80058d8:	8bbb      	ldrh	r3, [r7, #28]
 80058da:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 80058dc:	3b01      	subs	r3, #1
 80058de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80058e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 80058ee:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f040 80ab 	bne.w	8005a4e <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 80058f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80058fc:	461a      	mov	r2, r3
 80058fe:	2146      	movs	r1, #70	; 0x46
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f001 fbc5 	bl	8007090 <VL53L0X_WrByte>
 8005906:	4603      	mov	r3, r0
 8005908:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800590c:	e09f      	b.n	8005a4e <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800590e:	7afb      	ldrb	r3, [r7, #11]
 8005910:	2b03      	cmp	r3, #3
 8005912:	d135      	bne.n	8005980 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8005914:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005918:	2b00      	cmp	r3, #0
 800591a:	d11b      	bne.n	8005954 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800591c:	f107 031b 	add.w	r3, r7, #27
 8005920:	461a      	mov	r2, r3
 8005922:	2100      	movs	r1, #0
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f7fd f8d7 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 800592a:	4603      	mov	r3, r0
 800592c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8005930:	7efb      	ldrb	r3, [r7, #27]
 8005932:	461a      	mov	r2, r3
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	68f8      	ldr	r0, [r7, #12]
 8005938:	f7ff fe68 	bl	800560c <VL53L0X_calc_timeout_mclks>
 800593c:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800593e:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8005940:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005942:	4618      	mov	r0, r3
 8005944:	f7ff fe1f 	bl	8005586 <VL53L0X_encode_timeout>
 8005948:	4603      	mov	r3, r0
 800594a:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800594c:	8b3a      	ldrh	r2, [r7, #24]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8005954:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005958:	2b00      	cmp	r3, #0
 800595a:	d108      	bne.n	800596e <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800595c:	8b3b      	ldrh	r3, [r7, #24]
 800595e:	461a      	mov	r2, r3
 8005960:	2151      	movs	r1, #81	; 0x51
 8005962:	68f8      	ldr	r0, [r7, #12]
 8005964:	f001 fbb8 	bl	80070d8 <VL53L0X_WrWord>
 8005968:	4603      	mov	r3, r0
 800596a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800596e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005972:	2b00      	cmp	r3, #0
 8005974:	d16b      	bne.n	8005a4e <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800597e:	e066      	b.n	8005a4e <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8005980:	7afb      	ldrb	r3, [r7, #11]
 8005982:	2b04      	cmp	r3, #4
 8005984:	d160      	bne.n	8005a48 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8005986:	f107 0310 	add.w	r3, r7, #16
 800598a:	4619      	mov	r1, r3
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f7fd f9af 	bl	8002cf0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8005992:	2300      	movs	r3, #0
 8005994:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8005996:	7cfb      	ldrb	r3, [r7, #19]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d01d      	beq.n	80059d8 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800599c:	f107 031b 	add.w	r3, r7, #27
 80059a0:	461a      	mov	r2, r3
 80059a2:	2100      	movs	r1, #0
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f7fd f897 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 80059aa:	4603      	mov	r3, r0
 80059ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS)
				 */
				if (Status == VL53L0X_ERROR_NONE) {
 80059b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10f      	bne.n	80059d8 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 80059b8:	f107 0318 	add.w	r3, r7, #24
 80059bc:	461a      	mov	r2, r3
 80059be:	2151      	movs	r1, #81	; 0x51
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f001 fc11 	bl	80071e8 <VL53L0X_RdWord>
 80059c6:	4603      	mov	r3, r0
 80059c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 80059cc:	8b3b      	ldrh	r3, [r7, #24]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7ff fe05 	bl	80055de <VL53L0X_decode_timeout>
 80059d4:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 80059d6:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 80059d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d109      	bne.n	80059f4 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80059e0:	f107 031b 	add.w	r3, r7, #27
 80059e4:	461a      	mov	r2, r3
 80059e6:	2101      	movs	r1, #1
 80059e8:	68f8      	ldr	r0, [r7, #12]
 80059ea:	f7fd f875 	bl	8002ad8 <VL53L0X_GetVcselPulsePeriod>
 80059ee:	4603      	mov	r3, r0
 80059f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					    VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					    &CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 80059f4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d128      	bne.n	8005a4e <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 80059fc:	7efb      	ldrb	r3, [r7, #27]
 80059fe:	461a      	mov	r2, r3
 8005a00:	6879      	ldr	r1, [r7, #4]
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f7ff fe02 	bl	800560c <VL53L0X_calc_timeout_mclks>
 8005a08:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8005a0a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005a0c:	6a3a      	ldr	r2, [r7, #32]
 8005a0e:	4413      	add	r3, r2
 8005a10:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8005a12:	6a38      	ldr	r0, [r7, #32]
 8005a14:	f7ff fdb7 	bl	8005586 <VL53L0X_encode_timeout>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8005a1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d108      	bne.n	8005a36 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8005a24:	8bfb      	ldrh	r3, [r7, #30]
 8005a26:	461a      	mov	r2, r3
 8005a28:	2171      	movs	r1, #113	; 0x71
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f001 fb54 	bl	80070d8 <VL53L0X_WrWord>
 8005a30:	4603      	mov	r3, r0
 8005a32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8005a36:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d107      	bne.n	8005a4e <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8005a46:	e002      	b.n	8005a4e <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005a48:	23fc      	movs	r3, #252	; 0xfc
 8005a4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 8005a4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3728      	adds	r7, #40	; 0x28
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}

08005a5a <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8005a5a:	b580      	push	{r7, lr}
 8005a5c:	b08a      	sub	sp, #40	; 0x28
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	6078      	str	r0, [r7, #4]
 8005a62:	460b      	mov	r3, r1
 8005a64:	70fb      	strb	r3, [r7, #3]
 8005a66:	4613      	mov	r3, r2
 8005a68:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8005a70:	230c      	movs	r3, #12
 8005a72:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8005a76:	2312      	movs	r3, #18
 8005a78:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8005a7c:	2308      	movs	r3, #8
 8005a7e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8005a82:	230e      	movs	r3, #14
 8005a84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8005a8c:	78bb      	ldrb	r3, [r7, #2]
 8005a8e:	f003 0301 	and.w	r3, r3, #1
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005a98:	23fc      	movs	r3, #252	; 0xfc
 8005a9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005a9e:	e020      	b.n	8005ae2 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8005aa0:	78fb      	ldrb	r3, [r7, #3]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10d      	bne.n	8005ac2 <VL53L0X_set_vcsel_pulse_period+0x68>
 8005aa6:	78ba      	ldrb	r2, [r7, #2]
 8005aa8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005aac:	429a      	cmp	r2, r3
 8005aae:	d304      	bcc.n	8005aba <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8005ab0:	78ba      	ldrb	r2, [r7, #2]
 8005ab2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d903      	bls.n	8005ac2 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005aba:	23fc      	movs	r3, #252	; 0xfc
 8005abc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005ac0:	e00f      	b.n	8005ae2 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8005ac2:	78fb      	ldrb	r3, [r7, #3]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d10c      	bne.n	8005ae2 <VL53L0X_set_vcsel_pulse_period+0x88>
 8005ac8:	78ba      	ldrb	r2, [r7, #2]
 8005aca:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d304      	bcc.n	8005adc <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8005ad2:	78ba      	ldrb	r2, [r7, #2]
 8005ad4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d902      	bls.n	8005ae2 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005adc:	23fc      	movs	r3, #252	; 0xfc
 8005ade:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8005ae2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d002      	beq.n	8005af0 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8005aea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005aee:	e239      	b.n	8005f64 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8005af0:	78fb      	ldrb	r3, [r7, #3]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d150      	bne.n	8005b98 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8005af6:	78bb      	ldrb	r3, [r7, #2]
 8005af8:	2b0c      	cmp	r3, #12
 8005afa:	d110      	bne.n	8005b1e <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8005afc:	2218      	movs	r2, #24
 8005afe:	2157      	movs	r1, #87	; 0x57
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f001 fac5 	bl	8007090 <VL53L0X_WrByte>
 8005b06:	4603      	mov	r3, r0
 8005b08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8005b0c:	2208      	movs	r2, #8
 8005b0e:	2156      	movs	r1, #86	; 0x56
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f001 fabd 	bl	8007090 <VL53L0X_WrByte>
 8005b16:	4603      	mov	r3, r0
 8005b18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005b1c:	e17f      	b.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8005b1e:	78bb      	ldrb	r3, [r7, #2]
 8005b20:	2b0e      	cmp	r3, #14
 8005b22:	d110      	bne.n	8005b46 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8005b24:	2230      	movs	r2, #48	; 0x30
 8005b26:	2157      	movs	r1, #87	; 0x57
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f001 fab1 	bl	8007090 <VL53L0X_WrByte>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8005b34:	2208      	movs	r2, #8
 8005b36:	2156      	movs	r1, #86	; 0x56
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f001 faa9 	bl	8007090 <VL53L0X_WrByte>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005b44:	e16b      	b.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8005b46:	78bb      	ldrb	r3, [r7, #2]
 8005b48:	2b10      	cmp	r3, #16
 8005b4a:	d110      	bne.n	8005b6e <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8005b4c:	2240      	movs	r2, #64	; 0x40
 8005b4e:	2157      	movs	r1, #87	; 0x57
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f001 fa9d 	bl	8007090 <VL53L0X_WrByte>
 8005b56:	4603      	mov	r3, r0
 8005b58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8005b5c:	2208      	movs	r2, #8
 8005b5e:	2156      	movs	r1, #86	; 0x56
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f001 fa95 	bl	8007090 <VL53L0X_WrByte>
 8005b66:	4603      	mov	r3, r0
 8005b68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005b6c:	e157      	b.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8005b6e:	78bb      	ldrb	r3, [r7, #2]
 8005b70:	2b12      	cmp	r3, #18
 8005b72:	f040 8154 	bne.w	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8005b76:	2250      	movs	r2, #80	; 0x50
 8005b78:	2157      	movs	r1, #87	; 0x57
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f001 fa88 	bl	8007090 <VL53L0X_WrByte>
 8005b80:	4603      	mov	r3, r0
 8005b82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8005b86:	2208      	movs	r2, #8
 8005b88:	2156      	movs	r1, #86	; 0x56
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f001 fa80 	bl	8007090 <VL53L0X_WrByte>
 8005b90:	4603      	mov	r3, r0
 8005b92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005b96:	e142      	b.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8005b98:	78fb      	ldrb	r3, [r7, #3]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	f040 813f 	bne.w	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8005ba0:	78bb      	ldrb	r3, [r7, #2]
 8005ba2:	2b08      	cmp	r3, #8
 8005ba4:	d14c      	bne.n	8005c40 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8005ba6:	2210      	movs	r2, #16
 8005ba8:	2148      	movs	r1, #72	; 0x48
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f001 fa70 	bl	8007090 <VL53L0X_WrByte>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8005bb6:	2208      	movs	r2, #8
 8005bb8:	2147      	movs	r1, #71	; 0x47
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f001 fa68 	bl	8007090 <VL53L0X_WrByte>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	2132      	movs	r1, #50	; 0x32
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f001 fa60 	bl	8007090 <VL53L0X_WrByte>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8005bde:	220c      	movs	r2, #12
 8005be0:	2130      	movs	r1, #48	; 0x30
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f001 fa54 	bl	8007090 <VL53L0X_WrByte>
 8005be8:	4603      	mov	r3, r0
 8005bea:	461a      	mov	r2, r3
 8005bec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	21ff      	movs	r1, #255	; 0xff
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f001 fa48 	bl	8007090 <VL53L0X_WrByte>
 8005c00:	4603      	mov	r3, r0
 8005c02:	461a      	mov	r2, r3
 8005c04:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005c0e:	2230      	movs	r2, #48	; 0x30
 8005c10:	2130      	movs	r1, #48	; 0x30
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f001 fa3c 	bl	8007090 <VL53L0X_WrByte>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	461a      	mov	r2, r3
 8005c1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c20:	4313      	orrs	r3, r2
 8005c22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005c26:	2200      	movs	r2, #0
 8005c28:	21ff      	movs	r1, #255	; 0xff
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f001 fa30 	bl	8007090 <VL53L0X_WrByte>
 8005c30:	4603      	mov	r3, r0
 8005c32:	461a      	mov	r2, r3
 8005c34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005c3e:	e0ee      	b.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8005c40:	78bb      	ldrb	r3, [r7, #2]
 8005c42:	2b0a      	cmp	r3, #10
 8005c44:	d14c      	bne.n	8005ce0 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8005c46:	2228      	movs	r2, #40	; 0x28
 8005c48:	2148      	movs	r1, #72	; 0x48
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f001 fa20 	bl	8007090 <VL53L0X_WrByte>
 8005c50:	4603      	mov	r3, r0
 8005c52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8005c56:	2208      	movs	r2, #8
 8005c58:	2147      	movs	r1, #71	; 0x47
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f001 fa18 	bl	8007090 <VL53L0X_WrByte>
 8005c60:	4603      	mov	r3, r0
 8005c62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005c66:	2203      	movs	r2, #3
 8005c68:	2132      	movs	r1, #50	; 0x32
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f001 fa10 	bl	8007090 <VL53L0X_WrByte>
 8005c70:	4603      	mov	r3, r0
 8005c72:	461a      	mov	r2, r3
 8005c74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8005c7e:	2209      	movs	r2, #9
 8005c80:	2130      	movs	r1, #48	; 0x30
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f001 fa04 	bl	8007090 <VL53L0X_WrByte>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c90:	4313      	orrs	r3, r2
 8005c92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005c96:	2201      	movs	r2, #1
 8005c98:	21ff      	movs	r1, #255	; 0xff
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f001 f9f8 	bl	8007090 <VL53L0X_WrByte>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005cae:	2220      	movs	r2, #32
 8005cb0:	2130      	movs	r1, #48	; 0x30
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f001 f9ec 	bl	8007090 <VL53L0X_WrByte>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	461a      	mov	r2, r3
 8005cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	21ff      	movs	r1, #255	; 0xff
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f001 f9e0 	bl	8007090 <VL53L0X_WrByte>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005cde:	e09e      	b.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8005ce0:	78bb      	ldrb	r3, [r7, #2]
 8005ce2:	2b0c      	cmp	r3, #12
 8005ce4:	d14c      	bne.n	8005d80 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8005ce6:	2238      	movs	r2, #56	; 0x38
 8005ce8:	2148      	movs	r1, #72	; 0x48
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f001 f9d0 	bl	8007090 <VL53L0X_WrByte>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8005cf6:	2208      	movs	r2, #8
 8005cf8:	2147      	movs	r1, #71	; 0x47
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f001 f9c8 	bl	8007090 <VL53L0X_WrByte>
 8005d00:	4603      	mov	r3, r0
 8005d02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005d06:	2203      	movs	r2, #3
 8005d08:	2132      	movs	r1, #50	; 0x32
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f001 f9c0 	bl	8007090 <VL53L0X_WrByte>
 8005d10:	4603      	mov	r3, r0
 8005d12:	461a      	mov	r2, r3
 8005d14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8005d1e:	2208      	movs	r2, #8
 8005d20:	2130      	movs	r1, #48	; 0x30
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f001 f9b4 	bl	8007090 <VL53L0X_WrByte>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d30:	4313      	orrs	r3, r2
 8005d32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005d36:	2201      	movs	r2, #1
 8005d38:	21ff      	movs	r1, #255	; 0xff
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f001 f9a8 	bl	8007090 <VL53L0X_WrByte>
 8005d40:	4603      	mov	r3, r0
 8005d42:	461a      	mov	r2, r3
 8005d44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005d4e:	2220      	movs	r2, #32
 8005d50:	2130      	movs	r1, #48	; 0x30
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f001 f99c 	bl	8007090 <VL53L0X_WrByte>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d60:	4313      	orrs	r3, r2
 8005d62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005d66:	2200      	movs	r2, #0
 8005d68:	21ff      	movs	r1, #255	; 0xff
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f001 f990 	bl	8007090 <VL53L0X_WrByte>
 8005d70:	4603      	mov	r3, r0
 8005d72:	461a      	mov	r2, r3
 8005d74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005d7e:	e04e      	b.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8005d80:	78bb      	ldrb	r3, [r7, #2]
 8005d82:	2b0e      	cmp	r3, #14
 8005d84:	d14b      	bne.n	8005e1e <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8005d86:	2248      	movs	r2, #72	; 0x48
 8005d88:	2148      	movs	r1, #72	; 0x48
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f001 f980 	bl	8007090 <VL53L0X_WrByte>
 8005d90:	4603      	mov	r3, r0
 8005d92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8005d96:	2208      	movs	r2, #8
 8005d98:	2147      	movs	r1, #71	; 0x47
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f001 f978 	bl	8007090 <VL53L0X_WrByte>
 8005da0:	4603      	mov	r3, r0
 8005da2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8005da6:	2203      	movs	r2, #3
 8005da8:	2132      	movs	r1, #50	; 0x32
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f001 f970 	bl	8007090 <VL53L0X_WrByte>
 8005db0:	4603      	mov	r3, r0
 8005db2:	461a      	mov	r2, r3
 8005db4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005db8:	4313      	orrs	r3, r2
 8005dba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8005dbe:	2207      	movs	r2, #7
 8005dc0:	2130      	movs	r1, #48	; 0x30
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f001 f964 	bl	8007090 <VL53L0X_WrByte>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	461a      	mov	r2, r3
 8005dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	21ff      	movs	r1, #255	; 0xff
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f001 f958 	bl	8007090 <VL53L0X_WrByte>
 8005de0:	4603      	mov	r3, r0
 8005de2:	461a      	mov	r2, r3
 8005de4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005de8:	4313      	orrs	r3, r2
 8005dea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 8005dee:	2220      	movs	r2, #32
 8005df0:	2130      	movs	r1, #48	; 0x30
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f001 f94c 	bl	8007090 <VL53L0X_WrByte>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e00:	4313      	orrs	r3, r2
 8005e02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8005e06:	2200      	movs	r2, #0
 8005e08:	21ff      	movs	r1, #255	; 0xff
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f001 f940 	bl	8007090 <VL53L0X_WrByte>
 8005e10:	4603      	mov	r3, r0
 8005e12:	461a      	mov	r2, r3
 8005e14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8005e1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d17f      	bne.n	8005f26 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8005e26:	78bb      	ldrb	r3, [r7, #2]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f7fe fe36 	bl	8004a9a <VL53L0X_encode_vcsel_period>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8005e34:	78fb      	ldrb	r3, [r7, #3]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d002      	beq.n	8005e40 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d045      	beq.n	8005eca <VL53L0X_set_vcsel_pulse_period+0x470>
 8005e3e:	e06e      	b.n	8005f1e <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8005e40:	f107 0314 	add.w	r3, r7, #20
 8005e44:	461a      	mov	r2, r3
 8005e46:	2103      	movs	r1, #3
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff fc33 	bl	80056b4 <get_sequence_step_timeout>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8005e54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d109      	bne.n	8005e70 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8005e5c:	f107 0310 	add.w	r3, r7, #16
 8005e60:	461a      	mov	r2, r3
 8005e62:	2102      	movs	r1, #2
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f7ff fc25 	bl	80056b4 <get_sequence_step_timeout>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8005e70:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d109      	bne.n	8005e8c <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8005e78:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	2150      	movs	r1, #80	; 0x50
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f001 f905 	bl	8007090 <VL53L0X_WrByte>
 8005e86:	4603      	mov	r3, r0
 8005e88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8005e8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d108      	bne.n	8005ea6 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	461a      	mov	r2, r3
 8005e98:	2103      	movs	r1, #3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7ff fceb 	bl	8005876 <set_sequence_step_timeout>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8005ea6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d108      	bne.n	8005ec0 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	2102      	movs	r1, #2
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f7ff fcde 	bl	8005876 <set_sequence_step_timeout>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	78ba      	ldrb	r2, [r7, #2]
 8005ec4:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8005ec8:	e02e      	b.n	8005f28 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8005eca:	f107 0318 	add.w	r3, r7, #24
 8005ece:	461a      	mov	r2, r3
 8005ed0:	2104      	movs	r1, #4
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff fbee 	bl	80056b4 <get_sequence_step_timeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8005ede:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d109      	bne.n	8005efa <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 8005ee6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8005eea:	461a      	mov	r2, r3
 8005eec:	2170      	movs	r1, #112	; 0x70
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f001 f8ce 	bl	8007090 <VL53L0X_WrByte>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8005efa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d108      	bne.n	8005f14 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8005f02:	69bb      	ldr	r3, [r7, #24]
 8005f04:	461a      	mov	r2, r3
 8005f06:	2104      	movs	r1, #4
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f7ff fcb4 	bl	8005876 <set_sequence_step_timeout>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	78ba      	ldrb	r2, [r7, #2]
 8005f18:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8005f1c:	e004      	b.n	8005f28 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005f1e:	23fc      	movs	r3, #252	; 0xfc
 8005f20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005f24:	e000      	b.n	8005f28 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 8005f26:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8005f28:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d109      	bne.n	8005f44 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8005f36:	69f9      	ldr	r1, [r7, #28]
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f7fc fd8f 	bl	8002a5c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8005f44:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d109      	bne.n	8005f60 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8005f4c:	f107 010f 	add.w	r1, r7, #15
 8005f50:	2301      	movs	r3, #1
 8005f52:	2200      	movs	r2, #0
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7fe fcbb 	bl	80048d0 <VL53L0X_perform_phase_calibration>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 8005f60:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3728      	adds	r7, #40	; 0x28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b086      	sub	sp, #24
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	460b      	mov	r3, r1
 8005f76:	607a      	str	r2, [r7, #4]
 8005f78:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 8005f7e:	7afb      	ldrb	r3, [r7, #11]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d002      	beq.n	8005f8a <VL53L0X_get_vcsel_pulse_period+0x1e>
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d00a      	beq.n	8005f9e <VL53L0X_get_vcsel_pulse_period+0x32>
 8005f88:	e013      	b.n	8005fb2 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8005f8a:	f107 0316 	add.w	r3, r7, #22
 8005f8e:	461a      	mov	r2, r3
 8005f90:	2150      	movs	r1, #80	; 0x50
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f001 f8fe 	bl	8007194 <VL53L0X_RdByte>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8005f9c:	e00b      	b.n	8005fb6 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8005f9e:	f107 0316 	add.w	r3, r7, #22
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	2170      	movs	r1, #112	; 0x70
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f001 f8f4 	bl	8007194 <VL53L0X_RdByte>
 8005fac:	4603      	mov	r3, r0
 8005fae:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8005fb0:	e001      	b.n	8005fb6 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8005fb2:	23fc      	movs	r3, #252	; 0xfc
 8005fb4:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8005fb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d107      	bne.n	8005fce <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8005fbe:	7dbb      	ldrb	r3, [r7, #22]
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	f7fe fd57 	bl	8004a74 <VL53L0X_decode_vcsel_period>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	701a      	strb	r2, [r3, #0]

	return Status;
 8005fce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3718      	adds	r7, #24
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <VL53L0X_set_measurement_timing_budget_micro_seconds>:


VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b090      	sub	sp, #64	; 0x40
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	6078      	str	r0, [r7, #4]
 8005fe2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8005fea:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8005fee:	60fb      	str	r3, [r7, #12]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8005ff0:	f240 7376 	movw	r3, #1910	; 0x776
 8005ff4:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t EndOverheadMicroSeconds		= 960;
 8005ff6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8005ffa:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8005ffc:	f44f 7325 	mov.w	r3, #660	; 0x294
 8006000:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t TccOverheadMicroSeconds		= 590;
 8006002:	f240 234e 	movw	r3, #590	; 0x24e
 8006006:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t DssOverheadMicroSeconds		= 690;
 8006008:	f240 23b2 	movw	r3, #690	; 0x2b2
 800600c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800600e:	f44f 7325 	mov.w	r3, #660	; 0x294
 8006012:	623b      	str	r3, [r7, #32]
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8006014:	f240 2326 	movw	r3, #550	; 0x226
 8006018:	61fb      	str	r3, [r7, #28]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800601a:	2300      	movs	r3, #0
 800601c:	60bb      	str	r3, [r7, #8]
	uint32_t SubTimeout = 0;
 800601e:	2300      	movs	r3, #0
 8006020:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8006022:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	63bb      	str	r3, [r7, #56]	; 0x38

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800602e:	f107 0310 	add.w	r3, r7, #16
 8006032:	4619      	mov	r1, r3
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f7fc fe5b 	bl	8002cf0 <VL53L0X_GetSequenceStepEnables>
 800603a:	4603      	mov	r3, r0
 800603c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE &&
 8006040:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006044:	2b00      	cmp	r3, #0
 8006046:	d15b      	bne.n	8006100 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
		(SchedulerSequenceSteps.TccOn  ||
 8006048:	7c3b      	ldrb	r3, [r7, #16]
	if (Status == VL53L0X_ERROR_NONE &&
 800604a:	2b00      	cmp	r3, #0
 800604c:	d105      	bne.n	800605a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800604e:	7c7b      	ldrb	r3, [r7, #17]
		(SchedulerSequenceSteps.TccOn  ||
 8006050:	2b00      	cmp	r3, #0
 8006052:	d102      	bne.n	800605a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn)) {
 8006054:	7cbb      	ldrb	r3, [r7, #18]
		SchedulerSequenceSteps.MsrcOn ||
 8006056:	2b00      	cmp	r3, #0
 8006058:	d052      	beq.n	8006100 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800605a:	f107 030c 	add.w	r3, r7, #12
 800605e:	461a      	mov	r2, r3
 8006060:	2102      	movs	r1, #2
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f7ff fb26 	bl	80056b4 <get_sequence_step_timeout>
 8006068:	4603      	mov	r3, r0
 800606a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled.
		 */

		if (Status != VL53L0X_ERROR_NONE)
 800606e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa2>
			return Status;
 8006076:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800607a:	e07d      	b.n	8006178 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800607c:	7c3b      	ldrb	r3, [r7, #16]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00f      	beq.n	80060a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8006082:	68fb      	ldr	r3, [r7, #12]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8006084:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006086:	4413      	add	r3, r2
 8006088:	61bb      	str	r3, [r7, #24]

			if (SubTimeout <
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800608e:	429a      	cmp	r2, r3
 8006090:	d204      	bcs.n	800609c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc2>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8006092:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	63bb      	str	r3, [r7, #56]	; 0x38
 800609a:	e002      	b.n	80060a2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800609c:	23fc      	movs	r3, #252	; 0xfc
 800609e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80060a2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d002      	beq.n	80060b0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
			LOG_FUNCTION_END(Status);
			return Status;
 80060aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80060ae:	e063      	b.n	8006178 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80060b0:	7cbb      	ldrb	r3, [r7, #18]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d011      	beq.n	80060da <VL53L0X_set_measurement_timing_budget_micro_seconds+0x100>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80060b6:	68fa      	ldr	r2, [r7, #12]
 80060b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ba:	4413      	add	r3, r2
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	61bb      	str	r3, [r7, #24]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80060c0:	69ba      	ldr	r2, [r7, #24]
 80060c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d204      	bcs.n	80060d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf8>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80060c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	63bb      	str	r3, [r7, #56]	; 0x38
 80060d0:	e016      	b.n	8006100 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80060d2:	23fc      	movs	r3, #252	; 0xfc
 80060d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80060d8:	e012      	b.n	8006100 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 80060da:	7c7b      	ldrb	r3, [r7, #17]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00f      	beq.n	8006100 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060e4:	4413      	add	r3, r2
 80060e6:	61bb      	str	r3, [r7, #24]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80060e8:	69ba      	ldr	r2, [r7, #24]
 80060ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d204      	bcs.n	80060fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x120>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80060f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80060f8:	e002      	b.n	8006100 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80060fa:	23fc      	movs	r3, #252	; 0xfc
 80060fc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8006100:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006104:	2b00      	cmp	r3, #0
 8006106:	d002      	beq.n	800610e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x134>
		LOG_FUNCTION_END(Status);
		return Status;
 8006108:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800610c:	e034      	b.n	8006178 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800610e:	7cfb      	ldrb	r3, [r7, #19]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d019      	beq.n	8006148 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8006114:	f107 0308 	add.w	r3, r7, #8
 8006118:	461a      	mov	r2, r3
 800611a:	2103      	movs	r1, #3
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f7ff fac9 	bl	80056b4 <get_sequence_step_timeout>
 8006122:	4603      	mov	r3, r0
 8006124:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	6a3a      	ldr	r2, [r7, #32]
 800612c:	4413      	add	r3, r2
 800612e:	61bb      	str	r3, [r7, #24]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006134:	429a      	cmp	r2, r3
 8006136:	d204      	bcs.n	8006142 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x168>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8006138:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	1ad3      	subs	r3, r2, r3
 800613e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006140:	e002      	b.n	8006148 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006142:	23fc      	movs	r3, #252	; 0xfc
 8006144:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8006148:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800614c:	2b00      	cmp	r3, #0
 800614e:	d111      	bne.n	8006174 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>
		SchedulerSequenceSteps.FinalRangeOn) {
 8006150:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00e      	beq.n	8006174 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>

		FinalRangeTimingBudgetMicroSeconds -=
 8006156:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	63bb      	str	r3, [r7, #56]	; 0x38
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an
		 * error will be set. Otherwise the remaining time will be
		 * applied to the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800615e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006160:	2104      	movs	r1, #4
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f7ff fb87 	bl	8005876 <set_sequence_step_timeout>
 8006168:	4603      	mov	r3, r0
 800616a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	683a      	ldr	r2, [r7, #0]
 8006172:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8006174:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8006178:	4618      	mov	r0, r3
 800617a:	3740      	adds	r7, #64	; 0x40
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b090      	sub	sp, #64	; 0x40
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800618a:	2300      	movs	r3, #0
 800618c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8006190:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006194:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8006196:	f240 7376 	movw	r3, #1910	; 0x776
 800619a:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800619c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80061a0:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80061a2:	f44f 7325 	mov.w	r3, #660	; 0x294
 80061a6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80061a8:	f240 234e 	movw	r3, #590	; 0x24e
 80061ac:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80061ae:	f240 23b2 	movw	r3, #690	; 0x2b2
 80061b2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80061b4:	f44f 7325 	mov.w	r3, #660	; 0x294
 80061b8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80061ba:	f240 2326 	movw	r3, #550	; 0x226
 80061be:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80061c0:	2300      	movs	r3, #0
 80061c2:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 80061c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061c8:	441a      	add	r2, r3
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80061ce:	f107 0318 	add.w	r3, r7, #24
 80061d2:	4619      	mov	r1, r3
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f7fc fd8b 	bl	8002cf0 <VL53L0X_GetSequenceStepEnables>
 80061da:	4603      	mov	r3, r0
 80061dc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 80061e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 80061e8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80061ec:	e075      	b.n	80062da <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 80061ee:	7e3b      	ldrb	r3, [r7, #24]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d105      	bne.n	8006200 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 80061f4:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d102      	bne.n	8006200 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 80061fa:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d030      	beq.n	8006262 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8006200:	f107 0310 	add.w	r3, r7, #16
 8006204:	461a      	mov	r2, r3
 8006206:	2102      	movs	r1, #2
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f7ff fa53 	bl	80056b4 <get_sequence_step_timeout>
 800620e:	4603      	mov	r3, r0
 8006210:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8006214:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006218:	2b00      	cmp	r3, #0
 800621a:	d122      	bne.n	8006262 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800621c:	7e3b      	ldrb	r3, [r7, #24]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d007      	beq.n	8006232 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8006226:	6939      	ldr	r1, [r7, #16]
 8006228:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800622a:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800622c:	441a      	add	r2, r3
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8006232:	7ebb      	ldrb	r3, [r7, #26]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d009      	beq.n	800624c <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800623c:	6939      	ldr	r1, [r7, #16]
 800623e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006240:	440b      	add	r3, r1
 8006242:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8006244:	441a      	add	r2, r3
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	601a      	str	r2, [r3, #0]
 800624a:	e00a      	b.n	8006262 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800624c:	7e7b      	ldrb	r3, [r7, #25]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d007      	beq.n	8006262 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8006256:	6939      	ldr	r1, [r7, #16]
 8006258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625a:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800625c:	441a      	add	r2, r3
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006262:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006266:	2b00      	cmp	r3, #0
 8006268:	d114      	bne.n	8006294 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800626a:	7efb      	ldrb	r3, [r7, #27]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d011      	beq.n	8006294 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 8006270:	f107 030c 	add.w	r3, r7, #12
 8006274:	461a      	mov	r2, r3
 8006276:	2103      	movs	r1, #3
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f7ff fa1b 	bl	80056b4 <get_sequence_step_timeout>
 800627e:	4603      	mov	r3, r0
 8006280:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8006288:	68f9      	ldr	r1, [r7, #12]
 800628a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800628e:	441a      	add	r2, r3
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006294:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006298:	2b00      	cmp	r3, #0
 800629a:	d114      	bne.n	80062c6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800629c:	7f3b      	ldrb	r3, [r7, #28]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d011      	beq.n	80062c6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80062a2:	f107 0314 	add.w	r3, r7, #20
 80062a6:	461a      	mov	r2, r3
 80062a8:	2104      	movs	r1, #4
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f7ff fa02 	bl	80056b4 <get_sequence_step_timeout>
 80062b0:	4603      	mov	r3, r0
 80062b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 80062ba:	6979      	ldr	r1, [r7, #20]
 80062bc:	6a3b      	ldr	r3, [r7, #32]
 80062be:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80062c0:	441a      	add	r2, r3
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80062c6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d103      	bne.n	80062d6 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80062d6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3740      	adds	r7, #64	; 0x40
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
	...

080062e4 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b088      	sub	sp, #32
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062ee:	2300      	movs	r3, #0
 80062f0:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 80062f2:	2300      	movs	r3, #0
 80062f4:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80062f6:	e0c6      	b.n	8006486 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	4413      	add	r3, r2
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	74fb      	strb	r3, [r7, #19]
		Index++;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	3301      	adds	r3, #1
 8006306:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8006308:	7cfb      	ldrb	r3, [r7, #19]
 800630a:	2bff      	cmp	r3, #255	; 0xff
 800630c:	f040 808d 	bne.w	800642a <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	4413      	add	r3, r2
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	747b      	strb	r3, [r7, #17]
			Index++;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	3301      	adds	r3, #1
 800631e:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8006320:	7c7b      	ldrb	r3, [r7, #17]
 8006322:	2b03      	cmp	r3, #3
 8006324:	d87e      	bhi.n	8006424 <VL53L0X_load_tuning_settings+0x140>
 8006326:	a201      	add	r2, pc, #4	; (adr r2, 800632c <VL53L0X_load_tuning_settings+0x48>)
 8006328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632c:	0800633d 	.word	0x0800633d
 8006330:	08006377 	.word	0x08006377
 8006334:	080063b1 	.word	0x080063b1
 8006338:	080063eb 	.word	0x080063eb
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	4413      	add	r3, r2
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	743b      	strb	r3, [r7, #16]
				Index++;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	3301      	adds	r3, #1
 800634a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	683a      	ldr	r2, [r7, #0]
 8006350:	4413      	add	r3, r2
 8006352:	781b      	ldrb	r3, [r3, #0]
 8006354:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	3301      	adds	r3, #1
 800635a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800635c:	7c3b      	ldrb	r3, [r7, #16]
 800635e:	b29b      	uxth	r3, r3
 8006360:	021b      	lsls	r3, r3, #8
 8006362:	b29a      	uxth	r2, r3
 8006364:	7bfb      	ldrb	r3, [r7, #15]
 8006366:	b29b      	uxth	r3, r3
 8006368:	4413      	add	r3, r2
 800636a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	89ba      	ldrh	r2, [r7, #12]
 8006370:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
				break;
 8006374:	e087      	b.n	8006486 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	4413      	add	r3, r2
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	743b      	strb	r3, [r7, #16]
				Index++;
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	3301      	adds	r3, #1
 8006384:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	683a      	ldr	r2, [r7, #0]
 800638a:	4413      	add	r3, r2
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	3301      	adds	r3, #1
 8006394:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8006396:	7c3b      	ldrb	r3, [r7, #16]
 8006398:	b29b      	uxth	r3, r3
 800639a:	021b      	lsls	r3, r3, #8
 800639c:	b29a      	uxth	r2, r3
 800639e:	7bfb      	ldrb	r3, [r7, #15]
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	4413      	add	r3, r2
 80063a4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	89ba      	ldrh	r2, [r7, #12]
 80063aa:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
					Temp16);
				break;
 80063ae:	e06a      	b.n	8006486 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	683a      	ldr	r2, [r7, #0]
 80063b4:	4413      	add	r3, r2
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	743b      	strb	r3, [r7, #16]
				Index++;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	3301      	adds	r3, #1
 80063be:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	4413      	add	r3, r2
 80063c6:	781b      	ldrb	r3, [r3, #0]
 80063c8:	73fb      	strb	r3, [r7, #15]
				Index++;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	3301      	adds	r3, #1
 80063ce:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80063d0:	7c3b      	ldrb	r3, [r7, #16]
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	021b      	lsls	r3, r3, #8
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	7bfb      	ldrb	r3, [r7, #15]
 80063da:	b29b      	uxth	r3, r3
 80063dc:	4413      	add	r3, r2
 80063de:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	89ba      	ldrh	r2, [r7, #12]
 80063e4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
				break;
 80063e8:	e04d      	b.n	8006486 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	4413      	add	r3, r2
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	743b      	strb	r3, [r7, #16]
				Index++;
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	3301      	adds	r3, #1
 80063f8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	683a      	ldr	r2, [r7, #0]
 80063fe:	4413      	add	r3, r2
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	73fb      	strb	r3, [r7, #15]
				Index++;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	3301      	adds	r3, #1
 8006408:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800640a:	7c3b      	ldrb	r3, [r7, #16]
 800640c:	b29b      	uxth	r3, r3
 800640e:	021b      	lsls	r3, r3, #8
 8006410:	b29a      	uxth	r2, r3
 8006412:	7bfb      	ldrb	r3, [r7, #15]
 8006414:	b29b      	uxth	r3, r3
 8006416:	4413      	add	r3, r2
 8006418:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	89ba      	ldrh	r2, [r7, #12]
 800641e:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168
				break;
 8006422:	e030      	b.n	8006486 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006424:	23fc      	movs	r3, #252	; 0xfc
 8006426:	77fb      	strb	r3, [r7, #31]
 8006428:	e02d      	b.n	8006486 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800642a:	7cfb      	ldrb	r3, [r7, #19]
 800642c:	2b04      	cmp	r3, #4
 800642e:	d828      	bhi.n	8006482 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	4413      	add	r3, r2
 8006436:	781b      	ldrb	r3, [r3, #0]
 8006438:	74bb      	strb	r3, [r7, #18]
			Index++;
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	3301      	adds	r3, #1
 800643e:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8006440:	2300      	movs	r3, #0
 8006442:	61bb      	str	r3, [r7, #24]
 8006444:	e00f      	b.n	8006466 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	683a      	ldr	r2, [r7, #0]
 800644a:	4413      	add	r3, r2
 800644c:	7819      	ldrb	r1, [r3, #0]
 800644e:	f107 0208 	add.w	r2, r7, #8
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	4413      	add	r3, r2
 8006456:	460a      	mov	r2, r1
 8006458:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	3301      	adds	r3, #1
 800645e:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	3301      	adds	r3, #1
 8006464:	61bb      	str	r3, [r7, #24]
 8006466:	7cfb      	ldrb	r3, [r7, #19]
 8006468:	69ba      	ldr	r2, [r7, #24]
 800646a:	429a      	cmp	r2, r3
 800646c:	dbeb      	blt.n	8006446 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800646e:	7cfb      	ldrb	r3, [r7, #19]
 8006470:	f107 0208 	add.w	r2, r7, #8
 8006474:	7cb9      	ldrb	r1, [r7, #18]
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 fdae 	bl	8006fd8 <VL53L0X_WriteMulti>
 800647c:	4603      	mov	r3, r0
 800647e:	77fb      	strb	r3, [r7, #31]
 8006480:	e001      	b.n	8006486 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006482:	23fc      	movs	r3, #252	; 0xfc
 8006484:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	4413      	add	r3, r2
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d004      	beq.n	800649c <VL53L0X_load_tuning_settings+0x1b8>
 8006492:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006496:	2b00      	cmp	r3, #0
 8006498:	f43f af2e 	beq.w	80062f8 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800649c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3720      	adds	r7, #32
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b088      	sub	sp, #32
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80064b4:	2300      	movs	r3, #0
 80064b6:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 80064be:	f107 0313 	add.w	r3, r7, #19
 80064c2:	4619      	mov	r1, r3
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	f7fc fc9f 	bl	8002e08 <VL53L0X_GetXTalkCompensationEnable>
 80064ca:	4603      	mov	r3, r0
 80064cc:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 80064ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d111      	bne.n	80064fa <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 80064d6:	7cfb      	ldrb	r3, [r7, #19]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d00e      	beq.n	80064fa <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	8a9b      	ldrh	r3, [r3, #20]
 80064e6:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	fb02 f303 	mul.w	r3, r2, r3
 80064ee:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	3380      	adds	r3, #128	; 0x80
 80064f4:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 80064fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3720      	adds	r7, #32
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b086      	sub	sp, #24
 800650a:	af00      	add	r7, sp, #0
 800650c:	60f8      	str	r0, [r7, #12]
 800650e:	60b9      	str	r1, [r7, #8]
 8006510:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006512:	2300      	movs	r3, #0
 8006514:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800651e:	f107 0310 	add.w	r3, r7, #16
 8006522:	461a      	mov	r2, r3
 8006524:	68b9      	ldr	r1, [r7, #8]
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f7ff ffbe 	bl	80064a8 <VL53L0X_get_total_xtalk_rate>
 800652c:	4603      	mov	r3, r0
 800652e:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8006530:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d105      	bne.n	8006544 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	441a      	add	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	601a      	str	r2, [r3, #0]

	return Status;
 8006544:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006548:	4618      	mov	r0, r3
 800654a:	3718      	adds	r7, #24
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <get_dmax_lut_points>:

VL53L0X_Error get_dmax_lut_points(VL53L0X_DMaxLUT_t data, uint32_t lut_size,
	FixPoint1616_t input, int32_t *index0,	int32_t *index1){
 8006550:	b084      	sub	sp, #16
 8006552:	b480      	push	{r7}
 8006554:	b085      	sub	sp, #20
 8006556:	af00      	add	r7, sp, #0
 8006558:	f107 0c18 	add.w	ip, r7, #24
 800655c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006560:	2300      	movs	r3, #0
 8006562:	70fb      	strb	r3, [r7, #3]
	FixPoint1616_t index0_tmp = 0;
 8006564:	2300      	movs	r3, #0
 8006566:	60fb      	str	r3, [r7, #12]
	FixPoint1616_t index1_tmp = 0;
 8006568:	2300      	movs	r3, #0
 800656a:	60bb      	str	r3, [r7, #8]
	int index = 0;
 800656c:	2300      	movs	r3, #0
 800656e:	607b      	str	r3, [r7, #4]

	for (index = 0; index < lut_size; index++) {
 8006570:	2300      	movs	r3, #0
 8006572:	607b      	str	r3, [r7, #4]
 8006574:	e00d      	b.n	8006592 <get_dmax_lut_points+0x42>
		if (input <= data.ambRate_mcps[index]) {
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f107 0218 	add.w	r2, r7, #24
 800657c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006580:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006582:	429a      	cmp	r2, r3
 8006584:	d802      	bhi.n	800658c <get_dmax_lut_points+0x3c>
			index1_tmp = index;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	60bb      	str	r3, [r7, #8]
			break;
 800658a:	e006      	b.n	800659a <get_dmax_lut_points+0x4a>
	for (index = 0; index < lut_size; index++) {
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	3301      	adds	r3, #1
 8006590:	607b      	str	r3, [r7, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006596:	429a      	cmp	r2, r3
 8006598:	d8ed      	bhi.n	8006576 <get_dmax_lut_points+0x26>
		}
	}

	if (index == lut_size) {
 800659a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d105      	bne.n	80065ae <get_dmax_lut_points+0x5e>
		/* input is higher than last x point */
		index0_tmp = index1_tmp = lut_size - 1;
 80065a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065a4:	3b01      	subs	r3, #1
 80065a6:	60bb      	str	r3, [r7, #8]
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	60fb      	str	r3, [r7, #12]
 80065ac:	e008      	b.n	80065c0 <get_dmax_lut_points+0x70>
	} else if (index1_tmp == 0) {
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d102      	bne.n	80065ba <get_dmax_lut_points+0x6a>
		/* input is lower than first x point */
		index0_tmp = 0;
 80065b4:	2300      	movs	r3, #0
 80065b6:	60fb      	str	r3, [r7, #12]
 80065b8:	e002      	b.n	80065c0 <get_dmax_lut_points+0x70>
	} else{
		/* input is in between 2 points */
		index0_tmp = index1_tmp - 1;
 80065ba:	68bb      	ldr	r3, [r7, #8]
 80065bc:	3b01      	subs	r3, #1
 80065be:	60fb      	str	r3, [r7, #12]
	}

	*index0 = index0_tmp;
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80065c4:	601a      	str	r2, [r3, #0]
	*index1 = index1_tmp;
 80065c6:	68ba      	ldr	r2, [r7, #8]
 80065c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065ca:	601a      	str	r2, [r3, #0]

	return Status;
 80065cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3714      	adds	r7, #20
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	b004      	add	sp, #16
 80065dc:	4770      	bx	lr

080065de <VL53L0X_calc_dmax>:

VL53L0X_Error VL53L0X_calc_dmax(
	VL53L0X_DEV Dev, FixPoint1616_t ambRateMeas, uint32_t *pdmax_mm){
 80065de:	b5b0      	push	{r4, r5, r7, lr}
 80065e0:	b0ba      	sub	sp, #232	; 0xe8
 80065e2:	af0e      	add	r7, sp, #56	; 0x38
 80065e4:	60f8      	str	r0, [r7, #12]
 80065e6:	60b9      	str	r1, [r7, #8]
 80065e8:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065ea:	2300      	movs	r3, #0
 80065ec:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
	VL53L0X_DeviceParameters_t CurrentParameters;
	int32_t index0 = 0;
 80065f0:	2300      	movs	r3, #0
 80065f2:	61bb      	str	r3, [r7, #24]
	int32_t index1 = 0;
 80065f4:	2300      	movs	r3, #0
 80065f6:	617b      	str	r3, [r7, #20]
	FixPoint1616_t dmax_mm;
	FixPoint1616_t linearSlope;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80065f8:	f107 031c 	add.w	r3, r7, #28
 80065fc:	4619      	mov	r1, r3
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f7fc f918 	bl	8002834 <VL53L0X_GetDeviceParameters>
 8006604:	4603      	mov	r3, r0
 8006606:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab

	if (ambRateMeas <= CurrentParameters.dmax_lut.ambRate_mcps[0]) {
 800660a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800660c:	68ba      	ldr	r2, [r7, #8]
 800660e:	429a      	cmp	r2, r3
 8006610:	d803      	bhi.n	800661a <VL53L0X_calc_dmax+0x3c>
		dmax_mm = CurrentParameters.dmax_lut.dmax_mm[0];
 8006612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006614:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006618:	e081      	b.n	800671e <VL53L0X_calc_dmax+0x140>
	} else if (ambRateMeas >=
		   CurrentParameters.dmax_lut.
		   ambRate_mcps[VL53L0X_DMAX_LUT_SIZE - 1]) {
 800661a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
	} else if (ambRateMeas >=
 800661c:	68ba      	ldr	r2, [r7, #8]
 800661e:	429a      	cmp	r2, r3
 8006620:	d304      	bcc.n	800662c <VL53L0X_calc_dmax+0x4e>
		dmax_mm =
 8006622:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006626:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800662a:	e078      	b.n	800671e <VL53L0X_calc_dmax+0x140>
		    CurrentParameters.dmax_lut.dmax_mm[VL53L0X_DMAX_LUT_SIZE -
						       1];
	} else{
		get_dmax_lut_points(CurrentParameters.dmax_lut,
 800662c:	f107 0314 	add.w	r3, r7, #20
 8006630:	930d      	str	r3, [sp, #52]	; 0x34
 8006632:	f107 0318 	add.w	r3, r7, #24
 8006636:	930c      	str	r3, [sp, #48]	; 0x30
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	930b      	str	r3, [sp, #44]	; 0x2c
 800663c:	2307      	movs	r3, #7
 800663e:	930a      	str	r3, [sp, #40]	; 0x28
 8006640:	466d      	mov	r5, sp
 8006642:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8006646:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006648:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800664a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800664c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800664e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006652:	e885 0003 	stmia.w	r5, {r0, r1}
 8006656:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800665a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800665c:	f7ff ff78 	bl	8006550 <get_dmax_lut_points>
			VL53L0X_DMAX_LUT_SIZE, ambRateMeas, &index0, &index1);

		if (index0 == index1) {
 8006660:	69ba      	ldr	r2, [r7, #24]
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	429a      	cmp	r2, r3
 8006666:	d10a      	bne.n	800667e <VL53L0X_calc_dmax+0xa0>
			dmax_mm = CurrentParameters.dmax_lut.dmax_mm[index0];
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	3314      	adds	r3, #20
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006672:	4413      	add	r3, r2
 8006674:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8006678:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800667c:	e04f      	b.n	800671e <VL53L0X_calc_dmax+0x140>
		} else {
			amb0 = CurrentParameters.dmax_lut.ambRate_mcps[index0];
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	330e      	adds	r3, #14
 8006682:	009b      	lsls	r3, r3, #2
 8006684:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 8006688:	4413      	add	r3, r2
 800668a:	f853 3c90 	ldr.w	r3, [r3, #-144]
 800668e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			amb1 = CurrentParameters.dmax_lut.ambRate_mcps[index1];
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	330e      	adds	r3, #14
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 800669c:	4413      	add	r3, r2
 800669e:	f853 3c90 	ldr.w	r3, [r3, #-144]
 80066a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			dmax0 = CurrentParameters.dmax_lut.dmax_mm[index0];
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	3314      	adds	r3, #20
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80066b0:	4413      	add	r3, r2
 80066b2:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80066b6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			dmax1 = CurrentParameters.dmax_lut.dmax_mm[index1];
 80066ba:	697b      	ldr	r3, [r7, #20]
 80066bc:	3314      	adds	r3, #20
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	f107 02b0 	add.w	r2, r7, #176	; 0xb0
 80066c4:	4413      	add	r3, r2
 80066c6:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 80066ca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			if ((amb1 - amb0) != 0) {
 80066ce:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80066d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d01d      	beq.n	8006716 <VL53L0X_calc_dmax+0x138>
				/* Fix16:16/Fix16:8 => Fix16:8 */
				linearSlope = (dmax0-dmax1)/((amb1-amb0) >> 8);
 80066da:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80066de:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80066e2:	1ad2      	subs	r2, r2, r3
 80066e4:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 80066e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80066ec:	1acb      	subs	r3, r1, r3
 80066ee:	0a1b      	lsrs	r3, r3, #8
 80066f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80066f4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

				/* Fix16:8 * Fix16:8 => Fix16:16 */
				dmax_mm =
				    (((amb1 -
 80066f8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	1ad3      	subs	r3, r2, r3
				       ambRateMeas) >> 8) * linearSlope) +
 8006700:	0a1b      	lsrs	r3, r3, #8
 8006702:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006706:	fb02 f303 	mul.w	r3, r2, r3
				dmax_mm =
 800670a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800670e:	4413      	add	r3, r2
 8006710:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006714:	e003      	b.n	800671e <VL53L0X_calc_dmax+0x140>
				    dmax1;
			} else{
				dmax_mm = dmax0;
 8006716:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800671a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			}
		}
	}
	*pdmax_mm = (uint32_t)(dmax_mm >> 16);
 800671e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006722:	0c1a      	lsrs	r2, r3, #16
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8006728:	f997 30ab 	ldrsb.w	r3, [r7, #171]	; 0xab
}
 800672c:	4618      	mov	r0, r3
 800672e:	37b0      	adds	r7, #176	; 0xb0
 8006730:	46bd      	mov	sp, r7
 8006732:	bdb0      	pop	{r4, r5, r7, pc}

08006734 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	b0b0      	sub	sp, #192	; 0xc0
 8006738:	af00      	add	r7, sp, #0
 800673a:	60f8      	str	r0, [r7, #12]
 800673c:	60b9      	str	r1, [r7, #8]
 800673e:	607a      	str	r2, [r7, #4]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8006740:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006744:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8006748:	f44f 7316 	mov.w	r3, #600	; 0x258
 800674c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs =
 8006750:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8006754:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
						0x00190000; /* 25ms */
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8006758:	f241 235c 	movw	r3, #4700	; 0x125c
 800675c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8006760:	4b98      	ldr	r3, [pc, #608]	; (80069c4 <VL53L0X_calc_sigma_estimate+0x290>)
 8006762:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8006766:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800676a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800676e:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8006772:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006776:	fbb2 f3f3 	udiv	r3, r2, r3
 800677a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800677e:	4b92      	ldr	r3, [pc, #584]	; (80069c8 <VL53L0X_calc_sigma_estimate+0x294>)
 8006780:	67fb      	str	r3, [r7, #124]	; 0x7c
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8006782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006786:	67bb      	str	r3, [r7, #120]	; 0x78
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8006788:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800678c:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t cPllPeriod_ps			= 1655;
 800678e:	f240 6377 	movw	r3, #1655	; 0x677
 8006792:	673b      	str	r3, [r7, #112]	; 0x70
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006794:	2300      	movs	r3, #0
 8006796:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	61bb      	str	r3, [r7, #24]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	691b      	ldr	r3, [r3, #16]
 80067a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067a8:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 80067ac:	0c1b      	lsrs	r3, r3, #16
 80067ae:	66bb      	str	r3, [r7, #104]	; 0x68

	Status = VL53L0X_get_total_signal_rate(
 80067b0:	f107 0314 	add.w	r3, r7, #20
 80067b4:	461a      	mov	r2, r3
 80067b6:	68b9      	ldr	r1, [r7, #8]
 80067b8:	68f8      	ldr	r0, [r7, #12]
 80067ba:	f7ff fea4 	bl	8006506 <VL53L0X_get_total_signal_rate>
 80067be:	4603      	mov	r3, r0
 80067c0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 80067c4:	f107 0318 	add.w	r3, r7, #24
 80067c8:	461a      	mov	r2, r3
 80067ca:	68b9      	ldr	r1, [r7, #8]
 80067cc:	68f8      	ldr	r0, [r7, #12]
 80067ce:	f7ff fe6b 	bl	80064a8 <VL53L0X_get_total_xtalk_rate>
 80067d2:	4603      	mov	r3, r0
 80067d4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067de:	fb02 f303 	mul.w	r3, r2, r3
 80067e2:	667b      	str	r3, [r7, #100]	; 0x64
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80067e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067e6:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80067ea:	0c1b      	lsrs	r3, r3, #16
 80067ec:	667b      	str	r3, [r7, #100]	; 0x64

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80067f4:	fb02 f303 	mul.w	r3, r2, r3
 80067f8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 80067fc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8006800:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006802:	429a      	cmp	r2, r3
 8006804:	d902      	bls.n	800680c <VL53L0X_calc_sigma_estimate+0xd8>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8006806:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006808:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800680c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8006810:	2b00      	cmp	r3, #0
 8006812:	d160      	bne.n	80068d6 <VL53L0X_calc_sigma_estimate+0x1a2>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800681a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8006824:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8006828:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800682c:	461a      	mov	r2, r3
 800682e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8006832:	68f8      	ldr	r0, [r7, #12]
 8006834:	f7fe feea 	bl	800560c <VL53L0X_calc_timeout_mclks>
 8006838:	65f8      	str	r0, [r7, #92]	; 0x5c
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8006840:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800684a:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800684e:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8006852:	461a      	mov	r2, r3
 8006854:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8006858:	68f8      	ldr	r0, [r7, #12]
 800685a:	f7fe fed7 	bl	800560c <VL53L0X_calc_timeout_mclks>
 800685e:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8006860:	2303      	movs	r3, #3
 8006862:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 8006866:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800686a:	2b08      	cmp	r3, #8
 800686c:	d102      	bne.n	8006874 <VL53L0X_calc_sigma_estimate+0x140>
			vcselWidth = 2;
 800686e:	2302      	movs	r3, #2
 8006870:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8006874:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006876:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006878:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800687a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800687e:	fb02 f303 	mul.w	r3, r2, r3
 8006882:	02db      	lsls	r3, r3, #11
 8006884:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8006886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006888:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800688c:	4a4f      	ldr	r2, [pc, #316]	; (80069cc <VL53L0X_calc_sigma_estimate+0x298>)
 800688e:	fba2 2303 	umull	r2, r3, r2, r3
 8006892:	099b      	lsrs	r3, r3, #6
 8006894:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us *= cPllPeriod_ps;
 8006896:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006898:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800689a:	fb02 f303 	mul.w	r3, r2, r3
 800689e:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 80068a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068a2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80068a6:	4a49      	ldr	r2, [pc, #292]	; (80069cc <VL53L0X_calc_sigma_estimate+0x298>)
 80068a8:	fba2 2303 	umull	r2, r3, r2, r3
 80068ac:	099b      	lsrs	r3, r3, #6
 80068ae:	653b      	str	r3, [r7, #80]	; 0x50

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80068b0:	697b      	ldr	r3, [r7, #20]
 80068b2:	3380      	adds	r3, #128	; 0x80
 80068b4:	0a1b      	lsrs	r3, r3, #8
 80068b6:	617b      	str	r3, [r7, #20]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068bc:	fb02 f303 	mul.w	r3, r2, r3
 80068c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 80068c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80068c8:	3380      	adds	r3, #128	; 0x80
 80068ca:	0a1b      	lsrs	r3, r3, #8
 80068cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	617b      	str	r3, [r7, #20]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 80068d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d002      	beq.n	80068e4 <VL53L0X_calc_sigma_estimate+0x1b0>
		LOG_FUNCTION_END(Status);
		return Status;
 80068de:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80068e2:	e14a      	b.n	8006b7a <VL53L0X_calc_sigma_estimate+0x446>
	}

	if (peakSignalRate_kcps == 0) {
 80068e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d109      	bne.n	80068fe <VL53L0X_calc_sigma_estimate+0x1ca>
		*pSigmaEstimate = cSigmaEstMax;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80068f0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80068f8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80068fc:	e13b      	b.n	8006b76 <VL53L0X_calc_sigma_estimate+0x442>
	} else {
		if (vcselTotalEventsRtn < 1)
 80068fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006902:	2b00      	cmp	r3, #0
 8006904:	d102      	bne.n	800690c <VL53L0X_calc_sigma_estimate+0x1d8>
			vcselTotalEventsRtn = 1;
 8006906:	2301      	movs	r3, #1
 8006908:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800690c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006910:	64fb      	str	r3, [r7, #76]	; 0x4c

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8006912:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006914:	041a      	lsls	r2, r3, #16
 8006916:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006918:	fbb2 f3f3 	udiv	r3, r2, r3
 800691c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8006920:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006924:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006928:	429a      	cmp	r2, r3
 800692a:	d903      	bls.n	8006934 <VL53L0X_calc_sigma_estimate+0x200>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800692c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006930:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8006934:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006938:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800693c:	fb02 f303 	mul.w	r3, r2, r3
 8006940:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8006944:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006948:	4613      	mov	r3, r2
 800694a:	005b      	lsls	r3, r3, #1
 800694c:	4413      	add	r3, r2
 800694e:	009b      	lsls	r3, r3, #2
 8006950:	4618      	mov	r0, r3
 8006952:	f7fe f8b5 	bl	8004ac0 <VL53L0X_isqrt>
 8006956:	4603      	mov	r3, r0
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	64bb      	str	r3, [r7, #72]	; 0x48

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	891b      	ldrh	r3, [r3, #8]
 8006960:	461a      	mov	r2, r3
 8006962:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006964:	fb02 f303 	mul.w	r3, r2, r3
 8006968:	647b      	str	r3, [r7, #68]	; 0x44
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800696a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800696c:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800696e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006972:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8006974:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8006976:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800697a:	4a14      	ldr	r2, [pc, #80]	; (80069cc <VL53L0X_calc_sigma_estimate+0x298>)
 800697c:	fba2 2303 	umull	r2, r3, r2, r3
 8006980:	099b      	lsrs	r3, r3, #6
 8006982:	643b      	str	r3, [r7, #64]	; 0x40

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8006984:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006986:	041b      	lsls	r3, r3, #16
 8006988:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800698c:	4a0f      	ldr	r2, [pc, #60]	; (80069cc <VL53L0X_calc_sigma_estimate+0x298>)
 800698e:	fba2 2303 	umull	r2, r3, r2, r3
 8006992:	099b      	lsrs	r3, r3, #6
 8006994:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Shift by 8 bits to increase resolution prior to the
		 * division
		 */
		diff1_mcps <<= 8;
 8006996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006998:	021b      	lsls	r3, r3, #8
 800699a:	643b      	str	r3, [r7, #64]	; 0x40

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800699c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800699e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bfb8      	it	lt
 80069a8:	425b      	neglt	r3, r3
 80069aa:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 80069ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ae:	021b      	lsls	r3, r3, #8
 80069b0:	63bb      	str	r3, [r7, #56]	; 0x38

		if (pRangingMeasurementData->RangeStatus != 0) {
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	7e1b      	ldrb	r3, [r3, #24]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00a      	beq.n	80069d0 <VL53L0X_calc_sigma_estimate+0x29c>
			pwMult = 1 << 16;
 80069ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80069c2:	e032      	b.n	8006a2a <VL53L0X_calc_sigma_estimate+0x2f6>
 80069c4:	028f87ae 	.word	0x028f87ae
 80069c8:	0006999a 	.word	0x0006999a
 80069cc:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			/* smaller than 1.0f */
			pwMult = deltaT_ps/cVcselPulseWidth_ps;
 80069d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80069d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80069da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however
			 * both values are small enough such that32 bits will
			 * not be exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 80069de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e0:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 80069e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80069e8:	fb02 f303 	mul.w	r3, r2, r3
 80069ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 80069f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80069f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80069f6:	4413      	add	r3, r2
 80069f8:	0c1b      	lsrs	r3, r3, #16
 80069fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 80069fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006a02:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8006a06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			 * At this point the value will be 1.xx, therefore if we
			 * square the value this will exceed 32 bits. To address
			 * this perform a single shift to the right before the
			 * multiplication.
			 */
			pwMult >>= 1;
 8006a0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006a0e:	085b      	lsrs	r3, r3, #1
 8006a10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8006a14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006a18:	fb03 f303 	mul.w	r3, r3, r3
 8006a1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8006a20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006a24:	0b9b      	lsrs	r3, r3, #14
 8006a26:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8006a2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006a2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006a30:	fb02 f303 	mul.w	r3, r2, r3
 8006a34:	637b      	str	r3, [r7, #52]	; 0x34

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8006a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a38:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8006a3c:	0c1b      	lsrs	r3, r3, #16
 8006a3e:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8006a40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a42:	fb03 f303 	mul.w	r3, r3, r3
 8006a46:	637b      	str	r3, [r7, #52]	; 0x34

		sqr2 = sigmaEstimateP2;
 8006a48:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006a4c:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8006a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a50:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8006a54:	0c1b      	lsrs	r3, r3, #16
 8006a56:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8006a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a5a:	fb03 f303 	mul.w	r3, r3, r3
 8006a5e:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8006a60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a64:	4413      	add	r3, r2
 8006a66:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8006a68:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006a6a:	f7fe f829 	bl	8004ac0 <VL53L0X_isqrt>
 8006a6e:	62b8      	str	r0, [r7, #40]	; 0x28

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8006a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a72:	041b      	lsls	r3, r3, #16
 8006a74:	62bb      	str	r3, [r7, #40]	; 0x28
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8006a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a78:	3332      	adds	r3, #50	; 0x32
 8006a7a:	4a42      	ldr	r2, [pc, #264]	; (8006b84 <VL53L0X_calc_sigma_estimate+0x450>)
 8006a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a80:	095a      	lsrs	r2, r3, #5
 8006a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8006a8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006a90:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8006a94:	fb02 f303 	mul.w	r3, r2, r3
 8006a98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8006a9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006aa0:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8006aa4:	3308      	adds	r3, #8
 8006aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8006aaa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006aae:	4a36      	ldr	r2, [pc, #216]	; (8006b88 <VL53L0X_calc_sigma_estimate+0x454>)
 8006ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab4:	0b5b      	lsrs	r3, r3, #13
 8006ab6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8006aba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006abe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d903      	bls.n	8006ace <VL53L0X_calc_sigma_estimate+0x39a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstRtn = cSigmaEstRtnMax;
 8006ac6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006aca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
		    (finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs +
 8006ace:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006ad2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006ad6:	4413      	add	r3, r2
 8006ad8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8006adc:	4a2b      	ldr	r2, [pc, #172]	; (8006b8c <VL53L0X_calc_sigma_estimate+0x458>)
 8006ade:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae2:	099b      	lsrs	r3, r3, #6
 8006ae4:	627b      	str	r3, [r7, #36]	; 0x24
		 * (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae8:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8006aea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006aee:	441a      	add	r2, r3
 8006af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7fd ffe2 	bl	8004ac0 <VL53L0X_isqrt>
 8006afc:	6238      	str	r0, [r7, #32]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8006afe:	6a3b      	ldr	r3, [r7, #32]
 8006b00:	021b      	lsls	r3, r3, #8
 8006b02:	623b      	str	r3, [r7, #32]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8006b04:	6a3b      	ldr	r3, [r7, #32]
 8006b06:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006b0a:	4a20      	ldr	r2, [pc, #128]	; (8006b8c <VL53L0X_calc_sigma_estimate+0x458>)
 8006b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b10:	099b      	lsrs	r3, r3, #6
 8006b12:	623b      	str	r3, [r7, #32]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8006b14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006b18:	fb03 f303 	mul.w	r3, r3, r3
 8006b1c:	637b      	str	r3, [r7, #52]	; 0x34
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	fb03 f303 	mul.w	r3, r3, r3
 8006b24:	633b      	str	r3, [r7, #48]	; 0x30

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8006b26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b2a:	4413      	add	r3, r2
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7fd ffc7 	bl	8004ac0 <VL53L0X_isqrt>
 8006b32:	61f8      	str	r0, [r7, #28]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006b3a:	fb02 f303 	mul.w	r3, r2, r3
 8006b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8006b42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d009      	beq.n	8006b5c <VL53L0X_calc_sigma_estimate+0x428>
 8006b48:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d005      	beq.n	8006b5c <VL53L0X_calc_sigma_estimate+0x428>
 8006b50:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8006b54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d903      	bls.n	8006b64 <VL53L0X_calc_sigma_estimate+0x430>
				(sigmaEstimate > cSigmaEstMax)) {
			sigmaEstimate = cSigmaEstMax;
 8006b5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b60:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8006b6a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006b76:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	37c0      	adds	r7, #192	; 0xc0
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	51eb851f 	.word	0x51eb851f
 8006b88:	d1b71759 	.word	0xd1b71759
 8006b8c:	10624dd3 	.word	0x10624dd3

08006b90 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b090      	sub	sp, #64	; 0x40
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	607a      	str	r2, [r7, #4]
 8006b9a:	461a      	mov	r2, r3
 8006b9c:	460b      	mov	r3, r1
 8006b9e:	72fb      	strb	r3, [r7, #11]
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8006baa:	2300      	movs	r3, #0
 8006bac:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8006bde:	2300      	movs	r3, #0
 8006be0:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8006be2:	7afb      	ldrb	r3, [r7, #11]
 8006be4:	10db      	asrs	r3, r3, #3
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	f003 030f 	and.w	r3, r3, #15
 8006bec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8006bf0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d017      	beq.n	8006c28 <VL53L0X_get_pal_range_status+0x98>
 8006bf8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006bfc:	2b05      	cmp	r3, #5
 8006bfe:	d013      	beq.n	8006c28 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8006c00:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006c04:	2b07      	cmp	r3, #7
 8006c06:	d00f      	beq.n	8006c28 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8006c08:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006c0c:	2b0c      	cmp	r3, #12
 8006c0e:	d00b      	beq.n	8006c28 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8006c10:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006c14:	2b0d      	cmp	r3, #13
 8006c16:	d007      	beq.n	8006c28 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8006c18:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006c1c:	2b0e      	cmp	r3, #14
 8006c1e:	d003      	beq.n	8006c28 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8006c20:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006c24:	2b0f      	cmp	r3, #15
 8006c26:	d103      	bne.n	8006c30 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8006c2e:	e002      	b.n	8006c36 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8006c30:	2300      	movs	r3, #0
 8006c32:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006c36:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d109      	bne.n	8006c52 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006c3e:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 8006c42:	461a      	mov	r2, r3
 8006c44:	2100      	movs	r1, #0
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f7fc f9b2 	bl	8002fb0 <VL53L0X_GetLimitCheckEnable>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8006c52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d03c      	beq.n	8006cd4 <VL53L0X_get_pal_range_status+0x144>
 8006c5a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d138      	bne.n	8006cd4 <VL53L0X_get_pal_range_status+0x144>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8006c62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006c66:	461a      	mov	r2, r3
 8006c68:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f7ff fd62 	bl	8006734 <VL53L0X_calc_sigma_estimate>
 8006c70:	4603      	mov	r3, r0
 8006c72:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate);
		if (Status == VL53L0X_ERROR_NONE)
 8006c76:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10a      	bne.n	8006c94 <VL53L0X_get_pal_range_status+0x104>
			Status = VL53L0X_calc_dmax(
 8006c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	f107 0210 	add.w	r2, r7, #16
 8006c86:	4619      	mov	r1, r3
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f7ff fca8 	bl	80065de <VL53L0X_calc_dmax>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				Dev,
				pRangingMeasurementData->AmbientRateRtnMegaCps,
				&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8006c94:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d103      	bne.n	8006ca4 <VL53L0X_get_pal_range_status+0x114>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ca2:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8006ca4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d113      	bne.n	8006cd4 <VL53L0X_get_pal_range_status+0x144>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8006cac:	f107 0320 	add.w	r3, r7, #32
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	2100      	movs	r1, #0
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f7fc fa01 	bl	80030bc <VL53L0X_GetLimitCheckValue>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8006cc0:	6a3b      	ldr	r3, [r7, #32]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d006      	beq.n	8006cd4 <VL53L0X_get_pal_range_status+0x144>
				(SigmaEstimate > SigmaLimitValue))
 8006cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cc8:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d902      	bls.n	8006cd4 <VL53L0X_get_pal_range_status+0x144>
					/* Limit Fail */
				SigmaLimitflag = 1;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006cd4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d109      	bne.n	8006cf0 <VL53L0X_get_pal_range_status+0x160>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006cdc:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8006ce0:	461a      	mov	r2, r3
 8006ce2:	2102      	movs	r1, #2
 8006ce4:	68f8      	ldr	r0, [r7, #12]
 8006ce6:	f7fc f963 	bl	8002fb0 <VL53L0X_GetLimitCheckEnable>
 8006cea:	4603      	mov	r3, r0
 8006cec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8006cf0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d044      	beq.n	8006d82 <VL53L0X_get_pal_range_status+0x1f2>
 8006cf8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d140      	bne.n	8006d82 <VL53L0X_get_pal_range_status+0x1f2>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8006d00:	f107 031c 	add.w	r3, r7, #28
 8006d04:	461a      	mov	r2, r3
 8006d06:	2102      	movs	r1, #2
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f7fc f9d7 	bl	80030bc <VL53L0X_GetLimitCheckValue>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8006d14:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d107      	bne.n	8006d2c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	21ff      	movs	r1, #255	; 0xff
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 f9b5 	bl	8007090 <VL53L0X_WrByte>
 8006d26:	4603      	mov	r3, r0
 8006d28:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8006d2c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d109      	bne.n	8006d48 <VL53L0X_get_pal_range_status+0x1b8>
			Status = VL53L0X_RdWord(Dev,
 8006d34:	f107 0316 	add.w	r3, r7, #22
 8006d38:	461a      	mov	r2, r3
 8006d3a:	21b6      	movs	r1, #182	; 0xb6
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f000 fa53 	bl	80071e8 <VL53L0X_RdWord>
 8006d42:	4603      	mov	r3, r0
 8006d44:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8006d48:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d107      	bne.n	8006d60 <VL53L0X_get_pal_range_status+0x1d0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006d50:	2200      	movs	r2, #0
 8006d52:	21ff      	movs	r1, #255	; 0xff
 8006d54:	68f8      	ldr	r0, [r7, #12]
 8006d56:	f000 f99b 	bl	8007090 <VL53L0X_WrByte>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8006d60:	8afb      	ldrh	r3, [r7, #22]
 8006d62:	025b      	lsls	r3, r3, #9
 8006d64:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d6a:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174

		if ((SignalRefClipValue > 0) &&
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d006      	beq.n	8006d82 <VL53L0X_get_pal_range_status+0x1f2>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8006d74:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8006d76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d902      	bls.n	8006d82 <VL53L0X_get_pal_range_status+0x1f2>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8006d82:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d109      	bne.n	8006d9e <VL53L0X_get_pal_range_status+0x20e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006d8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006d8e:	461a      	mov	r2, r3
 8006d90:	2103      	movs	r1, #3
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f7fc f90c 	bl	8002fb0 <VL53L0X_GetLimitCheckEnable>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8006d9e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d023      	beq.n	8006dee <VL53L0X_get_pal_range_status+0x25e>
 8006da6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d11f      	bne.n	8006dee <VL53L0X_get_pal_range_status+0x25e>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8006dae:	893b      	ldrh	r3, [r7, #8]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d102      	bne.n	8006dba <VL53L0X_get_pal_range_status+0x22a>
			SignalRatePerSpad = 0;
 8006db4:	2300      	movs	r3, #0
 8006db6:	637b      	str	r3, [r7, #52]	; 0x34
 8006db8:	e005      	b.n	8006dc6 <VL53L0X_get_pal_range_status+0x236>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	021a      	lsls	r2, r3, #8
 8006dbe:	893b      	ldrh	r3, [r7, #8]
 8006dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dc4:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8006dc6:	f107 0318 	add.w	r3, r7, #24
 8006dca:	461a      	mov	r2, r3
 8006dcc:	2103      	movs	r1, #3
 8006dce:	68f8      	ldr	r0, [r7, #12]
 8006dd0:	f7fc f974 	bl	80030bc <VL53L0X_GetLimitCheckValue>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8006dda:	69bb      	ldr	r3, [r7, #24]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d006      	beq.n	8006dee <VL53L0X_get_pal_range_status+0x25e>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8006de0:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8006de2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d202      	bcs.n	8006dee <VL53L0X_get_pal_range_status+0x25e>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8006de8:	2301      	movs	r3, #1
 8006dea:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006dee:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d14a      	bne.n	8006e8c <VL53L0X_get_pal_range_status+0x2fc>
		if (NoneFlag == 1) {
 8006df6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d103      	bne.n	8006e06 <VL53L0X_get_pal_range_status+0x276>
			*pPalRangeStatus = 255;	 /* NONE */
 8006dfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e00:	22ff      	movs	r2, #255	; 0xff
 8006e02:	701a      	strb	r2, [r3, #0]
 8006e04:	e042      	b.n	8006e8c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 1 ||
 8006e06:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d007      	beq.n	8006e1e <VL53L0X_get_pal_range_status+0x28e>
 8006e0e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d003      	beq.n	8006e1e <VL53L0X_get_pal_range_status+0x28e>
					DeviceRangeStatusInternal == 2 ||
 8006e16:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e1a:	2b03      	cmp	r3, #3
 8006e1c:	d103      	bne.n	8006e26 <VL53L0X_get_pal_range_status+0x296>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8006e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e20:	2205      	movs	r2, #5
 8006e22:	701a      	strb	r2, [r3, #0]
 8006e24:	e032      	b.n	8006e8c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 6 ||
 8006e26:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e2a:	2b06      	cmp	r3, #6
 8006e2c:	d003      	beq.n	8006e36 <VL53L0X_get_pal_range_status+0x2a6>
 8006e2e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e32:	2b09      	cmp	r3, #9
 8006e34:	d103      	bne.n	8006e3e <VL53L0X_get_pal_range_status+0x2ae>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8006e36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e38:	2204      	movs	r2, #4
 8006e3a:	701a      	strb	r2, [r3, #0]
 8006e3c:	e026      	b.n	8006e8c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 8 ||
 8006e3e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e42:	2b08      	cmp	r3, #8
 8006e44:	d007      	beq.n	8006e56 <VL53L0X_get_pal_range_status+0x2c6>
 8006e46:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e4a:	2b0a      	cmp	r3, #10
 8006e4c:	d003      	beq.n	8006e56 <VL53L0X_get_pal_range_status+0x2c6>
					DeviceRangeStatusInternal == 10 ||
 8006e4e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8006e52:	2b01      	cmp	r3, #1
 8006e54:	d103      	bne.n	8006e5e <VL53L0X_get_pal_range_status+0x2ce>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8006e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e58:	2203      	movs	r2, #3
 8006e5a:	701a      	strb	r2, [r3, #0]
 8006e5c:	e016      	b.n	8006e8c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 4 ||
 8006e5e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006e62:	2b04      	cmp	r3, #4
 8006e64:	d003      	beq.n	8006e6e <VL53L0X_get_pal_range_status+0x2de>
 8006e66:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d103      	bne.n	8006e76 <VL53L0X_get_pal_range_status+0x2e6>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8006e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e70:	2202      	movs	r2, #2
 8006e72:	701a      	strb	r2, [r3, #0]
 8006e74:	e00a      	b.n	8006e8c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (SigmaLimitflag == 1) {
 8006e76:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d103      	bne.n	8006e86 <VL53L0X_get_pal_range_status+0x2f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8006e7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e80:	2201      	movs	r2, #1
 8006e82:	701a      	strb	r2, [r3, #0]
 8006e84:	e002      	b.n	8006e8c <VL53L0X_get_pal_range_status+0x2fc>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8006e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e88:	2200      	movs	r2, #0
 8006e8a:	701a      	strb	r2, [r3, #0]
		}
	}

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8006e8c:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8006e90:	461a      	mov	r2, r3
 8006e92:	2101      	movs	r1, #1
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f7fc f88b 	bl	8002fb0 <VL53L0X_GetLimitCheckEnable>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8006ea0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d14f      	bne.n	8006f48 <VL53L0X_get_pal_range_status+0x3b8>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8006ea8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d003      	beq.n	8006eb8 <VL53L0X_get_pal_range_status+0x328>
 8006eb0:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d103      	bne.n	8006ec0 <VL53L0X_get_pal_range_status+0x330>
			Temp8 = 1;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ebe:	e002      	b.n	8006ec6 <VL53L0X_get_pal_range_status+0x336>
		else
			Temp8 = 0;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8006ecc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8006ed0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006ed4:	2b04      	cmp	r3, #4
 8006ed6:	d003      	beq.n	8006ee0 <VL53L0X_get_pal_range_status+0x350>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 8006ed8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d103      	bne.n	8006ee8 <VL53L0X_get_pal_range_status+0x358>
			Temp8 = 1;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006ee6:	e002      	b.n	8006eee <VL53L0X_get_pal_range_status+0x35e>
		else
			Temp8 = 0;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8006ef4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 8006ef8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d003      	beq.n	8006f08 <VL53L0X_get_pal_range_status+0x378>
 8006f00:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d103      	bne.n	8006f10 <VL53L0X_get_pal_range_status+0x380>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006f0e:	e002      	b.n	8006f16 <VL53L0X_get_pal_range_status+0x386>
		else
			Temp8 = 0;
 8006f10:	2300      	movs	r3, #0
 8006f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8006f1c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8006f20:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d003      	beq.n	8006f30 <VL53L0X_get_pal_range_status+0x3a0>
 8006f28:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d103      	bne.n	8006f38 <VL53L0X_get_pal_range_status+0x3a8>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 8006f30:	2301      	movs	r3, #1
 8006f32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006f36:	e002      	b.n	8006f3e <VL53L0X_get_pal_range_status+0x3ae>
		else
			Temp8 = 0;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8006f44:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006f48:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3740      	adds	r7, #64	; 0x40
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b088      	sub	sp, #32
 8006f58:	af02      	add	r7, sp, #8
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* 2;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	3305      	adds	r3, #5
 8006f64:	005b      	lsls	r3, r3, #1
 8006f66:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f8d3 0184 	ldr.w	r0, [r3, #388]	; 0x184
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 8006f74:	b299      	uxth	r1, r3
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	f001 faa1 	bl	80084c8 <HAL_I2C_Master_Transmit>
 8006f86:	4603      	mov	r3, r0
 8006f88:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8006f8a:	693b      	ldr	r3, [r7, #16]
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3718      	adds	r7, #24
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b088      	sub	sp, #32
 8006f98:	af02      	add	r7, sp, #8
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	330a      	adds	r3, #10
 8006fa4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8d3 0184 	ldr.w	r0, [r3, #388]	; 0x184
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 8006fb2:	f043 0301 	orr.w	r3, r3, #1
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	b299      	uxth	r1, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	b29a      	uxth	r2, r3
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	9300      	str	r3, [sp, #0]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	f001 fb7d 	bl	80086c4 <HAL_I2C_Master_Receive>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8006fce:	693b      	ldr	r3, [r7, #16]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3718      	adds	r7, #24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	607a      	str	r2, [r7, #4]
 8006fe2:	603b      	str	r3, [r7, #0]
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	2b3f      	cmp	r3, #63	; 0x3f
 8006ff0:	d902      	bls.n	8006ff8 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 8006ff2:	f06f 0303 	mvn.w	r3, #3
 8006ff6:	e016      	b.n	8007026 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 8006ff8:	4a0d      	ldr	r2, [pc, #52]	; (8007030 <VL53L0X_WriteMulti+0x58>)
 8006ffa:	7afb      	ldrb	r3, [r7, #11]
 8006ffc:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 8006ffe:	683a      	ldr	r2, [r7, #0]
 8007000:	6879      	ldr	r1, [r7, #4]
 8007002:	480c      	ldr	r0, [pc, #48]	; (8007034 <VL53L0X_WriteMulti+0x5c>)
 8007004:	f004 f9f2 	bl	800b3ec <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	3301      	adds	r3, #1
 800700c:	461a      	mov	r2, r3
 800700e:	4908      	ldr	r1, [pc, #32]	; (8007030 <VL53L0X_WriteMulti+0x58>)
 8007010:	68f8      	ldr	r0, [r7, #12]
 8007012:	f7ff ff9f 	bl	8006f54 <_I2CWrite>
 8007016:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800701e:	23ec      	movs	r3, #236	; 0xec
 8007020:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8007022:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3718      	adds	r7, #24
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	20000c40 	.word	0x20000c40
 8007034:	20000c41 	.word	0x20000c41

08007038 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8007038:	b580      	push	{r7, lr}
 800703a:	b086      	sub	sp, #24
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	607a      	str	r2, [r7, #4]
 8007042:	603b      	str	r3, [r7, #0]
 8007044:	460b      	mov	r3, r1
 8007046:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007048:	2300      	movs	r3, #0
 800704a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800704c:	f107 030b 	add.w	r3, r7, #11
 8007050:	2201      	movs	r2, #1
 8007052:	4619      	mov	r1, r3
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f7ff ff7d 	bl	8006f54 <_I2CWrite>
 800705a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d002      	beq.n	8007068 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007062:	23ec      	movs	r3, #236	; 0xec
 8007064:	75fb      	strb	r3, [r7, #23]
        goto done;
 8007066:	e00c      	b.n	8007082 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8007068:	683a      	ldr	r2, [r7, #0]
 800706a:	6879      	ldr	r1, [r7, #4]
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f7ff ff91 	bl	8006f94 <_I2CRead>
 8007072:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800707a:	23ec      	movs	r3, #236	; 0xec
 800707c:	75fb      	strb	r3, [r7, #23]
 800707e:	e000      	b.n	8007082 <VL53L0X_ReadMulti+0x4a>
    }
done:
 8007080:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8007082:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007086:	4618      	mov	r0, r3
 8007088:	3718      	adds	r7, #24
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
	...

08007090 <VL53L0X_WrByte>:
    return Status;
}



VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	460b      	mov	r3, r1
 800709a:	70fb      	strb	r3, [r7, #3]
 800709c:	4613      	mov	r3, r2
 800709e:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070a0:	2300      	movs	r3, #0
 80070a2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80070a4:	4a0b      	ldr	r2, [pc, #44]	; (80070d4 <VL53L0X_WrByte+0x44>)
 80070a6:	78fb      	ldrb	r3, [r7, #3]
 80070a8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 80070aa:	4a0a      	ldr	r2, [pc, #40]	; (80070d4 <VL53L0X_WrByte+0x44>)
 80070ac:	78bb      	ldrb	r3, [r7, #2]
 80070ae:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80070b0:	2202      	movs	r2, #2
 80070b2:	4908      	ldr	r1, [pc, #32]	; (80070d4 <VL53L0X_WrByte+0x44>)
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7ff ff4d 	bl	8006f54 <_I2CWrite>
 80070ba:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d001      	beq.n	80070c6 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80070c2:	23ec      	movs	r3, #236	; 0xec
 80070c4:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80070c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20000c40 	.word	0x20000c40

080070d8 <VL53L0X_WrWord>:

    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 80070d8:	b580      	push	{r7, lr}
 80070da:	b084      	sub	sp, #16
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
 80070e0:	460b      	mov	r3, r1
 80070e2:	70fb      	strb	r3, [r7, #3]
 80070e4:	4613      	mov	r3, r2
 80070e6:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070e8:	2300      	movs	r3, #0
 80070ea:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80070ec:	4a0e      	ldr	r2, [pc, #56]	; (8007128 <VL53L0X_WrWord+0x50>)
 80070ee:	78fb      	ldrb	r3, [r7, #3]
 80070f0:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 80070f2:	883b      	ldrh	r3, [r7, #0]
 80070f4:	0a1b      	lsrs	r3, r3, #8
 80070f6:	b29b      	uxth	r3, r3
 80070f8:	b2da      	uxtb	r2, r3
 80070fa:	4b0b      	ldr	r3, [pc, #44]	; (8007128 <VL53L0X_WrWord+0x50>)
 80070fc:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 80070fe:	883b      	ldrh	r3, [r7, #0]
 8007100:	b2da      	uxtb	r2, r3
 8007102:	4b09      	ldr	r3, [pc, #36]	; (8007128 <VL53L0X_WrWord+0x50>)
 8007104:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8007106:	2203      	movs	r2, #3
 8007108:	4907      	ldr	r1, [pc, #28]	; (8007128 <VL53L0X_WrWord+0x50>)
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7ff ff22 	bl	8006f54 <_I2CWrite>
 8007110:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d001      	beq.n	800711c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007118:	23ec      	movs	r3, #236	; 0xec
 800711a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800711c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007120:	4618      	mov	r0, r3
 8007122:	3710      	adds	r7, #16
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	20000c40 	.word	0x20000c40

0800712c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	4608      	mov	r0, r1
 8007136:	4611      	mov	r1, r2
 8007138:	461a      	mov	r2, r3
 800713a:	4603      	mov	r3, r0
 800713c:	70fb      	strb	r3, [r7, #3]
 800713e:	460b      	mov	r3, r1
 8007140:	70bb      	strb	r3, [r7, #2]
 8007142:	4613      	mov	r3, r2
 8007144:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007146:	2300      	movs	r3, #0
 8007148:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800714a:	f107 020e 	add.w	r2, r7, #14
 800714e:	78fb      	ldrb	r3, [r7, #3]
 8007150:	4619      	mov	r1, r3
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f81e 	bl	8007194 <VL53L0X_RdByte>
 8007158:	4603      	mov	r3, r0
 800715a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800715c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d110      	bne.n	8007186 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8007164:	7bba      	ldrb	r2, [r7, #14]
 8007166:	78bb      	ldrb	r3, [r7, #2]
 8007168:	4013      	ands	r3, r2
 800716a:	b2da      	uxtb	r2, r3
 800716c:	787b      	ldrb	r3, [r7, #1]
 800716e:	4313      	orrs	r3, r2
 8007170:	b2db      	uxtb	r3, r3
 8007172:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8007174:	7bba      	ldrb	r2, [r7, #14]
 8007176:	78fb      	ldrb	r3, [r7, #3]
 8007178:	4619      	mov	r1, r3
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f7ff ff88 	bl	8007090 <VL53L0X_WrByte>
 8007180:	4603      	mov	r3, r0
 8007182:	73fb      	strb	r3, [r7, #15]
 8007184:	e000      	b.n	8007188 <VL53L0X_UpdateByte+0x5c>
        goto done;
 8007186:	bf00      	nop
done:
    return Status;
 8007188:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8007194:	b580      	push	{r7, lr}
 8007196:	b086      	sub	sp, #24
 8007198:	af00      	add	r7, sp, #0
 800719a:	60f8      	str	r0, [r7, #12]
 800719c:	460b      	mov	r3, r1
 800719e:	607a      	str	r2, [r7, #4]
 80071a0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071a2:	2300      	movs	r3, #0
 80071a4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80071a6:	f107 030b 	add.w	r3, r7, #11
 80071aa:	2201      	movs	r2, #1
 80071ac:	4619      	mov	r1, r3
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f7ff fed0 	bl	8006f54 <_I2CWrite>
 80071b4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d002      	beq.n	80071c2 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80071bc:	23ec      	movs	r3, #236	; 0xec
 80071be:	75fb      	strb	r3, [r7, #23]
        goto done;
 80071c0:	e00c      	b.n	80071dc <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 80071c2:	2201      	movs	r2, #1
 80071c4:	6879      	ldr	r1, [r7, #4]
 80071c6:	68f8      	ldr	r0, [r7, #12]
 80071c8:	f7ff fee4 	bl	8006f94 <_I2CRead>
 80071cc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d002      	beq.n	80071da <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80071d4:	23ec      	movs	r3, #236	; 0xec
 80071d6:	75fb      	strb	r3, [r7, #23]
 80071d8:	e000      	b.n	80071dc <VL53L0X_RdByte+0x48>
    }
done:
 80071da:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 80071dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3718      	adds	r7, #24
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}

080071e8 <VL53L0X_RdWord>:

    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b086      	sub	sp, #24
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	460b      	mov	r3, r1
 80071f2:	607a      	str	r2, [r7, #4]
 80071f4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071f6:	2300      	movs	r3, #0
 80071f8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80071fa:	f107 030b 	add.w	r3, r7, #11
 80071fe:	2201      	movs	r2, #1
 8007200:	4619      	mov	r1, r3
 8007202:	68f8      	ldr	r0, [r7, #12]
 8007204:	f7ff fea6 	bl	8006f54 <_I2CWrite>
 8007208:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d002      	beq.n	8007216 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007210:	23ec      	movs	r3, #236	; 0xec
 8007212:	75fb      	strb	r3, [r7, #23]
        goto done;
 8007214:	e017      	b.n	8007246 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8007216:	2202      	movs	r2, #2
 8007218:	490e      	ldr	r1, [pc, #56]	; (8007254 <VL53L0X_RdWord+0x6c>)
 800721a:	68f8      	ldr	r0, [r7, #12]
 800721c:	f7ff feba 	bl	8006f94 <_I2CRead>
 8007220:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d002      	beq.n	800722e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007228:	23ec      	movs	r3, #236	; 0xec
 800722a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800722c:	e00b      	b.n	8007246 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800722e:	4b09      	ldr	r3, [pc, #36]	; (8007254 <VL53L0X_RdWord+0x6c>)
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	b29b      	uxth	r3, r3
 8007234:	021b      	lsls	r3, r3, #8
 8007236:	b29a      	uxth	r2, r3
 8007238:	4b06      	ldr	r3, [pc, #24]	; (8007254 <VL53L0X_RdWord+0x6c>)
 800723a:	785b      	ldrb	r3, [r3, #1]
 800723c:	b29b      	uxth	r3, r3
 800723e:	4413      	add	r3, r2
 8007240:	b29a      	uxth	r2, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 8007246:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800724a:	4618      	mov	r0, r3
 800724c:	3718      	adds	r7, #24
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	20000c40 	.word	0x20000c40

08007258 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	460b      	mov	r3, r1
 8007262:	607a      	str	r2, [r7, #4]
 8007264:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007266:	2300      	movs	r3, #0
 8007268:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800726a:	f107 030b 	add.w	r3, r7, #11
 800726e:	2201      	movs	r2, #1
 8007270:	4619      	mov	r1, r3
 8007272:	68f8      	ldr	r0, [r7, #12]
 8007274:	f7ff fe6e 	bl	8006f54 <_I2CWrite>
 8007278:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d002      	beq.n	8007286 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007280:	23ec      	movs	r3, #236	; 0xec
 8007282:	75fb      	strb	r3, [r7, #23]
        goto done;
 8007284:	e01b      	b.n	80072be <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8007286:	2204      	movs	r2, #4
 8007288:	4910      	ldr	r1, [pc, #64]	; (80072cc <VL53L0X_RdDWord+0x74>)
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f7ff fe82 	bl	8006f94 <_I2CRead>
 8007290:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d002      	beq.n	800729e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8007298:	23ec      	movs	r3, #236	; 0xec
 800729a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800729c:	e00f      	b.n	80072be <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800729e:	4b0b      	ldr	r3, [pc, #44]	; (80072cc <VL53L0X_RdDWord+0x74>)
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	061a      	lsls	r2, r3, #24
 80072a4:	4b09      	ldr	r3, [pc, #36]	; (80072cc <VL53L0X_RdDWord+0x74>)
 80072a6:	785b      	ldrb	r3, [r3, #1]
 80072a8:	041b      	lsls	r3, r3, #16
 80072aa:	441a      	add	r2, r3
 80072ac:	4b07      	ldr	r3, [pc, #28]	; (80072cc <VL53L0X_RdDWord+0x74>)
 80072ae:	789b      	ldrb	r3, [r3, #2]
 80072b0:	021b      	lsls	r3, r3, #8
 80072b2:	4413      	add	r3, r2
 80072b4:	4a05      	ldr	r2, [pc, #20]	; (80072cc <VL53L0X_RdDWord+0x74>)
 80072b6:	78d2      	ldrb	r2, [r2, #3]
 80072b8:	441a      	add	r2, r3
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 80072be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3718      	adds	r7, #24
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	20000c40 	.word	0x20000c40

080072d0 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80072d8:	2300      	movs	r3, #0
 80072da:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 80072dc:	2002      	movs	r0, #2
 80072de:	f000 fcf7 	bl	8007cd0 <HAL_Delay>
    return status;
 80072e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <OuterRing_init>:
#include <stdbool.h>
#include "motor_test.h"

// TODO: give ptr to GPS data
int OuterRing_init(float *initalHitDis)
{
 80072ee:	b480      	push	{r7}
 80072f0:	b083      	sub	sp, #12
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
	// TODO: Capture our current position

	return 0;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <OuterRing_control>:


int OuterRing_control(int distances[], int reason, bool initalDetachHit,
		float initalHitDis, int *magDir, float *mag, I2C_HandleTypeDef *hi2c2)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b08a      	sub	sp, #40	; 0x28
 8007308:	af00      	add	r7, sp, #0
 800730a:	6178      	str	r0, [r7, #20]
 800730c:	6139      	str	r1, [r7, #16]
 800730e:	ed87 0a02 	vstr	s0, [r7, #8]
 8007312:	607b      	str	r3, [r7, #4]
 8007314:	4613      	mov	r3, r2
 8007316:	73fb      	strb	r3, [r7, #15]
	// reason == 1 means object ahead
	if (reason == 1)
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	2b01      	cmp	r3, #1
 800731c:	d13b      	bne.n	8007396 <OuterRing_control+0x92>
	{
		// turn to first open position, clockwise
		int direction;
		int backup = 1;	// highest valued direction
 800731e:	2301      	movs	r3, #1
 8007320:	623b      	str	r3, [r7, #32]
		for (int i = 0; i < AMOUNT_IRS; i++)
 8007322:	2300      	movs	r3, #0
 8007324:	61fb      	str	r3, [r7, #28]
 8007326:	e01c      	b.n	8007362 <OuterRing_control+0x5e>
		{
			// if greater than outer range then its open
			if (distances[i] >= RANGE_OUTER)
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	697a      	ldr	r2, [r7, #20]
 800732e:	4413      	add	r3, r2
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8007336:	db02      	blt.n	800733e <OuterRing_control+0x3a>
			{
				direction = i;
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800733c:	e014      	b.n	8007368 <OuterRing_control+0x64>
			}

			// keep tack of farthest reading
			if (distances[i] > backup)
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	009b      	lsls	r3, r3, #2
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	4413      	add	r3, r2
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	6a3a      	ldr	r2, [r7, #32]
 800734a:	429a      	cmp	r2, r3
 800734c:	da01      	bge.n	8007352 <OuterRing_control+0x4e>
				backup = i;
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	623b      	str	r3, [r7, #32]

			// if we didnt find anything just settle for backup
			// this really shoulnt happen
			// TODO: consider printf debug here
			if (i == AMOUNT_IRS - 1)
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	2b03      	cmp	r3, #3
 8007356:	d101      	bne.n	800735c <OuterRing_control+0x58>
				direction = backup;
 8007358:	6a3b      	ldr	r3, [r7, #32]
 800735a:	627b      	str	r3, [r7, #36]	; 0x24
		for (int i = 0; i < AMOUNT_IRS; i++)
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	3301      	adds	r3, #1
 8007360:	61fb      	str	r3, [r7, #28]
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	2b03      	cmp	r3, #3
 8007366:	dddf      	ble.n	8007328 <OuterRing_control+0x24>
		}

		// turn to choosen direction
		IMU_getAccurateMag(hi2c2, mag);
 8007368:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800736a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800736c:	f7fa fe16 	bl	8001f9c <IMU_getAccurateMag>
		TurnDirection(hi2c2, direction, mag, magDir);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007374:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007376:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007378:	f000 fbcd 	bl	8007b16 <TurnDirection>

		// update initalDetachHit
		if (distances[SENSOR_DETACH] < RANGE_OUTER)
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	330c      	adds	r3, #12
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8007386:	da02      	bge.n	800738e <OuterRing_control+0x8a>
			initalDetachHit = true;
 8007388:	2301      	movs	r3, #1
 800738a:	73fb      	strb	r3, [r7, #15]
 800738c:	e001      	b.n	8007392 <OuterRing_control+0x8e>
		else
			initalDetachHit = false;
 800738e:	2300      	movs	r3, #0
 8007390:	73fb      	strb	r3, [r7, #15]

		// return to Loop 3
		return 0;
 8007392:	2300      	movs	r3, #0
 8007394:	e019      	b.n	80073ca <OuterRing_control+0xc6>
	}
	else if (reason == 2)
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	2b02      	cmp	r3, #2
 800739a:	d115      	bne.n	80073c8 <OuterRing_control+0xc4>
	{
		// test code
		// if detach then turn north and return to main loop
		IMU_getAccurateMag(hi2c2, mag);
 800739c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800739e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80073a0:	f7fa fdfc 	bl	8001f9c <IMU_getAccurateMag>
		int direction = 0 - *magDir;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	425b      	negs	r3, r3
 80073aa:	61bb      	str	r3, [r7, #24]
		if (direction < 0)
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	da02      	bge.n	80073b8 <OuterRing_control+0xb4>
			direction += 8;
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	3308      	adds	r3, #8
 80073b6:	61bb      	str	r3, [r7, #24]
		TurnDirection(hi2c2, direction, mag, magDir);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073bc:	69b9      	ldr	r1, [r7, #24]
 80073be:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80073c0:	f000 fba9 	bl	8007b16 <TurnDirection>
		return 1;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e000      	b.n	80073ca <OuterRing_control+0xc6>
	}
	else
	{
		// do nothing
	}
	return 0;
 80073c8:	2300      	movs	r3, #0
}
 80073ca:	4618      	mov	r0, r3
 80073cc:	3728      	adds	r7, #40	; 0x28
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bd80      	pop	{r7, pc}

080073d2 <Brett_VL53L0X_StartMultiSensing>:

// vars

//functions
VL53L0X_Error Brett_VL53L0X_StartMultiSensing(VL53L0X_DEV Dev)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b084      	sub	sp, #16
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073da:	2300      	movs	r3, #0
 80073dc:	73fb      	strb	r3, [r7, #15]

	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80073de:	2100      	movs	r1, #0
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f7fb fadd 	bl	80029a0 <VL53L0X_SetDeviceMode>
 80073e6:	4603      	mov	r3, r0
 80073e8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80073ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d104      	bne.n	80073fc <Brett_VL53L0X_StartMultiSensing+0x2a>
		Status = VL53L0X_StartMeasurement(Dev);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f7fc f85e 	bl	80034b4 <VL53L0X_StartMeasurement>
 80073f8:	4603      	mov	r3, r0
 80073fa:	73fb      	strb	r3, [r7, #15]

	return Status;
 80073fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007400:	4618      	mov	r0, r3
 8007402:	3710      	adds	r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}

08007408 <Brett_VL53L0X_FinishMultiSensing>:

VL53L0X_Error Brett_VL53L0X_FinishMultiSensing(VL53L0X_DEV Dev,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007412:	2300      	movs	r3, #0
 8007414:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;


	// make sure sensor is done
	if (Status == VL53L0X_ERROR_NONE)
 8007416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d104      	bne.n	8007428 <Brett_VL53L0X_FinishMultiSensing+0x20>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800741e:	6878      	ldr	r0, [r7, #4]
 8007420:	f7fd faf8 	bl	8004a14 <VL53L0X_measurement_poll_for_completion>
 8007424:	4603      	mov	r3, r0
 8007426:	73fb      	strb	r3, [r7, #15]

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8007428:	f107 030e 	add.w	r3, r7, #14
 800742c:	4619      	mov	r1, r3
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7fb fae2 	bl	80029f8 <VL53L0X_GetDeviceMode>
 8007434:	4603      	mov	r3, r0
 8007436:	73fb      	strb	r3, [r7, #15]

	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8007438:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d106      	bne.n	800744e <Brett_VL53L0X_FinishMultiSensing+0x46>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8007440:	7bbb      	ldrb	r3, [r7, #14]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d103      	bne.n	800744e <Brett_VL53L0X_FinishMultiSensing+0x46>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2203      	movs	r2, #3
 800744a:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e

	if (Status == VL53L0X_ERROR_NONE)
 800744e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d105      	bne.n	8007462 <Brett_VL53L0X_FinishMultiSensing+0x5a>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8007456:	6839      	ldr	r1, [r7, #0]
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f7fc f92d 	bl	80036b8 <VL53L0X_GetRangingMeasurementData>
 800745e:	4603      	mov	r3, r0
 8007460:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8007462:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d105      	bne.n	8007476 <Brett_VL53L0X_FinishMultiSensing+0x6e>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800746a:	2100      	movs	r1, #0
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f7fc fbd1 	bl	8003c14 <VL53L0X_ClearInterruptMask>
 8007472:	4603      	mov	r3, r0
 8007474:	73fb      	strb	r3, [r7, #15]

	return Status;
 8007476:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800747a:	4618      	mov	r0, r3
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <Brett_IR_StartMulti>:

int Brett_IR_StartMulti(VL53L0X_Dev_t devs[], int distances[], int howManyDevs)
{
 8007482:	b580      	push	{r7, lr}
 8007484:	b090      	sub	sp, #64	; 0x40
 8007486:	af00      	add	r7, sp, #0
 8007488:	60f8      	str	r0, [r7, #12]
 800748a:	60b9      	str	r1, [r7, #8]
 800748c:	607a      	str	r2, [r7, #4]
	int bretts_status = 0;
 800748e:	2300      	movs	r3, #0
 8007490:	637b      	str	r3, [r7, #52]	; 0x34
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007492:	2300      	movs	r3, #0
 8007494:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	VL53L0_DEV Dev;

	// first start each dev measuring
	for (int i = 0; i < howManyDevs; i++)
 8007498:	2300      	movs	r3, #0
 800749a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800749c:	e020      	b.n	80074e0 <Brett_IR_StartMulti+0x5e>
	{
		// set point to a dev
		Dev = &devs[i];
 800749e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074a0:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80074a4:	fb02 f303 	mul.w	r3, r2, r3
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	4413      	add	r3, r2
 80074ac:	62fb      	str	r3, [r7, #44]	; 0x2c

		// start sensing
		Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80074ae:	2100      	movs	r1, #0
 80074b0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80074b2:	f7fb fa75 	bl	80029a0 <VL53L0X_SetDeviceMode>
 80074b6:	4603      	mov	r3, r0
 80074b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		Status = Brett_VL53L0X_StartMultiSensing(Dev);
 80074bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80074be:	f7ff ff88 	bl	80073d2 <Brett_VL53L0X_StartMultiSensing>
 80074c2:	4603      	mov	r3, r0
 80074c4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		// return if error happened
		if (Status != VL53L0X_ERROR_NONE)
 80074c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d004      	beq.n	80074da <Brett_IR_StartMulti+0x58>
			return bretts_status = -1;
 80074d0:	f04f 33ff 	mov.w	r3, #4294967295
 80074d4:	637b      	str	r3, [r7, #52]	; 0x34
 80074d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074d8:	e03e      	b.n	8007558 <Brett_IR_StartMulti+0xd6>
	for (int i = 0; i < howManyDevs; i++)
 80074da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80074dc:	3301      	adds	r3, #1
 80074de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80074e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	dbda      	blt.n	800749e <Brett_IR_StartMulti+0x1c>
	}

	// finally wait for each dev to finish, then store data received
	for (int i = 0; i < howManyDevs; i++)
 80074e8:	2300      	movs	r3, #0
 80074ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80074ec:	e02f      	b.n	800754e <Brett_IR_StartMulti+0xcc>
	{
		// data struct IRs use
		VL53L0X_RangingMeasurementData_t RangingMeasurementData;

		// point to a dev
		Dev = &devs[i];
 80074ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f0:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 80074f4:	fb02 f303 	mul.w	r3, r2, r3
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	4413      	add	r3, r2
 80074fc:	62fb      	str	r3, [r7, #44]	; 0x2c

		// get data from sensor
		Status = Brett_VL53L0X_FinishMultiSensing(Dev, &RangingMeasurementData);
 80074fe:	f107 0310 	add.w	r3, r7, #16
 8007502:	4619      	mov	r1, r3
 8007504:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007506:	f7ff ff7f 	bl	8007408 <Brett_VL53L0X_FinishMultiSensing>
 800750a:	4603      	mov	r3, r0
 800750c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		// if range status isnt 0 then assume max distance
		if (RangingMeasurementData.RangeStatus != 0)
 8007510:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007514:	2b00      	cmp	r3, #0
 8007516:	d007      	beq.n	8007528 <Brett_IR_StartMulti+0xa6>
			distances[i] = 8100;
 8007518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800751a:	009b      	lsls	r3, r3, #2
 800751c:	68ba      	ldr	r2, [r7, #8]
 800751e:	4413      	add	r3, r2
 8007520:	f641 72a4 	movw	r2, #8100	; 0x1fa4
 8007524:	601a      	str	r2, [r3, #0]
 8007526:	e006      	b.n	8007536 <Brett_IR_StartMulti+0xb4>
		else
			distances[i] = RangingMeasurementData.RangeMilliMeter;
 8007528:	8b39      	ldrh	r1, [r7, #24]
 800752a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800752c:	009b      	lsls	r3, r3, #2
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	4413      	add	r3, r2
 8007532:	460a      	mov	r2, r1
 8007534:	601a      	str	r2, [r3, #0]

		// return if error happened
		if (Status != VL53L0X_ERROR_NONE)
 8007536:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800753a:	2b00      	cmp	r3, #0
 800753c:	d004      	beq.n	8007548 <Brett_IR_StartMulti+0xc6>
			return bretts_status = -2;
 800753e:	f06f 0301 	mvn.w	r3, #1
 8007542:	637b      	str	r3, [r7, #52]	; 0x34
 8007544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007546:	e007      	b.n	8007558 <Brett_IR_StartMulti+0xd6>
	for (int i = 0; i < howManyDevs; i++)
 8007548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800754a:	3301      	adds	r3, #1
 800754c:	63bb      	str	r3, [r7, #56]	; 0x38
 800754e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	429a      	cmp	r2, r3
 8007554:	dbcb      	blt.n	80074ee <Brett_IR_StartMulti+0x6c>
	}

	return bretts_status;
 8007556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007558:	4618      	mov	r0, r3
 800755a:	3740      	adds	r7, #64	; 0x40
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <Brett_IR_InitIrSensors>:

// !!FUCNTION NOT COMPLETE YET!!
// uses random GPIO
int Brett_IR_InitIrSensors(VL53L0X_Dev_t devs[], I2C_HandleTypeDef *i2c, int howManyDevs)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b08a      	sub	sp, #40	; 0x28
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800756c:	2300      	movs	r3, #0
 800756e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;
	uint8_t newi2c = 0x52;
 8007572:	2352      	movs	r3, #82	; 0x52
 8007574:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	int bretts_status = 0;
 8007578:	2300      	movs	r3, #0
 800757a:	61fb      	str	r3, [r7, #28]

	for (int i = 0; i < howManyDevs; i++)
 800757c:	2300      	movs	r3, #0
 800757e:	627b      	str	r3, [r7, #36]	; 0x24
 8007580:	e12f      	b.n	80077e2 <Brett_IR_InitIrSensors+0x282>
	{
		// point to dev
		VL53L0_DEV	Dev;
		Dev = &devs[i];
 8007582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007584:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 8007588:	fb02 f303 	mul.w	r3, r2, r3
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	4413      	add	r3, r2
 8007590:	61bb      	str	r3, [r7, #24]

		// turn on XSHUT
		if (i == 0)
 8007592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007594:	2b00      	cmp	r3, #0
 8007596:	d10c      	bne.n	80075b2 <Brett_IR_InitIrSensors+0x52>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8007598:	2201      	movs	r2, #1
 800759a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800759e:	4896      	ldr	r0, [pc, #600]	; (80077f8 <Brett_IR_InitIrSensors+0x298>)
 80075a0:	f000 fe34 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 80075a4:	69fb      	ldr	r3, [r7, #28]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d071      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 0 didnt work\n\r");
 80075aa:	4894      	ldr	r0, [pc, #592]	; (80077fc <Brett_IR_InitIrSensors+0x29c>)
 80075ac:	f004 fda2 	bl	800c0f4 <iprintf>
 80075b0:	e06d      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else if (i == 1)
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d10b      	bne.n	80075d0 <Brett_IR_InitIrSensors+0x70>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80075b8:	2201      	movs	r2, #1
 80075ba:	2120      	movs	r1, #32
 80075bc:	4890      	ldr	r0, [pc, #576]	; (8007800 <Brett_IR_InitIrSensors+0x2a0>)
 80075be:	f000 fe25 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d062      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 1 didnt work\n\r");
 80075c8:	488e      	ldr	r0, [pc, #568]	; (8007804 <Brett_IR_InitIrSensors+0x2a4>)
 80075ca:	f004 fd93 	bl	800c0f4 <iprintf>
 80075ce:	e05e      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else if (i == 2)
 80075d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d2:	2b02      	cmp	r3, #2
 80075d4:	d10b      	bne.n	80075ee <Brett_IR_InitIrSensors+0x8e>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80075d6:	2201      	movs	r2, #1
 80075d8:	2110      	movs	r1, #16
 80075da:	4889      	ldr	r0, [pc, #548]	; (8007800 <Brett_IR_InitIrSensors+0x2a0>)
 80075dc:	f000 fe16 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d053      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 2 didnt work\n\r");
 80075e6:	4888      	ldr	r0, [pc, #544]	; (8007808 <Brett_IR_InitIrSensors+0x2a8>)
 80075e8:	f004 fd84 	bl	800c0f4 <iprintf>
 80075ec:	e04f      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else if (i == 3)
 80075ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d10c      	bne.n	800760e <Brett_IR_InitIrSensors+0xae>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80075f4:	2201      	movs	r2, #1
 80075f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80075fa:	487f      	ldr	r0, [pc, #508]	; (80077f8 <Brett_IR_InitIrSensors+0x298>)
 80075fc:	f000 fe06 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 8007600:	69fb      	ldr	r3, [r7, #28]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d043      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 3 didnt work\n\r");
 8007606:	4881      	ldr	r0, [pc, #516]	; (800780c <Brett_IR_InitIrSensors+0x2ac>)
 8007608:	f004 fd74 	bl	800c0f4 <iprintf>
 800760c:	e03f      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else if (i == 4)
 800760e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007610:	2b04      	cmp	r3, #4
 8007612:	d10c      	bne.n	800762e <Brett_IR_InitIrSensors+0xce>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8007614:	2201      	movs	r2, #1
 8007616:	f44f 7100 	mov.w	r1, #512	; 0x200
 800761a:	4877      	ldr	r0, [pc, #476]	; (80077f8 <Brett_IR_InitIrSensors+0x298>)
 800761c:	f000 fdf6 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d033      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 4 didnt work\n\r");
 8007626:	487a      	ldr	r0, [pc, #488]	; (8007810 <Brett_IR_InitIrSensors+0x2b0>)
 8007628:	f004 fd64 	bl	800c0f4 <iprintf>
 800762c:	e02f      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else if (i == 5)
 800762e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007630:	2b05      	cmp	r3, #5
 8007632:	d10b      	bne.n	800764c <Brett_IR_InitIrSensors+0xec>
		{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8007634:	2201      	movs	r2, #1
 8007636:	2180      	movs	r1, #128	; 0x80
 8007638:	4876      	ldr	r0, [pc, #472]	; (8007814 <Brett_IR_InitIrSensors+0x2b4>)
 800763a:	f000 fde7 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d024      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 5 didnt work\n\r");
 8007644:	4874      	ldr	r0, [pc, #464]	; (8007818 <Brett_IR_InitIrSensors+0x2b8>)
 8007646:	f004 fd55 	bl	800c0f4 <iprintf>
 800764a:	e020      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else if (i == 6)
 800764c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764e:	2b06      	cmp	r3, #6
 8007650:	d10b      	bne.n	800766a <Brett_IR_InitIrSensors+0x10a>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8007652:	2201      	movs	r2, #1
 8007654:	2140      	movs	r1, #64	; 0x40
 8007656:	486a      	ldr	r0, [pc, #424]	; (8007800 <Brett_IR_InitIrSensors+0x2a0>)
 8007658:	f000 fdd8 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d015      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 6 didnt work\n\r");
 8007662:	486e      	ldr	r0, [pc, #440]	; (800781c <Brett_IR_InitIrSensors+0x2bc>)
 8007664:	f004 fd46 	bl	800c0f4 <iprintf>
 8007668:	e011      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else if (i == 7)
 800766a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766c:	2b07      	cmp	r3, #7
 800766e:	d10b      	bne.n	8007688 <Brett_IR_InitIrSensors+0x128>
		{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8007670:	2201      	movs	r2, #1
 8007672:	2180      	movs	r1, #128	; 0x80
 8007674:	4860      	ldr	r0, [pc, #384]	; (80077f8 <Brett_IR_InitIrSensors+0x298>)
 8007676:	f000 fdc9 	bl	800820c <HAL_GPIO_WritePin>
			if (bretts_status != 0)
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d006      	beq.n	800768e <Brett_IR_InitIrSensors+0x12e>
				printf("GPIO turn on 7 didnt work\n\r");
 8007680:	4867      	ldr	r0, [pc, #412]	; (8007820 <Brett_IR_InitIrSensors+0x2c0>)
 8007682:	f004 fd37 	bl	800c0f4 <iprintf>
 8007686:	e002      	b.n	800768e <Brett_IR_InitIrSensors+0x12e>
		}
		else
		{
			printf("this shouldnt happen in GPIO_expander area\n\r");
 8007688:	4866      	ldr	r0, [pc, #408]	; (8007824 <Brett_IR_InitIrSensors+0x2c4>)
 800768a:	f004 fd33 	bl	800c0f4 <iprintf>
		}
		HAL_Delay(10);
 800768e:	200a      	movs	r0, #10
 8007690:	f000 fb1e 	bl	8007cd0 <HAL_Delay>

		// general dev inits
		Dev->comms_type =  1;
 8007694:	69bb      	ldr	r3, [r7, #24]
 8007696:	2201      	movs	r2, #1
 8007698:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
		Dev->I2cDevAddr = 0x52;
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	2252      	movs	r2, #82	; 0x52
 80076a0:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180
		Dev->I2cHandle = i2c;
 80076a4:	69bb      	ldr	r3, [r7, #24]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
		Dev->comms_speed_khz = 100;
 80076ac:	69bb      	ldr	r3, [r7, #24]
 80076ae:	2264      	movs	r2, #100	; 0x64
 80076b0:	f8a3 218a 	strh.w	r2, [r3, #394]	; 0x18a

		// i2c address setting
		newi2c = Dev->I2cDevAddr + (i + 1) * 2;
 80076b4:	69bb      	ldr	r3, [r7, #24]
 80076b6:	f893 2180 	ldrb.w	r2, [r3, #384]	; 0x180
 80076ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076bc:	3301      	adds	r3, #1
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	005b      	lsls	r3, r3, #1
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	4413      	add	r3, r2
 80076c6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		status = VL53L0X_SetDeviceAddress(Dev, newi2c);
 80076ca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80076ce:	4619      	mov	r1, r3
 80076d0:	69b8      	ldr	r0, [r7, #24]
 80076d2:	f7fa fd7e 	bl	80021d2 <VL53L0X_SetDeviceAddress>
 80076d6:	4603      	mov	r3, r0
 80076d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		if (status != VL53L0X_ERROR_NONE)
 80076dc:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d004      	beq.n	80076ee <Brett_IR_InitIrSensors+0x18e>
			return bretts_status = -3;
 80076e4:	f06f 0302 	mvn.w	r3, #2
 80076e8:	61fb      	str	r3, [r7, #28]
 80076ea:	69fb      	ldr	r3, [r7, #28]
 80076ec:	e07f      	b.n	80077ee <Brett_IR_InitIrSensors+0x28e>
		Dev->I2cDevAddr = newi2c;
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80076f4:	f883 2180 	strb.w	r2, [r3, #384]	; 0x180

		// base init for all IR devs
		status = VL53L0X_WaitDeviceBooted( Dev );
 80076f8:	69b8      	ldr	r0, [r7, #24]
 80076fa:	f7fb f88d 	bl	8002818 <VL53L0X_WaitDeviceBooted>
 80076fe:	4603      	mov	r3, r0
 8007700:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_DataInit( Dev );
 8007704:	69b8      	ldr	r0, [r7, #24]
 8007706:	f7fa fd7d 	bl	8002204 <VL53L0X_DataInit>
 800770a:	4603      	mov	r3, r0
 800770c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_StaticInit( Dev );
 8007710:	69b8      	ldr	r0, [r7, #24]
 8007712:	f7fa fefd 	bl	8002510 <VL53L0X_StaticInit>
 8007716:	4603      	mov	r3, r0
 8007718:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 800771c:	f107 0211 	add.w	r2, r7, #17
 8007720:	f107 0312 	add.w	r3, r7, #18
 8007724:	4619      	mov	r1, r3
 8007726:	69b8      	ldr	r0, [r7, #24]
 8007728:	f7fb fdbc 	bl	80032a4 <VL53L0X_PerformRefCalibration>
 800772c:	4603      	mov	r3, r0
 800772e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8007732:	f107 0213 	add.w	r2, r7, #19
 8007736:	f107 0314 	add.w	r3, r7, #20
 800773a:	4619      	mov	r1, r3
 800773c:	69b8      	ldr	r0, [r7, #24]
 800773e:	f7fc facb 	bl	8003cd8 <VL53L0X_PerformRefSpadManagement>
 8007742:	4603      	mov	r3, r0
 8007744:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8007748:	2100      	movs	r1, #0
 800774a:	69b8      	ldr	r0, [r7, #24]
 800774c:	f7fb f928 	bl	80029a0 <VL53L0X_SetDeviceMode>
 8007750:	4603      	mov	r3, r0
 8007752:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		// we can break this out later
		// init for long ranging mode
		status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8007756:	2201      	movs	r2, #1
 8007758:	2100      	movs	r1, #0
 800775a:	69b8      	ldr	r0, [r7, #24]
 800775c:	f7fb fb9c 	bl	8002e98 <VL53L0X_SetLimitCheckEnable>
 8007760:	4603      	mov	r3, r0
 8007762:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8007766:	2201      	movs	r2, #1
 8007768:	2101      	movs	r1, #1
 800776a:	69b8      	ldr	r0, [r7, #24]
 800776c:	f7fb fb94 	bl	8002e98 <VL53L0X_SetLimitCheckEnable>
 8007770:	4603      	mov	r3, r0
 8007772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8007776:	f641 1299 	movw	r2, #6553	; 0x1999
 800777a:	2101      	movs	r1, #1
 800777c:	69b8      	ldr	r0, [r7, #24]
 800777e:	f7fb fc3b 	bl	8002ff8 <VL53L0X_SetLimitCheckValue>
 8007782:	4603      	mov	r3, r0
 8007784:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8007788:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800778c:	2100      	movs	r1, #0
 800778e:	69b8      	ldr	r0, [r7, #24]
 8007790:	f7fb fc32 	bl	8002ff8 <VL53L0X_SetLimitCheckValue>
 8007794:	4603      	mov	r3, r0
 8007796:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 800779a:	f248 01e8 	movw	r1, #33000	; 0x80e8
 800779e:	69b8      	ldr	r0, [r7, #24]
 80077a0:	f7fb f95c 	bl	8002a5c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80077a4:	4603      	mov	r3, r0
 80077a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80077aa:	2212      	movs	r2, #18
 80077ac:	2100      	movs	r1, #0
 80077ae:	69b8      	ldr	r0, [r7, #24]
 80077b0:	f7fb f97a 	bl	8002aa8 <VL53L0X_SetVcselPulsePeriod>
 80077b4:	4603      	mov	r3, r0
 80077b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		status = VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80077ba:	220e      	movs	r2, #14
 80077bc:	2101      	movs	r1, #1
 80077be:	69b8      	ldr	r0, [r7, #24]
 80077c0:	f7fb f972 	bl	8002aa8 <VL53L0X_SetVcselPulsePeriod>
 80077c4:	4603      	mov	r3, r0
 80077c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

		// one last status check
		if (status != VL53L0X_ERROR_NONE)
 80077ca:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d004      	beq.n	80077dc <Brett_IR_InitIrSensors+0x27c>
			return bretts_status = -4;
 80077d2:	f06f 0303 	mvn.w	r3, #3
 80077d6:	61fb      	str	r3, [r7, #28]
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	e008      	b.n	80077ee <Brett_IR_InitIrSensors+0x28e>
	for (int i = 0; i < howManyDevs; i++)
 80077dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077de:	3301      	adds	r3, #1
 80077e0:	627b      	str	r3, [r7, #36]	; 0x24
 80077e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	429a      	cmp	r2, r3
 80077e8:	f6ff aecb 	blt.w	8007582 <Brett_IR_InitIrSensors+0x22>
	}
	return bretts_status;
 80077ec:	69fb      	ldr	r3, [r7, #28]
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3728      	adds	r7, #40	; 0x28
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	40020000 	.word	0x40020000
 80077fc:	0800da94 	.word	0x0800da94
 8007800:	40020400 	.word	0x40020400
 8007804:	0800dab0 	.word	0x0800dab0
 8007808:	0800dacc 	.word	0x0800dacc
 800780c:	0800dae8 	.word	0x0800dae8
 8007810:	0800db04 	.word	0x0800db04
 8007814:	40020800 	.word	0x40020800
 8007818:	0800db20 	.word	0x0800db20
 800781c:	0800db3c 	.word	0x0800db3c
 8007820:	0800db58 	.word	0x0800db58
 8007824:	0800db74 	.word	0x0800db74

08007828 <Brett_GetTime>:
#include <inttypes.h>
#include "stm32F4xx_hal.h"
#include "clock_rtc.h"

void Brett_GetTime(RTC_HandleTypeDef *hrtc, Brett_Timer *timeStruct)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b082      	sub	sp, #8
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
	// get time
	HAL_RTC_GetTime(hrtc, &timeStruct->sTime, RTC_FORMAT_BIN);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	2200      	movs	r2, #0
 8007836:	4619      	mov	r1, r3
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f002 fe79 	bl	800a530 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, &timeStruct->sDate, RTC_FORMAT_BIN);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	3314      	adds	r3, #20
 8007842:	2200      	movs	r2, #0
 8007844:	4619      	mov	r1, r3
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f002 ff77 	bl	800a73a <HAL_RTC_GetDate>

	// check that the registers are updated correctly
	if (timeStruct->sTime.SubSeconds < timeStruct->lastSub && timeStruct->lastSec == timeStruct->sTime.Seconds)
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	685a      	ldr	r2, [r3, #4]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	699b      	ldr	r3, [r3, #24]
 8007854:	429a      	cmp	r2, r3
 8007856:	d230      	bcs.n	80078ba <Brett_GetTime+0x92>
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	7f1a      	ldrb	r2, [r3, #28]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	789b      	ldrb	r3, [r3, #2]
 8007860:	429a      	cmp	r2, r3
 8007862:	d12a      	bne.n	80078ba <Brett_GetTime+0x92>
		timeStruct->time_in_ms = ((timeStruct->sTime.Minutes * 60) + timeStruct->sTime.Seconds + 1 + ((float)timeStruct->sTime.SubSeconds / (float)timeStruct->sTime.SecondFraction)) * 1000;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	785b      	ldrb	r3, [r3, #1]
 8007868:	461a      	mov	r2, r3
 800786a:	4613      	mov	r3, r2
 800786c:	011b      	lsls	r3, r3, #4
 800786e:	1a9b      	subs	r3, r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	461a      	mov	r2, r3
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	789b      	ldrb	r3, [r3, #2]
 8007878:	4413      	add	r3, r2
 800787a:	3301      	adds	r3, #1
 800787c:	ee07 3a90 	vmov	s15, r3
 8007880:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	ee07 3a90 	vmov	s15, r3
 800788c:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	ee07 3a90 	vmov	s15, r3
 8007898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800789c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80078a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078a4:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007924 <Brett_GetTime+0xfc>
 80078a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80078ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078b0:	ee17 2a90 	vmov	r2, s15
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	621a      	str	r2, [r3, #32]
 80078b8:	e028      	b.n	800790c <Brett_GetTime+0xe4>
	else
		timeStruct->time_in_ms = ((timeStruct->sTime.Minutes * 60) + timeStruct->sTime.Seconds + ((float)timeStruct->sTime.SubSeconds / (float)timeStruct->sTime.SecondFraction)) * 1000;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	785b      	ldrb	r3, [r3, #1]
 80078be:	461a      	mov	r2, r3
 80078c0:	4613      	mov	r3, r2
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	1a9b      	subs	r3, r3, r2
 80078c6:	009b      	lsls	r3, r3, #2
 80078c8:	461a      	mov	r2, r3
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	789b      	ldrb	r3, [r3, #2]
 80078ce:	4413      	add	r3, r2
 80078d0:	ee07 3a90 	vmov	s15, r3
 80078d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	ee07 3a90 	vmov	s15, r3
 80078e0:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	ee07 3a90 	vmov	s15, r3
 80078ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078f0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80078f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80078f8:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8007924 <Brett_GetTime+0xfc>
 80078fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007900:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007904:	ee17 2a90 	vmov	r2, s15
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	621a      	str	r2, [r3, #32]

	// save data for next getTime call
	timeStruct->lastSub = timeStruct->sTime.SubSeconds;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	685a      	ldr	r2, [r3, #4]
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	619a      	str	r2, [r3, #24]
	timeStruct->lastSec = timeStruct->sTime.Seconds;
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	789a      	ldrb	r2, [r3, #2]
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	771a      	strb	r2, [r3, #28]
}
 800791c:	bf00      	nop
 800791e:	3708      	adds	r7, #8
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	447a0000 	.word	0x447a0000

08007928 <WrByte>:

#include "helpful_i2c.h"

uint8_t _I2CBuffer[64];

int WrByte(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t index, uint8_t data) {
 8007928:	b580      	push	{r7, lr}
 800792a:	b084      	sub	sp, #16
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	4608      	mov	r0, r1
 8007932:	4611      	mov	r1, r2
 8007934:	461a      	mov	r2, r3
 8007936:	4603      	mov	r3, r0
 8007938:	807b      	strh	r3, [r7, #2]
 800793a:	460b      	mov	r3, r1
 800793c:	707b      	strb	r3, [r7, #1]
 800793e:	4613      	mov	r3, r2
 8007940:	703b      	strb	r3, [r7, #0]
	int status = 0;
 8007942:	2300      	movs	r3, #0
 8007944:	60fb      	str	r3, [r7, #12]

    _I2CBuffer[0] = index;
 8007946:	4a09      	ldr	r2, [pc, #36]	; (800796c <WrByte+0x44>)
 8007948:	787b      	ldrb	r3, [r7, #1]
 800794a:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800794c:	4a07      	ldr	r2, [pc, #28]	; (800796c <WrByte+0x44>)
 800794e:	783b      	ldrb	r3, [r7, #0]
 8007950:	7053      	strb	r3, [r2, #1]

    status = Brett_I2CWrite(hi2c, DevAddress, _I2CBuffer, 2);
 8007952:	8879      	ldrh	r1, [r7, #2]
 8007954:	2302      	movs	r3, #2
 8007956:	4a05      	ldr	r2, [pc, #20]	; (800796c <WrByte+0x44>)
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 f809 	bl	8007970 <Brett_I2CWrite>
 800795e:	60f8      	str	r0, [r7, #12]

    return status;
 8007960:	68fb      	ldr	r3, [r7, #12]
}
 8007962:	4618      	mov	r0, r3
 8007964:	3710      	adds	r7, #16
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	20000c40 	.word	0x20000c40

08007970 <Brett_I2CWrite>:

int Brett_I2CWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pdata, uint32_t count) {
 8007970:	b580      	push	{r7, lr}
 8007972:	b088      	sub	sp, #32
 8007974:	af02      	add	r7, sp, #8
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	607a      	str	r2, [r7, #4]
 800797a:	603b      	str	r3, [r7, #0]
 800797c:	460b      	mov	r3, r1
 800797e:	817b      	strh	r3, [r7, #10]
	int status = 0;
 8007980:	2300      	movs	r3, #0
 8007982:	617b      	str	r3, [r7, #20]

	status = 0;
 8007984:	2300      	movs	r3, #0
 8007986:	617b      	str	r3, [r7, #20]
    int i2c_time_out = 10+ count* 1;
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	330a      	adds	r3, #10
 800798c:	613b      	str	r3, [r7, #16]

    status = HAL_I2C_Master_Transmit(hi2c, DevAddress, pdata, count, i2c_time_out);
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	b29a      	uxth	r2, r3
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	8979      	ldrh	r1, [r7, #10]
 8007996:	9300      	str	r3, [sp, #0]
 8007998:	4613      	mov	r3, r2
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	68f8      	ldr	r0, [r7, #12]
 800799e:	f000 fd93 	bl	80084c8 <HAL_I2C_Master_Transmit>
 80079a2:	4603      	mov	r3, r0
 80079a4:	617b      	str	r3, [r7, #20]

    return status;
 80079a6:	697b      	ldr	r3, [r7, #20]
}
 80079a8:	4618      	mov	r0, r3
 80079aa:	3718      	adds	r7, #24
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <RdByte>:

int RdByte(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t index, uint8_t *data) {
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b086      	sub	sp, #24
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	607b      	str	r3, [r7, #4]
 80079ba:	460b      	mov	r3, r1
 80079bc:	817b      	strh	r3, [r7, #10]
 80079be:	4613      	mov	r3, r2
 80079c0:	727b      	strb	r3, [r7, #9]
	int status = 0;
 80079c2:	2300      	movs	r3, #0
 80079c4:	617b      	str	r3, [r7, #20]

	status = Brett_I2CWrite(hi2c, DevAddress, &index, 1);
 80079c6:	f107 0209 	add.w	r2, r7, #9
 80079ca:	8979      	ldrh	r1, [r7, #10]
 80079cc:	2301      	movs	r3, #1
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f7ff ffce 	bl	8007970 <Brett_I2CWrite>
 80079d4:	6178      	str	r0, [r7, #20]
    if(status != 0)
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d107      	bne.n	80079ec <RdByte+0x3c>
    	goto done;

    status = Brett_I2CRead(hi2c, DevAddress, data, 1);
 80079dc:	8979      	ldrh	r1, [r7, #10]
 80079de:	2301      	movs	r3, #1
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f000 f808 	bl	80079f8 <Brett_I2CRead>
 80079e8:	6178      	str	r0, [r7, #20]
 80079ea:	e000      	b.n	80079ee <RdByte+0x3e>
    	goto done;
 80079ec:	bf00      	nop

done:
    return status;
 80079ee:	697b      	ldr	r3, [r7, #20]
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3718      	adds	r7, #24
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <Brett_I2CRead>:

int Brett_I2CRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pdata, uint32_t count) {
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b088      	sub	sp, #32
 80079fc:	af02      	add	r7, sp, #8
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	607a      	str	r2, [r7, #4]
 8007a02:	603b      	str	r3, [r7, #0]
 8007a04:	460b      	mov	r3, r1
 8007a06:	817b      	strh	r3, [r7, #10]
	int status = 0;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	617b      	str	r3, [r7, #20]

	status = 0;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	617b      	str	r3, [r7, #20]
    int i2c_time_out = 10+ count* 1;
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	330a      	adds	r3, #10
 8007a14:	613b      	str	r3, [r7, #16]

    status = HAL_I2C_Master_Receive(hi2c, DevAddress|1, pdata, count, i2c_time_out);
 8007a16:	897b      	ldrh	r3, [r7, #10]
 8007a18:	f043 0301 	orr.w	r3, r3, #1
 8007a1c:	b299      	uxth	r1, r3
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	b29a      	uxth	r2, r3
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	9300      	str	r3, [sp, #0]
 8007a26:	4613      	mov	r3, r2
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	68f8      	ldr	r0, [r7, #12]
 8007a2c:	f000 fe4a 	bl	80086c4 <HAL_I2C_Master_Receive>
 8007a30:	4603      	mov	r3, r0
 8007a32:	617b      	str	r3, [r7, #20]

    return status;
 8007a34:	697b      	ldr	r3, [r7, #20]
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3718      	adds	r7, #24
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}

08007a3e <ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
int ReadMulti(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t index, uint8_t *pdata, uint32_t count) {
 8007a3e:	b580      	push	{r7, lr}
 8007a40:	b086      	sub	sp, #24
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	60f8      	str	r0, [r7, #12]
 8007a46:	607b      	str	r3, [r7, #4]
 8007a48:	460b      	mov	r3, r1
 8007a4a:	817b      	strh	r3, [r7, #10]
 8007a4c:	4613      	mov	r3, r2
 8007a4e:	727b      	strb	r3, [r7, #9]
	int status = 0;
 8007a50:	2300      	movs	r3, #0
 8007a52:	617b      	str	r3, [r7, #20]

    status = Brett_I2CWrite(hi2c, DevAddress, &index, 1);
 8007a54:	f107 0209 	add.w	r2, r7, #9
 8007a58:	8979      	ldrh	r1, [r7, #10]
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f7ff ff87 	bl	8007970 <Brett_I2CWrite>
 8007a62:	6178      	str	r0, [r7, #20]
    if (status != 0)
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d107      	bne.n	8007a7a <ReadMulti+0x3c>
        goto done;

    status = Brett_I2CRead(hi2c, DevAddress, pdata, count);
 8007a6a:	8979      	ldrh	r1, [r7, #10]
 8007a6c:	6a3b      	ldr	r3, [r7, #32]
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f7ff ffc1 	bl	80079f8 <Brett_I2CRead>
 8007a76:	6178      	str	r0, [r7, #20]
 8007a78:	e000      	b.n	8007a7c <ReadMulti+0x3e>
        goto done;
 8007a7a:	bf00      	nop

done:
    return status;
 8007a7c:	697b      	ldr	r3, [r7, #20]
}
 8007a7e:	4618      	mov	r0, r3
 8007a80:	3718      	adds	r7, #24
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <TurnRight>:
	Stop(hi2c);
	HAL_Delay(10);
}

void TurnRight(I2C_HandleTypeDef *hi2c)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b082      	sub	sp, #8
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
	WrByte(hi2c, GPIO_expander, GPIO_write, 0x55);
 8007a8e:	2340      	movs	r3, #64	; 0x40
 8007a90:	b299      	uxth	r1, r3
 8007a92:	2355      	movs	r3, #85	; 0x55
 8007a94:	2240      	movs	r2, #64	; 0x40
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f7ff ff46 	bl	8007928 <WrByte>
	HAL_Delay(50);
 8007a9c:	2032      	movs	r0, #50	; 0x32
 8007a9e:	f000 f917 	bl	8007cd0 <HAL_Delay>
}
 8007aa2:	bf00      	nop
 8007aa4:	3708      	adds	r7, #8
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <TurnLeft>:

void TurnLeft(I2C_HandleTypeDef *hi2c)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b082      	sub	sp, #8
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
	WrByte(hi2c, GPIO_expander, GPIO_write, 0xAA);
 8007ab2:	2340      	movs	r3, #64	; 0x40
 8007ab4:	b299      	uxth	r1, r3
 8007ab6:	23aa      	movs	r3, #170	; 0xaa
 8007ab8:	2240      	movs	r2, #64	; 0x40
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f7ff ff34 	bl	8007928 <WrByte>
	HAL_Delay(50);
 8007ac0:	2032      	movs	r0, #50	; 0x32
 8007ac2:	f000 f905 	bl	8007cd0 <HAL_Delay>
}
 8007ac6:	bf00      	nop
 8007ac8:	3708      	adds	r7, #8
 8007aca:	46bd      	mov	sp, r7
 8007acc:	bd80      	pop	{r7, pc}

08007ace <MoveForward>:

void MoveForward(I2C_HandleTypeDef *hi2c)
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b082      	sub	sp, #8
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
	WrByte(hi2c, GPIO_expander, GPIO_write, 0xA5);
 8007ad6:	2340      	movs	r3, #64	; 0x40
 8007ad8:	b299      	uxth	r1, r3
 8007ada:	23a5      	movs	r3, #165	; 0xa5
 8007adc:	2240      	movs	r2, #64	; 0x40
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f7ff ff22 	bl	8007928 <WrByte>
	HAL_Delay(50);
 8007ae4:	2032      	movs	r0, #50	; 0x32
 8007ae6:	f000 f8f3 	bl	8007cd0 <HAL_Delay>
}
 8007aea:	bf00      	nop
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <Stop>:
void Stop(I2C_HandleTypeDef *hi2c)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b082      	sub	sp, #8
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
	WrByte(hi2c, GPIO_expander, GPIO_write, GPIO_All_Off);
 8007afa:	2340      	movs	r3, #64	; 0x40
 8007afc:	b299      	uxth	r1, r3
 8007afe:	2300      	movs	r3, #0
 8007b00:	2240      	movs	r2, #64	; 0x40
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f7ff ff10 	bl	8007928 <WrByte>
	HAL_Delay(50);
 8007b08:	2032      	movs	r0, #50	; 0x32
 8007b0a:	f000 f8e1 	bl	8007cd0 <HAL_Delay>
}
 8007b0e:	bf00      	nop
 8007b10:	3708      	adds	r7, #8
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <TurnDirection>:
		}
	}
}

void TurnDirection(I2C_HandleTypeDef *hi2c, int direction, float *mag, int *magDir)
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b086      	sub	sp, #24
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	60f8      	str	r0, [r7, #12]
 8007b1e:	60b9      	str	r1, [r7, #8]
 8007b20:	607a      	str	r2, [r7, #4]
 8007b22:	603b      	str	r3, [r7, #0]
	// if 0, we are already pointing that way
	if (direction == 0)
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d05c      	beq.n	8007be4 <TurnDirection+0xce>
		return;

	// turn right
	int time = 950; // time to turn 45°
 8007b2a:	f240 33b6 	movw	r3, #950	; 0x3b6
 8007b2e:	613b      	str	r3, [r7, #16]
	if (direction >= 1 && direction <= 4)
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	dd20      	ble.n	8007b78 <TurnDirection+0x62>
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	2b04      	cmp	r3, #4
 8007b3a:	dc1d      	bgt.n	8007b78 <TurnDirection+0x62>
	{
		// new magDir
		*magDir += direction;
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	681a      	ldr	r2, [r3, #0]
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	441a      	add	r2, r3
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	601a      	str	r2, [r3, #0]
		if (*magDir > 7)
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	2b07      	cmp	r3, #7
 8007b4e:	dd05      	ble.n	8007b5c <TurnDirection+0x46>
			*magDir -= 8;
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f1a3 0208 	sub.w	r2, r3, #8
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	601a      	str	r2, [r3, #0]

		// start turning
		TurnRight(hi2c);
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f7ff ff92 	bl	8007a86 <TurnRight>

		// wait for X time
		HAL_Delay(time * direction);
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	68ba      	ldr	r2, [r7, #8]
 8007b66:	fb02 f303 	mul.w	r3, r2, r3
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f000 f8b0 	bl	8007cd0 <HAL_Delay>
		Stop(hi2c);
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f7ff ffbe 	bl	8007af2 <Stop>
 8007b76:	e036      	b.n	8007be6 <TurnDirection+0xd0>
		//FineTuneTurn(hi2c, magDir, mag);
	}
	else
	{
		// new magDir
		*magDir += direction;
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	441a      	add	r2, r3
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	601a      	str	r2, [r3, #0]
		if (*magDir > 7)
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	2b07      	cmp	r3, #7
 8007b8a:	dd05      	ble.n	8007b98 <TurnDirection+0x82>
			*magDir -= 8;
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f1a3 0208 	sub.w	r2, r3, #8
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	601a      	str	r2, [r3, #0]

		int count = 0;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	617b      	str	r3, [r7, #20]
		switch (direction)
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	2b07      	cmp	r3, #7
 8007ba0:	d009      	beq.n	8007bb6 <TurnDirection+0xa0>
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	2b07      	cmp	r3, #7
 8007ba6:	dc0f      	bgt.n	8007bc8 <TurnDirection+0xb2>
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	2b05      	cmp	r3, #5
 8007bac:	d009      	beq.n	8007bc2 <TurnDirection+0xac>
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	2b06      	cmp	r3, #6
 8007bb2:	d003      	beq.n	8007bbc <TurnDirection+0xa6>
 8007bb4:	e008      	b.n	8007bc8 <TurnDirection+0xb2>
		{
		case 7:
			count = 1;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	617b      	str	r3, [r7, #20]
			break;
 8007bba:	e005      	b.n	8007bc8 <TurnDirection+0xb2>
		case 6:
			count = 2;
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	617b      	str	r3, [r7, #20]
			break;
 8007bc0:	e002      	b.n	8007bc8 <TurnDirection+0xb2>
		case 5:
			count = 3;
 8007bc2:	2303      	movs	r3, #3
 8007bc4:	617b      	str	r3, [r7, #20]
			break;
 8007bc6:	bf00      	nop
		}

		// start turning
		TurnLeft(hi2c);
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f7ff ff6e 	bl	8007aaa <TurnLeft>

		// wait for X time
		HAL_Delay(time * count);
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	697a      	ldr	r2, [r7, #20]
 8007bd2:	fb02 f303 	mul.w	r3, r2, r3
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f000 f87a 	bl	8007cd0 <HAL_Delay>
		Stop(hi2c);
 8007bdc:	68f8      	ldr	r0, [r7, #12]
 8007bde:	f7ff ff88 	bl	8007af2 <Stop>
 8007be2:	e000      	b.n	8007be6 <TurnDirection+0xd0>
		return;
 8007be4:	bf00      	nop

		// fine tune to what expect
		//FineTuneTurn(hi2c, magDir, mag);
	}
}
 8007be6:	3718      	adds	r7, #24
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007bf0:	4b0e      	ldr	r3, [pc, #56]	; (8007c2c <HAL_Init+0x40>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a0d      	ldr	r2, [pc, #52]	; (8007c2c <HAL_Init+0x40>)
 8007bf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007bfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007bfc:	4b0b      	ldr	r3, [pc, #44]	; (8007c2c <HAL_Init+0x40>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a0a      	ldr	r2, [pc, #40]	; (8007c2c <HAL_Init+0x40>)
 8007c02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007c06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007c08:	4b08      	ldr	r3, [pc, #32]	; (8007c2c <HAL_Init+0x40>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a07      	ldr	r2, [pc, #28]	; (8007c2c <HAL_Init+0x40>)
 8007c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007c14:	2003      	movs	r0, #3
 8007c16:	f000 f931 	bl	8007e7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	f000 f808 	bl	8007c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007c20:	f7f9 feaa 	bl	8001978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop
 8007c2c:	40023c00 	.word	0x40023c00

08007c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007c38:	4b12      	ldr	r3, [pc, #72]	; (8007c84 <HAL_InitTick+0x54>)
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	4b12      	ldr	r3, [pc, #72]	; (8007c88 <HAL_InitTick+0x58>)
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	4619      	mov	r1, r3
 8007c42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f000 f93b 	bl	8007eca <HAL_SYSTICK_Config>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d001      	beq.n	8007c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e00e      	b.n	8007c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2b0f      	cmp	r3, #15
 8007c62:	d80a      	bhi.n	8007c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007c64:	2200      	movs	r2, #0
 8007c66:	6879      	ldr	r1, [r7, #4]
 8007c68:	f04f 30ff 	mov.w	r0, #4294967295
 8007c6c:	f000 f911 	bl	8007e92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007c70:	4a06      	ldr	r2, [pc, #24]	; (8007c8c <HAL_InitTick+0x5c>)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	e000      	b.n	8007c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007c7a:	2301      	movs	r3, #1
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3708      	adds	r7, #8
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	20000004 	.word	0x20000004
 8007c88:	200002c8 	.word	0x200002c8
 8007c8c:	200002c4 	.word	0x200002c4

08007c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007c90:	b480      	push	{r7}
 8007c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007c94:	4b06      	ldr	r3, [pc, #24]	; (8007cb0 <HAL_IncTick+0x20>)
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	461a      	mov	r2, r3
 8007c9a:	4b06      	ldr	r3, [pc, #24]	; (8007cb4 <HAL_IncTick+0x24>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	4413      	add	r3, r2
 8007ca0:	4a04      	ldr	r2, [pc, #16]	; (8007cb4 <HAL_IncTick+0x24>)
 8007ca2:	6013      	str	r3, [r2, #0]
}
 8007ca4:	bf00      	nop
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	200002c8 	.word	0x200002c8
 8007cb4:	20000c80 	.word	0x20000c80

08007cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	af00      	add	r7, sp, #0
  return uwTick;
 8007cbc:	4b03      	ldr	r3, [pc, #12]	; (8007ccc <HAL_GetTick+0x14>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	20000c80 	.word	0x20000c80

08007cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007cd8:	f7ff ffee 	bl	8007cb8 <HAL_GetTick>
 8007cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ce8:	d005      	beq.n	8007cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007cea:	4b0a      	ldr	r3, [pc, #40]	; (8007d14 <HAL_Delay+0x44>)
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	461a      	mov	r2, r3
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007cf6:	bf00      	nop
 8007cf8:	f7ff ffde 	bl	8007cb8 <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d8f7      	bhi.n	8007cf8 <HAL_Delay+0x28>
  {
  }
}
 8007d08:	bf00      	nop
 8007d0a:	bf00      	nop
 8007d0c:	3710      	adds	r7, #16
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	200002c8 	.word	0x200002c8

08007d18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b085      	sub	sp, #20
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f003 0307 	and.w	r3, r3, #7
 8007d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007d28:	4b0c      	ldr	r3, [pc, #48]	; (8007d5c <__NVIC_SetPriorityGrouping+0x44>)
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007d34:	4013      	ands	r3, r2
 8007d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007d4a:	4a04      	ldr	r2, [pc, #16]	; (8007d5c <__NVIC_SetPriorityGrouping+0x44>)
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	60d3      	str	r3, [r2, #12]
}
 8007d50:	bf00      	nop
 8007d52:	3714      	adds	r7, #20
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr
 8007d5c:	e000ed00 	.word	0xe000ed00

08007d60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007d60:	b480      	push	{r7}
 8007d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007d64:	4b04      	ldr	r3, [pc, #16]	; (8007d78 <__NVIC_GetPriorityGrouping+0x18>)
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	0a1b      	lsrs	r3, r3, #8
 8007d6a:	f003 0307 	and.w	r3, r3, #7
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr
 8007d78:	e000ed00 	.word	0xe000ed00

08007d7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	4603      	mov	r3, r0
 8007d84:	6039      	str	r1, [r7, #0]
 8007d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	db0a      	blt.n	8007da6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	b2da      	uxtb	r2, r3
 8007d94:	490c      	ldr	r1, [pc, #48]	; (8007dc8 <__NVIC_SetPriority+0x4c>)
 8007d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d9a:	0112      	lsls	r2, r2, #4
 8007d9c:	b2d2      	uxtb	r2, r2
 8007d9e:	440b      	add	r3, r1
 8007da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007da4:	e00a      	b.n	8007dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	b2da      	uxtb	r2, r3
 8007daa:	4908      	ldr	r1, [pc, #32]	; (8007dcc <__NVIC_SetPriority+0x50>)
 8007dac:	79fb      	ldrb	r3, [r7, #7]
 8007dae:	f003 030f 	and.w	r3, r3, #15
 8007db2:	3b04      	subs	r3, #4
 8007db4:	0112      	lsls	r2, r2, #4
 8007db6:	b2d2      	uxtb	r2, r2
 8007db8:	440b      	add	r3, r1
 8007dba:	761a      	strb	r2, [r3, #24]
}
 8007dbc:	bf00      	nop
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr
 8007dc8:	e000e100 	.word	0xe000e100
 8007dcc:	e000ed00 	.word	0xe000ed00

08007dd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b089      	sub	sp, #36	; 0x24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f003 0307 	and.w	r3, r3, #7
 8007de2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	f1c3 0307 	rsb	r3, r3, #7
 8007dea:	2b04      	cmp	r3, #4
 8007dec:	bf28      	it	cs
 8007dee:	2304      	movcs	r3, #4
 8007df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	3304      	adds	r3, #4
 8007df6:	2b06      	cmp	r3, #6
 8007df8:	d902      	bls.n	8007e00 <NVIC_EncodePriority+0x30>
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	3b03      	subs	r3, #3
 8007dfe:	e000      	b.n	8007e02 <NVIC_EncodePriority+0x32>
 8007e00:	2300      	movs	r3, #0
 8007e02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007e04:	f04f 32ff 	mov.w	r2, #4294967295
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e0e:	43da      	mvns	r2, r3
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	401a      	ands	r2, r3
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007e18:	f04f 31ff 	mov.w	r1, #4294967295
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e22:	43d9      	mvns	r1, r3
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007e28:	4313      	orrs	r3, r2
         );
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3724      	adds	r7, #36	; 0x24
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
	...

08007e38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b082      	sub	sp, #8
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	3b01      	subs	r3, #1
 8007e44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007e48:	d301      	bcc.n	8007e4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e00f      	b.n	8007e6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007e4e:	4a0a      	ldr	r2, [pc, #40]	; (8007e78 <SysTick_Config+0x40>)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	3b01      	subs	r3, #1
 8007e54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007e56:	210f      	movs	r1, #15
 8007e58:	f04f 30ff 	mov.w	r0, #4294967295
 8007e5c:	f7ff ff8e 	bl	8007d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007e60:	4b05      	ldr	r3, [pc, #20]	; (8007e78 <SysTick_Config+0x40>)
 8007e62:	2200      	movs	r2, #0
 8007e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007e66:	4b04      	ldr	r3, [pc, #16]	; (8007e78 <SysTick_Config+0x40>)
 8007e68:	2207      	movs	r2, #7
 8007e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3708      	adds	r7, #8
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop
 8007e78:	e000e010 	.word	0xe000e010

08007e7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f7ff ff47 	bl	8007d18 <__NVIC_SetPriorityGrouping>
}
 8007e8a:	bf00      	nop
 8007e8c:	3708      	adds	r7, #8
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007e92:	b580      	push	{r7, lr}
 8007e94:	b086      	sub	sp, #24
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	4603      	mov	r3, r0
 8007e9a:	60b9      	str	r1, [r7, #8]
 8007e9c:	607a      	str	r2, [r7, #4]
 8007e9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007ea4:	f7ff ff5c 	bl	8007d60 <__NVIC_GetPriorityGrouping>
 8007ea8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007eaa:	687a      	ldr	r2, [r7, #4]
 8007eac:	68b9      	ldr	r1, [r7, #8]
 8007eae:	6978      	ldr	r0, [r7, #20]
 8007eb0:	f7ff ff8e 	bl	8007dd0 <NVIC_EncodePriority>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007eba:	4611      	mov	r1, r2
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f7ff ff5d 	bl	8007d7c <__NVIC_SetPriority>
}
 8007ec2:	bf00      	nop
 8007ec4:	3718      	adds	r7, #24
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}

08007eca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007eca:	b580      	push	{r7, lr}
 8007ecc:	b082      	sub	sp, #8
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f7ff ffb0 	bl	8007e38 <SysTick_Config>
 8007ed8:	4603      	mov	r3, r0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
	...

08007ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b089      	sub	sp, #36	; 0x24
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007efa:	2300      	movs	r3, #0
 8007efc:	61fb      	str	r3, [r7, #28]
 8007efe:	e165      	b.n	80081cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007f00:	2201      	movs	r2, #1
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	fa02 f303 	lsl.w	r3, r2, r3
 8007f08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	697a      	ldr	r2, [r7, #20]
 8007f10:	4013      	ands	r3, r2
 8007f12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	697b      	ldr	r3, [r7, #20]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	f040 8154 	bne.w	80081c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	f003 0303 	and.w	r3, r3, #3
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d005      	beq.n	8007f36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d130      	bne.n	8007f98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007f3c:	69fb      	ldr	r3, [r7, #28]
 8007f3e:	005b      	lsls	r3, r3, #1
 8007f40:	2203      	movs	r2, #3
 8007f42:	fa02 f303 	lsl.w	r3, r2, r3
 8007f46:	43db      	mvns	r3, r3
 8007f48:	69ba      	ldr	r2, [r7, #24]
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	68da      	ldr	r2, [r3, #12]
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	005b      	lsls	r3, r3, #1
 8007f56:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5a:	69ba      	ldr	r2, [r7, #24]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	69ba      	ldr	r2, [r7, #24]
 8007f64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	fa02 f303 	lsl.w	r3, r2, r3
 8007f74:	43db      	mvns	r3, r3
 8007f76:	69ba      	ldr	r2, [r7, #24]
 8007f78:	4013      	ands	r3, r2
 8007f7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	091b      	lsrs	r3, r3, #4
 8007f82:	f003 0201 	and.w	r2, r3, #1
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	fa02 f303 	lsl.w	r3, r2, r3
 8007f8c:	69ba      	ldr	r2, [r7, #24]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	69ba      	ldr	r2, [r7, #24]
 8007f96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	f003 0303 	and.w	r3, r3, #3
 8007fa0:	2b03      	cmp	r3, #3
 8007fa2:	d017      	beq.n	8007fd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	005b      	lsls	r3, r3, #1
 8007fae:	2203      	movs	r2, #3
 8007fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fb4:	43db      	mvns	r3, r3
 8007fb6:	69ba      	ldr	r2, [r7, #24]
 8007fb8:	4013      	ands	r3, r2
 8007fba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	689a      	ldr	r2, [r3, #8]
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	005b      	lsls	r3, r3, #1
 8007fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	69ba      	ldr	r2, [r7, #24]
 8007fd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f003 0303 	and.w	r3, r3, #3
 8007fdc:	2b02      	cmp	r3, #2
 8007fde:	d123      	bne.n	8008028 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	08da      	lsrs	r2, r3, #3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	3208      	adds	r2, #8
 8007fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	f003 0307 	and.w	r3, r3, #7
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	220f      	movs	r2, #15
 8007ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ffc:	43db      	mvns	r3, r3
 8007ffe:	69ba      	ldr	r2, [r7, #24]
 8008000:	4013      	ands	r3, r2
 8008002:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	691a      	ldr	r2, [r3, #16]
 8008008:	69fb      	ldr	r3, [r7, #28]
 800800a:	f003 0307 	and.w	r3, r3, #7
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	fa02 f303 	lsl.w	r3, r2, r3
 8008014:	69ba      	ldr	r2, [r7, #24]
 8008016:	4313      	orrs	r3, r2
 8008018:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	08da      	lsrs	r2, r3, #3
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	3208      	adds	r2, #8
 8008022:	69b9      	ldr	r1, [r7, #24]
 8008024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800802e:	69fb      	ldr	r3, [r7, #28]
 8008030:	005b      	lsls	r3, r3, #1
 8008032:	2203      	movs	r2, #3
 8008034:	fa02 f303 	lsl.w	r3, r2, r3
 8008038:	43db      	mvns	r3, r3
 800803a:	69ba      	ldr	r2, [r7, #24]
 800803c:	4013      	ands	r3, r2
 800803e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	f003 0203 	and.w	r2, r3, #3
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	005b      	lsls	r3, r3, #1
 800804c:	fa02 f303 	lsl.w	r3, r2, r3
 8008050:	69ba      	ldr	r2, [r7, #24]
 8008052:	4313      	orrs	r3, r2
 8008054:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	69ba      	ldr	r2, [r7, #24]
 800805a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008064:	2b00      	cmp	r3, #0
 8008066:	f000 80ae 	beq.w	80081c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800806a:	2300      	movs	r3, #0
 800806c:	60fb      	str	r3, [r7, #12]
 800806e:	4b5d      	ldr	r3, [pc, #372]	; (80081e4 <HAL_GPIO_Init+0x300>)
 8008070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008072:	4a5c      	ldr	r2, [pc, #368]	; (80081e4 <HAL_GPIO_Init+0x300>)
 8008074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008078:	6453      	str	r3, [r2, #68]	; 0x44
 800807a:	4b5a      	ldr	r3, [pc, #360]	; (80081e4 <HAL_GPIO_Init+0x300>)
 800807c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800807e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008082:	60fb      	str	r3, [r7, #12]
 8008084:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008086:	4a58      	ldr	r2, [pc, #352]	; (80081e8 <HAL_GPIO_Init+0x304>)
 8008088:	69fb      	ldr	r3, [r7, #28]
 800808a:	089b      	lsrs	r3, r3, #2
 800808c:	3302      	adds	r3, #2
 800808e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008092:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	f003 0303 	and.w	r3, r3, #3
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	220f      	movs	r2, #15
 800809e:	fa02 f303 	lsl.w	r3, r2, r3
 80080a2:	43db      	mvns	r3, r3
 80080a4:	69ba      	ldr	r2, [r7, #24]
 80080a6:	4013      	ands	r3, r2
 80080a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4a4f      	ldr	r2, [pc, #316]	; (80081ec <HAL_GPIO_Init+0x308>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d025      	beq.n	80080fe <HAL_GPIO_Init+0x21a>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4a4e      	ldr	r2, [pc, #312]	; (80081f0 <HAL_GPIO_Init+0x30c>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d01f      	beq.n	80080fa <HAL_GPIO_Init+0x216>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	4a4d      	ldr	r2, [pc, #308]	; (80081f4 <HAL_GPIO_Init+0x310>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d019      	beq.n	80080f6 <HAL_GPIO_Init+0x212>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	4a4c      	ldr	r2, [pc, #304]	; (80081f8 <HAL_GPIO_Init+0x314>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d013      	beq.n	80080f2 <HAL_GPIO_Init+0x20e>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4a4b      	ldr	r2, [pc, #300]	; (80081fc <HAL_GPIO_Init+0x318>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d00d      	beq.n	80080ee <HAL_GPIO_Init+0x20a>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	4a4a      	ldr	r2, [pc, #296]	; (8008200 <HAL_GPIO_Init+0x31c>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d007      	beq.n	80080ea <HAL_GPIO_Init+0x206>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	4a49      	ldr	r2, [pc, #292]	; (8008204 <HAL_GPIO_Init+0x320>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d101      	bne.n	80080e6 <HAL_GPIO_Init+0x202>
 80080e2:	2306      	movs	r3, #6
 80080e4:	e00c      	b.n	8008100 <HAL_GPIO_Init+0x21c>
 80080e6:	2307      	movs	r3, #7
 80080e8:	e00a      	b.n	8008100 <HAL_GPIO_Init+0x21c>
 80080ea:	2305      	movs	r3, #5
 80080ec:	e008      	b.n	8008100 <HAL_GPIO_Init+0x21c>
 80080ee:	2304      	movs	r3, #4
 80080f0:	e006      	b.n	8008100 <HAL_GPIO_Init+0x21c>
 80080f2:	2303      	movs	r3, #3
 80080f4:	e004      	b.n	8008100 <HAL_GPIO_Init+0x21c>
 80080f6:	2302      	movs	r3, #2
 80080f8:	e002      	b.n	8008100 <HAL_GPIO_Init+0x21c>
 80080fa:	2301      	movs	r3, #1
 80080fc:	e000      	b.n	8008100 <HAL_GPIO_Init+0x21c>
 80080fe:	2300      	movs	r3, #0
 8008100:	69fa      	ldr	r2, [r7, #28]
 8008102:	f002 0203 	and.w	r2, r2, #3
 8008106:	0092      	lsls	r2, r2, #2
 8008108:	4093      	lsls	r3, r2
 800810a:	69ba      	ldr	r2, [r7, #24]
 800810c:	4313      	orrs	r3, r2
 800810e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008110:	4935      	ldr	r1, [pc, #212]	; (80081e8 <HAL_GPIO_Init+0x304>)
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	089b      	lsrs	r3, r3, #2
 8008116:	3302      	adds	r3, #2
 8008118:	69ba      	ldr	r2, [r7, #24]
 800811a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800811e:	4b3a      	ldr	r3, [pc, #232]	; (8008208 <HAL_GPIO_Init+0x324>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	43db      	mvns	r3, r3
 8008128:	69ba      	ldr	r2, [r7, #24]
 800812a:	4013      	ands	r3, r2
 800812c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	4313      	orrs	r3, r2
 8008140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008142:	4a31      	ldr	r2, [pc, #196]	; (8008208 <HAL_GPIO_Init+0x324>)
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008148:	4b2f      	ldr	r3, [pc, #188]	; (8008208 <HAL_GPIO_Init+0x324>)
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	43db      	mvns	r3, r3
 8008152:	69ba      	ldr	r2, [r7, #24]
 8008154:	4013      	ands	r3, r2
 8008156:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008160:	2b00      	cmp	r3, #0
 8008162:	d003      	beq.n	800816c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8008164:	69ba      	ldr	r2, [r7, #24]
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	4313      	orrs	r3, r2
 800816a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800816c:	4a26      	ldr	r2, [pc, #152]	; (8008208 <HAL_GPIO_Init+0x324>)
 800816e:	69bb      	ldr	r3, [r7, #24]
 8008170:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008172:	4b25      	ldr	r3, [pc, #148]	; (8008208 <HAL_GPIO_Init+0x324>)
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008178:	693b      	ldr	r3, [r7, #16]
 800817a:	43db      	mvns	r3, r3
 800817c:	69ba      	ldr	r2, [r7, #24]
 800817e:	4013      	ands	r3, r2
 8008180:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800818e:	69ba      	ldr	r2, [r7, #24]
 8008190:	693b      	ldr	r3, [r7, #16]
 8008192:	4313      	orrs	r3, r2
 8008194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008196:	4a1c      	ldr	r2, [pc, #112]	; (8008208 <HAL_GPIO_Init+0x324>)
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800819c:	4b1a      	ldr	r3, [pc, #104]	; (8008208 <HAL_GPIO_Init+0x324>)
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80081a2:	693b      	ldr	r3, [r7, #16]
 80081a4:	43db      	mvns	r3, r3
 80081a6:	69ba      	ldr	r2, [r7, #24]
 80081a8:	4013      	ands	r3, r2
 80081aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d003      	beq.n	80081c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80081b8:	69ba      	ldr	r2, [r7, #24]
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	4313      	orrs	r3, r2
 80081be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80081c0:	4a11      	ldr	r2, [pc, #68]	; (8008208 <HAL_GPIO_Init+0x324>)
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	3301      	adds	r3, #1
 80081ca:	61fb      	str	r3, [r7, #28]
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	2b0f      	cmp	r3, #15
 80081d0:	f67f ae96 	bls.w	8007f00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	3724      	adds	r7, #36	; 0x24
 80081da:	46bd      	mov	sp, r7
 80081dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop
 80081e4:	40023800 	.word	0x40023800
 80081e8:	40013800 	.word	0x40013800
 80081ec:	40020000 	.word	0x40020000
 80081f0:	40020400 	.word	0x40020400
 80081f4:	40020800 	.word	0x40020800
 80081f8:	40020c00 	.word	0x40020c00
 80081fc:	40021000 	.word	0x40021000
 8008200:	40021400 	.word	0x40021400
 8008204:	40021800 	.word	0x40021800
 8008208:	40013c00 	.word	0x40013c00

0800820c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	460b      	mov	r3, r1
 8008216:	807b      	strh	r3, [r7, #2]
 8008218:	4613      	mov	r3, r2
 800821a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800821c:	787b      	ldrb	r3, [r7, #1]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008222:	887a      	ldrh	r2, [r7, #2]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008228:	e003      	b.n	8008232 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800822a:	887b      	ldrh	r3, [r7, #2]
 800822c:	041a      	lsls	r2, r3, #16
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	619a      	str	r2, [r3, #24]
}
 8008232:	bf00      	nop
 8008234:	370c      	adds	r7, #12
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
	...

08008240 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b084      	sub	sp, #16
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d101      	bne.n	8008252 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800824e:	2301      	movs	r3, #1
 8008250:	e12b      	b.n	80084aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b00      	cmp	r3, #0
 800825c:	d106      	bne.n	800826c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f7f9 fbae 	bl	80019c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2224      	movs	r2, #36	; 0x24
 8008270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f022 0201 	bic.w	r2, r2, #1
 8008282:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	681a      	ldr	r2, [r3, #0]
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008292:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80082a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80082a4:	f001 f854 	bl	8009350 <HAL_RCC_GetPCLK1Freq>
 80082a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	4a81      	ldr	r2, [pc, #516]	; (80084b4 <HAL_I2C_Init+0x274>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d807      	bhi.n	80082c4 <HAL_I2C_Init+0x84>
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	4a80      	ldr	r2, [pc, #512]	; (80084b8 <HAL_I2C_Init+0x278>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	bf94      	ite	ls
 80082bc:	2301      	movls	r3, #1
 80082be:	2300      	movhi	r3, #0
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	e006      	b.n	80082d2 <HAL_I2C_Init+0x92>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	4a7d      	ldr	r2, [pc, #500]	; (80084bc <HAL_I2C_Init+0x27c>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	bf94      	ite	ls
 80082cc:	2301      	movls	r3, #1
 80082ce:	2300      	movhi	r3, #0
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d001      	beq.n	80082da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80082d6:	2301      	movs	r3, #1
 80082d8:	e0e7      	b.n	80084aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	4a78      	ldr	r2, [pc, #480]	; (80084c0 <HAL_I2C_Init+0x280>)
 80082de:	fba2 2303 	umull	r2, r3, r2, r3
 80082e2:	0c9b      	lsrs	r3, r3, #18
 80082e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68ba      	ldr	r2, [r7, #8]
 80082f6:	430a      	orrs	r2, r1
 80082f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	4a6a      	ldr	r2, [pc, #424]	; (80084b4 <HAL_I2C_Init+0x274>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d802      	bhi.n	8008314 <HAL_I2C_Init+0xd4>
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	3301      	adds	r3, #1
 8008312:	e009      	b.n	8008328 <HAL_I2C_Init+0xe8>
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800831a:	fb02 f303 	mul.w	r3, r2, r3
 800831e:	4a69      	ldr	r2, [pc, #420]	; (80084c4 <HAL_I2C_Init+0x284>)
 8008320:	fba2 2303 	umull	r2, r3, r2, r3
 8008324:	099b      	lsrs	r3, r3, #6
 8008326:	3301      	adds	r3, #1
 8008328:	687a      	ldr	r2, [r7, #4]
 800832a:	6812      	ldr	r2, [r2, #0]
 800832c:	430b      	orrs	r3, r1
 800832e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	69db      	ldr	r3, [r3, #28]
 8008336:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800833a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	495c      	ldr	r1, [pc, #368]	; (80084b4 <HAL_I2C_Init+0x274>)
 8008344:	428b      	cmp	r3, r1
 8008346:	d819      	bhi.n	800837c <HAL_I2C_Init+0x13c>
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	1e59      	subs	r1, r3, #1
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	005b      	lsls	r3, r3, #1
 8008352:	fbb1 f3f3 	udiv	r3, r1, r3
 8008356:	1c59      	adds	r1, r3, #1
 8008358:	f640 73fc 	movw	r3, #4092	; 0xffc
 800835c:	400b      	ands	r3, r1
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00a      	beq.n	8008378 <HAL_I2C_Init+0x138>
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	1e59      	subs	r1, r3, #1
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	005b      	lsls	r3, r3, #1
 800836c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008370:	3301      	adds	r3, #1
 8008372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008376:	e051      	b.n	800841c <HAL_I2C_Init+0x1dc>
 8008378:	2304      	movs	r3, #4
 800837a:	e04f      	b.n	800841c <HAL_I2C_Init+0x1dc>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d111      	bne.n	80083a8 <HAL_I2C_Init+0x168>
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	1e58      	subs	r0, r3, #1
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6859      	ldr	r1, [r3, #4]
 800838c:	460b      	mov	r3, r1
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	440b      	add	r3, r1
 8008392:	fbb0 f3f3 	udiv	r3, r0, r3
 8008396:	3301      	adds	r3, #1
 8008398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800839c:	2b00      	cmp	r3, #0
 800839e:	bf0c      	ite	eq
 80083a0:	2301      	moveq	r3, #1
 80083a2:	2300      	movne	r3, #0
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	e012      	b.n	80083ce <HAL_I2C_Init+0x18e>
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	1e58      	subs	r0, r3, #1
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6859      	ldr	r1, [r3, #4]
 80083b0:	460b      	mov	r3, r1
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	440b      	add	r3, r1
 80083b6:	0099      	lsls	r1, r3, #2
 80083b8:	440b      	add	r3, r1
 80083ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80083be:	3301      	adds	r3, #1
 80083c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	bf0c      	ite	eq
 80083c8:	2301      	moveq	r3, #1
 80083ca:	2300      	movne	r3, #0
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d001      	beq.n	80083d6 <HAL_I2C_Init+0x196>
 80083d2:	2301      	movs	r3, #1
 80083d4:	e022      	b.n	800841c <HAL_I2C_Init+0x1dc>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10e      	bne.n	80083fc <HAL_I2C_Init+0x1bc>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	1e58      	subs	r0, r3, #1
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6859      	ldr	r1, [r3, #4]
 80083e6:	460b      	mov	r3, r1
 80083e8:	005b      	lsls	r3, r3, #1
 80083ea:	440b      	add	r3, r1
 80083ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80083f0:	3301      	adds	r3, #1
 80083f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083fa:	e00f      	b.n	800841c <HAL_I2C_Init+0x1dc>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	1e58      	subs	r0, r3, #1
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	6859      	ldr	r1, [r3, #4]
 8008404:	460b      	mov	r3, r1
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	440b      	add	r3, r1
 800840a:	0099      	lsls	r1, r3, #2
 800840c:	440b      	add	r3, r1
 800840e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008412:	3301      	adds	r3, #1
 8008414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008418:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800841c:	6879      	ldr	r1, [r7, #4]
 800841e:	6809      	ldr	r1, [r1, #0]
 8008420:	4313      	orrs	r3, r2
 8008422:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	69da      	ldr	r2, [r3, #28]
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a1b      	ldr	r3, [r3, #32]
 8008436:	431a      	orrs	r2, r3
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	430a      	orrs	r2, r1
 800843e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800844a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	6911      	ldr	r1, [r2, #16]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	68d2      	ldr	r2, [r2, #12]
 8008456:	4311      	orrs	r1, r2
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	6812      	ldr	r2, [r2, #0]
 800845c:	430b      	orrs	r3, r1
 800845e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	695a      	ldr	r2, [r3, #20]
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	699b      	ldr	r3, [r3, #24]
 8008472:	431a      	orrs	r2, r3
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	430a      	orrs	r2, r1
 800847a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f042 0201 	orr.w	r2, r2, #1
 800848a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2200      	movs	r2, #0
 8008490:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2220      	movs	r2, #32
 8008496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2200      	movs	r2, #0
 80084a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	000186a0 	.word	0x000186a0
 80084b8:	001e847f 	.word	0x001e847f
 80084bc:	003d08ff 	.word	0x003d08ff
 80084c0:	431bde83 	.word	0x431bde83
 80084c4:	10624dd3 	.word	0x10624dd3

080084c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b088      	sub	sp, #32
 80084cc:	af02      	add	r7, sp, #8
 80084ce:	60f8      	str	r0, [r7, #12]
 80084d0:	607a      	str	r2, [r7, #4]
 80084d2:	461a      	mov	r2, r3
 80084d4:	460b      	mov	r3, r1
 80084d6:	817b      	strh	r3, [r7, #10]
 80084d8:	4613      	mov	r3, r2
 80084da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80084dc:	f7ff fbec 	bl	8007cb8 <HAL_GetTick>
 80084e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b20      	cmp	r3, #32
 80084ec:	f040 80e0 	bne.w	80086b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	2319      	movs	r3, #25
 80084f6:	2201      	movs	r2, #1
 80084f8:	4970      	ldr	r1, [pc, #448]	; (80086bc <HAL_I2C_Master_Transmit+0x1f4>)
 80084fa:	68f8      	ldr	r0, [r7, #12]
 80084fc:	f000 fc58 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 8008500:	4603      	mov	r3, r0
 8008502:	2b00      	cmp	r3, #0
 8008504:	d001      	beq.n	800850a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008506:	2302      	movs	r3, #2
 8008508:	e0d3      	b.n	80086b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008510:	2b01      	cmp	r3, #1
 8008512:	d101      	bne.n	8008518 <HAL_I2C_Master_Transmit+0x50>
 8008514:	2302      	movs	r3, #2
 8008516:	e0cc      	b.n	80086b2 <HAL_I2C_Master_Transmit+0x1ea>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 0301 	and.w	r3, r3, #1
 800852a:	2b01      	cmp	r3, #1
 800852c:	d007      	beq.n	800853e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f042 0201 	orr.w	r2, r2, #1
 800853c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800854c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2221      	movs	r2, #33	; 0x21
 8008552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2210      	movs	r2, #16
 800855a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	893a      	ldrh	r2, [r7, #8]
 800856e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008574:	b29a      	uxth	r2, r3
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	4a50      	ldr	r2, [pc, #320]	; (80086c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800857e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008580:	8979      	ldrh	r1, [r7, #10]
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	6a3a      	ldr	r2, [r7, #32]
 8008586:	68f8      	ldr	r0, [r7, #12]
 8008588:	f000 fac2 	bl	8008b10 <I2C_MasterRequestWrite>
 800858c:	4603      	mov	r3, r0
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	e08d      	b.n	80086b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008596:	2300      	movs	r3, #0
 8008598:	613b      	str	r3, [r7, #16]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	695b      	ldr	r3, [r3, #20]
 80085a0:	613b      	str	r3, [r7, #16]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	699b      	ldr	r3, [r3, #24]
 80085a8:	613b      	str	r3, [r7, #16]
 80085aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80085ac:	e066      	b.n	800867c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085ae:	697a      	ldr	r2, [r7, #20]
 80085b0:	6a39      	ldr	r1, [r7, #32]
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f000 fcd2 	bl	8008f5c <I2C_WaitOnTXEFlagUntilTimeout>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00d      	beq.n	80085da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c2:	2b04      	cmp	r3, #4
 80085c4:	d107      	bne.n	80085d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681a      	ldr	r2, [r3, #0]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80085d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e06b      	b.n	80086b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085de:	781a      	ldrb	r2, [r3, #0]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ea:	1c5a      	adds	r2, r3, #1
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	3b01      	subs	r3, #1
 80085f8:	b29a      	uxth	r2, r3
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008602:	3b01      	subs	r3, #1
 8008604:	b29a      	uxth	r2, r3
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	695b      	ldr	r3, [r3, #20]
 8008610:	f003 0304 	and.w	r3, r3, #4
 8008614:	2b04      	cmp	r3, #4
 8008616:	d11b      	bne.n	8008650 <HAL_I2C_Master_Transmit+0x188>
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800861c:	2b00      	cmp	r3, #0
 800861e:	d017      	beq.n	8008650 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008624:	781a      	ldrb	r2, [r3, #0]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008630:	1c5a      	adds	r2, r3, #1
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800863a:	b29b      	uxth	r3, r3
 800863c:	3b01      	subs	r3, #1
 800863e:	b29a      	uxth	r2, r3
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008648:	3b01      	subs	r3, #1
 800864a:	b29a      	uxth	r2, r3
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008650:	697a      	ldr	r2, [r7, #20]
 8008652:	6a39      	ldr	r1, [r7, #32]
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f000 fcc2 	bl	8008fde <I2C_WaitOnBTFFlagUntilTimeout>
 800865a:	4603      	mov	r3, r0
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00d      	beq.n	800867c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008664:	2b04      	cmp	r3, #4
 8008666:	d107      	bne.n	8008678 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008676:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008678:	2301      	movs	r3, #1
 800867a:	e01a      	b.n	80086b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008680:	2b00      	cmp	r3, #0
 8008682:	d194      	bne.n	80085ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681a      	ldr	r2, [r3, #0]
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008692:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2220      	movs	r2, #32
 8008698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2200      	movs	r2, #0
 80086a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2200      	movs	r2, #0
 80086a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80086ac:	2300      	movs	r3, #0
 80086ae:	e000      	b.n	80086b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80086b0:	2302      	movs	r3, #2
  }
}
 80086b2:	4618      	mov	r0, r3
 80086b4:	3718      	adds	r7, #24
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}
 80086ba:	bf00      	nop
 80086bc:	00100002 	.word	0x00100002
 80086c0:	ffff0000 	.word	0xffff0000

080086c4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b08c      	sub	sp, #48	; 0x30
 80086c8:	af02      	add	r7, sp, #8
 80086ca:	60f8      	str	r0, [r7, #12]
 80086cc:	607a      	str	r2, [r7, #4]
 80086ce:	461a      	mov	r2, r3
 80086d0:	460b      	mov	r3, r1
 80086d2:	817b      	strh	r3, [r7, #10]
 80086d4:	4613      	mov	r3, r2
 80086d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80086d8:	f7ff faee 	bl	8007cb8 <HAL_GetTick>
 80086dc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	2b20      	cmp	r3, #32
 80086e8:	f040 820b 	bne.w	8008b02 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80086ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	2319      	movs	r3, #25
 80086f2:	2201      	movs	r2, #1
 80086f4:	497c      	ldr	r1, [pc, #496]	; (80088e8 <HAL_I2C_Master_Receive+0x224>)
 80086f6:	68f8      	ldr	r0, [r7, #12]
 80086f8:	f000 fb5a 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8008702:	2302      	movs	r3, #2
 8008704:	e1fe      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800870c:	2b01      	cmp	r3, #1
 800870e:	d101      	bne.n	8008714 <HAL_I2C_Master_Receive+0x50>
 8008710:	2302      	movs	r3, #2
 8008712:	e1f7      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f003 0301 	and.w	r3, r3, #1
 8008726:	2b01      	cmp	r3, #1
 8008728:	d007      	beq.n	800873a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f042 0201 	orr.w	r2, r2, #1
 8008738:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	681a      	ldr	r2, [r3, #0]
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008748:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2222      	movs	r2, #34	; 0x22
 800874e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2210      	movs	r2, #16
 8008756:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	2200      	movs	r2, #0
 800875e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	893a      	ldrh	r2, [r7, #8]
 800876a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008770:	b29a      	uxth	r2, r3
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	4a5c      	ldr	r2, [pc, #368]	; (80088ec <HAL_I2C_Master_Receive+0x228>)
 800877a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800877c:	8979      	ldrh	r1, [r7, #10]
 800877e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008782:	68f8      	ldr	r0, [r7, #12]
 8008784:	f000 fa46 	bl	8008c14 <I2C_MasterRequestRead>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d001      	beq.n	8008792 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e1b8      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008796:	2b00      	cmp	r3, #0
 8008798:	d113      	bne.n	80087c2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800879a:	2300      	movs	r3, #0
 800879c:	623b      	str	r3, [r7, #32]
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	695b      	ldr	r3, [r3, #20]
 80087a4:	623b      	str	r3, [r7, #32]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	699b      	ldr	r3, [r3, #24]
 80087ac:	623b      	str	r3, [r7, #32]
 80087ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087be:	601a      	str	r2, [r3, #0]
 80087c0:	e18c      	b.n	8008adc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d11b      	bne.n	8008802 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681a      	ldr	r2, [r3, #0]
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80087da:	2300      	movs	r3, #0
 80087dc:	61fb      	str	r3, [r7, #28]
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	695b      	ldr	r3, [r3, #20]
 80087e4:	61fb      	str	r3, [r7, #28]
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	699b      	ldr	r3, [r3, #24]
 80087ec:	61fb      	str	r3, [r7, #28]
 80087ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087fe:	601a      	str	r2, [r3, #0]
 8008800:	e16c      	b.n	8008adc <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008806:	2b02      	cmp	r3, #2
 8008808:	d11b      	bne.n	8008842 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008818:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008828:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800882a:	2300      	movs	r3, #0
 800882c:	61bb      	str	r3, [r7, #24]
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	695b      	ldr	r3, [r3, #20]
 8008834:	61bb      	str	r3, [r7, #24]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	699b      	ldr	r3, [r3, #24]
 800883c:	61bb      	str	r3, [r7, #24]
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	e14c      	b.n	8008adc <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008850:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008852:	2300      	movs	r3, #0
 8008854:	617b      	str	r3, [r7, #20]
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	695b      	ldr	r3, [r3, #20]
 800885c:	617b      	str	r3, [r7, #20]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	699b      	ldr	r3, [r3, #24]
 8008864:	617b      	str	r3, [r7, #20]
 8008866:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008868:	e138      	b.n	8008adc <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800886e:	2b03      	cmp	r3, #3
 8008870:	f200 80f1 	bhi.w	8008a56 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008878:	2b01      	cmp	r3, #1
 800887a:	d123      	bne.n	80088c4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800887c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800887e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f000 fbed 	bl	8009060 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d001      	beq.n	8008890 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	e139      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	691a      	ldr	r2, [r3, #16]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800889a:	b2d2      	uxtb	r2, r2
 800889c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a2:	1c5a      	adds	r2, r3, #1
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088ac:	3b01      	subs	r3, #1
 80088ae:	b29a      	uxth	r2, r3
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088b8:	b29b      	uxth	r3, r3
 80088ba:	3b01      	subs	r3, #1
 80088bc:	b29a      	uxth	r2, r3
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80088c2:	e10b      	b.n	8008adc <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088c8:	2b02      	cmp	r3, #2
 80088ca:	d14e      	bne.n	800896a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80088cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ce:	9300      	str	r3, [sp, #0]
 80088d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088d2:	2200      	movs	r2, #0
 80088d4:	4906      	ldr	r1, [pc, #24]	; (80088f0 <HAL_I2C_Master_Receive+0x22c>)
 80088d6:	68f8      	ldr	r0, [r7, #12]
 80088d8:	f000 fa6a 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 80088dc:	4603      	mov	r3, r0
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d008      	beq.n	80088f4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e10e      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
 80088e6:	bf00      	nop
 80088e8:	00100002 	.word	0x00100002
 80088ec:	ffff0000 	.word	0xffff0000
 80088f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008902:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	691a      	ldr	r2, [r3, #16]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890e:	b2d2      	uxtb	r2, r2
 8008910:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008916:	1c5a      	adds	r2, r3, #1
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008920:	3b01      	subs	r3, #1
 8008922:	b29a      	uxth	r2, r3
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800892c:	b29b      	uxth	r3, r3
 800892e:	3b01      	subs	r3, #1
 8008930:	b29a      	uxth	r2, r3
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	691a      	ldr	r2, [r3, #16]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008940:	b2d2      	uxtb	r2, r2
 8008942:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008948:	1c5a      	adds	r2, r3, #1
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008952:	3b01      	subs	r3, #1
 8008954:	b29a      	uxth	r2, r3
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800895e:	b29b      	uxth	r3, r3
 8008960:	3b01      	subs	r3, #1
 8008962:	b29a      	uxth	r2, r3
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008968:	e0b8      	b.n	8008adc <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800896a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800896c:	9300      	str	r3, [sp, #0]
 800896e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008970:	2200      	movs	r2, #0
 8008972:	4966      	ldr	r1, [pc, #408]	; (8008b0c <HAL_I2C_Master_Receive+0x448>)
 8008974:	68f8      	ldr	r0, [r7, #12]
 8008976:	f000 fa1b 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 800897a:	4603      	mov	r3, r0
 800897c:	2b00      	cmp	r3, #0
 800897e:	d001      	beq.n	8008984 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e0bf      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008992:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	691a      	ldr	r2, [r3, #16]
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899e:	b2d2      	uxtb	r2, r2
 80089a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a6:	1c5a      	adds	r2, r3, #1
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089b0:	3b01      	subs	r3, #1
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089bc:	b29b      	uxth	r3, r3
 80089be:	3b01      	subs	r3, #1
 80089c0:	b29a      	uxth	r2, r3
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80089c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c8:	9300      	str	r3, [sp, #0]
 80089ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089cc:	2200      	movs	r2, #0
 80089ce:	494f      	ldr	r1, [pc, #316]	; (8008b0c <HAL_I2C_Master_Receive+0x448>)
 80089d0:	68f8      	ldr	r0, [r7, #12]
 80089d2:	f000 f9ed 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d001      	beq.n	80089e0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	e091      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	691a      	ldr	r2, [r3, #16]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089fa:	b2d2      	uxtb	r2, r2
 80089fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a0c:	3b01      	subs	r3, #1
 8008a0e:	b29a      	uxth	r2, r3
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	3b01      	subs	r3, #1
 8008a1c:	b29a      	uxth	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	691a      	ldr	r2, [r3, #16]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a2c:	b2d2      	uxtb	r2, r2
 8008a2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a34:	1c5a      	adds	r2, r3, #1
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a3e:	3b01      	subs	r3, #1
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	b29a      	uxth	r2, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008a54:	e042      	b.n	8008adc <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008a5a:	68f8      	ldr	r0, [r7, #12]
 8008a5c:	f000 fb00 	bl	8009060 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008a60:	4603      	mov	r3, r0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d001      	beq.n	8008a6a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	e04c      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	691a      	ldr	r2, [r3, #16]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a74:	b2d2      	uxtb	r2, r2
 8008a76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7c:	1c5a      	adds	r2, r3, #1
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a86:	3b01      	subs	r3, #1
 8008a88:	b29a      	uxth	r2, r3
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	3b01      	subs	r3, #1
 8008a96:	b29a      	uxth	r2, r3
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	695b      	ldr	r3, [r3, #20]
 8008aa2:	f003 0304 	and.w	r3, r3, #4
 8008aa6:	2b04      	cmp	r3, #4
 8008aa8:	d118      	bne.n	8008adc <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	691a      	ldr	r2, [r3, #16]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ab4:	b2d2      	uxtb	r2, r2
 8008ab6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008abc:	1c5a      	adds	r2, r3, #1
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ac6:	3b01      	subs	r3, #1
 8008ac8:	b29a      	uxth	r2, r3
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	3b01      	subs	r3, #1
 8008ad6:	b29a      	uxth	r2, r3
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	f47f aec2 	bne.w	800886a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2220      	movs	r2, #32
 8008aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008afe:	2300      	movs	r3, #0
 8008b00:	e000      	b.n	8008b04 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008b02:	2302      	movs	r3, #2
  }
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3728      	adds	r7, #40	; 0x28
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}
 8008b0c:	00010004 	.word	0x00010004

08008b10 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b088      	sub	sp, #32
 8008b14:	af02      	add	r7, sp, #8
 8008b16:	60f8      	str	r0, [r7, #12]
 8008b18:	607a      	str	r2, [r7, #4]
 8008b1a:	603b      	str	r3, [r7, #0]
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b24:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	2b08      	cmp	r3, #8
 8008b2a:	d006      	beq.n	8008b3a <I2C_MasterRequestWrite+0x2a>
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	2b01      	cmp	r3, #1
 8008b30:	d003      	beq.n	8008b3a <I2C_MasterRequestWrite+0x2a>
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008b38:	d108      	bne.n	8008b4c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b48:	601a      	str	r2, [r3, #0]
 8008b4a:	e00b      	b.n	8008b64 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b50:	2b12      	cmp	r3, #18
 8008b52:	d107      	bne.n	8008b64 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008b70:	68f8      	ldr	r0, [r7, #12]
 8008b72:	f000 f91d 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 8008b76:	4603      	mov	r3, r0
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00d      	beq.n	8008b98 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b8a:	d103      	bne.n	8008b94 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008b92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e035      	b.n	8008c04 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008ba0:	d108      	bne.n	8008bb4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ba2:	897b      	ldrh	r3, [r7, #10]
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	461a      	mov	r2, r3
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008bb0:	611a      	str	r2, [r3, #16]
 8008bb2:	e01b      	b.n	8008bec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008bb4:	897b      	ldrh	r3, [r7, #10]
 8008bb6:	11db      	asrs	r3, r3, #7
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	f003 0306 	and.w	r3, r3, #6
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	f063 030f 	orn	r3, r3, #15
 8008bc4:	b2da      	uxtb	r2, r3
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	490e      	ldr	r1, [pc, #56]	; (8008c0c <I2C_MasterRequestWrite+0xfc>)
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f000 f943 	bl	8008e5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d001      	beq.n	8008be2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008bde:	2301      	movs	r3, #1
 8008be0:	e010      	b.n	8008c04 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008be2:	897b      	ldrh	r3, [r7, #10]
 8008be4:	b2da      	uxtb	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	687a      	ldr	r2, [r7, #4]
 8008bf0:	4907      	ldr	r1, [pc, #28]	; (8008c10 <I2C_MasterRequestWrite+0x100>)
 8008bf2:	68f8      	ldr	r0, [r7, #12]
 8008bf4:	f000 f933 	bl	8008e5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d001      	beq.n	8008c02 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e000      	b.n	8008c04 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3718      	adds	r7, #24
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}
 8008c0c:	00010008 	.word	0x00010008
 8008c10:	00010002 	.word	0x00010002

08008c14 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b088      	sub	sp, #32
 8008c18:	af02      	add	r7, sp, #8
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	607a      	str	r2, [r7, #4]
 8008c1e:	603b      	str	r3, [r7, #0]
 8008c20:	460b      	mov	r3, r1
 8008c22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c28:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c38:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	2b08      	cmp	r3, #8
 8008c3e:	d006      	beq.n	8008c4e <I2C_MasterRequestRead+0x3a>
 8008c40:	697b      	ldr	r3, [r7, #20]
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d003      	beq.n	8008c4e <I2C_MasterRequestRead+0x3a>
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008c4c:	d108      	bne.n	8008c60 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	681a      	ldr	r2, [r3, #0]
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c5c:	601a      	str	r2, [r3, #0]
 8008c5e:	e00b      	b.n	8008c78 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c64:	2b11      	cmp	r3, #17
 8008c66:	d107      	bne.n	8008c78 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	681a      	ldr	r2, [r3, #0]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008c84:	68f8      	ldr	r0, [r7, #12]
 8008c86:	f000 f893 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00d      	beq.n	8008cac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c9e:	d103      	bne.n	8008ca8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ca6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008ca8:	2303      	movs	r3, #3
 8008caa:	e079      	b.n	8008da0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008cb4:	d108      	bne.n	8008cc8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008cb6:	897b      	ldrh	r3, [r7, #10]
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	f043 0301 	orr.w	r3, r3, #1
 8008cbe:	b2da      	uxtb	r2, r3
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	611a      	str	r2, [r3, #16]
 8008cc6:	e05f      	b.n	8008d88 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008cc8:	897b      	ldrh	r3, [r7, #10]
 8008cca:	11db      	asrs	r3, r3, #7
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	f003 0306 	and.w	r3, r3, #6
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	f063 030f 	orn	r3, r3, #15
 8008cd8:	b2da      	uxtb	r2, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	4930      	ldr	r1, [pc, #192]	; (8008da8 <I2C_MasterRequestRead+0x194>)
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f000 f8b9 	bl	8008e5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	e054      	b.n	8008da0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008cf6:	897b      	ldrh	r3, [r7, #10]
 8008cf8:	b2da      	uxtb	r2, r3
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d00:	683b      	ldr	r3, [r7, #0]
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	4929      	ldr	r1, [pc, #164]	; (8008dac <I2C_MasterRequestRead+0x198>)
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f000 f8a9 	bl	8008e5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d001      	beq.n	8008d16 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e044      	b.n	8008da0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008d16:	2300      	movs	r3, #0
 8008d18:	613b      	str	r3, [r7, #16]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	695b      	ldr	r3, [r3, #20]
 8008d20:	613b      	str	r3, [r7, #16]
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	699b      	ldr	r3, [r3, #24]
 8008d28:	613b      	str	r3, [r7, #16]
 8008d2a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	681a      	ldr	r2, [r3, #0]
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d3a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	9300      	str	r3, [sp, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f000 f831 	bl	8008db0 <I2C_WaitOnFlagUntilTimeout>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00d      	beq.n	8008d70 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d62:	d103      	bne.n	8008d6c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d6a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008d6c:	2303      	movs	r3, #3
 8008d6e:	e017      	b.n	8008da0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8008d70:	897b      	ldrh	r3, [r7, #10]
 8008d72:	11db      	asrs	r3, r3, #7
 8008d74:	b2db      	uxtb	r3, r3
 8008d76:	f003 0306 	and.w	r3, r3, #6
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	f063 030e 	orn	r3, r3, #14
 8008d80:	b2da      	uxtb	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	4907      	ldr	r1, [pc, #28]	; (8008dac <I2C_MasterRequestRead+0x198>)
 8008d8e:	68f8      	ldr	r0, [r7, #12]
 8008d90:	f000 f865 	bl	8008e5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d94:	4603      	mov	r3, r0
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d001      	beq.n	8008d9e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e000      	b.n	8008da0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3718      	adds	r7, #24
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	00010008 	.word	0x00010008
 8008dac:	00010002 	.word	0x00010002

08008db0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	603b      	str	r3, [r7, #0]
 8008dbc:	4613      	mov	r3, r2
 8008dbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008dc0:	e025      	b.n	8008e0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dc8:	d021      	beq.n	8008e0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008dca:	f7fe ff75 	bl	8007cb8 <HAL_GetTick>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	69bb      	ldr	r3, [r7, #24]
 8008dd2:	1ad3      	subs	r3, r2, r3
 8008dd4:	683a      	ldr	r2, [r7, #0]
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d302      	bcc.n	8008de0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d116      	bne.n	8008e0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	2200      	movs	r2, #0
 8008de4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2220      	movs	r2, #32
 8008dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dfa:	f043 0220 	orr.w	r2, r3, #32
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2200      	movs	r2, #0
 8008e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e023      	b.n	8008e56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	0c1b      	lsrs	r3, r3, #16
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d10d      	bne.n	8008e34 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	43da      	mvns	r2, r3
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	4013      	ands	r3, r2
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	bf0c      	ite	eq
 8008e2a:	2301      	moveq	r3, #1
 8008e2c:	2300      	movne	r3, #0
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	461a      	mov	r2, r3
 8008e32:	e00c      	b.n	8008e4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	699b      	ldr	r3, [r3, #24]
 8008e3a:	43da      	mvns	r2, r3
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	4013      	ands	r3, r2
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	bf0c      	ite	eq
 8008e46:	2301      	moveq	r3, #1
 8008e48:	2300      	movne	r3, #0
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	79fb      	ldrb	r3, [r7, #7]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d0b6      	beq.n	8008dc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3710      	adds	r7, #16
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b084      	sub	sp, #16
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	60f8      	str	r0, [r7, #12]
 8008e66:	60b9      	str	r1, [r7, #8]
 8008e68:	607a      	str	r2, [r7, #4]
 8008e6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e6c:	e051      	b.n	8008f12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	695b      	ldr	r3, [r3, #20]
 8008e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e7c:	d123      	bne.n	8008ec6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	2220      	movs	r2, #32
 8008ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eb2:	f043 0204 	orr.w	r2, r3, #4
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	e046      	b.n	8008f54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ecc:	d021      	beq.n	8008f12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ece:	f7fe fef3 	bl	8007cb8 <HAL_GetTick>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	1ad3      	subs	r3, r2, r3
 8008ed8:	687a      	ldr	r2, [r7, #4]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d302      	bcc.n	8008ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d116      	bne.n	8008f12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2220      	movs	r2, #32
 8008eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008efe:	f043 0220 	orr.w	r2, r3, #32
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e020      	b.n	8008f54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	0c1b      	lsrs	r3, r3, #16
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d10c      	bne.n	8008f36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	695b      	ldr	r3, [r3, #20]
 8008f22:	43da      	mvns	r2, r3
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	4013      	ands	r3, r2
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	bf14      	ite	ne
 8008f2e:	2301      	movne	r3, #1
 8008f30:	2300      	moveq	r3, #0
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	e00b      	b.n	8008f4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	699b      	ldr	r3, [r3, #24]
 8008f3c:	43da      	mvns	r2, r3
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	4013      	ands	r3, r2
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	bf14      	ite	ne
 8008f48:	2301      	movne	r3, #1
 8008f4a:	2300      	moveq	r3, #0
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d18d      	bne.n	8008e6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3710      	adds	r7, #16
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b084      	sub	sp, #16
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f68:	e02d      	b.n	8008fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f6a:	68f8      	ldr	r0, [r7, #12]
 8008f6c:	f000 f8ce 	bl	800910c <I2C_IsAcknowledgeFailed>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d001      	beq.n	8008f7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	e02d      	b.n	8008fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f80:	d021      	beq.n	8008fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f82:	f7fe fe99 	bl	8007cb8 <HAL_GetTick>
 8008f86:	4602      	mov	r2, r0
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	1ad3      	subs	r3, r2, r3
 8008f8c:	68ba      	ldr	r2, [r7, #8]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d302      	bcc.n	8008f98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d116      	bne.n	8008fc6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2220      	movs	r2, #32
 8008fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb2:	f043 0220 	orr.w	r2, r3, #32
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	e007      	b.n	8008fd6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	695b      	ldr	r3, [r3, #20]
 8008fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fd0:	2b80      	cmp	r3, #128	; 0x80
 8008fd2:	d1ca      	bne.n	8008f6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008fd4:	2300      	movs	r3, #0
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3710      	adds	r7, #16
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}

08008fde <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fde:	b580      	push	{r7, lr}
 8008fe0:	b084      	sub	sp, #16
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	60f8      	str	r0, [r7, #12]
 8008fe6:	60b9      	str	r1, [r7, #8]
 8008fe8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008fea:	e02d      	b.n	8009048 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008fec:	68f8      	ldr	r0, [r7, #12]
 8008fee:	f000 f88d 	bl	800910c <I2C_IsAcknowledgeFailed>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d001      	beq.n	8008ffc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	e02d      	b.n	8009058 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009002:	d021      	beq.n	8009048 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009004:	f7fe fe58 	bl	8007cb8 <HAL_GetTick>
 8009008:	4602      	mov	r2, r0
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	1ad3      	subs	r3, r2, r3
 800900e:	68ba      	ldr	r2, [r7, #8]
 8009010:	429a      	cmp	r2, r3
 8009012:	d302      	bcc.n	800901a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d116      	bne.n	8009048 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2200      	movs	r2, #0
 800901e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2220      	movs	r2, #32
 8009024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2200      	movs	r2, #0
 800902c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009034:	f043 0220 	orr.w	r2, r3, #32
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2200      	movs	r2, #0
 8009040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009044:	2301      	movs	r3, #1
 8009046:	e007      	b.n	8009058 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	695b      	ldr	r3, [r3, #20]
 800904e:	f003 0304 	and.w	r3, r3, #4
 8009052:	2b04      	cmp	r3, #4
 8009054:	d1ca      	bne.n	8008fec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009056:	2300      	movs	r3, #0
}
 8009058:	4618      	mov	r0, r3
 800905a:	3710      	adds	r7, #16
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b084      	sub	sp, #16
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800906c:	e042      	b.n	80090f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	695b      	ldr	r3, [r3, #20]
 8009074:	f003 0310 	and.w	r3, r3, #16
 8009078:	2b10      	cmp	r3, #16
 800907a:	d119      	bne.n	80090b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f06f 0210 	mvn.w	r2, #16
 8009084:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	2200      	movs	r2, #0
 800908a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2220      	movs	r2, #32
 8009090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2200      	movs	r2, #0
 8009098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80090ac:	2301      	movs	r3, #1
 80090ae:	e029      	b.n	8009104 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090b0:	f7fe fe02 	bl	8007cb8 <HAL_GetTick>
 80090b4:	4602      	mov	r2, r0
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	1ad3      	subs	r3, r2, r3
 80090ba:	68ba      	ldr	r2, [r7, #8]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d302      	bcc.n	80090c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d116      	bne.n	80090f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2200      	movs	r2, #0
 80090ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2220      	movs	r2, #32
 80090d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2200      	movs	r2, #0
 80090d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090e0:	f043 0220 	orr.w	r2, r3, #32
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	e007      	b.n	8009104 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	695b      	ldr	r3, [r3, #20]
 80090fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090fe:	2b40      	cmp	r3, #64	; 0x40
 8009100:	d1b5      	bne.n	800906e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009102:	2300      	movs	r3, #0
}
 8009104:	4618      	mov	r0, r3
 8009106:	3710      	adds	r7, #16
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	695b      	ldr	r3, [r3, #20]
 800911a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800911e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009122:	d11b      	bne.n	800915c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800912c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2220      	movs	r2, #32
 8009138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009148:	f043 0204 	orr.w	r2, r3, #4
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009158:	2301      	movs	r3, #1
 800915a:	e000      	b.n	800915e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800915c:	2300      	movs	r3, #0
}
 800915e:	4618      	mov	r0, r3
 8009160:	370c      	adds	r7, #12
 8009162:	46bd      	mov	sp, r7
 8009164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009168:	4770      	bx	lr
	...

0800916c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800916c:	b580      	push	{r7, lr}
 800916e:	b084      	sub	sp, #16
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
 8009174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d101      	bne.n	8009180 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	e0cc      	b.n	800931a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009180:	4b68      	ldr	r3, [pc, #416]	; (8009324 <HAL_RCC_ClockConfig+0x1b8>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f003 030f 	and.w	r3, r3, #15
 8009188:	683a      	ldr	r2, [r7, #0]
 800918a:	429a      	cmp	r2, r3
 800918c:	d90c      	bls.n	80091a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800918e:	4b65      	ldr	r3, [pc, #404]	; (8009324 <HAL_RCC_ClockConfig+0x1b8>)
 8009190:	683a      	ldr	r2, [r7, #0]
 8009192:	b2d2      	uxtb	r2, r2
 8009194:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009196:	4b63      	ldr	r3, [pc, #396]	; (8009324 <HAL_RCC_ClockConfig+0x1b8>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f003 030f 	and.w	r3, r3, #15
 800919e:	683a      	ldr	r2, [r7, #0]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d001      	beq.n	80091a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80091a4:	2301      	movs	r3, #1
 80091a6:	e0b8      	b.n	800931a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f003 0302 	and.w	r3, r3, #2
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d020      	beq.n	80091f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	f003 0304 	and.w	r3, r3, #4
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d005      	beq.n	80091cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80091c0:	4b59      	ldr	r3, [pc, #356]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	4a58      	ldr	r2, [pc, #352]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80091c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80091ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f003 0308 	and.w	r3, r3, #8
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d005      	beq.n	80091e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80091d8:	4b53      	ldr	r3, [pc, #332]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80091da:	689b      	ldr	r3, [r3, #8]
 80091dc:	4a52      	ldr	r2, [pc, #328]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80091de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80091e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80091e4:	4b50      	ldr	r3, [pc, #320]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	494d      	ldr	r1, [pc, #308]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80091f2:	4313      	orrs	r3, r2
 80091f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f003 0301 	and.w	r3, r3, #1
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d044      	beq.n	800928c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	685b      	ldr	r3, [r3, #4]
 8009206:	2b01      	cmp	r3, #1
 8009208:	d107      	bne.n	800921a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800920a:	4b47      	ldr	r3, [pc, #284]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009212:	2b00      	cmp	r3, #0
 8009214:	d119      	bne.n	800924a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009216:	2301      	movs	r3, #1
 8009218:	e07f      	b.n	800931a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	2b02      	cmp	r3, #2
 8009220:	d003      	beq.n	800922a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009226:	2b03      	cmp	r3, #3
 8009228:	d107      	bne.n	800923a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800922a:	4b3f      	ldr	r3, [pc, #252]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009232:	2b00      	cmp	r3, #0
 8009234:	d109      	bne.n	800924a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009236:	2301      	movs	r3, #1
 8009238:	e06f      	b.n	800931a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800923a:	4b3b      	ldr	r3, [pc, #236]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	f003 0302 	and.w	r3, r3, #2
 8009242:	2b00      	cmp	r3, #0
 8009244:	d101      	bne.n	800924a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e067      	b.n	800931a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800924a:	4b37      	ldr	r3, [pc, #220]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	f023 0203 	bic.w	r2, r3, #3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	4934      	ldr	r1, [pc, #208]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 8009258:	4313      	orrs	r3, r2
 800925a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800925c:	f7fe fd2c 	bl	8007cb8 <HAL_GetTick>
 8009260:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009262:	e00a      	b.n	800927a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009264:	f7fe fd28 	bl	8007cb8 <HAL_GetTick>
 8009268:	4602      	mov	r2, r0
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	1ad3      	subs	r3, r2, r3
 800926e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009272:	4293      	cmp	r3, r2
 8009274:	d901      	bls.n	800927a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009276:	2303      	movs	r3, #3
 8009278:	e04f      	b.n	800931a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800927a:	4b2b      	ldr	r3, [pc, #172]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	f003 020c 	and.w	r2, r3, #12
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	429a      	cmp	r2, r3
 800928a:	d1eb      	bne.n	8009264 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800928c:	4b25      	ldr	r3, [pc, #148]	; (8009324 <HAL_RCC_ClockConfig+0x1b8>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 030f 	and.w	r3, r3, #15
 8009294:	683a      	ldr	r2, [r7, #0]
 8009296:	429a      	cmp	r2, r3
 8009298:	d20c      	bcs.n	80092b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800929a:	4b22      	ldr	r3, [pc, #136]	; (8009324 <HAL_RCC_ClockConfig+0x1b8>)
 800929c:	683a      	ldr	r2, [r7, #0]
 800929e:	b2d2      	uxtb	r2, r2
 80092a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80092a2:	4b20      	ldr	r3, [pc, #128]	; (8009324 <HAL_RCC_ClockConfig+0x1b8>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 030f 	and.w	r3, r3, #15
 80092aa:	683a      	ldr	r2, [r7, #0]
 80092ac:	429a      	cmp	r2, r3
 80092ae:	d001      	beq.n	80092b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e032      	b.n	800931a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f003 0304 	and.w	r3, r3, #4
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d008      	beq.n	80092d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80092c0:	4b19      	ldr	r3, [pc, #100]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	4916      	ldr	r1, [pc, #88]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80092ce:	4313      	orrs	r3, r2
 80092d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 0308 	and.w	r3, r3, #8
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d009      	beq.n	80092f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80092de:	4b12      	ldr	r3, [pc, #72]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80092e0:	689b      	ldr	r3, [r3, #8]
 80092e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	691b      	ldr	r3, [r3, #16]
 80092ea:	00db      	lsls	r3, r3, #3
 80092ec:	490e      	ldr	r1, [pc, #56]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80092ee:	4313      	orrs	r3, r2
 80092f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80092f2:	f000 fb7f 	bl	80099f4 <HAL_RCC_GetSysClockFreq>
 80092f6:	4602      	mov	r2, r0
 80092f8:	4b0b      	ldr	r3, [pc, #44]	; (8009328 <HAL_RCC_ClockConfig+0x1bc>)
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	091b      	lsrs	r3, r3, #4
 80092fe:	f003 030f 	and.w	r3, r3, #15
 8009302:	490a      	ldr	r1, [pc, #40]	; (800932c <HAL_RCC_ClockConfig+0x1c0>)
 8009304:	5ccb      	ldrb	r3, [r1, r3]
 8009306:	fa22 f303 	lsr.w	r3, r2, r3
 800930a:	4a09      	ldr	r2, [pc, #36]	; (8009330 <HAL_RCC_ClockConfig+0x1c4>)
 800930c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800930e:	4b09      	ldr	r3, [pc, #36]	; (8009334 <HAL_RCC_ClockConfig+0x1c8>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	4618      	mov	r0, r3
 8009314:	f7fe fc8c 	bl	8007c30 <HAL_InitTick>

  return HAL_OK;
 8009318:	2300      	movs	r3, #0
}
 800931a:	4618      	mov	r0, r3
 800931c:	3710      	adds	r7, #16
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
 8009322:	bf00      	nop
 8009324:	40023c00 	.word	0x40023c00
 8009328:	40023800 	.word	0x40023800
 800932c:	0800dba4 	.word	0x0800dba4
 8009330:	20000004 	.word	0x20000004
 8009334:	200002c4 	.word	0x200002c4

08009338 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009338:	b480      	push	{r7}
 800933a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800933c:	4b03      	ldr	r3, [pc, #12]	; (800934c <HAL_RCC_GetHCLKFreq+0x14>)
 800933e:	681b      	ldr	r3, [r3, #0]
}
 8009340:	4618      	mov	r0, r3
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	20000004 	.word	0x20000004

08009350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009354:	f7ff fff0 	bl	8009338 <HAL_RCC_GetHCLKFreq>
 8009358:	4602      	mov	r2, r0
 800935a:	4b05      	ldr	r3, [pc, #20]	; (8009370 <HAL_RCC_GetPCLK1Freq+0x20>)
 800935c:	689b      	ldr	r3, [r3, #8]
 800935e:	0a9b      	lsrs	r3, r3, #10
 8009360:	f003 0307 	and.w	r3, r3, #7
 8009364:	4903      	ldr	r1, [pc, #12]	; (8009374 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009366:	5ccb      	ldrb	r3, [r1, r3]
 8009368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800936c:	4618      	mov	r0, r3
 800936e:	bd80      	pop	{r7, pc}
 8009370:	40023800 	.word	0x40023800
 8009374:	0800dbb4 	.word	0x0800dbb4

08009378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800937c:	f7ff ffdc 	bl	8009338 <HAL_RCC_GetHCLKFreq>
 8009380:	4602      	mov	r2, r0
 8009382:	4b05      	ldr	r3, [pc, #20]	; (8009398 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	0b5b      	lsrs	r3, r3, #13
 8009388:	f003 0307 	and.w	r3, r3, #7
 800938c:	4903      	ldr	r1, [pc, #12]	; (800939c <HAL_RCC_GetPCLK2Freq+0x24>)
 800938e:	5ccb      	ldrb	r3, [r1, r3]
 8009390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009394:	4618      	mov	r0, r3
 8009396:	bd80      	pop	{r7, pc}
 8009398:	40023800 	.word	0x40023800
 800939c:	0800dbb4 	.word	0x0800dbb4

080093a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b08c      	sub	sp, #48	; 0x30
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80093a8:	2300      	movs	r3, #0
 80093aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80093ac:	2300      	movs	r3, #0
 80093ae:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80093b0:	2300      	movs	r3, #0
 80093b2:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80093b4:	2300      	movs	r3, #0
 80093b6:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80093b8:	2300      	movs	r3, #0
 80093ba:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80093bc:	2300      	movs	r3, #0
 80093be:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80093c0:	2300      	movs	r3, #0
 80093c2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80093c4:	2300      	movs	r3, #0
 80093c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80093c8:	2300      	movs	r3, #0
 80093ca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f003 0301 	and.w	r3, r3, #1
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d010      	beq.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80093d8:	4b6f      	ldr	r3, [pc, #444]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80093da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093de:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093e6:	496c      	ldr	r1, [pc, #432]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80093e8:	4313      	orrs	r3, r2
 80093ea:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d101      	bne.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80093f6:	2301      	movs	r3, #1
 80093f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f003 0302 	and.w	r3, r3, #2
 8009402:	2b00      	cmp	r3, #0
 8009404:	d010      	beq.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8009406:	4b64      	ldr	r3, [pc, #400]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009408:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800940c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009414:	4960      	ldr	r1, [pc, #384]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009416:	4313      	orrs	r3, r2
 8009418:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009420:	2b00      	cmp	r3, #0
 8009422:	d101      	bne.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8009424:	2301      	movs	r3, #1
 8009426:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f003 0304 	and.w	r3, r3, #4
 8009430:	2b00      	cmp	r3, #0
 8009432:	d017      	beq.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009434:	4b58      	ldr	r3, [pc, #352]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800943a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009442:	4955      	ldr	r1, [pc, #340]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009444:	4313      	orrs	r3, r2
 8009446:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800944e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009452:	d101      	bne.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8009454:	2301      	movs	r3, #1
 8009456:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800945c:	2b00      	cmp	r3, #0
 800945e:	d101      	bne.n	8009464 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8009460:	2301      	movs	r3, #1
 8009462:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 0308 	and.w	r3, r3, #8
 800946c:	2b00      	cmp	r3, #0
 800946e:	d017      	beq.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009470:	4b49      	ldr	r3, [pc, #292]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009472:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009476:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800947e:	4946      	ldr	r1, [pc, #280]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009480:	4313      	orrs	r3, r2
 8009482:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800948a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800948e:	d101      	bne.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8009490:	2301      	movs	r3, #1
 8009492:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009498:	2b00      	cmp	r3, #0
 800949a:	d101      	bne.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800949c:	2301      	movs	r3, #1
 800949e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f003 0320 	and.w	r3, r3, #32
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	f000 808a 	beq.w	80095c2 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80094ae:	2300      	movs	r3, #0
 80094b0:	60bb      	str	r3, [r7, #8]
 80094b2:	4b39      	ldr	r3, [pc, #228]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094b6:	4a38      	ldr	r2, [pc, #224]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094bc:	6413      	str	r3, [r2, #64]	; 0x40
 80094be:	4b36      	ldr	r3, [pc, #216]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094c6:	60bb      	str	r3, [r7, #8]
 80094c8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80094ca:	4b34      	ldr	r3, [pc, #208]	; (800959c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	4a33      	ldr	r2, [pc, #204]	; (800959c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80094d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094d4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80094d6:	f7fe fbef 	bl	8007cb8 <HAL_GetTick>
 80094da:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80094dc:	e008      	b.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80094de:	f7fe fbeb 	bl	8007cb8 <HAL_GetTick>
 80094e2:	4602      	mov	r2, r0
 80094e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e6:	1ad3      	subs	r3, r2, r3
 80094e8:	2b02      	cmp	r3, #2
 80094ea:	d901      	bls.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80094ec:	2303      	movs	r3, #3
 80094ee:	e278      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80094f0:	4b2a      	ldr	r3, [pc, #168]	; (800959c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d0f0      	beq.n	80094de <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80094fc:	4b26      	ldr	r3, [pc, #152]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80094fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009500:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009504:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009506:	6a3b      	ldr	r3, [r7, #32]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d02f      	beq.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009510:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009514:	6a3a      	ldr	r2, [r7, #32]
 8009516:	429a      	cmp	r2, r3
 8009518:	d028      	beq.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800951a:	4b1f      	ldr	r3, [pc, #124]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800951c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800951e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009522:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009524:	4b1e      	ldr	r3, [pc, #120]	; (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8009526:	2201      	movs	r2, #1
 8009528:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800952a:	4b1d      	ldr	r3, [pc, #116]	; (80095a0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800952c:	2200      	movs	r2, #0
 800952e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009530:	4a19      	ldr	r2, [pc, #100]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009532:	6a3b      	ldr	r3, [r7, #32]
 8009534:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009536:	4b18      	ldr	r3, [pc, #96]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800953a:	f003 0301 	and.w	r3, r3, #1
 800953e:	2b01      	cmp	r3, #1
 8009540:	d114      	bne.n	800956c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009542:	f7fe fbb9 	bl	8007cb8 <HAL_GetTick>
 8009546:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009548:	e00a      	b.n	8009560 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800954a:	f7fe fbb5 	bl	8007cb8 <HAL_GetTick>
 800954e:	4602      	mov	r2, r0
 8009550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009552:	1ad3      	subs	r3, r2, r3
 8009554:	f241 3288 	movw	r2, #5000	; 0x1388
 8009558:	4293      	cmp	r3, r2
 800955a:	d901      	bls.n	8009560 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 800955c:	2303      	movs	r3, #3
 800955e:	e240      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009560:	4b0d      	ldr	r3, [pc, #52]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009564:	f003 0302 	and.w	r3, r3, #2
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0ee      	beq.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009570:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009574:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009578:	d114      	bne.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800957a:	4b07      	ldr	r3, [pc, #28]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009586:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800958a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800958e:	4902      	ldr	r1, [pc, #8]	; (8009598 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8009590:	4313      	orrs	r3, r2
 8009592:	608b      	str	r3, [r1, #8]
 8009594:	e00c      	b.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8009596:	bf00      	nop
 8009598:	40023800 	.word	0x40023800
 800959c:	40007000 	.word	0x40007000
 80095a0:	42470e40 	.word	0x42470e40
 80095a4:	4b4a      	ldr	r3, [pc, #296]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	4a49      	ldr	r2, [pc, #292]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095aa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80095ae:	6093      	str	r3, [r2, #8]
 80095b0:	4b47      	ldr	r3, [pc, #284]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80095bc:	4944      	ldr	r1, [pc, #272]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095be:	4313      	orrs	r3, r2
 80095c0:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	f003 0310 	and.w	r3, r3, #16
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d004      	beq.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80095d4:	4b3f      	ldr	r3, [pc, #252]	; (80096d4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80095d6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d00a      	beq.n	80095fa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80095e4:	4b3a      	ldr	r3, [pc, #232]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80095ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095f2:	4937      	ldr	r1, [pc, #220]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80095f4:	4313      	orrs	r3, r2
 80095f6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009602:	2b00      	cmp	r3, #0
 8009604:	d00a      	beq.n	800961c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009606:	4b32      	ldr	r3, [pc, #200]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8009608:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800960c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009614:	492e      	ldr	r1, [pc, #184]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8009616:	4313      	orrs	r3, r2
 8009618:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009624:	2b00      	cmp	r3, #0
 8009626:	d011      	beq.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009628:	4b29      	ldr	r3, [pc, #164]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800962a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800962e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009636:	4926      	ldr	r1, [pc, #152]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8009638:	4313      	orrs	r3, r2
 800963a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009642:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009646:	d101      	bne.n	800964c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8009648:	2301      	movs	r3, #1
 800964a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00a      	beq.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8009658:	4b1d      	ldr	r3, [pc, #116]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800965a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800965e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009666:	491a      	ldr	r1, [pc, #104]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8009668:	4313      	orrs	r3, r2
 800966a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009676:	2b00      	cmp	r3, #0
 8009678:	d011      	beq.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800967a:	4b15      	ldr	r3, [pc, #84]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800967c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009680:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009688:	4911      	ldr	r1, [pc, #68]	; (80096d0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800968a:	4313      	orrs	r3, r2
 800968c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009694:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009698:	d101      	bne.n	800969e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800969a:	2301      	movs	r3, #1
 800969c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800969e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d005      	beq.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80096ac:	f040 80ff 	bne.w	80098ae <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80096b0:	4b09      	ldr	r3, [pc, #36]	; (80096d8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80096b6:	f7fe faff 	bl	8007cb8 <HAL_GetTick>
 80096ba:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80096bc:	e00e      	b.n	80096dc <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80096be:	f7fe fafb 	bl	8007cb8 <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	2b02      	cmp	r3, #2
 80096ca:	d907      	bls.n	80096dc <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80096cc:	2303      	movs	r3, #3
 80096ce:	e188      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80096d0:	40023800 	.word	0x40023800
 80096d4:	424711e0 	.word	0x424711e0
 80096d8:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80096dc:	4b7e      	ldr	r3, [pc, #504]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d1ea      	bne.n	80096be <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f003 0301 	and.w	r3, r3, #1
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d003      	beq.n	80096fc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d009      	beq.n	8009710 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8009704:	2b00      	cmp	r3, #0
 8009706:	d028      	beq.n	800975a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800970c:	2b00      	cmp	r3, #0
 800970e:	d124      	bne.n	800975a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8009710:	4b71      	ldr	r3, [pc, #452]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009712:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009716:	0c1b      	lsrs	r3, r3, #16
 8009718:	f003 0303 	and.w	r3, r3, #3
 800971c:	3301      	adds	r3, #1
 800971e:	005b      	lsls	r3, r3, #1
 8009720:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009722:	4b6d      	ldr	r3, [pc, #436]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009724:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009728:	0e1b      	lsrs	r3, r3, #24
 800972a:	f003 030f 	and.w	r3, r3, #15
 800972e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	685a      	ldr	r2, [r3, #4]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	019b      	lsls	r3, r3, #6
 800973a:	431a      	orrs	r2, r3
 800973c:	69fb      	ldr	r3, [r7, #28]
 800973e:	085b      	lsrs	r3, r3, #1
 8009740:	3b01      	subs	r3, #1
 8009742:	041b      	lsls	r3, r3, #16
 8009744:	431a      	orrs	r2, r3
 8009746:	69bb      	ldr	r3, [r7, #24]
 8009748:	061b      	lsls	r3, r3, #24
 800974a:	431a      	orrs	r2, r3
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	695b      	ldr	r3, [r3, #20]
 8009750:	071b      	lsls	r3, r3, #28
 8009752:	4961      	ldr	r1, [pc, #388]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009754:	4313      	orrs	r3, r2
 8009756:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f003 0304 	and.w	r3, r3, #4
 8009762:	2b00      	cmp	r3, #0
 8009764:	d004      	beq.n	8009770 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800976a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800976e:	d00a      	beq.n	8009786 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009778:	2b00      	cmp	r3, #0
 800977a:	d035      	beq.n	80097e8 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009780:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009784:	d130      	bne.n	80097e8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8009786:	4b54      	ldr	r3, [pc, #336]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009788:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800978c:	0c1b      	lsrs	r3, r3, #16
 800978e:	f003 0303 	and.w	r3, r3, #3
 8009792:	3301      	adds	r3, #1
 8009794:	005b      	lsls	r3, r3, #1
 8009796:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009798:	4b4f      	ldr	r3, [pc, #316]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800979a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800979e:	0f1b      	lsrs	r3, r3, #28
 80097a0:	f003 0307 	and.w	r3, r3, #7
 80097a4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685a      	ldr	r2, [r3, #4]
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	019b      	lsls	r3, r3, #6
 80097b0:	431a      	orrs	r2, r3
 80097b2:	69fb      	ldr	r3, [r7, #28]
 80097b4:	085b      	lsrs	r3, r3, #1
 80097b6:	3b01      	subs	r3, #1
 80097b8:	041b      	lsls	r3, r3, #16
 80097ba:	431a      	orrs	r2, r3
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	691b      	ldr	r3, [r3, #16]
 80097c0:	061b      	lsls	r3, r3, #24
 80097c2:	431a      	orrs	r2, r3
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	071b      	lsls	r3, r3, #28
 80097c8:	4943      	ldr	r1, [pc, #268]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80097ca:	4313      	orrs	r3, r2
 80097cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80097d0:	4b41      	ldr	r3, [pc, #260]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80097d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80097d6:	f023 021f 	bic.w	r2, r3, #31
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097de:	3b01      	subs	r3, #1
 80097e0:	493d      	ldr	r1, [pc, #244]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80097e2:	4313      	orrs	r3, r2
 80097e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d029      	beq.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097fc:	d124      	bne.n	8009848 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80097fe:	4b36      	ldr	r3, [pc, #216]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009800:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009804:	0c1b      	lsrs	r3, r3, #16
 8009806:	f003 0303 	and.w	r3, r3, #3
 800980a:	3301      	adds	r3, #1
 800980c:	005b      	lsls	r3, r3, #1
 800980e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009810:	4b31      	ldr	r3, [pc, #196]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009812:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009816:	0f1b      	lsrs	r3, r3, #28
 8009818:	f003 0307 	and.w	r3, r3, #7
 800981c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	685a      	ldr	r2, [r3, #4]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	689b      	ldr	r3, [r3, #8]
 8009826:	019b      	lsls	r3, r3, #6
 8009828:	431a      	orrs	r2, r3
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	68db      	ldr	r3, [r3, #12]
 800982e:	085b      	lsrs	r3, r3, #1
 8009830:	3b01      	subs	r3, #1
 8009832:	041b      	lsls	r3, r3, #16
 8009834:	431a      	orrs	r2, r3
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	061b      	lsls	r3, r3, #24
 800983a:	431a      	orrs	r2, r3
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	071b      	lsls	r3, r3, #28
 8009840:	4925      	ldr	r1, [pc, #148]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009842:	4313      	orrs	r3, r2
 8009844:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009850:	2b00      	cmp	r3, #0
 8009852:	d016      	beq.n	8009882 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	685a      	ldr	r2, [r3, #4]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	689b      	ldr	r3, [r3, #8]
 800985c:	019b      	lsls	r3, r3, #6
 800985e:	431a      	orrs	r2, r3
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	68db      	ldr	r3, [r3, #12]
 8009864:	085b      	lsrs	r3, r3, #1
 8009866:	3b01      	subs	r3, #1
 8009868:	041b      	lsls	r3, r3, #16
 800986a:	431a      	orrs	r2, r3
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	061b      	lsls	r3, r3, #24
 8009872:	431a      	orrs	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	695b      	ldr	r3, [r3, #20]
 8009878:	071b      	lsls	r3, r3, #28
 800987a:	4917      	ldr	r1, [pc, #92]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800987c:	4313      	orrs	r3, r2
 800987e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009882:	4b16      	ldr	r3, [pc, #88]	; (80098dc <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8009884:	2201      	movs	r2, #1
 8009886:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009888:	f7fe fa16 	bl	8007cb8 <HAL_GetTick>
 800988c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800988e:	e008      	b.n	80098a2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009890:	f7fe fa12 	bl	8007cb8 <HAL_GetTick>
 8009894:	4602      	mov	r2, r0
 8009896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	2b02      	cmp	r3, #2
 800989c:	d901      	bls.n	80098a2 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800989e:	2303      	movs	r3, #3
 80098a0:	e09f      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80098a2:	4b0d      	ldr	r3, [pc, #52]	; (80098d8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d0f0      	beq.n	8009890 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80098ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	f040 8095 	bne.w	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80098b6:	4b0a      	ldr	r3, [pc, #40]	; (80098e0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80098b8:	2200      	movs	r2, #0
 80098ba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80098bc:	f7fe f9fc 	bl	8007cb8 <HAL_GetTick>
 80098c0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80098c2:	e00f      	b.n	80098e4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80098c4:	f7fe f9f8 	bl	8007cb8 <HAL_GetTick>
 80098c8:	4602      	mov	r2, r0
 80098ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098cc:	1ad3      	subs	r3, r2, r3
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	d908      	bls.n	80098e4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80098d2:	2303      	movs	r3, #3
 80098d4:	e085      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80098d6:	bf00      	nop
 80098d8:	40023800 	.word	0x40023800
 80098dc:	42470068 	.word	0x42470068
 80098e0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80098e4:	4b41      	ldr	r3, [pc, #260]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80098ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80098f0:	d0e8      	beq.n	80098c4 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f003 0304 	and.w	r3, r3, #4
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d003      	beq.n	8009906 <HAL_RCCEx_PeriphCLKConfig+0x566>
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009902:	2b00      	cmp	r3, #0
 8009904:	d009      	beq.n	800991a <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800990e:	2b00      	cmp	r3, #0
 8009910:	d02b      	beq.n	800996a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009916:	2b00      	cmp	r3, #0
 8009918:	d127      	bne.n	800996a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800991a:	4b34      	ldr	r3, [pc, #208]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800991c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009920:	0c1b      	lsrs	r3, r3, #16
 8009922:	f003 0303 	and.w	r3, r3, #3
 8009926:	3301      	adds	r3, #1
 8009928:	005b      	lsls	r3, r3, #1
 800992a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	699a      	ldr	r2, [r3, #24]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	69db      	ldr	r3, [r3, #28]
 8009934:	019b      	lsls	r3, r3, #6
 8009936:	431a      	orrs	r2, r3
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	085b      	lsrs	r3, r3, #1
 800993c:	3b01      	subs	r3, #1
 800993e:	041b      	lsls	r3, r3, #16
 8009940:	431a      	orrs	r2, r3
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009946:	061b      	lsls	r3, r3, #24
 8009948:	4928      	ldr	r1, [pc, #160]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800994a:	4313      	orrs	r3, r2
 800994c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009950:	4b26      	ldr	r3, [pc, #152]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009952:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009956:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800995e:	3b01      	subs	r3, #1
 8009960:	021b      	lsls	r3, r3, #8
 8009962:	4922      	ldr	r1, [pc, #136]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009964:	4313      	orrs	r3, r2
 8009966:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009972:	2b00      	cmp	r3, #0
 8009974:	d01d      	beq.n	80099b2 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800997a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800997e:	d118      	bne.n	80099b2 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009980:	4b1a      	ldr	r3, [pc, #104]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009986:	0e1b      	lsrs	r3, r3, #24
 8009988:	f003 030f 	and.w	r3, r3, #15
 800998c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	699a      	ldr	r2, [r3, #24]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	69db      	ldr	r3, [r3, #28]
 8009996:	019b      	lsls	r3, r3, #6
 8009998:	431a      	orrs	r2, r3
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6a1b      	ldr	r3, [r3, #32]
 800999e:	085b      	lsrs	r3, r3, #1
 80099a0:	3b01      	subs	r3, #1
 80099a2:	041b      	lsls	r3, r3, #16
 80099a4:	431a      	orrs	r2, r3
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	061b      	lsls	r3, r3, #24
 80099aa:	4910      	ldr	r1, [pc, #64]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80099ac:	4313      	orrs	r3, r2
 80099ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80099b2:	4b0f      	ldr	r3, [pc, #60]	; (80099f0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80099b4:	2201      	movs	r2, #1
 80099b6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80099b8:	f7fe f97e 	bl	8007cb8 <HAL_GetTick>
 80099bc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80099be:	e008      	b.n	80099d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80099c0:	f7fe f97a 	bl	8007cb8 <HAL_GetTick>
 80099c4:	4602      	mov	r2, r0
 80099c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c8:	1ad3      	subs	r3, r2, r3
 80099ca:	2b02      	cmp	r3, #2
 80099cc:	d901      	bls.n	80099d2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80099ce:	2303      	movs	r3, #3
 80099d0:	e007      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80099d2:	4b06      	ldr	r3, [pc, #24]	; (80099ec <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80099da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80099de:	d1ef      	bne.n	80099c0 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80099e0:	2300      	movs	r3, #0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3730      	adds	r7, #48	; 0x30
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	40023800 	.word	0x40023800
 80099f0:	42470070 	.word	0x42470070

080099f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80099f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80099f8:	b088      	sub	sp, #32
 80099fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80099fc:	2300      	movs	r3, #0
 80099fe:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8009a00:	2300      	movs	r3, #0
 8009a02:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8009a04:	2300      	movs	r3, #0
 8009a06:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009a10:	4bce      	ldr	r3, [pc, #824]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	f003 030c 	and.w	r3, r3, #12
 8009a18:	2b0c      	cmp	r3, #12
 8009a1a:	f200 818d 	bhi.w	8009d38 <HAL_RCC_GetSysClockFreq+0x344>
 8009a1e:	a201      	add	r2, pc, #4	; (adr r2, 8009a24 <HAL_RCC_GetSysClockFreq+0x30>)
 8009a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a24:	08009a59 	.word	0x08009a59
 8009a28:	08009d39 	.word	0x08009d39
 8009a2c:	08009d39 	.word	0x08009d39
 8009a30:	08009d39 	.word	0x08009d39
 8009a34:	08009a5f 	.word	0x08009a5f
 8009a38:	08009d39 	.word	0x08009d39
 8009a3c:	08009d39 	.word	0x08009d39
 8009a40:	08009d39 	.word	0x08009d39
 8009a44:	08009a65 	.word	0x08009a65
 8009a48:	08009d39 	.word	0x08009d39
 8009a4c:	08009d39 	.word	0x08009d39
 8009a50:	08009d39 	.word	0x08009d39
 8009a54:	08009bd9 	.word	0x08009bd9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009a58:	4bbd      	ldr	r3, [pc, #756]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x35c>)
 8009a5a:	61bb      	str	r3, [r7, #24]
       break;
 8009a5c:	e16f      	b.n	8009d3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009a5e:	4bbd      	ldr	r3, [pc, #756]	; (8009d54 <HAL_RCC_GetSysClockFreq+0x360>)
 8009a60:	61bb      	str	r3, [r7, #24]
      break;
 8009a62:	e16c      	b.n	8009d3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009a64:	4bb9      	ldr	r3, [pc, #740]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a6c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009a6e:	4bb7      	ldr	r3, [pc, #732]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d053      	beq.n	8009b22 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009a7a:	4bb4      	ldr	r3, [pc, #720]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	099b      	lsrs	r3, r3, #6
 8009a80:	461a      	mov	r2, r3
 8009a82:	f04f 0300 	mov.w	r3, #0
 8009a86:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009a8a:	f04f 0100 	mov.w	r1, #0
 8009a8e:	ea02 0400 	and.w	r4, r2, r0
 8009a92:	603c      	str	r4, [r7, #0]
 8009a94:	400b      	ands	r3, r1
 8009a96:	607b      	str	r3, [r7, #4]
 8009a98:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	f04f 0200 	mov.w	r2, #0
 8009aa4:	f04f 0300 	mov.w	r3, #0
 8009aa8:	014b      	lsls	r3, r1, #5
 8009aaa:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009aae:	0142      	lsls	r2, r0, #5
 8009ab0:	4610      	mov	r0, r2
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	4623      	mov	r3, r4
 8009ab6:	1ac0      	subs	r0, r0, r3
 8009ab8:	462b      	mov	r3, r5
 8009aba:	eb61 0103 	sbc.w	r1, r1, r3
 8009abe:	f04f 0200 	mov.w	r2, #0
 8009ac2:	f04f 0300 	mov.w	r3, #0
 8009ac6:	018b      	lsls	r3, r1, #6
 8009ac8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009acc:	0182      	lsls	r2, r0, #6
 8009ace:	1a12      	subs	r2, r2, r0
 8009ad0:	eb63 0301 	sbc.w	r3, r3, r1
 8009ad4:	f04f 0000 	mov.w	r0, #0
 8009ad8:	f04f 0100 	mov.w	r1, #0
 8009adc:	00d9      	lsls	r1, r3, #3
 8009ade:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009ae2:	00d0      	lsls	r0, r2, #3
 8009ae4:	4602      	mov	r2, r0
 8009ae6:	460b      	mov	r3, r1
 8009ae8:	4621      	mov	r1, r4
 8009aea:	1852      	adds	r2, r2, r1
 8009aec:	4629      	mov	r1, r5
 8009aee:	eb43 0101 	adc.w	r1, r3, r1
 8009af2:	460b      	mov	r3, r1
 8009af4:	f04f 0000 	mov.w	r0, #0
 8009af8:	f04f 0100 	mov.w	r1, #0
 8009afc:	0259      	lsls	r1, r3, #9
 8009afe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8009b02:	0250      	lsls	r0, r2, #9
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4610      	mov	r0, r2
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	461a      	mov	r2, r3
 8009b10:	f04f 0300 	mov.w	r3, #0
 8009b14:	f7f7 f8b8 	bl	8000c88 <__aeabi_uldivmod>
 8009b18:	4602      	mov	r2, r0
 8009b1a:	460b      	mov	r3, r1
 8009b1c:	4613      	mov	r3, r2
 8009b1e:	61fb      	str	r3, [r7, #28]
 8009b20:	e04c      	b.n	8009bbc <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b22:	4b8a      	ldr	r3, [pc, #552]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009b24:	685b      	ldr	r3, [r3, #4]
 8009b26:	099b      	lsrs	r3, r3, #6
 8009b28:	461a      	mov	r2, r3
 8009b2a:	f04f 0300 	mov.w	r3, #0
 8009b2e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009b32:	f04f 0100 	mov.w	r1, #0
 8009b36:	ea02 0a00 	and.w	sl, r2, r0
 8009b3a:	ea03 0b01 	and.w	fp, r3, r1
 8009b3e:	4650      	mov	r0, sl
 8009b40:	4659      	mov	r1, fp
 8009b42:	f04f 0200 	mov.w	r2, #0
 8009b46:	f04f 0300 	mov.w	r3, #0
 8009b4a:	014b      	lsls	r3, r1, #5
 8009b4c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009b50:	0142      	lsls	r2, r0, #5
 8009b52:	4610      	mov	r0, r2
 8009b54:	4619      	mov	r1, r3
 8009b56:	ebb0 000a 	subs.w	r0, r0, sl
 8009b5a:	eb61 010b 	sbc.w	r1, r1, fp
 8009b5e:	f04f 0200 	mov.w	r2, #0
 8009b62:	f04f 0300 	mov.w	r3, #0
 8009b66:	018b      	lsls	r3, r1, #6
 8009b68:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009b6c:	0182      	lsls	r2, r0, #6
 8009b6e:	1a12      	subs	r2, r2, r0
 8009b70:	eb63 0301 	sbc.w	r3, r3, r1
 8009b74:	f04f 0000 	mov.w	r0, #0
 8009b78:	f04f 0100 	mov.w	r1, #0
 8009b7c:	00d9      	lsls	r1, r3, #3
 8009b7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009b82:	00d0      	lsls	r0, r2, #3
 8009b84:	4602      	mov	r2, r0
 8009b86:	460b      	mov	r3, r1
 8009b88:	eb12 020a 	adds.w	r2, r2, sl
 8009b8c:	eb43 030b 	adc.w	r3, r3, fp
 8009b90:	f04f 0000 	mov.w	r0, #0
 8009b94:	f04f 0100 	mov.w	r1, #0
 8009b98:	0299      	lsls	r1, r3, #10
 8009b9a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009b9e:	0290      	lsls	r0, r2, #10
 8009ba0:	4602      	mov	r2, r0
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	4610      	mov	r0, r2
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	461a      	mov	r2, r3
 8009bac:	f04f 0300 	mov.w	r3, #0
 8009bb0:	f7f7 f86a 	bl	8000c88 <__aeabi_uldivmod>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	4613      	mov	r3, r2
 8009bba:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009bbc:	4b63      	ldr	r3, [pc, #396]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	0c1b      	lsrs	r3, r3, #16
 8009bc2:	f003 0303 	and.w	r3, r3, #3
 8009bc6:	3301      	adds	r3, #1
 8009bc8:	005b      	lsls	r3, r3, #1
 8009bca:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8009bcc:	69fa      	ldr	r2, [r7, #28]
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bd4:	61bb      	str	r3, [r7, #24]
      break;
 8009bd6:	e0b2      	b.n	8009d3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009bd8:	4b5c      	ldr	r3, [pc, #368]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009be0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009be2:	4b5a      	ldr	r3, [pc, #360]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d04d      	beq.n	8009c8a <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009bee:	4b57      	ldr	r3, [pc, #348]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	099b      	lsrs	r3, r3, #6
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	f04f 0300 	mov.w	r3, #0
 8009bfa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009bfe:	f04f 0100 	mov.w	r1, #0
 8009c02:	ea02 0800 	and.w	r8, r2, r0
 8009c06:	ea03 0901 	and.w	r9, r3, r1
 8009c0a:	4640      	mov	r0, r8
 8009c0c:	4649      	mov	r1, r9
 8009c0e:	f04f 0200 	mov.w	r2, #0
 8009c12:	f04f 0300 	mov.w	r3, #0
 8009c16:	014b      	lsls	r3, r1, #5
 8009c18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009c1c:	0142      	lsls	r2, r0, #5
 8009c1e:	4610      	mov	r0, r2
 8009c20:	4619      	mov	r1, r3
 8009c22:	ebb0 0008 	subs.w	r0, r0, r8
 8009c26:	eb61 0109 	sbc.w	r1, r1, r9
 8009c2a:	f04f 0200 	mov.w	r2, #0
 8009c2e:	f04f 0300 	mov.w	r3, #0
 8009c32:	018b      	lsls	r3, r1, #6
 8009c34:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009c38:	0182      	lsls	r2, r0, #6
 8009c3a:	1a12      	subs	r2, r2, r0
 8009c3c:	eb63 0301 	sbc.w	r3, r3, r1
 8009c40:	f04f 0000 	mov.w	r0, #0
 8009c44:	f04f 0100 	mov.w	r1, #0
 8009c48:	00d9      	lsls	r1, r3, #3
 8009c4a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009c4e:	00d0      	lsls	r0, r2, #3
 8009c50:	4602      	mov	r2, r0
 8009c52:	460b      	mov	r3, r1
 8009c54:	eb12 0208 	adds.w	r2, r2, r8
 8009c58:	eb43 0309 	adc.w	r3, r3, r9
 8009c5c:	f04f 0000 	mov.w	r0, #0
 8009c60:	f04f 0100 	mov.w	r1, #0
 8009c64:	0259      	lsls	r1, r3, #9
 8009c66:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8009c6a:	0250      	lsls	r0, r2, #9
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4610      	mov	r0, r2
 8009c72:	4619      	mov	r1, r3
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	461a      	mov	r2, r3
 8009c78:	f04f 0300 	mov.w	r3, #0
 8009c7c:	f7f7 f804 	bl	8000c88 <__aeabi_uldivmod>
 8009c80:	4602      	mov	r2, r0
 8009c82:	460b      	mov	r3, r1
 8009c84:	4613      	mov	r3, r2
 8009c86:	61fb      	str	r3, [r7, #28]
 8009c88:	e04a      	b.n	8009d20 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009c8a:	4b30      	ldr	r3, [pc, #192]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	099b      	lsrs	r3, r3, #6
 8009c90:	461a      	mov	r2, r3
 8009c92:	f04f 0300 	mov.w	r3, #0
 8009c96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009c9a:	f04f 0100 	mov.w	r1, #0
 8009c9e:	ea02 0400 	and.w	r4, r2, r0
 8009ca2:	ea03 0501 	and.w	r5, r3, r1
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	4629      	mov	r1, r5
 8009caa:	f04f 0200 	mov.w	r2, #0
 8009cae:	f04f 0300 	mov.w	r3, #0
 8009cb2:	014b      	lsls	r3, r1, #5
 8009cb4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009cb8:	0142      	lsls	r2, r0, #5
 8009cba:	4610      	mov	r0, r2
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	1b00      	subs	r0, r0, r4
 8009cc0:	eb61 0105 	sbc.w	r1, r1, r5
 8009cc4:	f04f 0200 	mov.w	r2, #0
 8009cc8:	f04f 0300 	mov.w	r3, #0
 8009ccc:	018b      	lsls	r3, r1, #6
 8009cce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009cd2:	0182      	lsls	r2, r0, #6
 8009cd4:	1a12      	subs	r2, r2, r0
 8009cd6:	eb63 0301 	sbc.w	r3, r3, r1
 8009cda:	f04f 0000 	mov.w	r0, #0
 8009cde:	f04f 0100 	mov.w	r1, #0
 8009ce2:	00d9      	lsls	r1, r3, #3
 8009ce4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009ce8:	00d0      	lsls	r0, r2, #3
 8009cea:	4602      	mov	r2, r0
 8009cec:	460b      	mov	r3, r1
 8009cee:	1912      	adds	r2, r2, r4
 8009cf0:	eb45 0303 	adc.w	r3, r5, r3
 8009cf4:	f04f 0000 	mov.w	r0, #0
 8009cf8:	f04f 0100 	mov.w	r1, #0
 8009cfc:	0299      	lsls	r1, r3, #10
 8009cfe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009d02:	0290      	lsls	r0, r2, #10
 8009d04:	4602      	mov	r2, r0
 8009d06:	460b      	mov	r3, r1
 8009d08:	4610      	mov	r0, r2
 8009d0a:	4619      	mov	r1, r3
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	461a      	mov	r2, r3
 8009d10:	f04f 0300 	mov.w	r3, #0
 8009d14:	f7f6 ffb8 	bl	8000c88 <__aeabi_uldivmod>
 8009d18:	4602      	mov	r2, r0
 8009d1a:	460b      	mov	r3, r1
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009d20:	4b0a      	ldr	r3, [pc, #40]	; (8009d4c <HAL_RCC_GetSysClockFreq+0x358>)
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	0f1b      	lsrs	r3, r3, #28
 8009d26:	f003 0307 	and.w	r3, r3, #7
 8009d2a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8009d2c:	69fa      	ldr	r2, [r7, #28]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d34:	61bb      	str	r3, [r7, #24]
      break;
 8009d36:	e002      	b.n	8009d3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009d38:	4b05      	ldr	r3, [pc, #20]	; (8009d50 <HAL_RCC_GetSysClockFreq+0x35c>)
 8009d3a:	61bb      	str	r3, [r7, #24]
      break;
 8009d3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009d3e:	69bb      	ldr	r3, [r7, #24]
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3720      	adds	r7, #32
 8009d44:	46bd      	mov	sp, r7
 8009d46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009d4a:	bf00      	nop
 8009d4c:	40023800 	.word	0x40023800
 8009d50:	00f42400 	.word	0x00f42400
 8009d54:	007a1200 	.word	0x007a1200

08009d58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b086      	sub	sp, #24
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d101      	bne.n	8009d6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e28d      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f003 0301 	and.w	r3, r3, #1
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 8083 	beq.w	8009e7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009d78:	4b94      	ldr	r3, [pc, #592]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009d7a:	689b      	ldr	r3, [r3, #8]
 8009d7c:	f003 030c 	and.w	r3, r3, #12
 8009d80:	2b04      	cmp	r3, #4
 8009d82:	d019      	beq.n	8009db8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009d84:	4b91      	ldr	r3, [pc, #580]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009d86:	689b      	ldr	r3, [r3, #8]
 8009d88:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009d8c:	2b08      	cmp	r3, #8
 8009d8e:	d106      	bne.n	8009d9e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009d90:	4b8e      	ldr	r3, [pc, #568]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009d92:	685b      	ldr	r3, [r3, #4]
 8009d94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009d9c:	d00c      	beq.n	8009db8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009d9e:	4b8b      	ldr	r3, [pc, #556]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009da0:	689b      	ldr	r3, [r3, #8]
 8009da2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009da6:	2b0c      	cmp	r3, #12
 8009da8:	d112      	bne.n	8009dd0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009daa:	4b88      	ldr	r3, [pc, #544]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009dac:	685b      	ldr	r3, [r3, #4]
 8009dae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009db2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009db6:	d10b      	bne.n	8009dd0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009db8:	4b84      	ldr	r3, [pc, #528]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d05b      	beq.n	8009e7c <HAL_RCC_OscConfig+0x124>
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d157      	bne.n	8009e7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009dcc:	2301      	movs	r3, #1
 8009dce:	e25a      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009dd8:	d106      	bne.n	8009de8 <HAL_RCC_OscConfig+0x90>
 8009dda:	4b7c      	ldr	r3, [pc, #496]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	4a7b      	ldr	r2, [pc, #492]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009de4:	6013      	str	r3, [r2, #0]
 8009de6:	e01d      	b.n	8009e24 <HAL_RCC_OscConfig+0xcc>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009df0:	d10c      	bne.n	8009e0c <HAL_RCC_OscConfig+0xb4>
 8009df2:	4b76      	ldr	r3, [pc, #472]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a75      	ldr	r2, [pc, #468]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009df8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009dfc:	6013      	str	r3, [r2, #0]
 8009dfe:	4b73      	ldr	r3, [pc, #460]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	4a72      	ldr	r2, [pc, #456]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e08:	6013      	str	r3, [r2, #0]
 8009e0a:	e00b      	b.n	8009e24 <HAL_RCC_OscConfig+0xcc>
 8009e0c:	4b6f      	ldr	r3, [pc, #444]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	4a6e      	ldr	r2, [pc, #440]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e16:	6013      	str	r3, [r2, #0]
 8009e18:	4b6c      	ldr	r3, [pc, #432]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4a6b      	ldr	r2, [pc, #428]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	685b      	ldr	r3, [r3, #4]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d013      	beq.n	8009e54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e2c:	f7fd ff44 	bl	8007cb8 <HAL_GetTick>
 8009e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e32:	e008      	b.n	8009e46 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009e34:	f7fd ff40 	bl	8007cb8 <HAL_GetTick>
 8009e38:	4602      	mov	r2, r0
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	1ad3      	subs	r3, r2, r3
 8009e3e:	2b64      	cmp	r3, #100	; 0x64
 8009e40:	d901      	bls.n	8009e46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009e42:	2303      	movs	r3, #3
 8009e44:	e21f      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e46:	4b61      	ldr	r3, [pc, #388]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d0f0      	beq.n	8009e34 <HAL_RCC_OscConfig+0xdc>
 8009e52:	e014      	b.n	8009e7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e54:	f7fd ff30 	bl	8007cb8 <HAL_GetTick>
 8009e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e5a:	e008      	b.n	8009e6e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009e5c:	f7fd ff2c 	bl	8007cb8 <HAL_GetTick>
 8009e60:	4602      	mov	r2, r0
 8009e62:	693b      	ldr	r3, [r7, #16]
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	2b64      	cmp	r3, #100	; 0x64
 8009e68:	d901      	bls.n	8009e6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8009e6a:	2303      	movs	r3, #3
 8009e6c:	e20b      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009e6e:	4b57      	ldr	r3, [pc, #348]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1f0      	bne.n	8009e5c <HAL_RCC_OscConfig+0x104>
 8009e7a:	e000      	b.n	8009e7e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 0302 	and.w	r3, r3, #2
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d06f      	beq.n	8009f6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009e8a:	4b50      	ldr	r3, [pc, #320]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	f003 030c 	and.w	r3, r3, #12
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d017      	beq.n	8009ec6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009e96:	4b4d      	ldr	r3, [pc, #308]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009e98:	689b      	ldr	r3, [r3, #8]
 8009e9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009e9e:	2b08      	cmp	r3, #8
 8009ea0:	d105      	bne.n	8009eae <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009ea2:	4b4a      	ldr	r3, [pc, #296]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d00b      	beq.n	8009ec6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009eae:	4b47      	ldr	r3, [pc, #284]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009eb6:	2b0c      	cmp	r3, #12
 8009eb8:	d11c      	bne.n	8009ef4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009eba:	4b44      	ldr	r3, [pc, #272]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d116      	bne.n	8009ef4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009ec6:	4b41      	ldr	r3, [pc, #260]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f003 0302 	and.w	r3, r3, #2
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d005      	beq.n	8009ede <HAL_RCC_OscConfig+0x186>
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	68db      	ldr	r3, [r3, #12]
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d001      	beq.n	8009ede <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8009eda:	2301      	movs	r3, #1
 8009edc:	e1d3      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ede:	4b3b      	ldr	r3, [pc, #236]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	691b      	ldr	r3, [r3, #16]
 8009eea:	00db      	lsls	r3, r3, #3
 8009eec:	4937      	ldr	r1, [pc, #220]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009ef2:	e03a      	b.n	8009f6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d020      	beq.n	8009f3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009efc:	4b34      	ldr	r3, [pc, #208]	; (8009fd0 <HAL_RCC_OscConfig+0x278>)
 8009efe:	2201      	movs	r2, #1
 8009f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f02:	f7fd fed9 	bl	8007cb8 <HAL_GetTick>
 8009f06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f08:	e008      	b.n	8009f1c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009f0a:	f7fd fed5 	bl	8007cb8 <HAL_GetTick>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	693b      	ldr	r3, [r7, #16]
 8009f12:	1ad3      	subs	r3, r2, r3
 8009f14:	2b02      	cmp	r3, #2
 8009f16:	d901      	bls.n	8009f1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8009f18:	2303      	movs	r3, #3
 8009f1a:	e1b4      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f1c:	4b2b      	ldr	r3, [pc, #172]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f003 0302 	and.w	r3, r3, #2
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d0f0      	beq.n	8009f0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f28:	4b28      	ldr	r3, [pc, #160]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	691b      	ldr	r3, [r3, #16]
 8009f34:	00db      	lsls	r3, r3, #3
 8009f36:	4925      	ldr	r1, [pc, #148]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009f38:	4313      	orrs	r3, r2
 8009f3a:	600b      	str	r3, [r1, #0]
 8009f3c:	e015      	b.n	8009f6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009f3e:	4b24      	ldr	r3, [pc, #144]	; (8009fd0 <HAL_RCC_OscConfig+0x278>)
 8009f40:	2200      	movs	r2, #0
 8009f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f44:	f7fd feb8 	bl	8007cb8 <HAL_GetTick>
 8009f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009f4a:	e008      	b.n	8009f5e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009f4c:	f7fd feb4 	bl	8007cb8 <HAL_GetTick>
 8009f50:	4602      	mov	r2, r0
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	1ad3      	subs	r3, r2, r3
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	d901      	bls.n	8009f5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	e193      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009f5e:	4b1b      	ldr	r3, [pc, #108]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 0302 	and.w	r3, r3, #2
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1f0      	bne.n	8009f4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	f003 0308 	and.w	r3, r3, #8
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d036      	beq.n	8009fe4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	695b      	ldr	r3, [r3, #20]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d016      	beq.n	8009fac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009f7e:	4b15      	ldr	r3, [pc, #84]	; (8009fd4 <HAL_RCC_OscConfig+0x27c>)
 8009f80:	2201      	movs	r2, #1
 8009f82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f84:	f7fd fe98 	bl	8007cb8 <HAL_GetTick>
 8009f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f8a:	e008      	b.n	8009f9e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009f8c:	f7fd fe94 	bl	8007cb8 <HAL_GetTick>
 8009f90:	4602      	mov	r2, r0
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	1ad3      	subs	r3, r2, r3
 8009f96:	2b02      	cmp	r3, #2
 8009f98:	d901      	bls.n	8009f9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8009f9a:	2303      	movs	r3, #3
 8009f9c:	e173      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009f9e:	4b0b      	ldr	r3, [pc, #44]	; (8009fcc <HAL_RCC_OscConfig+0x274>)
 8009fa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fa2:	f003 0302 	and.w	r3, r3, #2
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d0f0      	beq.n	8009f8c <HAL_RCC_OscConfig+0x234>
 8009faa:	e01b      	b.n	8009fe4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009fac:	4b09      	ldr	r3, [pc, #36]	; (8009fd4 <HAL_RCC_OscConfig+0x27c>)
 8009fae:	2200      	movs	r2, #0
 8009fb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fb2:	f7fd fe81 	bl	8007cb8 <HAL_GetTick>
 8009fb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009fb8:	e00e      	b.n	8009fd8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009fba:	f7fd fe7d 	bl	8007cb8 <HAL_GetTick>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	1ad3      	subs	r3, r2, r3
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	d907      	bls.n	8009fd8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009fc8:	2303      	movs	r3, #3
 8009fca:	e15c      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
 8009fcc:	40023800 	.word	0x40023800
 8009fd0:	42470000 	.word	0x42470000
 8009fd4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009fd8:	4b8a      	ldr	r3, [pc, #552]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 8009fda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009fdc:	f003 0302 	and.w	r3, r3, #2
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d1ea      	bne.n	8009fba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	f003 0304 	and.w	r3, r3, #4
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f000 8097 	beq.w	800a120 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009ff6:	4b83      	ldr	r3, [pc, #524]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 8009ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d10f      	bne.n	800a022 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a002:	2300      	movs	r3, #0
 800a004:	60bb      	str	r3, [r7, #8]
 800a006:	4b7f      	ldr	r3, [pc, #508]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a00a:	4a7e      	ldr	r2, [pc, #504]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a00c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a010:	6413      	str	r3, [r2, #64]	; 0x40
 800a012:	4b7c      	ldr	r3, [pc, #496]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a01a:	60bb      	str	r3, [r7, #8]
 800a01c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a01e:	2301      	movs	r3, #1
 800a020:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a022:	4b79      	ldr	r3, [pc, #484]	; (800a208 <HAL_RCC_OscConfig+0x4b0>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d118      	bne.n	800a060 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a02e:	4b76      	ldr	r3, [pc, #472]	; (800a208 <HAL_RCC_OscConfig+0x4b0>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a75      	ldr	r2, [pc, #468]	; (800a208 <HAL_RCC_OscConfig+0x4b0>)
 800a034:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a038:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a03a:	f7fd fe3d 	bl	8007cb8 <HAL_GetTick>
 800a03e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a040:	e008      	b.n	800a054 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a042:	f7fd fe39 	bl	8007cb8 <HAL_GetTick>
 800a046:	4602      	mov	r2, r0
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	1ad3      	subs	r3, r2, r3
 800a04c:	2b02      	cmp	r3, #2
 800a04e:	d901      	bls.n	800a054 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800a050:	2303      	movs	r3, #3
 800a052:	e118      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a054:	4b6c      	ldr	r3, [pc, #432]	; (800a208 <HAL_RCC_OscConfig+0x4b0>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d0f0      	beq.n	800a042 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d106      	bne.n	800a076 <HAL_RCC_OscConfig+0x31e>
 800a068:	4b66      	ldr	r3, [pc, #408]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a06a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a06c:	4a65      	ldr	r2, [pc, #404]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a06e:	f043 0301 	orr.w	r3, r3, #1
 800a072:	6713      	str	r3, [r2, #112]	; 0x70
 800a074:	e01c      	b.n	800a0b0 <HAL_RCC_OscConfig+0x358>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	2b05      	cmp	r3, #5
 800a07c:	d10c      	bne.n	800a098 <HAL_RCC_OscConfig+0x340>
 800a07e:	4b61      	ldr	r3, [pc, #388]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a082:	4a60      	ldr	r2, [pc, #384]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a084:	f043 0304 	orr.w	r3, r3, #4
 800a088:	6713      	str	r3, [r2, #112]	; 0x70
 800a08a:	4b5e      	ldr	r3, [pc, #376]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a08c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a08e:	4a5d      	ldr	r2, [pc, #372]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a090:	f043 0301 	orr.w	r3, r3, #1
 800a094:	6713      	str	r3, [r2, #112]	; 0x70
 800a096:	e00b      	b.n	800a0b0 <HAL_RCC_OscConfig+0x358>
 800a098:	4b5a      	ldr	r3, [pc, #360]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a09a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a09c:	4a59      	ldr	r2, [pc, #356]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a09e:	f023 0301 	bic.w	r3, r3, #1
 800a0a2:	6713      	str	r3, [r2, #112]	; 0x70
 800a0a4:	4b57      	ldr	r3, [pc, #348]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a0a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0a8:	4a56      	ldr	r2, [pc, #344]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a0aa:	f023 0304 	bic.w	r3, r3, #4
 800a0ae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	689b      	ldr	r3, [r3, #8]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d015      	beq.n	800a0e4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0b8:	f7fd fdfe 	bl	8007cb8 <HAL_GetTick>
 800a0bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0be:	e00a      	b.n	800a0d6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a0c0:	f7fd fdfa 	bl	8007cb8 <HAL_GetTick>
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	1ad3      	subs	r3, r2, r3
 800a0ca:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0ce:	4293      	cmp	r3, r2
 800a0d0:	d901      	bls.n	800a0d6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800a0d2:	2303      	movs	r3, #3
 800a0d4:	e0d7      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a0d6:	4b4b      	ldr	r3, [pc, #300]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a0d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0da:	f003 0302 	and.w	r3, r3, #2
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d0ee      	beq.n	800a0c0 <HAL_RCC_OscConfig+0x368>
 800a0e2:	e014      	b.n	800a10e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0e4:	f7fd fde8 	bl	8007cb8 <HAL_GetTick>
 800a0e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a0ea:	e00a      	b.n	800a102 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a0ec:	f7fd fde4 	bl	8007cb8 <HAL_GetTick>
 800a0f0:	4602      	mov	r2, r0
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	1ad3      	subs	r3, r2, r3
 800a0f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d901      	bls.n	800a102 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a0fe:	2303      	movs	r3, #3
 800a100:	e0c1      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a102:	4b40      	ldr	r3, [pc, #256]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a104:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a106:	f003 0302 	and.w	r3, r3, #2
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d1ee      	bne.n	800a0ec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a10e:	7dfb      	ldrb	r3, [r7, #23]
 800a110:	2b01      	cmp	r3, #1
 800a112:	d105      	bne.n	800a120 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a114:	4b3b      	ldr	r3, [pc, #236]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a118:	4a3a      	ldr	r2, [pc, #232]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a11a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a11e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 80ad 	beq.w	800a284 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a12a:	4b36      	ldr	r3, [pc, #216]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	f003 030c 	and.w	r3, r3, #12
 800a132:	2b08      	cmp	r3, #8
 800a134:	d060      	beq.n	800a1f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	699b      	ldr	r3, [r3, #24]
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	d145      	bne.n	800a1ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a13e:	4b33      	ldr	r3, [pc, #204]	; (800a20c <HAL_RCC_OscConfig+0x4b4>)
 800a140:	2200      	movs	r2, #0
 800a142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a144:	f7fd fdb8 	bl	8007cb8 <HAL_GetTick>
 800a148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a14a:	e008      	b.n	800a15e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a14c:	f7fd fdb4 	bl	8007cb8 <HAL_GetTick>
 800a150:	4602      	mov	r2, r0
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	1ad3      	subs	r3, r2, r3
 800a156:	2b02      	cmp	r3, #2
 800a158:	d901      	bls.n	800a15e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800a15a:	2303      	movs	r3, #3
 800a15c:	e093      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a15e:	4b29      	ldr	r3, [pc, #164]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a166:	2b00      	cmp	r3, #0
 800a168:	d1f0      	bne.n	800a14c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	69da      	ldr	r2, [r3, #28]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6a1b      	ldr	r3, [r3, #32]
 800a172:	431a      	orrs	r2, r3
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a178:	019b      	lsls	r3, r3, #6
 800a17a:	431a      	orrs	r2, r3
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a180:	085b      	lsrs	r3, r3, #1
 800a182:	3b01      	subs	r3, #1
 800a184:	041b      	lsls	r3, r3, #16
 800a186:	431a      	orrs	r2, r3
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a18c:	061b      	lsls	r3, r3, #24
 800a18e:	431a      	orrs	r2, r3
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a194:	071b      	lsls	r3, r3, #28
 800a196:	491b      	ldr	r1, [pc, #108]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a198:	4313      	orrs	r3, r2
 800a19a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a19c:	4b1b      	ldr	r3, [pc, #108]	; (800a20c <HAL_RCC_OscConfig+0x4b4>)
 800a19e:	2201      	movs	r2, #1
 800a1a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1a2:	f7fd fd89 	bl	8007cb8 <HAL_GetTick>
 800a1a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1a8:	e008      	b.n	800a1bc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a1aa:	f7fd fd85 	bl	8007cb8 <HAL_GetTick>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	1ad3      	subs	r3, r2, r3
 800a1b4:	2b02      	cmp	r3, #2
 800a1b6:	d901      	bls.n	800a1bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800a1b8:	2303      	movs	r3, #3
 800a1ba:	e064      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1bc:	4b11      	ldr	r3, [pc, #68]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d0f0      	beq.n	800a1aa <HAL_RCC_OscConfig+0x452>
 800a1c8:	e05c      	b.n	800a284 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a1ca:	4b10      	ldr	r3, [pc, #64]	; (800a20c <HAL_RCC_OscConfig+0x4b4>)
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a1d0:	f7fd fd72 	bl	8007cb8 <HAL_GetTick>
 800a1d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1d6:	e008      	b.n	800a1ea <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a1d8:	f7fd fd6e 	bl	8007cb8 <HAL_GetTick>
 800a1dc:	4602      	mov	r2, r0
 800a1de:	693b      	ldr	r3, [r7, #16]
 800a1e0:	1ad3      	subs	r3, r2, r3
 800a1e2:	2b02      	cmp	r3, #2
 800a1e4:	d901      	bls.n	800a1ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800a1e6:	2303      	movs	r3, #3
 800a1e8:	e04d      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1ea:	4b06      	ldr	r3, [pc, #24]	; (800a204 <HAL_RCC_OscConfig+0x4ac>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d1f0      	bne.n	800a1d8 <HAL_RCC_OscConfig+0x480>
 800a1f6:	e045      	b.n	800a284 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	699b      	ldr	r3, [r3, #24]
 800a1fc:	2b01      	cmp	r3, #1
 800a1fe:	d107      	bne.n	800a210 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	e040      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
 800a204:	40023800 	.word	0x40023800
 800a208:	40007000 	.word	0x40007000
 800a20c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a210:	4b1f      	ldr	r3, [pc, #124]	; (800a290 <HAL_RCC_OscConfig+0x538>)
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	699b      	ldr	r3, [r3, #24]
 800a21a:	2b01      	cmp	r3, #1
 800a21c:	d030      	beq.n	800a280 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a228:	429a      	cmp	r2, r3
 800a22a:	d129      	bne.n	800a280 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a236:	429a      	cmp	r2, r3
 800a238:	d122      	bne.n	800a280 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a240:	4013      	ands	r3, r2
 800a242:	687a      	ldr	r2, [r7, #4]
 800a244:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a246:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a248:	4293      	cmp	r3, r2
 800a24a:	d119      	bne.n	800a280 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a256:	085b      	lsrs	r3, r3, #1
 800a258:	3b01      	subs	r3, #1
 800a25a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d10f      	bne.n	800a280 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a26a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a26c:	429a      	cmp	r2, r3
 800a26e:	d107      	bne.n	800a280 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a27a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d001      	beq.n	800a284 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	e000      	b.n	800a286 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	3718      	adds	r7, #24
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	40023800 	.word	0x40023800

0800a294 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d101      	bne.n	800a2a6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a2a2:	2301      	movs	r3, #1
 800a2a4:	e083      	b.n	800a3ae <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	7f5b      	ldrb	r3, [r3, #29]
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d105      	bne.n	800a2bc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f7f7 fbf0 	bl	8001a9c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2202      	movs	r2, #2
 800a2c0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	22ca      	movs	r2, #202	; 0xca
 800a2c8:	625a      	str	r2, [r3, #36]	; 0x24
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	2253      	movs	r2, #83	; 0x53
 800a2d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 faa8 	bl	800a828 <RTC_EnterInitMode>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d008      	beq.n	800a2f0 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	22ff      	movs	r2, #255	; 0xff
 800a2e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2204      	movs	r2, #4
 800a2ea:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	e05e      	b.n	800a3ae <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	6812      	ldr	r2, [r2, #0]
 800a2fa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a2fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a302:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	6899      	ldr	r1, [r3, #8]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	685a      	ldr	r2, [r3, #4]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	691b      	ldr	r3, [r3, #16]
 800a312:	431a      	orrs	r2, r3
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	695b      	ldr	r3, [r3, #20]
 800a318:	431a      	orrs	r2, r3
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	430a      	orrs	r2, r1
 800a320:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	68d2      	ldr	r2, [r2, #12]
 800a32a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	6919      	ldr	r1, [r3, #16]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	689b      	ldr	r3, [r3, #8]
 800a336:	041a      	lsls	r2, r3, #16
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	430a      	orrs	r2, r1
 800a33e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	68da      	ldr	r2, [r3, #12]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a34e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	689b      	ldr	r3, [r3, #8]
 800a356:	f003 0320 	and.w	r3, r3, #32
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d10e      	bne.n	800a37c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a35e:	6878      	ldr	r0, [r7, #4]
 800a360:	f000 fa3a 	bl	800a7d8 <HAL_RTC_WaitForSynchro>
 800a364:	4603      	mov	r3, r0
 800a366:	2b00      	cmp	r3, #0
 800a368:	d008      	beq.n	800a37c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	22ff      	movs	r2, #255	; 0xff
 800a370:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2204      	movs	r2, #4
 800a376:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a378:	2301      	movs	r3, #1
 800a37a:	e018      	b.n	800a3ae <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a38a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	699a      	ldr	r2, [r3, #24]
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	430a      	orrs	r2, r1
 800a39c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	22ff      	movs	r2, #255	; 0xff
 800a3a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2201      	movs	r2, #1
 800a3aa:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a3ac:	2300      	movs	r3, #0
  }
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3708      	adds	r7, #8
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}

0800a3b6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a3b6:	b590      	push	{r4, r7, lr}
 800a3b8:	b087      	sub	sp, #28
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	60f8      	str	r0, [r7, #12]
 800a3be:	60b9      	str	r1, [r7, #8]
 800a3c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	7f1b      	ldrb	r3, [r3, #28]
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	d101      	bne.n	800a3d2 <HAL_RTC_SetTime+0x1c>
 800a3ce:	2302      	movs	r3, #2
 800a3d0:	e0aa      	b.n	800a528 <HAL_RTC_SetTime+0x172>
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2202      	movs	r2, #2
 800a3dc:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d126      	bne.n	800a432 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d102      	bne.n	800a3f8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	781b      	ldrb	r3, [r3, #0]
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f000 fa3f 	bl	800a880 <RTC_ByteToBcd2>
 800a402:	4603      	mov	r3, r0
 800a404:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	785b      	ldrb	r3, [r3, #1]
 800a40a:	4618      	mov	r0, r3
 800a40c:	f000 fa38 	bl	800a880 <RTC_ByteToBcd2>
 800a410:	4603      	mov	r3, r0
 800a412:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a414:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	789b      	ldrb	r3, [r3, #2]
 800a41a:	4618      	mov	r0, r3
 800a41c:	f000 fa30 	bl	800a880 <RTC_ByteToBcd2>
 800a420:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a422:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	78db      	ldrb	r3, [r3, #3]
 800a42a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a42c:	4313      	orrs	r3, r2
 800a42e:	617b      	str	r3, [r7, #20]
 800a430:	e018      	b.n	800a464 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	689b      	ldr	r3, [r3, #8]
 800a438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d102      	bne.n	800a446 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	2200      	movs	r2, #0
 800a444:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	785b      	ldrb	r3, [r3, #1]
 800a450:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a452:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a454:	68ba      	ldr	r2, [r7, #8]
 800a456:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a458:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	78db      	ldrb	r3, [r3, #3]
 800a45e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a460:	4313      	orrs	r3, r2
 800a462:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	22ca      	movs	r2, #202	; 0xca
 800a46a:	625a      	str	r2, [r3, #36]	; 0x24
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2253      	movs	r2, #83	; 0x53
 800a472:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a474:	68f8      	ldr	r0, [r7, #12]
 800a476:	f000 f9d7 	bl	800a828 <RTC_EnterInitMode>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d00b      	beq.n	800a498 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	22ff      	movs	r2, #255	; 0xff
 800a486:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2204      	movs	r2, #4
 800a48c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	2200      	movs	r2, #0
 800a492:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a494:	2301      	movs	r3, #1
 800a496:	e047      	b.n	800a528 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681a      	ldr	r2, [r3, #0]
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a4a2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a4a6:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	689a      	ldr	r2, [r3, #8]
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a4b6:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	6899      	ldr	r1, [r3, #8]
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	68da      	ldr	r2, [r3, #12]
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	691b      	ldr	r3, [r3, #16]
 800a4c6:	431a      	orrs	r2, r3
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	430a      	orrs	r2, r1
 800a4ce:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68da      	ldr	r2, [r3, #12]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a4de:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	689b      	ldr	r3, [r3, #8]
 800a4e6:	f003 0320 	and.w	r3, r3, #32
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d111      	bne.n	800a512 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a4ee:	68f8      	ldr	r0, [r7, #12]
 800a4f0:	f000 f972 	bl	800a7d8 <HAL_RTC_WaitForSynchro>
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00b      	beq.n	800a512 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	22ff      	movs	r2, #255	; 0xff
 800a500:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2204      	movs	r2, #4
 800a506:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	2200      	movs	r2, #0
 800a50c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a50e:	2301      	movs	r3, #1
 800a510:	e00a      	b.n	800a528 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	22ff      	movs	r2, #255	; 0xff
 800a518:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	2201      	movs	r2, #1
 800a51e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	2200      	movs	r2, #0
 800a524:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a526:	2300      	movs	r3, #0
  }
}
 800a528:	4618      	mov	r0, r3
 800a52a:	371c      	adds	r7, #28
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd90      	pop	{r4, r7, pc}

0800a530 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b086      	sub	sp, #24
 800a534:	af00      	add	r7, sp, #0
 800a536:	60f8      	str	r0, [r7, #12]
 800a538:	60b9      	str	r1, [r7, #8]
 800a53a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a53c:	2300      	movs	r3, #0
 800a53e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	691b      	ldr	r3, [r3, #16]
 800a550:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a562:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a566:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	0c1b      	lsrs	r3, r3, #16
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a572:	b2da      	uxtb	r2, r3
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	0a1b      	lsrs	r3, r3, #8
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a582:	b2da      	uxtb	r2, r3
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800a588:	697b      	ldr	r3, [r7, #20]
 800a58a:	b2db      	uxtb	r3, r3
 800a58c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a590:	b2da      	uxtb	r2, r3
 800a592:	68bb      	ldr	r3, [r7, #8]
 800a594:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800a596:	697b      	ldr	r3, [r7, #20]
 800a598:	0c1b      	lsrs	r3, r3, #16
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5a0:	b2da      	uxtb	r2, r3
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d11a      	bne.n	800a5e2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	781b      	ldrb	r3, [r3, #0]
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	f000 f983 	bl	800a8bc <RTC_Bcd2ToByte>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	461a      	mov	r2, r3
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	785b      	ldrb	r3, [r3, #1]
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f000 f97a 	bl	800a8bc <RTC_Bcd2ToByte>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	789b      	ldrb	r3, [r3, #2]
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	f000 f971 	bl	800a8bc <RTC_Bcd2ToByte>
 800a5da:	4603      	mov	r3, r0
 800a5dc:	461a      	mov	r2, r3
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a5e2:	2300      	movs	r3, #0
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3718      	adds	r7, #24
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a5ec:	b590      	push	{r4, r7, lr}
 800a5ee:	b087      	sub	sp, #28
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	60f8      	str	r0, [r7, #12]
 800a5f4:	60b9      	str	r1, [r7, #8]
 800a5f6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	7f1b      	ldrb	r3, [r3, #28]
 800a600:	2b01      	cmp	r3, #1
 800a602:	d101      	bne.n	800a608 <HAL_RTC_SetDate+0x1c>
 800a604:	2302      	movs	r3, #2
 800a606:	e094      	b.n	800a732 <HAL_RTC_SetDate+0x146>
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2201      	movs	r2, #1
 800a60c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2202      	movs	r2, #2
 800a612:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d10e      	bne.n	800a638 <HAL_RTC_SetDate+0x4c>
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	785b      	ldrb	r3, [r3, #1]
 800a61e:	f003 0310 	and.w	r3, r3, #16
 800a622:	2b00      	cmp	r3, #0
 800a624:	d008      	beq.n	800a638 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	785b      	ldrb	r3, [r3, #1]
 800a62a:	f023 0310 	bic.w	r3, r3, #16
 800a62e:	b2db      	uxtb	r3, r3
 800a630:	330a      	adds	r3, #10
 800a632:	b2da      	uxtb	r2, r3
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d11c      	bne.n	800a678 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	78db      	ldrb	r3, [r3, #3]
 800a642:	4618      	mov	r0, r3
 800a644:	f000 f91c 	bl	800a880 <RTC_ByteToBcd2>
 800a648:	4603      	mov	r3, r0
 800a64a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	785b      	ldrb	r3, [r3, #1]
 800a650:	4618      	mov	r0, r3
 800a652:	f000 f915 	bl	800a880 <RTC_ByteToBcd2>
 800a656:	4603      	mov	r3, r0
 800a658:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a65a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	789b      	ldrb	r3, [r3, #2]
 800a660:	4618      	mov	r0, r3
 800a662:	f000 f90d 	bl	800a880 <RTC_ByteToBcd2>
 800a666:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a668:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	781b      	ldrb	r3, [r3, #0]
 800a670:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a672:	4313      	orrs	r3, r2
 800a674:	617b      	str	r3, [r7, #20]
 800a676:	e00e      	b.n	800a696 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	78db      	ldrb	r3, [r3, #3]
 800a67c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	785b      	ldrb	r3, [r3, #1]
 800a682:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a684:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a686:	68ba      	ldr	r2, [r7, #8]
 800a688:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a68a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	781b      	ldrb	r3, [r3, #0]
 800a690:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a692:	4313      	orrs	r3, r2
 800a694:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	22ca      	movs	r2, #202	; 0xca
 800a69c:	625a      	str	r2, [r3, #36]	; 0x24
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	2253      	movs	r2, #83	; 0x53
 800a6a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a6a6:	68f8      	ldr	r0, [r7, #12]
 800a6a8:	f000 f8be 	bl	800a828 <RTC_EnterInitMode>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d00b      	beq.n	800a6ca <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	22ff      	movs	r2, #255	; 0xff
 800a6b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2204      	movs	r2, #4
 800a6be:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e033      	b.n	800a732 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a6d4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a6d8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	68da      	ldr	r2, [r3, #12]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a6e8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	689b      	ldr	r3, [r3, #8]
 800a6f0:	f003 0320 	and.w	r3, r3, #32
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d111      	bne.n	800a71c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a6f8:	68f8      	ldr	r0, [r7, #12]
 800a6fa:	f000 f86d 	bl	800a7d8 <HAL_RTC_WaitForSynchro>
 800a6fe:	4603      	mov	r3, r0
 800a700:	2b00      	cmp	r3, #0
 800a702:	d00b      	beq.n	800a71c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	22ff      	movs	r2, #255	; 0xff
 800a70a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2204      	movs	r2, #4
 800a710:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	2200      	movs	r2, #0
 800a716:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a718:	2301      	movs	r3, #1
 800a71a:	e00a      	b.n	800a732 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	22ff      	movs	r2, #255	; 0xff
 800a722:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2201      	movs	r2, #1
 800a728:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	2200      	movs	r2, #0
 800a72e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800a730:	2300      	movs	r3, #0
  }
}
 800a732:	4618      	mov	r0, r3
 800a734:	371c      	adds	r7, #28
 800a736:	46bd      	mov	sp, r7
 800a738:	bd90      	pop	{r4, r7, pc}

0800a73a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a73a:	b580      	push	{r7, lr}
 800a73c:	b086      	sub	sp, #24
 800a73e:	af00      	add	r7, sp, #0
 800a740:	60f8      	str	r0, [r7, #12]
 800a742:	60b9      	str	r1, [r7, #8]
 800a744:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a746:	2300      	movs	r3, #0
 800a748:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a754:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a758:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	0c1b      	lsrs	r3, r3, #16
 800a75e:	b2da      	uxtb	r2, r3
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800a764:	697b      	ldr	r3, [r7, #20]
 800a766:	0a1b      	lsrs	r3, r3, #8
 800a768:	b2db      	uxtb	r3, r3
 800a76a:	f003 031f 	and.w	r3, r3, #31
 800a76e:	b2da      	uxtb	r2, r3
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	b2db      	uxtb	r3, r3
 800a778:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a77c:	b2da      	uxtb	r2, r3
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	0b5b      	lsrs	r3, r3, #13
 800a786:	b2db      	uxtb	r3, r3
 800a788:	f003 0307 	and.w	r3, r3, #7
 800a78c:	b2da      	uxtb	r2, r3
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d11a      	bne.n	800a7ce <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	78db      	ldrb	r3, [r3, #3]
 800a79c:	4618      	mov	r0, r3
 800a79e:	f000 f88d 	bl	800a8bc <RTC_Bcd2ToByte>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	785b      	ldrb	r3, [r3, #1]
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f000 f884 	bl	800a8bc <RTC_Bcd2ToByte>
 800a7b4:	4603      	mov	r3, r0
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	789b      	ldrb	r3, [r3, #2]
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f000 f87b 	bl	800a8bc <RTC_Bcd2ToByte>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800a7ce:	2300      	movs	r3, #0
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	3718      	adds	r7, #24
 800a7d4:	46bd      	mov	sp, r7
 800a7d6:	bd80      	pop	{r7, pc}

0800a7d8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	68da      	ldr	r2, [r3, #12]
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a7f2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a7f4:	f7fd fa60 	bl	8007cb8 <HAL_GetTick>
 800a7f8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a7fa:	e009      	b.n	800a810 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a7fc:	f7fd fa5c 	bl	8007cb8 <HAL_GetTick>
 800a800:	4602      	mov	r2, r0
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a80a:	d901      	bls.n	800a810 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a80c:	2303      	movs	r3, #3
 800a80e:	e007      	b.n	800a820 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	68db      	ldr	r3, [r3, #12]
 800a816:	f003 0320 	and.w	r3, r3, #32
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d0ee      	beq.n	800a7fc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	3710      	adds	r7, #16
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b084      	sub	sp, #16
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a830:	2300      	movs	r3, #0
 800a832:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	68db      	ldr	r3, [r3, #12]
 800a83a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d119      	bne.n	800a876 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f04f 32ff 	mov.w	r2, #4294967295
 800a84a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a84c:	f7fd fa34 	bl	8007cb8 <HAL_GetTick>
 800a850:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a852:	e009      	b.n	800a868 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800a854:	f7fd fa30 	bl	8007cb8 <HAL_GetTick>
 800a858:	4602      	mov	r2, r0
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	1ad3      	subs	r3, r2, r3
 800a85e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a862:	d901      	bls.n	800a868 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800a864:	2303      	movs	r3, #3
 800a866:	e007      	b.n	800a878 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a872:	2b00      	cmp	r3, #0
 800a874:	d0ee      	beq.n	800a854 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800a876:	2300      	movs	r3, #0
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3710      	adds	r7, #16
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a880:	b480      	push	{r7}
 800a882:	b085      	sub	sp, #20
 800a884:	af00      	add	r7, sp, #0
 800a886:	4603      	mov	r3, r0
 800a888:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a88a:	2300      	movs	r3, #0
 800a88c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800a88e:	e005      	b.n	800a89c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	3301      	adds	r3, #1
 800a894:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a896:	79fb      	ldrb	r3, [r7, #7]
 800a898:	3b0a      	subs	r3, #10
 800a89a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800a89c:	79fb      	ldrb	r3, [r7, #7]
 800a89e:	2b09      	cmp	r3, #9
 800a8a0:	d8f6      	bhi.n	800a890 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	b2db      	uxtb	r3, r3
 800a8a6:	011b      	lsls	r3, r3, #4
 800a8a8:	b2da      	uxtb	r2, r3
 800a8aa:	79fb      	ldrb	r3, [r7, #7]
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	b2db      	uxtb	r3, r3
}
 800a8b0:	4618      	mov	r0, r3
 800a8b2:	3714      	adds	r7, #20
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800a8ca:	79fb      	ldrb	r3, [r7, #7]
 800a8cc:	091b      	lsrs	r3, r3, #4
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	4613      	mov	r3, r2
 800a8d4:	009b      	lsls	r3, r3, #2
 800a8d6:	4413      	add	r3, r2
 800a8d8:	005b      	lsls	r3, r3, #1
 800a8da:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a8dc:	79fb      	ldrb	r3, [r7, #7]
 800a8de:	f003 030f 	and.w	r3, r3, #15
 800a8e2:	b2da      	uxtb	r2, r3
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	4413      	add	r3, r2
 800a8ea:	b2db      	uxtb	r3, r3
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3714      	adds	r7, #20
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b082      	sub	sp, #8
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2b00      	cmp	r3, #0
 800a904:	d101      	bne.n	800a90a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a906:	2301      	movs	r3, #1
 800a908:	e03f      	b.n	800a98a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a910:	b2db      	uxtb	r3, r3
 800a912:	2b00      	cmp	r3, #0
 800a914:	d106      	bne.n	800a924 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f7f7 f8e6 	bl	8001af0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2224      	movs	r2, #36	; 0x24
 800a928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	68da      	ldr	r2, [r3, #12]
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a93a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 f929 	bl	800ab94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	691a      	ldr	r2, [r3, #16]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a950:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	695a      	ldr	r2, [r3, #20]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a960:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	68da      	ldr	r2, [r3, #12]
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a970:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2200      	movs	r2, #0
 800a976:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2220      	movs	r2, #32
 800a97c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2220      	movs	r2, #32
 800a984:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b08a      	sub	sp, #40	; 0x28
 800a996:	af02      	add	r7, sp, #8
 800a998:	60f8      	str	r0, [r7, #12]
 800a99a:	60b9      	str	r1, [r7, #8]
 800a99c:	603b      	str	r3, [r7, #0]
 800a99e:	4613      	mov	r3, r2
 800a9a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a9ac:	b2db      	uxtb	r3, r3
 800a9ae:	2b20      	cmp	r3, #32
 800a9b0:	d17c      	bne.n	800aaac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d002      	beq.n	800a9be <HAL_UART_Transmit+0x2c>
 800a9b8:	88fb      	ldrh	r3, [r7, #6]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d101      	bne.n	800a9c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e075      	b.n	800aaae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9c8:	2b01      	cmp	r3, #1
 800a9ca:	d101      	bne.n	800a9d0 <HAL_UART_Transmit+0x3e>
 800a9cc:	2302      	movs	r3, #2
 800a9ce:	e06e      	b.n	800aaae <HAL_UART_Transmit+0x11c>
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	2221      	movs	r2, #33	; 0x21
 800a9e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a9e6:	f7fd f967 	bl	8007cb8 <HAL_GetTick>
 800a9ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	88fa      	ldrh	r2, [r7, #6]
 800a9f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	88fa      	ldrh	r2, [r7, #6]
 800a9f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	689b      	ldr	r3, [r3, #8]
 800a9fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa00:	d108      	bne.n	800aa14 <HAL_UART_Transmit+0x82>
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	691b      	ldr	r3, [r3, #16]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d104      	bne.n	800aa14 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	61bb      	str	r3, [r7, #24]
 800aa12:	e003      	b.n	800aa1c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800aa24:	e02a      	b.n	800aa7c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	9300      	str	r3, [sp, #0]
 800aa2a:	697b      	ldr	r3, [r7, #20]
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	2180      	movs	r1, #128	; 0x80
 800aa30:	68f8      	ldr	r0, [r7, #12]
 800aa32:	f000 f840 	bl	800aab6 <UART_WaitOnFlagUntilTimeout>
 800aa36:	4603      	mov	r3, r0
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d001      	beq.n	800aa40 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800aa3c:	2303      	movs	r3, #3
 800aa3e:	e036      	b.n	800aaae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800aa40:	69fb      	ldr	r3, [r7, #28]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10b      	bne.n	800aa5e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aa46:	69bb      	ldr	r3, [r7, #24]
 800aa48:	881b      	ldrh	r3, [r3, #0]
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800aa56:	69bb      	ldr	r3, [r7, #24]
 800aa58:	3302      	adds	r3, #2
 800aa5a:	61bb      	str	r3, [r7, #24]
 800aa5c:	e007      	b.n	800aa6e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	781a      	ldrb	r2, [r3, #0]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	3b01      	subs	r3, #1
 800aa76:	b29a      	uxth	r2, r3
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aa80:	b29b      	uxth	r3, r3
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d1cf      	bne.n	800aa26 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	9300      	str	r3, [sp, #0]
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	2140      	movs	r1, #64	; 0x40
 800aa90:	68f8      	ldr	r0, [r7, #12]
 800aa92:	f000 f810 	bl	800aab6 <UART_WaitOnFlagUntilTimeout>
 800aa96:	4603      	mov	r3, r0
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d001      	beq.n	800aaa0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800aa9c:	2303      	movs	r3, #3
 800aa9e:	e006      	b.n	800aaae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2220      	movs	r2, #32
 800aaa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	e000      	b.n	800aaae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800aaac:	2302      	movs	r3, #2
  }
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3720      	adds	r7, #32
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}

0800aab6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800aab6:	b580      	push	{r7, lr}
 800aab8:	b090      	sub	sp, #64	; 0x40
 800aaba:	af00      	add	r7, sp, #0
 800aabc:	60f8      	str	r0, [r7, #12]
 800aabe:	60b9      	str	r1, [r7, #8]
 800aac0:	603b      	str	r3, [r7, #0]
 800aac2:	4613      	mov	r3, r2
 800aac4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aac6:	e050      	b.n	800ab6a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aac8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aaca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aace:	d04c      	beq.n	800ab6a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800aad0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d007      	beq.n	800aae6 <UART_WaitOnFlagUntilTimeout+0x30>
 800aad6:	f7fd f8ef 	bl	8007cb8 <HAL_GetTick>
 800aada:	4602      	mov	r2, r0
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	1ad3      	subs	r3, r2, r3
 800aae0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aae2:	429a      	cmp	r2, r3
 800aae4:	d241      	bcs.n	800ab6a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	330c      	adds	r3, #12
 800aaec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaf0:	e853 3f00 	ldrex	r3, [r3]
 800aaf4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aaf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaf8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aafc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	330c      	adds	r3, #12
 800ab04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ab06:	637a      	str	r2, [r7, #52]	; 0x34
 800ab08:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ab0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab0e:	e841 2300 	strex	r3, r2, [r1]
 800ab12:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ab14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d1e5      	bne.n	800aae6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	3314      	adds	r3, #20
 800ab20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	e853 3f00 	ldrex	r3, [r3]
 800ab28:	613b      	str	r3, [r7, #16]
   return(result);
 800ab2a:	693b      	ldr	r3, [r7, #16]
 800ab2c:	f023 0301 	bic.w	r3, r3, #1
 800ab30:	63bb      	str	r3, [r7, #56]	; 0x38
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	3314      	adds	r3, #20
 800ab38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab3a:	623a      	str	r2, [r7, #32]
 800ab3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab3e:	69f9      	ldr	r1, [r7, #28]
 800ab40:	6a3a      	ldr	r2, [r7, #32]
 800ab42:	e841 2300 	strex	r3, r2, [r1]
 800ab46:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d1e5      	bne.n	800ab1a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2220      	movs	r2, #32
 800ab52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	2220      	movs	r2, #32
 800ab5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2200      	movs	r2, #0
 800ab62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800ab66:	2303      	movs	r3, #3
 800ab68:	e00f      	b.n	800ab8a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	4013      	ands	r3, r2
 800ab74:	68ba      	ldr	r2, [r7, #8]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	bf0c      	ite	eq
 800ab7a:	2301      	moveq	r3, #1
 800ab7c:	2300      	movne	r3, #0
 800ab7e:	b2db      	uxtb	r3, r3
 800ab80:	461a      	mov	r2, r3
 800ab82:	79fb      	ldrb	r3, [r7, #7]
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d09f      	beq.n	800aac8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ab88:	2300      	movs	r3, #0
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3740      	adds	r7, #64	; 0x40
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}
	...

0800ab94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ab94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab98:	b09f      	sub	sp, #124	; 0x7c
 800ab9a:	af00      	add	r7, sp, #0
 800ab9c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	691b      	ldr	r3, [r3, #16]
 800aba4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800aba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abaa:	68d9      	ldr	r1, [r3, #12]
 800abac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abae:	681a      	ldr	r2, [r3, #0]
 800abb0:	ea40 0301 	orr.w	r3, r0, r1
 800abb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800abb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abb8:	689a      	ldr	r2, [r3, #8]
 800abba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abbc:	691b      	ldr	r3, [r3, #16]
 800abbe:	431a      	orrs	r2, r3
 800abc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abc2:	695b      	ldr	r3, [r3, #20]
 800abc4:	431a      	orrs	r2, r3
 800abc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abc8:	69db      	ldr	r3, [r3, #28]
 800abca:	4313      	orrs	r3, r2
 800abcc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800abce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	68db      	ldr	r3, [r3, #12]
 800abd4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800abd8:	f021 010c 	bic.w	r1, r1, #12
 800abdc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800abe2:	430b      	orrs	r3, r1
 800abe4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800abe6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	695b      	ldr	r3, [r3, #20]
 800abec:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800abf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abf2:	6999      	ldr	r1, [r3, #24]
 800abf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abf6:	681a      	ldr	r2, [r3, #0]
 800abf8:	ea40 0301 	orr.w	r3, r0, r1
 800abfc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800abfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	4bc5      	ldr	r3, [pc, #788]	; (800af18 <UART_SetConfig+0x384>)
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d004      	beq.n	800ac12 <UART_SetConfig+0x7e>
 800ac08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	4bc3      	ldr	r3, [pc, #780]	; (800af1c <UART_SetConfig+0x388>)
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d103      	bne.n	800ac1a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ac12:	f7fe fbb1 	bl	8009378 <HAL_RCC_GetPCLK2Freq>
 800ac16:	6778      	str	r0, [r7, #116]	; 0x74
 800ac18:	e002      	b.n	800ac20 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ac1a:	f7fe fb99 	bl	8009350 <HAL_RCC_GetPCLK1Freq>
 800ac1e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ac20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac22:	69db      	ldr	r3, [r3, #28]
 800ac24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ac28:	f040 80b6 	bne.w	800ad98 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ac2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac2e:	461c      	mov	r4, r3
 800ac30:	f04f 0500 	mov.w	r5, #0
 800ac34:	4622      	mov	r2, r4
 800ac36:	462b      	mov	r3, r5
 800ac38:	1891      	adds	r1, r2, r2
 800ac3a:	6439      	str	r1, [r7, #64]	; 0x40
 800ac3c:	415b      	adcs	r3, r3
 800ac3e:	647b      	str	r3, [r7, #68]	; 0x44
 800ac40:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ac44:	1912      	adds	r2, r2, r4
 800ac46:	eb45 0303 	adc.w	r3, r5, r3
 800ac4a:	f04f 0000 	mov.w	r0, #0
 800ac4e:	f04f 0100 	mov.w	r1, #0
 800ac52:	00d9      	lsls	r1, r3, #3
 800ac54:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ac58:	00d0      	lsls	r0, r2, #3
 800ac5a:	4602      	mov	r2, r0
 800ac5c:	460b      	mov	r3, r1
 800ac5e:	1911      	adds	r1, r2, r4
 800ac60:	6639      	str	r1, [r7, #96]	; 0x60
 800ac62:	416b      	adcs	r3, r5
 800ac64:	667b      	str	r3, [r7, #100]	; 0x64
 800ac66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	461a      	mov	r2, r3
 800ac6c:	f04f 0300 	mov.w	r3, #0
 800ac70:	1891      	adds	r1, r2, r2
 800ac72:	63b9      	str	r1, [r7, #56]	; 0x38
 800ac74:	415b      	adcs	r3, r3
 800ac76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ac78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ac7c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800ac80:	f7f6 f802 	bl	8000c88 <__aeabi_uldivmod>
 800ac84:	4602      	mov	r2, r0
 800ac86:	460b      	mov	r3, r1
 800ac88:	4ba5      	ldr	r3, [pc, #660]	; (800af20 <UART_SetConfig+0x38c>)
 800ac8a:	fba3 2302 	umull	r2, r3, r3, r2
 800ac8e:	095b      	lsrs	r3, r3, #5
 800ac90:	011e      	lsls	r6, r3, #4
 800ac92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac94:	461c      	mov	r4, r3
 800ac96:	f04f 0500 	mov.w	r5, #0
 800ac9a:	4622      	mov	r2, r4
 800ac9c:	462b      	mov	r3, r5
 800ac9e:	1891      	adds	r1, r2, r2
 800aca0:	6339      	str	r1, [r7, #48]	; 0x30
 800aca2:	415b      	adcs	r3, r3
 800aca4:	637b      	str	r3, [r7, #52]	; 0x34
 800aca6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800acaa:	1912      	adds	r2, r2, r4
 800acac:	eb45 0303 	adc.w	r3, r5, r3
 800acb0:	f04f 0000 	mov.w	r0, #0
 800acb4:	f04f 0100 	mov.w	r1, #0
 800acb8:	00d9      	lsls	r1, r3, #3
 800acba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800acbe:	00d0      	lsls	r0, r2, #3
 800acc0:	4602      	mov	r2, r0
 800acc2:	460b      	mov	r3, r1
 800acc4:	1911      	adds	r1, r2, r4
 800acc6:	65b9      	str	r1, [r7, #88]	; 0x58
 800acc8:	416b      	adcs	r3, r5
 800acca:	65fb      	str	r3, [r7, #92]	; 0x5c
 800accc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	461a      	mov	r2, r3
 800acd2:	f04f 0300 	mov.w	r3, #0
 800acd6:	1891      	adds	r1, r2, r2
 800acd8:	62b9      	str	r1, [r7, #40]	; 0x28
 800acda:	415b      	adcs	r3, r3
 800acdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800acde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ace2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800ace6:	f7f5 ffcf 	bl	8000c88 <__aeabi_uldivmod>
 800acea:	4602      	mov	r2, r0
 800acec:	460b      	mov	r3, r1
 800acee:	4b8c      	ldr	r3, [pc, #560]	; (800af20 <UART_SetConfig+0x38c>)
 800acf0:	fba3 1302 	umull	r1, r3, r3, r2
 800acf4:	095b      	lsrs	r3, r3, #5
 800acf6:	2164      	movs	r1, #100	; 0x64
 800acf8:	fb01 f303 	mul.w	r3, r1, r3
 800acfc:	1ad3      	subs	r3, r2, r3
 800acfe:	00db      	lsls	r3, r3, #3
 800ad00:	3332      	adds	r3, #50	; 0x32
 800ad02:	4a87      	ldr	r2, [pc, #540]	; (800af20 <UART_SetConfig+0x38c>)
 800ad04:	fba2 2303 	umull	r2, r3, r2, r3
 800ad08:	095b      	lsrs	r3, r3, #5
 800ad0a:	005b      	lsls	r3, r3, #1
 800ad0c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ad10:	441e      	add	r6, r3
 800ad12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ad14:	4618      	mov	r0, r3
 800ad16:	f04f 0100 	mov.w	r1, #0
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	1894      	adds	r4, r2, r2
 800ad20:	623c      	str	r4, [r7, #32]
 800ad22:	415b      	adcs	r3, r3
 800ad24:	627b      	str	r3, [r7, #36]	; 0x24
 800ad26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ad2a:	1812      	adds	r2, r2, r0
 800ad2c:	eb41 0303 	adc.w	r3, r1, r3
 800ad30:	f04f 0400 	mov.w	r4, #0
 800ad34:	f04f 0500 	mov.w	r5, #0
 800ad38:	00dd      	lsls	r5, r3, #3
 800ad3a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ad3e:	00d4      	lsls	r4, r2, #3
 800ad40:	4622      	mov	r2, r4
 800ad42:	462b      	mov	r3, r5
 800ad44:	1814      	adds	r4, r2, r0
 800ad46:	653c      	str	r4, [r7, #80]	; 0x50
 800ad48:	414b      	adcs	r3, r1
 800ad4a:	657b      	str	r3, [r7, #84]	; 0x54
 800ad4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad4e:	685b      	ldr	r3, [r3, #4]
 800ad50:	461a      	mov	r2, r3
 800ad52:	f04f 0300 	mov.w	r3, #0
 800ad56:	1891      	adds	r1, r2, r2
 800ad58:	61b9      	str	r1, [r7, #24]
 800ad5a:	415b      	adcs	r3, r3
 800ad5c:	61fb      	str	r3, [r7, #28]
 800ad5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ad62:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800ad66:	f7f5 ff8f 	bl	8000c88 <__aeabi_uldivmod>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	460b      	mov	r3, r1
 800ad6e:	4b6c      	ldr	r3, [pc, #432]	; (800af20 <UART_SetConfig+0x38c>)
 800ad70:	fba3 1302 	umull	r1, r3, r3, r2
 800ad74:	095b      	lsrs	r3, r3, #5
 800ad76:	2164      	movs	r1, #100	; 0x64
 800ad78:	fb01 f303 	mul.w	r3, r1, r3
 800ad7c:	1ad3      	subs	r3, r2, r3
 800ad7e:	00db      	lsls	r3, r3, #3
 800ad80:	3332      	adds	r3, #50	; 0x32
 800ad82:	4a67      	ldr	r2, [pc, #412]	; (800af20 <UART_SetConfig+0x38c>)
 800ad84:	fba2 2303 	umull	r2, r3, r2, r3
 800ad88:	095b      	lsrs	r3, r3, #5
 800ad8a:	f003 0207 	and.w	r2, r3, #7
 800ad8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	4432      	add	r2, r6
 800ad94:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ad96:	e0b9      	b.n	800af0c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ad98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ad9a:	461c      	mov	r4, r3
 800ad9c:	f04f 0500 	mov.w	r5, #0
 800ada0:	4622      	mov	r2, r4
 800ada2:	462b      	mov	r3, r5
 800ada4:	1891      	adds	r1, r2, r2
 800ada6:	6139      	str	r1, [r7, #16]
 800ada8:	415b      	adcs	r3, r3
 800adaa:	617b      	str	r3, [r7, #20]
 800adac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800adb0:	1912      	adds	r2, r2, r4
 800adb2:	eb45 0303 	adc.w	r3, r5, r3
 800adb6:	f04f 0000 	mov.w	r0, #0
 800adba:	f04f 0100 	mov.w	r1, #0
 800adbe:	00d9      	lsls	r1, r3, #3
 800adc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800adc4:	00d0      	lsls	r0, r2, #3
 800adc6:	4602      	mov	r2, r0
 800adc8:	460b      	mov	r3, r1
 800adca:	eb12 0804 	adds.w	r8, r2, r4
 800adce:	eb43 0905 	adc.w	r9, r3, r5
 800add2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800add4:	685b      	ldr	r3, [r3, #4]
 800add6:	4618      	mov	r0, r3
 800add8:	f04f 0100 	mov.w	r1, #0
 800addc:	f04f 0200 	mov.w	r2, #0
 800ade0:	f04f 0300 	mov.w	r3, #0
 800ade4:	008b      	lsls	r3, r1, #2
 800ade6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800adea:	0082      	lsls	r2, r0, #2
 800adec:	4640      	mov	r0, r8
 800adee:	4649      	mov	r1, r9
 800adf0:	f7f5 ff4a 	bl	8000c88 <__aeabi_uldivmod>
 800adf4:	4602      	mov	r2, r0
 800adf6:	460b      	mov	r3, r1
 800adf8:	4b49      	ldr	r3, [pc, #292]	; (800af20 <UART_SetConfig+0x38c>)
 800adfa:	fba3 2302 	umull	r2, r3, r3, r2
 800adfe:	095b      	lsrs	r3, r3, #5
 800ae00:	011e      	lsls	r6, r3, #4
 800ae02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ae04:	4618      	mov	r0, r3
 800ae06:	f04f 0100 	mov.w	r1, #0
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	1894      	adds	r4, r2, r2
 800ae10:	60bc      	str	r4, [r7, #8]
 800ae12:	415b      	adcs	r3, r3
 800ae14:	60fb      	str	r3, [r7, #12]
 800ae16:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ae1a:	1812      	adds	r2, r2, r0
 800ae1c:	eb41 0303 	adc.w	r3, r1, r3
 800ae20:	f04f 0400 	mov.w	r4, #0
 800ae24:	f04f 0500 	mov.w	r5, #0
 800ae28:	00dd      	lsls	r5, r3, #3
 800ae2a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ae2e:	00d4      	lsls	r4, r2, #3
 800ae30:	4622      	mov	r2, r4
 800ae32:	462b      	mov	r3, r5
 800ae34:	1814      	adds	r4, r2, r0
 800ae36:	64bc      	str	r4, [r7, #72]	; 0x48
 800ae38:	414b      	adcs	r3, r1
 800ae3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae3e:	685b      	ldr	r3, [r3, #4]
 800ae40:	4618      	mov	r0, r3
 800ae42:	f04f 0100 	mov.w	r1, #0
 800ae46:	f04f 0200 	mov.w	r2, #0
 800ae4a:	f04f 0300 	mov.w	r3, #0
 800ae4e:	008b      	lsls	r3, r1, #2
 800ae50:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ae54:	0082      	lsls	r2, r0, #2
 800ae56:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ae5a:	f7f5 ff15 	bl	8000c88 <__aeabi_uldivmod>
 800ae5e:	4602      	mov	r2, r0
 800ae60:	460b      	mov	r3, r1
 800ae62:	4b2f      	ldr	r3, [pc, #188]	; (800af20 <UART_SetConfig+0x38c>)
 800ae64:	fba3 1302 	umull	r1, r3, r3, r2
 800ae68:	095b      	lsrs	r3, r3, #5
 800ae6a:	2164      	movs	r1, #100	; 0x64
 800ae6c:	fb01 f303 	mul.w	r3, r1, r3
 800ae70:	1ad3      	subs	r3, r2, r3
 800ae72:	011b      	lsls	r3, r3, #4
 800ae74:	3332      	adds	r3, #50	; 0x32
 800ae76:	4a2a      	ldr	r2, [pc, #168]	; (800af20 <UART_SetConfig+0x38c>)
 800ae78:	fba2 2303 	umull	r2, r3, r2, r3
 800ae7c:	095b      	lsrs	r3, r3, #5
 800ae7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ae82:	441e      	add	r6, r3
 800ae84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ae86:	4618      	mov	r0, r3
 800ae88:	f04f 0100 	mov.w	r1, #0
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	1894      	adds	r4, r2, r2
 800ae92:	603c      	str	r4, [r7, #0]
 800ae94:	415b      	adcs	r3, r3
 800ae96:	607b      	str	r3, [r7, #4]
 800ae98:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae9c:	1812      	adds	r2, r2, r0
 800ae9e:	eb41 0303 	adc.w	r3, r1, r3
 800aea2:	f04f 0400 	mov.w	r4, #0
 800aea6:	f04f 0500 	mov.w	r5, #0
 800aeaa:	00dd      	lsls	r5, r3, #3
 800aeac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800aeb0:	00d4      	lsls	r4, r2, #3
 800aeb2:	4622      	mov	r2, r4
 800aeb4:	462b      	mov	r3, r5
 800aeb6:	eb12 0a00 	adds.w	sl, r2, r0
 800aeba:	eb43 0b01 	adc.w	fp, r3, r1
 800aebe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	4618      	mov	r0, r3
 800aec4:	f04f 0100 	mov.w	r1, #0
 800aec8:	f04f 0200 	mov.w	r2, #0
 800aecc:	f04f 0300 	mov.w	r3, #0
 800aed0:	008b      	lsls	r3, r1, #2
 800aed2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800aed6:	0082      	lsls	r2, r0, #2
 800aed8:	4650      	mov	r0, sl
 800aeda:	4659      	mov	r1, fp
 800aedc:	f7f5 fed4 	bl	8000c88 <__aeabi_uldivmod>
 800aee0:	4602      	mov	r2, r0
 800aee2:	460b      	mov	r3, r1
 800aee4:	4b0e      	ldr	r3, [pc, #56]	; (800af20 <UART_SetConfig+0x38c>)
 800aee6:	fba3 1302 	umull	r1, r3, r3, r2
 800aeea:	095b      	lsrs	r3, r3, #5
 800aeec:	2164      	movs	r1, #100	; 0x64
 800aeee:	fb01 f303 	mul.w	r3, r1, r3
 800aef2:	1ad3      	subs	r3, r2, r3
 800aef4:	011b      	lsls	r3, r3, #4
 800aef6:	3332      	adds	r3, #50	; 0x32
 800aef8:	4a09      	ldr	r2, [pc, #36]	; (800af20 <UART_SetConfig+0x38c>)
 800aefa:	fba2 2303 	umull	r2, r3, r2, r3
 800aefe:	095b      	lsrs	r3, r3, #5
 800af00:	f003 020f 	and.w	r2, r3, #15
 800af04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	4432      	add	r2, r6
 800af0a:	609a      	str	r2, [r3, #8]
}
 800af0c:	bf00      	nop
 800af0e:	377c      	adds	r7, #124	; 0x7c
 800af10:	46bd      	mov	sp, r7
 800af12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af16:	bf00      	nop
 800af18:	40011000 	.word	0x40011000
 800af1c:	40011400 	.word	0x40011400
 800af20:	51eb851f 	.word	0x51eb851f

0800af24 <__errno>:
 800af24:	4b01      	ldr	r3, [pc, #4]	; (800af2c <__errno+0x8>)
 800af26:	6818      	ldr	r0, [r3, #0]
 800af28:	4770      	bx	lr
 800af2a:	bf00      	nop
 800af2c:	200002cc 	.word	0x200002cc

0800af30 <__sflush_r>:
 800af30:	898a      	ldrh	r2, [r1, #12]
 800af32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af36:	4605      	mov	r5, r0
 800af38:	0710      	lsls	r0, r2, #28
 800af3a:	460c      	mov	r4, r1
 800af3c:	d458      	bmi.n	800aff0 <__sflush_r+0xc0>
 800af3e:	684b      	ldr	r3, [r1, #4]
 800af40:	2b00      	cmp	r3, #0
 800af42:	dc05      	bgt.n	800af50 <__sflush_r+0x20>
 800af44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800af46:	2b00      	cmp	r3, #0
 800af48:	dc02      	bgt.n	800af50 <__sflush_r+0x20>
 800af4a:	2000      	movs	r0, #0
 800af4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af52:	2e00      	cmp	r6, #0
 800af54:	d0f9      	beq.n	800af4a <__sflush_r+0x1a>
 800af56:	2300      	movs	r3, #0
 800af58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af5c:	682f      	ldr	r7, [r5, #0]
 800af5e:	602b      	str	r3, [r5, #0]
 800af60:	d032      	beq.n	800afc8 <__sflush_r+0x98>
 800af62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af64:	89a3      	ldrh	r3, [r4, #12]
 800af66:	075a      	lsls	r2, r3, #29
 800af68:	d505      	bpl.n	800af76 <__sflush_r+0x46>
 800af6a:	6863      	ldr	r3, [r4, #4]
 800af6c:	1ac0      	subs	r0, r0, r3
 800af6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af70:	b10b      	cbz	r3, 800af76 <__sflush_r+0x46>
 800af72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af74:	1ac0      	subs	r0, r0, r3
 800af76:	2300      	movs	r3, #0
 800af78:	4602      	mov	r2, r0
 800af7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af7c:	6a21      	ldr	r1, [r4, #32]
 800af7e:	4628      	mov	r0, r5
 800af80:	47b0      	blx	r6
 800af82:	1c43      	adds	r3, r0, #1
 800af84:	89a3      	ldrh	r3, [r4, #12]
 800af86:	d106      	bne.n	800af96 <__sflush_r+0x66>
 800af88:	6829      	ldr	r1, [r5, #0]
 800af8a:	291d      	cmp	r1, #29
 800af8c:	d82c      	bhi.n	800afe8 <__sflush_r+0xb8>
 800af8e:	4a2a      	ldr	r2, [pc, #168]	; (800b038 <__sflush_r+0x108>)
 800af90:	40ca      	lsrs	r2, r1
 800af92:	07d6      	lsls	r6, r2, #31
 800af94:	d528      	bpl.n	800afe8 <__sflush_r+0xb8>
 800af96:	2200      	movs	r2, #0
 800af98:	6062      	str	r2, [r4, #4]
 800af9a:	04d9      	lsls	r1, r3, #19
 800af9c:	6922      	ldr	r2, [r4, #16]
 800af9e:	6022      	str	r2, [r4, #0]
 800afa0:	d504      	bpl.n	800afac <__sflush_r+0x7c>
 800afa2:	1c42      	adds	r2, r0, #1
 800afa4:	d101      	bne.n	800afaa <__sflush_r+0x7a>
 800afa6:	682b      	ldr	r3, [r5, #0]
 800afa8:	b903      	cbnz	r3, 800afac <__sflush_r+0x7c>
 800afaa:	6560      	str	r0, [r4, #84]	; 0x54
 800afac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800afae:	602f      	str	r7, [r5, #0]
 800afb0:	2900      	cmp	r1, #0
 800afb2:	d0ca      	beq.n	800af4a <__sflush_r+0x1a>
 800afb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800afb8:	4299      	cmp	r1, r3
 800afba:	d002      	beq.n	800afc2 <__sflush_r+0x92>
 800afbc:	4628      	mov	r0, r5
 800afbe:	f000 fa2b 	bl	800b418 <_free_r>
 800afc2:	2000      	movs	r0, #0
 800afc4:	6360      	str	r0, [r4, #52]	; 0x34
 800afc6:	e7c1      	b.n	800af4c <__sflush_r+0x1c>
 800afc8:	6a21      	ldr	r1, [r4, #32]
 800afca:	2301      	movs	r3, #1
 800afcc:	4628      	mov	r0, r5
 800afce:	47b0      	blx	r6
 800afd0:	1c41      	adds	r1, r0, #1
 800afd2:	d1c7      	bne.n	800af64 <__sflush_r+0x34>
 800afd4:	682b      	ldr	r3, [r5, #0]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d0c4      	beq.n	800af64 <__sflush_r+0x34>
 800afda:	2b1d      	cmp	r3, #29
 800afdc:	d001      	beq.n	800afe2 <__sflush_r+0xb2>
 800afde:	2b16      	cmp	r3, #22
 800afe0:	d101      	bne.n	800afe6 <__sflush_r+0xb6>
 800afe2:	602f      	str	r7, [r5, #0]
 800afe4:	e7b1      	b.n	800af4a <__sflush_r+0x1a>
 800afe6:	89a3      	ldrh	r3, [r4, #12]
 800afe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afec:	81a3      	strh	r3, [r4, #12]
 800afee:	e7ad      	b.n	800af4c <__sflush_r+0x1c>
 800aff0:	690f      	ldr	r7, [r1, #16]
 800aff2:	2f00      	cmp	r7, #0
 800aff4:	d0a9      	beq.n	800af4a <__sflush_r+0x1a>
 800aff6:	0793      	lsls	r3, r2, #30
 800aff8:	680e      	ldr	r6, [r1, #0]
 800affa:	bf08      	it	eq
 800affc:	694b      	ldreq	r3, [r1, #20]
 800affe:	600f      	str	r7, [r1, #0]
 800b000:	bf18      	it	ne
 800b002:	2300      	movne	r3, #0
 800b004:	eba6 0807 	sub.w	r8, r6, r7
 800b008:	608b      	str	r3, [r1, #8]
 800b00a:	f1b8 0f00 	cmp.w	r8, #0
 800b00e:	dd9c      	ble.n	800af4a <__sflush_r+0x1a>
 800b010:	6a21      	ldr	r1, [r4, #32]
 800b012:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b014:	4643      	mov	r3, r8
 800b016:	463a      	mov	r2, r7
 800b018:	4628      	mov	r0, r5
 800b01a:	47b0      	blx	r6
 800b01c:	2800      	cmp	r0, #0
 800b01e:	dc06      	bgt.n	800b02e <__sflush_r+0xfe>
 800b020:	89a3      	ldrh	r3, [r4, #12]
 800b022:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b026:	81a3      	strh	r3, [r4, #12]
 800b028:	f04f 30ff 	mov.w	r0, #4294967295
 800b02c:	e78e      	b.n	800af4c <__sflush_r+0x1c>
 800b02e:	4407      	add	r7, r0
 800b030:	eba8 0800 	sub.w	r8, r8, r0
 800b034:	e7e9      	b.n	800b00a <__sflush_r+0xda>
 800b036:	bf00      	nop
 800b038:	20400001 	.word	0x20400001

0800b03c <_fflush_r>:
 800b03c:	b538      	push	{r3, r4, r5, lr}
 800b03e:	690b      	ldr	r3, [r1, #16]
 800b040:	4605      	mov	r5, r0
 800b042:	460c      	mov	r4, r1
 800b044:	b913      	cbnz	r3, 800b04c <_fflush_r+0x10>
 800b046:	2500      	movs	r5, #0
 800b048:	4628      	mov	r0, r5
 800b04a:	bd38      	pop	{r3, r4, r5, pc}
 800b04c:	b118      	cbz	r0, 800b056 <_fflush_r+0x1a>
 800b04e:	6983      	ldr	r3, [r0, #24]
 800b050:	b90b      	cbnz	r3, 800b056 <_fflush_r+0x1a>
 800b052:	f000 f887 	bl	800b164 <__sinit>
 800b056:	4b14      	ldr	r3, [pc, #80]	; (800b0a8 <_fflush_r+0x6c>)
 800b058:	429c      	cmp	r4, r3
 800b05a:	d11b      	bne.n	800b094 <_fflush_r+0x58>
 800b05c:	686c      	ldr	r4, [r5, #4]
 800b05e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d0ef      	beq.n	800b046 <_fflush_r+0xa>
 800b066:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b068:	07d0      	lsls	r0, r2, #31
 800b06a:	d404      	bmi.n	800b076 <_fflush_r+0x3a>
 800b06c:	0599      	lsls	r1, r3, #22
 800b06e:	d402      	bmi.n	800b076 <_fflush_r+0x3a>
 800b070:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b072:	f000 f94c 	bl	800b30e <__retarget_lock_acquire_recursive>
 800b076:	4628      	mov	r0, r5
 800b078:	4621      	mov	r1, r4
 800b07a:	f7ff ff59 	bl	800af30 <__sflush_r>
 800b07e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b080:	07da      	lsls	r2, r3, #31
 800b082:	4605      	mov	r5, r0
 800b084:	d4e0      	bmi.n	800b048 <_fflush_r+0xc>
 800b086:	89a3      	ldrh	r3, [r4, #12]
 800b088:	059b      	lsls	r3, r3, #22
 800b08a:	d4dd      	bmi.n	800b048 <_fflush_r+0xc>
 800b08c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b08e:	f000 f93f 	bl	800b310 <__retarget_lock_release_recursive>
 800b092:	e7d9      	b.n	800b048 <_fflush_r+0xc>
 800b094:	4b05      	ldr	r3, [pc, #20]	; (800b0ac <_fflush_r+0x70>)
 800b096:	429c      	cmp	r4, r3
 800b098:	d101      	bne.n	800b09e <_fflush_r+0x62>
 800b09a:	68ac      	ldr	r4, [r5, #8]
 800b09c:	e7df      	b.n	800b05e <_fflush_r+0x22>
 800b09e:	4b04      	ldr	r3, [pc, #16]	; (800b0b0 <_fflush_r+0x74>)
 800b0a0:	429c      	cmp	r4, r3
 800b0a2:	bf08      	it	eq
 800b0a4:	68ec      	ldreq	r4, [r5, #12]
 800b0a6:	e7da      	b.n	800b05e <_fflush_r+0x22>
 800b0a8:	0800dbdc 	.word	0x0800dbdc
 800b0ac:	0800dbfc 	.word	0x0800dbfc
 800b0b0:	0800dbbc 	.word	0x0800dbbc

0800b0b4 <std>:
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	b510      	push	{r4, lr}
 800b0b8:	4604      	mov	r4, r0
 800b0ba:	e9c0 3300 	strd	r3, r3, [r0]
 800b0be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b0c2:	6083      	str	r3, [r0, #8]
 800b0c4:	8181      	strh	r1, [r0, #12]
 800b0c6:	6643      	str	r3, [r0, #100]	; 0x64
 800b0c8:	81c2      	strh	r2, [r0, #14]
 800b0ca:	6183      	str	r3, [r0, #24]
 800b0cc:	4619      	mov	r1, r3
 800b0ce:	2208      	movs	r2, #8
 800b0d0:	305c      	adds	r0, #92	; 0x5c
 800b0d2:	f000 f999 	bl	800b408 <memset>
 800b0d6:	4b05      	ldr	r3, [pc, #20]	; (800b0ec <std+0x38>)
 800b0d8:	6263      	str	r3, [r4, #36]	; 0x24
 800b0da:	4b05      	ldr	r3, [pc, #20]	; (800b0f0 <std+0x3c>)
 800b0dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b0de:	4b05      	ldr	r3, [pc, #20]	; (800b0f4 <std+0x40>)
 800b0e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b0e2:	4b05      	ldr	r3, [pc, #20]	; (800b0f8 <std+0x44>)
 800b0e4:	6224      	str	r4, [r4, #32]
 800b0e6:	6323      	str	r3, [r4, #48]	; 0x30
 800b0e8:	bd10      	pop	{r4, pc}
 800b0ea:	bf00      	nop
 800b0ec:	0800c145 	.word	0x0800c145
 800b0f0:	0800c167 	.word	0x0800c167
 800b0f4:	0800c19f 	.word	0x0800c19f
 800b0f8:	0800c1c3 	.word	0x0800c1c3

0800b0fc <_cleanup_r>:
 800b0fc:	4901      	ldr	r1, [pc, #4]	; (800b104 <_cleanup_r+0x8>)
 800b0fe:	f000 b8c1 	b.w	800b284 <_fwalk_reent>
 800b102:	bf00      	nop
 800b104:	0800b03d 	.word	0x0800b03d

0800b108 <__sfmoreglue>:
 800b108:	b570      	push	{r4, r5, r6, lr}
 800b10a:	1e4a      	subs	r2, r1, #1
 800b10c:	2568      	movs	r5, #104	; 0x68
 800b10e:	4355      	muls	r5, r2
 800b110:	460e      	mov	r6, r1
 800b112:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b116:	f000 f9cf 	bl	800b4b8 <_malloc_r>
 800b11a:	4604      	mov	r4, r0
 800b11c:	b140      	cbz	r0, 800b130 <__sfmoreglue+0x28>
 800b11e:	2100      	movs	r1, #0
 800b120:	e9c0 1600 	strd	r1, r6, [r0]
 800b124:	300c      	adds	r0, #12
 800b126:	60a0      	str	r0, [r4, #8]
 800b128:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b12c:	f000 f96c 	bl	800b408 <memset>
 800b130:	4620      	mov	r0, r4
 800b132:	bd70      	pop	{r4, r5, r6, pc}

0800b134 <__sfp_lock_acquire>:
 800b134:	4801      	ldr	r0, [pc, #4]	; (800b13c <__sfp_lock_acquire+0x8>)
 800b136:	f000 b8ea 	b.w	800b30e <__retarget_lock_acquire_recursive>
 800b13a:	bf00      	nop
 800b13c:	20000c8c 	.word	0x20000c8c

0800b140 <__sfp_lock_release>:
 800b140:	4801      	ldr	r0, [pc, #4]	; (800b148 <__sfp_lock_release+0x8>)
 800b142:	f000 b8e5 	b.w	800b310 <__retarget_lock_release_recursive>
 800b146:	bf00      	nop
 800b148:	20000c8c 	.word	0x20000c8c

0800b14c <__sinit_lock_acquire>:
 800b14c:	4801      	ldr	r0, [pc, #4]	; (800b154 <__sinit_lock_acquire+0x8>)
 800b14e:	f000 b8de 	b.w	800b30e <__retarget_lock_acquire_recursive>
 800b152:	bf00      	nop
 800b154:	20000c87 	.word	0x20000c87

0800b158 <__sinit_lock_release>:
 800b158:	4801      	ldr	r0, [pc, #4]	; (800b160 <__sinit_lock_release+0x8>)
 800b15a:	f000 b8d9 	b.w	800b310 <__retarget_lock_release_recursive>
 800b15e:	bf00      	nop
 800b160:	20000c87 	.word	0x20000c87

0800b164 <__sinit>:
 800b164:	b510      	push	{r4, lr}
 800b166:	4604      	mov	r4, r0
 800b168:	f7ff fff0 	bl	800b14c <__sinit_lock_acquire>
 800b16c:	69a3      	ldr	r3, [r4, #24]
 800b16e:	b11b      	cbz	r3, 800b178 <__sinit+0x14>
 800b170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b174:	f7ff bff0 	b.w	800b158 <__sinit_lock_release>
 800b178:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b17c:	6523      	str	r3, [r4, #80]	; 0x50
 800b17e:	4b13      	ldr	r3, [pc, #76]	; (800b1cc <__sinit+0x68>)
 800b180:	4a13      	ldr	r2, [pc, #76]	; (800b1d0 <__sinit+0x6c>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	62a2      	str	r2, [r4, #40]	; 0x28
 800b186:	42a3      	cmp	r3, r4
 800b188:	bf04      	itt	eq
 800b18a:	2301      	moveq	r3, #1
 800b18c:	61a3      	streq	r3, [r4, #24]
 800b18e:	4620      	mov	r0, r4
 800b190:	f000 f820 	bl	800b1d4 <__sfp>
 800b194:	6060      	str	r0, [r4, #4]
 800b196:	4620      	mov	r0, r4
 800b198:	f000 f81c 	bl	800b1d4 <__sfp>
 800b19c:	60a0      	str	r0, [r4, #8]
 800b19e:	4620      	mov	r0, r4
 800b1a0:	f000 f818 	bl	800b1d4 <__sfp>
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	60e0      	str	r0, [r4, #12]
 800b1a8:	2104      	movs	r1, #4
 800b1aa:	6860      	ldr	r0, [r4, #4]
 800b1ac:	f7ff ff82 	bl	800b0b4 <std>
 800b1b0:	68a0      	ldr	r0, [r4, #8]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	2109      	movs	r1, #9
 800b1b6:	f7ff ff7d 	bl	800b0b4 <std>
 800b1ba:	68e0      	ldr	r0, [r4, #12]
 800b1bc:	2202      	movs	r2, #2
 800b1be:	2112      	movs	r1, #18
 800b1c0:	f7ff ff78 	bl	800b0b4 <std>
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	61a3      	str	r3, [r4, #24]
 800b1c8:	e7d2      	b.n	800b170 <__sinit+0xc>
 800b1ca:	bf00      	nop
 800b1cc:	0800dc1c 	.word	0x0800dc1c
 800b1d0:	0800b0fd 	.word	0x0800b0fd

0800b1d4 <__sfp>:
 800b1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d6:	4607      	mov	r7, r0
 800b1d8:	f7ff ffac 	bl	800b134 <__sfp_lock_acquire>
 800b1dc:	4b1e      	ldr	r3, [pc, #120]	; (800b258 <__sfp+0x84>)
 800b1de:	681e      	ldr	r6, [r3, #0]
 800b1e0:	69b3      	ldr	r3, [r6, #24]
 800b1e2:	b913      	cbnz	r3, 800b1ea <__sfp+0x16>
 800b1e4:	4630      	mov	r0, r6
 800b1e6:	f7ff ffbd 	bl	800b164 <__sinit>
 800b1ea:	3648      	adds	r6, #72	; 0x48
 800b1ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b1f0:	3b01      	subs	r3, #1
 800b1f2:	d503      	bpl.n	800b1fc <__sfp+0x28>
 800b1f4:	6833      	ldr	r3, [r6, #0]
 800b1f6:	b30b      	cbz	r3, 800b23c <__sfp+0x68>
 800b1f8:	6836      	ldr	r6, [r6, #0]
 800b1fa:	e7f7      	b.n	800b1ec <__sfp+0x18>
 800b1fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b200:	b9d5      	cbnz	r5, 800b238 <__sfp+0x64>
 800b202:	4b16      	ldr	r3, [pc, #88]	; (800b25c <__sfp+0x88>)
 800b204:	60e3      	str	r3, [r4, #12]
 800b206:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b20a:	6665      	str	r5, [r4, #100]	; 0x64
 800b20c:	f000 f87e 	bl	800b30c <__retarget_lock_init_recursive>
 800b210:	f7ff ff96 	bl	800b140 <__sfp_lock_release>
 800b214:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b218:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b21c:	6025      	str	r5, [r4, #0]
 800b21e:	61a5      	str	r5, [r4, #24]
 800b220:	2208      	movs	r2, #8
 800b222:	4629      	mov	r1, r5
 800b224:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b228:	f000 f8ee 	bl	800b408 <memset>
 800b22c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b230:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b234:	4620      	mov	r0, r4
 800b236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b238:	3468      	adds	r4, #104	; 0x68
 800b23a:	e7d9      	b.n	800b1f0 <__sfp+0x1c>
 800b23c:	2104      	movs	r1, #4
 800b23e:	4638      	mov	r0, r7
 800b240:	f7ff ff62 	bl	800b108 <__sfmoreglue>
 800b244:	4604      	mov	r4, r0
 800b246:	6030      	str	r0, [r6, #0]
 800b248:	2800      	cmp	r0, #0
 800b24a:	d1d5      	bne.n	800b1f8 <__sfp+0x24>
 800b24c:	f7ff ff78 	bl	800b140 <__sfp_lock_release>
 800b250:	230c      	movs	r3, #12
 800b252:	603b      	str	r3, [r7, #0]
 800b254:	e7ee      	b.n	800b234 <__sfp+0x60>
 800b256:	bf00      	nop
 800b258:	0800dc1c 	.word	0x0800dc1c
 800b25c:	ffff0001 	.word	0xffff0001

0800b260 <fiprintf>:
 800b260:	b40e      	push	{r1, r2, r3}
 800b262:	b503      	push	{r0, r1, lr}
 800b264:	4601      	mov	r1, r0
 800b266:	ab03      	add	r3, sp, #12
 800b268:	4805      	ldr	r0, [pc, #20]	; (800b280 <fiprintf+0x20>)
 800b26a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b26e:	6800      	ldr	r0, [r0, #0]
 800b270:	9301      	str	r3, [sp, #4]
 800b272:	f000 f9a5 	bl	800b5c0 <_vfiprintf_r>
 800b276:	b002      	add	sp, #8
 800b278:	f85d eb04 	ldr.w	lr, [sp], #4
 800b27c:	b003      	add	sp, #12
 800b27e:	4770      	bx	lr
 800b280:	200002cc 	.word	0x200002cc

0800b284 <_fwalk_reent>:
 800b284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b288:	4606      	mov	r6, r0
 800b28a:	4688      	mov	r8, r1
 800b28c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b290:	2700      	movs	r7, #0
 800b292:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b296:	f1b9 0901 	subs.w	r9, r9, #1
 800b29a:	d505      	bpl.n	800b2a8 <_fwalk_reent+0x24>
 800b29c:	6824      	ldr	r4, [r4, #0]
 800b29e:	2c00      	cmp	r4, #0
 800b2a0:	d1f7      	bne.n	800b292 <_fwalk_reent+0xe>
 800b2a2:	4638      	mov	r0, r7
 800b2a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2a8:	89ab      	ldrh	r3, [r5, #12]
 800b2aa:	2b01      	cmp	r3, #1
 800b2ac:	d907      	bls.n	800b2be <_fwalk_reent+0x3a>
 800b2ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	d003      	beq.n	800b2be <_fwalk_reent+0x3a>
 800b2b6:	4629      	mov	r1, r5
 800b2b8:	4630      	mov	r0, r6
 800b2ba:	47c0      	blx	r8
 800b2bc:	4307      	orrs	r7, r0
 800b2be:	3568      	adds	r5, #104	; 0x68
 800b2c0:	e7e9      	b.n	800b296 <_fwalk_reent+0x12>
	...

0800b2c4 <__libc_init_array>:
 800b2c4:	b570      	push	{r4, r5, r6, lr}
 800b2c6:	4d0d      	ldr	r5, [pc, #52]	; (800b2fc <__libc_init_array+0x38>)
 800b2c8:	4c0d      	ldr	r4, [pc, #52]	; (800b300 <__libc_init_array+0x3c>)
 800b2ca:	1b64      	subs	r4, r4, r5
 800b2cc:	10a4      	asrs	r4, r4, #2
 800b2ce:	2600      	movs	r6, #0
 800b2d0:	42a6      	cmp	r6, r4
 800b2d2:	d109      	bne.n	800b2e8 <__libc_init_array+0x24>
 800b2d4:	4d0b      	ldr	r5, [pc, #44]	; (800b304 <__libc_init_array+0x40>)
 800b2d6:	4c0c      	ldr	r4, [pc, #48]	; (800b308 <__libc_init_array+0x44>)
 800b2d8:	f002 fb46 	bl	800d968 <_init>
 800b2dc:	1b64      	subs	r4, r4, r5
 800b2de:	10a4      	asrs	r4, r4, #2
 800b2e0:	2600      	movs	r6, #0
 800b2e2:	42a6      	cmp	r6, r4
 800b2e4:	d105      	bne.n	800b2f2 <__libc_init_array+0x2e>
 800b2e6:	bd70      	pop	{r4, r5, r6, pc}
 800b2e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2ec:	4798      	blx	r3
 800b2ee:	3601      	adds	r6, #1
 800b2f0:	e7ee      	b.n	800b2d0 <__libc_init_array+0xc>
 800b2f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2f6:	4798      	blx	r3
 800b2f8:	3601      	adds	r6, #1
 800b2fa:	e7f2      	b.n	800b2e2 <__libc_init_array+0x1e>
 800b2fc:	0800dfac 	.word	0x0800dfac
 800b300:	0800dfac 	.word	0x0800dfac
 800b304:	0800dfac 	.word	0x0800dfac
 800b308:	0800dfb0 	.word	0x0800dfb0

0800b30c <__retarget_lock_init_recursive>:
 800b30c:	4770      	bx	lr

0800b30e <__retarget_lock_acquire_recursive>:
 800b30e:	4770      	bx	lr

0800b310 <__retarget_lock_release_recursive>:
 800b310:	4770      	bx	lr

0800b312 <__swhatbuf_r>:
 800b312:	b570      	push	{r4, r5, r6, lr}
 800b314:	460e      	mov	r6, r1
 800b316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b31a:	2900      	cmp	r1, #0
 800b31c:	b096      	sub	sp, #88	; 0x58
 800b31e:	4614      	mov	r4, r2
 800b320:	461d      	mov	r5, r3
 800b322:	da07      	bge.n	800b334 <__swhatbuf_r+0x22>
 800b324:	2300      	movs	r3, #0
 800b326:	602b      	str	r3, [r5, #0]
 800b328:	89b3      	ldrh	r3, [r6, #12]
 800b32a:	061a      	lsls	r2, r3, #24
 800b32c:	d410      	bmi.n	800b350 <__swhatbuf_r+0x3e>
 800b32e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b332:	e00e      	b.n	800b352 <__swhatbuf_r+0x40>
 800b334:	466a      	mov	r2, sp
 800b336:	f001 feab 	bl	800d090 <_fstat_r>
 800b33a:	2800      	cmp	r0, #0
 800b33c:	dbf2      	blt.n	800b324 <__swhatbuf_r+0x12>
 800b33e:	9a01      	ldr	r2, [sp, #4]
 800b340:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b344:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b348:	425a      	negs	r2, r3
 800b34a:	415a      	adcs	r2, r3
 800b34c:	602a      	str	r2, [r5, #0]
 800b34e:	e7ee      	b.n	800b32e <__swhatbuf_r+0x1c>
 800b350:	2340      	movs	r3, #64	; 0x40
 800b352:	2000      	movs	r0, #0
 800b354:	6023      	str	r3, [r4, #0]
 800b356:	b016      	add	sp, #88	; 0x58
 800b358:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b35c <__smakebuf_r>:
 800b35c:	898b      	ldrh	r3, [r1, #12]
 800b35e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b360:	079d      	lsls	r5, r3, #30
 800b362:	4606      	mov	r6, r0
 800b364:	460c      	mov	r4, r1
 800b366:	d507      	bpl.n	800b378 <__smakebuf_r+0x1c>
 800b368:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b36c:	6023      	str	r3, [r4, #0]
 800b36e:	6123      	str	r3, [r4, #16]
 800b370:	2301      	movs	r3, #1
 800b372:	6163      	str	r3, [r4, #20]
 800b374:	b002      	add	sp, #8
 800b376:	bd70      	pop	{r4, r5, r6, pc}
 800b378:	ab01      	add	r3, sp, #4
 800b37a:	466a      	mov	r2, sp
 800b37c:	f7ff ffc9 	bl	800b312 <__swhatbuf_r>
 800b380:	9900      	ldr	r1, [sp, #0]
 800b382:	4605      	mov	r5, r0
 800b384:	4630      	mov	r0, r6
 800b386:	f000 f897 	bl	800b4b8 <_malloc_r>
 800b38a:	b948      	cbnz	r0, 800b3a0 <__smakebuf_r+0x44>
 800b38c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b390:	059a      	lsls	r2, r3, #22
 800b392:	d4ef      	bmi.n	800b374 <__smakebuf_r+0x18>
 800b394:	f023 0303 	bic.w	r3, r3, #3
 800b398:	f043 0302 	orr.w	r3, r3, #2
 800b39c:	81a3      	strh	r3, [r4, #12]
 800b39e:	e7e3      	b.n	800b368 <__smakebuf_r+0xc>
 800b3a0:	4b0d      	ldr	r3, [pc, #52]	; (800b3d8 <__smakebuf_r+0x7c>)
 800b3a2:	62b3      	str	r3, [r6, #40]	; 0x28
 800b3a4:	89a3      	ldrh	r3, [r4, #12]
 800b3a6:	6020      	str	r0, [r4, #0]
 800b3a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3ac:	81a3      	strh	r3, [r4, #12]
 800b3ae:	9b00      	ldr	r3, [sp, #0]
 800b3b0:	6163      	str	r3, [r4, #20]
 800b3b2:	9b01      	ldr	r3, [sp, #4]
 800b3b4:	6120      	str	r0, [r4, #16]
 800b3b6:	b15b      	cbz	r3, 800b3d0 <__smakebuf_r+0x74>
 800b3b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b3bc:	4630      	mov	r0, r6
 800b3be:	f001 fe79 	bl	800d0b4 <_isatty_r>
 800b3c2:	b128      	cbz	r0, 800b3d0 <__smakebuf_r+0x74>
 800b3c4:	89a3      	ldrh	r3, [r4, #12]
 800b3c6:	f023 0303 	bic.w	r3, r3, #3
 800b3ca:	f043 0301 	orr.w	r3, r3, #1
 800b3ce:	81a3      	strh	r3, [r4, #12]
 800b3d0:	89a0      	ldrh	r0, [r4, #12]
 800b3d2:	4305      	orrs	r5, r0
 800b3d4:	81a5      	strh	r5, [r4, #12]
 800b3d6:	e7cd      	b.n	800b374 <__smakebuf_r+0x18>
 800b3d8:	0800b0fd 	.word	0x0800b0fd

0800b3dc <malloc>:
 800b3dc:	4b02      	ldr	r3, [pc, #8]	; (800b3e8 <malloc+0xc>)
 800b3de:	4601      	mov	r1, r0
 800b3e0:	6818      	ldr	r0, [r3, #0]
 800b3e2:	f000 b869 	b.w	800b4b8 <_malloc_r>
 800b3e6:	bf00      	nop
 800b3e8:	200002cc 	.word	0x200002cc

0800b3ec <memcpy>:
 800b3ec:	440a      	add	r2, r1
 800b3ee:	4291      	cmp	r1, r2
 800b3f0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3f4:	d100      	bne.n	800b3f8 <memcpy+0xc>
 800b3f6:	4770      	bx	lr
 800b3f8:	b510      	push	{r4, lr}
 800b3fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b402:	4291      	cmp	r1, r2
 800b404:	d1f9      	bne.n	800b3fa <memcpy+0xe>
 800b406:	bd10      	pop	{r4, pc}

0800b408 <memset>:
 800b408:	4402      	add	r2, r0
 800b40a:	4603      	mov	r3, r0
 800b40c:	4293      	cmp	r3, r2
 800b40e:	d100      	bne.n	800b412 <memset+0xa>
 800b410:	4770      	bx	lr
 800b412:	f803 1b01 	strb.w	r1, [r3], #1
 800b416:	e7f9      	b.n	800b40c <memset+0x4>

0800b418 <_free_r>:
 800b418:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b41a:	2900      	cmp	r1, #0
 800b41c:	d048      	beq.n	800b4b0 <_free_r+0x98>
 800b41e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b422:	9001      	str	r0, [sp, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	f1a1 0404 	sub.w	r4, r1, #4
 800b42a:	bfb8      	it	lt
 800b42c:	18e4      	addlt	r4, r4, r3
 800b42e:	f001 fe67 	bl	800d100 <__malloc_lock>
 800b432:	4a20      	ldr	r2, [pc, #128]	; (800b4b4 <_free_r+0x9c>)
 800b434:	9801      	ldr	r0, [sp, #4]
 800b436:	6813      	ldr	r3, [r2, #0]
 800b438:	4615      	mov	r5, r2
 800b43a:	b933      	cbnz	r3, 800b44a <_free_r+0x32>
 800b43c:	6063      	str	r3, [r4, #4]
 800b43e:	6014      	str	r4, [r2, #0]
 800b440:	b003      	add	sp, #12
 800b442:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b446:	f001 be61 	b.w	800d10c <__malloc_unlock>
 800b44a:	42a3      	cmp	r3, r4
 800b44c:	d90b      	bls.n	800b466 <_free_r+0x4e>
 800b44e:	6821      	ldr	r1, [r4, #0]
 800b450:	1862      	adds	r2, r4, r1
 800b452:	4293      	cmp	r3, r2
 800b454:	bf04      	itt	eq
 800b456:	681a      	ldreq	r2, [r3, #0]
 800b458:	685b      	ldreq	r3, [r3, #4]
 800b45a:	6063      	str	r3, [r4, #4]
 800b45c:	bf04      	itt	eq
 800b45e:	1852      	addeq	r2, r2, r1
 800b460:	6022      	streq	r2, [r4, #0]
 800b462:	602c      	str	r4, [r5, #0]
 800b464:	e7ec      	b.n	800b440 <_free_r+0x28>
 800b466:	461a      	mov	r2, r3
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	b10b      	cbz	r3, 800b470 <_free_r+0x58>
 800b46c:	42a3      	cmp	r3, r4
 800b46e:	d9fa      	bls.n	800b466 <_free_r+0x4e>
 800b470:	6811      	ldr	r1, [r2, #0]
 800b472:	1855      	adds	r5, r2, r1
 800b474:	42a5      	cmp	r5, r4
 800b476:	d10b      	bne.n	800b490 <_free_r+0x78>
 800b478:	6824      	ldr	r4, [r4, #0]
 800b47a:	4421      	add	r1, r4
 800b47c:	1854      	adds	r4, r2, r1
 800b47e:	42a3      	cmp	r3, r4
 800b480:	6011      	str	r1, [r2, #0]
 800b482:	d1dd      	bne.n	800b440 <_free_r+0x28>
 800b484:	681c      	ldr	r4, [r3, #0]
 800b486:	685b      	ldr	r3, [r3, #4]
 800b488:	6053      	str	r3, [r2, #4]
 800b48a:	4421      	add	r1, r4
 800b48c:	6011      	str	r1, [r2, #0]
 800b48e:	e7d7      	b.n	800b440 <_free_r+0x28>
 800b490:	d902      	bls.n	800b498 <_free_r+0x80>
 800b492:	230c      	movs	r3, #12
 800b494:	6003      	str	r3, [r0, #0]
 800b496:	e7d3      	b.n	800b440 <_free_r+0x28>
 800b498:	6825      	ldr	r5, [r4, #0]
 800b49a:	1961      	adds	r1, r4, r5
 800b49c:	428b      	cmp	r3, r1
 800b49e:	bf04      	itt	eq
 800b4a0:	6819      	ldreq	r1, [r3, #0]
 800b4a2:	685b      	ldreq	r3, [r3, #4]
 800b4a4:	6063      	str	r3, [r4, #4]
 800b4a6:	bf04      	itt	eq
 800b4a8:	1949      	addeq	r1, r1, r5
 800b4aa:	6021      	streq	r1, [r4, #0]
 800b4ac:	6054      	str	r4, [r2, #4]
 800b4ae:	e7c7      	b.n	800b440 <_free_r+0x28>
 800b4b0:	b003      	add	sp, #12
 800b4b2:	bd30      	pop	{r4, r5, pc}
 800b4b4:	200004c0 	.word	0x200004c0

0800b4b8 <_malloc_r>:
 800b4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ba:	1ccd      	adds	r5, r1, #3
 800b4bc:	f025 0503 	bic.w	r5, r5, #3
 800b4c0:	3508      	adds	r5, #8
 800b4c2:	2d0c      	cmp	r5, #12
 800b4c4:	bf38      	it	cc
 800b4c6:	250c      	movcc	r5, #12
 800b4c8:	2d00      	cmp	r5, #0
 800b4ca:	4606      	mov	r6, r0
 800b4cc:	db01      	blt.n	800b4d2 <_malloc_r+0x1a>
 800b4ce:	42a9      	cmp	r1, r5
 800b4d0:	d903      	bls.n	800b4da <_malloc_r+0x22>
 800b4d2:	230c      	movs	r3, #12
 800b4d4:	6033      	str	r3, [r6, #0]
 800b4d6:	2000      	movs	r0, #0
 800b4d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b4da:	f001 fe11 	bl	800d100 <__malloc_lock>
 800b4de:	4921      	ldr	r1, [pc, #132]	; (800b564 <_malloc_r+0xac>)
 800b4e0:	680a      	ldr	r2, [r1, #0]
 800b4e2:	4614      	mov	r4, r2
 800b4e4:	b99c      	cbnz	r4, 800b50e <_malloc_r+0x56>
 800b4e6:	4f20      	ldr	r7, [pc, #128]	; (800b568 <_malloc_r+0xb0>)
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	b923      	cbnz	r3, 800b4f6 <_malloc_r+0x3e>
 800b4ec:	4621      	mov	r1, r4
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	f000 fe18 	bl	800c124 <_sbrk_r>
 800b4f4:	6038      	str	r0, [r7, #0]
 800b4f6:	4629      	mov	r1, r5
 800b4f8:	4630      	mov	r0, r6
 800b4fa:	f000 fe13 	bl	800c124 <_sbrk_r>
 800b4fe:	1c43      	adds	r3, r0, #1
 800b500:	d123      	bne.n	800b54a <_malloc_r+0x92>
 800b502:	230c      	movs	r3, #12
 800b504:	6033      	str	r3, [r6, #0]
 800b506:	4630      	mov	r0, r6
 800b508:	f001 fe00 	bl	800d10c <__malloc_unlock>
 800b50c:	e7e3      	b.n	800b4d6 <_malloc_r+0x1e>
 800b50e:	6823      	ldr	r3, [r4, #0]
 800b510:	1b5b      	subs	r3, r3, r5
 800b512:	d417      	bmi.n	800b544 <_malloc_r+0x8c>
 800b514:	2b0b      	cmp	r3, #11
 800b516:	d903      	bls.n	800b520 <_malloc_r+0x68>
 800b518:	6023      	str	r3, [r4, #0]
 800b51a:	441c      	add	r4, r3
 800b51c:	6025      	str	r5, [r4, #0]
 800b51e:	e004      	b.n	800b52a <_malloc_r+0x72>
 800b520:	6863      	ldr	r3, [r4, #4]
 800b522:	42a2      	cmp	r2, r4
 800b524:	bf0c      	ite	eq
 800b526:	600b      	streq	r3, [r1, #0]
 800b528:	6053      	strne	r3, [r2, #4]
 800b52a:	4630      	mov	r0, r6
 800b52c:	f001 fdee 	bl	800d10c <__malloc_unlock>
 800b530:	f104 000b 	add.w	r0, r4, #11
 800b534:	1d23      	adds	r3, r4, #4
 800b536:	f020 0007 	bic.w	r0, r0, #7
 800b53a:	1ac2      	subs	r2, r0, r3
 800b53c:	d0cc      	beq.n	800b4d8 <_malloc_r+0x20>
 800b53e:	1a1b      	subs	r3, r3, r0
 800b540:	50a3      	str	r3, [r4, r2]
 800b542:	e7c9      	b.n	800b4d8 <_malloc_r+0x20>
 800b544:	4622      	mov	r2, r4
 800b546:	6864      	ldr	r4, [r4, #4]
 800b548:	e7cc      	b.n	800b4e4 <_malloc_r+0x2c>
 800b54a:	1cc4      	adds	r4, r0, #3
 800b54c:	f024 0403 	bic.w	r4, r4, #3
 800b550:	42a0      	cmp	r0, r4
 800b552:	d0e3      	beq.n	800b51c <_malloc_r+0x64>
 800b554:	1a21      	subs	r1, r4, r0
 800b556:	4630      	mov	r0, r6
 800b558:	f000 fde4 	bl	800c124 <_sbrk_r>
 800b55c:	3001      	adds	r0, #1
 800b55e:	d1dd      	bne.n	800b51c <_malloc_r+0x64>
 800b560:	e7cf      	b.n	800b502 <_malloc_r+0x4a>
 800b562:	bf00      	nop
 800b564:	200004c0 	.word	0x200004c0
 800b568:	200004c4 	.word	0x200004c4

0800b56c <__sfputc_r>:
 800b56c:	6893      	ldr	r3, [r2, #8]
 800b56e:	3b01      	subs	r3, #1
 800b570:	2b00      	cmp	r3, #0
 800b572:	b410      	push	{r4}
 800b574:	6093      	str	r3, [r2, #8]
 800b576:	da08      	bge.n	800b58a <__sfputc_r+0x1e>
 800b578:	6994      	ldr	r4, [r2, #24]
 800b57a:	42a3      	cmp	r3, r4
 800b57c:	db01      	blt.n	800b582 <__sfputc_r+0x16>
 800b57e:	290a      	cmp	r1, #10
 800b580:	d103      	bne.n	800b58a <__sfputc_r+0x1e>
 800b582:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b586:	f000 be29 	b.w	800c1dc <__swbuf_r>
 800b58a:	6813      	ldr	r3, [r2, #0]
 800b58c:	1c58      	adds	r0, r3, #1
 800b58e:	6010      	str	r0, [r2, #0]
 800b590:	7019      	strb	r1, [r3, #0]
 800b592:	4608      	mov	r0, r1
 800b594:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b598:	4770      	bx	lr

0800b59a <__sfputs_r>:
 800b59a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b59c:	4606      	mov	r6, r0
 800b59e:	460f      	mov	r7, r1
 800b5a0:	4614      	mov	r4, r2
 800b5a2:	18d5      	adds	r5, r2, r3
 800b5a4:	42ac      	cmp	r4, r5
 800b5a6:	d101      	bne.n	800b5ac <__sfputs_r+0x12>
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	e007      	b.n	800b5bc <__sfputs_r+0x22>
 800b5ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5b0:	463a      	mov	r2, r7
 800b5b2:	4630      	mov	r0, r6
 800b5b4:	f7ff ffda 	bl	800b56c <__sfputc_r>
 800b5b8:	1c43      	adds	r3, r0, #1
 800b5ba:	d1f3      	bne.n	800b5a4 <__sfputs_r+0xa>
 800b5bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b5c0 <_vfiprintf_r>:
 800b5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5c4:	460d      	mov	r5, r1
 800b5c6:	b09d      	sub	sp, #116	; 0x74
 800b5c8:	4614      	mov	r4, r2
 800b5ca:	4698      	mov	r8, r3
 800b5cc:	4606      	mov	r6, r0
 800b5ce:	b118      	cbz	r0, 800b5d8 <_vfiprintf_r+0x18>
 800b5d0:	6983      	ldr	r3, [r0, #24]
 800b5d2:	b90b      	cbnz	r3, 800b5d8 <_vfiprintf_r+0x18>
 800b5d4:	f7ff fdc6 	bl	800b164 <__sinit>
 800b5d8:	4b89      	ldr	r3, [pc, #548]	; (800b800 <_vfiprintf_r+0x240>)
 800b5da:	429d      	cmp	r5, r3
 800b5dc:	d11b      	bne.n	800b616 <_vfiprintf_r+0x56>
 800b5de:	6875      	ldr	r5, [r6, #4]
 800b5e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b5e2:	07d9      	lsls	r1, r3, #31
 800b5e4:	d405      	bmi.n	800b5f2 <_vfiprintf_r+0x32>
 800b5e6:	89ab      	ldrh	r3, [r5, #12]
 800b5e8:	059a      	lsls	r2, r3, #22
 800b5ea:	d402      	bmi.n	800b5f2 <_vfiprintf_r+0x32>
 800b5ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b5ee:	f7ff fe8e 	bl	800b30e <__retarget_lock_acquire_recursive>
 800b5f2:	89ab      	ldrh	r3, [r5, #12]
 800b5f4:	071b      	lsls	r3, r3, #28
 800b5f6:	d501      	bpl.n	800b5fc <_vfiprintf_r+0x3c>
 800b5f8:	692b      	ldr	r3, [r5, #16]
 800b5fa:	b9eb      	cbnz	r3, 800b638 <_vfiprintf_r+0x78>
 800b5fc:	4629      	mov	r1, r5
 800b5fe:	4630      	mov	r0, r6
 800b600:	f000 fe50 	bl	800c2a4 <__swsetup_r>
 800b604:	b1c0      	cbz	r0, 800b638 <_vfiprintf_r+0x78>
 800b606:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b608:	07dc      	lsls	r4, r3, #31
 800b60a:	d50e      	bpl.n	800b62a <_vfiprintf_r+0x6a>
 800b60c:	f04f 30ff 	mov.w	r0, #4294967295
 800b610:	b01d      	add	sp, #116	; 0x74
 800b612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b616:	4b7b      	ldr	r3, [pc, #492]	; (800b804 <_vfiprintf_r+0x244>)
 800b618:	429d      	cmp	r5, r3
 800b61a:	d101      	bne.n	800b620 <_vfiprintf_r+0x60>
 800b61c:	68b5      	ldr	r5, [r6, #8]
 800b61e:	e7df      	b.n	800b5e0 <_vfiprintf_r+0x20>
 800b620:	4b79      	ldr	r3, [pc, #484]	; (800b808 <_vfiprintf_r+0x248>)
 800b622:	429d      	cmp	r5, r3
 800b624:	bf08      	it	eq
 800b626:	68f5      	ldreq	r5, [r6, #12]
 800b628:	e7da      	b.n	800b5e0 <_vfiprintf_r+0x20>
 800b62a:	89ab      	ldrh	r3, [r5, #12]
 800b62c:	0598      	lsls	r0, r3, #22
 800b62e:	d4ed      	bmi.n	800b60c <_vfiprintf_r+0x4c>
 800b630:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b632:	f7ff fe6d 	bl	800b310 <__retarget_lock_release_recursive>
 800b636:	e7e9      	b.n	800b60c <_vfiprintf_r+0x4c>
 800b638:	2300      	movs	r3, #0
 800b63a:	9309      	str	r3, [sp, #36]	; 0x24
 800b63c:	2320      	movs	r3, #32
 800b63e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b642:	f8cd 800c 	str.w	r8, [sp, #12]
 800b646:	2330      	movs	r3, #48	; 0x30
 800b648:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b80c <_vfiprintf_r+0x24c>
 800b64c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b650:	f04f 0901 	mov.w	r9, #1
 800b654:	4623      	mov	r3, r4
 800b656:	469a      	mov	sl, r3
 800b658:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b65c:	b10a      	cbz	r2, 800b662 <_vfiprintf_r+0xa2>
 800b65e:	2a25      	cmp	r2, #37	; 0x25
 800b660:	d1f9      	bne.n	800b656 <_vfiprintf_r+0x96>
 800b662:	ebba 0b04 	subs.w	fp, sl, r4
 800b666:	d00b      	beq.n	800b680 <_vfiprintf_r+0xc0>
 800b668:	465b      	mov	r3, fp
 800b66a:	4622      	mov	r2, r4
 800b66c:	4629      	mov	r1, r5
 800b66e:	4630      	mov	r0, r6
 800b670:	f7ff ff93 	bl	800b59a <__sfputs_r>
 800b674:	3001      	adds	r0, #1
 800b676:	f000 80aa 	beq.w	800b7ce <_vfiprintf_r+0x20e>
 800b67a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b67c:	445a      	add	r2, fp
 800b67e:	9209      	str	r2, [sp, #36]	; 0x24
 800b680:	f89a 3000 	ldrb.w	r3, [sl]
 800b684:	2b00      	cmp	r3, #0
 800b686:	f000 80a2 	beq.w	800b7ce <_vfiprintf_r+0x20e>
 800b68a:	2300      	movs	r3, #0
 800b68c:	f04f 32ff 	mov.w	r2, #4294967295
 800b690:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b694:	f10a 0a01 	add.w	sl, sl, #1
 800b698:	9304      	str	r3, [sp, #16]
 800b69a:	9307      	str	r3, [sp, #28]
 800b69c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6a0:	931a      	str	r3, [sp, #104]	; 0x68
 800b6a2:	4654      	mov	r4, sl
 800b6a4:	2205      	movs	r2, #5
 800b6a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6aa:	4858      	ldr	r0, [pc, #352]	; (800b80c <_vfiprintf_r+0x24c>)
 800b6ac:	f7f4 fdb8 	bl	8000220 <memchr>
 800b6b0:	9a04      	ldr	r2, [sp, #16]
 800b6b2:	b9d8      	cbnz	r0, 800b6ec <_vfiprintf_r+0x12c>
 800b6b4:	06d1      	lsls	r1, r2, #27
 800b6b6:	bf44      	itt	mi
 800b6b8:	2320      	movmi	r3, #32
 800b6ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6be:	0713      	lsls	r3, r2, #28
 800b6c0:	bf44      	itt	mi
 800b6c2:	232b      	movmi	r3, #43	; 0x2b
 800b6c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b6c8:	f89a 3000 	ldrb.w	r3, [sl]
 800b6cc:	2b2a      	cmp	r3, #42	; 0x2a
 800b6ce:	d015      	beq.n	800b6fc <_vfiprintf_r+0x13c>
 800b6d0:	9a07      	ldr	r2, [sp, #28]
 800b6d2:	4654      	mov	r4, sl
 800b6d4:	2000      	movs	r0, #0
 800b6d6:	f04f 0c0a 	mov.w	ip, #10
 800b6da:	4621      	mov	r1, r4
 800b6dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6e0:	3b30      	subs	r3, #48	; 0x30
 800b6e2:	2b09      	cmp	r3, #9
 800b6e4:	d94e      	bls.n	800b784 <_vfiprintf_r+0x1c4>
 800b6e6:	b1b0      	cbz	r0, 800b716 <_vfiprintf_r+0x156>
 800b6e8:	9207      	str	r2, [sp, #28]
 800b6ea:	e014      	b.n	800b716 <_vfiprintf_r+0x156>
 800b6ec:	eba0 0308 	sub.w	r3, r0, r8
 800b6f0:	fa09 f303 	lsl.w	r3, r9, r3
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	9304      	str	r3, [sp, #16]
 800b6f8:	46a2      	mov	sl, r4
 800b6fa:	e7d2      	b.n	800b6a2 <_vfiprintf_r+0xe2>
 800b6fc:	9b03      	ldr	r3, [sp, #12]
 800b6fe:	1d19      	adds	r1, r3, #4
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	9103      	str	r1, [sp, #12]
 800b704:	2b00      	cmp	r3, #0
 800b706:	bfbb      	ittet	lt
 800b708:	425b      	neglt	r3, r3
 800b70a:	f042 0202 	orrlt.w	r2, r2, #2
 800b70e:	9307      	strge	r3, [sp, #28]
 800b710:	9307      	strlt	r3, [sp, #28]
 800b712:	bfb8      	it	lt
 800b714:	9204      	strlt	r2, [sp, #16]
 800b716:	7823      	ldrb	r3, [r4, #0]
 800b718:	2b2e      	cmp	r3, #46	; 0x2e
 800b71a:	d10c      	bne.n	800b736 <_vfiprintf_r+0x176>
 800b71c:	7863      	ldrb	r3, [r4, #1]
 800b71e:	2b2a      	cmp	r3, #42	; 0x2a
 800b720:	d135      	bne.n	800b78e <_vfiprintf_r+0x1ce>
 800b722:	9b03      	ldr	r3, [sp, #12]
 800b724:	1d1a      	adds	r2, r3, #4
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	9203      	str	r2, [sp, #12]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	bfb8      	it	lt
 800b72e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b732:	3402      	adds	r4, #2
 800b734:	9305      	str	r3, [sp, #20]
 800b736:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b81c <_vfiprintf_r+0x25c>
 800b73a:	7821      	ldrb	r1, [r4, #0]
 800b73c:	2203      	movs	r2, #3
 800b73e:	4650      	mov	r0, sl
 800b740:	f7f4 fd6e 	bl	8000220 <memchr>
 800b744:	b140      	cbz	r0, 800b758 <_vfiprintf_r+0x198>
 800b746:	2340      	movs	r3, #64	; 0x40
 800b748:	eba0 000a 	sub.w	r0, r0, sl
 800b74c:	fa03 f000 	lsl.w	r0, r3, r0
 800b750:	9b04      	ldr	r3, [sp, #16]
 800b752:	4303      	orrs	r3, r0
 800b754:	3401      	adds	r4, #1
 800b756:	9304      	str	r3, [sp, #16]
 800b758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b75c:	482c      	ldr	r0, [pc, #176]	; (800b810 <_vfiprintf_r+0x250>)
 800b75e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b762:	2206      	movs	r2, #6
 800b764:	f7f4 fd5c 	bl	8000220 <memchr>
 800b768:	2800      	cmp	r0, #0
 800b76a:	d03f      	beq.n	800b7ec <_vfiprintf_r+0x22c>
 800b76c:	4b29      	ldr	r3, [pc, #164]	; (800b814 <_vfiprintf_r+0x254>)
 800b76e:	bb1b      	cbnz	r3, 800b7b8 <_vfiprintf_r+0x1f8>
 800b770:	9b03      	ldr	r3, [sp, #12]
 800b772:	3307      	adds	r3, #7
 800b774:	f023 0307 	bic.w	r3, r3, #7
 800b778:	3308      	adds	r3, #8
 800b77a:	9303      	str	r3, [sp, #12]
 800b77c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b77e:	443b      	add	r3, r7
 800b780:	9309      	str	r3, [sp, #36]	; 0x24
 800b782:	e767      	b.n	800b654 <_vfiprintf_r+0x94>
 800b784:	fb0c 3202 	mla	r2, ip, r2, r3
 800b788:	460c      	mov	r4, r1
 800b78a:	2001      	movs	r0, #1
 800b78c:	e7a5      	b.n	800b6da <_vfiprintf_r+0x11a>
 800b78e:	2300      	movs	r3, #0
 800b790:	3401      	adds	r4, #1
 800b792:	9305      	str	r3, [sp, #20]
 800b794:	4619      	mov	r1, r3
 800b796:	f04f 0c0a 	mov.w	ip, #10
 800b79a:	4620      	mov	r0, r4
 800b79c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7a0:	3a30      	subs	r2, #48	; 0x30
 800b7a2:	2a09      	cmp	r2, #9
 800b7a4:	d903      	bls.n	800b7ae <_vfiprintf_r+0x1ee>
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d0c5      	beq.n	800b736 <_vfiprintf_r+0x176>
 800b7aa:	9105      	str	r1, [sp, #20]
 800b7ac:	e7c3      	b.n	800b736 <_vfiprintf_r+0x176>
 800b7ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7b2:	4604      	mov	r4, r0
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	e7f0      	b.n	800b79a <_vfiprintf_r+0x1da>
 800b7b8:	ab03      	add	r3, sp, #12
 800b7ba:	9300      	str	r3, [sp, #0]
 800b7bc:	462a      	mov	r2, r5
 800b7be:	4b16      	ldr	r3, [pc, #88]	; (800b818 <_vfiprintf_r+0x258>)
 800b7c0:	a904      	add	r1, sp, #16
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	f000 f8cc 	bl	800b960 <_printf_float>
 800b7c8:	4607      	mov	r7, r0
 800b7ca:	1c78      	adds	r0, r7, #1
 800b7cc:	d1d6      	bne.n	800b77c <_vfiprintf_r+0x1bc>
 800b7ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7d0:	07d9      	lsls	r1, r3, #31
 800b7d2:	d405      	bmi.n	800b7e0 <_vfiprintf_r+0x220>
 800b7d4:	89ab      	ldrh	r3, [r5, #12]
 800b7d6:	059a      	lsls	r2, r3, #22
 800b7d8:	d402      	bmi.n	800b7e0 <_vfiprintf_r+0x220>
 800b7da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7dc:	f7ff fd98 	bl	800b310 <__retarget_lock_release_recursive>
 800b7e0:	89ab      	ldrh	r3, [r5, #12]
 800b7e2:	065b      	lsls	r3, r3, #25
 800b7e4:	f53f af12 	bmi.w	800b60c <_vfiprintf_r+0x4c>
 800b7e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b7ea:	e711      	b.n	800b610 <_vfiprintf_r+0x50>
 800b7ec:	ab03      	add	r3, sp, #12
 800b7ee:	9300      	str	r3, [sp, #0]
 800b7f0:	462a      	mov	r2, r5
 800b7f2:	4b09      	ldr	r3, [pc, #36]	; (800b818 <_vfiprintf_r+0x258>)
 800b7f4:	a904      	add	r1, sp, #16
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	f000 fb56 	bl	800bea8 <_printf_i>
 800b7fc:	e7e4      	b.n	800b7c8 <_vfiprintf_r+0x208>
 800b7fe:	bf00      	nop
 800b800:	0800dbdc 	.word	0x0800dbdc
 800b804:	0800dbfc 	.word	0x0800dbfc
 800b808:	0800dbbc 	.word	0x0800dbbc
 800b80c:	0800dc20 	.word	0x0800dc20
 800b810:	0800dc2a 	.word	0x0800dc2a
 800b814:	0800b961 	.word	0x0800b961
 800b818:	0800b59b 	.word	0x0800b59b
 800b81c:	0800dc26 	.word	0x0800dc26

0800b820 <__cvt>:
 800b820:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b824:	ec55 4b10 	vmov	r4, r5, d0
 800b828:	2d00      	cmp	r5, #0
 800b82a:	460e      	mov	r6, r1
 800b82c:	4619      	mov	r1, r3
 800b82e:	462b      	mov	r3, r5
 800b830:	bfbb      	ittet	lt
 800b832:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b836:	461d      	movlt	r5, r3
 800b838:	2300      	movge	r3, #0
 800b83a:	232d      	movlt	r3, #45	; 0x2d
 800b83c:	700b      	strb	r3, [r1, #0]
 800b83e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b840:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b844:	4691      	mov	r9, r2
 800b846:	f023 0820 	bic.w	r8, r3, #32
 800b84a:	bfbc      	itt	lt
 800b84c:	4622      	movlt	r2, r4
 800b84e:	4614      	movlt	r4, r2
 800b850:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b854:	d005      	beq.n	800b862 <__cvt+0x42>
 800b856:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b85a:	d100      	bne.n	800b85e <__cvt+0x3e>
 800b85c:	3601      	adds	r6, #1
 800b85e:	2102      	movs	r1, #2
 800b860:	e000      	b.n	800b864 <__cvt+0x44>
 800b862:	2103      	movs	r1, #3
 800b864:	ab03      	add	r3, sp, #12
 800b866:	9301      	str	r3, [sp, #4]
 800b868:	ab02      	add	r3, sp, #8
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	ec45 4b10 	vmov	d0, r4, r5
 800b870:	4653      	mov	r3, sl
 800b872:	4632      	mov	r2, r6
 800b874:	f000 fe20 	bl	800c4b8 <_dtoa_r>
 800b878:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b87c:	4607      	mov	r7, r0
 800b87e:	d102      	bne.n	800b886 <__cvt+0x66>
 800b880:	f019 0f01 	tst.w	r9, #1
 800b884:	d022      	beq.n	800b8cc <__cvt+0xac>
 800b886:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b88a:	eb07 0906 	add.w	r9, r7, r6
 800b88e:	d110      	bne.n	800b8b2 <__cvt+0x92>
 800b890:	783b      	ldrb	r3, [r7, #0]
 800b892:	2b30      	cmp	r3, #48	; 0x30
 800b894:	d10a      	bne.n	800b8ac <__cvt+0x8c>
 800b896:	2200      	movs	r2, #0
 800b898:	2300      	movs	r3, #0
 800b89a:	4620      	mov	r0, r4
 800b89c:	4629      	mov	r1, r5
 800b89e:	f7f5 f933 	bl	8000b08 <__aeabi_dcmpeq>
 800b8a2:	b918      	cbnz	r0, 800b8ac <__cvt+0x8c>
 800b8a4:	f1c6 0601 	rsb	r6, r6, #1
 800b8a8:	f8ca 6000 	str.w	r6, [sl]
 800b8ac:	f8da 3000 	ldr.w	r3, [sl]
 800b8b0:	4499      	add	r9, r3
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	4629      	mov	r1, r5
 800b8ba:	f7f5 f925 	bl	8000b08 <__aeabi_dcmpeq>
 800b8be:	b108      	cbz	r0, 800b8c4 <__cvt+0xa4>
 800b8c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b8c4:	2230      	movs	r2, #48	; 0x30
 800b8c6:	9b03      	ldr	r3, [sp, #12]
 800b8c8:	454b      	cmp	r3, r9
 800b8ca:	d307      	bcc.n	800b8dc <__cvt+0xbc>
 800b8cc:	9b03      	ldr	r3, [sp, #12]
 800b8ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b8d0:	1bdb      	subs	r3, r3, r7
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	6013      	str	r3, [r2, #0]
 800b8d6:	b004      	add	sp, #16
 800b8d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8dc:	1c59      	adds	r1, r3, #1
 800b8de:	9103      	str	r1, [sp, #12]
 800b8e0:	701a      	strb	r2, [r3, #0]
 800b8e2:	e7f0      	b.n	800b8c6 <__cvt+0xa6>

0800b8e4 <__exponent>:
 800b8e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2900      	cmp	r1, #0
 800b8ea:	bfb8      	it	lt
 800b8ec:	4249      	neglt	r1, r1
 800b8ee:	f803 2b02 	strb.w	r2, [r3], #2
 800b8f2:	bfb4      	ite	lt
 800b8f4:	222d      	movlt	r2, #45	; 0x2d
 800b8f6:	222b      	movge	r2, #43	; 0x2b
 800b8f8:	2909      	cmp	r1, #9
 800b8fa:	7042      	strb	r2, [r0, #1]
 800b8fc:	dd2a      	ble.n	800b954 <__exponent+0x70>
 800b8fe:	f10d 0407 	add.w	r4, sp, #7
 800b902:	46a4      	mov	ip, r4
 800b904:	270a      	movs	r7, #10
 800b906:	46a6      	mov	lr, r4
 800b908:	460a      	mov	r2, r1
 800b90a:	fb91 f6f7 	sdiv	r6, r1, r7
 800b90e:	fb07 1516 	mls	r5, r7, r6, r1
 800b912:	3530      	adds	r5, #48	; 0x30
 800b914:	2a63      	cmp	r2, #99	; 0x63
 800b916:	f104 34ff 	add.w	r4, r4, #4294967295
 800b91a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b91e:	4631      	mov	r1, r6
 800b920:	dcf1      	bgt.n	800b906 <__exponent+0x22>
 800b922:	3130      	adds	r1, #48	; 0x30
 800b924:	f1ae 0502 	sub.w	r5, lr, #2
 800b928:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b92c:	1c44      	adds	r4, r0, #1
 800b92e:	4629      	mov	r1, r5
 800b930:	4561      	cmp	r1, ip
 800b932:	d30a      	bcc.n	800b94a <__exponent+0x66>
 800b934:	f10d 0209 	add.w	r2, sp, #9
 800b938:	eba2 020e 	sub.w	r2, r2, lr
 800b93c:	4565      	cmp	r5, ip
 800b93e:	bf88      	it	hi
 800b940:	2200      	movhi	r2, #0
 800b942:	4413      	add	r3, r2
 800b944:	1a18      	subs	r0, r3, r0
 800b946:	b003      	add	sp, #12
 800b948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b94a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b94e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b952:	e7ed      	b.n	800b930 <__exponent+0x4c>
 800b954:	2330      	movs	r3, #48	; 0x30
 800b956:	3130      	adds	r1, #48	; 0x30
 800b958:	7083      	strb	r3, [r0, #2]
 800b95a:	70c1      	strb	r1, [r0, #3]
 800b95c:	1d03      	adds	r3, r0, #4
 800b95e:	e7f1      	b.n	800b944 <__exponent+0x60>

0800b960 <_printf_float>:
 800b960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b964:	ed2d 8b02 	vpush	{d8}
 800b968:	b08d      	sub	sp, #52	; 0x34
 800b96a:	460c      	mov	r4, r1
 800b96c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b970:	4616      	mov	r6, r2
 800b972:	461f      	mov	r7, r3
 800b974:	4605      	mov	r5, r0
 800b976:	f001 fbad 	bl	800d0d4 <_localeconv_r>
 800b97a:	f8d0 a000 	ldr.w	sl, [r0]
 800b97e:	4650      	mov	r0, sl
 800b980:	f7f4 fc46 	bl	8000210 <strlen>
 800b984:	2300      	movs	r3, #0
 800b986:	930a      	str	r3, [sp, #40]	; 0x28
 800b988:	6823      	ldr	r3, [r4, #0]
 800b98a:	9305      	str	r3, [sp, #20]
 800b98c:	f8d8 3000 	ldr.w	r3, [r8]
 800b990:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b994:	3307      	adds	r3, #7
 800b996:	f023 0307 	bic.w	r3, r3, #7
 800b99a:	f103 0208 	add.w	r2, r3, #8
 800b99e:	f8c8 2000 	str.w	r2, [r8]
 800b9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b9aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b9ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b9b2:	9307      	str	r3, [sp, #28]
 800b9b4:	f8cd 8018 	str.w	r8, [sp, #24]
 800b9b8:	ee08 0a10 	vmov	s16, r0
 800b9bc:	4b9f      	ldr	r3, [pc, #636]	; (800bc3c <_printf_float+0x2dc>)
 800b9be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9c2:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c6:	f7f5 f8d1 	bl	8000b6c <__aeabi_dcmpun>
 800b9ca:	bb88      	cbnz	r0, 800ba30 <_printf_float+0xd0>
 800b9cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9d0:	4b9a      	ldr	r3, [pc, #616]	; (800bc3c <_printf_float+0x2dc>)
 800b9d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b9d6:	f7f5 f8ab 	bl	8000b30 <__aeabi_dcmple>
 800b9da:	bb48      	cbnz	r0, 800ba30 <_printf_float+0xd0>
 800b9dc:	2200      	movs	r2, #0
 800b9de:	2300      	movs	r3, #0
 800b9e0:	4640      	mov	r0, r8
 800b9e2:	4649      	mov	r1, r9
 800b9e4:	f7f5 f89a 	bl	8000b1c <__aeabi_dcmplt>
 800b9e8:	b110      	cbz	r0, 800b9f0 <_printf_float+0x90>
 800b9ea:	232d      	movs	r3, #45	; 0x2d
 800b9ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9f0:	4b93      	ldr	r3, [pc, #588]	; (800bc40 <_printf_float+0x2e0>)
 800b9f2:	4894      	ldr	r0, [pc, #592]	; (800bc44 <_printf_float+0x2e4>)
 800b9f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b9f8:	bf94      	ite	ls
 800b9fa:	4698      	movls	r8, r3
 800b9fc:	4680      	movhi	r8, r0
 800b9fe:	2303      	movs	r3, #3
 800ba00:	6123      	str	r3, [r4, #16]
 800ba02:	9b05      	ldr	r3, [sp, #20]
 800ba04:	f023 0204 	bic.w	r2, r3, #4
 800ba08:	6022      	str	r2, [r4, #0]
 800ba0a:	f04f 0900 	mov.w	r9, #0
 800ba0e:	9700      	str	r7, [sp, #0]
 800ba10:	4633      	mov	r3, r6
 800ba12:	aa0b      	add	r2, sp, #44	; 0x2c
 800ba14:	4621      	mov	r1, r4
 800ba16:	4628      	mov	r0, r5
 800ba18:	f000 f9d8 	bl	800bdcc <_printf_common>
 800ba1c:	3001      	adds	r0, #1
 800ba1e:	f040 8090 	bne.w	800bb42 <_printf_float+0x1e2>
 800ba22:	f04f 30ff 	mov.w	r0, #4294967295
 800ba26:	b00d      	add	sp, #52	; 0x34
 800ba28:	ecbd 8b02 	vpop	{d8}
 800ba2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba30:	4642      	mov	r2, r8
 800ba32:	464b      	mov	r3, r9
 800ba34:	4640      	mov	r0, r8
 800ba36:	4649      	mov	r1, r9
 800ba38:	f7f5 f898 	bl	8000b6c <__aeabi_dcmpun>
 800ba3c:	b140      	cbz	r0, 800ba50 <_printf_float+0xf0>
 800ba3e:	464b      	mov	r3, r9
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	bfbc      	itt	lt
 800ba44:	232d      	movlt	r3, #45	; 0x2d
 800ba46:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ba4a:	487f      	ldr	r0, [pc, #508]	; (800bc48 <_printf_float+0x2e8>)
 800ba4c:	4b7f      	ldr	r3, [pc, #508]	; (800bc4c <_printf_float+0x2ec>)
 800ba4e:	e7d1      	b.n	800b9f4 <_printf_float+0x94>
 800ba50:	6863      	ldr	r3, [r4, #4]
 800ba52:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ba56:	9206      	str	r2, [sp, #24]
 800ba58:	1c5a      	adds	r2, r3, #1
 800ba5a:	d13f      	bne.n	800badc <_printf_float+0x17c>
 800ba5c:	2306      	movs	r3, #6
 800ba5e:	6063      	str	r3, [r4, #4]
 800ba60:	9b05      	ldr	r3, [sp, #20]
 800ba62:	6861      	ldr	r1, [r4, #4]
 800ba64:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ba68:	2300      	movs	r3, #0
 800ba6a:	9303      	str	r3, [sp, #12]
 800ba6c:	ab0a      	add	r3, sp, #40	; 0x28
 800ba6e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ba72:	ab09      	add	r3, sp, #36	; 0x24
 800ba74:	ec49 8b10 	vmov	d0, r8, r9
 800ba78:	9300      	str	r3, [sp, #0]
 800ba7a:	6022      	str	r2, [r4, #0]
 800ba7c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ba80:	4628      	mov	r0, r5
 800ba82:	f7ff fecd 	bl	800b820 <__cvt>
 800ba86:	9b06      	ldr	r3, [sp, #24]
 800ba88:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba8a:	2b47      	cmp	r3, #71	; 0x47
 800ba8c:	4680      	mov	r8, r0
 800ba8e:	d108      	bne.n	800baa2 <_printf_float+0x142>
 800ba90:	1cc8      	adds	r0, r1, #3
 800ba92:	db02      	blt.n	800ba9a <_printf_float+0x13a>
 800ba94:	6863      	ldr	r3, [r4, #4]
 800ba96:	4299      	cmp	r1, r3
 800ba98:	dd41      	ble.n	800bb1e <_printf_float+0x1be>
 800ba9a:	f1ab 0b02 	sub.w	fp, fp, #2
 800ba9e:	fa5f fb8b 	uxtb.w	fp, fp
 800baa2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800baa6:	d820      	bhi.n	800baea <_printf_float+0x18a>
 800baa8:	3901      	subs	r1, #1
 800baaa:	465a      	mov	r2, fp
 800baac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bab0:	9109      	str	r1, [sp, #36]	; 0x24
 800bab2:	f7ff ff17 	bl	800b8e4 <__exponent>
 800bab6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bab8:	1813      	adds	r3, r2, r0
 800baba:	2a01      	cmp	r2, #1
 800babc:	4681      	mov	r9, r0
 800babe:	6123      	str	r3, [r4, #16]
 800bac0:	dc02      	bgt.n	800bac8 <_printf_float+0x168>
 800bac2:	6822      	ldr	r2, [r4, #0]
 800bac4:	07d2      	lsls	r2, r2, #31
 800bac6:	d501      	bpl.n	800bacc <_printf_float+0x16c>
 800bac8:	3301      	adds	r3, #1
 800baca:	6123      	str	r3, [r4, #16]
 800bacc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d09c      	beq.n	800ba0e <_printf_float+0xae>
 800bad4:	232d      	movs	r3, #45	; 0x2d
 800bad6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bada:	e798      	b.n	800ba0e <_printf_float+0xae>
 800badc:	9a06      	ldr	r2, [sp, #24]
 800bade:	2a47      	cmp	r2, #71	; 0x47
 800bae0:	d1be      	bne.n	800ba60 <_printf_float+0x100>
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d1bc      	bne.n	800ba60 <_printf_float+0x100>
 800bae6:	2301      	movs	r3, #1
 800bae8:	e7b9      	b.n	800ba5e <_printf_float+0xfe>
 800baea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800baee:	d118      	bne.n	800bb22 <_printf_float+0x1c2>
 800baf0:	2900      	cmp	r1, #0
 800baf2:	6863      	ldr	r3, [r4, #4]
 800baf4:	dd0b      	ble.n	800bb0e <_printf_float+0x1ae>
 800baf6:	6121      	str	r1, [r4, #16]
 800baf8:	b913      	cbnz	r3, 800bb00 <_printf_float+0x1a0>
 800bafa:	6822      	ldr	r2, [r4, #0]
 800bafc:	07d0      	lsls	r0, r2, #31
 800bafe:	d502      	bpl.n	800bb06 <_printf_float+0x1a6>
 800bb00:	3301      	adds	r3, #1
 800bb02:	440b      	add	r3, r1
 800bb04:	6123      	str	r3, [r4, #16]
 800bb06:	65a1      	str	r1, [r4, #88]	; 0x58
 800bb08:	f04f 0900 	mov.w	r9, #0
 800bb0c:	e7de      	b.n	800bacc <_printf_float+0x16c>
 800bb0e:	b913      	cbnz	r3, 800bb16 <_printf_float+0x1b6>
 800bb10:	6822      	ldr	r2, [r4, #0]
 800bb12:	07d2      	lsls	r2, r2, #31
 800bb14:	d501      	bpl.n	800bb1a <_printf_float+0x1ba>
 800bb16:	3302      	adds	r3, #2
 800bb18:	e7f4      	b.n	800bb04 <_printf_float+0x1a4>
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e7f2      	b.n	800bb04 <_printf_float+0x1a4>
 800bb1e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bb22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb24:	4299      	cmp	r1, r3
 800bb26:	db05      	blt.n	800bb34 <_printf_float+0x1d4>
 800bb28:	6823      	ldr	r3, [r4, #0]
 800bb2a:	6121      	str	r1, [r4, #16]
 800bb2c:	07d8      	lsls	r0, r3, #31
 800bb2e:	d5ea      	bpl.n	800bb06 <_printf_float+0x1a6>
 800bb30:	1c4b      	adds	r3, r1, #1
 800bb32:	e7e7      	b.n	800bb04 <_printf_float+0x1a4>
 800bb34:	2900      	cmp	r1, #0
 800bb36:	bfd4      	ite	le
 800bb38:	f1c1 0202 	rsble	r2, r1, #2
 800bb3c:	2201      	movgt	r2, #1
 800bb3e:	4413      	add	r3, r2
 800bb40:	e7e0      	b.n	800bb04 <_printf_float+0x1a4>
 800bb42:	6823      	ldr	r3, [r4, #0]
 800bb44:	055a      	lsls	r2, r3, #21
 800bb46:	d407      	bmi.n	800bb58 <_printf_float+0x1f8>
 800bb48:	6923      	ldr	r3, [r4, #16]
 800bb4a:	4642      	mov	r2, r8
 800bb4c:	4631      	mov	r1, r6
 800bb4e:	4628      	mov	r0, r5
 800bb50:	47b8      	blx	r7
 800bb52:	3001      	adds	r0, #1
 800bb54:	d12c      	bne.n	800bbb0 <_printf_float+0x250>
 800bb56:	e764      	b.n	800ba22 <_printf_float+0xc2>
 800bb58:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bb5c:	f240 80e0 	bls.w	800bd20 <_printf_float+0x3c0>
 800bb60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bb64:	2200      	movs	r2, #0
 800bb66:	2300      	movs	r3, #0
 800bb68:	f7f4 ffce 	bl	8000b08 <__aeabi_dcmpeq>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	d034      	beq.n	800bbda <_printf_float+0x27a>
 800bb70:	4a37      	ldr	r2, [pc, #220]	; (800bc50 <_printf_float+0x2f0>)
 800bb72:	2301      	movs	r3, #1
 800bb74:	4631      	mov	r1, r6
 800bb76:	4628      	mov	r0, r5
 800bb78:	47b8      	blx	r7
 800bb7a:	3001      	adds	r0, #1
 800bb7c:	f43f af51 	beq.w	800ba22 <_printf_float+0xc2>
 800bb80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb84:	429a      	cmp	r2, r3
 800bb86:	db02      	blt.n	800bb8e <_printf_float+0x22e>
 800bb88:	6823      	ldr	r3, [r4, #0]
 800bb8a:	07d8      	lsls	r0, r3, #31
 800bb8c:	d510      	bpl.n	800bbb0 <_printf_float+0x250>
 800bb8e:	ee18 3a10 	vmov	r3, s16
 800bb92:	4652      	mov	r2, sl
 800bb94:	4631      	mov	r1, r6
 800bb96:	4628      	mov	r0, r5
 800bb98:	47b8      	blx	r7
 800bb9a:	3001      	adds	r0, #1
 800bb9c:	f43f af41 	beq.w	800ba22 <_printf_float+0xc2>
 800bba0:	f04f 0800 	mov.w	r8, #0
 800bba4:	f104 091a 	add.w	r9, r4, #26
 800bba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbaa:	3b01      	subs	r3, #1
 800bbac:	4543      	cmp	r3, r8
 800bbae:	dc09      	bgt.n	800bbc4 <_printf_float+0x264>
 800bbb0:	6823      	ldr	r3, [r4, #0]
 800bbb2:	079b      	lsls	r3, r3, #30
 800bbb4:	f100 8105 	bmi.w	800bdc2 <_printf_float+0x462>
 800bbb8:	68e0      	ldr	r0, [r4, #12]
 800bbba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbbc:	4298      	cmp	r0, r3
 800bbbe:	bfb8      	it	lt
 800bbc0:	4618      	movlt	r0, r3
 800bbc2:	e730      	b.n	800ba26 <_printf_float+0xc6>
 800bbc4:	2301      	movs	r3, #1
 800bbc6:	464a      	mov	r2, r9
 800bbc8:	4631      	mov	r1, r6
 800bbca:	4628      	mov	r0, r5
 800bbcc:	47b8      	blx	r7
 800bbce:	3001      	adds	r0, #1
 800bbd0:	f43f af27 	beq.w	800ba22 <_printf_float+0xc2>
 800bbd4:	f108 0801 	add.w	r8, r8, #1
 800bbd8:	e7e6      	b.n	800bba8 <_printf_float+0x248>
 800bbda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	dc39      	bgt.n	800bc54 <_printf_float+0x2f4>
 800bbe0:	4a1b      	ldr	r2, [pc, #108]	; (800bc50 <_printf_float+0x2f0>)
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	4631      	mov	r1, r6
 800bbe6:	4628      	mov	r0, r5
 800bbe8:	47b8      	blx	r7
 800bbea:	3001      	adds	r0, #1
 800bbec:	f43f af19 	beq.w	800ba22 <_printf_float+0xc2>
 800bbf0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bbf4:	4313      	orrs	r3, r2
 800bbf6:	d102      	bne.n	800bbfe <_printf_float+0x29e>
 800bbf8:	6823      	ldr	r3, [r4, #0]
 800bbfa:	07d9      	lsls	r1, r3, #31
 800bbfc:	d5d8      	bpl.n	800bbb0 <_printf_float+0x250>
 800bbfe:	ee18 3a10 	vmov	r3, s16
 800bc02:	4652      	mov	r2, sl
 800bc04:	4631      	mov	r1, r6
 800bc06:	4628      	mov	r0, r5
 800bc08:	47b8      	blx	r7
 800bc0a:	3001      	adds	r0, #1
 800bc0c:	f43f af09 	beq.w	800ba22 <_printf_float+0xc2>
 800bc10:	f04f 0900 	mov.w	r9, #0
 800bc14:	f104 0a1a 	add.w	sl, r4, #26
 800bc18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc1a:	425b      	negs	r3, r3
 800bc1c:	454b      	cmp	r3, r9
 800bc1e:	dc01      	bgt.n	800bc24 <_printf_float+0x2c4>
 800bc20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc22:	e792      	b.n	800bb4a <_printf_float+0x1ea>
 800bc24:	2301      	movs	r3, #1
 800bc26:	4652      	mov	r2, sl
 800bc28:	4631      	mov	r1, r6
 800bc2a:	4628      	mov	r0, r5
 800bc2c:	47b8      	blx	r7
 800bc2e:	3001      	adds	r0, #1
 800bc30:	f43f aef7 	beq.w	800ba22 <_printf_float+0xc2>
 800bc34:	f109 0901 	add.w	r9, r9, #1
 800bc38:	e7ee      	b.n	800bc18 <_printf_float+0x2b8>
 800bc3a:	bf00      	nop
 800bc3c:	7fefffff 	.word	0x7fefffff
 800bc40:	0800dc31 	.word	0x0800dc31
 800bc44:	0800dc35 	.word	0x0800dc35
 800bc48:	0800dc3d 	.word	0x0800dc3d
 800bc4c:	0800dc39 	.word	0x0800dc39
 800bc50:	0800dc41 	.word	0x0800dc41
 800bc54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	bfa8      	it	ge
 800bc5c:	461a      	movge	r2, r3
 800bc5e:	2a00      	cmp	r2, #0
 800bc60:	4691      	mov	r9, r2
 800bc62:	dc37      	bgt.n	800bcd4 <_printf_float+0x374>
 800bc64:	f04f 0b00 	mov.w	fp, #0
 800bc68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc6c:	f104 021a 	add.w	r2, r4, #26
 800bc70:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc72:	9305      	str	r3, [sp, #20]
 800bc74:	eba3 0309 	sub.w	r3, r3, r9
 800bc78:	455b      	cmp	r3, fp
 800bc7a:	dc33      	bgt.n	800bce4 <_printf_float+0x384>
 800bc7c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc80:	429a      	cmp	r2, r3
 800bc82:	db3b      	blt.n	800bcfc <_printf_float+0x39c>
 800bc84:	6823      	ldr	r3, [r4, #0]
 800bc86:	07da      	lsls	r2, r3, #31
 800bc88:	d438      	bmi.n	800bcfc <_printf_float+0x39c>
 800bc8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc8c:	9b05      	ldr	r3, [sp, #20]
 800bc8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bc90:	1ad3      	subs	r3, r2, r3
 800bc92:	eba2 0901 	sub.w	r9, r2, r1
 800bc96:	4599      	cmp	r9, r3
 800bc98:	bfa8      	it	ge
 800bc9a:	4699      	movge	r9, r3
 800bc9c:	f1b9 0f00 	cmp.w	r9, #0
 800bca0:	dc35      	bgt.n	800bd0e <_printf_float+0x3ae>
 800bca2:	f04f 0800 	mov.w	r8, #0
 800bca6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bcaa:	f104 0a1a 	add.w	sl, r4, #26
 800bcae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bcb2:	1a9b      	subs	r3, r3, r2
 800bcb4:	eba3 0309 	sub.w	r3, r3, r9
 800bcb8:	4543      	cmp	r3, r8
 800bcba:	f77f af79 	ble.w	800bbb0 <_printf_float+0x250>
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	4652      	mov	r2, sl
 800bcc2:	4631      	mov	r1, r6
 800bcc4:	4628      	mov	r0, r5
 800bcc6:	47b8      	blx	r7
 800bcc8:	3001      	adds	r0, #1
 800bcca:	f43f aeaa 	beq.w	800ba22 <_printf_float+0xc2>
 800bcce:	f108 0801 	add.w	r8, r8, #1
 800bcd2:	e7ec      	b.n	800bcae <_printf_float+0x34e>
 800bcd4:	4613      	mov	r3, r2
 800bcd6:	4631      	mov	r1, r6
 800bcd8:	4642      	mov	r2, r8
 800bcda:	4628      	mov	r0, r5
 800bcdc:	47b8      	blx	r7
 800bcde:	3001      	adds	r0, #1
 800bce0:	d1c0      	bne.n	800bc64 <_printf_float+0x304>
 800bce2:	e69e      	b.n	800ba22 <_printf_float+0xc2>
 800bce4:	2301      	movs	r3, #1
 800bce6:	4631      	mov	r1, r6
 800bce8:	4628      	mov	r0, r5
 800bcea:	9205      	str	r2, [sp, #20]
 800bcec:	47b8      	blx	r7
 800bcee:	3001      	adds	r0, #1
 800bcf0:	f43f ae97 	beq.w	800ba22 <_printf_float+0xc2>
 800bcf4:	9a05      	ldr	r2, [sp, #20]
 800bcf6:	f10b 0b01 	add.w	fp, fp, #1
 800bcfa:	e7b9      	b.n	800bc70 <_printf_float+0x310>
 800bcfc:	ee18 3a10 	vmov	r3, s16
 800bd00:	4652      	mov	r2, sl
 800bd02:	4631      	mov	r1, r6
 800bd04:	4628      	mov	r0, r5
 800bd06:	47b8      	blx	r7
 800bd08:	3001      	adds	r0, #1
 800bd0a:	d1be      	bne.n	800bc8a <_printf_float+0x32a>
 800bd0c:	e689      	b.n	800ba22 <_printf_float+0xc2>
 800bd0e:	9a05      	ldr	r2, [sp, #20]
 800bd10:	464b      	mov	r3, r9
 800bd12:	4442      	add	r2, r8
 800bd14:	4631      	mov	r1, r6
 800bd16:	4628      	mov	r0, r5
 800bd18:	47b8      	blx	r7
 800bd1a:	3001      	adds	r0, #1
 800bd1c:	d1c1      	bne.n	800bca2 <_printf_float+0x342>
 800bd1e:	e680      	b.n	800ba22 <_printf_float+0xc2>
 800bd20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd22:	2a01      	cmp	r2, #1
 800bd24:	dc01      	bgt.n	800bd2a <_printf_float+0x3ca>
 800bd26:	07db      	lsls	r3, r3, #31
 800bd28:	d538      	bpl.n	800bd9c <_printf_float+0x43c>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	4642      	mov	r2, r8
 800bd2e:	4631      	mov	r1, r6
 800bd30:	4628      	mov	r0, r5
 800bd32:	47b8      	blx	r7
 800bd34:	3001      	adds	r0, #1
 800bd36:	f43f ae74 	beq.w	800ba22 <_printf_float+0xc2>
 800bd3a:	ee18 3a10 	vmov	r3, s16
 800bd3e:	4652      	mov	r2, sl
 800bd40:	4631      	mov	r1, r6
 800bd42:	4628      	mov	r0, r5
 800bd44:	47b8      	blx	r7
 800bd46:	3001      	adds	r0, #1
 800bd48:	f43f ae6b 	beq.w	800ba22 <_printf_float+0xc2>
 800bd4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bd50:	2200      	movs	r2, #0
 800bd52:	2300      	movs	r3, #0
 800bd54:	f7f4 fed8 	bl	8000b08 <__aeabi_dcmpeq>
 800bd58:	b9d8      	cbnz	r0, 800bd92 <_printf_float+0x432>
 800bd5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd5c:	f108 0201 	add.w	r2, r8, #1
 800bd60:	3b01      	subs	r3, #1
 800bd62:	4631      	mov	r1, r6
 800bd64:	4628      	mov	r0, r5
 800bd66:	47b8      	blx	r7
 800bd68:	3001      	adds	r0, #1
 800bd6a:	d10e      	bne.n	800bd8a <_printf_float+0x42a>
 800bd6c:	e659      	b.n	800ba22 <_printf_float+0xc2>
 800bd6e:	2301      	movs	r3, #1
 800bd70:	4652      	mov	r2, sl
 800bd72:	4631      	mov	r1, r6
 800bd74:	4628      	mov	r0, r5
 800bd76:	47b8      	blx	r7
 800bd78:	3001      	adds	r0, #1
 800bd7a:	f43f ae52 	beq.w	800ba22 <_printf_float+0xc2>
 800bd7e:	f108 0801 	add.w	r8, r8, #1
 800bd82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd84:	3b01      	subs	r3, #1
 800bd86:	4543      	cmp	r3, r8
 800bd88:	dcf1      	bgt.n	800bd6e <_printf_float+0x40e>
 800bd8a:	464b      	mov	r3, r9
 800bd8c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bd90:	e6dc      	b.n	800bb4c <_printf_float+0x1ec>
 800bd92:	f04f 0800 	mov.w	r8, #0
 800bd96:	f104 0a1a 	add.w	sl, r4, #26
 800bd9a:	e7f2      	b.n	800bd82 <_printf_float+0x422>
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	4642      	mov	r2, r8
 800bda0:	e7df      	b.n	800bd62 <_printf_float+0x402>
 800bda2:	2301      	movs	r3, #1
 800bda4:	464a      	mov	r2, r9
 800bda6:	4631      	mov	r1, r6
 800bda8:	4628      	mov	r0, r5
 800bdaa:	47b8      	blx	r7
 800bdac:	3001      	adds	r0, #1
 800bdae:	f43f ae38 	beq.w	800ba22 <_printf_float+0xc2>
 800bdb2:	f108 0801 	add.w	r8, r8, #1
 800bdb6:	68e3      	ldr	r3, [r4, #12]
 800bdb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bdba:	1a5b      	subs	r3, r3, r1
 800bdbc:	4543      	cmp	r3, r8
 800bdbe:	dcf0      	bgt.n	800bda2 <_printf_float+0x442>
 800bdc0:	e6fa      	b.n	800bbb8 <_printf_float+0x258>
 800bdc2:	f04f 0800 	mov.w	r8, #0
 800bdc6:	f104 0919 	add.w	r9, r4, #25
 800bdca:	e7f4      	b.n	800bdb6 <_printf_float+0x456>

0800bdcc <_printf_common>:
 800bdcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdd0:	4616      	mov	r6, r2
 800bdd2:	4699      	mov	r9, r3
 800bdd4:	688a      	ldr	r2, [r1, #8]
 800bdd6:	690b      	ldr	r3, [r1, #16]
 800bdd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bddc:	4293      	cmp	r3, r2
 800bdde:	bfb8      	it	lt
 800bde0:	4613      	movlt	r3, r2
 800bde2:	6033      	str	r3, [r6, #0]
 800bde4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bde8:	4607      	mov	r7, r0
 800bdea:	460c      	mov	r4, r1
 800bdec:	b10a      	cbz	r2, 800bdf2 <_printf_common+0x26>
 800bdee:	3301      	adds	r3, #1
 800bdf0:	6033      	str	r3, [r6, #0]
 800bdf2:	6823      	ldr	r3, [r4, #0]
 800bdf4:	0699      	lsls	r1, r3, #26
 800bdf6:	bf42      	ittt	mi
 800bdf8:	6833      	ldrmi	r3, [r6, #0]
 800bdfa:	3302      	addmi	r3, #2
 800bdfc:	6033      	strmi	r3, [r6, #0]
 800bdfe:	6825      	ldr	r5, [r4, #0]
 800be00:	f015 0506 	ands.w	r5, r5, #6
 800be04:	d106      	bne.n	800be14 <_printf_common+0x48>
 800be06:	f104 0a19 	add.w	sl, r4, #25
 800be0a:	68e3      	ldr	r3, [r4, #12]
 800be0c:	6832      	ldr	r2, [r6, #0]
 800be0e:	1a9b      	subs	r3, r3, r2
 800be10:	42ab      	cmp	r3, r5
 800be12:	dc26      	bgt.n	800be62 <_printf_common+0x96>
 800be14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be18:	1e13      	subs	r3, r2, #0
 800be1a:	6822      	ldr	r2, [r4, #0]
 800be1c:	bf18      	it	ne
 800be1e:	2301      	movne	r3, #1
 800be20:	0692      	lsls	r2, r2, #26
 800be22:	d42b      	bmi.n	800be7c <_printf_common+0xb0>
 800be24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be28:	4649      	mov	r1, r9
 800be2a:	4638      	mov	r0, r7
 800be2c:	47c0      	blx	r8
 800be2e:	3001      	adds	r0, #1
 800be30:	d01e      	beq.n	800be70 <_printf_common+0xa4>
 800be32:	6823      	ldr	r3, [r4, #0]
 800be34:	68e5      	ldr	r5, [r4, #12]
 800be36:	6832      	ldr	r2, [r6, #0]
 800be38:	f003 0306 	and.w	r3, r3, #6
 800be3c:	2b04      	cmp	r3, #4
 800be3e:	bf08      	it	eq
 800be40:	1aad      	subeq	r5, r5, r2
 800be42:	68a3      	ldr	r3, [r4, #8]
 800be44:	6922      	ldr	r2, [r4, #16]
 800be46:	bf0c      	ite	eq
 800be48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be4c:	2500      	movne	r5, #0
 800be4e:	4293      	cmp	r3, r2
 800be50:	bfc4      	itt	gt
 800be52:	1a9b      	subgt	r3, r3, r2
 800be54:	18ed      	addgt	r5, r5, r3
 800be56:	2600      	movs	r6, #0
 800be58:	341a      	adds	r4, #26
 800be5a:	42b5      	cmp	r5, r6
 800be5c:	d11a      	bne.n	800be94 <_printf_common+0xc8>
 800be5e:	2000      	movs	r0, #0
 800be60:	e008      	b.n	800be74 <_printf_common+0xa8>
 800be62:	2301      	movs	r3, #1
 800be64:	4652      	mov	r2, sl
 800be66:	4649      	mov	r1, r9
 800be68:	4638      	mov	r0, r7
 800be6a:	47c0      	blx	r8
 800be6c:	3001      	adds	r0, #1
 800be6e:	d103      	bne.n	800be78 <_printf_common+0xac>
 800be70:	f04f 30ff 	mov.w	r0, #4294967295
 800be74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be78:	3501      	adds	r5, #1
 800be7a:	e7c6      	b.n	800be0a <_printf_common+0x3e>
 800be7c:	18e1      	adds	r1, r4, r3
 800be7e:	1c5a      	adds	r2, r3, #1
 800be80:	2030      	movs	r0, #48	; 0x30
 800be82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800be86:	4422      	add	r2, r4
 800be88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800be8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800be90:	3302      	adds	r3, #2
 800be92:	e7c7      	b.n	800be24 <_printf_common+0x58>
 800be94:	2301      	movs	r3, #1
 800be96:	4622      	mov	r2, r4
 800be98:	4649      	mov	r1, r9
 800be9a:	4638      	mov	r0, r7
 800be9c:	47c0      	blx	r8
 800be9e:	3001      	adds	r0, #1
 800bea0:	d0e6      	beq.n	800be70 <_printf_common+0xa4>
 800bea2:	3601      	adds	r6, #1
 800bea4:	e7d9      	b.n	800be5a <_printf_common+0x8e>
	...

0800bea8 <_printf_i>:
 800bea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800beac:	460c      	mov	r4, r1
 800beae:	4691      	mov	r9, r2
 800beb0:	7e27      	ldrb	r7, [r4, #24]
 800beb2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800beb4:	2f78      	cmp	r7, #120	; 0x78
 800beb6:	4680      	mov	r8, r0
 800beb8:	469a      	mov	sl, r3
 800beba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bebe:	d807      	bhi.n	800bed0 <_printf_i+0x28>
 800bec0:	2f62      	cmp	r7, #98	; 0x62
 800bec2:	d80a      	bhi.n	800beda <_printf_i+0x32>
 800bec4:	2f00      	cmp	r7, #0
 800bec6:	f000 80d8 	beq.w	800c07a <_printf_i+0x1d2>
 800beca:	2f58      	cmp	r7, #88	; 0x58
 800becc:	f000 80a3 	beq.w	800c016 <_printf_i+0x16e>
 800bed0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bed4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bed8:	e03a      	b.n	800bf50 <_printf_i+0xa8>
 800beda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bede:	2b15      	cmp	r3, #21
 800bee0:	d8f6      	bhi.n	800bed0 <_printf_i+0x28>
 800bee2:	a001      	add	r0, pc, #4	; (adr r0, 800bee8 <_printf_i+0x40>)
 800bee4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800bee8:	0800bf41 	.word	0x0800bf41
 800beec:	0800bf55 	.word	0x0800bf55
 800bef0:	0800bed1 	.word	0x0800bed1
 800bef4:	0800bed1 	.word	0x0800bed1
 800bef8:	0800bed1 	.word	0x0800bed1
 800befc:	0800bed1 	.word	0x0800bed1
 800bf00:	0800bf55 	.word	0x0800bf55
 800bf04:	0800bed1 	.word	0x0800bed1
 800bf08:	0800bed1 	.word	0x0800bed1
 800bf0c:	0800bed1 	.word	0x0800bed1
 800bf10:	0800bed1 	.word	0x0800bed1
 800bf14:	0800c061 	.word	0x0800c061
 800bf18:	0800bf85 	.word	0x0800bf85
 800bf1c:	0800c043 	.word	0x0800c043
 800bf20:	0800bed1 	.word	0x0800bed1
 800bf24:	0800bed1 	.word	0x0800bed1
 800bf28:	0800c083 	.word	0x0800c083
 800bf2c:	0800bed1 	.word	0x0800bed1
 800bf30:	0800bf85 	.word	0x0800bf85
 800bf34:	0800bed1 	.word	0x0800bed1
 800bf38:	0800bed1 	.word	0x0800bed1
 800bf3c:	0800c04b 	.word	0x0800c04b
 800bf40:	680b      	ldr	r3, [r1, #0]
 800bf42:	1d1a      	adds	r2, r3, #4
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	600a      	str	r2, [r1, #0]
 800bf48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800bf4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf50:	2301      	movs	r3, #1
 800bf52:	e0a3      	b.n	800c09c <_printf_i+0x1f4>
 800bf54:	6825      	ldr	r5, [r4, #0]
 800bf56:	6808      	ldr	r0, [r1, #0]
 800bf58:	062e      	lsls	r6, r5, #24
 800bf5a:	f100 0304 	add.w	r3, r0, #4
 800bf5e:	d50a      	bpl.n	800bf76 <_printf_i+0xce>
 800bf60:	6805      	ldr	r5, [r0, #0]
 800bf62:	600b      	str	r3, [r1, #0]
 800bf64:	2d00      	cmp	r5, #0
 800bf66:	da03      	bge.n	800bf70 <_printf_i+0xc8>
 800bf68:	232d      	movs	r3, #45	; 0x2d
 800bf6a:	426d      	negs	r5, r5
 800bf6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf70:	485e      	ldr	r0, [pc, #376]	; (800c0ec <_printf_i+0x244>)
 800bf72:	230a      	movs	r3, #10
 800bf74:	e019      	b.n	800bfaa <_printf_i+0x102>
 800bf76:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bf7a:	6805      	ldr	r5, [r0, #0]
 800bf7c:	600b      	str	r3, [r1, #0]
 800bf7e:	bf18      	it	ne
 800bf80:	b22d      	sxthne	r5, r5
 800bf82:	e7ef      	b.n	800bf64 <_printf_i+0xbc>
 800bf84:	680b      	ldr	r3, [r1, #0]
 800bf86:	6825      	ldr	r5, [r4, #0]
 800bf88:	1d18      	adds	r0, r3, #4
 800bf8a:	6008      	str	r0, [r1, #0]
 800bf8c:	0628      	lsls	r0, r5, #24
 800bf8e:	d501      	bpl.n	800bf94 <_printf_i+0xec>
 800bf90:	681d      	ldr	r5, [r3, #0]
 800bf92:	e002      	b.n	800bf9a <_printf_i+0xf2>
 800bf94:	0669      	lsls	r1, r5, #25
 800bf96:	d5fb      	bpl.n	800bf90 <_printf_i+0xe8>
 800bf98:	881d      	ldrh	r5, [r3, #0]
 800bf9a:	4854      	ldr	r0, [pc, #336]	; (800c0ec <_printf_i+0x244>)
 800bf9c:	2f6f      	cmp	r7, #111	; 0x6f
 800bf9e:	bf0c      	ite	eq
 800bfa0:	2308      	moveq	r3, #8
 800bfa2:	230a      	movne	r3, #10
 800bfa4:	2100      	movs	r1, #0
 800bfa6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bfaa:	6866      	ldr	r6, [r4, #4]
 800bfac:	60a6      	str	r6, [r4, #8]
 800bfae:	2e00      	cmp	r6, #0
 800bfb0:	bfa2      	ittt	ge
 800bfb2:	6821      	ldrge	r1, [r4, #0]
 800bfb4:	f021 0104 	bicge.w	r1, r1, #4
 800bfb8:	6021      	strge	r1, [r4, #0]
 800bfba:	b90d      	cbnz	r5, 800bfc0 <_printf_i+0x118>
 800bfbc:	2e00      	cmp	r6, #0
 800bfbe:	d04d      	beq.n	800c05c <_printf_i+0x1b4>
 800bfc0:	4616      	mov	r6, r2
 800bfc2:	fbb5 f1f3 	udiv	r1, r5, r3
 800bfc6:	fb03 5711 	mls	r7, r3, r1, r5
 800bfca:	5dc7      	ldrb	r7, [r0, r7]
 800bfcc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bfd0:	462f      	mov	r7, r5
 800bfd2:	42bb      	cmp	r3, r7
 800bfd4:	460d      	mov	r5, r1
 800bfd6:	d9f4      	bls.n	800bfc2 <_printf_i+0x11a>
 800bfd8:	2b08      	cmp	r3, #8
 800bfda:	d10b      	bne.n	800bff4 <_printf_i+0x14c>
 800bfdc:	6823      	ldr	r3, [r4, #0]
 800bfde:	07df      	lsls	r7, r3, #31
 800bfe0:	d508      	bpl.n	800bff4 <_printf_i+0x14c>
 800bfe2:	6923      	ldr	r3, [r4, #16]
 800bfe4:	6861      	ldr	r1, [r4, #4]
 800bfe6:	4299      	cmp	r1, r3
 800bfe8:	bfde      	ittt	le
 800bfea:	2330      	movle	r3, #48	; 0x30
 800bfec:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bff0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bff4:	1b92      	subs	r2, r2, r6
 800bff6:	6122      	str	r2, [r4, #16]
 800bff8:	f8cd a000 	str.w	sl, [sp]
 800bffc:	464b      	mov	r3, r9
 800bffe:	aa03      	add	r2, sp, #12
 800c000:	4621      	mov	r1, r4
 800c002:	4640      	mov	r0, r8
 800c004:	f7ff fee2 	bl	800bdcc <_printf_common>
 800c008:	3001      	adds	r0, #1
 800c00a:	d14c      	bne.n	800c0a6 <_printf_i+0x1fe>
 800c00c:	f04f 30ff 	mov.w	r0, #4294967295
 800c010:	b004      	add	sp, #16
 800c012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c016:	4835      	ldr	r0, [pc, #212]	; (800c0ec <_printf_i+0x244>)
 800c018:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c01c:	6823      	ldr	r3, [r4, #0]
 800c01e:	680e      	ldr	r6, [r1, #0]
 800c020:	061f      	lsls	r7, r3, #24
 800c022:	f856 5b04 	ldr.w	r5, [r6], #4
 800c026:	600e      	str	r6, [r1, #0]
 800c028:	d514      	bpl.n	800c054 <_printf_i+0x1ac>
 800c02a:	07d9      	lsls	r1, r3, #31
 800c02c:	bf44      	itt	mi
 800c02e:	f043 0320 	orrmi.w	r3, r3, #32
 800c032:	6023      	strmi	r3, [r4, #0]
 800c034:	b91d      	cbnz	r5, 800c03e <_printf_i+0x196>
 800c036:	6823      	ldr	r3, [r4, #0]
 800c038:	f023 0320 	bic.w	r3, r3, #32
 800c03c:	6023      	str	r3, [r4, #0]
 800c03e:	2310      	movs	r3, #16
 800c040:	e7b0      	b.n	800bfa4 <_printf_i+0xfc>
 800c042:	6823      	ldr	r3, [r4, #0]
 800c044:	f043 0320 	orr.w	r3, r3, #32
 800c048:	6023      	str	r3, [r4, #0]
 800c04a:	2378      	movs	r3, #120	; 0x78
 800c04c:	4828      	ldr	r0, [pc, #160]	; (800c0f0 <_printf_i+0x248>)
 800c04e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c052:	e7e3      	b.n	800c01c <_printf_i+0x174>
 800c054:	065e      	lsls	r6, r3, #25
 800c056:	bf48      	it	mi
 800c058:	b2ad      	uxthmi	r5, r5
 800c05a:	e7e6      	b.n	800c02a <_printf_i+0x182>
 800c05c:	4616      	mov	r6, r2
 800c05e:	e7bb      	b.n	800bfd8 <_printf_i+0x130>
 800c060:	680b      	ldr	r3, [r1, #0]
 800c062:	6826      	ldr	r6, [r4, #0]
 800c064:	6960      	ldr	r0, [r4, #20]
 800c066:	1d1d      	adds	r5, r3, #4
 800c068:	600d      	str	r5, [r1, #0]
 800c06a:	0635      	lsls	r5, r6, #24
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	d501      	bpl.n	800c074 <_printf_i+0x1cc>
 800c070:	6018      	str	r0, [r3, #0]
 800c072:	e002      	b.n	800c07a <_printf_i+0x1d2>
 800c074:	0671      	lsls	r1, r6, #25
 800c076:	d5fb      	bpl.n	800c070 <_printf_i+0x1c8>
 800c078:	8018      	strh	r0, [r3, #0]
 800c07a:	2300      	movs	r3, #0
 800c07c:	6123      	str	r3, [r4, #16]
 800c07e:	4616      	mov	r6, r2
 800c080:	e7ba      	b.n	800bff8 <_printf_i+0x150>
 800c082:	680b      	ldr	r3, [r1, #0]
 800c084:	1d1a      	adds	r2, r3, #4
 800c086:	600a      	str	r2, [r1, #0]
 800c088:	681e      	ldr	r6, [r3, #0]
 800c08a:	6862      	ldr	r2, [r4, #4]
 800c08c:	2100      	movs	r1, #0
 800c08e:	4630      	mov	r0, r6
 800c090:	f7f4 f8c6 	bl	8000220 <memchr>
 800c094:	b108      	cbz	r0, 800c09a <_printf_i+0x1f2>
 800c096:	1b80      	subs	r0, r0, r6
 800c098:	6060      	str	r0, [r4, #4]
 800c09a:	6863      	ldr	r3, [r4, #4]
 800c09c:	6123      	str	r3, [r4, #16]
 800c09e:	2300      	movs	r3, #0
 800c0a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0a4:	e7a8      	b.n	800bff8 <_printf_i+0x150>
 800c0a6:	6923      	ldr	r3, [r4, #16]
 800c0a8:	4632      	mov	r2, r6
 800c0aa:	4649      	mov	r1, r9
 800c0ac:	4640      	mov	r0, r8
 800c0ae:	47d0      	blx	sl
 800c0b0:	3001      	adds	r0, #1
 800c0b2:	d0ab      	beq.n	800c00c <_printf_i+0x164>
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	079b      	lsls	r3, r3, #30
 800c0b8:	d413      	bmi.n	800c0e2 <_printf_i+0x23a>
 800c0ba:	68e0      	ldr	r0, [r4, #12]
 800c0bc:	9b03      	ldr	r3, [sp, #12]
 800c0be:	4298      	cmp	r0, r3
 800c0c0:	bfb8      	it	lt
 800c0c2:	4618      	movlt	r0, r3
 800c0c4:	e7a4      	b.n	800c010 <_printf_i+0x168>
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	4632      	mov	r2, r6
 800c0ca:	4649      	mov	r1, r9
 800c0cc:	4640      	mov	r0, r8
 800c0ce:	47d0      	blx	sl
 800c0d0:	3001      	adds	r0, #1
 800c0d2:	d09b      	beq.n	800c00c <_printf_i+0x164>
 800c0d4:	3501      	adds	r5, #1
 800c0d6:	68e3      	ldr	r3, [r4, #12]
 800c0d8:	9903      	ldr	r1, [sp, #12]
 800c0da:	1a5b      	subs	r3, r3, r1
 800c0dc:	42ab      	cmp	r3, r5
 800c0de:	dcf2      	bgt.n	800c0c6 <_printf_i+0x21e>
 800c0e0:	e7eb      	b.n	800c0ba <_printf_i+0x212>
 800c0e2:	2500      	movs	r5, #0
 800c0e4:	f104 0619 	add.w	r6, r4, #25
 800c0e8:	e7f5      	b.n	800c0d6 <_printf_i+0x22e>
 800c0ea:	bf00      	nop
 800c0ec:	0800dc43 	.word	0x0800dc43
 800c0f0:	0800dc54 	.word	0x0800dc54

0800c0f4 <iprintf>:
 800c0f4:	b40f      	push	{r0, r1, r2, r3}
 800c0f6:	4b0a      	ldr	r3, [pc, #40]	; (800c120 <iprintf+0x2c>)
 800c0f8:	b513      	push	{r0, r1, r4, lr}
 800c0fa:	681c      	ldr	r4, [r3, #0]
 800c0fc:	b124      	cbz	r4, 800c108 <iprintf+0x14>
 800c0fe:	69a3      	ldr	r3, [r4, #24]
 800c100:	b913      	cbnz	r3, 800c108 <iprintf+0x14>
 800c102:	4620      	mov	r0, r4
 800c104:	f7ff f82e 	bl	800b164 <__sinit>
 800c108:	ab05      	add	r3, sp, #20
 800c10a:	9a04      	ldr	r2, [sp, #16]
 800c10c:	68a1      	ldr	r1, [r4, #8]
 800c10e:	9301      	str	r3, [sp, #4]
 800c110:	4620      	mov	r0, r4
 800c112:	f7ff fa55 	bl	800b5c0 <_vfiprintf_r>
 800c116:	b002      	add	sp, #8
 800c118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c11c:	b004      	add	sp, #16
 800c11e:	4770      	bx	lr
 800c120:	200002cc 	.word	0x200002cc

0800c124 <_sbrk_r>:
 800c124:	b538      	push	{r3, r4, r5, lr}
 800c126:	4d06      	ldr	r5, [pc, #24]	; (800c140 <_sbrk_r+0x1c>)
 800c128:	2300      	movs	r3, #0
 800c12a:	4604      	mov	r4, r0
 800c12c:	4608      	mov	r0, r1
 800c12e:	602b      	str	r3, [r5, #0]
 800c130:	f7f5 fde0 	bl	8001cf4 <_sbrk>
 800c134:	1c43      	adds	r3, r0, #1
 800c136:	d102      	bne.n	800c13e <_sbrk_r+0x1a>
 800c138:	682b      	ldr	r3, [r5, #0]
 800c13a:	b103      	cbz	r3, 800c13e <_sbrk_r+0x1a>
 800c13c:	6023      	str	r3, [r4, #0]
 800c13e:	bd38      	pop	{r3, r4, r5, pc}
 800c140:	20000c90 	.word	0x20000c90

0800c144 <__sread>:
 800c144:	b510      	push	{r4, lr}
 800c146:	460c      	mov	r4, r1
 800c148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c14c:	f001 fb72 	bl	800d834 <_read_r>
 800c150:	2800      	cmp	r0, #0
 800c152:	bfab      	itete	ge
 800c154:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c156:	89a3      	ldrhlt	r3, [r4, #12]
 800c158:	181b      	addge	r3, r3, r0
 800c15a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c15e:	bfac      	ite	ge
 800c160:	6563      	strge	r3, [r4, #84]	; 0x54
 800c162:	81a3      	strhlt	r3, [r4, #12]
 800c164:	bd10      	pop	{r4, pc}

0800c166 <__swrite>:
 800c166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c16a:	461f      	mov	r7, r3
 800c16c:	898b      	ldrh	r3, [r1, #12]
 800c16e:	05db      	lsls	r3, r3, #23
 800c170:	4605      	mov	r5, r0
 800c172:	460c      	mov	r4, r1
 800c174:	4616      	mov	r6, r2
 800c176:	d505      	bpl.n	800c184 <__swrite+0x1e>
 800c178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c17c:	2302      	movs	r3, #2
 800c17e:	2200      	movs	r2, #0
 800c180:	f000 ffac 	bl	800d0dc <_lseek_r>
 800c184:	89a3      	ldrh	r3, [r4, #12]
 800c186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c18a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c18e:	81a3      	strh	r3, [r4, #12]
 800c190:	4632      	mov	r2, r6
 800c192:	463b      	mov	r3, r7
 800c194:	4628      	mov	r0, r5
 800c196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c19a:	f000 b871 	b.w	800c280 <_write_r>

0800c19e <__sseek>:
 800c19e:	b510      	push	{r4, lr}
 800c1a0:	460c      	mov	r4, r1
 800c1a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1a6:	f000 ff99 	bl	800d0dc <_lseek_r>
 800c1aa:	1c43      	adds	r3, r0, #1
 800c1ac:	89a3      	ldrh	r3, [r4, #12]
 800c1ae:	bf15      	itete	ne
 800c1b0:	6560      	strne	r0, [r4, #84]	; 0x54
 800c1b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c1b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c1ba:	81a3      	strheq	r3, [r4, #12]
 800c1bc:	bf18      	it	ne
 800c1be:	81a3      	strhne	r3, [r4, #12]
 800c1c0:	bd10      	pop	{r4, pc}

0800c1c2 <__sclose>:
 800c1c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1c6:	f000 b8db 	b.w	800c380 <_close_r>

0800c1ca <strcpy>:
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c1d0:	f803 2b01 	strb.w	r2, [r3], #1
 800c1d4:	2a00      	cmp	r2, #0
 800c1d6:	d1f9      	bne.n	800c1cc <strcpy+0x2>
 800c1d8:	4770      	bx	lr
	...

0800c1dc <__swbuf_r>:
 800c1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1de:	460e      	mov	r6, r1
 800c1e0:	4614      	mov	r4, r2
 800c1e2:	4605      	mov	r5, r0
 800c1e4:	b118      	cbz	r0, 800c1ee <__swbuf_r+0x12>
 800c1e6:	6983      	ldr	r3, [r0, #24]
 800c1e8:	b90b      	cbnz	r3, 800c1ee <__swbuf_r+0x12>
 800c1ea:	f7fe ffbb 	bl	800b164 <__sinit>
 800c1ee:	4b21      	ldr	r3, [pc, #132]	; (800c274 <__swbuf_r+0x98>)
 800c1f0:	429c      	cmp	r4, r3
 800c1f2:	d12b      	bne.n	800c24c <__swbuf_r+0x70>
 800c1f4:	686c      	ldr	r4, [r5, #4]
 800c1f6:	69a3      	ldr	r3, [r4, #24]
 800c1f8:	60a3      	str	r3, [r4, #8]
 800c1fa:	89a3      	ldrh	r3, [r4, #12]
 800c1fc:	071a      	lsls	r2, r3, #28
 800c1fe:	d52f      	bpl.n	800c260 <__swbuf_r+0x84>
 800c200:	6923      	ldr	r3, [r4, #16]
 800c202:	b36b      	cbz	r3, 800c260 <__swbuf_r+0x84>
 800c204:	6923      	ldr	r3, [r4, #16]
 800c206:	6820      	ldr	r0, [r4, #0]
 800c208:	1ac0      	subs	r0, r0, r3
 800c20a:	6963      	ldr	r3, [r4, #20]
 800c20c:	b2f6      	uxtb	r6, r6
 800c20e:	4283      	cmp	r3, r0
 800c210:	4637      	mov	r7, r6
 800c212:	dc04      	bgt.n	800c21e <__swbuf_r+0x42>
 800c214:	4621      	mov	r1, r4
 800c216:	4628      	mov	r0, r5
 800c218:	f7fe ff10 	bl	800b03c <_fflush_r>
 800c21c:	bb30      	cbnz	r0, 800c26c <__swbuf_r+0x90>
 800c21e:	68a3      	ldr	r3, [r4, #8]
 800c220:	3b01      	subs	r3, #1
 800c222:	60a3      	str	r3, [r4, #8]
 800c224:	6823      	ldr	r3, [r4, #0]
 800c226:	1c5a      	adds	r2, r3, #1
 800c228:	6022      	str	r2, [r4, #0]
 800c22a:	701e      	strb	r6, [r3, #0]
 800c22c:	6963      	ldr	r3, [r4, #20]
 800c22e:	3001      	adds	r0, #1
 800c230:	4283      	cmp	r3, r0
 800c232:	d004      	beq.n	800c23e <__swbuf_r+0x62>
 800c234:	89a3      	ldrh	r3, [r4, #12]
 800c236:	07db      	lsls	r3, r3, #31
 800c238:	d506      	bpl.n	800c248 <__swbuf_r+0x6c>
 800c23a:	2e0a      	cmp	r6, #10
 800c23c:	d104      	bne.n	800c248 <__swbuf_r+0x6c>
 800c23e:	4621      	mov	r1, r4
 800c240:	4628      	mov	r0, r5
 800c242:	f7fe fefb 	bl	800b03c <_fflush_r>
 800c246:	b988      	cbnz	r0, 800c26c <__swbuf_r+0x90>
 800c248:	4638      	mov	r0, r7
 800c24a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c24c:	4b0a      	ldr	r3, [pc, #40]	; (800c278 <__swbuf_r+0x9c>)
 800c24e:	429c      	cmp	r4, r3
 800c250:	d101      	bne.n	800c256 <__swbuf_r+0x7a>
 800c252:	68ac      	ldr	r4, [r5, #8]
 800c254:	e7cf      	b.n	800c1f6 <__swbuf_r+0x1a>
 800c256:	4b09      	ldr	r3, [pc, #36]	; (800c27c <__swbuf_r+0xa0>)
 800c258:	429c      	cmp	r4, r3
 800c25a:	bf08      	it	eq
 800c25c:	68ec      	ldreq	r4, [r5, #12]
 800c25e:	e7ca      	b.n	800c1f6 <__swbuf_r+0x1a>
 800c260:	4621      	mov	r1, r4
 800c262:	4628      	mov	r0, r5
 800c264:	f000 f81e 	bl	800c2a4 <__swsetup_r>
 800c268:	2800      	cmp	r0, #0
 800c26a:	d0cb      	beq.n	800c204 <__swbuf_r+0x28>
 800c26c:	f04f 37ff 	mov.w	r7, #4294967295
 800c270:	e7ea      	b.n	800c248 <__swbuf_r+0x6c>
 800c272:	bf00      	nop
 800c274:	0800dbdc 	.word	0x0800dbdc
 800c278:	0800dbfc 	.word	0x0800dbfc
 800c27c:	0800dbbc 	.word	0x0800dbbc

0800c280 <_write_r>:
 800c280:	b538      	push	{r3, r4, r5, lr}
 800c282:	4d07      	ldr	r5, [pc, #28]	; (800c2a0 <_write_r+0x20>)
 800c284:	4604      	mov	r4, r0
 800c286:	4608      	mov	r0, r1
 800c288:	4611      	mov	r1, r2
 800c28a:	2200      	movs	r2, #0
 800c28c:	602a      	str	r2, [r5, #0]
 800c28e:	461a      	mov	r2, r3
 800c290:	f7f5 fcdf 	bl	8001c52 <_write>
 800c294:	1c43      	adds	r3, r0, #1
 800c296:	d102      	bne.n	800c29e <_write_r+0x1e>
 800c298:	682b      	ldr	r3, [r5, #0]
 800c29a:	b103      	cbz	r3, 800c29e <_write_r+0x1e>
 800c29c:	6023      	str	r3, [r4, #0]
 800c29e:	bd38      	pop	{r3, r4, r5, pc}
 800c2a0:	20000c90 	.word	0x20000c90

0800c2a4 <__swsetup_r>:
 800c2a4:	4b32      	ldr	r3, [pc, #200]	; (800c370 <__swsetup_r+0xcc>)
 800c2a6:	b570      	push	{r4, r5, r6, lr}
 800c2a8:	681d      	ldr	r5, [r3, #0]
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	460c      	mov	r4, r1
 800c2ae:	b125      	cbz	r5, 800c2ba <__swsetup_r+0x16>
 800c2b0:	69ab      	ldr	r3, [r5, #24]
 800c2b2:	b913      	cbnz	r3, 800c2ba <__swsetup_r+0x16>
 800c2b4:	4628      	mov	r0, r5
 800c2b6:	f7fe ff55 	bl	800b164 <__sinit>
 800c2ba:	4b2e      	ldr	r3, [pc, #184]	; (800c374 <__swsetup_r+0xd0>)
 800c2bc:	429c      	cmp	r4, r3
 800c2be:	d10f      	bne.n	800c2e0 <__swsetup_r+0x3c>
 800c2c0:	686c      	ldr	r4, [r5, #4]
 800c2c2:	89a3      	ldrh	r3, [r4, #12]
 800c2c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c2c8:	0719      	lsls	r1, r3, #28
 800c2ca:	d42c      	bmi.n	800c326 <__swsetup_r+0x82>
 800c2cc:	06dd      	lsls	r5, r3, #27
 800c2ce:	d411      	bmi.n	800c2f4 <__swsetup_r+0x50>
 800c2d0:	2309      	movs	r3, #9
 800c2d2:	6033      	str	r3, [r6, #0]
 800c2d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c2d8:	81a3      	strh	r3, [r4, #12]
 800c2da:	f04f 30ff 	mov.w	r0, #4294967295
 800c2de:	e03e      	b.n	800c35e <__swsetup_r+0xba>
 800c2e0:	4b25      	ldr	r3, [pc, #148]	; (800c378 <__swsetup_r+0xd4>)
 800c2e2:	429c      	cmp	r4, r3
 800c2e4:	d101      	bne.n	800c2ea <__swsetup_r+0x46>
 800c2e6:	68ac      	ldr	r4, [r5, #8]
 800c2e8:	e7eb      	b.n	800c2c2 <__swsetup_r+0x1e>
 800c2ea:	4b24      	ldr	r3, [pc, #144]	; (800c37c <__swsetup_r+0xd8>)
 800c2ec:	429c      	cmp	r4, r3
 800c2ee:	bf08      	it	eq
 800c2f0:	68ec      	ldreq	r4, [r5, #12]
 800c2f2:	e7e6      	b.n	800c2c2 <__swsetup_r+0x1e>
 800c2f4:	0758      	lsls	r0, r3, #29
 800c2f6:	d512      	bpl.n	800c31e <__swsetup_r+0x7a>
 800c2f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c2fa:	b141      	cbz	r1, 800c30e <__swsetup_r+0x6a>
 800c2fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c300:	4299      	cmp	r1, r3
 800c302:	d002      	beq.n	800c30a <__swsetup_r+0x66>
 800c304:	4630      	mov	r0, r6
 800c306:	f7ff f887 	bl	800b418 <_free_r>
 800c30a:	2300      	movs	r3, #0
 800c30c:	6363      	str	r3, [r4, #52]	; 0x34
 800c30e:	89a3      	ldrh	r3, [r4, #12]
 800c310:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c314:	81a3      	strh	r3, [r4, #12]
 800c316:	2300      	movs	r3, #0
 800c318:	6063      	str	r3, [r4, #4]
 800c31a:	6923      	ldr	r3, [r4, #16]
 800c31c:	6023      	str	r3, [r4, #0]
 800c31e:	89a3      	ldrh	r3, [r4, #12]
 800c320:	f043 0308 	orr.w	r3, r3, #8
 800c324:	81a3      	strh	r3, [r4, #12]
 800c326:	6923      	ldr	r3, [r4, #16]
 800c328:	b94b      	cbnz	r3, 800c33e <__swsetup_r+0x9a>
 800c32a:	89a3      	ldrh	r3, [r4, #12]
 800c32c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c334:	d003      	beq.n	800c33e <__swsetup_r+0x9a>
 800c336:	4621      	mov	r1, r4
 800c338:	4630      	mov	r0, r6
 800c33a:	f7ff f80f 	bl	800b35c <__smakebuf_r>
 800c33e:	89a0      	ldrh	r0, [r4, #12]
 800c340:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c344:	f010 0301 	ands.w	r3, r0, #1
 800c348:	d00a      	beq.n	800c360 <__swsetup_r+0xbc>
 800c34a:	2300      	movs	r3, #0
 800c34c:	60a3      	str	r3, [r4, #8]
 800c34e:	6963      	ldr	r3, [r4, #20]
 800c350:	425b      	negs	r3, r3
 800c352:	61a3      	str	r3, [r4, #24]
 800c354:	6923      	ldr	r3, [r4, #16]
 800c356:	b943      	cbnz	r3, 800c36a <__swsetup_r+0xc6>
 800c358:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c35c:	d1ba      	bne.n	800c2d4 <__swsetup_r+0x30>
 800c35e:	bd70      	pop	{r4, r5, r6, pc}
 800c360:	0781      	lsls	r1, r0, #30
 800c362:	bf58      	it	pl
 800c364:	6963      	ldrpl	r3, [r4, #20]
 800c366:	60a3      	str	r3, [r4, #8]
 800c368:	e7f4      	b.n	800c354 <__swsetup_r+0xb0>
 800c36a:	2000      	movs	r0, #0
 800c36c:	e7f7      	b.n	800c35e <__swsetup_r+0xba>
 800c36e:	bf00      	nop
 800c370:	200002cc 	.word	0x200002cc
 800c374:	0800dbdc 	.word	0x0800dbdc
 800c378:	0800dbfc 	.word	0x0800dbfc
 800c37c:	0800dbbc 	.word	0x0800dbbc

0800c380 <_close_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	4d06      	ldr	r5, [pc, #24]	; (800c39c <_close_r+0x1c>)
 800c384:	2300      	movs	r3, #0
 800c386:	4604      	mov	r4, r0
 800c388:	4608      	mov	r0, r1
 800c38a:	602b      	str	r3, [r5, #0]
 800c38c:	f7f5 fc7d 	bl	8001c8a <_close>
 800c390:	1c43      	adds	r3, r0, #1
 800c392:	d102      	bne.n	800c39a <_close_r+0x1a>
 800c394:	682b      	ldr	r3, [r5, #0]
 800c396:	b103      	cbz	r3, 800c39a <_close_r+0x1a>
 800c398:	6023      	str	r3, [r4, #0]
 800c39a:	bd38      	pop	{r3, r4, r5, pc}
 800c39c:	20000c90 	.word	0x20000c90

0800c3a0 <quorem>:
 800c3a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a4:	6903      	ldr	r3, [r0, #16]
 800c3a6:	690c      	ldr	r4, [r1, #16]
 800c3a8:	42a3      	cmp	r3, r4
 800c3aa:	4607      	mov	r7, r0
 800c3ac:	f2c0 8081 	blt.w	800c4b2 <quorem+0x112>
 800c3b0:	3c01      	subs	r4, #1
 800c3b2:	f101 0814 	add.w	r8, r1, #20
 800c3b6:	f100 0514 	add.w	r5, r0, #20
 800c3ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c3be:	9301      	str	r3, [sp, #4]
 800c3c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c3c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c3d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c3d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800c3d8:	d331      	bcc.n	800c43e <quorem+0x9e>
 800c3da:	f04f 0e00 	mov.w	lr, #0
 800c3de:	4640      	mov	r0, r8
 800c3e0:	46ac      	mov	ip, r5
 800c3e2:	46f2      	mov	sl, lr
 800c3e4:	f850 2b04 	ldr.w	r2, [r0], #4
 800c3e8:	b293      	uxth	r3, r2
 800c3ea:	fb06 e303 	mla	r3, r6, r3, lr
 800c3ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c3f2:	b29b      	uxth	r3, r3
 800c3f4:	ebaa 0303 	sub.w	r3, sl, r3
 800c3f8:	0c12      	lsrs	r2, r2, #16
 800c3fa:	f8dc a000 	ldr.w	sl, [ip]
 800c3fe:	fb06 e202 	mla	r2, r6, r2, lr
 800c402:	fa13 f38a 	uxtah	r3, r3, sl
 800c406:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c40a:	fa1f fa82 	uxth.w	sl, r2
 800c40e:	f8dc 2000 	ldr.w	r2, [ip]
 800c412:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800c416:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c420:	4581      	cmp	r9, r0
 800c422:	f84c 3b04 	str.w	r3, [ip], #4
 800c426:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c42a:	d2db      	bcs.n	800c3e4 <quorem+0x44>
 800c42c:	f855 300b 	ldr.w	r3, [r5, fp]
 800c430:	b92b      	cbnz	r3, 800c43e <quorem+0x9e>
 800c432:	9b01      	ldr	r3, [sp, #4]
 800c434:	3b04      	subs	r3, #4
 800c436:	429d      	cmp	r5, r3
 800c438:	461a      	mov	r2, r3
 800c43a:	d32e      	bcc.n	800c49a <quorem+0xfa>
 800c43c:	613c      	str	r4, [r7, #16]
 800c43e:	4638      	mov	r0, r7
 800c440:	f001 f8e8 	bl	800d614 <__mcmp>
 800c444:	2800      	cmp	r0, #0
 800c446:	db24      	blt.n	800c492 <quorem+0xf2>
 800c448:	3601      	adds	r6, #1
 800c44a:	4628      	mov	r0, r5
 800c44c:	f04f 0c00 	mov.w	ip, #0
 800c450:	f858 2b04 	ldr.w	r2, [r8], #4
 800c454:	f8d0 e000 	ldr.w	lr, [r0]
 800c458:	b293      	uxth	r3, r2
 800c45a:	ebac 0303 	sub.w	r3, ip, r3
 800c45e:	0c12      	lsrs	r2, r2, #16
 800c460:	fa13 f38e 	uxtah	r3, r3, lr
 800c464:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c468:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c472:	45c1      	cmp	r9, r8
 800c474:	f840 3b04 	str.w	r3, [r0], #4
 800c478:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c47c:	d2e8      	bcs.n	800c450 <quorem+0xb0>
 800c47e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c482:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c486:	b922      	cbnz	r2, 800c492 <quorem+0xf2>
 800c488:	3b04      	subs	r3, #4
 800c48a:	429d      	cmp	r5, r3
 800c48c:	461a      	mov	r2, r3
 800c48e:	d30a      	bcc.n	800c4a6 <quorem+0x106>
 800c490:	613c      	str	r4, [r7, #16]
 800c492:	4630      	mov	r0, r6
 800c494:	b003      	add	sp, #12
 800c496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c49a:	6812      	ldr	r2, [r2, #0]
 800c49c:	3b04      	subs	r3, #4
 800c49e:	2a00      	cmp	r2, #0
 800c4a0:	d1cc      	bne.n	800c43c <quorem+0x9c>
 800c4a2:	3c01      	subs	r4, #1
 800c4a4:	e7c7      	b.n	800c436 <quorem+0x96>
 800c4a6:	6812      	ldr	r2, [r2, #0]
 800c4a8:	3b04      	subs	r3, #4
 800c4aa:	2a00      	cmp	r2, #0
 800c4ac:	d1f0      	bne.n	800c490 <quorem+0xf0>
 800c4ae:	3c01      	subs	r4, #1
 800c4b0:	e7eb      	b.n	800c48a <quorem+0xea>
 800c4b2:	2000      	movs	r0, #0
 800c4b4:	e7ee      	b.n	800c494 <quorem+0xf4>
	...

0800c4b8 <_dtoa_r>:
 800c4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4bc:	ed2d 8b02 	vpush	{d8}
 800c4c0:	ec57 6b10 	vmov	r6, r7, d0
 800c4c4:	b095      	sub	sp, #84	; 0x54
 800c4c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c4c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c4cc:	9105      	str	r1, [sp, #20]
 800c4ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800c4d2:	4604      	mov	r4, r0
 800c4d4:	9209      	str	r2, [sp, #36]	; 0x24
 800c4d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4d8:	b975      	cbnz	r5, 800c4f8 <_dtoa_r+0x40>
 800c4da:	2010      	movs	r0, #16
 800c4dc:	f7fe ff7e 	bl	800b3dc <malloc>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	6260      	str	r0, [r4, #36]	; 0x24
 800c4e4:	b920      	cbnz	r0, 800c4f0 <_dtoa_r+0x38>
 800c4e6:	4bb2      	ldr	r3, [pc, #712]	; (800c7b0 <_dtoa_r+0x2f8>)
 800c4e8:	21ea      	movs	r1, #234	; 0xea
 800c4ea:	48b2      	ldr	r0, [pc, #712]	; (800c7b4 <_dtoa_r+0x2fc>)
 800c4ec:	f001 f9b4 	bl	800d858 <__assert_func>
 800c4f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c4f4:	6005      	str	r5, [r0, #0]
 800c4f6:	60c5      	str	r5, [r0, #12]
 800c4f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c4fa:	6819      	ldr	r1, [r3, #0]
 800c4fc:	b151      	cbz	r1, 800c514 <_dtoa_r+0x5c>
 800c4fe:	685a      	ldr	r2, [r3, #4]
 800c500:	604a      	str	r2, [r1, #4]
 800c502:	2301      	movs	r3, #1
 800c504:	4093      	lsls	r3, r2
 800c506:	608b      	str	r3, [r1, #8]
 800c508:	4620      	mov	r0, r4
 800c50a:	f000 fe45 	bl	800d198 <_Bfree>
 800c50e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c510:	2200      	movs	r2, #0
 800c512:	601a      	str	r2, [r3, #0]
 800c514:	1e3b      	subs	r3, r7, #0
 800c516:	bfb9      	ittee	lt
 800c518:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c51c:	9303      	strlt	r3, [sp, #12]
 800c51e:	2300      	movge	r3, #0
 800c520:	f8c8 3000 	strge.w	r3, [r8]
 800c524:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c528:	4ba3      	ldr	r3, [pc, #652]	; (800c7b8 <_dtoa_r+0x300>)
 800c52a:	bfbc      	itt	lt
 800c52c:	2201      	movlt	r2, #1
 800c52e:	f8c8 2000 	strlt.w	r2, [r8]
 800c532:	ea33 0309 	bics.w	r3, r3, r9
 800c536:	d11b      	bne.n	800c570 <_dtoa_r+0xb8>
 800c538:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c53a:	f242 730f 	movw	r3, #9999	; 0x270f
 800c53e:	6013      	str	r3, [r2, #0]
 800c540:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c544:	4333      	orrs	r3, r6
 800c546:	f000 857a 	beq.w	800d03e <_dtoa_r+0xb86>
 800c54a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c54c:	b963      	cbnz	r3, 800c568 <_dtoa_r+0xb0>
 800c54e:	4b9b      	ldr	r3, [pc, #620]	; (800c7bc <_dtoa_r+0x304>)
 800c550:	e024      	b.n	800c59c <_dtoa_r+0xe4>
 800c552:	4b9b      	ldr	r3, [pc, #620]	; (800c7c0 <_dtoa_r+0x308>)
 800c554:	9300      	str	r3, [sp, #0]
 800c556:	3308      	adds	r3, #8
 800c558:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c55a:	6013      	str	r3, [r2, #0]
 800c55c:	9800      	ldr	r0, [sp, #0]
 800c55e:	b015      	add	sp, #84	; 0x54
 800c560:	ecbd 8b02 	vpop	{d8}
 800c564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c568:	4b94      	ldr	r3, [pc, #592]	; (800c7bc <_dtoa_r+0x304>)
 800c56a:	9300      	str	r3, [sp, #0]
 800c56c:	3303      	adds	r3, #3
 800c56e:	e7f3      	b.n	800c558 <_dtoa_r+0xa0>
 800c570:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c574:	2200      	movs	r2, #0
 800c576:	ec51 0b17 	vmov	r0, r1, d7
 800c57a:	2300      	movs	r3, #0
 800c57c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800c580:	f7f4 fac2 	bl	8000b08 <__aeabi_dcmpeq>
 800c584:	4680      	mov	r8, r0
 800c586:	b158      	cbz	r0, 800c5a0 <_dtoa_r+0xe8>
 800c588:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c58a:	2301      	movs	r3, #1
 800c58c:	6013      	str	r3, [r2, #0]
 800c58e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c590:	2b00      	cmp	r3, #0
 800c592:	f000 8551 	beq.w	800d038 <_dtoa_r+0xb80>
 800c596:	488b      	ldr	r0, [pc, #556]	; (800c7c4 <_dtoa_r+0x30c>)
 800c598:	6018      	str	r0, [r3, #0]
 800c59a:	1e43      	subs	r3, r0, #1
 800c59c:	9300      	str	r3, [sp, #0]
 800c59e:	e7dd      	b.n	800c55c <_dtoa_r+0xa4>
 800c5a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800c5a4:	aa12      	add	r2, sp, #72	; 0x48
 800c5a6:	a913      	add	r1, sp, #76	; 0x4c
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	f001 f8d7 	bl	800d75c <__d2b>
 800c5ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c5b2:	4683      	mov	fp, r0
 800c5b4:	2d00      	cmp	r5, #0
 800c5b6:	d07c      	beq.n	800c6b2 <_dtoa_r+0x1fa>
 800c5b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800c5be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800c5c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c5ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c5ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c5d2:	4b7d      	ldr	r3, [pc, #500]	; (800c7c8 <_dtoa_r+0x310>)
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	4630      	mov	r0, r6
 800c5d8:	4639      	mov	r1, r7
 800c5da:	f7f3 fe75 	bl	80002c8 <__aeabi_dsub>
 800c5de:	a36e      	add	r3, pc, #440	; (adr r3, 800c798 <_dtoa_r+0x2e0>)
 800c5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e4:	f7f4 f828 	bl	8000638 <__aeabi_dmul>
 800c5e8:	a36d      	add	r3, pc, #436	; (adr r3, 800c7a0 <_dtoa_r+0x2e8>)
 800c5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ee:	f7f3 fe6d 	bl	80002cc <__adddf3>
 800c5f2:	4606      	mov	r6, r0
 800c5f4:	4628      	mov	r0, r5
 800c5f6:	460f      	mov	r7, r1
 800c5f8:	f7f3 ffb4 	bl	8000564 <__aeabi_i2d>
 800c5fc:	a36a      	add	r3, pc, #424	; (adr r3, 800c7a8 <_dtoa_r+0x2f0>)
 800c5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c602:	f7f4 f819 	bl	8000638 <__aeabi_dmul>
 800c606:	4602      	mov	r2, r0
 800c608:	460b      	mov	r3, r1
 800c60a:	4630      	mov	r0, r6
 800c60c:	4639      	mov	r1, r7
 800c60e:	f7f3 fe5d 	bl	80002cc <__adddf3>
 800c612:	4606      	mov	r6, r0
 800c614:	460f      	mov	r7, r1
 800c616:	f7f4 fabf 	bl	8000b98 <__aeabi_d2iz>
 800c61a:	2200      	movs	r2, #0
 800c61c:	4682      	mov	sl, r0
 800c61e:	2300      	movs	r3, #0
 800c620:	4630      	mov	r0, r6
 800c622:	4639      	mov	r1, r7
 800c624:	f7f4 fa7a 	bl	8000b1c <__aeabi_dcmplt>
 800c628:	b148      	cbz	r0, 800c63e <_dtoa_r+0x186>
 800c62a:	4650      	mov	r0, sl
 800c62c:	f7f3 ff9a 	bl	8000564 <__aeabi_i2d>
 800c630:	4632      	mov	r2, r6
 800c632:	463b      	mov	r3, r7
 800c634:	f7f4 fa68 	bl	8000b08 <__aeabi_dcmpeq>
 800c638:	b908      	cbnz	r0, 800c63e <_dtoa_r+0x186>
 800c63a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c63e:	f1ba 0f16 	cmp.w	sl, #22
 800c642:	d854      	bhi.n	800c6ee <_dtoa_r+0x236>
 800c644:	4b61      	ldr	r3, [pc, #388]	; (800c7cc <_dtoa_r+0x314>)
 800c646:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c652:	f7f4 fa63 	bl	8000b1c <__aeabi_dcmplt>
 800c656:	2800      	cmp	r0, #0
 800c658:	d04b      	beq.n	800c6f2 <_dtoa_r+0x23a>
 800c65a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c65e:	2300      	movs	r3, #0
 800c660:	930e      	str	r3, [sp, #56]	; 0x38
 800c662:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c664:	1b5d      	subs	r5, r3, r5
 800c666:	1e6b      	subs	r3, r5, #1
 800c668:	9304      	str	r3, [sp, #16]
 800c66a:	bf43      	ittte	mi
 800c66c:	2300      	movmi	r3, #0
 800c66e:	f1c5 0801 	rsbmi	r8, r5, #1
 800c672:	9304      	strmi	r3, [sp, #16]
 800c674:	f04f 0800 	movpl.w	r8, #0
 800c678:	f1ba 0f00 	cmp.w	sl, #0
 800c67c:	db3b      	blt.n	800c6f6 <_dtoa_r+0x23e>
 800c67e:	9b04      	ldr	r3, [sp, #16]
 800c680:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800c684:	4453      	add	r3, sl
 800c686:	9304      	str	r3, [sp, #16]
 800c688:	2300      	movs	r3, #0
 800c68a:	9306      	str	r3, [sp, #24]
 800c68c:	9b05      	ldr	r3, [sp, #20]
 800c68e:	2b09      	cmp	r3, #9
 800c690:	d869      	bhi.n	800c766 <_dtoa_r+0x2ae>
 800c692:	2b05      	cmp	r3, #5
 800c694:	bfc4      	itt	gt
 800c696:	3b04      	subgt	r3, #4
 800c698:	9305      	strgt	r3, [sp, #20]
 800c69a:	9b05      	ldr	r3, [sp, #20]
 800c69c:	f1a3 0302 	sub.w	r3, r3, #2
 800c6a0:	bfcc      	ite	gt
 800c6a2:	2500      	movgt	r5, #0
 800c6a4:	2501      	movle	r5, #1
 800c6a6:	2b03      	cmp	r3, #3
 800c6a8:	d869      	bhi.n	800c77e <_dtoa_r+0x2c6>
 800c6aa:	e8df f003 	tbb	[pc, r3]
 800c6ae:	4e2c      	.short	0x4e2c
 800c6b0:	5a4c      	.short	0x5a4c
 800c6b2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800c6b6:	441d      	add	r5, r3
 800c6b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c6bc:	2b20      	cmp	r3, #32
 800c6be:	bfc1      	itttt	gt
 800c6c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c6c4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c6c8:	fa09 f303 	lslgt.w	r3, r9, r3
 800c6cc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c6d0:	bfda      	itte	le
 800c6d2:	f1c3 0320 	rsble	r3, r3, #32
 800c6d6:	fa06 f003 	lslle.w	r0, r6, r3
 800c6da:	4318      	orrgt	r0, r3
 800c6dc:	f7f3 ff32 	bl	8000544 <__aeabi_ui2d>
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	4606      	mov	r6, r0
 800c6e4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c6e8:	3d01      	subs	r5, #1
 800c6ea:	9310      	str	r3, [sp, #64]	; 0x40
 800c6ec:	e771      	b.n	800c5d2 <_dtoa_r+0x11a>
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	e7b6      	b.n	800c660 <_dtoa_r+0x1a8>
 800c6f2:	900e      	str	r0, [sp, #56]	; 0x38
 800c6f4:	e7b5      	b.n	800c662 <_dtoa_r+0x1aa>
 800c6f6:	f1ca 0300 	rsb	r3, sl, #0
 800c6fa:	9306      	str	r3, [sp, #24]
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	eba8 080a 	sub.w	r8, r8, sl
 800c702:	930d      	str	r3, [sp, #52]	; 0x34
 800c704:	e7c2      	b.n	800c68c <_dtoa_r+0x1d4>
 800c706:	2300      	movs	r3, #0
 800c708:	9308      	str	r3, [sp, #32]
 800c70a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	dc39      	bgt.n	800c784 <_dtoa_r+0x2cc>
 800c710:	f04f 0901 	mov.w	r9, #1
 800c714:	f8cd 9004 	str.w	r9, [sp, #4]
 800c718:	464b      	mov	r3, r9
 800c71a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800c71e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c720:	2200      	movs	r2, #0
 800c722:	6042      	str	r2, [r0, #4]
 800c724:	2204      	movs	r2, #4
 800c726:	f102 0614 	add.w	r6, r2, #20
 800c72a:	429e      	cmp	r6, r3
 800c72c:	6841      	ldr	r1, [r0, #4]
 800c72e:	d92f      	bls.n	800c790 <_dtoa_r+0x2d8>
 800c730:	4620      	mov	r0, r4
 800c732:	f000 fcf1 	bl	800d118 <_Balloc>
 800c736:	9000      	str	r0, [sp, #0]
 800c738:	2800      	cmp	r0, #0
 800c73a:	d14b      	bne.n	800c7d4 <_dtoa_r+0x31c>
 800c73c:	4b24      	ldr	r3, [pc, #144]	; (800c7d0 <_dtoa_r+0x318>)
 800c73e:	4602      	mov	r2, r0
 800c740:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c744:	e6d1      	b.n	800c4ea <_dtoa_r+0x32>
 800c746:	2301      	movs	r3, #1
 800c748:	e7de      	b.n	800c708 <_dtoa_r+0x250>
 800c74a:	2300      	movs	r3, #0
 800c74c:	9308      	str	r3, [sp, #32]
 800c74e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c750:	eb0a 0903 	add.w	r9, sl, r3
 800c754:	f109 0301 	add.w	r3, r9, #1
 800c758:	2b01      	cmp	r3, #1
 800c75a:	9301      	str	r3, [sp, #4]
 800c75c:	bfb8      	it	lt
 800c75e:	2301      	movlt	r3, #1
 800c760:	e7dd      	b.n	800c71e <_dtoa_r+0x266>
 800c762:	2301      	movs	r3, #1
 800c764:	e7f2      	b.n	800c74c <_dtoa_r+0x294>
 800c766:	2501      	movs	r5, #1
 800c768:	2300      	movs	r3, #0
 800c76a:	9305      	str	r3, [sp, #20]
 800c76c:	9508      	str	r5, [sp, #32]
 800c76e:	f04f 39ff 	mov.w	r9, #4294967295
 800c772:	2200      	movs	r2, #0
 800c774:	f8cd 9004 	str.w	r9, [sp, #4]
 800c778:	2312      	movs	r3, #18
 800c77a:	9209      	str	r2, [sp, #36]	; 0x24
 800c77c:	e7cf      	b.n	800c71e <_dtoa_r+0x266>
 800c77e:	2301      	movs	r3, #1
 800c780:	9308      	str	r3, [sp, #32]
 800c782:	e7f4      	b.n	800c76e <_dtoa_r+0x2b6>
 800c784:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800c788:	f8cd 9004 	str.w	r9, [sp, #4]
 800c78c:	464b      	mov	r3, r9
 800c78e:	e7c6      	b.n	800c71e <_dtoa_r+0x266>
 800c790:	3101      	adds	r1, #1
 800c792:	6041      	str	r1, [r0, #4]
 800c794:	0052      	lsls	r2, r2, #1
 800c796:	e7c6      	b.n	800c726 <_dtoa_r+0x26e>
 800c798:	636f4361 	.word	0x636f4361
 800c79c:	3fd287a7 	.word	0x3fd287a7
 800c7a0:	8b60c8b3 	.word	0x8b60c8b3
 800c7a4:	3fc68a28 	.word	0x3fc68a28
 800c7a8:	509f79fb 	.word	0x509f79fb
 800c7ac:	3fd34413 	.word	0x3fd34413
 800c7b0:	0800dc72 	.word	0x0800dc72
 800c7b4:	0800dc89 	.word	0x0800dc89
 800c7b8:	7ff00000 	.word	0x7ff00000
 800c7bc:	0800dc6e 	.word	0x0800dc6e
 800c7c0:	0800dc65 	.word	0x0800dc65
 800c7c4:	0800dc42 	.word	0x0800dc42
 800c7c8:	3ff80000 	.word	0x3ff80000
 800c7cc:	0800dd88 	.word	0x0800dd88
 800c7d0:	0800dce8 	.word	0x0800dce8
 800c7d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7d6:	9a00      	ldr	r2, [sp, #0]
 800c7d8:	601a      	str	r2, [r3, #0]
 800c7da:	9b01      	ldr	r3, [sp, #4]
 800c7dc:	2b0e      	cmp	r3, #14
 800c7de:	f200 80ad 	bhi.w	800c93c <_dtoa_r+0x484>
 800c7e2:	2d00      	cmp	r5, #0
 800c7e4:	f000 80aa 	beq.w	800c93c <_dtoa_r+0x484>
 800c7e8:	f1ba 0f00 	cmp.w	sl, #0
 800c7ec:	dd36      	ble.n	800c85c <_dtoa_r+0x3a4>
 800c7ee:	4ac3      	ldr	r2, [pc, #780]	; (800cafc <_dtoa_r+0x644>)
 800c7f0:	f00a 030f 	and.w	r3, sl, #15
 800c7f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c7f8:	ed93 7b00 	vldr	d7, [r3]
 800c7fc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c800:	ea4f 172a 	mov.w	r7, sl, asr #4
 800c804:	eeb0 8a47 	vmov.f32	s16, s14
 800c808:	eef0 8a67 	vmov.f32	s17, s15
 800c80c:	d016      	beq.n	800c83c <_dtoa_r+0x384>
 800c80e:	4bbc      	ldr	r3, [pc, #752]	; (800cb00 <_dtoa_r+0x648>)
 800c810:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c814:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c818:	f7f4 f838 	bl	800088c <__aeabi_ddiv>
 800c81c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c820:	f007 070f 	and.w	r7, r7, #15
 800c824:	2503      	movs	r5, #3
 800c826:	4eb6      	ldr	r6, [pc, #728]	; (800cb00 <_dtoa_r+0x648>)
 800c828:	b957      	cbnz	r7, 800c840 <_dtoa_r+0x388>
 800c82a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c82e:	ec53 2b18 	vmov	r2, r3, d8
 800c832:	f7f4 f82b 	bl	800088c <__aeabi_ddiv>
 800c836:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c83a:	e029      	b.n	800c890 <_dtoa_r+0x3d8>
 800c83c:	2502      	movs	r5, #2
 800c83e:	e7f2      	b.n	800c826 <_dtoa_r+0x36e>
 800c840:	07f9      	lsls	r1, r7, #31
 800c842:	d508      	bpl.n	800c856 <_dtoa_r+0x39e>
 800c844:	ec51 0b18 	vmov	r0, r1, d8
 800c848:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c84c:	f7f3 fef4 	bl	8000638 <__aeabi_dmul>
 800c850:	ec41 0b18 	vmov	d8, r0, r1
 800c854:	3501      	adds	r5, #1
 800c856:	107f      	asrs	r7, r7, #1
 800c858:	3608      	adds	r6, #8
 800c85a:	e7e5      	b.n	800c828 <_dtoa_r+0x370>
 800c85c:	f000 80a6 	beq.w	800c9ac <_dtoa_r+0x4f4>
 800c860:	f1ca 0600 	rsb	r6, sl, #0
 800c864:	4ba5      	ldr	r3, [pc, #660]	; (800cafc <_dtoa_r+0x644>)
 800c866:	4fa6      	ldr	r7, [pc, #664]	; (800cb00 <_dtoa_r+0x648>)
 800c868:	f006 020f 	and.w	r2, r6, #15
 800c86c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c874:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c878:	f7f3 fede 	bl	8000638 <__aeabi_dmul>
 800c87c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c880:	1136      	asrs	r6, r6, #4
 800c882:	2300      	movs	r3, #0
 800c884:	2502      	movs	r5, #2
 800c886:	2e00      	cmp	r6, #0
 800c888:	f040 8085 	bne.w	800c996 <_dtoa_r+0x4de>
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d1d2      	bne.n	800c836 <_dtoa_r+0x37e>
 800c890:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c892:	2b00      	cmp	r3, #0
 800c894:	f000 808c 	beq.w	800c9b0 <_dtoa_r+0x4f8>
 800c898:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c89c:	4b99      	ldr	r3, [pc, #612]	; (800cb04 <_dtoa_r+0x64c>)
 800c89e:	2200      	movs	r2, #0
 800c8a0:	4630      	mov	r0, r6
 800c8a2:	4639      	mov	r1, r7
 800c8a4:	f7f4 f93a 	bl	8000b1c <__aeabi_dcmplt>
 800c8a8:	2800      	cmp	r0, #0
 800c8aa:	f000 8081 	beq.w	800c9b0 <_dtoa_r+0x4f8>
 800c8ae:	9b01      	ldr	r3, [sp, #4]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d07d      	beq.n	800c9b0 <_dtoa_r+0x4f8>
 800c8b4:	f1b9 0f00 	cmp.w	r9, #0
 800c8b8:	dd3c      	ble.n	800c934 <_dtoa_r+0x47c>
 800c8ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c8be:	9307      	str	r3, [sp, #28]
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	4b91      	ldr	r3, [pc, #580]	; (800cb08 <_dtoa_r+0x650>)
 800c8c4:	4630      	mov	r0, r6
 800c8c6:	4639      	mov	r1, r7
 800c8c8:	f7f3 feb6 	bl	8000638 <__aeabi_dmul>
 800c8cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8d0:	3501      	adds	r5, #1
 800c8d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c8d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c8da:	4628      	mov	r0, r5
 800c8dc:	f7f3 fe42 	bl	8000564 <__aeabi_i2d>
 800c8e0:	4632      	mov	r2, r6
 800c8e2:	463b      	mov	r3, r7
 800c8e4:	f7f3 fea8 	bl	8000638 <__aeabi_dmul>
 800c8e8:	4b88      	ldr	r3, [pc, #544]	; (800cb0c <_dtoa_r+0x654>)
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	f7f3 fcee 	bl	80002cc <__adddf3>
 800c8f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c8f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8f8:	9303      	str	r3, [sp, #12]
 800c8fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d15c      	bne.n	800c9ba <_dtoa_r+0x502>
 800c900:	4b83      	ldr	r3, [pc, #524]	; (800cb10 <_dtoa_r+0x658>)
 800c902:	2200      	movs	r2, #0
 800c904:	4630      	mov	r0, r6
 800c906:	4639      	mov	r1, r7
 800c908:	f7f3 fcde 	bl	80002c8 <__aeabi_dsub>
 800c90c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c910:	4606      	mov	r6, r0
 800c912:	460f      	mov	r7, r1
 800c914:	f7f4 f920 	bl	8000b58 <__aeabi_dcmpgt>
 800c918:	2800      	cmp	r0, #0
 800c91a:	f040 8296 	bne.w	800ce4a <_dtoa_r+0x992>
 800c91e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c922:	4630      	mov	r0, r6
 800c924:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c928:	4639      	mov	r1, r7
 800c92a:	f7f4 f8f7 	bl	8000b1c <__aeabi_dcmplt>
 800c92e:	2800      	cmp	r0, #0
 800c930:	f040 8288 	bne.w	800ce44 <_dtoa_r+0x98c>
 800c934:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c938:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c93c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c93e:	2b00      	cmp	r3, #0
 800c940:	f2c0 8158 	blt.w	800cbf4 <_dtoa_r+0x73c>
 800c944:	f1ba 0f0e 	cmp.w	sl, #14
 800c948:	f300 8154 	bgt.w	800cbf4 <_dtoa_r+0x73c>
 800c94c:	4b6b      	ldr	r3, [pc, #428]	; (800cafc <_dtoa_r+0x644>)
 800c94e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c952:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c958:	2b00      	cmp	r3, #0
 800c95a:	f280 80e3 	bge.w	800cb24 <_dtoa_r+0x66c>
 800c95e:	9b01      	ldr	r3, [sp, #4]
 800c960:	2b00      	cmp	r3, #0
 800c962:	f300 80df 	bgt.w	800cb24 <_dtoa_r+0x66c>
 800c966:	f040 826d 	bne.w	800ce44 <_dtoa_r+0x98c>
 800c96a:	4b69      	ldr	r3, [pc, #420]	; (800cb10 <_dtoa_r+0x658>)
 800c96c:	2200      	movs	r2, #0
 800c96e:	4640      	mov	r0, r8
 800c970:	4649      	mov	r1, r9
 800c972:	f7f3 fe61 	bl	8000638 <__aeabi_dmul>
 800c976:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c97a:	f7f4 f8e3 	bl	8000b44 <__aeabi_dcmpge>
 800c97e:	9e01      	ldr	r6, [sp, #4]
 800c980:	4637      	mov	r7, r6
 800c982:	2800      	cmp	r0, #0
 800c984:	f040 8243 	bne.w	800ce0e <_dtoa_r+0x956>
 800c988:	9d00      	ldr	r5, [sp, #0]
 800c98a:	2331      	movs	r3, #49	; 0x31
 800c98c:	f805 3b01 	strb.w	r3, [r5], #1
 800c990:	f10a 0a01 	add.w	sl, sl, #1
 800c994:	e23f      	b.n	800ce16 <_dtoa_r+0x95e>
 800c996:	07f2      	lsls	r2, r6, #31
 800c998:	d505      	bpl.n	800c9a6 <_dtoa_r+0x4ee>
 800c99a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c99e:	f7f3 fe4b 	bl	8000638 <__aeabi_dmul>
 800c9a2:	3501      	adds	r5, #1
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	1076      	asrs	r6, r6, #1
 800c9a8:	3708      	adds	r7, #8
 800c9aa:	e76c      	b.n	800c886 <_dtoa_r+0x3ce>
 800c9ac:	2502      	movs	r5, #2
 800c9ae:	e76f      	b.n	800c890 <_dtoa_r+0x3d8>
 800c9b0:	9b01      	ldr	r3, [sp, #4]
 800c9b2:	f8cd a01c 	str.w	sl, [sp, #28]
 800c9b6:	930c      	str	r3, [sp, #48]	; 0x30
 800c9b8:	e78d      	b.n	800c8d6 <_dtoa_r+0x41e>
 800c9ba:	9900      	ldr	r1, [sp, #0]
 800c9bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c9be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c9c0:	4b4e      	ldr	r3, [pc, #312]	; (800cafc <_dtoa_r+0x644>)
 800c9c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c9c6:	4401      	add	r1, r0
 800c9c8:	9102      	str	r1, [sp, #8]
 800c9ca:	9908      	ldr	r1, [sp, #32]
 800c9cc:	eeb0 8a47 	vmov.f32	s16, s14
 800c9d0:	eef0 8a67 	vmov.f32	s17, s15
 800c9d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c9dc:	2900      	cmp	r1, #0
 800c9de:	d045      	beq.n	800ca6c <_dtoa_r+0x5b4>
 800c9e0:	494c      	ldr	r1, [pc, #304]	; (800cb14 <_dtoa_r+0x65c>)
 800c9e2:	2000      	movs	r0, #0
 800c9e4:	f7f3 ff52 	bl	800088c <__aeabi_ddiv>
 800c9e8:	ec53 2b18 	vmov	r2, r3, d8
 800c9ec:	f7f3 fc6c 	bl	80002c8 <__aeabi_dsub>
 800c9f0:	9d00      	ldr	r5, [sp, #0]
 800c9f2:	ec41 0b18 	vmov	d8, r0, r1
 800c9f6:	4639      	mov	r1, r7
 800c9f8:	4630      	mov	r0, r6
 800c9fa:	f7f4 f8cd 	bl	8000b98 <__aeabi_d2iz>
 800c9fe:	900c      	str	r0, [sp, #48]	; 0x30
 800ca00:	f7f3 fdb0 	bl	8000564 <__aeabi_i2d>
 800ca04:	4602      	mov	r2, r0
 800ca06:	460b      	mov	r3, r1
 800ca08:	4630      	mov	r0, r6
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	f7f3 fc5c 	bl	80002c8 <__aeabi_dsub>
 800ca10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca12:	3330      	adds	r3, #48	; 0x30
 800ca14:	f805 3b01 	strb.w	r3, [r5], #1
 800ca18:	ec53 2b18 	vmov	r2, r3, d8
 800ca1c:	4606      	mov	r6, r0
 800ca1e:	460f      	mov	r7, r1
 800ca20:	f7f4 f87c 	bl	8000b1c <__aeabi_dcmplt>
 800ca24:	2800      	cmp	r0, #0
 800ca26:	d165      	bne.n	800caf4 <_dtoa_r+0x63c>
 800ca28:	4632      	mov	r2, r6
 800ca2a:	463b      	mov	r3, r7
 800ca2c:	4935      	ldr	r1, [pc, #212]	; (800cb04 <_dtoa_r+0x64c>)
 800ca2e:	2000      	movs	r0, #0
 800ca30:	f7f3 fc4a 	bl	80002c8 <__aeabi_dsub>
 800ca34:	ec53 2b18 	vmov	r2, r3, d8
 800ca38:	f7f4 f870 	bl	8000b1c <__aeabi_dcmplt>
 800ca3c:	2800      	cmp	r0, #0
 800ca3e:	f040 80b9 	bne.w	800cbb4 <_dtoa_r+0x6fc>
 800ca42:	9b02      	ldr	r3, [sp, #8]
 800ca44:	429d      	cmp	r5, r3
 800ca46:	f43f af75 	beq.w	800c934 <_dtoa_r+0x47c>
 800ca4a:	4b2f      	ldr	r3, [pc, #188]	; (800cb08 <_dtoa_r+0x650>)
 800ca4c:	ec51 0b18 	vmov	r0, r1, d8
 800ca50:	2200      	movs	r2, #0
 800ca52:	f7f3 fdf1 	bl	8000638 <__aeabi_dmul>
 800ca56:	4b2c      	ldr	r3, [pc, #176]	; (800cb08 <_dtoa_r+0x650>)
 800ca58:	ec41 0b18 	vmov	d8, r0, r1
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	4630      	mov	r0, r6
 800ca60:	4639      	mov	r1, r7
 800ca62:	f7f3 fde9 	bl	8000638 <__aeabi_dmul>
 800ca66:	4606      	mov	r6, r0
 800ca68:	460f      	mov	r7, r1
 800ca6a:	e7c4      	b.n	800c9f6 <_dtoa_r+0x53e>
 800ca6c:	ec51 0b17 	vmov	r0, r1, d7
 800ca70:	f7f3 fde2 	bl	8000638 <__aeabi_dmul>
 800ca74:	9b02      	ldr	r3, [sp, #8]
 800ca76:	9d00      	ldr	r5, [sp, #0]
 800ca78:	930c      	str	r3, [sp, #48]	; 0x30
 800ca7a:	ec41 0b18 	vmov	d8, r0, r1
 800ca7e:	4639      	mov	r1, r7
 800ca80:	4630      	mov	r0, r6
 800ca82:	f7f4 f889 	bl	8000b98 <__aeabi_d2iz>
 800ca86:	9011      	str	r0, [sp, #68]	; 0x44
 800ca88:	f7f3 fd6c 	bl	8000564 <__aeabi_i2d>
 800ca8c:	4602      	mov	r2, r0
 800ca8e:	460b      	mov	r3, r1
 800ca90:	4630      	mov	r0, r6
 800ca92:	4639      	mov	r1, r7
 800ca94:	f7f3 fc18 	bl	80002c8 <__aeabi_dsub>
 800ca98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ca9a:	3330      	adds	r3, #48	; 0x30
 800ca9c:	f805 3b01 	strb.w	r3, [r5], #1
 800caa0:	9b02      	ldr	r3, [sp, #8]
 800caa2:	429d      	cmp	r5, r3
 800caa4:	4606      	mov	r6, r0
 800caa6:	460f      	mov	r7, r1
 800caa8:	f04f 0200 	mov.w	r2, #0
 800caac:	d134      	bne.n	800cb18 <_dtoa_r+0x660>
 800caae:	4b19      	ldr	r3, [pc, #100]	; (800cb14 <_dtoa_r+0x65c>)
 800cab0:	ec51 0b18 	vmov	r0, r1, d8
 800cab4:	f7f3 fc0a 	bl	80002cc <__adddf3>
 800cab8:	4602      	mov	r2, r0
 800caba:	460b      	mov	r3, r1
 800cabc:	4630      	mov	r0, r6
 800cabe:	4639      	mov	r1, r7
 800cac0:	f7f4 f84a 	bl	8000b58 <__aeabi_dcmpgt>
 800cac4:	2800      	cmp	r0, #0
 800cac6:	d175      	bne.n	800cbb4 <_dtoa_r+0x6fc>
 800cac8:	ec53 2b18 	vmov	r2, r3, d8
 800cacc:	4911      	ldr	r1, [pc, #68]	; (800cb14 <_dtoa_r+0x65c>)
 800cace:	2000      	movs	r0, #0
 800cad0:	f7f3 fbfa 	bl	80002c8 <__aeabi_dsub>
 800cad4:	4602      	mov	r2, r0
 800cad6:	460b      	mov	r3, r1
 800cad8:	4630      	mov	r0, r6
 800cada:	4639      	mov	r1, r7
 800cadc:	f7f4 f81e 	bl	8000b1c <__aeabi_dcmplt>
 800cae0:	2800      	cmp	r0, #0
 800cae2:	f43f af27 	beq.w	800c934 <_dtoa_r+0x47c>
 800cae6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cae8:	1e6b      	subs	r3, r5, #1
 800caea:	930c      	str	r3, [sp, #48]	; 0x30
 800caec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800caf0:	2b30      	cmp	r3, #48	; 0x30
 800caf2:	d0f8      	beq.n	800cae6 <_dtoa_r+0x62e>
 800caf4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800caf8:	e04a      	b.n	800cb90 <_dtoa_r+0x6d8>
 800cafa:	bf00      	nop
 800cafc:	0800dd88 	.word	0x0800dd88
 800cb00:	0800dd60 	.word	0x0800dd60
 800cb04:	3ff00000 	.word	0x3ff00000
 800cb08:	40240000 	.word	0x40240000
 800cb0c:	401c0000 	.word	0x401c0000
 800cb10:	40140000 	.word	0x40140000
 800cb14:	3fe00000 	.word	0x3fe00000
 800cb18:	4baf      	ldr	r3, [pc, #700]	; (800cdd8 <_dtoa_r+0x920>)
 800cb1a:	f7f3 fd8d 	bl	8000638 <__aeabi_dmul>
 800cb1e:	4606      	mov	r6, r0
 800cb20:	460f      	mov	r7, r1
 800cb22:	e7ac      	b.n	800ca7e <_dtoa_r+0x5c6>
 800cb24:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cb28:	9d00      	ldr	r5, [sp, #0]
 800cb2a:	4642      	mov	r2, r8
 800cb2c:	464b      	mov	r3, r9
 800cb2e:	4630      	mov	r0, r6
 800cb30:	4639      	mov	r1, r7
 800cb32:	f7f3 feab 	bl	800088c <__aeabi_ddiv>
 800cb36:	f7f4 f82f 	bl	8000b98 <__aeabi_d2iz>
 800cb3a:	9002      	str	r0, [sp, #8]
 800cb3c:	f7f3 fd12 	bl	8000564 <__aeabi_i2d>
 800cb40:	4642      	mov	r2, r8
 800cb42:	464b      	mov	r3, r9
 800cb44:	f7f3 fd78 	bl	8000638 <__aeabi_dmul>
 800cb48:	4602      	mov	r2, r0
 800cb4a:	460b      	mov	r3, r1
 800cb4c:	4630      	mov	r0, r6
 800cb4e:	4639      	mov	r1, r7
 800cb50:	f7f3 fbba 	bl	80002c8 <__aeabi_dsub>
 800cb54:	9e02      	ldr	r6, [sp, #8]
 800cb56:	9f01      	ldr	r7, [sp, #4]
 800cb58:	3630      	adds	r6, #48	; 0x30
 800cb5a:	f805 6b01 	strb.w	r6, [r5], #1
 800cb5e:	9e00      	ldr	r6, [sp, #0]
 800cb60:	1bae      	subs	r6, r5, r6
 800cb62:	42b7      	cmp	r7, r6
 800cb64:	4602      	mov	r2, r0
 800cb66:	460b      	mov	r3, r1
 800cb68:	d137      	bne.n	800cbda <_dtoa_r+0x722>
 800cb6a:	f7f3 fbaf 	bl	80002cc <__adddf3>
 800cb6e:	4642      	mov	r2, r8
 800cb70:	464b      	mov	r3, r9
 800cb72:	4606      	mov	r6, r0
 800cb74:	460f      	mov	r7, r1
 800cb76:	f7f3 ffef 	bl	8000b58 <__aeabi_dcmpgt>
 800cb7a:	b9c8      	cbnz	r0, 800cbb0 <_dtoa_r+0x6f8>
 800cb7c:	4642      	mov	r2, r8
 800cb7e:	464b      	mov	r3, r9
 800cb80:	4630      	mov	r0, r6
 800cb82:	4639      	mov	r1, r7
 800cb84:	f7f3 ffc0 	bl	8000b08 <__aeabi_dcmpeq>
 800cb88:	b110      	cbz	r0, 800cb90 <_dtoa_r+0x6d8>
 800cb8a:	9b02      	ldr	r3, [sp, #8]
 800cb8c:	07d9      	lsls	r1, r3, #31
 800cb8e:	d40f      	bmi.n	800cbb0 <_dtoa_r+0x6f8>
 800cb90:	4620      	mov	r0, r4
 800cb92:	4659      	mov	r1, fp
 800cb94:	f000 fb00 	bl	800d198 <_Bfree>
 800cb98:	2300      	movs	r3, #0
 800cb9a:	702b      	strb	r3, [r5, #0]
 800cb9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb9e:	f10a 0001 	add.w	r0, sl, #1
 800cba2:	6018      	str	r0, [r3, #0]
 800cba4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	f43f acd8 	beq.w	800c55c <_dtoa_r+0xa4>
 800cbac:	601d      	str	r5, [r3, #0]
 800cbae:	e4d5      	b.n	800c55c <_dtoa_r+0xa4>
 800cbb0:	f8cd a01c 	str.w	sl, [sp, #28]
 800cbb4:	462b      	mov	r3, r5
 800cbb6:	461d      	mov	r5, r3
 800cbb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbbc:	2a39      	cmp	r2, #57	; 0x39
 800cbbe:	d108      	bne.n	800cbd2 <_dtoa_r+0x71a>
 800cbc0:	9a00      	ldr	r2, [sp, #0]
 800cbc2:	429a      	cmp	r2, r3
 800cbc4:	d1f7      	bne.n	800cbb6 <_dtoa_r+0x6fe>
 800cbc6:	9a07      	ldr	r2, [sp, #28]
 800cbc8:	9900      	ldr	r1, [sp, #0]
 800cbca:	3201      	adds	r2, #1
 800cbcc:	9207      	str	r2, [sp, #28]
 800cbce:	2230      	movs	r2, #48	; 0x30
 800cbd0:	700a      	strb	r2, [r1, #0]
 800cbd2:	781a      	ldrb	r2, [r3, #0]
 800cbd4:	3201      	adds	r2, #1
 800cbd6:	701a      	strb	r2, [r3, #0]
 800cbd8:	e78c      	b.n	800caf4 <_dtoa_r+0x63c>
 800cbda:	4b7f      	ldr	r3, [pc, #508]	; (800cdd8 <_dtoa_r+0x920>)
 800cbdc:	2200      	movs	r2, #0
 800cbde:	f7f3 fd2b 	bl	8000638 <__aeabi_dmul>
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	4606      	mov	r6, r0
 800cbe8:	460f      	mov	r7, r1
 800cbea:	f7f3 ff8d 	bl	8000b08 <__aeabi_dcmpeq>
 800cbee:	2800      	cmp	r0, #0
 800cbf0:	d09b      	beq.n	800cb2a <_dtoa_r+0x672>
 800cbf2:	e7cd      	b.n	800cb90 <_dtoa_r+0x6d8>
 800cbf4:	9a08      	ldr	r2, [sp, #32]
 800cbf6:	2a00      	cmp	r2, #0
 800cbf8:	f000 80c4 	beq.w	800cd84 <_dtoa_r+0x8cc>
 800cbfc:	9a05      	ldr	r2, [sp, #20]
 800cbfe:	2a01      	cmp	r2, #1
 800cc00:	f300 80a8 	bgt.w	800cd54 <_dtoa_r+0x89c>
 800cc04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800cc06:	2a00      	cmp	r2, #0
 800cc08:	f000 80a0 	beq.w	800cd4c <_dtoa_r+0x894>
 800cc0c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cc10:	9e06      	ldr	r6, [sp, #24]
 800cc12:	4645      	mov	r5, r8
 800cc14:	9a04      	ldr	r2, [sp, #16]
 800cc16:	2101      	movs	r1, #1
 800cc18:	441a      	add	r2, r3
 800cc1a:	4620      	mov	r0, r4
 800cc1c:	4498      	add	r8, r3
 800cc1e:	9204      	str	r2, [sp, #16]
 800cc20:	f000 fb76 	bl	800d310 <__i2b>
 800cc24:	4607      	mov	r7, r0
 800cc26:	2d00      	cmp	r5, #0
 800cc28:	dd0b      	ble.n	800cc42 <_dtoa_r+0x78a>
 800cc2a:	9b04      	ldr	r3, [sp, #16]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	dd08      	ble.n	800cc42 <_dtoa_r+0x78a>
 800cc30:	42ab      	cmp	r3, r5
 800cc32:	9a04      	ldr	r2, [sp, #16]
 800cc34:	bfa8      	it	ge
 800cc36:	462b      	movge	r3, r5
 800cc38:	eba8 0803 	sub.w	r8, r8, r3
 800cc3c:	1aed      	subs	r5, r5, r3
 800cc3e:	1ad3      	subs	r3, r2, r3
 800cc40:	9304      	str	r3, [sp, #16]
 800cc42:	9b06      	ldr	r3, [sp, #24]
 800cc44:	b1fb      	cbz	r3, 800cc86 <_dtoa_r+0x7ce>
 800cc46:	9b08      	ldr	r3, [sp, #32]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	f000 809f 	beq.w	800cd8c <_dtoa_r+0x8d4>
 800cc4e:	2e00      	cmp	r6, #0
 800cc50:	dd11      	ble.n	800cc76 <_dtoa_r+0x7be>
 800cc52:	4639      	mov	r1, r7
 800cc54:	4632      	mov	r2, r6
 800cc56:	4620      	mov	r0, r4
 800cc58:	f000 fc16 	bl	800d488 <__pow5mult>
 800cc5c:	465a      	mov	r2, fp
 800cc5e:	4601      	mov	r1, r0
 800cc60:	4607      	mov	r7, r0
 800cc62:	4620      	mov	r0, r4
 800cc64:	f000 fb6a 	bl	800d33c <__multiply>
 800cc68:	4659      	mov	r1, fp
 800cc6a:	9007      	str	r0, [sp, #28]
 800cc6c:	4620      	mov	r0, r4
 800cc6e:	f000 fa93 	bl	800d198 <_Bfree>
 800cc72:	9b07      	ldr	r3, [sp, #28]
 800cc74:	469b      	mov	fp, r3
 800cc76:	9b06      	ldr	r3, [sp, #24]
 800cc78:	1b9a      	subs	r2, r3, r6
 800cc7a:	d004      	beq.n	800cc86 <_dtoa_r+0x7ce>
 800cc7c:	4659      	mov	r1, fp
 800cc7e:	4620      	mov	r0, r4
 800cc80:	f000 fc02 	bl	800d488 <__pow5mult>
 800cc84:	4683      	mov	fp, r0
 800cc86:	2101      	movs	r1, #1
 800cc88:	4620      	mov	r0, r4
 800cc8a:	f000 fb41 	bl	800d310 <__i2b>
 800cc8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	4606      	mov	r6, r0
 800cc94:	dd7c      	ble.n	800cd90 <_dtoa_r+0x8d8>
 800cc96:	461a      	mov	r2, r3
 800cc98:	4601      	mov	r1, r0
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	f000 fbf4 	bl	800d488 <__pow5mult>
 800cca0:	9b05      	ldr	r3, [sp, #20]
 800cca2:	2b01      	cmp	r3, #1
 800cca4:	4606      	mov	r6, r0
 800cca6:	dd76      	ble.n	800cd96 <_dtoa_r+0x8de>
 800cca8:	2300      	movs	r3, #0
 800ccaa:	9306      	str	r3, [sp, #24]
 800ccac:	6933      	ldr	r3, [r6, #16]
 800ccae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ccb2:	6918      	ldr	r0, [r3, #16]
 800ccb4:	f000 fadc 	bl	800d270 <__hi0bits>
 800ccb8:	f1c0 0020 	rsb	r0, r0, #32
 800ccbc:	9b04      	ldr	r3, [sp, #16]
 800ccbe:	4418      	add	r0, r3
 800ccc0:	f010 001f 	ands.w	r0, r0, #31
 800ccc4:	f000 8086 	beq.w	800cdd4 <_dtoa_r+0x91c>
 800ccc8:	f1c0 0320 	rsb	r3, r0, #32
 800cccc:	2b04      	cmp	r3, #4
 800ccce:	dd7f      	ble.n	800cdd0 <_dtoa_r+0x918>
 800ccd0:	f1c0 001c 	rsb	r0, r0, #28
 800ccd4:	9b04      	ldr	r3, [sp, #16]
 800ccd6:	4403      	add	r3, r0
 800ccd8:	4480      	add	r8, r0
 800ccda:	4405      	add	r5, r0
 800ccdc:	9304      	str	r3, [sp, #16]
 800ccde:	f1b8 0f00 	cmp.w	r8, #0
 800cce2:	dd05      	ble.n	800ccf0 <_dtoa_r+0x838>
 800cce4:	4659      	mov	r1, fp
 800cce6:	4642      	mov	r2, r8
 800cce8:	4620      	mov	r0, r4
 800ccea:	f000 fc27 	bl	800d53c <__lshift>
 800ccee:	4683      	mov	fp, r0
 800ccf0:	9b04      	ldr	r3, [sp, #16]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	dd05      	ble.n	800cd02 <_dtoa_r+0x84a>
 800ccf6:	4631      	mov	r1, r6
 800ccf8:	461a      	mov	r2, r3
 800ccfa:	4620      	mov	r0, r4
 800ccfc:	f000 fc1e 	bl	800d53c <__lshift>
 800cd00:	4606      	mov	r6, r0
 800cd02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d069      	beq.n	800cddc <_dtoa_r+0x924>
 800cd08:	4631      	mov	r1, r6
 800cd0a:	4658      	mov	r0, fp
 800cd0c:	f000 fc82 	bl	800d614 <__mcmp>
 800cd10:	2800      	cmp	r0, #0
 800cd12:	da63      	bge.n	800cddc <_dtoa_r+0x924>
 800cd14:	2300      	movs	r3, #0
 800cd16:	4659      	mov	r1, fp
 800cd18:	220a      	movs	r2, #10
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f000 fa5e 	bl	800d1dc <__multadd>
 800cd20:	9b08      	ldr	r3, [sp, #32]
 800cd22:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cd26:	4683      	mov	fp, r0
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	f000 818f 	beq.w	800d04c <_dtoa_r+0xb94>
 800cd2e:	4639      	mov	r1, r7
 800cd30:	2300      	movs	r3, #0
 800cd32:	220a      	movs	r2, #10
 800cd34:	4620      	mov	r0, r4
 800cd36:	f000 fa51 	bl	800d1dc <__multadd>
 800cd3a:	f1b9 0f00 	cmp.w	r9, #0
 800cd3e:	4607      	mov	r7, r0
 800cd40:	f300 808e 	bgt.w	800ce60 <_dtoa_r+0x9a8>
 800cd44:	9b05      	ldr	r3, [sp, #20]
 800cd46:	2b02      	cmp	r3, #2
 800cd48:	dc50      	bgt.n	800cdec <_dtoa_r+0x934>
 800cd4a:	e089      	b.n	800ce60 <_dtoa_r+0x9a8>
 800cd4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cd52:	e75d      	b.n	800cc10 <_dtoa_r+0x758>
 800cd54:	9b01      	ldr	r3, [sp, #4]
 800cd56:	1e5e      	subs	r6, r3, #1
 800cd58:	9b06      	ldr	r3, [sp, #24]
 800cd5a:	42b3      	cmp	r3, r6
 800cd5c:	bfbf      	itttt	lt
 800cd5e:	9b06      	ldrlt	r3, [sp, #24]
 800cd60:	9606      	strlt	r6, [sp, #24]
 800cd62:	1af2      	sublt	r2, r6, r3
 800cd64:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800cd66:	bfb6      	itet	lt
 800cd68:	189b      	addlt	r3, r3, r2
 800cd6a:	1b9e      	subge	r6, r3, r6
 800cd6c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800cd6e:	9b01      	ldr	r3, [sp, #4]
 800cd70:	bfb8      	it	lt
 800cd72:	2600      	movlt	r6, #0
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	bfb5      	itete	lt
 800cd78:	eba8 0503 	sublt.w	r5, r8, r3
 800cd7c:	9b01      	ldrge	r3, [sp, #4]
 800cd7e:	2300      	movlt	r3, #0
 800cd80:	4645      	movge	r5, r8
 800cd82:	e747      	b.n	800cc14 <_dtoa_r+0x75c>
 800cd84:	9e06      	ldr	r6, [sp, #24]
 800cd86:	9f08      	ldr	r7, [sp, #32]
 800cd88:	4645      	mov	r5, r8
 800cd8a:	e74c      	b.n	800cc26 <_dtoa_r+0x76e>
 800cd8c:	9a06      	ldr	r2, [sp, #24]
 800cd8e:	e775      	b.n	800cc7c <_dtoa_r+0x7c4>
 800cd90:	9b05      	ldr	r3, [sp, #20]
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	dc18      	bgt.n	800cdc8 <_dtoa_r+0x910>
 800cd96:	9b02      	ldr	r3, [sp, #8]
 800cd98:	b9b3      	cbnz	r3, 800cdc8 <_dtoa_r+0x910>
 800cd9a:	9b03      	ldr	r3, [sp, #12]
 800cd9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cda0:	b9a3      	cbnz	r3, 800cdcc <_dtoa_r+0x914>
 800cda2:	9b03      	ldr	r3, [sp, #12]
 800cda4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cda8:	0d1b      	lsrs	r3, r3, #20
 800cdaa:	051b      	lsls	r3, r3, #20
 800cdac:	b12b      	cbz	r3, 800cdba <_dtoa_r+0x902>
 800cdae:	9b04      	ldr	r3, [sp, #16]
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	9304      	str	r3, [sp, #16]
 800cdb4:	f108 0801 	add.w	r8, r8, #1
 800cdb8:	2301      	movs	r3, #1
 800cdba:	9306      	str	r3, [sp, #24]
 800cdbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	f47f af74 	bne.w	800ccac <_dtoa_r+0x7f4>
 800cdc4:	2001      	movs	r0, #1
 800cdc6:	e779      	b.n	800ccbc <_dtoa_r+0x804>
 800cdc8:	2300      	movs	r3, #0
 800cdca:	e7f6      	b.n	800cdba <_dtoa_r+0x902>
 800cdcc:	9b02      	ldr	r3, [sp, #8]
 800cdce:	e7f4      	b.n	800cdba <_dtoa_r+0x902>
 800cdd0:	d085      	beq.n	800ccde <_dtoa_r+0x826>
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	301c      	adds	r0, #28
 800cdd6:	e77d      	b.n	800ccd4 <_dtoa_r+0x81c>
 800cdd8:	40240000 	.word	0x40240000
 800cddc:	9b01      	ldr	r3, [sp, #4]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	dc38      	bgt.n	800ce54 <_dtoa_r+0x99c>
 800cde2:	9b05      	ldr	r3, [sp, #20]
 800cde4:	2b02      	cmp	r3, #2
 800cde6:	dd35      	ble.n	800ce54 <_dtoa_r+0x99c>
 800cde8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800cdec:	f1b9 0f00 	cmp.w	r9, #0
 800cdf0:	d10d      	bne.n	800ce0e <_dtoa_r+0x956>
 800cdf2:	4631      	mov	r1, r6
 800cdf4:	464b      	mov	r3, r9
 800cdf6:	2205      	movs	r2, #5
 800cdf8:	4620      	mov	r0, r4
 800cdfa:	f000 f9ef 	bl	800d1dc <__multadd>
 800cdfe:	4601      	mov	r1, r0
 800ce00:	4606      	mov	r6, r0
 800ce02:	4658      	mov	r0, fp
 800ce04:	f000 fc06 	bl	800d614 <__mcmp>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	f73f adbd 	bgt.w	800c988 <_dtoa_r+0x4d0>
 800ce0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce10:	9d00      	ldr	r5, [sp, #0]
 800ce12:	ea6f 0a03 	mvn.w	sl, r3
 800ce16:	f04f 0800 	mov.w	r8, #0
 800ce1a:	4631      	mov	r1, r6
 800ce1c:	4620      	mov	r0, r4
 800ce1e:	f000 f9bb 	bl	800d198 <_Bfree>
 800ce22:	2f00      	cmp	r7, #0
 800ce24:	f43f aeb4 	beq.w	800cb90 <_dtoa_r+0x6d8>
 800ce28:	f1b8 0f00 	cmp.w	r8, #0
 800ce2c:	d005      	beq.n	800ce3a <_dtoa_r+0x982>
 800ce2e:	45b8      	cmp	r8, r7
 800ce30:	d003      	beq.n	800ce3a <_dtoa_r+0x982>
 800ce32:	4641      	mov	r1, r8
 800ce34:	4620      	mov	r0, r4
 800ce36:	f000 f9af 	bl	800d198 <_Bfree>
 800ce3a:	4639      	mov	r1, r7
 800ce3c:	4620      	mov	r0, r4
 800ce3e:	f000 f9ab 	bl	800d198 <_Bfree>
 800ce42:	e6a5      	b.n	800cb90 <_dtoa_r+0x6d8>
 800ce44:	2600      	movs	r6, #0
 800ce46:	4637      	mov	r7, r6
 800ce48:	e7e1      	b.n	800ce0e <_dtoa_r+0x956>
 800ce4a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ce4c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800ce50:	4637      	mov	r7, r6
 800ce52:	e599      	b.n	800c988 <_dtoa_r+0x4d0>
 800ce54:	9b08      	ldr	r3, [sp, #32]
 800ce56:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	f000 80fd 	beq.w	800d05a <_dtoa_r+0xba2>
 800ce60:	2d00      	cmp	r5, #0
 800ce62:	dd05      	ble.n	800ce70 <_dtoa_r+0x9b8>
 800ce64:	4639      	mov	r1, r7
 800ce66:	462a      	mov	r2, r5
 800ce68:	4620      	mov	r0, r4
 800ce6a:	f000 fb67 	bl	800d53c <__lshift>
 800ce6e:	4607      	mov	r7, r0
 800ce70:	9b06      	ldr	r3, [sp, #24]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d05c      	beq.n	800cf30 <_dtoa_r+0xa78>
 800ce76:	6879      	ldr	r1, [r7, #4]
 800ce78:	4620      	mov	r0, r4
 800ce7a:	f000 f94d 	bl	800d118 <_Balloc>
 800ce7e:	4605      	mov	r5, r0
 800ce80:	b928      	cbnz	r0, 800ce8e <_dtoa_r+0x9d6>
 800ce82:	4b80      	ldr	r3, [pc, #512]	; (800d084 <_dtoa_r+0xbcc>)
 800ce84:	4602      	mov	r2, r0
 800ce86:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ce8a:	f7ff bb2e 	b.w	800c4ea <_dtoa_r+0x32>
 800ce8e:	693a      	ldr	r2, [r7, #16]
 800ce90:	3202      	adds	r2, #2
 800ce92:	0092      	lsls	r2, r2, #2
 800ce94:	f107 010c 	add.w	r1, r7, #12
 800ce98:	300c      	adds	r0, #12
 800ce9a:	f7fe faa7 	bl	800b3ec <memcpy>
 800ce9e:	2201      	movs	r2, #1
 800cea0:	4629      	mov	r1, r5
 800cea2:	4620      	mov	r0, r4
 800cea4:	f000 fb4a 	bl	800d53c <__lshift>
 800cea8:	9b00      	ldr	r3, [sp, #0]
 800ceaa:	3301      	adds	r3, #1
 800ceac:	9301      	str	r3, [sp, #4]
 800ceae:	9b00      	ldr	r3, [sp, #0]
 800ceb0:	444b      	add	r3, r9
 800ceb2:	9307      	str	r3, [sp, #28]
 800ceb4:	9b02      	ldr	r3, [sp, #8]
 800ceb6:	f003 0301 	and.w	r3, r3, #1
 800ceba:	46b8      	mov	r8, r7
 800cebc:	9306      	str	r3, [sp, #24]
 800cebe:	4607      	mov	r7, r0
 800cec0:	9b01      	ldr	r3, [sp, #4]
 800cec2:	4631      	mov	r1, r6
 800cec4:	3b01      	subs	r3, #1
 800cec6:	4658      	mov	r0, fp
 800cec8:	9302      	str	r3, [sp, #8]
 800ceca:	f7ff fa69 	bl	800c3a0 <quorem>
 800cece:	4603      	mov	r3, r0
 800ced0:	3330      	adds	r3, #48	; 0x30
 800ced2:	9004      	str	r0, [sp, #16]
 800ced4:	4641      	mov	r1, r8
 800ced6:	4658      	mov	r0, fp
 800ced8:	9308      	str	r3, [sp, #32]
 800ceda:	f000 fb9b 	bl	800d614 <__mcmp>
 800cede:	463a      	mov	r2, r7
 800cee0:	4681      	mov	r9, r0
 800cee2:	4631      	mov	r1, r6
 800cee4:	4620      	mov	r0, r4
 800cee6:	f000 fbb1 	bl	800d64c <__mdiff>
 800ceea:	68c2      	ldr	r2, [r0, #12]
 800ceec:	9b08      	ldr	r3, [sp, #32]
 800ceee:	4605      	mov	r5, r0
 800cef0:	bb02      	cbnz	r2, 800cf34 <_dtoa_r+0xa7c>
 800cef2:	4601      	mov	r1, r0
 800cef4:	4658      	mov	r0, fp
 800cef6:	f000 fb8d 	bl	800d614 <__mcmp>
 800cefa:	9b08      	ldr	r3, [sp, #32]
 800cefc:	4602      	mov	r2, r0
 800cefe:	4629      	mov	r1, r5
 800cf00:	4620      	mov	r0, r4
 800cf02:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800cf06:	f000 f947 	bl	800d198 <_Bfree>
 800cf0a:	9b05      	ldr	r3, [sp, #20]
 800cf0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf0e:	9d01      	ldr	r5, [sp, #4]
 800cf10:	ea43 0102 	orr.w	r1, r3, r2
 800cf14:	9b06      	ldr	r3, [sp, #24]
 800cf16:	430b      	orrs	r3, r1
 800cf18:	9b08      	ldr	r3, [sp, #32]
 800cf1a:	d10d      	bne.n	800cf38 <_dtoa_r+0xa80>
 800cf1c:	2b39      	cmp	r3, #57	; 0x39
 800cf1e:	d029      	beq.n	800cf74 <_dtoa_r+0xabc>
 800cf20:	f1b9 0f00 	cmp.w	r9, #0
 800cf24:	dd01      	ble.n	800cf2a <_dtoa_r+0xa72>
 800cf26:	9b04      	ldr	r3, [sp, #16]
 800cf28:	3331      	adds	r3, #49	; 0x31
 800cf2a:	9a02      	ldr	r2, [sp, #8]
 800cf2c:	7013      	strb	r3, [r2, #0]
 800cf2e:	e774      	b.n	800ce1a <_dtoa_r+0x962>
 800cf30:	4638      	mov	r0, r7
 800cf32:	e7b9      	b.n	800cea8 <_dtoa_r+0x9f0>
 800cf34:	2201      	movs	r2, #1
 800cf36:	e7e2      	b.n	800cefe <_dtoa_r+0xa46>
 800cf38:	f1b9 0f00 	cmp.w	r9, #0
 800cf3c:	db06      	blt.n	800cf4c <_dtoa_r+0xa94>
 800cf3e:	9905      	ldr	r1, [sp, #20]
 800cf40:	ea41 0909 	orr.w	r9, r1, r9
 800cf44:	9906      	ldr	r1, [sp, #24]
 800cf46:	ea59 0101 	orrs.w	r1, r9, r1
 800cf4a:	d120      	bne.n	800cf8e <_dtoa_r+0xad6>
 800cf4c:	2a00      	cmp	r2, #0
 800cf4e:	ddec      	ble.n	800cf2a <_dtoa_r+0xa72>
 800cf50:	4659      	mov	r1, fp
 800cf52:	2201      	movs	r2, #1
 800cf54:	4620      	mov	r0, r4
 800cf56:	9301      	str	r3, [sp, #4]
 800cf58:	f000 faf0 	bl	800d53c <__lshift>
 800cf5c:	4631      	mov	r1, r6
 800cf5e:	4683      	mov	fp, r0
 800cf60:	f000 fb58 	bl	800d614 <__mcmp>
 800cf64:	2800      	cmp	r0, #0
 800cf66:	9b01      	ldr	r3, [sp, #4]
 800cf68:	dc02      	bgt.n	800cf70 <_dtoa_r+0xab8>
 800cf6a:	d1de      	bne.n	800cf2a <_dtoa_r+0xa72>
 800cf6c:	07da      	lsls	r2, r3, #31
 800cf6e:	d5dc      	bpl.n	800cf2a <_dtoa_r+0xa72>
 800cf70:	2b39      	cmp	r3, #57	; 0x39
 800cf72:	d1d8      	bne.n	800cf26 <_dtoa_r+0xa6e>
 800cf74:	9a02      	ldr	r2, [sp, #8]
 800cf76:	2339      	movs	r3, #57	; 0x39
 800cf78:	7013      	strb	r3, [r2, #0]
 800cf7a:	462b      	mov	r3, r5
 800cf7c:	461d      	mov	r5, r3
 800cf7e:	3b01      	subs	r3, #1
 800cf80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cf84:	2a39      	cmp	r2, #57	; 0x39
 800cf86:	d050      	beq.n	800d02a <_dtoa_r+0xb72>
 800cf88:	3201      	adds	r2, #1
 800cf8a:	701a      	strb	r2, [r3, #0]
 800cf8c:	e745      	b.n	800ce1a <_dtoa_r+0x962>
 800cf8e:	2a00      	cmp	r2, #0
 800cf90:	dd03      	ble.n	800cf9a <_dtoa_r+0xae2>
 800cf92:	2b39      	cmp	r3, #57	; 0x39
 800cf94:	d0ee      	beq.n	800cf74 <_dtoa_r+0xabc>
 800cf96:	3301      	adds	r3, #1
 800cf98:	e7c7      	b.n	800cf2a <_dtoa_r+0xa72>
 800cf9a:	9a01      	ldr	r2, [sp, #4]
 800cf9c:	9907      	ldr	r1, [sp, #28]
 800cf9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cfa2:	428a      	cmp	r2, r1
 800cfa4:	d02a      	beq.n	800cffc <_dtoa_r+0xb44>
 800cfa6:	4659      	mov	r1, fp
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	220a      	movs	r2, #10
 800cfac:	4620      	mov	r0, r4
 800cfae:	f000 f915 	bl	800d1dc <__multadd>
 800cfb2:	45b8      	cmp	r8, r7
 800cfb4:	4683      	mov	fp, r0
 800cfb6:	f04f 0300 	mov.w	r3, #0
 800cfba:	f04f 020a 	mov.w	r2, #10
 800cfbe:	4641      	mov	r1, r8
 800cfc0:	4620      	mov	r0, r4
 800cfc2:	d107      	bne.n	800cfd4 <_dtoa_r+0xb1c>
 800cfc4:	f000 f90a 	bl	800d1dc <__multadd>
 800cfc8:	4680      	mov	r8, r0
 800cfca:	4607      	mov	r7, r0
 800cfcc:	9b01      	ldr	r3, [sp, #4]
 800cfce:	3301      	adds	r3, #1
 800cfd0:	9301      	str	r3, [sp, #4]
 800cfd2:	e775      	b.n	800cec0 <_dtoa_r+0xa08>
 800cfd4:	f000 f902 	bl	800d1dc <__multadd>
 800cfd8:	4639      	mov	r1, r7
 800cfda:	4680      	mov	r8, r0
 800cfdc:	2300      	movs	r3, #0
 800cfde:	220a      	movs	r2, #10
 800cfe0:	4620      	mov	r0, r4
 800cfe2:	f000 f8fb 	bl	800d1dc <__multadd>
 800cfe6:	4607      	mov	r7, r0
 800cfe8:	e7f0      	b.n	800cfcc <_dtoa_r+0xb14>
 800cfea:	f1b9 0f00 	cmp.w	r9, #0
 800cfee:	9a00      	ldr	r2, [sp, #0]
 800cff0:	bfcc      	ite	gt
 800cff2:	464d      	movgt	r5, r9
 800cff4:	2501      	movle	r5, #1
 800cff6:	4415      	add	r5, r2
 800cff8:	f04f 0800 	mov.w	r8, #0
 800cffc:	4659      	mov	r1, fp
 800cffe:	2201      	movs	r2, #1
 800d000:	4620      	mov	r0, r4
 800d002:	9301      	str	r3, [sp, #4]
 800d004:	f000 fa9a 	bl	800d53c <__lshift>
 800d008:	4631      	mov	r1, r6
 800d00a:	4683      	mov	fp, r0
 800d00c:	f000 fb02 	bl	800d614 <__mcmp>
 800d010:	2800      	cmp	r0, #0
 800d012:	dcb2      	bgt.n	800cf7a <_dtoa_r+0xac2>
 800d014:	d102      	bne.n	800d01c <_dtoa_r+0xb64>
 800d016:	9b01      	ldr	r3, [sp, #4]
 800d018:	07db      	lsls	r3, r3, #31
 800d01a:	d4ae      	bmi.n	800cf7a <_dtoa_r+0xac2>
 800d01c:	462b      	mov	r3, r5
 800d01e:	461d      	mov	r5, r3
 800d020:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d024:	2a30      	cmp	r2, #48	; 0x30
 800d026:	d0fa      	beq.n	800d01e <_dtoa_r+0xb66>
 800d028:	e6f7      	b.n	800ce1a <_dtoa_r+0x962>
 800d02a:	9a00      	ldr	r2, [sp, #0]
 800d02c:	429a      	cmp	r2, r3
 800d02e:	d1a5      	bne.n	800cf7c <_dtoa_r+0xac4>
 800d030:	f10a 0a01 	add.w	sl, sl, #1
 800d034:	2331      	movs	r3, #49	; 0x31
 800d036:	e779      	b.n	800cf2c <_dtoa_r+0xa74>
 800d038:	4b13      	ldr	r3, [pc, #76]	; (800d088 <_dtoa_r+0xbd0>)
 800d03a:	f7ff baaf 	b.w	800c59c <_dtoa_r+0xe4>
 800d03e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d040:	2b00      	cmp	r3, #0
 800d042:	f47f aa86 	bne.w	800c552 <_dtoa_r+0x9a>
 800d046:	4b11      	ldr	r3, [pc, #68]	; (800d08c <_dtoa_r+0xbd4>)
 800d048:	f7ff baa8 	b.w	800c59c <_dtoa_r+0xe4>
 800d04c:	f1b9 0f00 	cmp.w	r9, #0
 800d050:	dc03      	bgt.n	800d05a <_dtoa_r+0xba2>
 800d052:	9b05      	ldr	r3, [sp, #20]
 800d054:	2b02      	cmp	r3, #2
 800d056:	f73f aec9 	bgt.w	800cdec <_dtoa_r+0x934>
 800d05a:	9d00      	ldr	r5, [sp, #0]
 800d05c:	4631      	mov	r1, r6
 800d05e:	4658      	mov	r0, fp
 800d060:	f7ff f99e 	bl	800c3a0 <quorem>
 800d064:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d068:	f805 3b01 	strb.w	r3, [r5], #1
 800d06c:	9a00      	ldr	r2, [sp, #0]
 800d06e:	1aaa      	subs	r2, r5, r2
 800d070:	4591      	cmp	r9, r2
 800d072:	ddba      	ble.n	800cfea <_dtoa_r+0xb32>
 800d074:	4659      	mov	r1, fp
 800d076:	2300      	movs	r3, #0
 800d078:	220a      	movs	r2, #10
 800d07a:	4620      	mov	r0, r4
 800d07c:	f000 f8ae 	bl	800d1dc <__multadd>
 800d080:	4683      	mov	fp, r0
 800d082:	e7eb      	b.n	800d05c <_dtoa_r+0xba4>
 800d084:	0800dce8 	.word	0x0800dce8
 800d088:	0800dc41 	.word	0x0800dc41
 800d08c:	0800dc65 	.word	0x0800dc65

0800d090 <_fstat_r>:
 800d090:	b538      	push	{r3, r4, r5, lr}
 800d092:	4d07      	ldr	r5, [pc, #28]	; (800d0b0 <_fstat_r+0x20>)
 800d094:	2300      	movs	r3, #0
 800d096:	4604      	mov	r4, r0
 800d098:	4608      	mov	r0, r1
 800d09a:	4611      	mov	r1, r2
 800d09c:	602b      	str	r3, [r5, #0]
 800d09e:	f7f4 fe00 	bl	8001ca2 <_fstat>
 800d0a2:	1c43      	adds	r3, r0, #1
 800d0a4:	d102      	bne.n	800d0ac <_fstat_r+0x1c>
 800d0a6:	682b      	ldr	r3, [r5, #0]
 800d0a8:	b103      	cbz	r3, 800d0ac <_fstat_r+0x1c>
 800d0aa:	6023      	str	r3, [r4, #0]
 800d0ac:	bd38      	pop	{r3, r4, r5, pc}
 800d0ae:	bf00      	nop
 800d0b0:	20000c90 	.word	0x20000c90

0800d0b4 <_isatty_r>:
 800d0b4:	b538      	push	{r3, r4, r5, lr}
 800d0b6:	4d06      	ldr	r5, [pc, #24]	; (800d0d0 <_isatty_r+0x1c>)
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	4604      	mov	r4, r0
 800d0bc:	4608      	mov	r0, r1
 800d0be:	602b      	str	r3, [r5, #0]
 800d0c0:	f7f4 fdff 	bl	8001cc2 <_isatty>
 800d0c4:	1c43      	adds	r3, r0, #1
 800d0c6:	d102      	bne.n	800d0ce <_isatty_r+0x1a>
 800d0c8:	682b      	ldr	r3, [r5, #0]
 800d0ca:	b103      	cbz	r3, 800d0ce <_isatty_r+0x1a>
 800d0cc:	6023      	str	r3, [r4, #0]
 800d0ce:	bd38      	pop	{r3, r4, r5, pc}
 800d0d0:	20000c90 	.word	0x20000c90

0800d0d4 <_localeconv_r>:
 800d0d4:	4800      	ldr	r0, [pc, #0]	; (800d0d8 <_localeconv_r+0x4>)
 800d0d6:	4770      	bx	lr
 800d0d8:	20000420 	.word	0x20000420

0800d0dc <_lseek_r>:
 800d0dc:	b538      	push	{r3, r4, r5, lr}
 800d0de:	4d07      	ldr	r5, [pc, #28]	; (800d0fc <_lseek_r+0x20>)
 800d0e0:	4604      	mov	r4, r0
 800d0e2:	4608      	mov	r0, r1
 800d0e4:	4611      	mov	r1, r2
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	602a      	str	r2, [r5, #0]
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	f7f4 fdf4 	bl	8001cd8 <_lseek>
 800d0f0:	1c43      	adds	r3, r0, #1
 800d0f2:	d102      	bne.n	800d0fa <_lseek_r+0x1e>
 800d0f4:	682b      	ldr	r3, [r5, #0]
 800d0f6:	b103      	cbz	r3, 800d0fa <_lseek_r+0x1e>
 800d0f8:	6023      	str	r3, [r4, #0]
 800d0fa:	bd38      	pop	{r3, r4, r5, pc}
 800d0fc:	20000c90 	.word	0x20000c90

0800d100 <__malloc_lock>:
 800d100:	4801      	ldr	r0, [pc, #4]	; (800d108 <__malloc_lock+0x8>)
 800d102:	f7fe b904 	b.w	800b30e <__retarget_lock_acquire_recursive>
 800d106:	bf00      	nop
 800d108:	20000c88 	.word	0x20000c88

0800d10c <__malloc_unlock>:
 800d10c:	4801      	ldr	r0, [pc, #4]	; (800d114 <__malloc_unlock+0x8>)
 800d10e:	f7fe b8ff 	b.w	800b310 <__retarget_lock_release_recursive>
 800d112:	bf00      	nop
 800d114:	20000c88 	.word	0x20000c88

0800d118 <_Balloc>:
 800d118:	b570      	push	{r4, r5, r6, lr}
 800d11a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d11c:	4604      	mov	r4, r0
 800d11e:	460d      	mov	r5, r1
 800d120:	b976      	cbnz	r6, 800d140 <_Balloc+0x28>
 800d122:	2010      	movs	r0, #16
 800d124:	f7fe f95a 	bl	800b3dc <malloc>
 800d128:	4602      	mov	r2, r0
 800d12a:	6260      	str	r0, [r4, #36]	; 0x24
 800d12c:	b920      	cbnz	r0, 800d138 <_Balloc+0x20>
 800d12e:	4b18      	ldr	r3, [pc, #96]	; (800d190 <_Balloc+0x78>)
 800d130:	4818      	ldr	r0, [pc, #96]	; (800d194 <_Balloc+0x7c>)
 800d132:	2166      	movs	r1, #102	; 0x66
 800d134:	f000 fb90 	bl	800d858 <__assert_func>
 800d138:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d13c:	6006      	str	r6, [r0, #0]
 800d13e:	60c6      	str	r6, [r0, #12]
 800d140:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d142:	68f3      	ldr	r3, [r6, #12]
 800d144:	b183      	cbz	r3, 800d168 <_Balloc+0x50>
 800d146:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d148:	68db      	ldr	r3, [r3, #12]
 800d14a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d14e:	b9b8      	cbnz	r0, 800d180 <_Balloc+0x68>
 800d150:	2101      	movs	r1, #1
 800d152:	fa01 f605 	lsl.w	r6, r1, r5
 800d156:	1d72      	adds	r2, r6, #5
 800d158:	0092      	lsls	r2, r2, #2
 800d15a:	4620      	mov	r0, r4
 800d15c:	f000 fb5a 	bl	800d814 <_calloc_r>
 800d160:	b160      	cbz	r0, 800d17c <_Balloc+0x64>
 800d162:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d166:	e00e      	b.n	800d186 <_Balloc+0x6e>
 800d168:	2221      	movs	r2, #33	; 0x21
 800d16a:	2104      	movs	r1, #4
 800d16c:	4620      	mov	r0, r4
 800d16e:	f000 fb51 	bl	800d814 <_calloc_r>
 800d172:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d174:	60f0      	str	r0, [r6, #12]
 800d176:	68db      	ldr	r3, [r3, #12]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d1e4      	bne.n	800d146 <_Balloc+0x2e>
 800d17c:	2000      	movs	r0, #0
 800d17e:	bd70      	pop	{r4, r5, r6, pc}
 800d180:	6802      	ldr	r2, [r0, #0]
 800d182:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d186:	2300      	movs	r3, #0
 800d188:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d18c:	e7f7      	b.n	800d17e <_Balloc+0x66>
 800d18e:	bf00      	nop
 800d190:	0800dc72 	.word	0x0800dc72
 800d194:	0800dcf9 	.word	0x0800dcf9

0800d198 <_Bfree>:
 800d198:	b570      	push	{r4, r5, r6, lr}
 800d19a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d19c:	4605      	mov	r5, r0
 800d19e:	460c      	mov	r4, r1
 800d1a0:	b976      	cbnz	r6, 800d1c0 <_Bfree+0x28>
 800d1a2:	2010      	movs	r0, #16
 800d1a4:	f7fe f91a 	bl	800b3dc <malloc>
 800d1a8:	4602      	mov	r2, r0
 800d1aa:	6268      	str	r0, [r5, #36]	; 0x24
 800d1ac:	b920      	cbnz	r0, 800d1b8 <_Bfree+0x20>
 800d1ae:	4b09      	ldr	r3, [pc, #36]	; (800d1d4 <_Bfree+0x3c>)
 800d1b0:	4809      	ldr	r0, [pc, #36]	; (800d1d8 <_Bfree+0x40>)
 800d1b2:	218a      	movs	r1, #138	; 0x8a
 800d1b4:	f000 fb50 	bl	800d858 <__assert_func>
 800d1b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d1bc:	6006      	str	r6, [r0, #0]
 800d1be:	60c6      	str	r6, [r0, #12]
 800d1c0:	b13c      	cbz	r4, 800d1d2 <_Bfree+0x3a>
 800d1c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d1c4:	6862      	ldr	r2, [r4, #4]
 800d1c6:	68db      	ldr	r3, [r3, #12]
 800d1c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d1cc:	6021      	str	r1, [r4, #0]
 800d1ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d1d2:	bd70      	pop	{r4, r5, r6, pc}
 800d1d4:	0800dc72 	.word	0x0800dc72
 800d1d8:	0800dcf9 	.word	0x0800dcf9

0800d1dc <__multadd>:
 800d1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1e0:	690e      	ldr	r6, [r1, #16]
 800d1e2:	4607      	mov	r7, r0
 800d1e4:	4698      	mov	r8, r3
 800d1e6:	460c      	mov	r4, r1
 800d1e8:	f101 0014 	add.w	r0, r1, #20
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	6805      	ldr	r5, [r0, #0]
 800d1f0:	b2a9      	uxth	r1, r5
 800d1f2:	fb02 8101 	mla	r1, r2, r1, r8
 800d1f6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d1fa:	0c2d      	lsrs	r5, r5, #16
 800d1fc:	fb02 c505 	mla	r5, r2, r5, ip
 800d200:	b289      	uxth	r1, r1
 800d202:	3301      	adds	r3, #1
 800d204:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d208:	429e      	cmp	r6, r3
 800d20a:	f840 1b04 	str.w	r1, [r0], #4
 800d20e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d212:	dcec      	bgt.n	800d1ee <__multadd+0x12>
 800d214:	f1b8 0f00 	cmp.w	r8, #0
 800d218:	d022      	beq.n	800d260 <__multadd+0x84>
 800d21a:	68a3      	ldr	r3, [r4, #8]
 800d21c:	42b3      	cmp	r3, r6
 800d21e:	dc19      	bgt.n	800d254 <__multadd+0x78>
 800d220:	6861      	ldr	r1, [r4, #4]
 800d222:	4638      	mov	r0, r7
 800d224:	3101      	adds	r1, #1
 800d226:	f7ff ff77 	bl	800d118 <_Balloc>
 800d22a:	4605      	mov	r5, r0
 800d22c:	b928      	cbnz	r0, 800d23a <__multadd+0x5e>
 800d22e:	4602      	mov	r2, r0
 800d230:	4b0d      	ldr	r3, [pc, #52]	; (800d268 <__multadd+0x8c>)
 800d232:	480e      	ldr	r0, [pc, #56]	; (800d26c <__multadd+0x90>)
 800d234:	21b5      	movs	r1, #181	; 0xb5
 800d236:	f000 fb0f 	bl	800d858 <__assert_func>
 800d23a:	6922      	ldr	r2, [r4, #16]
 800d23c:	3202      	adds	r2, #2
 800d23e:	f104 010c 	add.w	r1, r4, #12
 800d242:	0092      	lsls	r2, r2, #2
 800d244:	300c      	adds	r0, #12
 800d246:	f7fe f8d1 	bl	800b3ec <memcpy>
 800d24a:	4621      	mov	r1, r4
 800d24c:	4638      	mov	r0, r7
 800d24e:	f7ff ffa3 	bl	800d198 <_Bfree>
 800d252:	462c      	mov	r4, r5
 800d254:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d258:	3601      	adds	r6, #1
 800d25a:	f8c3 8014 	str.w	r8, [r3, #20]
 800d25e:	6126      	str	r6, [r4, #16]
 800d260:	4620      	mov	r0, r4
 800d262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d266:	bf00      	nop
 800d268:	0800dce8 	.word	0x0800dce8
 800d26c:	0800dcf9 	.word	0x0800dcf9

0800d270 <__hi0bits>:
 800d270:	0c03      	lsrs	r3, r0, #16
 800d272:	041b      	lsls	r3, r3, #16
 800d274:	b9d3      	cbnz	r3, 800d2ac <__hi0bits+0x3c>
 800d276:	0400      	lsls	r0, r0, #16
 800d278:	2310      	movs	r3, #16
 800d27a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d27e:	bf04      	itt	eq
 800d280:	0200      	lsleq	r0, r0, #8
 800d282:	3308      	addeq	r3, #8
 800d284:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d288:	bf04      	itt	eq
 800d28a:	0100      	lsleq	r0, r0, #4
 800d28c:	3304      	addeq	r3, #4
 800d28e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d292:	bf04      	itt	eq
 800d294:	0080      	lsleq	r0, r0, #2
 800d296:	3302      	addeq	r3, #2
 800d298:	2800      	cmp	r0, #0
 800d29a:	db05      	blt.n	800d2a8 <__hi0bits+0x38>
 800d29c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d2a0:	f103 0301 	add.w	r3, r3, #1
 800d2a4:	bf08      	it	eq
 800d2a6:	2320      	moveq	r3, #32
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	4770      	bx	lr
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	e7e4      	b.n	800d27a <__hi0bits+0xa>

0800d2b0 <__lo0bits>:
 800d2b0:	6803      	ldr	r3, [r0, #0]
 800d2b2:	f013 0207 	ands.w	r2, r3, #7
 800d2b6:	4601      	mov	r1, r0
 800d2b8:	d00b      	beq.n	800d2d2 <__lo0bits+0x22>
 800d2ba:	07da      	lsls	r2, r3, #31
 800d2bc:	d424      	bmi.n	800d308 <__lo0bits+0x58>
 800d2be:	0798      	lsls	r0, r3, #30
 800d2c0:	bf49      	itett	mi
 800d2c2:	085b      	lsrmi	r3, r3, #1
 800d2c4:	089b      	lsrpl	r3, r3, #2
 800d2c6:	2001      	movmi	r0, #1
 800d2c8:	600b      	strmi	r3, [r1, #0]
 800d2ca:	bf5c      	itt	pl
 800d2cc:	600b      	strpl	r3, [r1, #0]
 800d2ce:	2002      	movpl	r0, #2
 800d2d0:	4770      	bx	lr
 800d2d2:	b298      	uxth	r0, r3
 800d2d4:	b9b0      	cbnz	r0, 800d304 <__lo0bits+0x54>
 800d2d6:	0c1b      	lsrs	r3, r3, #16
 800d2d8:	2010      	movs	r0, #16
 800d2da:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d2de:	bf04      	itt	eq
 800d2e0:	0a1b      	lsreq	r3, r3, #8
 800d2e2:	3008      	addeq	r0, #8
 800d2e4:	071a      	lsls	r2, r3, #28
 800d2e6:	bf04      	itt	eq
 800d2e8:	091b      	lsreq	r3, r3, #4
 800d2ea:	3004      	addeq	r0, #4
 800d2ec:	079a      	lsls	r2, r3, #30
 800d2ee:	bf04      	itt	eq
 800d2f0:	089b      	lsreq	r3, r3, #2
 800d2f2:	3002      	addeq	r0, #2
 800d2f4:	07da      	lsls	r2, r3, #31
 800d2f6:	d403      	bmi.n	800d300 <__lo0bits+0x50>
 800d2f8:	085b      	lsrs	r3, r3, #1
 800d2fa:	f100 0001 	add.w	r0, r0, #1
 800d2fe:	d005      	beq.n	800d30c <__lo0bits+0x5c>
 800d300:	600b      	str	r3, [r1, #0]
 800d302:	4770      	bx	lr
 800d304:	4610      	mov	r0, r2
 800d306:	e7e8      	b.n	800d2da <__lo0bits+0x2a>
 800d308:	2000      	movs	r0, #0
 800d30a:	4770      	bx	lr
 800d30c:	2020      	movs	r0, #32
 800d30e:	4770      	bx	lr

0800d310 <__i2b>:
 800d310:	b510      	push	{r4, lr}
 800d312:	460c      	mov	r4, r1
 800d314:	2101      	movs	r1, #1
 800d316:	f7ff feff 	bl	800d118 <_Balloc>
 800d31a:	4602      	mov	r2, r0
 800d31c:	b928      	cbnz	r0, 800d32a <__i2b+0x1a>
 800d31e:	4b05      	ldr	r3, [pc, #20]	; (800d334 <__i2b+0x24>)
 800d320:	4805      	ldr	r0, [pc, #20]	; (800d338 <__i2b+0x28>)
 800d322:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d326:	f000 fa97 	bl	800d858 <__assert_func>
 800d32a:	2301      	movs	r3, #1
 800d32c:	6144      	str	r4, [r0, #20]
 800d32e:	6103      	str	r3, [r0, #16]
 800d330:	bd10      	pop	{r4, pc}
 800d332:	bf00      	nop
 800d334:	0800dce8 	.word	0x0800dce8
 800d338:	0800dcf9 	.word	0x0800dcf9

0800d33c <__multiply>:
 800d33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d340:	4614      	mov	r4, r2
 800d342:	690a      	ldr	r2, [r1, #16]
 800d344:	6923      	ldr	r3, [r4, #16]
 800d346:	429a      	cmp	r2, r3
 800d348:	bfb8      	it	lt
 800d34a:	460b      	movlt	r3, r1
 800d34c:	460d      	mov	r5, r1
 800d34e:	bfbc      	itt	lt
 800d350:	4625      	movlt	r5, r4
 800d352:	461c      	movlt	r4, r3
 800d354:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d358:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d35c:	68ab      	ldr	r3, [r5, #8]
 800d35e:	6869      	ldr	r1, [r5, #4]
 800d360:	eb0a 0709 	add.w	r7, sl, r9
 800d364:	42bb      	cmp	r3, r7
 800d366:	b085      	sub	sp, #20
 800d368:	bfb8      	it	lt
 800d36a:	3101      	addlt	r1, #1
 800d36c:	f7ff fed4 	bl	800d118 <_Balloc>
 800d370:	b930      	cbnz	r0, 800d380 <__multiply+0x44>
 800d372:	4602      	mov	r2, r0
 800d374:	4b42      	ldr	r3, [pc, #264]	; (800d480 <__multiply+0x144>)
 800d376:	4843      	ldr	r0, [pc, #268]	; (800d484 <__multiply+0x148>)
 800d378:	f240 115d 	movw	r1, #349	; 0x15d
 800d37c:	f000 fa6c 	bl	800d858 <__assert_func>
 800d380:	f100 0614 	add.w	r6, r0, #20
 800d384:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d388:	4633      	mov	r3, r6
 800d38a:	2200      	movs	r2, #0
 800d38c:	4543      	cmp	r3, r8
 800d38e:	d31e      	bcc.n	800d3ce <__multiply+0x92>
 800d390:	f105 0c14 	add.w	ip, r5, #20
 800d394:	f104 0314 	add.w	r3, r4, #20
 800d398:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d39c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d3a0:	9202      	str	r2, [sp, #8]
 800d3a2:	ebac 0205 	sub.w	r2, ip, r5
 800d3a6:	3a15      	subs	r2, #21
 800d3a8:	f022 0203 	bic.w	r2, r2, #3
 800d3ac:	3204      	adds	r2, #4
 800d3ae:	f105 0115 	add.w	r1, r5, #21
 800d3b2:	458c      	cmp	ip, r1
 800d3b4:	bf38      	it	cc
 800d3b6:	2204      	movcc	r2, #4
 800d3b8:	9201      	str	r2, [sp, #4]
 800d3ba:	9a02      	ldr	r2, [sp, #8]
 800d3bc:	9303      	str	r3, [sp, #12]
 800d3be:	429a      	cmp	r2, r3
 800d3c0:	d808      	bhi.n	800d3d4 <__multiply+0x98>
 800d3c2:	2f00      	cmp	r7, #0
 800d3c4:	dc55      	bgt.n	800d472 <__multiply+0x136>
 800d3c6:	6107      	str	r7, [r0, #16]
 800d3c8:	b005      	add	sp, #20
 800d3ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ce:	f843 2b04 	str.w	r2, [r3], #4
 800d3d2:	e7db      	b.n	800d38c <__multiply+0x50>
 800d3d4:	f8b3 a000 	ldrh.w	sl, [r3]
 800d3d8:	f1ba 0f00 	cmp.w	sl, #0
 800d3dc:	d020      	beq.n	800d420 <__multiply+0xe4>
 800d3de:	f105 0e14 	add.w	lr, r5, #20
 800d3e2:	46b1      	mov	r9, r6
 800d3e4:	2200      	movs	r2, #0
 800d3e6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d3ea:	f8d9 b000 	ldr.w	fp, [r9]
 800d3ee:	b2a1      	uxth	r1, r4
 800d3f0:	fa1f fb8b 	uxth.w	fp, fp
 800d3f4:	fb0a b101 	mla	r1, sl, r1, fp
 800d3f8:	4411      	add	r1, r2
 800d3fa:	f8d9 2000 	ldr.w	r2, [r9]
 800d3fe:	0c24      	lsrs	r4, r4, #16
 800d400:	0c12      	lsrs	r2, r2, #16
 800d402:	fb0a 2404 	mla	r4, sl, r4, r2
 800d406:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d40a:	b289      	uxth	r1, r1
 800d40c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d410:	45f4      	cmp	ip, lr
 800d412:	f849 1b04 	str.w	r1, [r9], #4
 800d416:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d41a:	d8e4      	bhi.n	800d3e6 <__multiply+0xaa>
 800d41c:	9901      	ldr	r1, [sp, #4]
 800d41e:	5072      	str	r2, [r6, r1]
 800d420:	9a03      	ldr	r2, [sp, #12]
 800d422:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d426:	3304      	adds	r3, #4
 800d428:	f1b9 0f00 	cmp.w	r9, #0
 800d42c:	d01f      	beq.n	800d46e <__multiply+0x132>
 800d42e:	6834      	ldr	r4, [r6, #0]
 800d430:	f105 0114 	add.w	r1, r5, #20
 800d434:	46b6      	mov	lr, r6
 800d436:	f04f 0a00 	mov.w	sl, #0
 800d43a:	880a      	ldrh	r2, [r1, #0]
 800d43c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d440:	fb09 b202 	mla	r2, r9, r2, fp
 800d444:	4492      	add	sl, r2
 800d446:	b2a4      	uxth	r4, r4
 800d448:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d44c:	f84e 4b04 	str.w	r4, [lr], #4
 800d450:	f851 4b04 	ldr.w	r4, [r1], #4
 800d454:	f8be 2000 	ldrh.w	r2, [lr]
 800d458:	0c24      	lsrs	r4, r4, #16
 800d45a:	fb09 2404 	mla	r4, r9, r4, r2
 800d45e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d462:	458c      	cmp	ip, r1
 800d464:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d468:	d8e7      	bhi.n	800d43a <__multiply+0xfe>
 800d46a:	9a01      	ldr	r2, [sp, #4]
 800d46c:	50b4      	str	r4, [r6, r2]
 800d46e:	3604      	adds	r6, #4
 800d470:	e7a3      	b.n	800d3ba <__multiply+0x7e>
 800d472:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d476:	2b00      	cmp	r3, #0
 800d478:	d1a5      	bne.n	800d3c6 <__multiply+0x8a>
 800d47a:	3f01      	subs	r7, #1
 800d47c:	e7a1      	b.n	800d3c2 <__multiply+0x86>
 800d47e:	bf00      	nop
 800d480:	0800dce8 	.word	0x0800dce8
 800d484:	0800dcf9 	.word	0x0800dcf9

0800d488 <__pow5mult>:
 800d488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d48c:	4615      	mov	r5, r2
 800d48e:	f012 0203 	ands.w	r2, r2, #3
 800d492:	4606      	mov	r6, r0
 800d494:	460f      	mov	r7, r1
 800d496:	d007      	beq.n	800d4a8 <__pow5mult+0x20>
 800d498:	4c25      	ldr	r4, [pc, #148]	; (800d530 <__pow5mult+0xa8>)
 800d49a:	3a01      	subs	r2, #1
 800d49c:	2300      	movs	r3, #0
 800d49e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d4a2:	f7ff fe9b 	bl	800d1dc <__multadd>
 800d4a6:	4607      	mov	r7, r0
 800d4a8:	10ad      	asrs	r5, r5, #2
 800d4aa:	d03d      	beq.n	800d528 <__pow5mult+0xa0>
 800d4ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d4ae:	b97c      	cbnz	r4, 800d4d0 <__pow5mult+0x48>
 800d4b0:	2010      	movs	r0, #16
 800d4b2:	f7fd ff93 	bl	800b3dc <malloc>
 800d4b6:	4602      	mov	r2, r0
 800d4b8:	6270      	str	r0, [r6, #36]	; 0x24
 800d4ba:	b928      	cbnz	r0, 800d4c8 <__pow5mult+0x40>
 800d4bc:	4b1d      	ldr	r3, [pc, #116]	; (800d534 <__pow5mult+0xac>)
 800d4be:	481e      	ldr	r0, [pc, #120]	; (800d538 <__pow5mult+0xb0>)
 800d4c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d4c4:	f000 f9c8 	bl	800d858 <__assert_func>
 800d4c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d4cc:	6004      	str	r4, [r0, #0]
 800d4ce:	60c4      	str	r4, [r0, #12]
 800d4d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d4d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d4d8:	b94c      	cbnz	r4, 800d4ee <__pow5mult+0x66>
 800d4da:	f240 2171 	movw	r1, #625	; 0x271
 800d4de:	4630      	mov	r0, r6
 800d4e0:	f7ff ff16 	bl	800d310 <__i2b>
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d4ea:	4604      	mov	r4, r0
 800d4ec:	6003      	str	r3, [r0, #0]
 800d4ee:	f04f 0900 	mov.w	r9, #0
 800d4f2:	07eb      	lsls	r3, r5, #31
 800d4f4:	d50a      	bpl.n	800d50c <__pow5mult+0x84>
 800d4f6:	4639      	mov	r1, r7
 800d4f8:	4622      	mov	r2, r4
 800d4fa:	4630      	mov	r0, r6
 800d4fc:	f7ff ff1e 	bl	800d33c <__multiply>
 800d500:	4639      	mov	r1, r7
 800d502:	4680      	mov	r8, r0
 800d504:	4630      	mov	r0, r6
 800d506:	f7ff fe47 	bl	800d198 <_Bfree>
 800d50a:	4647      	mov	r7, r8
 800d50c:	106d      	asrs	r5, r5, #1
 800d50e:	d00b      	beq.n	800d528 <__pow5mult+0xa0>
 800d510:	6820      	ldr	r0, [r4, #0]
 800d512:	b938      	cbnz	r0, 800d524 <__pow5mult+0x9c>
 800d514:	4622      	mov	r2, r4
 800d516:	4621      	mov	r1, r4
 800d518:	4630      	mov	r0, r6
 800d51a:	f7ff ff0f 	bl	800d33c <__multiply>
 800d51e:	6020      	str	r0, [r4, #0]
 800d520:	f8c0 9000 	str.w	r9, [r0]
 800d524:	4604      	mov	r4, r0
 800d526:	e7e4      	b.n	800d4f2 <__pow5mult+0x6a>
 800d528:	4638      	mov	r0, r7
 800d52a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d52e:	bf00      	nop
 800d530:	0800de50 	.word	0x0800de50
 800d534:	0800dc72 	.word	0x0800dc72
 800d538:	0800dcf9 	.word	0x0800dcf9

0800d53c <__lshift>:
 800d53c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d540:	460c      	mov	r4, r1
 800d542:	6849      	ldr	r1, [r1, #4]
 800d544:	6923      	ldr	r3, [r4, #16]
 800d546:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d54a:	68a3      	ldr	r3, [r4, #8]
 800d54c:	4607      	mov	r7, r0
 800d54e:	4691      	mov	r9, r2
 800d550:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d554:	f108 0601 	add.w	r6, r8, #1
 800d558:	42b3      	cmp	r3, r6
 800d55a:	db0b      	blt.n	800d574 <__lshift+0x38>
 800d55c:	4638      	mov	r0, r7
 800d55e:	f7ff fddb 	bl	800d118 <_Balloc>
 800d562:	4605      	mov	r5, r0
 800d564:	b948      	cbnz	r0, 800d57a <__lshift+0x3e>
 800d566:	4602      	mov	r2, r0
 800d568:	4b28      	ldr	r3, [pc, #160]	; (800d60c <__lshift+0xd0>)
 800d56a:	4829      	ldr	r0, [pc, #164]	; (800d610 <__lshift+0xd4>)
 800d56c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d570:	f000 f972 	bl	800d858 <__assert_func>
 800d574:	3101      	adds	r1, #1
 800d576:	005b      	lsls	r3, r3, #1
 800d578:	e7ee      	b.n	800d558 <__lshift+0x1c>
 800d57a:	2300      	movs	r3, #0
 800d57c:	f100 0114 	add.w	r1, r0, #20
 800d580:	f100 0210 	add.w	r2, r0, #16
 800d584:	4618      	mov	r0, r3
 800d586:	4553      	cmp	r3, sl
 800d588:	db33      	blt.n	800d5f2 <__lshift+0xb6>
 800d58a:	6920      	ldr	r0, [r4, #16]
 800d58c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d590:	f104 0314 	add.w	r3, r4, #20
 800d594:	f019 091f 	ands.w	r9, r9, #31
 800d598:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d59c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d5a0:	d02b      	beq.n	800d5fa <__lshift+0xbe>
 800d5a2:	f1c9 0e20 	rsb	lr, r9, #32
 800d5a6:	468a      	mov	sl, r1
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	6818      	ldr	r0, [r3, #0]
 800d5ac:	fa00 f009 	lsl.w	r0, r0, r9
 800d5b0:	4302      	orrs	r2, r0
 800d5b2:	f84a 2b04 	str.w	r2, [sl], #4
 800d5b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5ba:	459c      	cmp	ip, r3
 800d5bc:	fa22 f20e 	lsr.w	r2, r2, lr
 800d5c0:	d8f3      	bhi.n	800d5aa <__lshift+0x6e>
 800d5c2:	ebac 0304 	sub.w	r3, ip, r4
 800d5c6:	3b15      	subs	r3, #21
 800d5c8:	f023 0303 	bic.w	r3, r3, #3
 800d5cc:	3304      	adds	r3, #4
 800d5ce:	f104 0015 	add.w	r0, r4, #21
 800d5d2:	4584      	cmp	ip, r0
 800d5d4:	bf38      	it	cc
 800d5d6:	2304      	movcc	r3, #4
 800d5d8:	50ca      	str	r2, [r1, r3]
 800d5da:	b10a      	cbz	r2, 800d5e0 <__lshift+0xa4>
 800d5dc:	f108 0602 	add.w	r6, r8, #2
 800d5e0:	3e01      	subs	r6, #1
 800d5e2:	4638      	mov	r0, r7
 800d5e4:	612e      	str	r6, [r5, #16]
 800d5e6:	4621      	mov	r1, r4
 800d5e8:	f7ff fdd6 	bl	800d198 <_Bfree>
 800d5ec:	4628      	mov	r0, r5
 800d5ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d5f6:	3301      	adds	r3, #1
 800d5f8:	e7c5      	b.n	800d586 <__lshift+0x4a>
 800d5fa:	3904      	subs	r1, #4
 800d5fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d600:	f841 2f04 	str.w	r2, [r1, #4]!
 800d604:	459c      	cmp	ip, r3
 800d606:	d8f9      	bhi.n	800d5fc <__lshift+0xc0>
 800d608:	e7ea      	b.n	800d5e0 <__lshift+0xa4>
 800d60a:	bf00      	nop
 800d60c:	0800dce8 	.word	0x0800dce8
 800d610:	0800dcf9 	.word	0x0800dcf9

0800d614 <__mcmp>:
 800d614:	b530      	push	{r4, r5, lr}
 800d616:	6902      	ldr	r2, [r0, #16]
 800d618:	690c      	ldr	r4, [r1, #16]
 800d61a:	1b12      	subs	r2, r2, r4
 800d61c:	d10e      	bne.n	800d63c <__mcmp+0x28>
 800d61e:	f100 0314 	add.w	r3, r0, #20
 800d622:	3114      	adds	r1, #20
 800d624:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d628:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d62c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d630:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d634:	42a5      	cmp	r5, r4
 800d636:	d003      	beq.n	800d640 <__mcmp+0x2c>
 800d638:	d305      	bcc.n	800d646 <__mcmp+0x32>
 800d63a:	2201      	movs	r2, #1
 800d63c:	4610      	mov	r0, r2
 800d63e:	bd30      	pop	{r4, r5, pc}
 800d640:	4283      	cmp	r3, r0
 800d642:	d3f3      	bcc.n	800d62c <__mcmp+0x18>
 800d644:	e7fa      	b.n	800d63c <__mcmp+0x28>
 800d646:	f04f 32ff 	mov.w	r2, #4294967295
 800d64a:	e7f7      	b.n	800d63c <__mcmp+0x28>

0800d64c <__mdiff>:
 800d64c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d650:	460c      	mov	r4, r1
 800d652:	4606      	mov	r6, r0
 800d654:	4611      	mov	r1, r2
 800d656:	4620      	mov	r0, r4
 800d658:	4617      	mov	r7, r2
 800d65a:	f7ff ffdb 	bl	800d614 <__mcmp>
 800d65e:	1e05      	subs	r5, r0, #0
 800d660:	d110      	bne.n	800d684 <__mdiff+0x38>
 800d662:	4629      	mov	r1, r5
 800d664:	4630      	mov	r0, r6
 800d666:	f7ff fd57 	bl	800d118 <_Balloc>
 800d66a:	b930      	cbnz	r0, 800d67a <__mdiff+0x2e>
 800d66c:	4b39      	ldr	r3, [pc, #228]	; (800d754 <__mdiff+0x108>)
 800d66e:	4602      	mov	r2, r0
 800d670:	f240 2132 	movw	r1, #562	; 0x232
 800d674:	4838      	ldr	r0, [pc, #224]	; (800d758 <__mdiff+0x10c>)
 800d676:	f000 f8ef 	bl	800d858 <__assert_func>
 800d67a:	2301      	movs	r3, #1
 800d67c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d680:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d684:	bfa4      	itt	ge
 800d686:	463b      	movge	r3, r7
 800d688:	4627      	movge	r7, r4
 800d68a:	4630      	mov	r0, r6
 800d68c:	6879      	ldr	r1, [r7, #4]
 800d68e:	bfa6      	itte	ge
 800d690:	461c      	movge	r4, r3
 800d692:	2500      	movge	r5, #0
 800d694:	2501      	movlt	r5, #1
 800d696:	f7ff fd3f 	bl	800d118 <_Balloc>
 800d69a:	b920      	cbnz	r0, 800d6a6 <__mdiff+0x5a>
 800d69c:	4b2d      	ldr	r3, [pc, #180]	; (800d754 <__mdiff+0x108>)
 800d69e:	4602      	mov	r2, r0
 800d6a0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d6a4:	e7e6      	b.n	800d674 <__mdiff+0x28>
 800d6a6:	693e      	ldr	r6, [r7, #16]
 800d6a8:	60c5      	str	r5, [r0, #12]
 800d6aa:	6925      	ldr	r5, [r4, #16]
 800d6ac:	f107 0114 	add.w	r1, r7, #20
 800d6b0:	f104 0914 	add.w	r9, r4, #20
 800d6b4:	f100 0e14 	add.w	lr, r0, #20
 800d6b8:	f107 0210 	add.w	r2, r7, #16
 800d6bc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d6c0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d6c4:	46f2      	mov	sl, lr
 800d6c6:	2700      	movs	r7, #0
 800d6c8:	f859 3b04 	ldr.w	r3, [r9], #4
 800d6cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d6d0:	fa1f f883 	uxth.w	r8, r3
 800d6d4:	fa17 f78b 	uxtah	r7, r7, fp
 800d6d8:	0c1b      	lsrs	r3, r3, #16
 800d6da:	eba7 0808 	sub.w	r8, r7, r8
 800d6de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d6e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d6e6:	fa1f f888 	uxth.w	r8, r8
 800d6ea:	141f      	asrs	r7, r3, #16
 800d6ec:	454d      	cmp	r5, r9
 800d6ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d6f2:	f84a 3b04 	str.w	r3, [sl], #4
 800d6f6:	d8e7      	bhi.n	800d6c8 <__mdiff+0x7c>
 800d6f8:	1b2b      	subs	r3, r5, r4
 800d6fa:	3b15      	subs	r3, #21
 800d6fc:	f023 0303 	bic.w	r3, r3, #3
 800d700:	3304      	adds	r3, #4
 800d702:	3415      	adds	r4, #21
 800d704:	42a5      	cmp	r5, r4
 800d706:	bf38      	it	cc
 800d708:	2304      	movcc	r3, #4
 800d70a:	4419      	add	r1, r3
 800d70c:	4473      	add	r3, lr
 800d70e:	469e      	mov	lr, r3
 800d710:	460d      	mov	r5, r1
 800d712:	4565      	cmp	r5, ip
 800d714:	d30e      	bcc.n	800d734 <__mdiff+0xe8>
 800d716:	f10c 0203 	add.w	r2, ip, #3
 800d71a:	1a52      	subs	r2, r2, r1
 800d71c:	f022 0203 	bic.w	r2, r2, #3
 800d720:	3903      	subs	r1, #3
 800d722:	458c      	cmp	ip, r1
 800d724:	bf38      	it	cc
 800d726:	2200      	movcc	r2, #0
 800d728:	441a      	add	r2, r3
 800d72a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d72e:	b17b      	cbz	r3, 800d750 <__mdiff+0x104>
 800d730:	6106      	str	r6, [r0, #16]
 800d732:	e7a5      	b.n	800d680 <__mdiff+0x34>
 800d734:	f855 8b04 	ldr.w	r8, [r5], #4
 800d738:	fa17 f488 	uxtah	r4, r7, r8
 800d73c:	1422      	asrs	r2, r4, #16
 800d73e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800d742:	b2a4      	uxth	r4, r4
 800d744:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d748:	f84e 4b04 	str.w	r4, [lr], #4
 800d74c:	1417      	asrs	r7, r2, #16
 800d74e:	e7e0      	b.n	800d712 <__mdiff+0xc6>
 800d750:	3e01      	subs	r6, #1
 800d752:	e7ea      	b.n	800d72a <__mdiff+0xde>
 800d754:	0800dce8 	.word	0x0800dce8
 800d758:	0800dcf9 	.word	0x0800dcf9

0800d75c <__d2b>:
 800d75c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d760:	4689      	mov	r9, r1
 800d762:	2101      	movs	r1, #1
 800d764:	ec57 6b10 	vmov	r6, r7, d0
 800d768:	4690      	mov	r8, r2
 800d76a:	f7ff fcd5 	bl	800d118 <_Balloc>
 800d76e:	4604      	mov	r4, r0
 800d770:	b930      	cbnz	r0, 800d780 <__d2b+0x24>
 800d772:	4602      	mov	r2, r0
 800d774:	4b25      	ldr	r3, [pc, #148]	; (800d80c <__d2b+0xb0>)
 800d776:	4826      	ldr	r0, [pc, #152]	; (800d810 <__d2b+0xb4>)
 800d778:	f240 310a 	movw	r1, #778	; 0x30a
 800d77c:	f000 f86c 	bl	800d858 <__assert_func>
 800d780:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d784:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d788:	bb35      	cbnz	r5, 800d7d8 <__d2b+0x7c>
 800d78a:	2e00      	cmp	r6, #0
 800d78c:	9301      	str	r3, [sp, #4]
 800d78e:	d028      	beq.n	800d7e2 <__d2b+0x86>
 800d790:	4668      	mov	r0, sp
 800d792:	9600      	str	r6, [sp, #0]
 800d794:	f7ff fd8c 	bl	800d2b0 <__lo0bits>
 800d798:	9900      	ldr	r1, [sp, #0]
 800d79a:	b300      	cbz	r0, 800d7de <__d2b+0x82>
 800d79c:	9a01      	ldr	r2, [sp, #4]
 800d79e:	f1c0 0320 	rsb	r3, r0, #32
 800d7a2:	fa02 f303 	lsl.w	r3, r2, r3
 800d7a6:	430b      	orrs	r3, r1
 800d7a8:	40c2      	lsrs	r2, r0
 800d7aa:	6163      	str	r3, [r4, #20]
 800d7ac:	9201      	str	r2, [sp, #4]
 800d7ae:	9b01      	ldr	r3, [sp, #4]
 800d7b0:	61a3      	str	r3, [r4, #24]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	bf14      	ite	ne
 800d7b6:	2202      	movne	r2, #2
 800d7b8:	2201      	moveq	r2, #1
 800d7ba:	6122      	str	r2, [r4, #16]
 800d7bc:	b1d5      	cbz	r5, 800d7f4 <__d2b+0x98>
 800d7be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d7c2:	4405      	add	r5, r0
 800d7c4:	f8c9 5000 	str.w	r5, [r9]
 800d7c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d7cc:	f8c8 0000 	str.w	r0, [r8]
 800d7d0:	4620      	mov	r0, r4
 800d7d2:	b003      	add	sp, #12
 800d7d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d7d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7dc:	e7d5      	b.n	800d78a <__d2b+0x2e>
 800d7de:	6161      	str	r1, [r4, #20]
 800d7e0:	e7e5      	b.n	800d7ae <__d2b+0x52>
 800d7e2:	a801      	add	r0, sp, #4
 800d7e4:	f7ff fd64 	bl	800d2b0 <__lo0bits>
 800d7e8:	9b01      	ldr	r3, [sp, #4]
 800d7ea:	6163      	str	r3, [r4, #20]
 800d7ec:	2201      	movs	r2, #1
 800d7ee:	6122      	str	r2, [r4, #16]
 800d7f0:	3020      	adds	r0, #32
 800d7f2:	e7e3      	b.n	800d7bc <__d2b+0x60>
 800d7f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d7fc:	f8c9 0000 	str.w	r0, [r9]
 800d800:	6918      	ldr	r0, [r3, #16]
 800d802:	f7ff fd35 	bl	800d270 <__hi0bits>
 800d806:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d80a:	e7df      	b.n	800d7cc <__d2b+0x70>
 800d80c:	0800dce8 	.word	0x0800dce8
 800d810:	0800dcf9 	.word	0x0800dcf9

0800d814 <_calloc_r>:
 800d814:	b513      	push	{r0, r1, r4, lr}
 800d816:	434a      	muls	r2, r1
 800d818:	4611      	mov	r1, r2
 800d81a:	9201      	str	r2, [sp, #4]
 800d81c:	f7fd fe4c 	bl	800b4b8 <_malloc_r>
 800d820:	4604      	mov	r4, r0
 800d822:	b118      	cbz	r0, 800d82c <_calloc_r+0x18>
 800d824:	9a01      	ldr	r2, [sp, #4]
 800d826:	2100      	movs	r1, #0
 800d828:	f7fd fdee 	bl	800b408 <memset>
 800d82c:	4620      	mov	r0, r4
 800d82e:	b002      	add	sp, #8
 800d830:	bd10      	pop	{r4, pc}
	...

0800d834 <_read_r>:
 800d834:	b538      	push	{r3, r4, r5, lr}
 800d836:	4d07      	ldr	r5, [pc, #28]	; (800d854 <_read_r+0x20>)
 800d838:	4604      	mov	r4, r0
 800d83a:	4608      	mov	r0, r1
 800d83c:	4611      	mov	r1, r2
 800d83e:	2200      	movs	r2, #0
 800d840:	602a      	str	r2, [r5, #0]
 800d842:	461a      	mov	r2, r3
 800d844:	f7f4 f9e8 	bl	8001c18 <_read>
 800d848:	1c43      	adds	r3, r0, #1
 800d84a:	d102      	bne.n	800d852 <_read_r+0x1e>
 800d84c:	682b      	ldr	r3, [r5, #0]
 800d84e:	b103      	cbz	r3, 800d852 <_read_r+0x1e>
 800d850:	6023      	str	r3, [r4, #0]
 800d852:	bd38      	pop	{r3, r4, r5, pc}
 800d854:	20000c90 	.word	0x20000c90

0800d858 <__assert_func>:
 800d858:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d85a:	4614      	mov	r4, r2
 800d85c:	461a      	mov	r2, r3
 800d85e:	4b09      	ldr	r3, [pc, #36]	; (800d884 <__assert_func+0x2c>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	4605      	mov	r5, r0
 800d864:	68d8      	ldr	r0, [r3, #12]
 800d866:	b14c      	cbz	r4, 800d87c <__assert_func+0x24>
 800d868:	4b07      	ldr	r3, [pc, #28]	; (800d888 <__assert_func+0x30>)
 800d86a:	9100      	str	r1, [sp, #0]
 800d86c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d870:	4906      	ldr	r1, [pc, #24]	; (800d88c <__assert_func+0x34>)
 800d872:	462b      	mov	r3, r5
 800d874:	f7fd fcf4 	bl	800b260 <fiprintf>
 800d878:	f000 f82b 	bl	800d8d2 <abort>
 800d87c:	4b04      	ldr	r3, [pc, #16]	; (800d890 <__assert_func+0x38>)
 800d87e:	461c      	mov	r4, r3
 800d880:	e7f3      	b.n	800d86a <__assert_func+0x12>
 800d882:	bf00      	nop
 800d884:	200002cc 	.word	0x200002cc
 800d888:	0800de5c 	.word	0x0800de5c
 800d88c:	0800de69 	.word	0x0800de69
 800d890:	0800de97 	.word	0x0800de97

0800d894 <__ascii_mbtowc>:
 800d894:	b082      	sub	sp, #8
 800d896:	b901      	cbnz	r1, 800d89a <__ascii_mbtowc+0x6>
 800d898:	a901      	add	r1, sp, #4
 800d89a:	b142      	cbz	r2, 800d8ae <__ascii_mbtowc+0x1a>
 800d89c:	b14b      	cbz	r3, 800d8b2 <__ascii_mbtowc+0x1e>
 800d89e:	7813      	ldrb	r3, [r2, #0]
 800d8a0:	600b      	str	r3, [r1, #0]
 800d8a2:	7812      	ldrb	r2, [r2, #0]
 800d8a4:	1e10      	subs	r0, r2, #0
 800d8a6:	bf18      	it	ne
 800d8a8:	2001      	movne	r0, #1
 800d8aa:	b002      	add	sp, #8
 800d8ac:	4770      	bx	lr
 800d8ae:	4610      	mov	r0, r2
 800d8b0:	e7fb      	b.n	800d8aa <__ascii_mbtowc+0x16>
 800d8b2:	f06f 0001 	mvn.w	r0, #1
 800d8b6:	e7f8      	b.n	800d8aa <__ascii_mbtowc+0x16>

0800d8b8 <__ascii_wctomb>:
 800d8b8:	b149      	cbz	r1, 800d8ce <__ascii_wctomb+0x16>
 800d8ba:	2aff      	cmp	r2, #255	; 0xff
 800d8bc:	bf85      	ittet	hi
 800d8be:	238a      	movhi	r3, #138	; 0x8a
 800d8c0:	6003      	strhi	r3, [r0, #0]
 800d8c2:	700a      	strbls	r2, [r1, #0]
 800d8c4:	f04f 30ff 	movhi.w	r0, #4294967295
 800d8c8:	bf98      	it	ls
 800d8ca:	2001      	movls	r0, #1
 800d8cc:	4770      	bx	lr
 800d8ce:	4608      	mov	r0, r1
 800d8d0:	4770      	bx	lr

0800d8d2 <abort>:
 800d8d2:	b508      	push	{r3, lr}
 800d8d4:	2006      	movs	r0, #6
 800d8d6:	f000 f82b 	bl	800d930 <raise>
 800d8da:	2001      	movs	r0, #1
 800d8dc:	f7f4 f992 	bl	8001c04 <_exit>

0800d8e0 <_raise_r>:
 800d8e0:	291f      	cmp	r1, #31
 800d8e2:	b538      	push	{r3, r4, r5, lr}
 800d8e4:	4604      	mov	r4, r0
 800d8e6:	460d      	mov	r5, r1
 800d8e8:	d904      	bls.n	800d8f4 <_raise_r+0x14>
 800d8ea:	2316      	movs	r3, #22
 800d8ec:	6003      	str	r3, [r0, #0]
 800d8ee:	f04f 30ff 	mov.w	r0, #4294967295
 800d8f2:	bd38      	pop	{r3, r4, r5, pc}
 800d8f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d8f6:	b112      	cbz	r2, 800d8fe <_raise_r+0x1e>
 800d8f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d8fc:	b94b      	cbnz	r3, 800d912 <_raise_r+0x32>
 800d8fe:	4620      	mov	r0, r4
 800d900:	f000 f830 	bl	800d964 <_getpid_r>
 800d904:	462a      	mov	r2, r5
 800d906:	4601      	mov	r1, r0
 800d908:	4620      	mov	r0, r4
 800d90a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d90e:	f000 b817 	b.w	800d940 <_kill_r>
 800d912:	2b01      	cmp	r3, #1
 800d914:	d00a      	beq.n	800d92c <_raise_r+0x4c>
 800d916:	1c59      	adds	r1, r3, #1
 800d918:	d103      	bne.n	800d922 <_raise_r+0x42>
 800d91a:	2316      	movs	r3, #22
 800d91c:	6003      	str	r3, [r0, #0]
 800d91e:	2001      	movs	r0, #1
 800d920:	e7e7      	b.n	800d8f2 <_raise_r+0x12>
 800d922:	2400      	movs	r4, #0
 800d924:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d928:	4628      	mov	r0, r5
 800d92a:	4798      	blx	r3
 800d92c:	2000      	movs	r0, #0
 800d92e:	e7e0      	b.n	800d8f2 <_raise_r+0x12>

0800d930 <raise>:
 800d930:	4b02      	ldr	r3, [pc, #8]	; (800d93c <raise+0xc>)
 800d932:	4601      	mov	r1, r0
 800d934:	6818      	ldr	r0, [r3, #0]
 800d936:	f7ff bfd3 	b.w	800d8e0 <_raise_r>
 800d93a:	bf00      	nop
 800d93c:	200002cc 	.word	0x200002cc

0800d940 <_kill_r>:
 800d940:	b538      	push	{r3, r4, r5, lr}
 800d942:	4d07      	ldr	r5, [pc, #28]	; (800d960 <_kill_r+0x20>)
 800d944:	2300      	movs	r3, #0
 800d946:	4604      	mov	r4, r0
 800d948:	4608      	mov	r0, r1
 800d94a:	4611      	mov	r1, r2
 800d94c:	602b      	str	r3, [r5, #0]
 800d94e:	f7f4 f949 	bl	8001be4 <_kill>
 800d952:	1c43      	adds	r3, r0, #1
 800d954:	d102      	bne.n	800d95c <_kill_r+0x1c>
 800d956:	682b      	ldr	r3, [r5, #0]
 800d958:	b103      	cbz	r3, 800d95c <_kill_r+0x1c>
 800d95a:	6023      	str	r3, [r4, #0]
 800d95c:	bd38      	pop	{r3, r4, r5, pc}
 800d95e:	bf00      	nop
 800d960:	20000c90 	.word	0x20000c90

0800d964 <_getpid_r>:
 800d964:	f7f4 b936 	b.w	8001bd4 <_getpid>

0800d968 <_init>:
 800d968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d96a:	bf00      	nop
 800d96c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d96e:	bc08      	pop	{r3}
 800d970:	469e      	mov	lr, r3
 800d972:	4770      	bx	lr

0800d974 <_fini>:
 800d974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d976:	bf00      	nop
 800d978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d97a:	bc08      	pop	{r3}
 800d97c:	469e      	mov	lr, r3
 800d97e:	4770      	bx	lr
