#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ad80bbbde0 .scope module, "uart_rx_tb" "uart_rx_tb" 2 3;
 .timescale -9 -12;
v000001ad80bb4f00_0 .var "baud_rate_clk", 0 0;
v000001ad80c09030_0 .var "clk", 0 0;
v000001ad80c090d0_0 .var "rst", 0 0;
v000001ad80c09170_0 .net "rx_byte", 7 0, v000001ad80bb4be0_0;  1 drivers
v000001ad80c09210_0 .net "rx_done", 0 0, v000001ad80bb4c80_0;  1 drivers
v000001ad80c09e40_0 .var "rx_serial", 0 0;
S_000001ad80bbbf70 .scope module, "uut" "uart_rx" 2 8, 3 3 0, S_000001ad80bbbde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_serial";
    .port_info 3 /INPUT 1 "baud_rate_clk";
    .port_info 4 /OUTPUT 8 "rx_byte";
    .port_info 5 /OUTPUT 1 "rx_done";
P_000001ad80bbc100 .param/l "DATA" 0 3 15, C4<010>;
P_000001ad80bbc138 .param/l "DONE" 0 3 17, C4<100>;
P_000001ad80bbc170 .param/l "IDLE" 0 3 13, C4<000>;
P_000001ad80bbc1a8 .param/l "START" 0 3 14, C4<001>;
P_000001ad80bbc1e0 .param/l "STOP" 0 3 16, C4<011>;
v000001ad80b83360_0 .net "baud_rate_clk", 0 0, v000001ad80bb4f00_0;  1 drivers
v000001ad80b830e0_0 .var "bit_index", 3 0;
v000001ad80ba5020_0 .net "clk", 0 0, v000001ad80c09030_0;  1 drivers
v000001ad80ba50c0_0 .net "rst", 0 0, v000001ad80c090d0_0;  1 drivers
v000001ad80bb4be0_0 .var "rx_byte", 7 0;
v000001ad80bb4c80_0 .var "rx_done", 0 0;
v000001ad80bb4d20_0 .net "rx_serial", 0 0, v000001ad80c09e40_0;  1 drivers
v000001ad80bb4dc0_0 .var "shift_reg", 7 0;
v000001ad80bb4e60_0 .var "state", 2 0;
E_000001ad80cea8f0 .event posedge, v000001ad80ba50c0_0, v000001ad80ba5020_0;
    .scope S_000001ad80bbbf70;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ad80bb4e60_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ad80b830e0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ad80bb4dc0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001ad80bbbf70;
T_1 ;
    %wait E_000001ad80cea8f0;
    %load/vec4 v000001ad80ba50c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ad80bb4e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad80bb4c80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ad80bb4be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ad80bb4dc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ad80bb4e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ad80bb4c80_0, 0;
    %load/vec4 v000001ad80bb4d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ad80bb4e60_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000001ad80b83360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ad80bb4e60_0, 0;
T_1.10 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v000001ad80b83360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v000001ad80bb4d20_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001ad80b830e0_0;
    %assign/vec4/off/d v000001ad80bb4dc0_0, 4, 5;
    %load/vec4 v000001ad80b830e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ad80b830e0_0, 0;
    %load/vec4 v000001ad80b830e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ad80bb4e60_0, 0;
T_1.14 ;
T_1.12 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v000001ad80b83360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v000001ad80bb4d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v000001ad80bb4dc0_0;
    %assign/vec4 v000001ad80bb4be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ad80bb4c80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001ad80bb4e60_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ad80bb4e60_0, 0;
T_1.19 ;
T_1.16 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ad80bb4e60_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ad80bbbde0;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v000001ad80c09030_0;
    %inv;
    %store/vec4 v000001ad80c09030_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ad80bbbde0;
T_3 ;
    %delay 8680000, 0;
    %load/vec4 v000001ad80bb4f00_0;
    %inv;
    %store/vec4 v000001ad80bb4f00_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ad80bbbde0;
T_4 ;
    %vpi_call 2 21 "$dumpfile", "uart_rx.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ad80bbbde0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80c09030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad80c090d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80bb4f00_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80c090d0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ad80c09e40_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_rx_tb.v";
    "uart_rx.v";
