\doxysection{PWRx CSR Register alias address}
\label{group___p_w_r_ex___c_s_r__register__alias}\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ BRE\+\_\+\+BIT\+\_\+\+NUMBER}~\textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}
\item 
\#define \textbf{ CSR\+\_\+\+BRE\+\_\+\+BB}~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ BRE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}} 
\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}!BRE\_BIT\_NUMBER@{BRE\_BIT\_NUMBER}}
\index{BRE\_BIT\_NUMBER@{BRE\_BIT\_NUMBER}!PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsubsection{BRE\_BIT\_NUMBER}
{\footnotesize\ttfamily \#define BRE\+\_\+\+BIT\+\_\+\+NUMBER~\textbf{ PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}}

\mbox{\label{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}} 
\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}!CSR\_BRE\_BB@{CSR\_BRE\_BB}}
\index{CSR\_BRE\_BB@{CSR\_BRE\_BB}!PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsubsection{CSR\_BRE\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+BRE\+\_\+\+BB~(uint32\+\_\+t)(\textbf{ PERIPH\+\_\+\+BB\+\_\+\+BASE} + (\textbf{ PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB} $\ast$ 32U) + (\textbf{ BRE\+\_\+\+BIT\+\_\+\+NUMBER} $\ast$ 4U))}

