# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL_Spectrogram.srcs/sources_1/ip/fft_ip/demo_tb/tb_fft_ip.vhd" \

vhdl xbip_utils_v3_0_10  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_6  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_6  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_addsub_v3_0_6  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_13  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl c_mux_bit_v12_0_6  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/c_mux_bit_v12_0_vh_rfs.vhd" \

vhdl c_shift_ram_v12_0_13  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/c_shift_ram_v12_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_6  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_15  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl cmpy_v6_0_17  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/cmpy_v6_0_vh_rfs.vhd" \

vhdl floating_point_v7_0_16  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/floating_point_v7_0_vh_rfs.vhd" \

vhdl xfft_v9_1_2  \
"../../../../VHDL_Spectrogram.ip_user_files/ipstatic/hdl/xfft_v9_1_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../VHDL_Spectrogram.srcs/sources_1/ip/fft_ip/sim/fft_ip.vhd" \
"../../../../VHDL_Spectrogram.srcs/sources_1/new/VGA_driver.vhd" \
"../../../../VHDL_Spectrogram.srcs/sources_1/new/top.vhd" \
"../../../../VHDL_Spectrogram.srcs/sources_1/new/Beeld.vhd" \
"../../../../VHDL_Spectrogram.srcs/sources_1/new/mem_interface_beeld.vhd" \
"../../../../VHDL_Spectrogram.srcs/sources_1/new/fft_controller.vhd" \
"../../../../VHDL_Spectrogram.srcs/sources_1/new/audio_if.vhd" \
"../../../../VHDL_Spectrogram.srcs/sources_1/new/adau1761_if.vhd" \
"../../../../VHDL_Spectrogram.srcs/sim_1/new/tb_fft_controller.vhd" \
"../../../../VHDL_Spectrogram.srcs/sim_1/new/tb_fft_ip.vhd" \

# Do not sort compile order
nosort
