
test_repo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063d8  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006670  08006670  00007670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080066a8  080066a8  000076a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080066b0  080066b0  000076b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080066b4  080066b4  000076b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  080066b8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000010  080066c8  00008010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000070  08006728  00008070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000688  240000d0  08006788  000080d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000758  08006788  00008758  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000080d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017bca  00000000  00000000  000080fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002869  00000000  00000000  0001fcc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f50  00000000  00000000  00022538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd7  00000000  00000000  00023488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037275  00000000  00000000  0002405f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001464f  00000000  00000000  0005b2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015dfe0  00000000  00000000  0006f923  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001cd903  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000411c  00000000  00000000  001cd948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001d1a64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006658 	.word	0x08006658

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08006658 	.word	0x08006658

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005cc:	f000 fcf0 	bl	8000fb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d0:	f000 f812 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d4:	f000 f95a 	bl	800088c <MX_GPIO_Init>
  MX_ETH_Init();
 80005d8:	f000 f88e 	bl	80006f8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80005dc:	f000 f8d8 	bl	8000790 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005e0:	f000 f922 	bl	8000828 <MX_USB_OTG_FS_PCD_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	f244 0101 	movw	r1, #16385	@ 0x4001
 80005ea:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <main+0x2c>)
 80005ec:	f001 fc7e 	bl	8001eec <HAL_GPIO_WritePin>
 80005f0:	e7f8      	b.n	80005e4 <main+0x1c>
 80005f2:	bf00      	nop
 80005f4:	58020400 	.word	0x58020400

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b09c      	sub	sp, #112	@ 0x70
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000602:	224c      	movs	r2, #76	@ 0x4c
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f005 fff9 	bl	80065fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2220      	movs	r2, #32
 8000610:	2100      	movs	r1, #0
 8000612:	4618      	mov	r0, r3
 8000614:	f005 fff3 	bl	80065fe <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000618:	2002      	movs	r0, #2
 800061a:	f001 fdb1 	bl	8002180 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800061e:	2300      	movs	r3, #0
 8000620:	603b      	str	r3, [r7, #0]
 8000622:	4b33      	ldr	r3, [pc, #204]	@ (80006f0 <SystemClock_Config+0xf8>)
 8000624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000626:	4a32      	ldr	r2, [pc, #200]	@ (80006f0 <SystemClock_Config+0xf8>)
 8000628:	f023 0301 	bic.w	r3, r3, #1
 800062c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800062e:	4b30      	ldr	r3, [pc, #192]	@ (80006f0 <SystemClock_Config+0xf8>)
 8000630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	603b      	str	r3, [r7, #0]
 8000638:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <SystemClock_Config+0xfc>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000640:	4a2c      	ldr	r2, [pc, #176]	@ (80006f4 <SystemClock_Config+0xfc>)
 8000642:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b2a      	ldr	r3, [pc, #168]	@ (80006f4 <SystemClock_Config+0xfc>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000650:	603b      	str	r3, [r7, #0]
 8000652:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000654:	bf00      	nop
 8000656:	4b27      	ldr	r3, [pc, #156]	@ (80006f4 <SystemClock_Config+0xfc>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800065e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000662:	d1f8      	bne.n	8000656 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000664:	2303      	movs	r3, #3
 8000666:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000668:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800066c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800066e:	2301      	movs	r3, #1
 8000670:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000672:	2340      	movs	r3, #64	@ 0x40
 8000674:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000676:	2302      	movs	r3, #2
 8000678:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800067a:	2302      	movs	r3, #2
 800067c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800067e:	2301      	movs	r3, #1
 8000680:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000682:	2318      	movs	r3, #24
 8000684:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000686:	2302      	movs	r3, #2
 8000688:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800068a:	2304      	movs	r3, #4
 800068c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800068e:	2302      	movs	r3, #2
 8000690:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000692:	230c      	movs	r3, #12
 8000694:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000696:	2300      	movs	r3, #0
 8000698:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 fdb6 	bl	8002214 <HAL_RCC_OscConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80006ae:	f000 f9c9 	bl	8000a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b2:	233f      	movs	r3, #63	@ 0x3f
 80006b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006b6:	2300      	movs	r3, #0
 80006b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006be:	2300      	movs	r3, #0
 80006c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80006c2:	2300      	movs	r3, #0
 80006c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2101      	movs	r1, #1
 80006d6:	4618      	mov	r0, r3
 80006d8:	f002 f9f6 	bl	8002ac8 <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0xee>
  {
    Error_Handler();
 80006e2:	f000 f9af 	bl	8000a44 <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3770      	adds	r7, #112	@ 0x70
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	58000400 	.word	0x58000400
 80006f4:	58024800 	.word	0x58024800

080006f8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80006fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000778 <MX_ETH_Init+0x80>)
 80006fe:	4a1f      	ldr	r2, [pc, #124]	@ (800077c <MX_ETH_Init+0x84>)
 8000700:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000702:	4b1f      	ldr	r3, [pc, #124]	@ (8000780 <MX_ETH_Init+0x88>)
 8000704:	2200      	movs	r2, #0
 8000706:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000708:	4b1d      	ldr	r3, [pc, #116]	@ (8000780 <MX_ETH_Init+0x88>)
 800070a:	2280      	movs	r2, #128	@ 0x80
 800070c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800070e:	4b1c      	ldr	r3, [pc, #112]	@ (8000780 <MX_ETH_Init+0x88>)
 8000710:	22e1      	movs	r2, #225	@ 0xe1
 8000712:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000714:	4b1a      	ldr	r3, [pc, #104]	@ (8000780 <MX_ETH_Init+0x88>)
 8000716:	2200      	movs	r2, #0
 8000718:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800071a:	4b19      	ldr	r3, [pc, #100]	@ (8000780 <MX_ETH_Init+0x88>)
 800071c:	2200      	movs	r2, #0
 800071e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000720:	4b17      	ldr	r3, [pc, #92]	@ (8000780 <MX_ETH_Init+0x88>)
 8000722:	2200      	movs	r2, #0
 8000724:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000726:	4b14      	ldr	r3, [pc, #80]	@ (8000778 <MX_ETH_Init+0x80>)
 8000728:	4a15      	ldr	r2, [pc, #84]	@ (8000780 <MX_ETH_Init+0x88>)
 800072a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800072c:	4b12      	ldr	r3, [pc, #72]	@ (8000778 <MX_ETH_Init+0x80>)
 800072e:	2201      	movs	r2, #1
 8000730:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000732:	4b11      	ldr	r3, [pc, #68]	@ (8000778 <MX_ETH_Init+0x80>)
 8000734:	4a13      	ldr	r2, [pc, #76]	@ (8000784 <MX_ETH_Init+0x8c>)
 8000736:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000738:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <MX_ETH_Init+0x80>)
 800073a:	4a13      	ldr	r2, [pc, #76]	@ (8000788 <MX_ETH_Init+0x90>)
 800073c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <MX_ETH_Init+0x80>)
 8000740:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000744:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000746:	480c      	ldr	r0, [pc, #48]	@ (8000778 <MX_ETH_Init+0x80>)
 8000748:	f000 fdec 	bl	8001324 <HAL_ETH_Init>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000752:	f000 f977 	bl	8000a44 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000756:	2238      	movs	r2, #56	@ 0x38
 8000758:	2100      	movs	r1, #0
 800075a:	480c      	ldr	r0, [pc, #48]	@ (800078c <MX_ETH_Init+0x94>)
 800075c:	f005 ff4f 	bl	80065fe <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000760:	4b0a      	ldr	r3, [pc, #40]	@ (800078c <MX_ETH_Init+0x94>)
 8000762:	2221      	movs	r2, #33	@ 0x21
 8000764:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000766:	4b09      	ldr	r3, [pc, #36]	@ (800078c <MX_ETH_Init+0x94>)
 8000768:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800076c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800076e:	4b07      	ldr	r3, [pc, #28]	@ (800078c <MX_ETH_Init+0x94>)
 8000770:	2200      	movs	r2, #0
 8000772:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	24000124 	.word	0x24000124
 800077c:	40028000 	.word	0x40028000
 8000780:	2400074c 	.word	0x2400074c
 8000784:	24000070 	.word	0x24000070
 8000788:	24000010 	.word	0x24000010
 800078c:	240000ec 	.word	0x240000ec

08000790 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000794:	4b22      	ldr	r3, [pc, #136]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 8000796:	4a23      	ldr	r2, [pc, #140]	@ (8000824 <MX_USART3_UART_Init+0x94>)
 8000798:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800079a:	4b21      	ldr	r3, [pc, #132]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 800079c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007a8:	4b1d      	ldr	r3, [pc, #116]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007b6:	220c      	movs	r2, #12
 80007b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ba:	4b19      	ldr	r3, [pc, #100]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007bc:	2200      	movs	r2, #0
 80007be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007c0:	4b17      	ldr	r3, [pc, #92]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007c6:	4b16      	ldr	r3, [pc, #88]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007cc:	4b14      	ldr	r3, [pc, #80]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007d2:	4b13      	ldr	r3, [pc, #76]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007d8:	4811      	ldr	r0, [pc, #68]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007da:	f004 fb2d 	bl	8004e38 <HAL_UART_Init>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80007e4:	f000 f92e 	bl	8000a44 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007e8:	2100      	movs	r1, #0
 80007ea:	480d      	ldr	r0, [pc, #52]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007ec:	f005 fb35 	bl	8005e5a <HAL_UARTEx_SetTxFifoThreshold>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80007f6:	f000 f925 	bl	8000a44 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007fa:	2100      	movs	r1, #0
 80007fc:	4808      	ldr	r0, [pc, #32]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 80007fe:	f005 fb6a 	bl	8005ed6 <HAL_UARTEx_SetRxFifoThreshold>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000808:	f000 f91c 	bl	8000a44 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <MX_USART3_UART_Init+0x90>)
 800080e:	f005 faeb 	bl	8005de8 <HAL_UARTEx_DisableFifoMode>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000818:	f000 f914 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}
 8000820:	240001d4 	.word	0x240001d4
 8000824:	40004800 	.word	0x40004800

08000828 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800082c:	4b15      	ldr	r3, [pc, #84]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800082e:	4a16      	ldr	r2, [pc, #88]	@ (8000888 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000830:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000832:	4b14      	ldr	r3, [pc, #80]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000834:	2209      	movs	r2, #9
 8000836:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000838:	4b12      	ldr	r3, [pc, #72]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800083a:	2202      	movs	r2, #2
 800083c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800083e:	4b11      	ldr	r3, [pc, #68]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000840:	2200      	movs	r2, #0
 8000842:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000844:	4b0f      	ldr	r3, [pc, #60]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000846:	2202      	movs	r2, #2
 8000848:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800084a:	4b0e      	ldr	r3, [pc, #56]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800084c:	2201      	movs	r2, #1
 800084e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000850:	4b0c      	ldr	r3, [pc, #48]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000852:	2200      	movs	r2, #0
 8000854:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000856:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000858:	2200      	movs	r2, #0
 800085a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800085c:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800085e:	2201      	movs	r2, #1
 8000860:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000862:	4b08      	ldr	r3, [pc, #32]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000864:	2201      	movs	r2, #1
 8000866:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800086a:	2200      	movs	r2, #0
 800086c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800086e:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000870:	f001 fb55 	bl	8001f1e <HAL_PCD_Init>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800087a:	f000 f8e3 	bl	8000a44 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	24000268 	.word	0x24000268
 8000888:	40080000 	.word	0x40080000

0800088c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08c      	sub	sp, #48	@ 0x30
 8000890:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a2:	4b62      	ldr	r3, [pc, #392]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a8:	4a60      	ldr	r2, [pc, #384]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008aa:	f043 0304 	orr.w	r3, r3, #4
 80008ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008b2:	4b5e      	ldr	r3, [pc, #376]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008b8:	f003 0304 	and.w	r3, r3, #4
 80008bc:	61bb      	str	r3, [r7, #24]
 80008be:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008c0:	4b5a      	ldr	r3, [pc, #360]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008c6:	4a59      	ldr	r2, [pc, #356]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008d0:	4b56      	ldr	r3, [pc, #344]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008da:	617b      	str	r3, [r7, #20]
 80008dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	4b53      	ldr	r3, [pc, #332]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e4:	4a51      	ldr	r2, [pc, #324]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008e6:	f043 0301 	orr.w	r3, r3, #1
 80008ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008ee:	4b4f      	ldr	r3, [pc, #316]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	613b      	str	r3, [r7, #16]
 80008fa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fc:	4b4b      	ldr	r3, [pc, #300]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 80008fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000902:	4a4a      	ldr	r2, [pc, #296]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800090c:	4b47      	ldr	r3, [pc, #284]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 800090e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000912:	f003 0302 	and.w	r3, r3, #2
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800091a:	4b44      	ldr	r3, [pc, #272]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 800091c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000920:	4a42      	ldr	r2, [pc, #264]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 8000922:	f043 0308 	orr.w	r3, r3, #8
 8000926:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800092a:	4b40      	ldr	r3, [pc, #256]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 800092c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000930:	f003 0308 	and.w	r3, r3, #8
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000938:	4b3c      	ldr	r3, [pc, #240]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 800093a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800093e:	4a3b      	ldr	r2, [pc, #236]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 8000940:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000944:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000948:	4b38      	ldr	r3, [pc, #224]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 800094a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800094e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000956:	4b35      	ldr	r3, [pc, #212]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 8000958:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800095c:	4a33      	ldr	r2, [pc, #204]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 800095e:	f043 0310 	orr.w	r3, r3, #16
 8000962:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000966:	4b31      	ldr	r3, [pc, #196]	@ (8000a2c <MX_GPIO_Init+0x1a0>)
 8000968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800096c:	f003 0310 	and.w	r3, r3, #16
 8000970:	603b      	str	r3, [r7, #0]
 8000972:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	f244 0101 	movw	r1, #16385	@ 0x4001
 800097a:	482d      	ldr	r0, [pc, #180]	@ (8000a30 <MX_GPIO_Init+0x1a4>)
 800097c:	f001 fab6 	bl	8001eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000986:	482b      	ldr	r0, [pc, #172]	@ (8000a34 <MX_GPIO_Init+0x1a8>)
 8000988:	f001 fab0 	bl	8001eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	2102      	movs	r1, #2
 8000990:	4829      	ldr	r0, [pc, #164]	@ (8000a38 <MX_GPIO_Init+0x1ac>)
 8000992:	f001 faab 	bl	8001eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000996:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099c:	2300      	movs	r3, #0
 800099e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009a4:	f107 031c 	add.w	r3, r7, #28
 80009a8:	4619      	mov	r1, r3
 80009aa:	4824      	ldr	r0, [pc, #144]	@ (8000a3c <MX_GPIO_Init+0x1b0>)
 80009ac:	f001 f8ee 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80009b0:	f244 0301 	movw	r3, #16385	@ 0x4001
 80009b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	2301      	movs	r3, #1
 80009b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2300      	movs	r3, #0
 80009c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	4819      	ldr	r0, [pc, #100]	@ (8000a30 <MX_GPIO_Init+0x1a4>)
 80009ca:	f001 f8df 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80009ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	4813      	ldr	r0, [pc, #76]	@ (8000a34 <MX_GPIO_Init+0x1a8>)
 80009e8:	f001 f8d0 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 80009ec:	2380      	movs	r3, #128	@ 0x80
 80009ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009f0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	4619      	mov	r1, r3
 8000a00:	480f      	ldr	r0, [pc, #60]	@ (8000a40 <MX_GPIO_Init+0x1b4>)
 8000a02:	f001 f8c3 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a06:	2302      	movs	r3, #2
 8000a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a16:	f107 031c 	add.w	r3, r7, #28
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4806      	ldr	r0, [pc, #24]	@ (8000a38 <MX_GPIO_Init+0x1ac>)
 8000a1e:	f001 f8b5 	bl	8001b8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a22:	bf00      	nop
 8000a24:	3730      	adds	r7, #48	@ 0x30
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	58024400 	.word	0x58024400
 8000a30:	58020400 	.word	0x58020400
 8000a34:	58020c00 	.word	0x58020c00
 8000a38:	58021000 	.word	0x58021000
 8000a3c:	58020800 	.word	0x58020800
 8000a40:	58021800 	.word	0x58021800

08000a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a48:	b672      	cpsid	i
}
 8000a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a4c:	bf00      	nop
 8000a4e:	e7fd      	b.n	8000a4c <Error_Handler+0x8>

08000a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a56:	4b0a      	ldr	r3, [pc, #40]	@ (8000a80 <HAL_MspInit+0x30>)
 8000a58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a5c:	4a08      	ldr	r2, [pc, #32]	@ (8000a80 <HAL_MspInit+0x30>)
 8000a5e:	f043 0302 	orr.w	r3, r3, #2
 8000a62:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a66:	4b06      	ldr	r3, [pc, #24]	@ (8000a80 <HAL_MspInit+0x30>)
 8000a68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a6c:	f003 0302 	and.w	r3, r3, #2
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	58024400 	.word	0x58024400

08000a84 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08e      	sub	sp, #56	@ 0x38
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	605a      	str	r2, [r3, #4]
 8000a96:	609a      	str	r2, [r3, #8]
 8000a98:	60da      	str	r2, [r3, #12]
 8000a9a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a59      	ldr	r2, [pc, #356]	@ (8000c08 <HAL_ETH_MspInit+0x184>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	f040 80ab 	bne.w	8000bfe <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000aa8:	4b58      	ldr	r3, [pc, #352]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000aaa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aae:	4a57      	ldr	r2, [pc, #348]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000ab0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ab4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ab8:	4b54      	ldr	r3, [pc, #336]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000aba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000abe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ac2:	623b      	str	r3, [r7, #32]
 8000ac4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000ac6:	4b51      	ldr	r3, [pc, #324]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000ac8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000acc:	4a4f      	ldr	r2, [pc, #316]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000ace:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ad2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ad6:	4b4d      	ldr	r3, [pc, #308]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000ad8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000adc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ae0:	61fb      	str	r3, [r7, #28]
 8000ae2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000ae4:	4b49      	ldr	r3, [pc, #292]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000ae6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aea:	4a48      	ldr	r2, [pc, #288]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000aec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000af0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000af4:	4b45      	ldr	r3, [pc, #276]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000af6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000afe:	61bb      	str	r3, [r7, #24]
 8000b00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b02:	4b42      	ldr	r3, [pc, #264]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b08:	4a40      	ldr	r2, [pc, #256]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b0a:	f043 0304 	orr.w	r3, r3, #4
 8000b0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b12:	4b3e      	ldr	r3, [pc, #248]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b18:	f003 0304 	and.w	r3, r3, #4
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b20:	4b3a      	ldr	r3, [pc, #232]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b26:	4a39      	ldr	r2, [pc, #228]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b30:	4b36      	ldr	r3, [pc, #216]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b3e:	4b33      	ldr	r3, [pc, #204]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b44:	4a31      	ldr	r2, [pc, #196]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b46:	f043 0302 	orr.w	r3, r3, #2
 8000b4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4e:	4b2f      	ldr	r3, [pc, #188]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b54:	f003 0302 	and.w	r3, r3, #2
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b62:	4a2a      	ldr	r2, [pc, #168]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b6c:	4b27      	ldr	r3, [pc, #156]	@ (8000c0c <HAL_ETH_MspInit+0x188>)
 8000b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b76:	60bb      	str	r3, [r7, #8]
 8000b78:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000b7a:	2332      	movs	r3, #50	@ 0x32
 8000b7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2300      	movs	r3, #0
 8000b88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000b8a:	230b      	movs	r3, #11
 8000b8c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b92:	4619      	mov	r1, r3
 8000b94:	481e      	ldr	r0, [pc, #120]	@ (8000c10 <HAL_ETH_MspInit+0x18c>)
 8000b96:	f000 fff9 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000b9a:	2386      	movs	r3, #134	@ 0x86
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000baa:	230b      	movs	r3, #11
 8000bac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4817      	ldr	r0, [pc, #92]	@ (8000c14 <HAL_ETH_MspInit+0x190>)
 8000bb6:	f000 ffe9 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bcc:	230b      	movs	r3, #11
 8000bce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4810      	ldr	r0, [pc, #64]	@ (8000c18 <HAL_ETH_MspInit+0x194>)
 8000bd8:	f000 ffd8 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000bdc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bea:	2300      	movs	r3, #0
 8000bec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bee:	230b      	movs	r3, #11
 8000bf0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4808      	ldr	r0, [pc, #32]	@ (8000c1c <HAL_ETH_MspInit+0x198>)
 8000bfa:	f000 ffc7 	bl	8001b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000bfe:	bf00      	nop
 8000c00:	3738      	adds	r7, #56	@ 0x38
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40028000 	.word	0x40028000
 8000c0c:	58024400 	.word	0x58024400
 8000c10:	58020800 	.word	0x58020800
 8000c14:	58020000 	.word	0x58020000
 8000c18:	58020400 	.word	0x58020400
 8000c1c:	58021800 	.word	0x58021800

08000c20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b0ba      	sub	sp, #232	@ 0xe8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c28:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	601a      	str	r2, [r3, #0]
 8000c30:	605a      	str	r2, [r3, #4]
 8000c32:	609a      	str	r2, [r3, #8]
 8000c34:	60da      	str	r2, [r3, #12]
 8000c36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c38:	f107 0310 	add.w	r3, r7, #16
 8000c3c:	22c0      	movs	r2, #192	@ 0xc0
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4618      	mov	r0, r3
 8000c42:	f005 fcdc 	bl	80065fe <memset>
  if(huart->Instance==USART3)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a27      	ldr	r2, [pc, #156]	@ (8000ce8 <HAL_UART_MspInit+0xc8>)
 8000c4c:	4293      	cmp	r3, r2
 8000c4e:	d146      	bne.n	8000cde <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c50:	f04f 0202 	mov.w	r2, #2
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c62:	f107 0310 	add.w	r3, r7, #16
 8000c66:	4618      	mov	r0, r3
 8000c68:	f002 faba 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000c72:	f7ff fee7 	bl	8000a44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c76:	4b1d      	ldr	r3, [pc, #116]	@ (8000cec <HAL_UART_MspInit+0xcc>)
 8000c78:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cec <HAL_UART_MspInit+0xcc>)
 8000c7e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c82:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c86:	4b19      	ldr	r3, [pc, #100]	@ (8000cec <HAL_UART_MspInit+0xcc>)
 8000c88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c94:	4b15      	ldr	r3, [pc, #84]	@ (8000cec <HAL_UART_MspInit+0xcc>)
 8000c96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c9a:	4a14      	ldr	r2, [pc, #80]	@ (8000cec <HAL_UART_MspInit+0xcc>)
 8000c9c:	f043 0308 	orr.w	r3, r3, #8
 8000ca0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ca4:	4b11      	ldr	r3, [pc, #68]	@ (8000cec <HAL_UART_MspInit+0xcc>)
 8000ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000caa:	f003 0308 	and.w	r3, r3, #8
 8000cae:	60bb      	str	r3, [r7, #8]
 8000cb0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000cb2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cb6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ccc:	2307      	movs	r3, #7
 8000cce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cd2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4805      	ldr	r0, [pc, #20]	@ (8000cf0 <HAL_UART_MspInit+0xd0>)
 8000cda:	f000 ff57 	bl	8001b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000cde:	bf00      	nop
 8000ce0:	37e8      	adds	r7, #232	@ 0xe8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	40004800 	.word	0x40004800
 8000cec:	58024400 	.word	0x58024400
 8000cf0:	58020c00 	.word	0x58020c00

08000cf4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b0ba      	sub	sp, #232	@ 0xe8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d0c:	f107 0310 	add.w	r3, r7, #16
 8000d10:	22c0      	movs	r2, #192	@ 0xc0
 8000d12:	2100      	movs	r1, #0
 8000d14:	4618      	mov	r0, r3
 8000d16:	f005 fc72 	bl	80065fe <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a30      	ldr	r2, [pc, #192]	@ (8000de0 <HAL_PCD_MspInit+0xec>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d159      	bne.n	8000dd8 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000d24:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000d30:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000d34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f002 fa4f 	bl	80031e0 <HAL_RCCEx_PeriphCLKConfig>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8000d48:	f7ff fe7c 	bl	8000a44 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000d4c:	f001 fa52 	bl	80021f4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d50:	4b24      	ldr	r3, [pc, #144]	@ (8000de4 <HAL_PCD_MspInit+0xf0>)
 8000d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d56:	4a23      	ldr	r2, [pc, #140]	@ (8000de4 <HAL_PCD_MspInit+0xf0>)
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d60:	4b20      	ldr	r3, [pc, #128]	@ (8000de4 <HAL_PCD_MspInit+0xf0>)
 8000d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d66:	f003 0301 	and.w	r3, r3, #1
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000d6e:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000d72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d76:	2302      	movs	r3, #2
 8000d78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000d88:	230a      	movs	r3, #10
 8000d8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000d92:	4619      	mov	r1, r3
 8000d94:	4814      	ldr	r0, [pc, #80]	@ (8000de8 <HAL_PCD_MspInit+0xf4>)
 8000d96:	f000 fef9 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dae:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000db2:	4619      	mov	r1, r3
 8000db4:	480c      	ldr	r0, [pc, #48]	@ (8000de8 <HAL_PCD_MspInit+0xf4>)
 8000db6:	f000 fee9 	bl	8001b8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000dba:	4b0a      	ldr	r3, [pc, #40]	@ (8000de4 <HAL_PCD_MspInit+0xf0>)
 8000dbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dc0:	4a08      	ldr	r2, [pc, #32]	@ (8000de4 <HAL_PCD_MspInit+0xf0>)
 8000dc2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000dc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <HAL_PCD_MspInit+0xf0>)
 8000dcc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000dd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000dd4:	60bb      	str	r3, [r7, #8]
 8000dd6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000dd8:	bf00      	nop
 8000dda:	37e8      	adds	r7, #232	@ 0xe8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40080000 	.word	0x40080000
 8000de4:	58024400 	.word	0x58024400
 8000de8:	58020000 	.word	0x58020000

08000dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <NMI_Handler+0x4>

08000df4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df8:	bf00      	nop
 8000dfa:	e7fd      	b.n	8000df8 <HardFault_Handler+0x4>

08000dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <MemManage_Handler+0x4>

08000e04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <BusFault_Handler+0x4>

08000e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <UsageFault_Handler+0x4>

08000e14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr

08000e22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e22:	b480      	push	{r7}
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e42:	f000 f927 	bl	8001094 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	bd80      	pop	{r7, pc}
	...

08000e4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e50:	4b37      	ldr	r3, [pc, #220]	@ (8000f30 <SystemInit+0xe4>)
 8000e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e56:	4a36      	ldr	r2, [pc, #216]	@ (8000f30 <SystemInit+0xe4>)
 8000e58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e60:	4b34      	ldr	r3, [pc, #208]	@ (8000f34 <SystemInit+0xe8>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f003 030f 	and.w	r3, r3, #15
 8000e68:	2b06      	cmp	r3, #6
 8000e6a:	d807      	bhi.n	8000e7c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000e6c:	4b31      	ldr	r3, [pc, #196]	@ (8000f34 <SystemInit+0xe8>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f023 030f 	bic.w	r3, r3, #15
 8000e74:	4a2f      	ldr	r2, [pc, #188]	@ (8000f34 <SystemInit+0xe8>)
 8000e76:	f043 0307 	orr.w	r3, r3, #7
 8000e7a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000e7c:	4b2e      	ldr	r3, [pc, #184]	@ (8000f38 <SystemInit+0xec>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a2d      	ldr	r2, [pc, #180]	@ (8000f38 <SystemInit+0xec>)
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e88:	4b2b      	ldr	r3, [pc, #172]	@ (8000f38 <SystemInit+0xec>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f38 <SystemInit+0xec>)
 8000e90:	681a      	ldr	r2, [r3, #0]
 8000e92:	4929      	ldr	r1, [pc, #164]	@ (8000f38 <SystemInit+0xec>)
 8000e94:	4b29      	ldr	r3, [pc, #164]	@ (8000f3c <SystemInit+0xf0>)
 8000e96:	4013      	ands	r3, r2
 8000e98:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000e9a:	4b26      	ldr	r3, [pc, #152]	@ (8000f34 <SystemInit+0xe8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d007      	beq.n	8000eb6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ea6:	4b23      	ldr	r3, [pc, #140]	@ (8000f34 <SystemInit+0xe8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f023 030f 	bic.w	r3, r3, #15
 8000eae:	4a21      	ldr	r2, [pc, #132]	@ (8000f34 <SystemInit+0xe8>)
 8000eb0:	f043 0307 	orr.w	r3, r3, #7
 8000eb4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000eb6:	4b20      	ldr	r3, [pc, #128]	@ (8000f38 <SystemInit+0xec>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f38 <SystemInit+0xec>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000ec2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f38 <SystemInit+0xec>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f38 <SystemInit+0xec>)
 8000eca:	4a1d      	ldr	r2, [pc, #116]	@ (8000f40 <SystemInit+0xf4>)
 8000ecc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000ece:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <SystemInit+0xec>)
 8000ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8000f44 <SystemInit+0xf8>)
 8000ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000ed4:	4b18      	ldr	r3, [pc, #96]	@ (8000f38 <SystemInit+0xec>)
 8000ed6:	4a1c      	ldr	r2, [pc, #112]	@ (8000f48 <SystemInit+0xfc>)
 8000ed8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000eda:	4b17      	ldr	r3, [pc, #92]	@ (8000f38 <SystemInit+0xec>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <SystemInit+0xec>)
 8000ee2:	4a19      	ldr	r2, [pc, #100]	@ (8000f48 <SystemInit+0xfc>)
 8000ee4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000ee6:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <SystemInit+0xec>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000eec:	4b12      	ldr	r3, [pc, #72]	@ (8000f38 <SystemInit+0xec>)
 8000eee:	4a16      	ldr	r2, [pc, #88]	@ (8000f48 <SystemInit+0xfc>)
 8000ef0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <SystemInit+0xec>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <SystemInit+0xec>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0e      	ldr	r2, [pc, #56]	@ (8000f38 <SystemInit+0xec>)
 8000efe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f02:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f04:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <SystemInit+0xec>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <SystemInit+0x100>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	4b10      	ldr	r3, [pc, #64]	@ (8000f50 <SystemInit+0x104>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f16:	d202      	bcs.n	8000f1e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000f18:	4b0e      	ldr	r3, [pc, #56]	@ (8000f54 <SystemInit+0x108>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f58 <SystemInit+0x10c>)
 8000f20:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000f24:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f26:	bf00      	nop
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000ed00 	.word	0xe000ed00
 8000f34:	52002000 	.word	0x52002000
 8000f38:	58024400 	.word	0x58024400
 8000f3c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000f40:	02020200 	.word	0x02020200
 8000f44:	01ff0000 	.word	0x01ff0000
 8000f48:	01010280 	.word	0x01010280
 8000f4c:	5c001000 	.word	0x5c001000
 8000f50:	ffff0000 	.word	0xffff0000
 8000f54:	51008108 	.word	0x51008108
 8000f58:	52004000 	.word	0x52004000

08000f5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f94 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f60:	f7ff ff74 	bl	8000e4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f64:	480c      	ldr	r0, [pc, #48]	@ (8000f98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f66:	490d      	ldr	r1, [pc, #52]	@ (8000f9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f68:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f6c:	e002      	b.n	8000f74 <LoopCopyDataInit>

08000f6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f72:	3304      	adds	r3, #4

08000f74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f78:	d3f9      	bcc.n	8000f6e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f7c:	4c0a      	ldr	r4, [pc, #40]	@ (8000fa8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f80:	e001      	b.n	8000f86 <LoopFillZerobss>

08000f82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f84:	3204      	adds	r2, #4

08000f86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f88:	d3fb      	bcc.n	8000f82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f8a:	f005 fb41 	bl	8006610 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f8e:	f7ff fb1b 	bl	80005c8 <main>
  bx  lr
 8000f92:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f94:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f98:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f9c:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000fa0:	080066b8 	.word	0x080066b8
  ldr r2, =_sbss
 8000fa4:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000fa8:	24000758 	.word	0x24000758

08000fac <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fac:	e7fe      	b.n	8000fac <ADC3_IRQHandler>
	...

08000fb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb6:	2003      	movs	r0, #3
 8000fb8:	f000 f982 	bl	80012c0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000fbc:	f001 ff3a 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	4b15      	ldr	r3, [pc, #84]	@ (8001018 <HAL_Init+0x68>)
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	0a1b      	lsrs	r3, r3, #8
 8000fc8:	f003 030f 	and.w	r3, r3, #15
 8000fcc:	4913      	ldr	r1, [pc, #76]	@ (800101c <HAL_Init+0x6c>)
 8000fce:	5ccb      	ldrb	r3, [r1, r3]
 8000fd0:	f003 031f 	and.w	r3, r3, #31
 8000fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fd8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fda:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <HAL_Init+0x68>)
 8000fdc:	699b      	ldr	r3, [r3, #24]
 8000fde:	f003 030f 	and.w	r3, r3, #15
 8000fe2:	4a0e      	ldr	r2, [pc, #56]	@ (800101c <HAL_Init+0x6c>)
 8000fe4:	5cd3      	ldrb	r3, [r2, r3]
 8000fe6:	f003 031f 	and.w	r3, r3, #31
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	fa22 f303 	lsr.w	r3, r2, r3
 8000ff0:	4a0b      	ldr	r2, [pc, #44]	@ (8001020 <HAL_Init+0x70>)
 8000ff2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8001024 <HAL_Init+0x74>)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f000 f814 	bl	8001028 <HAL_InitTick>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e002      	b.n	8001010 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800100a:	f7ff fd21 	bl	8000a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800100e:	2300      	movs	r3, #0
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	58024400 	.word	0x58024400
 800101c:	08006670 	.word	0x08006670
 8001020:	24000004 	.word	0x24000004
 8001024:	24000000 	.word	0x24000000

08001028 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001030:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <HAL_InitTick+0x60>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e021      	b.n	8001080 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800103c:	4b13      	ldr	r3, [pc, #76]	@ (800108c <HAL_InitTick+0x64>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <HAL_InitTick+0x60>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800104a:	fbb3 f3f1 	udiv	r3, r3, r1
 800104e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001052:	4618      	mov	r0, r3
 8001054:	f000 f959 	bl	800130a <HAL_SYSTICK_Config>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e00e      	b.n	8001080 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b0f      	cmp	r3, #15
 8001066:	d80a      	bhi.n	800107e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001068:	2200      	movs	r2, #0
 800106a:	6879      	ldr	r1, [r7, #4]
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f000 f931 	bl	80012d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001074:	4a06      	ldr	r2, [pc, #24]	@ (8001090 <HAL_InitTick+0x68>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800107a:	2300      	movs	r3, #0
 800107c:	e000      	b.n	8001080 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	2400000c 	.word	0x2400000c
 800108c:	24000000 	.word	0x24000000
 8001090:	24000008 	.word	0x24000008

08001094 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001098:	4b06      	ldr	r3, [pc, #24]	@ (80010b4 <HAL_IncTick+0x20>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	461a      	mov	r2, r3
 800109e:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <HAL_IncTick+0x24>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4413      	add	r3, r2
 80010a4:	4a04      	ldr	r2, [pc, #16]	@ (80010b8 <HAL_IncTick+0x24>)
 80010a6:	6013      	str	r3, [r2, #0]
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	2400000c 	.word	0x2400000c
 80010b8:	24000754 	.word	0x24000754

080010bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return uwTick;
 80010c0:	4b03      	ldr	r3, [pc, #12]	@ (80010d0 <HAL_GetTick+0x14>)
 80010c2:	681b      	ldr	r3, [r3, #0]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	24000754 	.word	0x24000754

080010d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010dc:	f7ff ffee 	bl	80010bc <HAL_GetTick>
 80010e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d005      	beq.n	80010fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <HAL_Delay+0x44>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	461a      	mov	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4413      	add	r3, r2
 80010f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010fa:	bf00      	nop
 80010fc:	f7ff ffde 	bl	80010bc <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8f7      	bhi.n	80010fc <HAL_Delay+0x28>
  {
  }
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	2400000c 	.word	0x2400000c

0800111c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001120:	4b03      	ldr	r3, [pc, #12]	@ (8001130 <HAL_GetREVID+0x14>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	0c1b      	lsrs	r3, r3, #16
}
 8001126:	4618      	mov	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	5c001000 	.word	0x5c001000

08001134 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800113c:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001144:	4904      	ldr	r1, [pc, #16]	@ (8001158 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4313      	orrs	r3, r2
 800114a:	604b      	str	r3, [r1, #4]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	58000400 	.word	0x58000400

0800115c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800116c:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <__NVIC_SetPriorityGrouping+0x40>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001178:	4013      	ands	r3, r2
 800117a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001186:	4313      	orrs	r3, r2
 8001188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800118a:	4a04      	ldr	r2, [pc, #16]	@ (800119c <__NVIC_SetPriorityGrouping+0x40>)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	60d3      	str	r3, [r2, #12]
}
 8001190:	bf00      	nop
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr
 800119c:	e000ed00 	.word	0xe000ed00
 80011a0:	05fa0000 	.word	0x05fa0000

080011a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011a8:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <__NVIC_GetPriorityGrouping+0x18>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	0a1b      	lsrs	r3, r3, #8
 80011ae:	f003 0307 	and.w	r3, r3, #7
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	db0a      	blt.n	80011ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	490c      	ldr	r1, [pc, #48]	@ (800120c <__NVIC_SetPriority+0x4c>)
 80011da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011de:	0112      	lsls	r2, r2, #4
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	440b      	add	r3, r1
 80011e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011e8:	e00a      	b.n	8001200 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	b2da      	uxtb	r2, r3
 80011ee:	4908      	ldr	r1, [pc, #32]	@ (8001210 <__NVIC_SetPriority+0x50>)
 80011f0:	88fb      	ldrh	r3, [r7, #6]
 80011f2:	f003 030f 	and.w	r3, r3, #15
 80011f6:	3b04      	subs	r3, #4
 80011f8:	0112      	lsls	r2, r2, #4
 80011fa:	b2d2      	uxtb	r2, r2
 80011fc:	440b      	add	r3, r1
 80011fe:	761a      	strb	r2, [r3, #24]
}
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	e000e100 	.word	0xe000e100
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001214:	b480      	push	{r7}
 8001216:	b089      	sub	sp, #36	@ 0x24
 8001218:	af00      	add	r7, sp, #0
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	60b9      	str	r1, [r7, #8]
 800121e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	f1c3 0307 	rsb	r3, r3, #7
 800122e:	2b04      	cmp	r3, #4
 8001230:	bf28      	it	cs
 8001232:	2304      	movcs	r3, #4
 8001234:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	3304      	adds	r3, #4
 800123a:	2b06      	cmp	r3, #6
 800123c:	d902      	bls.n	8001244 <NVIC_EncodePriority+0x30>
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3b03      	subs	r3, #3
 8001242:	e000      	b.n	8001246 <NVIC_EncodePriority+0x32>
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001248:	f04f 32ff 	mov.w	r2, #4294967295
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43da      	mvns	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	401a      	ands	r2, r3
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800125c:	f04f 31ff 	mov.w	r1, #4294967295
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	fa01 f303 	lsl.w	r3, r1, r3
 8001266:	43d9      	mvns	r1, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126c:	4313      	orrs	r3, r2
         );
}
 800126e:	4618      	mov	r0, r3
 8001270:	3724      	adds	r7, #36	@ 0x24
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3b01      	subs	r3, #1
 8001288:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800128c:	d301      	bcc.n	8001292 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800128e:	2301      	movs	r3, #1
 8001290:	e00f      	b.n	80012b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <SysTick_Config+0x40>)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3b01      	subs	r3, #1
 8001298:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800129a:	210f      	movs	r1, #15
 800129c:	f04f 30ff 	mov.w	r0, #4294967295
 80012a0:	f7ff ff8e 	bl	80011c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012a4:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <SysTick_Config+0x40>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012aa:	4b04      	ldr	r3, [pc, #16]	@ (80012bc <SysTick_Config+0x40>)
 80012ac:	2207      	movs	r2, #7
 80012ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b0:	2300      	movs	r3, #0
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	e000e010 	.word	0xe000e010

080012c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff ff47 	bl	800115c <__NVIC_SetPriorityGrouping>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b086      	sub	sp, #24
 80012da:	af00      	add	r7, sp, #0
 80012dc:	4603      	mov	r3, r0
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
 80012e2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012e4:	f7ff ff5e 	bl	80011a4 <__NVIC_GetPriorityGrouping>
 80012e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	68b9      	ldr	r1, [r7, #8]
 80012ee:	6978      	ldr	r0, [r7, #20]
 80012f0:	f7ff ff90 	bl	8001214 <NVIC_EncodePriority>
 80012f4:	4602      	mov	r2, r0
 80012f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012fa:	4611      	mov	r1, r2
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ff5f 	bl	80011c0 <__NVIC_SetPriority>
}
 8001302:	bf00      	nop
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff ffb2 	bl	800127c <SysTick_Config>
 8001318:	4603      	mov	r3, r0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e0e3      	b.n	80014fe <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800133c:	2b00      	cmp	r3, #0
 800133e:	d106      	bne.n	800134e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2223      	movs	r2, #35	@ 0x23
 8001344:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f7ff fb9b 	bl	8000a84 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800134e:	4b6e      	ldr	r3, [pc, #440]	@ (8001508 <HAL_ETH_Init+0x1e4>)
 8001350:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001354:	4a6c      	ldr	r2, [pc, #432]	@ (8001508 <HAL_ETH_Init+0x1e4>)
 8001356:	f043 0302 	orr.w	r3, r3, #2
 800135a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800135e:	4b6a      	ldr	r3, [pc, #424]	@ (8001508 <HAL_ETH_Init+0x1e4>)
 8001360:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	7a1b      	ldrb	r3, [r3, #8]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d103      	bne.n	800137c <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001374:	2000      	movs	r0, #0
 8001376:	f7ff fedd 	bl	8001134 <HAL_SYSCFG_ETHInterfaceSelect>
 800137a:	e003      	b.n	8001384 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800137c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001380:	f7ff fed8 	bl	8001134 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001384:	4b61      	ldr	r3, [pc, #388]	@ (800150c <HAL_ETH_Init+0x1e8>)
 8001386:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800139e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013a0:	f7ff fe8c 	bl	80010bc <HAL_GetTick>
 80013a4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80013a6:	e011      	b.n	80013cc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80013a8:	f7ff fe88 	bl	80010bc <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013b6:	d909      	bls.n	80013cc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2204      	movs	r2, #4
 80013bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	22e0      	movs	r2, #224	@ 0xe0
 80013c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e098      	b.n	80014fe <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1e4      	bne.n	80013a8 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80013de:	6878      	ldr	r0, [r7, #4]
 80013e0:	f000 f89e 	bl	8001520 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80013e4:	f001 fea0 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4a49      	ldr	r2, [pc, #292]	@ (8001510 <HAL_ETH_Init+0x1ec>)
 80013ec:	fba2 2303 	umull	r2, r3, r2, r3
 80013f0:	0c9a      	lsrs	r2, r3, #18
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	3a01      	subs	r2, #1
 80013f8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f000 fa81 	bl	8001904 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800140a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800140e:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	6812      	ldr	r2, [r2, #0]
 8001416:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800141a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800141e:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	f003 0303 	and.w	r3, r3, #3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d009      	beq.n	8001442 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2201      	movs	r2, #1
 8001432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	22e0      	movs	r2, #224	@ 0xe0
 800143a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e05d      	b.n	80014fe <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800144a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800144e:	4b31      	ldr	r3, [pc, #196]	@ (8001514 <HAL_ETH_Init+0x1f0>)
 8001450:	4013      	ands	r3, r2
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6952      	ldr	r2, [r2, #20]
 8001456:	0051      	lsls	r1, r2, #1
 8001458:	687a      	ldr	r2, [r7, #4]
 800145a:	6812      	ldr	r2, [r2, #0]
 800145c:	430b      	orrs	r3, r1
 800145e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001462:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f000 fae9 	bl	8001a3e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f000 fb2f 	bl	8001ad0 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	3305      	adds	r3, #5
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	021a      	lsls	r2, r3, #8
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	3304      	adds	r3, #4
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	430a      	orrs	r2, r1
 800148c:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	3303      	adds	r3, #3
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	061a      	lsls	r2, r3, #24
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	3302      	adds	r3, #2
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	041b      	lsls	r3, r3, #16
 80014a4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	3301      	adds	r3, #1
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014b0:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014be:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014c0:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4b11      	ldr	r3, [pc, #68]	@ (8001518 <HAL_ETH_Init+0x1f4>)
 80014d2:	430b      	orrs	r3, r1
 80014d4:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	4b0d      	ldr	r3, [pc, #52]	@ (800151c <HAL_ETH_Init+0x1f8>)
 80014e6:	430b      	orrs	r3, r1
 80014e8:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2210      	movs	r2, #16
 80014f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80014fc:	2300      	movs	r3, #0
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	58024400 	.word	0x58024400
 800150c:	58000400 	.word	0x58000400
 8001510:	431bde83 	.word	0x431bde83
 8001514:	ffff8001 	.word	0xffff8001
 8001518:	0c020060 	.word	0x0c020060
 800151c:	0c20c000 	.word	0x0c20c000

08001520 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001530:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001538:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800153a:	f001 fdf5 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 800153e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	4a1a      	ldr	r2, [pc, #104]	@ (80015ac <HAL_ETH_SetMDIOClockRange+0x8c>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d804      	bhi.n	8001552 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e022      	b.n	8001598 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	4a16      	ldr	r2, [pc, #88]	@ (80015b0 <HAL_ETH_SetMDIOClockRange+0x90>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d204      	bcs.n	8001564 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	e019      	b.n	8001598 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	4a13      	ldr	r2, [pc, #76]	@ (80015b4 <HAL_ETH_SetMDIOClockRange+0x94>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d915      	bls.n	8001598 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	4a12      	ldr	r2, [pc, #72]	@ (80015b8 <HAL_ETH_SetMDIOClockRange+0x98>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d804      	bhi.n	800157e <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	e00c      	b.n	8001598 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	4a0e      	ldr	r2, [pc, #56]	@ (80015bc <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d804      	bhi.n	8001590 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	e003      	b.n	8001598 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001596:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	68fa      	ldr	r2, [r7, #12]
 800159e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	02160ebf 	.word	0x02160ebf
 80015b0:	03938700 	.word	0x03938700
 80015b4:	05f5e0ff 	.word	0x05f5e0ff
 80015b8:	08f0d17f 	.word	0x08f0d17f
 80015bc:	0ee6b27f 	.word	0x0ee6b27f

080015c0 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80015d2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	791b      	ldrb	r3, [r3, #4]
 80015d8:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80015da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	7b1b      	ldrb	r3, [r3, #12]
 80015e0:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80015e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	7b5b      	ldrb	r3, [r3, #13]
 80015e8:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80015ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	7b9b      	ldrb	r3, [r3, #14]
 80015f0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80015f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	7bdb      	ldrb	r3, [r3, #15]
 80015f8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80015fa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80015fc:	683a      	ldr	r2, [r7, #0]
 80015fe:	7c12      	ldrb	r2, [r2, #16]
 8001600:	2a00      	cmp	r2, #0
 8001602:	d102      	bne.n	800160a <ETH_SetMACConfig+0x4a>
 8001604:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001608:	e000      	b.n	800160c <ETH_SetMACConfig+0x4c>
 800160a:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800160c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800160e:	683a      	ldr	r2, [r7, #0]
 8001610:	7c52      	ldrb	r2, [r2, #17]
 8001612:	2a00      	cmp	r2, #0
 8001614:	d102      	bne.n	800161c <ETH_SetMACConfig+0x5c>
 8001616:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800161a:	e000      	b.n	800161e <ETH_SetMACConfig+0x5e>
 800161c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800161e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	7c9b      	ldrb	r3, [r3, #18]
 8001624:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001626:	431a      	orrs	r2, r3
               macconf->Speed |
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800162c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8001632:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	7f1b      	ldrb	r3, [r3, #28]
 8001638:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800163a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	7f5b      	ldrb	r3, [r3, #29]
 8001640:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001642:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	7f92      	ldrb	r2, [r2, #30]
 8001648:	2a00      	cmp	r2, #0
 800164a:	d102      	bne.n	8001652 <ETH_SetMACConfig+0x92>
 800164c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001650:	e000      	b.n	8001654 <ETH_SetMACConfig+0x94>
 8001652:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001654:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	7fdb      	ldrb	r3, [r3, #31]
 800165a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800165c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001664:	2a00      	cmp	r2, #0
 8001666:	d102      	bne.n	800166e <ETH_SetMACConfig+0xae>
 8001668:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800166c:	e000      	b.n	8001670 <ETH_SetMACConfig+0xb0>
 800166e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001670:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001676:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800167e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001680:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001686:	4313      	orrs	r3, r2
 8001688:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	4b56      	ldr	r3, [pc, #344]	@ (80017ec <ETH_SetMACConfig+0x22c>)
 8001692:	4013      	ands	r3, r2
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	68f9      	ldr	r1, [r7, #12]
 800169a:	430b      	orrs	r3, r1
 800169c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016a2:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80016aa:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80016ac:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016b4:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80016b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80016be:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80016c0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80016c8:	2a00      	cmp	r2, #0
 80016ca:	d102      	bne.n	80016d2 <ETH_SetMACConfig+0x112>
 80016cc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80016d0:	e000      	b.n	80016d4 <ETH_SetMACConfig+0x114>
 80016d2:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80016d4:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80016da:	4313      	orrs	r3, r2
 80016dc:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	685a      	ldr	r2, [r3, #4]
 80016e4:	4b42      	ldr	r3, [pc, #264]	@ (80017f0 <ETH_SetMACConfig+0x230>)
 80016e6:	4013      	ands	r3, r2
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	68f9      	ldr	r1, [r7, #12]
 80016ee:	430b      	orrs	r3, r1
 80016f0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80016f8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80016fe:	4313      	orrs	r3, r2
 8001700:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	68da      	ldr	r2, [r3, #12]
 8001708:	4b3a      	ldr	r3, [pc, #232]	@ (80017f4 <ETH_SetMACConfig+0x234>)
 800170a:	4013      	ands	r3, r2
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	6812      	ldr	r2, [r2, #0]
 8001710:	68f9      	ldr	r1, [r7, #12]
 8001712:	430b      	orrs	r3, r1
 8001714:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800171c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001722:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001724:	683a      	ldr	r2, [r7, #0]
 8001726:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800172a:	2a00      	cmp	r2, #0
 800172c:	d101      	bne.n	8001732 <ETH_SetMACConfig+0x172>
 800172e:	2280      	movs	r2, #128	@ 0x80
 8001730:	e000      	b.n	8001734 <ETH_SetMACConfig+0x174>
 8001732:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001734:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800173a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800173c:	4313      	orrs	r3, r2
 800173e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001746:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800174a:	4013      	ands	r3, r2
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	68f9      	ldr	r1, [r7, #12]
 8001752:	430b      	orrs	r3, r1
 8001754:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800175c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8001764:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001766:	4313      	orrs	r3, r2
 8001768:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001772:	f023 0103 	bic.w	r1, r3, #3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	430a      	orrs	r2, r1
 800177e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800178a:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	430a      	orrs	r2, r1
 8001798:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80017a6:	2a00      	cmp	r2, #0
 80017a8:	d101      	bne.n	80017ae <ETH_SetMACConfig+0x1ee>
 80017aa:	2240      	movs	r2, #64	@ 0x40
 80017ac:	e000      	b.n	80017b0 <ETH_SetMACConfig+0x1f0>
 80017ae:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80017b0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80017b8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80017ba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80017c2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80017c4:	4313      	orrs	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80017d0:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68fa      	ldr	r2, [r7, #12]
 80017da:	430a      	orrs	r2, r1
 80017dc:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80017e0:	bf00      	nop
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	00048083 	.word	0x00048083
 80017f0:	c0f88000 	.word	0xc0f88000
 80017f4:	fffffef0 	.word	0xfffffef0

080017f8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b085      	sub	sp, #20
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	4b38      	ldr	r3, [pc, #224]	@ (80018f0 <ETH_SetDMAConfig+0xf8>)
 800180e:	4013      	ands	r3, r2
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	6811      	ldr	r1, [r2, #0]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	430b      	orrs	r3, r1
 800181a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800181e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	791b      	ldrb	r3, [r3, #4]
 8001824:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800182a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	7b1b      	ldrb	r3, [r3, #12]
 8001830:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001832:	4313      	orrs	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800183e:	685a      	ldr	r2, [r3, #4]
 8001840:	4b2c      	ldr	r3, [pc, #176]	@ (80018f4 <ETH_SetDMAConfig+0xfc>)
 8001842:	4013      	ands	r3, r2
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	68f9      	ldr	r1, [r7, #12]
 800184a:	430b      	orrs	r3, r1
 800184c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001850:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	7b5b      	ldrb	r3, [r3, #13]
 8001856:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800185c:	4313      	orrs	r3, r2
 800185e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001868:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800186c:	4b22      	ldr	r3, [pc, #136]	@ (80018f8 <ETH_SetDMAConfig+0x100>)
 800186e:	4013      	ands	r3, r2
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6812      	ldr	r2, [r2, #0]
 8001874:	68f9      	ldr	r1, [r7, #12]
 8001876:	430b      	orrs	r3, r1
 8001878:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800187c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	7d1b      	ldrb	r3, [r3, #20]
 8001888:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800188a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	7f5b      	ldrb	r3, [r3, #29]
 8001890:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001892:	4313      	orrs	r3, r2
 8001894:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800189e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80018a2:	4b16      	ldr	r3, [pc, #88]	@ (80018fc <ETH_SetDMAConfig+0x104>)
 80018a4:	4013      	ands	r3, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6812      	ldr	r2, [r2, #0]
 80018aa:	68f9      	ldr	r1, [r7, #12]
 80018ac:	430b      	orrs	r3, r1
 80018ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018b2:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	7f1b      	ldrb	r3, [r3, #28]
 80018ba:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80018c0:	4313      	orrs	r3, r2
 80018c2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018cc:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80018d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001900 <ETH_SetDMAConfig+0x108>)
 80018d2:	4013      	ands	r3, r2
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	6812      	ldr	r2, [r2, #0]
 80018d8:	68f9      	ldr	r1, [r7, #12]
 80018da:	430b      	orrs	r3, r1
 80018dc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80018e0:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80018e4:	bf00      	nop
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	ffff87fd 	.word	0xffff87fd
 80018f4:	ffff2ffe 	.word	0xffff2ffe
 80018f8:	fffec000 	.word	0xfffec000
 80018fc:	ffc0efef 	.word	0xffc0efef
 8001900:	7fc0ffff 	.word	0x7fc0ffff

08001904 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b0a4      	sub	sp, #144	@ 0x90
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800190c:	2301      	movs	r3, #1
 800190e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001912:	2300      	movs	r3, #0
 8001914:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001916:	2300      	movs	r3, #0
 8001918:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001922:	2301      	movs	r3, #1
 8001924:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001928:	2301      	movs	r3, #1
 800192a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800192e:	2301      	movs	r3, #1
 8001930:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001934:	2300      	movs	r3, #0
 8001936:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800193a:	2301      	movs	r3, #1
 800193c:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001940:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001944:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001946:	2300      	movs	r3, #0
 8001948:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800194c:	2300      	movs	r3, #0
 800194e:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001950:	2300      	movs	r3, #0
 8001952:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001956:	2300      	movs	r3, #0
 8001958:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800195c:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8001960:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001968:	2300      	movs	r3, #0
 800196a:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800196c:	2301      	movs	r3, #1
 800196e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001978:	2300      	movs	r3, #0
 800197a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800197e:	2300      	movs	r3, #0
 8001980:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001982:	2300      	movs	r3, #0
 8001984:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001986:	2300      	movs	r3, #0
 8001988:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800198a:	2300      	movs	r3, #0
 800198c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001990:	2300      	movs	r3, #0
 8001992:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001996:	2301      	movs	r3, #1
 8001998:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800199c:	2320      	movs	r3, #32
 800199e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80019a2:	2301      	movs	r3, #1
 80019a4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80019ae:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80019b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80019b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019b8:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80019c0:	2302      	movs	r3, #2
 80019c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80019cc:	2300      	movs	r3, #0
 80019ce:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80019d8:	2301      	movs	r3, #1
 80019da:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80019de:	2300      	movs	r3, #0
 80019e0:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80019e2:	2301      	movs	r3, #1
 80019e4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80019e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019ec:	4619      	mov	r1, r3
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f7ff fde6 	bl	80015c0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80019f4:	2301      	movs	r3, #1
 80019f6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80019f8:	2301      	movs	r3, #1
 80019fa:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001a0e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001a12:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001a18:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001a1c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001a24:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001a28:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001a2a:	f107 0308 	add.w	r3, r7, #8
 8001a2e:	4619      	mov	r1, r3
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff fee1 	bl	80017f8 <ETH_SetDMAConfig>
}
 8001a36:	bf00      	nop
 8001a38:	3790      	adds	r7, #144	@ 0x90
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a46:	2300      	movs	r3, #0
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	e01d      	b.n	8001a88 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	68d9      	ldr	r1, [r3, #12]
 8001a50:	68fa      	ldr	r2, [r7, #12]
 8001a52:	4613      	mov	r3, r2
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	4413      	add	r3, r2
 8001a58:	00db      	lsls	r3, r3, #3
 8001a5a:	440b      	add	r3, r1
 8001a5c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	2200      	movs	r2, #0
 8001a68:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	2200      	movs	r2, #0
 8001a74:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001a76:	68b9      	ldr	r1, [r7, #8]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	3206      	adds	r2, #6
 8001a7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	3301      	adds	r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	d9de      	bls.n	8001a4c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68da      	ldr	r2, [r3, #12]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ab0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68da      	ldr	r2, [r3, #12]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ac0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8001ac4:	bf00      	nop
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	e023      	b.n	8001b26 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6919      	ldr	r1, [r3, #16]
 8001ae2:	68fa      	ldr	r2, [r7, #12]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	4413      	add	r3, r2
 8001aea:	00db      	lsls	r3, r3, #3
 8001aec:	440b      	add	r3, r1
 8001aee:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	2200      	movs	r2, #0
 8001afa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	2200      	movs	r2, #0
 8001b06:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	2200      	movs	r2, #0
 8001b12:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001b14:	68b9      	ldr	r1, [r7, #8]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	3212      	adds	r2, #18
 8001b1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	3301      	adds	r3, #1
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d9d8      	bls.n	8001ade <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b52:	461a      	mov	r2, r3
 8001b54:	2303      	movs	r3, #3
 8001b56:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	691a      	ldr	r2, [r3, #16]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b66:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	691b      	ldr	r3, [r3, #16]
 8001b6e:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b7a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
	...

08001b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	@ 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b9a:	4b89      	ldr	r3, [pc, #548]	@ (8001dc0 <HAL_GPIO_Init+0x234>)
 8001b9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b9e:	e194      	b.n	8001eca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	4013      	ands	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 8186 	beq.w	8001ec4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 0303 	and.w	r3, r3, #3
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d005      	beq.n	8001bd0 <HAL_GPIO_Init+0x44>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f003 0303 	and.w	r3, r3, #3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d130      	bne.n	8001c32 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	2203      	movs	r2, #3
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	4013      	ands	r3, r2
 8001be6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	68da      	ldr	r2, [r3, #12]
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c06:	2201      	movs	r2, #1
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43db      	mvns	r3, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4013      	ands	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	091b      	lsrs	r3, r3, #4
 8001c1c:	f003 0201 	and.w	r2, r3, #1
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	fa02 f303 	lsl.w	r3, r2, r3
 8001c26:	69ba      	ldr	r2, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	2b03      	cmp	r3, #3
 8001c3c:	d017      	beq.n	8001c6e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	2203      	movs	r2, #3
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4013      	ands	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	689a      	ldr	r2, [r3, #8]
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d123      	bne.n	8001cc2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	08da      	lsrs	r2, r3, #3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	3208      	adds	r2, #8
 8001c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	220f      	movs	r2, #15
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	691a      	ldr	r2, [r3, #16]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	08da      	lsrs	r2, r3, #3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3208      	adds	r2, #8
 8001cbc:	69b9      	ldr	r1, [r7, #24]
 8001cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	2203      	movs	r2, #3
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f003 0203 	and.w	r2, r3, #3
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f000 80e0 	beq.w	8001ec4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d04:	4b2f      	ldr	r3, [pc, #188]	@ (8001dc4 <HAL_GPIO_Init+0x238>)
 8001d06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d0a:	4a2e      	ldr	r2, [pc, #184]	@ (8001dc4 <HAL_GPIO_Init+0x238>)
 8001d0c:	f043 0302 	orr.w	r3, r3, #2
 8001d10:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001d14:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc4 <HAL_GPIO_Init+0x238>)
 8001d16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d22:	4a29      	ldr	r2, [pc, #164]	@ (8001dc8 <HAL_GPIO_Init+0x23c>)
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	089b      	lsrs	r3, r3, #2
 8001d28:	3302      	adds	r3, #2
 8001d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f003 0303 	and.w	r3, r3, #3
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	220f      	movs	r2, #15
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a20      	ldr	r2, [pc, #128]	@ (8001dcc <HAL_GPIO_Init+0x240>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d052      	beq.n	8001df4 <HAL_GPIO_Init+0x268>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd0 <HAL_GPIO_Init+0x244>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d031      	beq.n	8001dba <HAL_GPIO_Init+0x22e>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a1e      	ldr	r2, [pc, #120]	@ (8001dd4 <HAL_GPIO_Init+0x248>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d02b      	beq.n	8001db6 <HAL_GPIO_Init+0x22a>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a1d      	ldr	r2, [pc, #116]	@ (8001dd8 <HAL_GPIO_Init+0x24c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d025      	beq.n	8001db2 <HAL_GPIO_Init+0x226>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a1c      	ldr	r2, [pc, #112]	@ (8001ddc <HAL_GPIO_Init+0x250>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d01f      	beq.n	8001dae <HAL_GPIO_Init+0x222>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a1b      	ldr	r2, [pc, #108]	@ (8001de0 <HAL_GPIO_Init+0x254>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d019      	beq.n	8001daa <HAL_GPIO_Init+0x21e>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a1a      	ldr	r2, [pc, #104]	@ (8001de4 <HAL_GPIO_Init+0x258>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d013      	beq.n	8001da6 <HAL_GPIO_Init+0x21a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a19      	ldr	r2, [pc, #100]	@ (8001de8 <HAL_GPIO_Init+0x25c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00d      	beq.n	8001da2 <HAL_GPIO_Init+0x216>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a18      	ldr	r2, [pc, #96]	@ (8001dec <HAL_GPIO_Init+0x260>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d007      	beq.n	8001d9e <HAL_GPIO_Init+0x212>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a17      	ldr	r2, [pc, #92]	@ (8001df0 <HAL_GPIO_Init+0x264>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d101      	bne.n	8001d9a <HAL_GPIO_Init+0x20e>
 8001d96:	2309      	movs	r3, #9
 8001d98:	e02d      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001d9a:	230a      	movs	r3, #10
 8001d9c:	e02b      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001d9e:	2308      	movs	r3, #8
 8001da0:	e029      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001da2:	2307      	movs	r3, #7
 8001da4:	e027      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001da6:	2306      	movs	r3, #6
 8001da8:	e025      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001daa:	2305      	movs	r3, #5
 8001dac:	e023      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001dae:	2304      	movs	r3, #4
 8001db0:	e021      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001db2:	2303      	movs	r3, #3
 8001db4:	e01f      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001db6:	2302      	movs	r3, #2
 8001db8:	e01d      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e01b      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001dbe:	bf00      	nop
 8001dc0:	58000080 	.word	0x58000080
 8001dc4:	58024400 	.word	0x58024400
 8001dc8:	58000400 	.word	0x58000400
 8001dcc:	58020000 	.word	0x58020000
 8001dd0:	58020400 	.word	0x58020400
 8001dd4:	58020800 	.word	0x58020800
 8001dd8:	58020c00 	.word	0x58020c00
 8001ddc:	58021000 	.word	0x58021000
 8001de0:	58021400 	.word	0x58021400
 8001de4:	58021800 	.word	0x58021800
 8001de8:	58021c00 	.word	0x58021c00
 8001dec:	58022000 	.word	0x58022000
 8001df0:	58022400 	.word	0x58022400
 8001df4:	2300      	movs	r3, #0
 8001df6:	69fa      	ldr	r2, [r7, #28]
 8001df8:	f002 0203 	and.w	r2, r2, #3
 8001dfc:	0092      	lsls	r2, r2, #2
 8001dfe:	4093      	lsls	r3, r2
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e06:	4938      	ldr	r1, [pc, #224]	@ (8001ee8 <HAL_GPIO_Init+0x35c>)
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	089b      	lsrs	r3, r3, #2
 8001e0c:	3302      	adds	r3, #2
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	69ba      	ldr	r2, [r7, #24]
 8001e22:	4013      	ands	r3, r2
 8001e24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001e3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e3e:	69bb      	ldr	r3, [r7, #24]
 8001e40:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	43db      	mvns	r3, r3
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4013      	ands	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d003      	beq.n	8001e68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	69ba      	ldr	r2, [r7, #24]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d003      	beq.n	8001e94 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	43db      	mvns	r3, r3
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d003      	beq.n	8001ebe <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001eb6:	69ba      	ldr	r2, [r7, #24]
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f47f ae63 	bne.w	8001ba0 <HAL_GPIO_Init+0x14>
  }
}
 8001eda:	bf00      	nop
 8001edc:	bf00      	nop
 8001ede:	3724      	adds	r7, #36	@ 0x24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	58000400 	.word	0x58000400

08001eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	807b      	strh	r3, [r7, #2]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001efc:	787b      	ldrb	r3, [r7, #1]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f02:	887a      	ldrh	r2, [r7, #2]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001f08:	e003      	b.n	8001f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f0a:	887b      	ldrh	r3, [r7, #2]
 8001f0c:	041a      	lsls	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	619a      	str	r2, [r3, #24]
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr

08001f1e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b086      	sub	sp, #24
 8001f22:	af02      	add	r7, sp, #8
 8001f24:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d101      	bne.n	8001f30 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e0fe      	b.n	800212e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d106      	bne.n	8001f4a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7fe fed5 	bl	8000cf4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f004 f8bc 	bl	80060d4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6818      	ldr	r0, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	7c1a      	ldrb	r2, [r3, #16]
 8001f64:	f88d 2000 	strb.w	r2, [sp]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f6c:	f004 f840 	bl	8005ff0 <USB_CoreInit>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d005      	beq.n	8001f82 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2202      	movs	r2, #2
 8001f7a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e0d5      	b.n	800212e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2100      	movs	r1, #0
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f004 f8b4 	bl	80060f6 <USB_SetCurrentMode>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e0c6      	b.n	800212e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	73fb      	strb	r3, [r7, #15]
 8001fa4:	e04a      	b.n	800203c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001fa6:	7bfa      	ldrb	r2, [r7, #15]
 8001fa8:	6879      	ldr	r1, [r7, #4]
 8001faa:	4613      	mov	r3, r2
 8001fac:	00db      	lsls	r3, r3, #3
 8001fae:	4413      	add	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	3315      	adds	r3, #21
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001fba:	7bfa      	ldrb	r2, [r7, #15]
 8001fbc:	6879      	ldr	r1, [r7, #4]
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	00db      	lsls	r3, r3, #3
 8001fc2:	4413      	add	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	440b      	add	r3, r1
 8001fc8:	3314      	adds	r3, #20
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001fce:	7bfa      	ldrb	r2, [r7, #15]
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	b298      	uxth	r0, r3
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4413      	add	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	440b      	add	r3, r1
 8001fe0:	332e      	adds	r3, #46	@ 0x2e
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fe6:	7bfa      	ldrb	r2, [r7, #15]
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	4413      	add	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	440b      	add	r3, r1
 8001ff4:	3318      	adds	r3, #24
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ffa:	7bfa      	ldrb	r2, [r7, #15]
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	4613      	mov	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	4413      	add	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	440b      	add	r3, r1
 8002008:	331c      	adds	r3, #28
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800200e:	7bfa      	ldrb	r2, [r7, #15]
 8002010:	6879      	ldr	r1, [r7, #4]
 8002012:	4613      	mov	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	4413      	add	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	440b      	add	r3, r1
 800201c:	3320      	adds	r3, #32
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002022:	7bfa      	ldrb	r2, [r7, #15]
 8002024:	6879      	ldr	r1, [r7, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	4413      	add	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	440b      	add	r3, r1
 8002030:	3324      	adds	r3, #36	@ 0x24
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002036:	7bfb      	ldrb	r3, [r7, #15]
 8002038:	3301      	adds	r3, #1
 800203a:	73fb      	strb	r3, [r7, #15]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	791b      	ldrb	r3, [r3, #4]
 8002040:	7bfa      	ldrb	r2, [r7, #15]
 8002042:	429a      	cmp	r2, r3
 8002044:	d3af      	bcc.n	8001fa6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002046:	2300      	movs	r3, #0
 8002048:	73fb      	strb	r3, [r7, #15]
 800204a:	e044      	b.n	80020d6 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800204c:	7bfa      	ldrb	r2, [r7, #15]
 800204e:	6879      	ldr	r1, [r7, #4]
 8002050:	4613      	mov	r3, r2
 8002052:	00db      	lsls	r3, r3, #3
 8002054:	4413      	add	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	440b      	add	r3, r1
 800205a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800205e:	2200      	movs	r2, #0
 8002060:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002062:	7bfa      	ldrb	r2, [r7, #15]
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	4613      	mov	r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	4413      	add	r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	440b      	add	r3, r1
 8002070:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002074:	7bfa      	ldrb	r2, [r7, #15]
 8002076:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002078:	7bfa      	ldrb	r2, [r7, #15]
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	4413      	add	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800208e:	7bfa      	ldrb	r2, [r7, #15]
 8002090:	6879      	ldr	r1, [r7, #4]
 8002092:	4613      	mov	r3, r2
 8002094:	00db      	lsls	r3, r3, #3
 8002096:	4413      	add	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	440b      	add	r3, r1
 800209c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80020a4:	7bfa      	ldrb	r2, [r7, #15]
 80020a6:	6879      	ldr	r1, [r7, #4]
 80020a8:	4613      	mov	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	4413      	add	r3, r2
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	440b      	add	r3, r1
 80020b2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80020b6:	2200      	movs	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80020ba:	7bfa      	ldrb	r2, [r7, #15]
 80020bc:	6879      	ldr	r1, [r7, #4]
 80020be:	4613      	mov	r3, r2
 80020c0:	00db      	lsls	r3, r3, #3
 80020c2:	4413      	add	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	440b      	add	r3, r1
 80020c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
 80020d2:	3301      	adds	r3, #1
 80020d4:	73fb      	strb	r3, [r7, #15]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	791b      	ldrb	r3, [r3, #4]
 80020da:	7bfa      	ldrb	r2, [r7, #15]
 80020dc:	429a      	cmp	r2, r3
 80020de:	d3b5      	bcc.n	800204c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6818      	ldr	r0, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	7c1a      	ldrb	r2, [r3, #16]
 80020e8:	f88d 2000 	strb.w	r2, [sp]
 80020ec:	3304      	adds	r3, #4
 80020ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020f0:	f004 f84e 	bl	8006190 <USB_DevInit>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2202      	movs	r2, #2
 80020fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e013      	b.n	800212e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	7b1b      	ldrb	r3, [r3, #12]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d102      	bne.n	8002122 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f80b 	bl	8002138 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f004 fa09 	bl	800653e <USB_DevDisconnect>

  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
	...

08002138 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002166:	4b05      	ldr	r3, [pc, #20]	@ (800217c <HAL_PCDEx_ActivateLPM+0x44>)
 8002168:	4313      	orrs	r3, r2
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	10000003 	.word	0x10000003

08002180 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002188:	4b19      	ldr	r3, [pc, #100]	@ (80021f0 <HAL_PWREx_ConfigSupply+0x70>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b04      	cmp	r3, #4
 8002192:	d00a      	beq.n	80021aa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002194:	4b16      	ldr	r3, [pc, #88]	@ (80021f0 <HAL_PWREx_ConfigSupply+0x70>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 0307 	and.w	r3, r3, #7
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d001      	beq.n	80021a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e01f      	b.n	80021e6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80021a6:	2300      	movs	r3, #0
 80021a8:	e01d      	b.n	80021e6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80021aa:	4b11      	ldr	r3, [pc, #68]	@ (80021f0 <HAL_PWREx_ConfigSupply+0x70>)
 80021ac:	68db      	ldr	r3, [r3, #12]
 80021ae:	f023 0207 	bic.w	r2, r3, #7
 80021b2:	490f      	ldr	r1, [pc, #60]	@ (80021f0 <HAL_PWREx_ConfigSupply+0x70>)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80021ba:	f7fe ff7f 	bl	80010bc <HAL_GetTick>
 80021be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80021c0:	e009      	b.n	80021d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80021c2:	f7fe ff7b 	bl	80010bc <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021d0:	d901      	bls.n	80021d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e007      	b.n	80021e6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80021d6:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <HAL_PWREx_ConfigSupply+0x70>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021e2:	d1ee      	bne.n	80021c2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	58024800 	.word	0x58024800

080021f4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80021f8:	4b05      	ldr	r3, [pc, #20]	@ (8002210 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	4a04      	ldr	r2, [pc, #16]	@ (8002210 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80021fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002202:	60d3      	str	r3, [r2, #12]
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	58024800 	.word	0x58024800

08002214 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08c      	sub	sp, #48	@ 0x30
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d102      	bne.n	8002228 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	f000 bc48 	b.w	8002ab8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	2b00      	cmp	r3, #0
 8002232:	f000 8088 	beq.w	8002346 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002236:	4b99      	ldr	r3, [pc, #612]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800223e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002240:	4b96      	ldr	r3, [pc, #600]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002244:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002248:	2b10      	cmp	r3, #16
 800224a:	d007      	beq.n	800225c <HAL_RCC_OscConfig+0x48>
 800224c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800224e:	2b18      	cmp	r3, #24
 8002250:	d111      	bne.n	8002276 <HAL_RCC_OscConfig+0x62>
 8002252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002254:	f003 0303 	and.w	r3, r3, #3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d10c      	bne.n	8002276 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800225c:	4b8f      	ldr	r3, [pc, #572]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d06d      	beq.n	8002344 <HAL_RCC_OscConfig+0x130>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d169      	bne.n	8002344 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	f000 bc21 	b.w	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800227e:	d106      	bne.n	800228e <HAL_RCC_OscConfig+0x7a>
 8002280:	4b86      	ldr	r3, [pc, #536]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a85      	ldr	r2, [pc, #532]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002286:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800228a:	6013      	str	r3, [r2, #0]
 800228c:	e02e      	b.n	80022ec <HAL_RCC_OscConfig+0xd8>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d10c      	bne.n	80022b0 <HAL_RCC_OscConfig+0x9c>
 8002296:	4b81      	ldr	r3, [pc, #516]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a80      	ldr	r2, [pc, #512]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 800229c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022a0:	6013      	str	r3, [r2, #0]
 80022a2:	4b7e      	ldr	r3, [pc, #504]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a7d      	ldr	r2, [pc, #500]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ac:	6013      	str	r3, [r2, #0]
 80022ae:	e01d      	b.n	80022ec <HAL_RCC_OscConfig+0xd8>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022b8:	d10c      	bne.n	80022d4 <HAL_RCC_OscConfig+0xc0>
 80022ba:	4b78      	ldr	r3, [pc, #480]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a77      	ldr	r2, [pc, #476]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	4b75      	ldr	r3, [pc, #468]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a74      	ldr	r2, [pc, #464]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	e00b      	b.n	80022ec <HAL_RCC_OscConfig+0xd8>
 80022d4:	4b71      	ldr	r3, [pc, #452]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a70      	ldr	r2, [pc, #448]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022de:	6013      	str	r3, [r2, #0]
 80022e0:	4b6e      	ldr	r3, [pc, #440]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a6d      	ldr	r2, [pc, #436]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80022e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d013      	beq.n	800231c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7fe fee2 	bl	80010bc <HAL_GetTick>
 80022f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022fc:	f7fe fede 	bl	80010bc <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b64      	cmp	r3, #100	@ 0x64
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e3d4      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800230e:	4b63      	ldr	r3, [pc, #396]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0f0      	beq.n	80022fc <HAL_RCC_OscConfig+0xe8>
 800231a:	e014      	b.n	8002346 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800231c:	f7fe fece 	bl	80010bc <HAL_GetTick>
 8002320:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002322:	e008      	b.n	8002336 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002324:	f7fe feca 	bl	80010bc <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	1ad3      	subs	r3, r2, r3
 800232e:	2b64      	cmp	r3, #100	@ 0x64
 8002330:	d901      	bls.n	8002336 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e3c0      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002336:	4b59      	ldr	r3, [pc, #356]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f0      	bne.n	8002324 <HAL_RCC_OscConfig+0x110>
 8002342:	e000      	b.n	8002346 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002344:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0302 	and.w	r3, r3, #2
 800234e:	2b00      	cmp	r3, #0
 8002350:	f000 80ca 	beq.w	80024e8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002354:	4b51      	ldr	r3, [pc, #324]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800235c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800235e:	4b4f      	ldr	r3, [pc, #316]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002362:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002364:	6a3b      	ldr	r3, [r7, #32]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d007      	beq.n	800237a <HAL_RCC_OscConfig+0x166>
 800236a:	6a3b      	ldr	r3, [r7, #32]
 800236c:	2b18      	cmp	r3, #24
 800236e:	d156      	bne.n	800241e <HAL_RCC_OscConfig+0x20a>
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	f003 0303 	and.w	r3, r3, #3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d151      	bne.n	800241e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800237a:	4b48      	ldr	r3, [pc, #288]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0304 	and.w	r3, r3, #4
 8002382:	2b00      	cmp	r3, #0
 8002384:	d005      	beq.n	8002392 <HAL_RCC_OscConfig+0x17e>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e392      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002392:	4b42      	ldr	r3, [pc, #264]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f023 0219 	bic.w	r2, r3, #25
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	493f      	ldr	r1, [pc, #252]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a4:	f7fe fe8a 	bl	80010bc <HAL_GetTick>
 80023a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ac:	f7fe fe86 	bl	80010bc <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e37c      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023be:	4b37      	ldr	r3, [pc, #220]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0304 	and.w	r3, r3, #4
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d0f0      	beq.n	80023ac <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ca:	f7fe fea7 	bl	800111c <HAL_GetREVID>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d817      	bhi.n	8002408 <HAL_RCC_OscConfig+0x1f4>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	2b40      	cmp	r3, #64	@ 0x40
 80023de:	d108      	bne.n	80023f2 <HAL_RCC_OscConfig+0x1de>
 80023e0:	4b2e      	ldr	r3, [pc, #184]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80023e8:	4a2c      	ldr	r2, [pc, #176]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80023ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023ee:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023f0:	e07a      	b.n	80024e8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f2:	4b2a      	ldr	r3, [pc, #168]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	031b      	lsls	r3, r3, #12
 8002400:	4926      	ldr	r1, [pc, #152]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002402:	4313      	orrs	r3, r2
 8002404:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002406:	e06f      	b.n	80024e8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002408:	4b24      	ldr	r3, [pc, #144]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	061b      	lsls	r3, r3, #24
 8002416:	4921      	ldr	r1, [pc, #132]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002418:	4313      	orrs	r3, r2
 800241a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800241c:	e064      	b.n	80024e8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d047      	beq.n	80024b6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002426:	4b1d      	ldr	r3, [pc, #116]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 0219 	bic.w	r2, r3, #25
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	491a      	ldr	r1, [pc, #104]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002434:	4313      	orrs	r3, r2
 8002436:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002438:	f7fe fe40 	bl	80010bc <HAL_GetTick>
 800243c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002440:	f7fe fe3c 	bl	80010bc <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e332      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002452:	4b12      	ldr	r3, [pc, #72]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0304 	and.w	r3, r3, #4
 800245a:	2b00      	cmp	r3, #0
 800245c:	d0f0      	beq.n	8002440 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800245e:	f7fe fe5d 	bl	800111c <HAL_GetREVID>
 8002462:	4603      	mov	r3, r0
 8002464:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002468:	4293      	cmp	r3, r2
 800246a:	d819      	bhi.n	80024a0 <HAL_RCC_OscConfig+0x28c>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	2b40      	cmp	r3, #64	@ 0x40
 8002472:	d108      	bne.n	8002486 <HAL_RCC_OscConfig+0x272>
 8002474:	4b09      	ldr	r3, [pc, #36]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800247c:	4a07      	ldr	r2, [pc, #28]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 800247e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002482:	6053      	str	r3, [r2, #4]
 8002484:	e030      	b.n	80024e8 <HAL_RCC_OscConfig+0x2d4>
 8002486:	4b05      	ldr	r3, [pc, #20]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	031b      	lsls	r3, r3, #12
 8002494:	4901      	ldr	r1, [pc, #4]	@ (800249c <HAL_RCC_OscConfig+0x288>)
 8002496:	4313      	orrs	r3, r2
 8002498:	604b      	str	r3, [r1, #4]
 800249a:	e025      	b.n	80024e8 <HAL_RCC_OscConfig+0x2d4>
 800249c:	58024400 	.word	0x58024400
 80024a0:	4b9a      	ldr	r3, [pc, #616]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	061b      	lsls	r3, r3, #24
 80024ae:	4997      	ldr	r1, [pc, #604]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	604b      	str	r3, [r1, #4]
 80024b4:	e018      	b.n	80024e8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024b6:	4b95      	ldr	r3, [pc, #596]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a94      	ldr	r2, [pc, #592]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80024bc:	f023 0301 	bic.w	r3, r3, #1
 80024c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c2:	f7fe fdfb 	bl	80010bc <HAL_GetTick>
 80024c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ca:	f7fe fdf7 	bl	80010bc <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e2ed      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80024dc:	4b8b      	ldr	r3, [pc, #556]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d1f0      	bne.n	80024ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0310 	and.w	r3, r3, #16
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	f000 80a9 	beq.w	8002648 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024f6:	4b85      	ldr	r3, [pc, #532]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024fe:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002500:	4b82      	ldr	r3, [pc, #520]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002504:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	2b08      	cmp	r3, #8
 800250a:	d007      	beq.n	800251c <HAL_RCC_OscConfig+0x308>
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	2b18      	cmp	r3, #24
 8002510:	d13a      	bne.n	8002588 <HAL_RCC_OscConfig+0x374>
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f003 0303 	and.w	r3, r3, #3
 8002518:	2b01      	cmp	r3, #1
 800251a:	d135      	bne.n	8002588 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800251c:	4b7b      	ldr	r3, [pc, #492]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <HAL_RCC_OscConfig+0x320>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	2b80      	cmp	r3, #128	@ 0x80
 800252e:	d001      	beq.n	8002534 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e2c1      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002534:	f7fe fdf2 	bl	800111c <HAL_GetREVID>
 8002538:	4603      	mov	r3, r0
 800253a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800253e:	4293      	cmp	r3, r2
 8002540:	d817      	bhi.n	8002572 <HAL_RCC_OscConfig+0x35e>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	2b20      	cmp	r3, #32
 8002548:	d108      	bne.n	800255c <HAL_RCC_OscConfig+0x348>
 800254a:	4b70      	ldr	r3, [pc, #448]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002552:	4a6e      	ldr	r2, [pc, #440]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002554:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002558:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800255a:	e075      	b.n	8002648 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800255c:	4b6b      	ldr	r3, [pc, #428]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	069b      	lsls	r3, r3, #26
 800256a:	4968      	ldr	r1, [pc, #416]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 800256c:	4313      	orrs	r3, r2
 800256e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002570:	e06a      	b.n	8002648 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002572:	4b66      	ldr	r3, [pc, #408]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	061b      	lsls	r3, r3, #24
 8002580:	4962      	ldr	r1, [pc, #392]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002582:	4313      	orrs	r3, r2
 8002584:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002586:	e05f      	b.n	8002648 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	69db      	ldr	r3, [r3, #28]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d042      	beq.n	8002616 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002590:	4b5e      	ldr	r3, [pc, #376]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a5d      	ldr	r2, [pc, #372]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800259a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259c:	f7fe fd8e 	bl	80010bc <HAL_GetTick>
 80025a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80025a2:	e008      	b.n	80025b6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80025a4:	f7fe fd8a 	bl	80010bc <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d901      	bls.n	80025b6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80025b2:	2303      	movs	r3, #3
 80025b4:	e280      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80025b6:	4b55      	ldr	r3, [pc, #340]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0f0      	beq.n	80025a4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025c2:	f7fe fdab 	bl	800111c <HAL_GetREVID>
 80025c6:	4603      	mov	r3, r0
 80025c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d817      	bhi.n	8002600 <HAL_RCC_OscConfig+0x3ec>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	d108      	bne.n	80025ea <HAL_RCC_OscConfig+0x3d6>
 80025d8:	4b4c      	ldr	r3, [pc, #304]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80025e0:	4a4a      	ldr	r2, [pc, #296]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80025e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80025e6:	6053      	str	r3, [r2, #4]
 80025e8:	e02e      	b.n	8002648 <HAL_RCC_OscConfig+0x434>
 80025ea:	4b48      	ldr	r3, [pc, #288]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	069b      	lsls	r3, r3, #26
 80025f8:	4944      	ldr	r1, [pc, #272]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	604b      	str	r3, [r1, #4]
 80025fe:	e023      	b.n	8002648 <HAL_RCC_OscConfig+0x434>
 8002600:	4b42      	ldr	r3, [pc, #264]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002602:	68db      	ldr	r3, [r3, #12]
 8002604:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	061b      	lsls	r3, r3, #24
 800260e:	493f      	ldr	r1, [pc, #252]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002610:	4313      	orrs	r3, r2
 8002612:	60cb      	str	r3, [r1, #12]
 8002614:	e018      	b.n	8002648 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002616:	4b3d      	ldr	r3, [pc, #244]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a3c      	ldr	r2, [pc, #240]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 800261c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002622:	f7fe fd4b 	bl	80010bc <HAL_GetTick>
 8002626:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800262a:	f7fe fd47 	bl	80010bc <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e23d      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800263c:	4b33      	ldr	r3, [pc, #204]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002644:	2b00      	cmp	r3, #0
 8002646:	d1f0      	bne.n	800262a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	2b00      	cmp	r3, #0
 8002652:	d036      	beq.n	80026c2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d019      	beq.n	8002690 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800265c:	4b2b      	ldr	r3, [pc, #172]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 800265e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002660:	4a2a      	ldr	r2, [pc, #168]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002662:	f043 0301 	orr.w	r3, r3, #1
 8002666:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002668:	f7fe fd28 	bl	80010bc <HAL_GetTick>
 800266c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002670:	f7fe fd24 	bl	80010bc <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e21a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002682:	4b22      	ldr	r3, [pc, #136]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002684:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0x45c>
 800268e:	e018      	b.n	80026c2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002690:	4b1e      	ldr	r3, [pc, #120]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002694:	4a1d      	ldr	r2, [pc, #116]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 8002696:	f023 0301 	bic.w	r3, r3, #1
 800269a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7fe fd0e 	bl	80010bc <HAL_GetTick>
 80026a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026a4:	f7fe fd0a 	bl	80010bc <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e200      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80026b6:	4b15      	ldr	r3, [pc, #84]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80026b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0320 	and.w	r3, r3, #32
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d039      	beq.n	8002742 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d01c      	beq.n	8002710 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80026d6:	4b0d      	ldr	r3, [pc, #52]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a0c      	ldr	r2, [pc, #48]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80026dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026e0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80026e2:	f7fe fceb 	bl	80010bc <HAL_GetTick>
 80026e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026ea:	f7fe fce7 	bl	80010bc <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e1dd      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80026fc:	4b03      	ldr	r3, [pc, #12]	@ (800270c <HAL_RCC_OscConfig+0x4f8>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0f0      	beq.n	80026ea <HAL_RCC_OscConfig+0x4d6>
 8002708:	e01b      	b.n	8002742 <HAL_RCC_OscConfig+0x52e>
 800270a:	bf00      	nop
 800270c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002710:	4b9b      	ldr	r3, [pc, #620]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a9a      	ldr	r2, [pc, #616]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002716:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800271a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800271c:	f7fe fcce 	bl	80010bc <HAL_GetTick>
 8002720:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002724:	f7fe fcca 	bl	80010bc <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e1c0      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002736:	4b92      	ldr	r3, [pc, #584]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0304 	and.w	r3, r3, #4
 800274a:	2b00      	cmp	r3, #0
 800274c:	f000 8081 	beq.w	8002852 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002750:	4b8c      	ldr	r3, [pc, #560]	@ (8002984 <HAL_RCC_OscConfig+0x770>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a8b      	ldr	r2, [pc, #556]	@ (8002984 <HAL_RCC_OscConfig+0x770>)
 8002756:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800275a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800275c:	f7fe fcae 	bl	80010bc <HAL_GetTick>
 8002760:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002764:	f7fe fcaa 	bl	80010bc <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b64      	cmp	r3, #100	@ 0x64
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e1a0      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002776:	4b83      	ldr	r3, [pc, #524]	@ (8002984 <HAL_RCC_OscConfig+0x770>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800277e:	2b00      	cmp	r3, #0
 8002780:	d0f0      	beq.n	8002764 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d106      	bne.n	8002798 <HAL_RCC_OscConfig+0x584>
 800278a:	4b7d      	ldr	r3, [pc, #500]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800278c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800278e:	4a7c      	ldr	r2, [pc, #496]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6713      	str	r3, [r2, #112]	@ 0x70
 8002796:	e02d      	b.n	80027f4 <HAL_RCC_OscConfig+0x5e0>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d10c      	bne.n	80027ba <HAL_RCC_OscConfig+0x5a6>
 80027a0:	4b77      	ldr	r3, [pc, #476]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027a4:	4a76      	ldr	r2, [pc, #472]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027a6:	f023 0301 	bic.w	r3, r3, #1
 80027aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80027ac:	4b74      	ldr	r3, [pc, #464]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027b0:	4a73      	ldr	r2, [pc, #460]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027b2:	f023 0304 	bic.w	r3, r3, #4
 80027b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80027b8:	e01c      	b.n	80027f4 <HAL_RCC_OscConfig+0x5e0>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b05      	cmp	r3, #5
 80027c0:	d10c      	bne.n	80027dc <HAL_RCC_OscConfig+0x5c8>
 80027c2:	4b6f      	ldr	r3, [pc, #444]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027c6:	4a6e      	ldr	r2, [pc, #440]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027c8:	f043 0304 	orr.w	r3, r3, #4
 80027cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80027ce:	4b6c      	ldr	r3, [pc, #432]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027d2:	4a6b      	ldr	r2, [pc, #428]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80027da:	e00b      	b.n	80027f4 <HAL_RCC_OscConfig+0x5e0>
 80027dc:	4b68      	ldr	r3, [pc, #416]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027e0:	4a67      	ldr	r2, [pc, #412]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027e2:	f023 0301 	bic.w	r3, r3, #1
 80027e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80027e8:	4b65      	ldr	r3, [pc, #404]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80027ec:	4a64      	ldr	r2, [pc, #400]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80027ee:	f023 0304 	bic.w	r3, r3, #4
 80027f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d015      	beq.n	8002828 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027fc:	f7fe fc5e 	bl	80010bc <HAL_GetTick>
 8002800:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002802:	e00a      	b.n	800281a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002804:	f7fe fc5a 	bl	80010bc <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002812:	4293      	cmp	r3, r2
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e14e      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800281a:	4b59      	ldr	r3, [pc, #356]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800281c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d0ee      	beq.n	8002804 <HAL_RCC_OscConfig+0x5f0>
 8002826:	e014      	b.n	8002852 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002828:	f7fe fc48 	bl	80010bc <HAL_GetTick>
 800282c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800282e:	e00a      	b.n	8002846 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002830:	f7fe fc44 	bl	80010bc <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800283e:	4293      	cmp	r3, r2
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e138      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002846:	4b4e      	ldr	r3, [pc, #312]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1ee      	bne.n	8002830 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002856:	2b00      	cmp	r3, #0
 8002858:	f000 812d 	beq.w	8002ab6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800285c:	4b48      	ldr	r3, [pc, #288]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002864:	2b18      	cmp	r3, #24
 8002866:	f000 80bd 	beq.w	80029e4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286e:	2b02      	cmp	r3, #2
 8002870:	f040 809e 	bne.w	80029b0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002874:	4b42      	ldr	r3, [pc, #264]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a41      	ldr	r2, [pc, #260]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800287a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800287e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002880:	f7fe fc1c 	bl	80010bc <HAL_GetTick>
 8002884:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002888:	f7fe fc18 	bl	80010bc <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b02      	cmp	r3, #2
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e10e      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800289a:	4b39      	ldr	r3, [pc, #228]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d1f0      	bne.n	8002888 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028a6:	4b36      	ldr	r3, [pc, #216]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80028a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028aa:	4b37      	ldr	r3, [pc, #220]	@ (8002988 <HAL_RCC_OscConfig+0x774>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80028b6:	0112      	lsls	r2, r2, #4
 80028b8:	430a      	orrs	r2, r1
 80028ba:	4931      	ldr	r1, [pc, #196]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	628b      	str	r3, [r1, #40]	@ 0x28
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c4:	3b01      	subs	r3, #1
 80028c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028ce:	3b01      	subs	r3, #1
 80028d0:	025b      	lsls	r3, r3, #9
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	431a      	orrs	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028da:	3b01      	subs	r3, #1
 80028dc:	041b      	lsls	r3, r3, #16
 80028de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80028e2:	431a      	orrs	r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e8:	3b01      	subs	r3, #1
 80028ea:	061b      	lsls	r3, r3, #24
 80028ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80028f0:	4923      	ldr	r1, [pc, #140]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80028f6:	4b22      	ldr	r3, [pc, #136]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80028f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fa:	4a21      	ldr	r2, [pc, #132]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 80028fc:	f023 0301 	bic.w	r3, r3, #1
 8002900:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002902:	4b1f      	ldr	r3, [pc, #124]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002904:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002906:	4b21      	ldr	r3, [pc, #132]	@ (800298c <HAL_RCC_OscConfig+0x778>)
 8002908:	4013      	ands	r3, r2
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800290e:	00d2      	lsls	r2, r2, #3
 8002910:	491b      	ldr	r1, [pc, #108]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002912:	4313      	orrs	r3, r2
 8002914:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002916:	4b1a      	ldr	r3, [pc, #104]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002918:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800291a:	f023 020c 	bic.w	r2, r3, #12
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	4917      	ldr	r1, [pc, #92]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002924:	4313      	orrs	r3, r2
 8002926:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002928:	4b15      	ldr	r3, [pc, #84]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800292a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292c:	f023 0202 	bic.w	r2, r3, #2
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002934:	4912      	ldr	r1, [pc, #72]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002936:	4313      	orrs	r3, r2
 8002938:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800293a:	4b11      	ldr	r3, [pc, #68]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800293c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293e:	4a10      	ldr	r2, [pc, #64]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002944:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002946:	4b0e      	ldr	r3, [pc, #56]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294a:	4a0d      	ldr	r2, [pc, #52]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800294c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002950:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002952:	4b0b      	ldr	r3, [pc, #44]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002956:	4a0a      	ldr	r2, [pc, #40]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002958:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800295c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800295e:	4b08      	ldr	r3, [pc, #32]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002962:	4a07      	ldr	r2, [pc, #28]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800296a:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a04      	ldr	r2, [pc, #16]	@ (8002980 <HAL_RCC_OscConfig+0x76c>)
 8002970:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002976:	f7fe fba1 	bl	80010bc <HAL_GetTick>
 800297a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800297c:	e011      	b.n	80029a2 <HAL_RCC_OscConfig+0x78e>
 800297e:	bf00      	nop
 8002980:	58024400 	.word	0x58024400
 8002984:	58024800 	.word	0x58024800
 8002988:	fffffc0c 	.word	0xfffffc0c
 800298c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002990:	f7fe fb94 	bl	80010bc <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b02      	cmp	r3, #2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e08a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80029a2:	4b47      	ldr	r3, [pc, #284]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d0f0      	beq.n	8002990 <HAL_RCC_OscConfig+0x77c>
 80029ae:	e082      	b.n	8002ab6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029b0:	4b43      	ldr	r3, [pc, #268]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a42      	ldr	r2, [pc, #264]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 80029b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029bc:	f7fe fb7e 	bl	80010bc <HAL_GetTick>
 80029c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c4:	f7fe fb7a 	bl	80010bc <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e070      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80029d6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f0      	bne.n	80029c4 <HAL_RCC_OscConfig+0x7b0>
 80029e2:	e068      	b.n	8002ab6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80029e4:	4b36      	ldr	r3, [pc, #216]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 80029e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80029ea:	4b35      	ldr	r3, [pc, #212]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d031      	beq.n	8002a5c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	f003 0203 	and.w	r2, r3, #3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d12a      	bne.n	8002a5c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	091b      	lsrs	r3, r3, #4
 8002a0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d122      	bne.n	8002a5c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a20:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d11a      	bne.n	8002a5c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	0a5b      	lsrs	r3, r3, #9
 8002a2a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a32:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d111      	bne.n	8002a5c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	0c1b      	lsrs	r3, r3, #16
 8002a3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a44:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d108      	bne.n	8002a5c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	0e1b      	lsrs	r3, r3, #24
 8002a4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a56:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d001      	beq.n	8002a60 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e02b      	b.n	8002ab8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002a60:	4b17      	ldr	r3, [pc, #92]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 8002a62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a64:	08db      	lsrs	r3, r3, #3
 8002a66:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a6a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d01f      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002a76:	4b12      	ldr	r3, [pc, #72]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	4a11      	ldr	r2, [pc, #68]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 8002a7c:	f023 0301 	bic.w	r3, r3, #1
 8002a80:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a82:	f7fe fb1b 	bl	80010bc <HAL_GetTick>
 8002a86:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002a88:	bf00      	nop
 8002a8a:	f7fe fb17 	bl	80010bc <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d0f9      	beq.n	8002a8a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002a96:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 8002a98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac4 <HAL_RCC_OscConfig+0x8b0>)
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002aa2:	00d2      	lsls	r2, r2, #3
 8002aa4:	4906      	ldr	r1, [pc, #24]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002aaa:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 8002aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aae:	4a04      	ldr	r2, [pc, #16]	@ (8002ac0 <HAL_RCC_OscConfig+0x8ac>)
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3730      	adds	r7, #48	@ 0x30
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	58024400 	.word	0x58024400
 8002ac4:	ffff0007 	.word	0xffff0007

08002ac8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d101      	bne.n	8002adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e19c      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002adc:	4b8a      	ldr	r3, [pc, #552]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 030f 	and.w	r3, r3, #15
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d910      	bls.n	8002b0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aea:	4b87      	ldr	r3, [pc, #540]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f023 020f 	bic.w	r2, r3, #15
 8002af2:	4985      	ldr	r1, [pc, #532]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002afa:	4b83      	ldr	r3, [pc, #524]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 030f 	and.w	r3, r3, #15
 8002b02:	683a      	ldr	r2, [r7, #0]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d001      	beq.n	8002b0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e184      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d010      	beq.n	8002b3a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	691a      	ldr	r2, [r3, #16]
 8002b1c:	4b7b      	ldr	r3, [pc, #492]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d908      	bls.n	8002b3a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b28:	4b78      	ldr	r3, [pc, #480]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	4975      	ldr	r1, [pc, #468]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 0308 	and.w	r3, r3, #8
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d010      	beq.n	8002b68 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695a      	ldr	r2, [r3, #20]
 8002b4a:	4b70      	ldr	r3, [pc, #448]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d908      	bls.n	8002b68 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b56:	4b6d      	ldr	r3, [pc, #436]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b58:	69db      	ldr	r3, [r3, #28]
 8002b5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	496a      	ldr	r1, [pc, #424]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0310 	and.w	r3, r3, #16
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d010      	beq.n	8002b96 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	699a      	ldr	r2, [r3, #24]
 8002b78:	4b64      	ldr	r3, [pc, #400]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d908      	bls.n	8002b96 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002b84:	4b61      	ldr	r3, [pc, #388]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b86:	69db      	ldr	r3, [r3, #28]
 8002b88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	495e      	ldr	r1, [pc, #376]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0320 	and.w	r3, r3, #32
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d010      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69da      	ldr	r2, [r3, #28]
 8002ba6:	4b59      	ldr	r3, [pc, #356]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d908      	bls.n	8002bc4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002bb2:	4b56      	ldr	r3, [pc, #344]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	4953      	ldr	r1, [pc, #332]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0302 	and.w	r3, r3, #2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d010      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	4b4d      	ldr	r3, [pc, #308]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	f003 030f 	and.w	r3, r3, #15
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d908      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002be0:	4b4a      	ldr	r3, [pc, #296]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002be2:	699b      	ldr	r3, [r3, #24]
 8002be4:	f023 020f 	bic.w	r2, r3, #15
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68db      	ldr	r3, [r3, #12]
 8002bec:	4947      	ldr	r1, [pc, #284]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d055      	beq.n	8002caa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002bfe:	4b43      	ldr	r3, [pc, #268]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	4940      	ldr	r1, [pc, #256]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d107      	bne.n	8002c28 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c18:	4b3c      	ldr	r3, [pc, #240]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d121      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e0f6      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b03      	cmp	r3, #3
 8002c2e:	d107      	bne.n	8002c40 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c30:	4b36      	ldr	r3, [pc, #216]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d115      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e0ea      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d107      	bne.n	8002c58 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c48:	4b30      	ldr	r3, [pc, #192]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d109      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e0de      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c58:	4b2c      	ldr	r3, [pc, #176]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d101      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e0d6      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002c68:	4b28      	ldr	r3, [pc, #160]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	f023 0207 	bic.w	r2, r3, #7
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	4925      	ldr	r1, [pc, #148]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c7a:	f7fe fa1f 	bl	80010bc <HAL_GetTick>
 8002c7e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c80:	e00a      	b.n	8002c98 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c82:	f7fe fa1b 	bl	80010bc <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e0be      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c98:	4b1c      	ldr	r3, [pc, #112]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d1eb      	bne.n	8002c82 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d010      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68da      	ldr	r2, [r3, #12]
 8002cba:	4b14      	ldr	r3, [pc, #80]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d208      	bcs.n	8002cd8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cc6:	4b11      	ldr	r3, [pc, #68]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	f023 020f 	bic.w	r2, r3, #15
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	490e      	ldr	r1, [pc, #56]	@ (8002d0c <HAL_RCC_ClockConfig+0x244>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 030f 	and.w	r3, r3, #15
 8002ce0:	683a      	ldr	r2, [r7, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d214      	bcs.n	8002d10 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce6:	4b08      	ldr	r3, [pc, #32]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f023 020f 	bic.w	r2, r3, #15
 8002cee:	4906      	ldr	r1, [pc, #24]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf6:	4b04      	ldr	r3, [pc, #16]	@ (8002d08 <HAL_RCC_ClockConfig+0x240>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	683a      	ldr	r2, [r7, #0]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d005      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e086      	b.n	8002e16 <HAL_RCC_ClockConfig+0x34e>
 8002d08:	52002000 	.word	0x52002000
 8002d0c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d010      	beq.n	8002d3e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	691a      	ldr	r2, [r3, #16]
 8002d20:	4b3f      	ldr	r3, [pc, #252]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d208      	bcs.n	8002d3e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	4939      	ldr	r1, [pc, #228]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0308 	and.w	r3, r3, #8
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d010      	beq.n	8002d6c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	695a      	ldr	r2, [r3, #20]
 8002d4e:	4b34      	ldr	r3, [pc, #208]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d208      	bcs.n	8002d6c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d5a:	4b31      	ldr	r3, [pc, #196]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	492e      	ldr	r1, [pc, #184]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0310 	and.w	r3, r3, #16
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d010      	beq.n	8002d9a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699a      	ldr	r2, [r3, #24]
 8002d7c:	4b28      	ldr	r3, [pc, #160]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d208      	bcs.n	8002d9a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002d88:	4b25      	ldr	r3, [pc, #148]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	4922      	ldr	r1, [pc, #136]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f003 0320 	and.w	r3, r3, #32
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d010      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	69da      	ldr	r2, [r3, #28]
 8002daa:	4b1d      	ldr	r3, [pc, #116]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d208      	bcs.n	8002dc8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002db6:	4b1a      	ldr	r3, [pc, #104]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	4917      	ldr	r1, [pc, #92]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002dc8:	f000 f834 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	4b14      	ldr	r3, [pc, #80]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	0a1b      	lsrs	r3, r3, #8
 8002dd4:	f003 030f 	and.w	r3, r3, #15
 8002dd8:	4912      	ldr	r1, [pc, #72]	@ (8002e24 <HAL_RCC_ClockConfig+0x35c>)
 8002dda:	5ccb      	ldrb	r3, [r1, r3]
 8002ddc:	f003 031f 	and.w	r3, r3, #31
 8002de0:	fa22 f303 	lsr.w	r3, r2, r3
 8002de4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002de6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e20 <HAL_RCC_ClockConfig+0x358>)
 8002de8:	699b      	ldr	r3, [r3, #24]
 8002dea:	f003 030f 	and.w	r3, r3, #15
 8002dee:	4a0d      	ldr	r2, [pc, #52]	@ (8002e24 <HAL_RCC_ClockConfig+0x35c>)
 8002df0:	5cd3      	ldrb	r3, [r2, r3]
 8002df2:	f003 031f 	and.w	r3, r3, #31
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	fa22 f303 	lsr.w	r3, r2, r3
 8002dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8002e28 <HAL_RCC_ClockConfig+0x360>)
 8002dfe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e00:	4a0a      	ldr	r2, [pc, #40]	@ (8002e2c <HAL_RCC_ClockConfig+0x364>)
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002e06:	4b0a      	ldr	r3, [pc, #40]	@ (8002e30 <HAL_RCC_ClockConfig+0x368>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe f90c 	bl	8001028 <HAL_InitTick>
 8002e10:	4603      	mov	r3, r0
 8002e12:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3718      	adds	r7, #24
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	58024400 	.word	0x58024400
 8002e24:	08006670 	.word	0x08006670
 8002e28:	24000004 	.word	0x24000004
 8002e2c:	24000000 	.word	0x24000000
 8002e30:	24000008 	.word	0x24000008

08002e34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b089      	sub	sp, #36	@ 0x24
 8002e38:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e3a:	4bb3      	ldr	r3, [pc, #716]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e42:	2b18      	cmp	r3, #24
 8002e44:	f200 8155 	bhi.w	80030f2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002e48:	a201      	add	r2, pc, #4	@ (adr r2, 8002e50 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4e:	bf00      	nop
 8002e50:	08002eb5 	.word	0x08002eb5
 8002e54:	080030f3 	.word	0x080030f3
 8002e58:	080030f3 	.word	0x080030f3
 8002e5c:	080030f3 	.word	0x080030f3
 8002e60:	080030f3 	.word	0x080030f3
 8002e64:	080030f3 	.word	0x080030f3
 8002e68:	080030f3 	.word	0x080030f3
 8002e6c:	080030f3 	.word	0x080030f3
 8002e70:	08002edb 	.word	0x08002edb
 8002e74:	080030f3 	.word	0x080030f3
 8002e78:	080030f3 	.word	0x080030f3
 8002e7c:	080030f3 	.word	0x080030f3
 8002e80:	080030f3 	.word	0x080030f3
 8002e84:	080030f3 	.word	0x080030f3
 8002e88:	080030f3 	.word	0x080030f3
 8002e8c:	080030f3 	.word	0x080030f3
 8002e90:	08002ee1 	.word	0x08002ee1
 8002e94:	080030f3 	.word	0x080030f3
 8002e98:	080030f3 	.word	0x080030f3
 8002e9c:	080030f3 	.word	0x080030f3
 8002ea0:	080030f3 	.word	0x080030f3
 8002ea4:	080030f3 	.word	0x080030f3
 8002ea8:	080030f3 	.word	0x080030f3
 8002eac:	080030f3 	.word	0x080030f3
 8002eb0:	08002ee7 	.word	0x08002ee7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002eb4:	4b94      	ldr	r3, [pc, #592]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0320 	and.w	r3, r3, #32
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d009      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ec0:	4b91      	ldr	r3, [pc, #580]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	08db      	lsrs	r3, r3, #3
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	4a90      	ldr	r2, [pc, #576]	@ (800310c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ed0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002ed2:	e111      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002ed4:	4b8d      	ldr	r3, [pc, #564]	@ (800310c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002ed6:	61bb      	str	r3, [r7, #24]
      break;
 8002ed8:	e10e      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002eda:	4b8d      	ldr	r3, [pc, #564]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002edc:	61bb      	str	r3, [r7, #24]
      break;
 8002ede:	e10b      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002ee0:	4b8c      	ldr	r3, [pc, #560]	@ (8003114 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002ee2:	61bb      	str	r3, [r7, #24]
      break;
 8002ee4:	e108      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002ee6:	4b88      	ldr	r3, [pc, #544]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eea:	f003 0303 	and.w	r3, r3, #3
 8002eee:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002ef0:	4b85      	ldr	r3, [pc, #532]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	091b      	lsrs	r3, r3, #4
 8002ef6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002efa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002efc:	4b82      	ldr	r3, [pc, #520]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f00:	f003 0301 	and.w	r3, r3, #1
 8002f04:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002f06:	4b80      	ldr	r3, [pc, #512]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f0a:	08db      	lsrs	r3, r3, #3
 8002f0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	fb02 f303 	mul.w	r3, r2, r3
 8002f16:	ee07 3a90 	vmov	s15, r3
 8002f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f1e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	f000 80e1 	beq.w	80030ec <HAL_RCC_GetSysClockFreq+0x2b8>
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	f000 8083 	beq.w	8003038 <HAL_RCC_GetSysClockFreq+0x204>
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	f200 80a1 	bhi.w	800307c <HAL_RCC_GetSysClockFreq+0x248>
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d003      	beq.n	8002f48 <HAL_RCC_GetSysClockFreq+0x114>
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d056      	beq.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002f46:	e099      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f48:	4b6f      	ldr	r3, [pc, #444]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d02d      	beq.n	8002fb0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f54:	4b6c      	ldr	r3, [pc, #432]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	08db      	lsrs	r3, r3, #3
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	4a6b      	ldr	r2, [pc, #428]	@ (800310c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f60:	fa22 f303 	lsr.w	r3, r2, r3
 8002f64:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	ee07 3a90 	vmov	s15, r3
 8002f6c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	ee07 3a90 	vmov	s15, r3
 8002f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f7e:	4b62      	ldr	r3, [pc, #392]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f86:	ee07 3a90 	vmov	s15, r3
 8002f8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f92:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003118 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002faa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002fae:	e087      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	ee07 3a90 	vmov	s15, r3
 8002fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fba:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800311c <HAL_RCC_GetSysClockFreq+0x2e8>
 8002fbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fc2:	4b51      	ldr	r3, [pc, #324]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fca:	ee07 3a90 	vmov	s15, r3
 8002fce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fd6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003118 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fe2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fe6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002ff2:	e065      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	ee07 3a90 	vmov	s15, r3
 8002ffa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ffe:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003120 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003002:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003006:	4b40      	ldr	r3, [pc, #256]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800300e:	ee07 3a90 	vmov	s15, r3
 8003012:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003016:	ed97 6a02 	vldr	s12, [r7, #8]
 800301a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003118 <HAL_RCC_GetSysClockFreq+0x2e4>
 800301e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003022:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003026:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800302a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800302e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003032:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003036:	e043      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	ee07 3a90 	vmov	s15, r3
 800303e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003042:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003124 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003046:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800304a:	4b2f      	ldr	r3, [pc, #188]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003052:	ee07 3a90 	vmov	s15, r3
 8003056:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800305a:	ed97 6a02 	vldr	s12, [r7, #8]
 800305e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003118 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003062:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800306a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800306e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003072:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003076:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800307a:	e021      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	ee07 3a90 	vmov	s15, r3
 8003082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003086:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003120 <HAL_RCC_GetSysClockFreq+0x2ec>
 800308a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800308e:	4b1e      	ldr	r3, [pc, #120]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003092:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003096:	ee07 3a90 	vmov	s15, r3
 800309a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800309e:	ed97 6a02 	vldr	s12, [r7, #8]
 80030a2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003118 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80030b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80030be:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80030c0:	4b11      	ldr	r3, [pc, #68]	@ (8003108 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c4:	0a5b      	lsrs	r3, r3, #9
 80030c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030ca:	3301      	adds	r3, #1
 80030cc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	ee07 3a90 	vmov	s15, r3
 80030d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80030d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80030dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030e4:	ee17 3a90 	vmov	r3, s15
 80030e8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80030ea:	e005      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80030ec:	2300      	movs	r3, #0
 80030ee:	61bb      	str	r3, [r7, #24]
      break;
 80030f0:	e002      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80030f2:	4b07      	ldr	r3, [pc, #28]	@ (8003110 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80030f4:	61bb      	str	r3, [r7, #24]
      break;
 80030f6:	bf00      	nop
  }

  return sysclockfreq;
 80030f8:	69bb      	ldr	r3, [r7, #24]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3724      	adds	r7, #36	@ 0x24
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	58024400 	.word	0x58024400
 800310c:	03d09000 	.word	0x03d09000
 8003110:	003d0900 	.word	0x003d0900
 8003114:	007a1200 	.word	0x007a1200
 8003118:	46000000 	.word	0x46000000
 800311c:	4c742400 	.word	0x4c742400
 8003120:	4a742400 	.word	0x4a742400
 8003124:	4af42400 	.word	0x4af42400

08003128 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800312e:	f7ff fe81 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8003132:	4602      	mov	r2, r0
 8003134:	4b10      	ldr	r3, [pc, #64]	@ (8003178 <HAL_RCC_GetHCLKFreq+0x50>)
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	0a1b      	lsrs	r3, r3, #8
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	490f      	ldr	r1, [pc, #60]	@ (800317c <HAL_RCC_GetHCLKFreq+0x54>)
 8003140:	5ccb      	ldrb	r3, [r1, r3]
 8003142:	f003 031f 	and.w	r3, r3, #31
 8003146:	fa22 f303 	lsr.w	r3, r2, r3
 800314a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800314c:	4b0a      	ldr	r3, [pc, #40]	@ (8003178 <HAL_RCC_GetHCLKFreq+0x50>)
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	f003 030f 	and.w	r3, r3, #15
 8003154:	4a09      	ldr	r2, [pc, #36]	@ (800317c <HAL_RCC_GetHCLKFreq+0x54>)
 8003156:	5cd3      	ldrb	r3, [r2, r3]
 8003158:	f003 031f 	and.w	r3, r3, #31
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	fa22 f303 	lsr.w	r3, r2, r3
 8003162:	4a07      	ldr	r2, [pc, #28]	@ (8003180 <HAL_RCC_GetHCLKFreq+0x58>)
 8003164:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003166:	4a07      	ldr	r2, [pc, #28]	@ (8003184 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800316c:	4b04      	ldr	r3, [pc, #16]	@ (8003180 <HAL_RCC_GetHCLKFreq+0x58>)
 800316e:	681b      	ldr	r3, [r3, #0]
}
 8003170:	4618      	mov	r0, r3
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	58024400 	.word	0x58024400
 800317c:	08006670 	.word	0x08006670
 8003180:	24000004 	.word	0x24000004
 8003184:	24000000 	.word	0x24000000

08003188 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800318c:	f7ff ffcc 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 8003190:	4602      	mov	r2, r0
 8003192:	4b06      	ldr	r3, [pc, #24]	@ (80031ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	091b      	lsrs	r3, r3, #4
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	4904      	ldr	r1, [pc, #16]	@ (80031b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800319e:	5ccb      	ldrb	r3, [r1, r3]
 80031a0:	f003 031f 	and.w	r3, r3, #31
 80031a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	58024400 	.word	0x58024400
 80031b0:	08006670 	.word	0x08006670

080031b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80031b8:	f7ff ffb6 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 80031bc:	4602      	mov	r2, r0
 80031be:	4b06      	ldr	r3, [pc, #24]	@ (80031d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	0a1b      	lsrs	r3, r3, #8
 80031c4:	f003 0307 	and.w	r3, r3, #7
 80031c8:	4904      	ldr	r1, [pc, #16]	@ (80031dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80031ca:	5ccb      	ldrb	r3, [r1, r3]
 80031cc:	f003 031f 	and.w	r3, r3, #31
 80031d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	58024400 	.word	0x58024400
 80031dc:	08006670 	.word	0x08006670

080031e0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031e4:	b0ca      	sub	sp, #296	@ 0x128
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031ec:	2300      	movs	r3, #0
 80031ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031f2:	2300      	movs	r3, #0
 80031f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003200:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003204:	2500      	movs	r5, #0
 8003206:	ea54 0305 	orrs.w	r3, r4, r5
 800320a:	d049      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800320c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003210:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003212:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003216:	d02f      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003218:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800321c:	d828      	bhi.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800321e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003222:	d01a      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003224:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003228:	d822      	bhi.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800322e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003232:	d007      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003234:	e01c      	b.n	8003270 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003236:	4bb8      	ldr	r3, [pc, #736]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800323a:	4ab7      	ldr	r2, [pc, #732]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800323c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003240:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003242:	e01a      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003248:	3308      	adds	r3, #8
 800324a:	2102      	movs	r1, #2
 800324c:	4618      	mov	r0, r3
 800324e:	f001 fc8f 	bl	8004b70 <RCCEx_PLL2_Config>
 8003252:	4603      	mov	r3, r0
 8003254:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003258:	e00f      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800325a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800325e:	3328      	adds	r3, #40	@ 0x28
 8003260:	2102      	movs	r1, #2
 8003262:	4618      	mov	r0, r3
 8003264:	f001 fd36 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003268:	4603      	mov	r3, r0
 800326a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800326e:	e004      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003276:	e000      	b.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003278:	bf00      	nop
    }

    if (ret == HAL_OK)
 800327a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10a      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003282:	4ba5      	ldr	r3, [pc, #660]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003284:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003286:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800328a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800328e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003290:	4aa1      	ldr	r2, [pc, #644]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003292:	430b      	orrs	r3, r1
 8003294:	6513      	str	r3, [r2, #80]	@ 0x50
 8003296:	e003      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800329c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80032a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80032ac:	f04f 0900 	mov.w	r9, #0
 80032b0:	ea58 0309 	orrs.w	r3, r8, r9
 80032b4:	d047      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80032b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d82a      	bhi.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80032c0:	a201      	add	r2, pc, #4	@ (adr r2, 80032c8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80032c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c6:	bf00      	nop
 80032c8:	080032dd 	.word	0x080032dd
 80032cc:	080032eb 	.word	0x080032eb
 80032d0:	08003301 	.word	0x08003301
 80032d4:	0800331f 	.word	0x0800331f
 80032d8:	0800331f 	.word	0x0800331f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032dc:	4b8e      	ldr	r3, [pc, #568]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	4a8d      	ldr	r2, [pc, #564]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032e8:	e01a      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ee:	3308      	adds	r3, #8
 80032f0:	2100      	movs	r1, #0
 80032f2:	4618      	mov	r0, r3
 80032f4:	f001 fc3c 	bl	8004b70 <RCCEx_PLL2_Config>
 80032f8:	4603      	mov	r3, r0
 80032fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80032fe:	e00f      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003304:	3328      	adds	r3, #40	@ 0x28
 8003306:	2100      	movs	r1, #0
 8003308:	4618      	mov	r0, r3
 800330a:	f001 fce3 	bl	8004cd4 <RCCEx_PLL3_Config>
 800330e:	4603      	mov	r3, r0
 8003310:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003314:	e004      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800331c:	e000      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800331e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10a      	bne.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003328:	4b7b      	ldr	r3, [pc, #492]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800332a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800332c:	f023 0107 	bic.w	r1, r3, #7
 8003330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003336:	4a78      	ldr	r2, [pc, #480]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003338:	430b      	orrs	r3, r1
 800333a:	6513      	str	r3, [r2, #80]	@ 0x50
 800333c:	e003      	b.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800333e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003342:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800334a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003352:	f04f 0b00 	mov.w	fp, #0
 8003356:	ea5a 030b 	orrs.w	r3, sl, fp
 800335a:	d04c      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800335c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003366:	d030      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003368:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800336c:	d829      	bhi.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800336e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003370:	d02d      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003372:	2bc0      	cmp	r3, #192	@ 0xc0
 8003374:	d825      	bhi.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003376:	2b80      	cmp	r3, #128	@ 0x80
 8003378:	d018      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800337a:	2b80      	cmp	r3, #128	@ 0x80
 800337c:	d821      	bhi.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800337e:	2b00      	cmp	r3, #0
 8003380:	d002      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003382:	2b40      	cmp	r3, #64	@ 0x40
 8003384:	d007      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003386:	e01c      	b.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003388:	4b63      	ldr	r3, [pc, #396]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800338a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800338c:	4a62      	ldr	r2, [pc, #392]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800338e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003392:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003394:	e01c      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800339a:	3308      	adds	r3, #8
 800339c:	2100      	movs	r1, #0
 800339e:	4618      	mov	r0, r3
 80033a0:	f001 fbe6 	bl	8004b70 <RCCEx_PLL2_Config>
 80033a4:	4603      	mov	r3, r0
 80033a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80033aa:	e011      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80033ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b0:	3328      	adds	r3, #40	@ 0x28
 80033b2:	2100      	movs	r1, #0
 80033b4:	4618      	mov	r0, r3
 80033b6:	f001 fc8d 	bl	8004cd4 <RCCEx_PLL3_Config>
 80033ba:	4603      	mov	r3, r0
 80033bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80033c0:	e006      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033c8:	e002      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80033ca:	bf00      	nop
 80033cc:	e000      	b.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80033ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10a      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80033d8:	4b4f      	ldr	r3, [pc, #316]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033dc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80033e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e6:	4a4c      	ldr	r2, [pc, #304]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80033e8:	430b      	orrs	r3, r1
 80033ea:	6513      	str	r3, [r2, #80]	@ 0x50
 80033ec:	e003      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80033f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fe:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003402:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003406:	2300      	movs	r3, #0
 8003408:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800340c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003410:	460b      	mov	r3, r1
 8003412:	4313      	orrs	r3, r2
 8003414:	d053      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800341a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800341e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003422:	d035      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003424:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003428:	d82e      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800342a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800342e:	d031      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003430:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003434:	d828      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003436:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800343a:	d01a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800343c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003440:	d822      	bhi.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800344a:	d007      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800344c:	e01c      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800344e:	4b32      	ldr	r3, [pc, #200]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003452:	4a31      	ldr	r2, [pc, #196]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003458:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800345a:	e01c      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800345c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003460:	3308      	adds	r3, #8
 8003462:	2100      	movs	r1, #0
 8003464:	4618      	mov	r0, r3
 8003466:	f001 fb83 	bl	8004b70 <RCCEx_PLL2_Config>
 800346a:	4603      	mov	r3, r0
 800346c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003470:	e011      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003476:	3328      	adds	r3, #40	@ 0x28
 8003478:	2100      	movs	r1, #0
 800347a:	4618      	mov	r0, r3
 800347c:	f001 fc2a 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003486:	e006      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800348e:	e002      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003490:	bf00      	nop
 8003492:	e000      	b.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003494:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003496:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10b      	bne.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800349e:	4b1e      	ldr	r3, [pc, #120]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80034a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034aa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80034ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003518 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80034b4:	e003      	b.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80034be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80034ca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80034ce:	2300      	movs	r3, #0
 80034d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80034d4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80034d8:	460b      	mov	r3, r1
 80034da:	4313      	orrs	r3, r2
 80034dc:	d056      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80034de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80034e6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034ea:	d038      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80034ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80034f0:	d831      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034f2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034f6:	d034      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80034f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80034fc:	d82b      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80034fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003502:	d01d      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003504:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003508:	d825      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800350a:	2b00      	cmp	r3, #0
 800350c:	d006      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800350e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003512:	d00a      	beq.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003514:	e01f      	b.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003516:	bf00      	nop
 8003518:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800351c:	4ba2      	ldr	r3, [pc, #648]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800351e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003520:	4aa1      	ldr	r2, [pc, #644]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003522:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003526:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003528:	e01c      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800352a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352e:	3308      	adds	r3, #8
 8003530:	2100      	movs	r1, #0
 8003532:	4618      	mov	r0, r3
 8003534:	f001 fb1c 	bl	8004b70 <RCCEx_PLL2_Config>
 8003538:	4603      	mov	r3, r0
 800353a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800353e:	e011      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003544:	3328      	adds	r3, #40	@ 0x28
 8003546:	2100      	movs	r1, #0
 8003548:	4618      	mov	r0, r3
 800354a:	f001 fbc3 	bl	8004cd4 <RCCEx_PLL3_Config>
 800354e:	4603      	mov	r3, r0
 8003550:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003554:	e006      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800355c:	e002      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800355e:	bf00      	nop
 8003560:	e000      	b.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003562:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003564:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10b      	bne.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800356c:	4b8e      	ldr	r3, [pc, #568]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800356e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003570:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003578:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800357c:	4a8a      	ldr	r2, [pc, #552]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800357e:	430b      	orrs	r3, r1
 8003580:	6593      	str	r3, [r2, #88]	@ 0x58
 8003582:	e003      	b.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003588:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800358c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003594:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003598:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800359c:	2300      	movs	r3, #0
 800359e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80035a2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80035a6:	460b      	mov	r3, r1
 80035a8:	4313      	orrs	r3, r2
 80035aa:	d03a      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80035ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b2:	2b30      	cmp	r3, #48	@ 0x30
 80035b4:	d01f      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80035b6:	2b30      	cmp	r3, #48	@ 0x30
 80035b8:	d819      	bhi.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80035ba:	2b20      	cmp	r3, #32
 80035bc:	d00c      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80035be:	2b20      	cmp	r3, #32
 80035c0:	d815      	bhi.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d019      	beq.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80035c6:	2b10      	cmp	r3, #16
 80035c8:	d111      	bne.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035ca:	4b77      	ldr	r3, [pc, #476]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ce:	4a76      	ldr	r2, [pc, #472]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80035d6:	e011      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035dc:	3308      	adds	r3, #8
 80035de:	2102      	movs	r1, #2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f001 fac5 	bl	8004b70 <RCCEx_PLL2_Config>
 80035e6:	4603      	mov	r3, r0
 80035e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80035ec:	e006      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035f4:	e002      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80035f6:	bf00      	nop
 80035f8:	e000      	b.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80035fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003600:	2b00      	cmp	r3, #0
 8003602:	d10a      	bne.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003604:	4b68      	ldr	r3, [pc, #416]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003608:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800360c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003612:	4a65      	ldr	r2, [pc, #404]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003614:	430b      	orrs	r3, r1
 8003616:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003618:	e003      	b.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800361e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800362a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800362e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003632:	2300      	movs	r3, #0
 8003634:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003638:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800363c:	460b      	mov	r3, r1
 800363e:	4313      	orrs	r3, r2
 8003640:	d051      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003648:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800364c:	d035      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800364e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003652:	d82e      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003654:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003658:	d031      	beq.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800365a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800365e:	d828      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003664:	d01a      	beq.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003666:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800366a:	d822      	bhi.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800366c:	2b00      	cmp	r3, #0
 800366e:	d003      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003670:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003674:	d007      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003676:	e01c      	b.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003678:	4b4b      	ldr	r3, [pc, #300]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800367a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367c:	4a4a      	ldr	r2, [pc, #296]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800367e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003682:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003684:	e01c      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800368a:	3308      	adds	r3, #8
 800368c:	2100      	movs	r1, #0
 800368e:	4618      	mov	r0, r3
 8003690:	f001 fa6e 	bl	8004b70 <RCCEx_PLL2_Config>
 8003694:	4603      	mov	r3, r0
 8003696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800369a:	e011      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800369c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a0:	3328      	adds	r3, #40	@ 0x28
 80036a2:	2100      	movs	r1, #0
 80036a4:	4618      	mov	r0, r3
 80036a6:	f001 fb15 	bl	8004cd4 <RCCEx_PLL3_Config>
 80036aa:	4603      	mov	r3, r0
 80036ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80036b0:	e006      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036b8:	e002      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80036ba:	bf00      	nop
 80036bc:	e000      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80036be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d10a      	bne.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80036c8:	4b37      	ldr	r3, [pc, #220]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036cc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80036d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d6:	4a34      	ldr	r2, [pc, #208]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80036d8:	430b      	orrs	r3, r1
 80036da:	6513      	str	r3, [r2, #80]	@ 0x50
 80036dc:	e003      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80036e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ee:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80036f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80036f6:	2300      	movs	r3, #0
 80036f8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80036fc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003700:	460b      	mov	r3, r1
 8003702:	4313      	orrs	r3, r2
 8003704:	d056      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800370c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003710:	d033      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003712:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003716:	d82c      	bhi.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003718:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800371c:	d02f      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800371e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003722:	d826      	bhi.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003724:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003728:	d02b      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800372a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800372e:	d820      	bhi.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003730:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003734:	d012      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003736:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800373a:	d81a      	bhi.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800373c:	2b00      	cmp	r3, #0
 800373e:	d022      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003744:	d115      	bne.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800374a:	3308      	adds	r3, #8
 800374c:	2101      	movs	r1, #1
 800374e:	4618      	mov	r0, r3
 8003750:	f001 fa0e 	bl	8004b70 <RCCEx_PLL2_Config>
 8003754:	4603      	mov	r3, r0
 8003756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800375a:	e015      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800375c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003760:	3328      	adds	r3, #40	@ 0x28
 8003762:	2101      	movs	r1, #1
 8003764:	4618      	mov	r0, r3
 8003766:	f001 fab5 	bl	8004cd4 <RCCEx_PLL3_Config>
 800376a:	4603      	mov	r3, r0
 800376c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003770:	e00a      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003778:	e006      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800377a:	bf00      	nop
 800377c:	e004      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800377e:	bf00      	nop
 8003780:	e002      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003782:	bf00      	nop
 8003784:	e000      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003788:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800378c:	2b00      	cmp	r3, #0
 800378e:	d10d      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003790:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003794:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800379e:	4a02      	ldr	r2, [pc, #8]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a0:	430b      	orrs	r3, r1
 80037a2:	6513      	str	r3, [r2, #80]	@ 0x50
 80037a4:	e006      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80037a6:	bf00      	nop
 80037a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80037b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037bc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80037c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80037c4:	2300      	movs	r3, #0
 80037c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80037ca:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4313      	orrs	r3, r2
 80037d2:	d055      	beq.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80037d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80037dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037e0:	d033      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80037e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037e6:	d82c      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ec:	d02f      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80037ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037f2:	d826      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80037f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037f8:	d02b      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80037fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80037fe:	d820      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003800:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003804:	d012      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003806:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800380a:	d81a      	bhi.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800380c:	2b00      	cmp	r3, #0
 800380e:	d022      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003810:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003814:	d115      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381a:	3308      	adds	r3, #8
 800381c:	2101      	movs	r1, #1
 800381e:	4618      	mov	r0, r3
 8003820:	f001 f9a6 	bl	8004b70 <RCCEx_PLL2_Config>
 8003824:	4603      	mov	r3, r0
 8003826:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800382a:	e015      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800382c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003830:	3328      	adds	r3, #40	@ 0x28
 8003832:	2101      	movs	r1, #1
 8003834:	4618      	mov	r0, r3
 8003836:	f001 fa4d 	bl	8004cd4 <RCCEx_PLL3_Config>
 800383a:	4603      	mov	r3, r0
 800383c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003840:	e00a      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003848:	e006      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800384a:	bf00      	nop
 800384c:	e004      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800384e:	bf00      	nop
 8003850:	e002      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003852:	bf00      	nop
 8003854:	e000      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003856:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003858:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10b      	bne.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003860:	4ba3      	ldr	r3, [pc, #652]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003864:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003870:	4a9f      	ldr	r2, [pc, #636]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003872:	430b      	orrs	r3, r1
 8003874:	6593      	str	r3, [r2, #88]	@ 0x58
 8003876:	e003      	b.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003878:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800387c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003888:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800388c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003890:	2300      	movs	r3, #0
 8003892:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003896:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800389a:	460b      	mov	r3, r1
 800389c:	4313      	orrs	r3, r2
 800389e:	d037      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80038a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038aa:	d00e      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80038ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038b0:	d816      	bhi.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d018      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80038b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038ba:	d111      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038bc:	4b8c      	ldr	r3, [pc, #560]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038c0:	4a8b      	ldr	r2, [pc, #556]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80038c8:	e00f      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ce:	3308      	adds	r3, #8
 80038d0:	2101      	movs	r1, #1
 80038d2:	4618      	mov	r0, r3
 80038d4:	f001 f94c 	bl	8004b70 <RCCEx_PLL2_Config>
 80038d8:	4603      	mov	r3, r0
 80038da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80038de:	e004      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038e6:	e000      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80038e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80038f2:	4b7f      	ldr	r3, [pc, #508]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80038fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003900:	4a7b      	ldr	r2, [pc, #492]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003902:	430b      	orrs	r3, r1
 8003904:	6513      	str	r3, [r2, #80]	@ 0x50
 8003906:	e003      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003908:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800390c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003918:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800391c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003920:	2300      	movs	r3, #0
 8003922:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003926:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800392a:	460b      	mov	r3, r1
 800392c:	4313      	orrs	r3, r2
 800392e:	d039      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003934:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003936:	2b03      	cmp	r3, #3
 8003938:	d81c      	bhi.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800393a:	a201      	add	r2, pc, #4	@ (adr r2, 8003940 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800393c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003940:	0800397d 	.word	0x0800397d
 8003944:	08003951 	.word	0x08003951
 8003948:	0800395f 	.word	0x0800395f
 800394c:	0800397d 	.word	0x0800397d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003950:	4b67      	ldr	r3, [pc, #412]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003954:	4a66      	ldr	r2, [pc, #408]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003956:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800395a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800395c:	e00f      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	3308      	adds	r3, #8
 8003964:	2102      	movs	r1, #2
 8003966:	4618      	mov	r0, r3
 8003968:	f001 f902 	bl	8004b70 <RCCEx_PLL2_Config>
 800396c:	4603      	mov	r3, r0
 800396e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003972:	e004      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800397a:	e000      	b.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800397c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800397e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10a      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003986:	4b5a      	ldr	r3, [pc, #360]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800398a:	f023 0103 	bic.w	r1, r3, #3
 800398e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003992:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003994:	4a56      	ldr	r2, [pc, #344]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003996:	430b      	orrs	r3, r1
 8003998:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800399a:	e003      	b.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ac:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80039b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039b4:	2300      	movs	r3, #0
 80039b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80039ba:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80039be:	460b      	mov	r3, r1
 80039c0:	4313      	orrs	r3, r2
 80039c2:	f000 809f 	beq.w	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039c6:	4b4b      	ldr	r3, [pc, #300]	@ (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a4a      	ldr	r2, [pc, #296]	@ (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80039cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039d0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039d2:	f7fd fb73 	bl	80010bc <HAL_GetTick>
 80039d6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039da:	e00b      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039dc:	f7fd fb6e 	bl	80010bc <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b64      	cmp	r3, #100	@ 0x64
 80039ea:	d903      	bls.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039f2:	e005      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039f4:	4b3f      	ldr	r3, [pc, #252]	@ (8003af4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d0ed      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003a00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d179      	bne.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003a08:	4b39      	ldr	r3, [pc, #228]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a0a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a14:	4053      	eors	r3, r2
 8003a16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d015      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a1e:	4b34      	ldr	r3, [pc, #208]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a26:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a2a:	4b31      	ldr	r3, [pc, #196]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2e:	4a30      	ldr	r2, [pc, #192]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a34:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a36:	4b2e      	ldr	r3, [pc, #184]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a3a:	4a2d      	ldr	r2, [pc, #180]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a40:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003a42:	4a2b      	ldr	r2, [pc, #172]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a44:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a48:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a56:	d118      	bne.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fd fb30 	bl	80010bc <HAL_GetTick>
 8003a5c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a60:	e00d      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a62:	f7fd fb2b 	bl	80010bc <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a6c:	1ad2      	subs	r2, r2, r3
 8003a6e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d903      	bls.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003a7c:	e005      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0eb      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d129      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003a9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003aa2:	d10e      	bne.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003aa4:	4b12      	ldr	r3, [pc, #72]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ab4:	091a      	lsrs	r2, r3, #4
 8003ab6:	4b10      	ldr	r3, [pc, #64]	@ (8003af8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003ab8:	4013      	ands	r3, r2
 8003aba:	4a0d      	ldr	r2, [pc, #52]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003abc:	430b      	orrs	r3, r1
 8003abe:	6113      	str	r3, [r2, #16]
 8003ac0:	e005      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ac4:	691b      	ldr	r3, [r3, #16]
 8003ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ac8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003acc:	6113      	str	r3, [r2, #16]
 8003ace:	4b08      	ldr	r3, [pc, #32]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ad0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ade:	4a04      	ldr	r2, [pc, #16]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ae0:	430b      	orrs	r3, r1
 8003ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ae4:	e00e      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ae6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003aee:	e009      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003af0:	58024400 	.word	0x58024400
 8003af4:	58024800 	.word	0x58024800
 8003af8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0c:	f002 0301 	and.w	r3, r2, #1
 8003b10:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003b14:	2300      	movs	r3, #0
 8003b16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b1a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003b1e:	460b      	mov	r3, r1
 8003b20:	4313      	orrs	r3, r2
 8003b22:	f000 8089 	beq.w	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b2c:	2b28      	cmp	r3, #40	@ 0x28
 8003b2e:	d86b      	bhi.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003b30:	a201      	add	r2, pc, #4	@ (adr r2, 8003b38 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b36:	bf00      	nop
 8003b38:	08003c11 	.word	0x08003c11
 8003b3c:	08003c09 	.word	0x08003c09
 8003b40:	08003c09 	.word	0x08003c09
 8003b44:	08003c09 	.word	0x08003c09
 8003b48:	08003c09 	.word	0x08003c09
 8003b4c:	08003c09 	.word	0x08003c09
 8003b50:	08003c09 	.word	0x08003c09
 8003b54:	08003c09 	.word	0x08003c09
 8003b58:	08003bdd 	.word	0x08003bdd
 8003b5c:	08003c09 	.word	0x08003c09
 8003b60:	08003c09 	.word	0x08003c09
 8003b64:	08003c09 	.word	0x08003c09
 8003b68:	08003c09 	.word	0x08003c09
 8003b6c:	08003c09 	.word	0x08003c09
 8003b70:	08003c09 	.word	0x08003c09
 8003b74:	08003c09 	.word	0x08003c09
 8003b78:	08003bf3 	.word	0x08003bf3
 8003b7c:	08003c09 	.word	0x08003c09
 8003b80:	08003c09 	.word	0x08003c09
 8003b84:	08003c09 	.word	0x08003c09
 8003b88:	08003c09 	.word	0x08003c09
 8003b8c:	08003c09 	.word	0x08003c09
 8003b90:	08003c09 	.word	0x08003c09
 8003b94:	08003c09 	.word	0x08003c09
 8003b98:	08003c11 	.word	0x08003c11
 8003b9c:	08003c09 	.word	0x08003c09
 8003ba0:	08003c09 	.word	0x08003c09
 8003ba4:	08003c09 	.word	0x08003c09
 8003ba8:	08003c09 	.word	0x08003c09
 8003bac:	08003c09 	.word	0x08003c09
 8003bb0:	08003c09 	.word	0x08003c09
 8003bb4:	08003c09 	.word	0x08003c09
 8003bb8:	08003c11 	.word	0x08003c11
 8003bbc:	08003c09 	.word	0x08003c09
 8003bc0:	08003c09 	.word	0x08003c09
 8003bc4:	08003c09 	.word	0x08003c09
 8003bc8:	08003c09 	.word	0x08003c09
 8003bcc:	08003c09 	.word	0x08003c09
 8003bd0:	08003c09 	.word	0x08003c09
 8003bd4:	08003c09 	.word	0x08003c09
 8003bd8:	08003c11 	.word	0x08003c11
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be0:	3308      	adds	r3, #8
 8003be2:	2101      	movs	r1, #1
 8003be4:	4618      	mov	r0, r3
 8003be6:	f000 ffc3 	bl	8004b70 <RCCEx_PLL2_Config>
 8003bea:	4603      	mov	r3, r0
 8003bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003bf0:	e00f      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf6:	3328      	adds	r3, #40	@ 0x28
 8003bf8:	2101      	movs	r1, #1
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f001 f86a 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003c06:	e004      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c0e:	e000      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003c10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10a      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003c1a:	4bbf      	ldr	r3, [pc, #764]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c28:	4abb      	ldr	r2, [pc, #748]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c2a:	430b      	orrs	r3, r1
 8003c2c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003c2e:	e003      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c40:	f002 0302 	and.w	r3, r2, #2
 8003c44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003c4e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003c52:	460b      	mov	r3, r1
 8003c54:	4313      	orrs	r3, r2
 8003c56:	d041      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c5e:	2b05      	cmp	r3, #5
 8003c60:	d824      	bhi.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003c62:	a201      	add	r2, pc, #4	@ (adr r2, 8003c68 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c68:	08003cb5 	.word	0x08003cb5
 8003c6c:	08003c81 	.word	0x08003c81
 8003c70:	08003c97 	.word	0x08003c97
 8003c74:	08003cb5 	.word	0x08003cb5
 8003c78:	08003cb5 	.word	0x08003cb5
 8003c7c:	08003cb5 	.word	0x08003cb5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c84:	3308      	adds	r3, #8
 8003c86:	2101      	movs	r1, #1
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 ff71 	bl	8004b70 <RCCEx_PLL2_Config>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003c94:	e00f      	b.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9a:	3328      	adds	r3, #40	@ 0x28
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f001 f818 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003caa:	e004      	b.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cb2:	e000      	b.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003cb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10a      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003cbe:	4b96      	ldr	r3, [pc, #600]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc2:	f023 0107 	bic.w	r1, r3, #7
 8003cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ccc:	4a92      	ldr	r2, [pc, #584]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003cce:	430b      	orrs	r3, r1
 8003cd0:	6553      	str	r3, [r2, #84]	@ 0x54
 8003cd2:	e003      	b.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ce4:	f002 0304 	and.w	r3, r2, #4
 8003ce8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cec:	2300      	movs	r3, #0
 8003cee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cf2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	d044      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d04:	2b05      	cmp	r3, #5
 8003d06:	d825      	bhi.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003d08:	a201      	add	r2, pc, #4	@ (adr r2, 8003d10 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0e:	bf00      	nop
 8003d10:	08003d5d 	.word	0x08003d5d
 8003d14:	08003d29 	.word	0x08003d29
 8003d18:	08003d3f 	.word	0x08003d3f
 8003d1c:	08003d5d 	.word	0x08003d5d
 8003d20:	08003d5d 	.word	0x08003d5d
 8003d24:	08003d5d 	.word	0x08003d5d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2c:	3308      	adds	r3, #8
 8003d2e:	2101      	movs	r1, #1
 8003d30:	4618      	mov	r0, r3
 8003d32:	f000 ff1d 	bl	8004b70 <RCCEx_PLL2_Config>
 8003d36:	4603      	mov	r3, r0
 8003d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003d3c:	e00f      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d42:	3328      	adds	r3, #40	@ 0x28
 8003d44:	2101      	movs	r1, #1
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 ffc4 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003d52:	e004      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d5a:	e000      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10b      	bne.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d66:	4b6c      	ldr	r3, [pc, #432]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d6a:	f023 0107 	bic.w	r1, r3, #7
 8003d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d76:	4a68      	ldr	r2, [pc, #416]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d78:	430b      	orrs	r3, r1
 8003d7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d7c:	e003      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8e:	f002 0320 	and.w	r3, r2, #32
 8003d92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003d96:	2300      	movs	r3, #0
 8003d98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003d9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003da0:	460b      	mov	r3, r1
 8003da2:	4313      	orrs	r3, r2
 8003da4:	d055      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003db2:	d033      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003db8:	d82c      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dbe:	d02f      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc4:	d826      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003dc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003dca:	d02b      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003dcc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003dd0:	d820      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003dd2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dd6:	d012      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003dd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ddc:	d81a      	bhi.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d022      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003de2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003de6:	d115      	bne.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dec:	3308      	adds	r3, #8
 8003dee:	2100      	movs	r1, #0
 8003df0:	4618      	mov	r0, r3
 8003df2:	f000 febd 	bl	8004b70 <RCCEx_PLL2_Config>
 8003df6:	4603      	mov	r3, r0
 8003df8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003dfc:	e015      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e02:	3328      	adds	r3, #40	@ 0x28
 8003e04:	2102      	movs	r1, #2
 8003e06:	4618      	mov	r0, r3
 8003e08:	f000 ff64 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003e12:	e00a      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e1a:	e006      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e1c:	bf00      	nop
 8003e1e:	e004      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e20:	bf00      	nop
 8003e22:	e002      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e24:	bf00      	nop
 8003e26:	e000      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10b      	bne.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e32:	4b39      	ldr	r3, [pc, #228]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e36:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003e3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e42:	4a35      	ldr	r2, [pc, #212]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e44:	430b      	orrs	r3, r1
 8003e46:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e48:	e003      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e5a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003e5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003e62:	2300      	movs	r3, #0
 8003e64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003e68:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	d058      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e7a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e7e:	d033      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003e80:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e84:	d82c      	bhi.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e8a:	d02f      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003e8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e90:	d826      	bhi.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e96:	d02b      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003e98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e9c:	d820      	bhi.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003e9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ea2:	d012      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003ea4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ea8:	d81a      	bhi.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d022      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003eae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eb2:	d115      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb8:	3308      	adds	r3, #8
 8003eba:	2100      	movs	r1, #0
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 fe57 	bl	8004b70 <RCCEx_PLL2_Config>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003ec8:	e015      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ece:	3328      	adds	r3, #40	@ 0x28
 8003ed0:	2102      	movs	r1, #2
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fefe 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003ede:	e00a      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ee6:	e006      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ee8:	bf00      	nop
 8003eea:	e004      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003eec:	bf00      	nop
 8003eee:	e002      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ef0:	bf00      	nop
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003ef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10e      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003efe:	4b06      	ldr	r3, [pc, #24]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f02:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f0e:	4a02      	ldr	r2, [pc, #8]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f10:	430b      	orrs	r3, r1
 8003f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f14:	e006      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003f16:	bf00      	nop
 8003f18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003f30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f34:	2300      	movs	r3, #0
 8003f36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f3a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003f3e:	460b      	mov	r3, r1
 8003f40:	4313      	orrs	r3, r2
 8003f42:	d055      	beq.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f48:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003f4c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003f50:	d033      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003f52:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003f56:	d82c      	bhi.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f5c:	d02f      	beq.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003f5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f62:	d826      	bhi.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f64:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f68:	d02b      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003f6a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003f6e:	d820      	bhi.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f74:	d012      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003f76:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f7a:	d81a      	bhi.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d022      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003f80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f84:	d115      	bne.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8a:	3308      	adds	r3, #8
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f000 fdee 	bl	8004b70 <RCCEx_PLL2_Config>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003f9a:	e015      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa0:	3328      	adds	r3, #40	@ 0x28
 8003fa2:	2102      	movs	r1, #2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 fe95 	bl	8004cd4 <RCCEx_PLL3_Config>
 8003faa:	4603      	mov	r3, r0
 8003fac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003fb0:	e00a      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fb8:	e006      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003fba:	bf00      	nop
 8003fbc:	e004      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003fbe:	bf00      	nop
 8003fc0:	e002      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003fc2:	bf00      	nop
 8003fc4:	e000      	b.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003fc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003fd0:	4ba1      	ldr	r3, [pc, #644]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fdc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003fe0:	4a9d      	ldr	r2, [pc, #628]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003fe2:	430b      	orrs	r3, r1
 8003fe4:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fe6:	e003      	b.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fe8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff8:	f002 0308 	and.w	r3, r2, #8
 8003ffc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004000:	2300      	movs	r3, #0
 8004002:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004006:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800400a:	460b      	mov	r3, r1
 800400c:	4313      	orrs	r3, r2
 800400e:	d01e      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004010:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004014:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004018:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800401c:	d10c      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800401e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004022:	3328      	adds	r3, #40	@ 0x28
 8004024:	2102      	movs	r1, #2
 8004026:	4618      	mov	r0, r3
 8004028:	f000 fe54 	bl	8004cd4 <RCCEx_PLL3_Config>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004038:	4b87      	ldr	r3, [pc, #540]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800403a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004044:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004048:	4a83      	ldr	r2, [pc, #524]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800404a:	430b      	orrs	r3, r1
 800404c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800404e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004056:	f002 0310 	and.w	r3, r2, #16
 800405a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800405e:	2300      	movs	r3, #0
 8004060:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004064:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004068:	460b      	mov	r3, r1
 800406a:	4313      	orrs	r3, r2
 800406c:	d01e      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800406e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004072:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800407a:	d10c      	bne.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800407c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004080:	3328      	adds	r3, #40	@ 0x28
 8004082:	2102      	movs	r1, #2
 8004084:	4618      	mov	r0, r3
 8004086:	f000 fe25 	bl	8004cd4 <RCCEx_PLL3_Config>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d002      	beq.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004096:	4b70      	ldr	r3, [pc, #448]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800409e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040a6:	4a6c      	ldr	r2, [pc, #432]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040a8:	430b      	orrs	r3, r1
 80040aa:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80040ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80040b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040bc:	2300      	movs	r3, #0
 80040be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80040c2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80040c6:	460b      	mov	r3, r1
 80040c8:	4313      	orrs	r3, r2
 80040ca:	d03e      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80040cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80040d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040d8:	d022      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80040da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040de:	d81b      	bhi.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80040e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040e8:	d00b      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80040ea:	e015      	b.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f0:	3308      	adds	r3, #8
 80040f2:	2100      	movs	r1, #0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f000 fd3b 	bl	8004b70 <RCCEx_PLL2_Config>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004100:	e00f      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004102:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004106:	3328      	adds	r3, #40	@ 0x28
 8004108:	2102      	movs	r1, #2
 800410a:	4618      	mov	r0, r3
 800410c:	f000 fde2 	bl	8004cd4 <RCCEx_PLL3_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004116:	e004      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800411e:	e000      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004120:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004122:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10b      	bne.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800412a:	4b4b      	ldr	r3, [pc, #300]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800412c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800412e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004132:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004136:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800413a:	4a47      	ldr	r2, [pc, #284]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800413c:	430b      	orrs	r3, r1
 800413e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004140:	e003      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004146:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800414a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800414e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004152:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004156:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004158:	2300      	movs	r3, #0
 800415a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800415c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004160:	460b      	mov	r3, r1
 8004162:	4313      	orrs	r3, r2
 8004164:	d03b      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004172:	d01f      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004174:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004178:	d818      	bhi.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800417a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800417e:	d003      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004180:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004184:	d007      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004186:	e011      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004188:	4b33      	ldr	r3, [pc, #204]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800418a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800418c:	4a32      	ldr	r2, [pc, #200]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800418e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004192:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004194:	e00f      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419a:	3328      	adds	r3, #40	@ 0x28
 800419c:	2101      	movs	r1, #1
 800419e:	4618      	mov	r0, r3
 80041a0:	f000 fd98 	bl	8004cd4 <RCCEx_PLL3_Config>
 80041a4:	4603      	mov	r3, r0
 80041a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80041aa:	e004      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041b2:	e000      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80041b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10b      	bne.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041be:	4b26      	ldr	r3, [pc, #152]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80041c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ce:	4a22      	ldr	r2, [pc, #136]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80041d0:	430b      	orrs	r3, r1
 80041d2:	6553      	str	r3, [r2, #84]	@ 0x54
 80041d4:	e003      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80041de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80041ea:	673b      	str	r3, [r7, #112]	@ 0x70
 80041ec:	2300      	movs	r3, #0
 80041ee:	677b      	str	r3, [r7, #116]	@ 0x74
 80041f0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80041f4:	460b      	mov	r3, r1
 80041f6:	4313      	orrs	r3, r2
 80041f8:	d034      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80041fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004200:	2b00      	cmp	r3, #0
 8004202:	d003      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004208:	d007      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800420a:	e011      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800420c:	4b12      	ldr	r3, [pc, #72]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800420e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004210:	4a11      	ldr	r2, [pc, #68]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004216:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004218:	e00e      	b.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800421a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421e:	3308      	adds	r3, #8
 8004220:	2102      	movs	r1, #2
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fca4 	bl	8004b70 <RCCEx_PLL2_Config>
 8004228:	4603      	mov	r3, r0
 800422a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800422e:	e003      	b.n	8004238 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004236:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004238:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10d      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004240:	4b05      	ldr	r3, [pc, #20]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004244:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800424c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800424e:	4a02      	ldr	r2, [pc, #8]	@ (8004258 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004250:	430b      	orrs	r3, r1
 8004252:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004254:	e006      	b.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004256:	bf00      	nop
 8004258:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800425c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004260:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004270:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004272:	2300      	movs	r3, #0
 8004274:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004276:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800427a:	460b      	mov	r3, r1
 800427c:	4313      	orrs	r3, r2
 800427e:	d00c      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004284:	3328      	adds	r3, #40	@ 0x28
 8004286:	2102      	movs	r1, #2
 8004288:	4618      	mov	r0, r3
 800428a:	f000 fd23 	bl	8004cd4 <RCCEx_PLL3_Config>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d002      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800429a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800429e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80042a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80042a8:	2300      	movs	r3, #0
 80042aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80042ac:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80042b0:	460b      	mov	r3, r1
 80042b2:	4313      	orrs	r3, r2
 80042b4:	d038      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80042b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042c2:	d018      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80042c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042c8:	d811      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80042ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042ce:	d014      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80042d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042d4:	d80b      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d011      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80042da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042de:	d106      	bne.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042e0:	4bc3      	ldr	r3, [pc, #780]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e4:	4ac2      	ldr	r2, [pc, #776]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80042ec:	e008      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042f4:	e004      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042f6:	bf00      	nop
 80042f8:	e002      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042fa:	bf00      	nop
 80042fc:	e000      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80042fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004300:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004304:	2b00      	cmp	r3, #0
 8004306:	d10b      	bne.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004308:	4bb9      	ldr	r3, [pc, #740]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800430a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800430c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004314:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004318:	4ab5      	ldr	r2, [pc, #724]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800431a:	430b      	orrs	r3, r1
 800431c:	6553      	str	r3, [r2, #84]	@ 0x54
 800431e:	e003      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004324:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004330:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004334:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004336:	2300      	movs	r3, #0
 8004338:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800433a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800433e:	460b      	mov	r3, r1
 8004340:	4313      	orrs	r3, r2
 8004342:	d009      	beq.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004344:	4baa      	ldr	r3, [pc, #680]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004348:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800434c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004350:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004352:	4aa7      	ldr	r2, [pc, #668]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004354:	430b      	orrs	r3, r1
 8004356:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004360:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004364:	653b      	str	r3, [r7, #80]	@ 0x50
 8004366:	2300      	movs	r3, #0
 8004368:	657b      	str	r3, [r7, #84]	@ 0x54
 800436a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800436e:	460b      	mov	r3, r1
 8004370:	4313      	orrs	r3, r2
 8004372:	d00a      	beq.n	800438a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004374:	4b9e      	ldr	r3, [pc, #632]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004380:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004384:	4a9a      	ldr	r2, [pc, #616]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004386:	430b      	orrs	r3, r1
 8004388:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800438a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004392:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004396:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004398:	2300      	movs	r3, #0
 800439a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800439c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80043a0:	460b      	mov	r3, r1
 80043a2:	4313      	orrs	r3, r2
 80043a4:	d009      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80043a6:	4b92      	ldr	r3, [pc, #584]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043aa:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80043ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043b4:	4a8e      	ldr	r2, [pc, #568]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043b6:	430b      	orrs	r3, r1
 80043b8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80043ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80043c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80043c8:	2300      	movs	r3, #0
 80043ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80043cc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80043d0:	460b      	mov	r3, r1
 80043d2:	4313      	orrs	r3, r2
 80043d4:	d00e      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043d6:	4b86      	ldr	r3, [pc, #536]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	4a85      	ldr	r2, [pc, #532]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043dc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80043e0:	6113      	str	r3, [r2, #16]
 80043e2:	4b83      	ldr	r3, [pc, #524]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043e4:	6919      	ldr	r1, [r3, #16]
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80043ee:	4a80      	ldr	r2, [pc, #512]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80043f0:	430b      	orrs	r3, r1
 80043f2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80043f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004400:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004402:	2300      	movs	r3, #0
 8004404:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004406:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800440a:	460b      	mov	r3, r1
 800440c:	4313      	orrs	r3, r2
 800440e:	d009      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004410:	4b77      	ldr	r3, [pc, #476]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004414:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800441e:	4a74      	ldr	r2, [pc, #464]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004420:	430b      	orrs	r3, r1
 8004422:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004424:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004430:	633b      	str	r3, [r7, #48]	@ 0x30
 8004432:	2300      	movs	r3, #0
 8004434:	637b      	str	r3, [r7, #52]	@ 0x34
 8004436:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800443a:	460b      	mov	r3, r1
 800443c:	4313      	orrs	r3, r2
 800443e:	d00a      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004440:	4b6b      	ldr	r3, [pc, #428]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004444:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004450:	4a67      	ldr	r2, [pc, #412]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004452:	430b      	orrs	r3, r1
 8004454:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445e:	2100      	movs	r1, #0
 8004460:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004462:	f003 0301 	and.w	r3, r3, #1
 8004466:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004468:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800446c:	460b      	mov	r3, r1
 800446e:	4313      	orrs	r3, r2
 8004470:	d011      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004476:	3308      	adds	r3, #8
 8004478:	2100      	movs	r1, #0
 800447a:	4618      	mov	r0, r3
 800447c:	f000 fb78 	bl	8004b70 <RCCEx_PLL2_Config>
 8004480:	4603      	mov	r3, r0
 8004482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004486:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800448e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004492:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449e:	2100      	movs	r1, #0
 80044a0:	6239      	str	r1, [r7, #32]
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80044a8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80044ac:	460b      	mov	r3, r1
 80044ae:	4313      	orrs	r3, r2
 80044b0:	d011      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80044b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b6:	3308      	adds	r3, #8
 80044b8:	2101      	movs	r1, #1
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fb58 	bl	8004b70 <RCCEx_PLL2_Config>
 80044c0:	4603      	mov	r3, r0
 80044c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80044c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d003      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044de:	2100      	movs	r1, #0
 80044e0:	61b9      	str	r1, [r7, #24]
 80044e2:	f003 0304 	and.w	r3, r3, #4
 80044e6:	61fb      	str	r3, [r7, #28]
 80044e8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80044ec:	460b      	mov	r3, r1
 80044ee:	4313      	orrs	r3, r2
 80044f0:	d011      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	3308      	adds	r3, #8
 80044f8:	2102      	movs	r1, #2
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fb38 	bl	8004b70 <RCCEx_PLL2_Config>
 8004500:	4603      	mov	r3, r0
 8004502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004506:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800450a:	2b00      	cmp	r3, #0
 800450c:	d003      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004512:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800451e:	2100      	movs	r1, #0
 8004520:	6139      	str	r1, [r7, #16]
 8004522:	f003 0308 	and.w	r3, r3, #8
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800452c:	460b      	mov	r3, r1
 800452e:	4313      	orrs	r3, r2
 8004530:	d011      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004536:	3328      	adds	r3, #40	@ 0x28
 8004538:	2100      	movs	r1, #0
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fbca 	bl	8004cd4 <RCCEx_PLL3_Config>
 8004540:	4603      	mov	r3, r0
 8004542:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004546:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800454e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004552:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800455e:	2100      	movs	r1, #0
 8004560:	60b9      	str	r1, [r7, #8]
 8004562:	f003 0310 	and.w	r3, r3, #16
 8004566:	60fb      	str	r3, [r7, #12]
 8004568:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800456c:	460b      	mov	r3, r1
 800456e:	4313      	orrs	r3, r2
 8004570:	d011      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004576:	3328      	adds	r3, #40	@ 0x28
 8004578:	2101      	movs	r1, #1
 800457a:	4618      	mov	r0, r3
 800457c:	f000 fbaa 	bl	8004cd4 <RCCEx_PLL3_Config>
 8004580:	4603      	mov	r3, r0
 8004582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004586:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004592:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459e:	2100      	movs	r1, #0
 80045a0:	6039      	str	r1, [r7, #0]
 80045a2:	f003 0320 	and.w	r3, r3, #32
 80045a6:	607b      	str	r3, [r7, #4]
 80045a8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80045ac:	460b      	mov	r3, r1
 80045ae:	4313      	orrs	r3, r2
 80045b0:	d011      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80045b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b6:	3328      	adds	r3, #40	@ 0x28
 80045b8:	2102      	movs	r1, #2
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 fb8a 	bl	8004cd4 <RCCEx_PLL3_Config>
 80045c0:	4603      	mov	r3, r0
 80045c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80045c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80045d6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80045de:	2300      	movs	r3, #0
 80045e0:	e000      	b.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80045ea:	46bd      	mov	sp, r7
 80045ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045f0:	58024400 	.word	0x58024400

080045f4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80045f8:	f7fe fd96 	bl	8003128 <HAL_RCC_GetHCLKFreq>
 80045fc:	4602      	mov	r2, r0
 80045fe:	4b06      	ldr	r3, [pc, #24]	@ (8004618 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	091b      	lsrs	r3, r3, #4
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	4904      	ldr	r1, [pc, #16]	@ (800461c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800460a:	5ccb      	ldrb	r3, [r1, r3]
 800460c:	f003 031f 	and.w	r3, r3, #31
 8004610:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004614:	4618      	mov	r0, r3
 8004616:	bd80      	pop	{r7, pc}
 8004618:	58024400 	.word	0x58024400
 800461c:	08006670 	.word	0x08006670

08004620 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004620:	b480      	push	{r7}
 8004622:	b089      	sub	sp, #36	@ 0x24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004628:	4ba1      	ldr	r3, [pc, #644]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800462a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462c:	f003 0303 	and.w	r3, r3, #3
 8004630:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004632:	4b9f      	ldr	r3, [pc, #636]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	0b1b      	lsrs	r3, r3, #12
 8004638:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800463c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800463e:	4b9c      	ldr	r3, [pc, #624]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004642:	091b      	lsrs	r3, r3, #4
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800464a:	4b99      	ldr	r3, [pc, #612]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800464c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464e:	08db      	lsrs	r3, r3, #3
 8004650:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	fb02 f303 	mul.w	r3, r2, r3
 800465a:	ee07 3a90 	vmov	s15, r3
 800465e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004662:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 8111 	beq.w	8004890 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	2b02      	cmp	r3, #2
 8004672:	f000 8083 	beq.w	800477c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	2b02      	cmp	r3, #2
 800467a:	f200 80a1 	bhi.w	80047c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d003      	beq.n	800468c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d056      	beq.n	8004738 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800468a:	e099      	b.n	80047c0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800468c:	4b88      	ldr	r3, [pc, #544]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f003 0320 	and.w	r3, r3, #32
 8004694:	2b00      	cmp	r3, #0
 8004696:	d02d      	beq.n	80046f4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004698:	4b85      	ldr	r3, [pc, #532]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	08db      	lsrs	r3, r3, #3
 800469e:	f003 0303 	and.w	r3, r3, #3
 80046a2:	4a84      	ldr	r2, [pc, #528]	@ (80048b4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80046a4:	fa22 f303 	lsr.w	r3, r2, r3
 80046a8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	ee07 3a90 	vmov	s15, r3
 80046b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	ee07 3a90 	vmov	s15, r3
 80046ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046c2:	4b7b      	ldr	r3, [pc, #492]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ca:	ee07 3a90 	vmov	s15, r3
 80046ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80046d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80048b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80046f2:	e087      	b.n	8004804 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	ee07 3a90 	vmov	s15, r3
 80046fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80048bc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004706:	4b6a      	ldr	r3, [pc, #424]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800470e:	ee07 3a90 	vmov	s15, r3
 8004712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004716:	ed97 6a03 	vldr	s12, [r7, #12]
 800471a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80048b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800471e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004722:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004726:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800472a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800472e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004732:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004736:	e065      	b.n	8004804 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	ee07 3a90 	vmov	s15, r3
 800473e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004742:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80048c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800474a:	4b59      	ldr	r3, [pc, #356]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800474c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800474e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004752:	ee07 3a90 	vmov	s15, r3
 8004756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800475a:	ed97 6a03 	vldr	s12, [r7, #12]
 800475e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80048b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800476a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800476e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004776:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800477a:	e043      	b.n	8004804 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	ee07 3a90 	vmov	s15, r3
 8004782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004786:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80048c4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800478a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800478e:	4b48      	ldr	r3, [pc, #288]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004796:	ee07 3a90 	vmov	s15, r3
 800479a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800479e:	ed97 6a03 	vldr	s12, [r7, #12]
 80047a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80048b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80047be:	e021      	b.n	8004804 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	ee07 3a90 	vmov	s15, r3
 80047c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80048c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80047ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047d2:	4b37      	ldr	r3, [pc, #220]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047da:	ee07 3a90 	vmov	s15, r3
 80047de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80047e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80048b8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004802:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004804:	4b2a      	ldr	r3, [pc, #168]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004808:	0a5b      	lsrs	r3, r3, #9
 800480a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800480e:	ee07 3a90 	vmov	s15, r3
 8004812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004816:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800481a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800481e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004822:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800482a:	ee17 2a90 	vmov	r2, s15
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004832:	4b1f      	ldr	r3, [pc, #124]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	0c1b      	lsrs	r3, r3, #16
 8004838:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800483c:	ee07 3a90 	vmov	s15, r3
 8004840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004844:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004848:	ee37 7a87 	vadd.f32	s14, s15, s14
 800484c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004850:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004854:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004858:	ee17 2a90 	vmov	r2, s15
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004860:	4b13      	ldr	r3, [pc, #76]	@ (80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004864:	0e1b      	lsrs	r3, r3, #24
 8004866:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800486a:	ee07 3a90 	vmov	s15, r3
 800486e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004872:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004876:	ee37 7a87 	vadd.f32	s14, s15, s14
 800487a:	edd7 6a07 	vldr	s13, [r7, #28]
 800487e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004882:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004886:	ee17 2a90 	vmov	r2, s15
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800488e:	e008      	b.n	80048a2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	609a      	str	r2, [r3, #8]
}
 80048a2:	bf00      	nop
 80048a4:	3724      	adds	r7, #36	@ 0x24
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	58024400 	.word	0x58024400
 80048b4:	03d09000 	.word	0x03d09000
 80048b8:	46000000 	.word	0x46000000
 80048bc:	4c742400 	.word	0x4c742400
 80048c0:	4a742400 	.word	0x4a742400
 80048c4:	4af42400 	.word	0x4af42400

080048c8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b089      	sub	sp, #36	@ 0x24
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80048d0:	4ba1      	ldr	r3, [pc, #644]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d4:	f003 0303 	and.w	r3, r3, #3
 80048d8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80048da:	4b9f      	ldr	r3, [pc, #636]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048de:	0d1b      	lsrs	r3, r3, #20
 80048e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048e4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80048e6:	4b9c      	ldr	r3, [pc, #624]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ea:	0a1b      	lsrs	r3, r3, #8
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80048f2:	4b99      	ldr	r3, [pc, #612]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048f6:	08db      	lsrs	r3, r3, #3
 80048f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048fc:	693a      	ldr	r2, [r7, #16]
 80048fe:	fb02 f303 	mul.w	r3, r2, r3
 8004902:	ee07 3a90 	vmov	s15, r3
 8004906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800490a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 8111 	beq.w	8004b38 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2b02      	cmp	r3, #2
 800491a:	f000 8083 	beq.w	8004a24 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	2b02      	cmp	r3, #2
 8004922:	f200 80a1 	bhi.w	8004a68 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800492c:	69bb      	ldr	r3, [r7, #24]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d056      	beq.n	80049e0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004932:	e099      	b.n	8004a68 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004934:	4b88      	ldr	r3, [pc, #544]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0320 	and.w	r3, r3, #32
 800493c:	2b00      	cmp	r3, #0
 800493e:	d02d      	beq.n	800499c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004940:	4b85      	ldr	r3, [pc, #532]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	08db      	lsrs	r3, r3, #3
 8004946:	f003 0303 	and.w	r3, r3, #3
 800494a:	4a84      	ldr	r2, [pc, #528]	@ (8004b5c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800494c:	fa22 f303 	lsr.w	r3, r2, r3
 8004950:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	ee07 3a90 	vmov	s15, r3
 8004958:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	ee07 3a90 	vmov	s15, r3
 8004962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800496a:	4b7b      	ldr	r3, [pc, #492]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800496c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004972:	ee07 3a90 	vmov	s15, r3
 8004976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800497a:	ed97 6a03 	vldr	s12, [r7, #12]
 800497e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800498a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800498e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004996:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800499a:	e087      	b.n	8004aac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	ee07 3a90 	vmov	s15, r3
 80049a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004b64 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80049aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049b6:	ee07 3a90 	vmov	s15, r3
 80049ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049be:	ed97 6a03 	vldr	s12, [r7, #12]
 80049c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049de:	e065      	b.n	8004aac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	ee07 3a90 	vmov	s15, r3
 80049e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004b68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80049ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049f2:	4b59      	ldr	r3, [pc, #356]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049fa:	ee07 3a90 	vmov	s15, r3
 80049fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a06:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a22:	e043      	b.n	8004aac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	ee07 3a90 	vmov	s15, r3
 8004a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a2e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004b6c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a36:	4b48      	ldr	r3, [pc, #288]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a3e:	ee07 3a90 	vmov	s15, r3
 8004a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a4a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a66:	e021      	b.n	8004aac <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	ee07 3a90 	vmov	s15, r3
 8004a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a72:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004b68 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a7a:	4b37      	ldr	r3, [pc, #220]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a82:	ee07 3a90 	vmov	s15, r3
 8004a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a8e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004b60 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004aaa:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004aac:	4b2a      	ldr	r3, [pc, #168]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab0:	0a5b      	lsrs	r3, r3, #9
 8004ab2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ab6:	ee07 3a90 	vmov	s15, r3
 8004aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004abe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004ac2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ac6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ace:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ad2:	ee17 2a90 	vmov	r2, s15
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004ada:	4b1f      	ldr	r3, [pc, #124]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	0c1b      	lsrs	r3, r3, #16
 8004ae0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ae4:	ee07 3a90 	vmov	s15, r3
 8004ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004af0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004af4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004afc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b00:	ee17 2a90 	vmov	r2, s15
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004b08:	4b13      	ldr	r3, [pc, #76]	@ (8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b0c:	0e1b      	lsrs	r3, r3, #24
 8004b0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b12:	ee07 3a90 	vmov	s15, r3
 8004b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b22:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b2e:	ee17 2a90 	vmov	r2, s15
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004b36:	e008      	b.n	8004b4a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	609a      	str	r2, [r3, #8]
}
 8004b4a:	bf00      	nop
 8004b4c:	3724      	adds	r7, #36	@ 0x24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	58024400 	.word	0x58024400
 8004b5c:	03d09000 	.word	0x03d09000
 8004b60:	46000000 	.word	0x46000000
 8004b64:	4c742400 	.word	0x4c742400
 8004b68:	4a742400 	.word	0x4a742400
 8004b6c:	4af42400 	.word	0x4af42400

08004b70 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b7e:	4b53      	ldr	r3, [pc, #332]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b82:	f003 0303 	and.w	r3, r3, #3
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	d101      	bne.n	8004b8e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e099      	b.n	8004cc2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b8e:	4b4f      	ldr	r3, [pc, #316]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a4e      	ldr	r2, [pc, #312]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004b94:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b9a:	f7fc fa8f 	bl	80010bc <HAL_GetTick>
 8004b9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ba0:	e008      	b.n	8004bb4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ba2:	f7fc fa8b 	bl	80010bc <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d901      	bls.n	8004bb4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e086      	b.n	8004cc2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004bb4:	4b45      	ldr	r3, [pc, #276]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1f0      	bne.n	8004ba2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004bc0:	4b42      	ldr	r3, [pc, #264]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	031b      	lsls	r3, r3, #12
 8004bce:	493f      	ldr	r1, [pc, #252]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	3b01      	subs	r3, #1
 8004be4:	025b      	lsls	r3, r3, #9
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	041b      	lsls	r3, r3, #16
 8004bf2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	061b      	lsls	r3, r3, #24
 8004c00:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c04:	4931      	ldr	r1, [pc, #196]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004c0a:	4b30      	ldr	r3, [pc, #192]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	695b      	ldr	r3, [r3, #20]
 8004c16:	492d      	ldr	r1, [pc, #180]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c1c:	4b2b      	ldr	r3, [pc, #172]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c20:	f023 0220 	bic.w	r2, r3, #32
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	4928      	ldr	r1, [pc, #160]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c2e:	4b27      	ldr	r3, [pc, #156]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c32:	4a26      	ldr	r2, [pc, #152]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c34:	f023 0310 	bic.w	r3, r3, #16
 8004c38:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c3a:	4b24      	ldr	r3, [pc, #144]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c3e:	4b24      	ldr	r3, [pc, #144]	@ (8004cd0 <RCCEx_PLL2_Config+0x160>)
 8004c40:	4013      	ands	r3, r2
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	69d2      	ldr	r2, [r2, #28]
 8004c46:	00d2      	lsls	r2, r2, #3
 8004c48:	4920      	ldr	r1, [pc, #128]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c52:	4a1e      	ldr	r2, [pc, #120]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c54:	f043 0310 	orr.w	r3, r3, #16
 8004c58:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d106      	bne.n	8004c6e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c60:	4b1a      	ldr	r3, [pc, #104]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c64:	4a19      	ldr	r2, [pc, #100]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c66:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c6c:	e00f      	b.n	8004c8e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d106      	bne.n	8004c82 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c74:	4b15      	ldr	r3, [pc, #84]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c78:	4a14      	ldr	r2, [pc, #80]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c7e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c80:	e005      	b.n	8004c8e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c82:	4b12      	ldr	r3, [pc, #72]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c86:	4a11      	ldr	r2, [pc, #68]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a0e      	ldr	r2, [pc, #56]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004c94:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c9a:	f7fc fa0f 	bl	80010bc <HAL_GetTick>
 8004c9e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ca0:	e008      	b.n	8004cb4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ca2:	f7fc fa0b 	bl	80010bc <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d901      	bls.n	8004cb4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e006      	b.n	8004cc2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004cb4:	4b05      	ldr	r3, [pc, #20]	@ (8004ccc <RCCEx_PLL2_Config+0x15c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d0f0      	beq.n	8004ca2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	58024400 	.word	0x58024400
 8004cd0:	ffff0007 	.word	0xffff0007

08004cd4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ce2:	4b53      	ldr	r3, [pc, #332]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	2b03      	cmp	r3, #3
 8004cec:	d101      	bne.n	8004cf2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e099      	b.n	8004e26 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004cf2:	4b4f      	ldr	r3, [pc, #316]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a4e      	ldr	r2, [pc, #312]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004cf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cfe:	f7fc f9dd 	bl	80010bc <HAL_GetTick>
 8004d02:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d04:	e008      	b.n	8004d18 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d06:	f7fc f9d9 	bl	80010bc <HAL_GetTick>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	1ad3      	subs	r3, r2, r3
 8004d10:	2b02      	cmp	r3, #2
 8004d12:	d901      	bls.n	8004d18 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d14:	2303      	movs	r3, #3
 8004d16:	e086      	b.n	8004e26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d18:	4b45      	ldr	r3, [pc, #276]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d1f0      	bne.n	8004d06 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004d24:	4b42      	ldr	r3, [pc, #264]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d28:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	051b      	lsls	r3, r3, #20
 8004d32:	493f      	ldr	r1, [pc, #252]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	025b      	lsls	r3, r3, #9
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	041b      	lsls	r3, r3, #16
 8004d56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	3b01      	subs	r3, #1
 8004d62:	061b      	lsls	r3, r3, #24
 8004d64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d68:	4931      	ldr	r1, [pc, #196]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d6e:	4b30      	ldr	r3, [pc, #192]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	492d      	ldr	r1, [pc, #180]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d80:	4b2b      	ldr	r3, [pc, #172]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d84:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	699b      	ldr	r3, [r3, #24]
 8004d8c:	4928      	ldr	r1, [pc, #160]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d92:	4b27      	ldr	r3, [pc, #156]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d96:	4a26      	ldr	r2, [pc, #152]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004d98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d9e:	4b24      	ldr	r3, [pc, #144]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004da0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004da2:	4b24      	ldr	r3, [pc, #144]	@ (8004e34 <RCCEx_PLL3_Config+0x160>)
 8004da4:	4013      	ands	r3, r2
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	69d2      	ldr	r2, [r2, #28]
 8004daa:	00d2      	lsls	r2, r2, #3
 8004dac:	4920      	ldr	r1, [pc, #128]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004db2:	4b1f      	ldr	r3, [pc, #124]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db6:	4a1e      	ldr	r2, [pc, #120]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d106      	bne.n	8004dd2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc8:	4a19      	ldr	r2, [pc, #100]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004dca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004dce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004dd0:	e00f      	b.n	8004df2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d106      	bne.n	8004de6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004dd8:	4b15      	ldr	r3, [pc, #84]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ddc:	4a14      	ldr	r2, [pc, #80]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004dde:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004de2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004de4:	e005      	b.n	8004df2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004de6:	4b12      	ldr	r3, [pc, #72]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dea:	4a11      	ldr	r2, [pc, #68]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004dec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004df0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004df2:	4b0f      	ldr	r3, [pc, #60]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a0e      	ldr	r2, [pc, #56]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004df8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dfe:	f7fc f95d 	bl	80010bc <HAL_GetTick>
 8004e02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e04:	e008      	b.n	8004e18 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e06:	f7fc f959 	bl	80010bc <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d901      	bls.n	8004e18 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e006      	b.n	8004e26 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e18:	4b05      	ldr	r3, [pc, #20]	@ (8004e30 <RCCEx_PLL3_Config+0x15c>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d0f0      	beq.n	8004e06 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	58024400 	.word	0x58024400
 8004e34:	ffff0007 	.word	0xffff0007

08004e38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e042      	b.n	8004ed0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d106      	bne.n	8004e62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7fb fedf 	bl	8000c20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2224      	movs	r2, #36	@ 0x24
 8004e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f022 0201 	bic.w	r2, r2, #1
 8004e78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 fd90 	bl	80059a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f825 	bl	8004ed8 <UART_SetConfig>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d101      	bne.n	8004e98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e01b      	b.n	8004ed0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ea6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689a      	ldr	r2, [r3, #8]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004eb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0201 	orr.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 fe0f 	bl	8005aec <UART_CheckIdleState>
 8004ece:	4603      	mov	r3, r0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3708      	adds	r7, #8
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ed8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004edc:	b092      	sub	sp, #72	@ 0x48
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	689a      	ldr	r2, [r3, #8]
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	431a      	orrs	r2, r3
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	4bbe      	ldr	r3, [pc, #760]	@ (8005200 <UART_SetConfig+0x328>)
 8004f08:	4013      	ands	r3, r2
 8004f0a:	697a      	ldr	r2, [r7, #20]
 8004f0c:	6812      	ldr	r2, [r2, #0]
 8004f0e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f10:	430b      	orrs	r3, r1
 8004f12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4ab3      	ldr	r2, [pc, #716]	@ (8005204 <UART_SetConfig+0x32c>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d004      	beq.n	8004f44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f40:	4313      	orrs	r3, r2
 8004f42:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689a      	ldr	r2, [r3, #8]
 8004f4a:	4baf      	ldr	r3, [pc, #700]	@ (8005208 <UART_SetConfig+0x330>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	6812      	ldr	r2, [r2, #0]
 8004f52:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f54:	430b      	orrs	r3, r1
 8004f56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f5e:	f023 010f 	bic.w	r1, r3, #15
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4aa6      	ldr	r2, [pc, #664]	@ (800520c <UART_SetConfig+0x334>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d177      	bne.n	8005068 <UART_SetConfig+0x190>
 8004f78:	4ba5      	ldr	r3, [pc, #660]	@ (8005210 <UART_SetConfig+0x338>)
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f80:	2b28      	cmp	r3, #40	@ 0x28
 8004f82:	d86d      	bhi.n	8005060 <UART_SetConfig+0x188>
 8004f84:	a201      	add	r2, pc, #4	@ (adr r2, 8004f8c <UART_SetConfig+0xb4>)
 8004f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8a:	bf00      	nop
 8004f8c:	08005031 	.word	0x08005031
 8004f90:	08005061 	.word	0x08005061
 8004f94:	08005061 	.word	0x08005061
 8004f98:	08005061 	.word	0x08005061
 8004f9c:	08005061 	.word	0x08005061
 8004fa0:	08005061 	.word	0x08005061
 8004fa4:	08005061 	.word	0x08005061
 8004fa8:	08005061 	.word	0x08005061
 8004fac:	08005039 	.word	0x08005039
 8004fb0:	08005061 	.word	0x08005061
 8004fb4:	08005061 	.word	0x08005061
 8004fb8:	08005061 	.word	0x08005061
 8004fbc:	08005061 	.word	0x08005061
 8004fc0:	08005061 	.word	0x08005061
 8004fc4:	08005061 	.word	0x08005061
 8004fc8:	08005061 	.word	0x08005061
 8004fcc:	08005041 	.word	0x08005041
 8004fd0:	08005061 	.word	0x08005061
 8004fd4:	08005061 	.word	0x08005061
 8004fd8:	08005061 	.word	0x08005061
 8004fdc:	08005061 	.word	0x08005061
 8004fe0:	08005061 	.word	0x08005061
 8004fe4:	08005061 	.word	0x08005061
 8004fe8:	08005061 	.word	0x08005061
 8004fec:	08005049 	.word	0x08005049
 8004ff0:	08005061 	.word	0x08005061
 8004ff4:	08005061 	.word	0x08005061
 8004ff8:	08005061 	.word	0x08005061
 8004ffc:	08005061 	.word	0x08005061
 8005000:	08005061 	.word	0x08005061
 8005004:	08005061 	.word	0x08005061
 8005008:	08005061 	.word	0x08005061
 800500c:	08005051 	.word	0x08005051
 8005010:	08005061 	.word	0x08005061
 8005014:	08005061 	.word	0x08005061
 8005018:	08005061 	.word	0x08005061
 800501c:	08005061 	.word	0x08005061
 8005020:	08005061 	.word	0x08005061
 8005024:	08005061 	.word	0x08005061
 8005028:	08005061 	.word	0x08005061
 800502c:	08005059 	.word	0x08005059
 8005030:	2301      	movs	r3, #1
 8005032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005036:	e222      	b.n	800547e <UART_SetConfig+0x5a6>
 8005038:	2304      	movs	r3, #4
 800503a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800503e:	e21e      	b.n	800547e <UART_SetConfig+0x5a6>
 8005040:	2308      	movs	r3, #8
 8005042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005046:	e21a      	b.n	800547e <UART_SetConfig+0x5a6>
 8005048:	2310      	movs	r3, #16
 800504a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800504e:	e216      	b.n	800547e <UART_SetConfig+0x5a6>
 8005050:	2320      	movs	r3, #32
 8005052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005056:	e212      	b.n	800547e <UART_SetConfig+0x5a6>
 8005058:	2340      	movs	r3, #64	@ 0x40
 800505a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800505e:	e20e      	b.n	800547e <UART_SetConfig+0x5a6>
 8005060:	2380      	movs	r3, #128	@ 0x80
 8005062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005066:	e20a      	b.n	800547e <UART_SetConfig+0x5a6>
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a69      	ldr	r2, [pc, #420]	@ (8005214 <UART_SetConfig+0x33c>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d130      	bne.n	80050d4 <UART_SetConfig+0x1fc>
 8005072:	4b67      	ldr	r3, [pc, #412]	@ (8005210 <UART_SetConfig+0x338>)
 8005074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005076:	f003 0307 	and.w	r3, r3, #7
 800507a:	2b05      	cmp	r3, #5
 800507c:	d826      	bhi.n	80050cc <UART_SetConfig+0x1f4>
 800507e:	a201      	add	r2, pc, #4	@ (adr r2, 8005084 <UART_SetConfig+0x1ac>)
 8005080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005084:	0800509d 	.word	0x0800509d
 8005088:	080050a5 	.word	0x080050a5
 800508c:	080050ad 	.word	0x080050ad
 8005090:	080050b5 	.word	0x080050b5
 8005094:	080050bd 	.word	0x080050bd
 8005098:	080050c5 	.word	0x080050c5
 800509c:	2300      	movs	r3, #0
 800509e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050a2:	e1ec      	b.n	800547e <UART_SetConfig+0x5a6>
 80050a4:	2304      	movs	r3, #4
 80050a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050aa:	e1e8      	b.n	800547e <UART_SetConfig+0x5a6>
 80050ac:	2308      	movs	r3, #8
 80050ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050b2:	e1e4      	b.n	800547e <UART_SetConfig+0x5a6>
 80050b4:	2310      	movs	r3, #16
 80050b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ba:	e1e0      	b.n	800547e <UART_SetConfig+0x5a6>
 80050bc:	2320      	movs	r3, #32
 80050be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050c2:	e1dc      	b.n	800547e <UART_SetConfig+0x5a6>
 80050c4:	2340      	movs	r3, #64	@ 0x40
 80050c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ca:	e1d8      	b.n	800547e <UART_SetConfig+0x5a6>
 80050cc:	2380      	movs	r3, #128	@ 0x80
 80050ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050d2:	e1d4      	b.n	800547e <UART_SetConfig+0x5a6>
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a4f      	ldr	r2, [pc, #316]	@ (8005218 <UART_SetConfig+0x340>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d130      	bne.n	8005140 <UART_SetConfig+0x268>
 80050de:	4b4c      	ldr	r3, [pc, #304]	@ (8005210 <UART_SetConfig+0x338>)
 80050e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e2:	f003 0307 	and.w	r3, r3, #7
 80050e6:	2b05      	cmp	r3, #5
 80050e8:	d826      	bhi.n	8005138 <UART_SetConfig+0x260>
 80050ea:	a201      	add	r2, pc, #4	@ (adr r2, 80050f0 <UART_SetConfig+0x218>)
 80050ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f0:	08005109 	.word	0x08005109
 80050f4:	08005111 	.word	0x08005111
 80050f8:	08005119 	.word	0x08005119
 80050fc:	08005121 	.word	0x08005121
 8005100:	08005129 	.word	0x08005129
 8005104:	08005131 	.word	0x08005131
 8005108:	2300      	movs	r3, #0
 800510a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800510e:	e1b6      	b.n	800547e <UART_SetConfig+0x5a6>
 8005110:	2304      	movs	r3, #4
 8005112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005116:	e1b2      	b.n	800547e <UART_SetConfig+0x5a6>
 8005118:	2308      	movs	r3, #8
 800511a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800511e:	e1ae      	b.n	800547e <UART_SetConfig+0x5a6>
 8005120:	2310      	movs	r3, #16
 8005122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005126:	e1aa      	b.n	800547e <UART_SetConfig+0x5a6>
 8005128:	2320      	movs	r3, #32
 800512a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800512e:	e1a6      	b.n	800547e <UART_SetConfig+0x5a6>
 8005130:	2340      	movs	r3, #64	@ 0x40
 8005132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005136:	e1a2      	b.n	800547e <UART_SetConfig+0x5a6>
 8005138:	2380      	movs	r3, #128	@ 0x80
 800513a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800513e:	e19e      	b.n	800547e <UART_SetConfig+0x5a6>
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a35      	ldr	r2, [pc, #212]	@ (800521c <UART_SetConfig+0x344>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d130      	bne.n	80051ac <UART_SetConfig+0x2d4>
 800514a:	4b31      	ldr	r3, [pc, #196]	@ (8005210 <UART_SetConfig+0x338>)
 800514c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800514e:	f003 0307 	and.w	r3, r3, #7
 8005152:	2b05      	cmp	r3, #5
 8005154:	d826      	bhi.n	80051a4 <UART_SetConfig+0x2cc>
 8005156:	a201      	add	r2, pc, #4	@ (adr r2, 800515c <UART_SetConfig+0x284>)
 8005158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800515c:	08005175 	.word	0x08005175
 8005160:	0800517d 	.word	0x0800517d
 8005164:	08005185 	.word	0x08005185
 8005168:	0800518d 	.word	0x0800518d
 800516c:	08005195 	.word	0x08005195
 8005170:	0800519d 	.word	0x0800519d
 8005174:	2300      	movs	r3, #0
 8005176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800517a:	e180      	b.n	800547e <UART_SetConfig+0x5a6>
 800517c:	2304      	movs	r3, #4
 800517e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005182:	e17c      	b.n	800547e <UART_SetConfig+0x5a6>
 8005184:	2308      	movs	r3, #8
 8005186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800518a:	e178      	b.n	800547e <UART_SetConfig+0x5a6>
 800518c:	2310      	movs	r3, #16
 800518e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005192:	e174      	b.n	800547e <UART_SetConfig+0x5a6>
 8005194:	2320      	movs	r3, #32
 8005196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800519a:	e170      	b.n	800547e <UART_SetConfig+0x5a6>
 800519c:	2340      	movs	r3, #64	@ 0x40
 800519e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051a2:	e16c      	b.n	800547e <UART_SetConfig+0x5a6>
 80051a4:	2380      	movs	r3, #128	@ 0x80
 80051a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051aa:	e168      	b.n	800547e <UART_SetConfig+0x5a6>
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005220 <UART_SetConfig+0x348>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d142      	bne.n	800523c <UART_SetConfig+0x364>
 80051b6:	4b16      	ldr	r3, [pc, #88]	@ (8005210 <UART_SetConfig+0x338>)
 80051b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	2b05      	cmp	r3, #5
 80051c0:	d838      	bhi.n	8005234 <UART_SetConfig+0x35c>
 80051c2:	a201      	add	r2, pc, #4	@ (adr r2, 80051c8 <UART_SetConfig+0x2f0>)
 80051c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c8:	080051e1 	.word	0x080051e1
 80051cc:	080051e9 	.word	0x080051e9
 80051d0:	080051f1 	.word	0x080051f1
 80051d4:	080051f9 	.word	0x080051f9
 80051d8:	08005225 	.word	0x08005225
 80051dc:	0800522d 	.word	0x0800522d
 80051e0:	2300      	movs	r3, #0
 80051e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051e6:	e14a      	b.n	800547e <UART_SetConfig+0x5a6>
 80051e8:	2304      	movs	r3, #4
 80051ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ee:	e146      	b.n	800547e <UART_SetConfig+0x5a6>
 80051f0:	2308      	movs	r3, #8
 80051f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051f6:	e142      	b.n	800547e <UART_SetConfig+0x5a6>
 80051f8:	2310      	movs	r3, #16
 80051fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051fe:	e13e      	b.n	800547e <UART_SetConfig+0x5a6>
 8005200:	cfff69f3 	.word	0xcfff69f3
 8005204:	58000c00 	.word	0x58000c00
 8005208:	11fff4ff 	.word	0x11fff4ff
 800520c:	40011000 	.word	0x40011000
 8005210:	58024400 	.word	0x58024400
 8005214:	40004400 	.word	0x40004400
 8005218:	40004800 	.word	0x40004800
 800521c:	40004c00 	.word	0x40004c00
 8005220:	40005000 	.word	0x40005000
 8005224:	2320      	movs	r3, #32
 8005226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800522a:	e128      	b.n	800547e <UART_SetConfig+0x5a6>
 800522c:	2340      	movs	r3, #64	@ 0x40
 800522e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005232:	e124      	b.n	800547e <UART_SetConfig+0x5a6>
 8005234:	2380      	movs	r3, #128	@ 0x80
 8005236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800523a:	e120      	b.n	800547e <UART_SetConfig+0x5a6>
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4acb      	ldr	r2, [pc, #812]	@ (8005570 <UART_SetConfig+0x698>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d176      	bne.n	8005334 <UART_SetConfig+0x45c>
 8005246:	4bcb      	ldr	r3, [pc, #812]	@ (8005574 <UART_SetConfig+0x69c>)
 8005248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800524a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800524e:	2b28      	cmp	r3, #40	@ 0x28
 8005250:	d86c      	bhi.n	800532c <UART_SetConfig+0x454>
 8005252:	a201      	add	r2, pc, #4	@ (adr r2, 8005258 <UART_SetConfig+0x380>)
 8005254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005258:	080052fd 	.word	0x080052fd
 800525c:	0800532d 	.word	0x0800532d
 8005260:	0800532d 	.word	0x0800532d
 8005264:	0800532d 	.word	0x0800532d
 8005268:	0800532d 	.word	0x0800532d
 800526c:	0800532d 	.word	0x0800532d
 8005270:	0800532d 	.word	0x0800532d
 8005274:	0800532d 	.word	0x0800532d
 8005278:	08005305 	.word	0x08005305
 800527c:	0800532d 	.word	0x0800532d
 8005280:	0800532d 	.word	0x0800532d
 8005284:	0800532d 	.word	0x0800532d
 8005288:	0800532d 	.word	0x0800532d
 800528c:	0800532d 	.word	0x0800532d
 8005290:	0800532d 	.word	0x0800532d
 8005294:	0800532d 	.word	0x0800532d
 8005298:	0800530d 	.word	0x0800530d
 800529c:	0800532d 	.word	0x0800532d
 80052a0:	0800532d 	.word	0x0800532d
 80052a4:	0800532d 	.word	0x0800532d
 80052a8:	0800532d 	.word	0x0800532d
 80052ac:	0800532d 	.word	0x0800532d
 80052b0:	0800532d 	.word	0x0800532d
 80052b4:	0800532d 	.word	0x0800532d
 80052b8:	08005315 	.word	0x08005315
 80052bc:	0800532d 	.word	0x0800532d
 80052c0:	0800532d 	.word	0x0800532d
 80052c4:	0800532d 	.word	0x0800532d
 80052c8:	0800532d 	.word	0x0800532d
 80052cc:	0800532d 	.word	0x0800532d
 80052d0:	0800532d 	.word	0x0800532d
 80052d4:	0800532d 	.word	0x0800532d
 80052d8:	0800531d 	.word	0x0800531d
 80052dc:	0800532d 	.word	0x0800532d
 80052e0:	0800532d 	.word	0x0800532d
 80052e4:	0800532d 	.word	0x0800532d
 80052e8:	0800532d 	.word	0x0800532d
 80052ec:	0800532d 	.word	0x0800532d
 80052f0:	0800532d 	.word	0x0800532d
 80052f4:	0800532d 	.word	0x0800532d
 80052f8:	08005325 	.word	0x08005325
 80052fc:	2301      	movs	r3, #1
 80052fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005302:	e0bc      	b.n	800547e <UART_SetConfig+0x5a6>
 8005304:	2304      	movs	r3, #4
 8005306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800530a:	e0b8      	b.n	800547e <UART_SetConfig+0x5a6>
 800530c:	2308      	movs	r3, #8
 800530e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005312:	e0b4      	b.n	800547e <UART_SetConfig+0x5a6>
 8005314:	2310      	movs	r3, #16
 8005316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800531a:	e0b0      	b.n	800547e <UART_SetConfig+0x5a6>
 800531c:	2320      	movs	r3, #32
 800531e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005322:	e0ac      	b.n	800547e <UART_SetConfig+0x5a6>
 8005324:	2340      	movs	r3, #64	@ 0x40
 8005326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800532a:	e0a8      	b.n	800547e <UART_SetConfig+0x5a6>
 800532c:	2380      	movs	r3, #128	@ 0x80
 800532e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005332:	e0a4      	b.n	800547e <UART_SetConfig+0x5a6>
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a8f      	ldr	r2, [pc, #572]	@ (8005578 <UART_SetConfig+0x6a0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d130      	bne.n	80053a0 <UART_SetConfig+0x4c8>
 800533e:	4b8d      	ldr	r3, [pc, #564]	@ (8005574 <UART_SetConfig+0x69c>)
 8005340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	2b05      	cmp	r3, #5
 8005348:	d826      	bhi.n	8005398 <UART_SetConfig+0x4c0>
 800534a:	a201      	add	r2, pc, #4	@ (adr r2, 8005350 <UART_SetConfig+0x478>)
 800534c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005350:	08005369 	.word	0x08005369
 8005354:	08005371 	.word	0x08005371
 8005358:	08005379 	.word	0x08005379
 800535c:	08005381 	.word	0x08005381
 8005360:	08005389 	.word	0x08005389
 8005364:	08005391 	.word	0x08005391
 8005368:	2300      	movs	r3, #0
 800536a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800536e:	e086      	b.n	800547e <UART_SetConfig+0x5a6>
 8005370:	2304      	movs	r3, #4
 8005372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005376:	e082      	b.n	800547e <UART_SetConfig+0x5a6>
 8005378:	2308      	movs	r3, #8
 800537a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800537e:	e07e      	b.n	800547e <UART_SetConfig+0x5a6>
 8005380:	2310      	movs	r3, #16
 8005382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005386:	e07a      	b.n	800547e <UART_SetConfig+0x5a6>
 8005388:	2320      	movs	r3, #32
 800538a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538e:	e076      	b.n	800547e <UART_SetConfig+0x5a6>
 8005390:	2340      	movs	r3, #64	@ 0x40
 8005392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005396:	e072      	b.n	800547e <UART_SetConfig+0x5a6>
 8005398:	2380      	movs	r3, #128	@ 0x80
 800539a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800539e:	e06e      	b.n	800547e <UART_SetConfig+0x5a6>
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a75      	ldr	r2, [pc, #468]	@ (800557c <UART_SetConfig+0x6a4>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d130      	bne.n	800540c <UART_SetConfig+0x534>
 80053aa:	4b72      	ldr	r3, [pc, #456]	@ (8005574 <UART_SetConfig+0x69c>)
 80053ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	2b05      	cmp	r3, #5
 80053b4:	d826      	bhi.n	8005404 <UART_SetConfig+0x52c>
 80053b6:	a201      	add	r2, pc, #4	@ (adr r2, 80053bc <UART_SetConfig+0x4e4>)
 80053b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053bc:	080053d5 	.word	0x080053d5
 80053c0:	080053dd 	.word	0x080053dd
 80053c4:	080053e5 	.word	0x080053e5
 80053c8:	080053ed 	.word	0x080053ed
 80053cc:	080053f5 	.word	0x080053f5
 80053d0:	080053fd 	.word	0x080053fd
 80053d4:	2300      	movs	r3, #0
 80053d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053da:	e050      	b.n	800547e <UART_SetConfig+0x5a6>
 80053dc:	2304      	movs	r3, #4
 80053de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053e2:	e04c      	b.n	800547e <UART_SetConfig+0x5a6>
 80053e4:	2308      	movs	r3, #8
 80053e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ea:	e048      	b.n	800547e <UART_SetConfig+0x5a6>
 80053ec:	2310      	movs	r3, #16
 80053ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053f2:	e044      	b.n	800547e <UART_SetConfig+0x5a6>
 80053f4:	2320      	movs	r3, #32
 80053f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053fa:	e040      	b.n	800547e <UART_SetConfig+0x5a6>
 80053fc:	2340      	movs	r3, #64	@ 0x40
 80053fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005402:	e03c      	b.n	800547e <UART_SetConfig+0x5a6>
 8005404:	2380      	movs	r3, #128	@ 0x80
 8005406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800540a:	e038      	b.n	800547e <UART_SetConfig+0x5a6>
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a5b      	ldr	r2, [pc, #364]	@ (8005580 <UART_SetConfig+0x6a8>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d130      	bne.n	8005478 <UART_SetConfig+0x5a0>
 8005416:	4b57      	ldr	r3, [pc, #348]	@ (8005574 <UART_SetConfig+0x69c>)
 8005418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800541a:	f003 0307 	and.w	r3, r3, #7
 800541e:	2b05      	cmp	r3, #5
 8005420:	d826      	bhi.n	8005470 <UART_SetConfig+0x598>
 8005422:	a201      	add	r2, pc, #4	@ (adr r2, 8005428 <UART_SetConfig+0x550>)
 8005424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005428:	08005441 	.word	0x08005441
 800542c:	08005449 	.word	0x08005449
 8005430:	08005451 	.word	0x08005451
 8005434:	08005459 	.word	0x08005459
 8005438:	08005461 	.word	0x08005461
 800543c:	08005469 	.word	0x08005469
 8005440:	2302      	movs	r3, #2
 8005442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005446:	e01a      	b.n	800547e <UART_SetConfig+0x5a6>
 8005448:	2304      	movs	r3, #4
 800544a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800544e:	e016      	b.n	800547e <UART_SetConfig+0x5a6>
 8005450:	2308      	movs	r3, #8
 8005452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005456:	e012      	b.n	800547e <UART_SetConfig+0x5a6>
 8005458:	2310      	movs	r3, #16
 800545a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800545e:	e00e      	b.n	800547e <UART_SetConfig+0x5a6>
 8005460:	2320      	movs	r3, #32
 8005462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005466:	e00a      	b.n	800547e <UART_SetConfig+0x5a6>
 8005468:	2340      	movs	r3, #64	@ 0x40
 800546a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546e:	e006      	b.n	800547e <UART_SetConfig+0x5a6>
 8005470:	2380      	movs	r3, #128	@ 0x80
 8005472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005476:	e002      	b.n	800547e <UART_SetConfig+0x5a6>
 8005478:	2380      	movs	r3, #128	@ 0x80
 800547a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a3f      	ldr	r2, [pc, #252]	@ (8005580 <UART_SetConfig+0x6a8>)
 8005484:	4293      	cmp	r3, r2
 8005486:	f040 80f8 	bne.w	800567a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800548a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800548e:	2b20      	cmp	r3, #32
 8005490:	dc46      	bgt.n	8005520 <UART_SetConfig+0x648>
 8005492:	2b02      	cmp	r3, #2
 8005494:	f2c0 8082 	blt.w	800559c <UART_SetConfig+0x6c4>
 8005498:	3b02      	subs	r3, #2
 800549a:	2b1e      	cmp	r3, #30
 800549c:	d87e      	bhi.n	800559c <UART_SetConfig+0x6c4>
 800549e:	a201      	add	r2, pc, #4	@ (adr r2, 80054a4 <UART_SetConfig+0x5cc>)
 80054a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a4:	08005527 	.word	0x08005527
 80054a8:	0800559d 	.word	0x0800559d
 80054ac:	0800552f 	.word	0x0800552f
 80054b0:	0800559d 	.word	0x0800559d
 80054b4:	0800559d 	.word	0x0800559d
 80054b8:	0800559d 	.word	0x0800559d
 80054bc:	0800553f 	.word	0x0800553f
 80054c0:	0800559d 	.word	0x0800559d
 80054c4:	0800559d 	.word	0x0800559d
 80054c8:	0800559d 	.word	0x0800559d
 80054cc:	0800559d 	.word	0x0800559d
 80054d0:	0800559d 	.word	0x0800559d
 80054d4:	0800559d 	.word	0x0800559d
 80054d8:	0800559d 	.word	0x0800559d
 80054dc:	0800554f 	.word	0x0800554f
 80054e0:	0800559d 	.word	0x0800559d
 80054e4:	0800559d 	.word	0x0800559d
 80054e8:	0800559d 	.word	0x0800559d
 80054ec:	0800559d 	.word	0x0800559d
 80054f0:	0800559d 	.word	0x0800559d
 80054f4:	0800559d 	.word	0x0800559d
 80054f8:	0800559d 	.word	0x0800559d
 80054fc:	0800559d 	.word	0x0800559d
 8005500:	0800559d 	.word	0x0800559d
 8005504:	0800559d 	.word	0x0800559d
 8005508:	0800559d 	.word	0x0800559d
 800550c:	0800559d 	.word	0x0800559d
 8005510:	0800559d 	.word	0x0800559d
 8005514:	0800559d 	.word	0x0800559d
 8005518:	0800559d 	.word	0x0800559d
 800551c:	0800558f 	.word	0x0800558f
 8005520:	2b40      	cmp	r3, #64	@ 0x40
 8005522:	d037      	beq.n	8005594 <UART_SetConfig+0x6bc>
 8005524:	e03a      	b.n	800559c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005526:	f7ff f865 	bl	80045f4 <HAL_RCCEx_GetD3PCLK1Freq>
 800552a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800552c:	e03c      	b.n	80055a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800552e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005532:	4618      	mov	r0, r3
 8005534:	f7ff f874 	bl	8004620 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005538:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800553a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800553c:	e034      	b.n	80055a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800553e:	f107 0318 	add.w	r3, r7, #24
 8005542:	4618      	mov	r0, r3
 8005544:	f7ff f9c0 	bl	80048c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800554c:	e02c      	b.n	80055a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800554e:	4b09      	ldr	r3, [pc, #36]	@ (8005574 <UART_SetConfig+0x69c>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0320 	and.w	r3, r3, #32
 8005556:	2b00      	cmp	r3, #0
 8005558:	d016      	beq.n	8005588 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800555a:	4b06      	ldr	r3, [pc, #24]	@ (8005574 <UART_SetConfig+0x69c>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	08db      	lsrs	r3, r3, #3
 8005560:	f003 0303 	and.w	r3, r3, #3
 8005564:	4a07      	ldr	r2, [pc, #28]	@ (8005584 <UART_SetConfig+0x6ac>)
 8005566:	fa22 f303 	lsr.w	r3, r2, r3
 800556a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800556c:	e01c      	b.n	80055a8 <UART_SetConfig+0x6d0>
 800556e:	bf00      	nop
 8005570:	40011400 	.word	0x40011400
 8005574:	58024400 	.word	0x58024400
 8005578:	40007800 	.word	0x40007800
 800557c:	40007c00 	.word	0x40007c00
 8005580:	58000c00 	.word	0x58000c00
 8005584:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005588:	4b9d      	ldr	r3, [pc, #628]	@ (8005800 <UART_SetConfig+0x928>)
 800558a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800558c:	e00c      	b.n	80055a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800558e:	4b9d      	ldr	r3, [pc, #628]	@ (8005804 <UART_SetConfig+0x92c>)
 8005590:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005592:	e009      	b.n	80055a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005594:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005598:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800559a:	e005      	b.n	80055a8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800559c:	2300      	movs	r3, #0
 800559e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80055a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80055a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	f000 81de 	beq.w	800596c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b4:	4a94      	ldr	r2, [pc, #592]	@ (8005808 <UART_SetConfig+0x930>)
 80055b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055ba:	461a      	mov	r2, r3
 80055bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055be:	fbb3 f3f2 	udiv	r3, r3, r2
 80055c2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	4613      	mov	r3, r2
 80055ca:	005b      	lsls	r3, r3, #1
 80055cc:	4413      	add	r3, r2
 80055ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d305      	bcc.n	80055e0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055dc:	429a      	cmp	r2, r3
 80055de:	d903      	bls.n	80055e8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80055e6:	e1c1      	b.n	800596c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ea:	2200      	movs	r2, #0
 80055ec:	60bb      	str	r3, [r7, #8]
 80055ee:	60fa      	str	r2, [r7, #12]
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f4:	4a84      	ldr	r2, [pc, #528]	@ (8005808 <UART_SetConfig+0x930>)
 80055f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	2200      	movs	r2, #0
 80055fe:	603b      	str	r3, [r7, #0]
 8005600:	607a      	str	r2, [r7, #4]
 8005602:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005606:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800560a:	f7fa fe65 	bl	80002d8 <__aeabi_uldivmod>
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	4610      	mov	r0, r2
 8005614:	4619      	mov	r1, r3
 8005616:	f04f 0200 	mov.w	r2, #0
 800561a:	f04f 0300 	mov.w	r3, #0
 800561e:	020b      	lsls	r3, r1, #8
 8005620:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005624:	0202      	lsls	r2, r0, #8
 8005626:	6979      	ldr	r1, [r7, #20]
 8005628:	6849      	ldr	r1, [r1, #4]
 800562a:	0849      	lsrs	r1, r1, #1
 800562c:	2000      	movs	r0, #0
 800562e:	460c      	mov	r4, r1
 8005630:	4605      	mov	r5, r0
 8005632:	eb12 0804 	adds.w	r8, r2, r4
 8005636:	eb43 0905 	adc.w	r9, r3, r5
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	469a      	mov	sl, r3
 8005642:	4693      	mov	fp, r2
 8005644:	4652      	mov	r2, sl
 8005646:	465b      	mov	r3, fp
 8005648:	4640      	mov	r0, r8
 800564a:	4649      	mov	r1, r9
 800564c:	f7fa fe44 	bl	80002d8 <__aeabi_uldivmod>
 8005650:	4602      	mov	r2, r0
 8005652:	460b      	mov	r3, r1
 8005654:	4613      	mov	r3, r2
 8005656:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800565a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800565e:	d308      	bcc.n	8005672 <UART_SetConfig+0x79a>
 8005660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005662:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005666:	d204      	bcs.n	8005672 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800566e:	60da      	str	r2, [r3, #12]
 8005670:	e17c      	b.n	800596c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005678:	e178      	b.n	800596c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	69db      	ldr	r3, [r3, #28]
 800567e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005682:	f040 80c5 	bne.w	8005810 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005686:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800568a:	2b20      	cmp	r3, #32
 800568c:	dc48      	bgt.n	8005720 <UART_SetConfig+0x848>
 800568e:	2b00      	cmp	r3, #0
 8005690:	db7b      	blt.n	800578a <UART_SetConfig+0x8b2>
 8005692:	2b20      	cmp	r3, #32
 8005694:	d879      	bhi.n	800578a <UART_SetConfig+0x8b2>
 8005696:	a201      	add	r2, pc, #4	@ (adr r2, 800569c <UART_SetConfig+0x7c4>)
 8005698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800569c:	08005727 	.word	0x08005727
 80056a0:	0800572f 	.word	0x0800572f
 80056a4:	0800578b 	.word	0x0800578b
 80056a8:	0800578b 	.word	0x0800578b
 80056ac:	08005737 	.word	0x08005737
 80056b0:	0800578b 	.word	0x0800578b
 80056b4:	0800578b 	.word	0x0800578b
 80056b8:	0800578b 	.word	0x0800578b
 80056bc:	08005747 	.word	0x08005747
 80056c0:	0800578b 	.word	0x0800578b
 80056c4:	0800578b 	.word	0x0800578b
 80056c8:	0800578b 	.word	0x0800578b
 80056cc:	0800578b 	.word	0x0800578b
 80056d0:	0800578b 	.word	0x0800578b
 80056d4:	0800578b 	.word	0x0800578b
 80056d8:	0800578b 	.word	0x0800578b
 80056dc:	08005757 	.word	0x08005757
 80056e0:	0800578b 	.word	0x0800578b
 80056e4:	0800578b 	.word	0x0800578b
 80056e8:	0800578b 	.word	0x0800578b
 80056ec:	0800578b 	.word	0x0800578b
 80056f0:	0800578b 	.word	0x0800578b
 80056f4:	0800578b 	.word	0x0800578b
 80056f8:	0800578b 	.word	0x0800578b
 80056fc:	0800578b 	.word	0x0800578b
 8005700:	0800578b 	.word	0x0800578b
 8005704:	0800578b 	.word	0x0800578b
 8005708:	0800578b 	.word	0x0800578b
 800570c:	0800578b 	.word	0x0800578b
 8005710:	0800578b 	.word	0x0800578b
 8005714:	0800578b 	.word	0x0800578b
 8005718:	0800578b 	.word	0x0800578b
 800571c:	0800577d 	.word	0x0800577d
 8005720:	2b40      	cmp	r3, #64	@ 0x40
 8005722:	d02e      	beq.n	8005782 <UART_SetConfig+0x8aa>
 8005724:	e031      	b.n	800578a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005726:	f7fd fd2f 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 800572a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800572c:	e033      	b.n	8005796 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800572e:	f7fd fd41 	bl	80031b4 <HAL_RCC_GetPCLK2Freq>
 8005732:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005734:	e02f      	b.n	8005796 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005736:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800573a:	4618      	mov	r0, r3
 800573c:	f7fe ff70 	bl	8004620 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005744:	e027      	b.n	8005796 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005746:	f107 0318 	add.w	r3, r7, #24
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff f8bc 	bl	80048c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005754:	e01f      	b.n	8005796 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005756:	4b2d      	ldr	r3, [pc, #180]	@ (800580c <UART_SetConfig+0x934>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0320 	and.w	r3, r3, #32
 800575e:	2b00      	cmp	r3, #0
 8005760:	d009      	beq.n	8005776 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005762:	4b2a      	ldr	r3, [pc, #168]	@ (800580c <UART_SetConfig+0x934>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	08db      	lsrs	r3, r3, #3
 8005768:	f003 0303 	and.w	r3, r3, #3
 800576c:	4a24      	ldr	r2, [pc, #144]	@ (8005800 <UART_SetConfig+0x928>)
 800576e:	fa22 f303 	lsr.w	r3, r2, r3
 8005772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005774:	e00f      	b.n	8005796 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005776:	4b22      	ldr	r3, [pc, #136]	@ (8005800 <UART_SetConfig+0x928>)
 8005778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800577a:	e00c      	b.n	8005796 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800577c:	4b21      	ldr	r3, [pc, #132]	@ (8005804 <UART_SetConfig+0x92c>)
 800577e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005780:	e009      	b.n	8005796 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005782:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005788:	e005      	b.n	8005796 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800578a:	2300      	movs	r3, #0
 800578c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005794:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005796:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005798:	2b00      	cmp	r3, #0
 800579a:	f000 80e7 	beq.w	800596c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a2:	4a19      	ldr	r2, [pc, #100]	@ (8005808 <UART_SetConfig+0x930>)
 80057a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057a8:	461a      	mov	r2, r3
 80057aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80057b0:	005a      	lsls	r2, r3, #1
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	085b      	lsrs	r3, r3, #1
 80057b8:	441a      	add	r2, r3
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c6:	2b0f      	cmp	r3, #15
 80057c8:	d916      	bls.n	80057f8 <UART_SetConfig+0x920>
 80057ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057d0:	d212      	bcs.n	80057f8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	f023 030f 	bic.w	r3, r3, #15
 80057da:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057de:	085b      	lsrs	r3, r3, #1
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80057ea:	4313      	orrs	r3, r2
 80057ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80057f4:	60da      	str	r2, [r3, #12]
 80057f6:	e0b9      	b.n	800596c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80057fe:	e0b5      	b.n	800596c <UART_SetConfig+0xa94>
 8005800:	03d09000 	.word	0x03d09000
 8005804:	003d0900 	.word	0x003d0900
 8005808:	08006680 	.word	0x08006680
 800580c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005810:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005814:	2b20      	cmp	r3, #32
 8005816:	dc49      	bgt.n	80058ac <UART_SetConfig+0x9d4>
 8005818:	2b00      	cmp	r3, #0
 800581a:	db7c      	blt.n	8005916 <UART_SetConfig+0xa3e>
 800581c:	2b20      	cmp	r3, #32
 800581e:	d87a      	bhi.n	8005916 <UART_SetConfig+0xa3e>
 8005820:	a201      	add	r2, pc, #4	@ (adr r2, 8005828 <UART_SetConfig+0x950>)
 8005822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005826:	bf00      	nop
 8005828:	080058b3 	.word	0x080058b3
 800582c:	080058bb 	.word	0x080058bb
 8005830:	08005917 	.word	0x08005917
 8005834:	08005917 	.word	0x08005917
 8005838:	080058c3 	.word	0x080058c3
 800583c:	08005917 	.word	0x08005917
 8005840:	08005917 	.word	0x08005917
 8005844:	08005917 	.word	0x08005917
 8005848:	080058d3 	.word	0x080058d3
 800584c:	08005917 	.word	0x08005917
 8005850:	08005917 	.word	0x08005917
 8005854:	08005917 	.word	0x08005917
 8005858:	08005917 	.word	0x08005917
 800585c:	08005917 	.word	0x08005917
 8005860:	08005917 	.word	0x08005917
 8005864:	08005917 	.word	0x08005917
 8005868:	080058e3 	.word	0x080058e3
 800586c:	08005917 	.word	0x08005917
 8005870:	08005917 	.word	0x08005917
 8005874:	08005917 	.word	0x08005917
 8005878:	08005917 	.word	0x08005917
 800587c:	08005917 	.word	0x08005917
 8005880:	08005917 	.word	0x08005917
 8005884:	08005917 	.word	0x08005917
 8005888:	08005917 	.word	0x08005917
 800588c:	08005917 	.word	0x08005917
 8005890:	08005917 	.word	0x08005917
 8005894:	08005917 	.word	0x08005917
 8005898:	08005917 	.word	0x08005917
 800589c:	08005917 	.word	0x08005917
 80058a0:	08005917 	.word	0x08005917
 80058a4:	08005917 	.word	0x08005917
 80058a8:	08005909 	.word	0x08005909
 80058ac:	2b40      	cmp	r3, #64	@ 0x40
 80058ae:	d02e      	beq.n	800590e <UART_SetConfig+0xa36>
 80058b0:	e031      	b.n	8005916 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058b2:	f7fd fc69 	bl	8003188 <HAL_RCC_GetPCLK1Freq>
 80058b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80058b8:	e033      	b.n	8005922 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058ba:	f7fd fc7b 	bl	80031b4 <HAL_RCC_GetPCLK2Freq>
 80058be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80058c0:	e02f      	b.n	8005922 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fe feaa 	bl	8004620 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80058cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d0:	e027      	b.n	8005922 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058d2:	f107 0318 	add.w	r3, r7, #24
 80058d6:	4618      	mov	r0, r3
 80058d8:	f7fe fff6 	bl	80048c8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058e0:	e01f      	b.n	8005922 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058e2:	4b2d      	ldr	r3, [pc, #180]	@ (8005998 <UART_SetConfig+0xac0>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 0320 	and.w	r3, r3, #32
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d009      	beq.n	8005902 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80058ee:	4b2a      	ldr	r3, [pc, #168]	@ (8005998 <UART_SetConfig+0xac0>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	08db      	lsrs	r3, r3, #3
 80058f4:	f003 0303 	and.w	r3, r3, #3
 80058f8:	4a28      	ldr	r2, [pc, #160]	@ (800599c <UART_SetConfig+0xac4>)
 80058fa:	fa22 f303 	lsr.w	r3, r2, r3
 80058fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005900:	e00f      	b.n	8005922 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005902:	4b26      	ldr	r3, [pc, #152]	@ (800599c <UART_SetConfig+0xac4>)
 8005904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005906:	e00c      	b.n	8005922 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005908:	4b25      	ldr	r3, [pc, #148]	@ (80059a0 <UART_SetConfig+0xac8>)
 800590a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800590c:	e009      	b.n	8005922 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800590e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005914:	e005      	b.n	8005922 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005916:	2300      	movs	r3, #0
 8005918:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005920:	bf00      	nop
    }

    if (pclk != 0U)
 8005922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005924:	2b00      	cmp	r3, #0
 8005926:	d021      	beq.n	800596c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592c:	4a1d      	ldr	r2, [pc, #116]	@ (80059a4 <UART_SetConfig+0xacc>)
 800592e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005932:	461a      	mov	r2, r3
 8005934:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005936:	fbb3 f2f2 	udiv	r2, r3, r2
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	085b      	lsrs	r3, r3, #1
 8005940:	441a      	add	r2, r3
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	fbb2 f3f3 	udiv	r3, r2, r3
 800594a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800594c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800594e:	2b0f      	cmp	r3, #15
 8005950:	d909      	bls.n	8005966 <UART_SetConfig+0xa8e>
 8005952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005954:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005958:	d205      	bcs.n	8005966 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800595a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800595c:	b29a      	uxth	r2, r3
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	60da      	str	r2, [r3, #12]
 8005964:	e002      	b.n	800596c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	2201      	movs	r2, #1
 8005970:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	2201      	movs	r2, #1
 8005978:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	2200      	movs	r2, #0
 8005980:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	2200      	movs	r2, #0
 8005986:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005988:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800598c:	4618      	mov	r0, r3
 800598e:	3748      	adds	r7, #72	@ 0x48
 8005990:	46bd      	mov	sp, r7
 8005992:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005996:	bf00      	nop
 8005998:	58024400 	.word	0x58024400
 800599c:	03d09000 	.word	0x03d09000
 80059a0:	003d0900 	.word	0x003d0900
 80059a4:	08006680 	.word	0x08006680

080059a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b4:	f003 0308 	and.w	r3, r3, #8
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d00a      	beq.n	80059d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00a      	beq.n	80059f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	430a      	orrs	r2, r1
 80059f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00a      	beq.n	8005a16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1a:	f003 0304 	and.w	r3, r3, #4
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00a      	beq.n	8005a38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	430a      	orrs	r2, r1
 8005a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3c:	f003 0310 	and.w	r3, r3, #16
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00a      	beq.n	8005a5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	430a      	orrs	r2, r1
 8005a58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5e:	f003 0320 	and.w	r3, r3, #32
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00a      	beq.n	8005a7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d01a      	beq.n	8005abe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005aa6:	d10a      	bne.n	8005abe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00a      	beq.n	8005ae0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	430a      	orrs	r2, r1
 8005ade:	605a      	str	r2, [r3, #4]
  }
}
 8005ae0:	bf00      	nop
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr

08005aec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b098      	sub	sp, #96	@ 0x60
 8005af0:	af02      	add	r7, sp, #8
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005afc:	f7fb fade 	bl	80010bc <HAL_GetTick>
 8005b00:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0308 	and.w	r3, r3, #8
 8005b0c:	2b08      	cmp	r3, #8
 8005b0e:	d12f      	bne.n	8005b70 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b10:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f88e 	bl	8005c40 <UART_WaitOnFlagUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d022      	beq.n	8005b70 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b32:	e853 3f00 	ldrex	r3, [r3]
 8005b36:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b3e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	461a      	mov	r2, r3
 8005b46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b4a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b50:	e841 2300 	strex	r3, r2, [r1]
 8005b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1e6      	bne.n	8005b2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2220      	movs	r2, #32
 8005b60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e063      	b.n	8005c38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b04      	cmp	r3, #4
 8005b7c:	d149      	bne.n	8005c12 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b7e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b86:	2200      	movs	r2, #0
 8005b88:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 f857 	bl	8005c40 <UART_WaitOnFlagUntilTimeout>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d03c      	beq.n	8005c12 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba0:	e853 3f00 	ldrex	r3, [r3]
 8005ba4:	623b      	str	r3, [r7, #32]
   return(result);
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bb8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bbe:	e841 2300 	strex	r3, r2, [r1]
 8005bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1e6      	bne.n	8005b98 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3308      	adds	r3, #8
 8005bd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	e853 3f00 	ldrex	r3, [r3]
 8005bd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f023 0301 	bic.w	r3, r3, #1
 8005be0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	3308      	adds	r3, #8
 8005be8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bea:	61fa      	str	r2, [r7, #28]
 8005bec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bee:	69b9      	ldr	r1, [r7, #24]
 8005bf0:	69fa      	ldr	r2, [r7, #28]
 8005bf2:	e841 2300 	strex	r3, r2, [r1]
 8005bf6:	617b      	str	r3, [r7, #20]
   return(result);
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d1e5      	bne.n	8005bca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2220      	movs	r2, #32
 8005c02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e012      	b.n	8005c38 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2220      	movs	r2, #32
 8005c16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3758      	adds	r7, #88	@ 0x58
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	603b      	str	r3, [r7, #0]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c50:	e04f      	b.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c58:	d04b      	beq.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c5a:	f7fb fa2f 	bl	80010bc <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	69ba      	ldr	r2, [r7, #24]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d302      	bcc.n	8005c70 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d101      	bne.n	8005c74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c70:	2303      	movs	r3, #3
 8005c72:	e04e      	b.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f003 0304 	and.w	r3, r3, #4
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d037      	beq.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c82:	68bb      	ldr	r3, [r7, #8]
 8005c84:	2b80      	cmp	r3, #128	@ 0x80
 8005c86:	d034      	beq.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	2b40      	cmp	r3, #64	@ 0x40
 8005c8c:	d031      	beq.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	69db      	ldr	r3, [r3, #28]
 8005c94:	f003 0308 	and.w	r3, r3, #8
 8005c98:	2b08      	cmp	r3, #8
 8005c9a:	d110      	bne.n	8005cbe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2208      	movs	r2, #8
 8005ca2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ca4:	68f8      	ldr	r0, [r7, #12]
 8005ca6:	f000 f839 	bl	8005d1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2208      	movs	r2, #8
 8005cae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e029      	b.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	69db      	ldr	r3, [r3, #28]
 8005cc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005cc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ccc:	d111      	bne.n	8005cf2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005cd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cd8:	68f8      	ldr	r0, [r7, #12]
 8005cda:	f000 f81f 	bl	8005d1c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2220      	movs	r2, #32
 8005ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e00f      	b.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69da      	ldr	r2, [r3, #28]
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	bf0c      	ite	eq
 8005d02:	2301      	moveq	r3, #1
 8005d04:	2300      	movne	r3, #0
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	461a      	mov	r2, r3
 8005d0a:	79fb      	ldrb	r3, [r7, #7]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d0a0      	beq.n	8005c52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
	...

08005d1c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b095      	sub	sp, #84	@ 0x54
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d2c:	e853 3f00 	ldrex	r3, [r3]
 8005d30:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	461a      	mov	r2, r3
 8005d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d42:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d44:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d46:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d4a:	e841 2300 	strex	r3, r2, [r1]
 8005d4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d1e6      	bne.n	8005d24 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	3308      	adds	r3, #8
 8005d5c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	e853 3f00 	ldrex	r3, [r3]
 8005d64:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d66:	69fa      	ldr	r2, [r7, #28]
 8005d68:	4b1e      	ldr	r3, [pc, #120]	@ (8005de4 <UART_EndRxTransfer+0xc8>)
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	3308      	adds	r3, #8
 8005d74:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d78:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d7e:	e841 2300 	strex	r3, r2, [r1]
 8005d82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1e5      	bne.n	8005d56 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d118      	bne.n	8005dc4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	e853 3f00 	ldrex	r3, [r3]
 8005d9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f023 0310 	bic.w	r3, r3, #16
 8005da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	461a      	mov	r2, r3
 8005dae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005db0:	61bb      	str	r3, [r7, #24]
 8005db2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db4:	6979      	ldr	r1, [r7, #20]
 8005db6:	69ba      	ldr	r2, [r7, #24]
 8005db8:	e841 2300 	strex	r3, r2, [r1]
 8005dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1e6      	bne.n	8005d92 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005dd8:	bf00      	nop
 8005dda:	3754      	adds	r7, #84	@ 0x54
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de2:	4770      	bx	lr
 8005de4:	effffffe 	.word	0xeffffffe

08005de8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b085      	sub	sp, #20
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d101      	bne.n	8005dfe <HAL_UARTEx_DisableFifoMode+0x16>
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	e027      	b.n	8005e4e <HAL_UARTEx_DisableFifoMode+0x66>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2224      	movs	r2, #36	@ 0x24
 8005e0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0201 	bic.w	r2, r2, #1
 8005e24:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005e2c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2220      	movs	r2, #32
 8005e40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr

08005e5a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b084      	sub	sp, #16
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
 8005e62:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d101      	bne.n	8005e72 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005e6e:	2302      	movs	r3, #2
 8005e70:	e02d      	b.n	8005ece <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2224      	movs	r2, #36	@ 0x24
 8005e7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f022 0201 	bic.w	r2, r2, #1
 8005e98:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 f850 	bl	8005f54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ecc:	2300      	movs	r3, #0
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3710      	adds	r7, #16
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}

08005ed6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ed6:	b580      	push	{r7, lr}
 8005ed8:	b084      	sub	sp, #16
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
 8005ede:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d101      	bne.n	8005eee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005eea:	2302      	movs	r3, #2
 8005eec:	e02d      	b.n	8005f4a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2224      	movs	r2, #36	@ 0x24
 8005efa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 0201 	bic.w	r2, r2, #1
 8005f14:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	683a      	ldr	r2, [r7, #0]
 8005f26:	430a      	orrs	r2, r1
 8005f28:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 f812 	bl	8005f54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2220      	movs	r2, #32
 8005f3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f48:	2300      	movs	r3, #0
}
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	3710      	adds	r7, #16
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
	...

08005f54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d108      	bne.n	8005f76 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005f74:	e031      	b.n	8005fda <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005f76:	2310      	movs	r3, #16
 8005f78:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005f7a:	2310      	movs	r3, #16
 8005f7c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	0e5b      	lsrs	r3, r3, #25
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	f003 0307 	and.w	r3, r3, #7
 8005f8c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	0f5b      	lsrs	r3, r3, #29
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	f003 0307 	and.w	r3, r3, #7
 8005f9c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f9e:	7bbb      	ldrb	r3, [r7, #14]
 8005fa0:	7b3a      	ldrb	r2, [r7, #12]
 8005fa2:	4911      	ldr	r1, [pc, #68]	@ (8005fe8 <UARTEx_SetNbDataToProcess+0x94>)
 8005fa4:	5c8a      	ldrb	r2, [r1, r2]
 8005fa6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005faa:	7b3a      	ldrb	r2, [r7, #12]
 8005fac:	490f      	ldr	r1, [pc, #60]	@ (8005fec <UARTEx_SetNbDataToProcess+0x98>)
 8005fae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005fb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005fbc:	7bfb      	ldrb	r3, [r7, #15]
 8005fbe:	7b7a      	ldrb	r2, [r7, #13]
 8005fc0:	4909      	ldr	r1, [pc, #36]	@ (8005fe8 <UARTEx_SetNbDataToProcess+0x94>)
 8005fc2:	5c8a      	ldrb	r2, [r1, r2]
 8005fc4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005fc8:	7b7a      	ldrb	r2, [r7, #13]
 8005fca:	4908      	ldr	r1, [pc, #32]	@ (8005fec <UARTEx_SetNbDataToProcess+0x98>)
 8005fcc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005fce:	fb93 f3f2 	sdiv	r3, r3, r2
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005fda:	bf00      	nop
 8005fdc:	3714      	adds	r7, #20
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	08006698 	.word	0x08006698
 8005fec:	080066a0 	.word	0x080066a0

08005ff0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ff0:	b084      	sub	sp, #16
 8005ff2:	b580      	push	{r7, lr}
 8005ff4:	b084      	sub	sp, #16
 8005ff6:	af00      	add	r7, sp, #0
 8005ff8:	6078      	str	r0, [r7, #4]
 8005ffa:	f107 001c 	add.w	r0, r7, #28
 8005ffe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006002:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006006:	2b01      	cmp	r3, #1
 8006008:	d121      	bne.n	800604e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800600e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68da      	ldr	r2, [r3, #12]
 800601a:	4b2c      	ldr	r3, [pc, #176]	@ (80060cc <USB_CoreInit+0xdc>)
 800601c:	4013      	ands	r3, r2
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68db      	ldr	r3, [r3, #12]
 8006026:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800602e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006032:	2b01      	cmp	r3, #1
 8006034:	d105      	bne.n	8006042 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 faaa 	bl	800659c <USB_CoreReset>
 8006048:	4603      	mov	r3, r0
 800604a:	73fb      	strb	r3, [r7, #15]
 800604c:	e01b      	b.n	8006086 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 fa9e 	bl	800659c <USB_CoreReset>
 8006060:	4603      	mov	r3, r0
 8006062:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006064:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006068:	2b00      	cmp	r3, #0
 800606a:	d106      	bne.n	800607a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006070:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	639a      	str	r2, [r3, #56]	@ 0x38
 8006078:	e005      	b.n	8006086 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800607e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006086:	7fbb      	ldrb	r3, [r7, #30]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d116      	bne.n	80060ba <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006090:	b29a      	uxth	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800609a:	4b0d      	ldr	r3, [pc, #52]	@ (80060d0 <USB_CoreInit+0xe0>)
 800609c:	4313      	orrs	r3, r2
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f043 0206 	orr.w	r2, r3, #6
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f043 0220 	orr.w	r2, r3, #32
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80060ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3710      	adds	r7, #16
 80060c0:	46bd      	mov	sp, r7
 80060c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060c6:	b004      	add	sp, #16
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	ffbdffbf 	.word	0xffbdffbf
 80060d0:	03ee0000 	.word	0x03ee0000

080060d4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f023 0201 	bic.w	r2, r3, #1
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80060f6:	b580      	push	{r7, lr}
 80060f8:	b084      	sub	sp, #16
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
 80060fe:	460b      	mov	r3, r1
 8006100:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006102:	2300      	movs	r3, #0
 8006104:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	68db      	ldr	r3, [r3, #12]
 800610a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006112:	78fb      	ldrb	r3, [r7, #3]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d115      	bne.n	8006144 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006124:	200a      	movs	r0, #10
 8006126:	f7fa ffd5 	bl	80010d4 <HAL_Delay>
      ms += 10U;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	330a      	adds	r3, #10
 800612e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 fa25 	bl	8006580 <USB_GetMode>
 8006136:	4603      	mov	r3, r0
 8006138:	2b01      	cmp	r3, #1
 800613a:	d01e      	beq.n	800617a <USB_SetCurrentMode+0x84>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006140:	d9f0      	bls.n	8006124 <USB_SetCurrentMode+0x2e>
 8006142:	e01a      	b.n	800617a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006144:	78fb      	ldrb	r3, [r7, #3]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d115      	bne.n	8006176 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006156:	200a      	movs	r0, #10
 8006158:	f7fa ffbc 	bl	80010d4 <HAL_Delay>
      ms += 10U;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	330a      	adds	r3, #10
 8006160:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006162:	6878      	ldr	r0, [r7, #4]
 8006164:	f000 fa0c 	bl	8006580 <USB_GetMode>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d005      	beq.n	800617a <USB_SetCurrentMode+0x84>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2bc7      	cmp	r3, #199	@ 0xc7
 8006172:	d9f0      	bls.n	8006156 <USB_SetCurrentMode+0x60>
 8006174:	e001      	b.n	800617a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	e005      	b.n	8006186 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2bc8      	cmp	r3, #200	@ 0xc8
 800617e:	d101      	bne.n	8006184 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e000      	b.n	8006186 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3710      	adds	r7, #16
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
	...

08006190 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006190:	b084      	sub	sp, #16
 8006192:	b580      	push	{r7, lr}
 8006194:	b086      	sub	sp, #24
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
 800619a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800619e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061a2:	2300      	movs	r3, #0
 80061a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80061aa:	2300      	movs	r3, #0
 80061ac:	613b      	str	r3, [r7, #16]
 80061ae:	e009      	b.n	80061c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	3340      	adds	r3, #64	@ 0x40
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	4413      	add	r3, r2
 80061ba:	2200      	movs	r2, #0
 80061bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	3301      	adds	r3, #1
 80061c2:	613b      	str	r3, [r7, #16]
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	2b0e      	cmp	r3, #14
 80061c8:	d9f2      	bls.n	80061b0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80061ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d11c      	bne.n	800620c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061e0:	f043 0302 	orr.w	r3, r3, #2
 80061e4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ea:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	e005      	b.n	8006218 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006210:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800621e:	461a      	mov	r2, r3
 8006220:	2300      	movs	r3, #0
 8006222:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006224:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006228:	2b01      	cmp	r3, #1
 800622a:	d10d      	bne.n	8006248 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800622c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006230:	2b00      	cmp	r3, #0
 8006232:	d104      	bne.n	800623e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006234:	2100      	movs	r1, #0
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 f968 	bl	800650c <USB_SetDevSpeed>
 800623c:	e008      	b.n	8006250 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800623e:	2101      	movs	r1, #1
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 f963 	bl	800650c <USB_SetDevSpeed>
 8006246:	e003      	b.n	8006250 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006248:	2103      	movs	r1, #3
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f95e 	bl	800650c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006250:	2110      	movs	r1, #16
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f8fa 	bl	800644c <USB_FlushTxFifo>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d001      	beq.n	8006262 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f924 	bl	80064b0 <USB_FlushRxFifo>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006278:	461a      	mov	r2, r3
 800627a:	2300      	movs	r3, #0
 800627c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006284:	461a      	mov	r2, r3
 8006286:	2300      	movs	r3, #0
 8006288:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006290:	461a      	mov	r2, r3
 8006292:	2300      	movs	r3, #0
 8006294:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006296:	2300      	movs	r3, #0
 8006298:	613b      	str	r3, [r7, #16]
 800629a:	e043      	b.n	8006324 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	015a      	lsls	r2, r3, #5
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062ae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062b2:	d118      	bne.n	80062e6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10a      	bne.n	80062d0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	015a      	lsls	r2, r3, #5
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	4413      	add	r3, r2
 80062c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062c6:	461a      	mov	r2, r3
 80062c8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80062cc:	6013      	str	r3, [r2, #0]
 80062ce:	e013      	b.n	80062f8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	015a      	lsls	r2, r3, #5
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062dc:	461a      	mov	r2, r3
 80062de:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80062e2:	6013      	str	r3, [r2, #0]
 80062e4:	e008      	b.n	80062f8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	015a      	lsls	r2, r3, #5
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	4413      	add	r3, r2
 80062ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062f2:	461a      	mov	r2, r3
 80062f4:	2300      	movs	r3, #0
 80062f6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006304:	461a      	mov	r2, r3
 8006306:	2300      	movs	r3, #0
 8006308:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	015a      	lsls	r2, r3, #5
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	4413      	add	r3, r2
 8006312:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006316:	461a      	mov	r2, r3
 8006318:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800631c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	3301      	adds	r3, #1
 8006322:	613b      	str	r3, [r7, #16]
 8006324:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006328:	461a      	mov	r2, r3
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	4293      	cmp	r3, r2
 800632e:	d3b5      	bcc.n	800629c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006330:	2300      	movs	r3, #0
 8006332:	613b      	str	r3, [r7, #16]
 8006334:	e043      	b.n	80063be <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	015a      	lsls	r2, r3, #5
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	4413      	add	r3, r2
 800633e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006348:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800634c:	d118      	bne.n	8006380 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10a      	bne.n	800636a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	015a      	lsls	r2, r3, #5
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	4413      	add	r3, r2
 800635c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006360:	461a      	mov	r2, r3
 8006362:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006366:	6013      	str	r3, [r2, #0]
 8006368:	e013      	b.n	8006392 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	4413      	add	r3, r2
 8006372:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006376:	461a      	mov	r2, r3
 8006378:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	e008      	b.n	8006392 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	4413      	add	r3, r2
 8006388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800638c:	461a      	mov	r2, r3
 800638e:	2300      	movs	r3, #0
 8006390:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	015a      	lsls	r2, r3, #5
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	4413      	add	r3, r2
 800639a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800639e:	461a      	mov	r2, r3
 80063a0:	2300      	movs	r3, #0
 80063a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80063a4:	693b      	ldr	r3, [r7, #16]
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4413      	add	r3, r2
 80063ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063b0:	461a      	mov	r2, r3
 80063b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80063b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	3301      	adds	r3, #1
 80063bc:	613b      	str	r3, [r7, #16]
 80063be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063c2:	461a      	mov	r2, r3
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d3b5      	bcc.n	8006336 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	68fa      	ldr	r2, [r7, #12]
 80063d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063dc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2200      	movs	r2, #0
 80063e2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80063ea:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80063ec:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d105      	bne.n	8006400 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	f043 0210 	orr.w	r2, r3, #16
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	699a      	ldr	r2, [r3, #24]
 8006404:	4b0f      	ldr	r3, [pc, #60]	@ (8006444 <USB_DevInit+0x2b4>)
 8006406:	4313      	orrs	r3, r2
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800640c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006410:	2b00      	cmp	r3, #0
 8006412:	d005      	beq.n	8006420 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	f043 0208 	orr.w	r2, r3, #8
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006420:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006424:	2b01      	cmp	r3, #1
 8006426:	d105      	bne.n	8006434 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	699a      	ldr	r2, [r3, #24]
 800642c:	4b06      	ldr	r3, [pc, #24]	@ (8006448 <USB_DevInit+0x2b8>)
 800642e:	4313      	orrs	r3, r2
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006434:	7dfb      	ldrb	r3, [r7, #23]
}
 8006436:	4618      	mov	r0, r3
 8006438:	3718      	adds	r7, #24
 800643a:	46bd      	mov	sp, r7
 800643c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006440:	b004      	add	sp, #16
 8006442:	4770      	bx	lr
 8006444:	803c3800 	.word	0x803c3800
 8006448:	40000004 	.word	0x40000004

0800644c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006456:	2300      	movs	r3, #0
 8006458:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	3301      	adds	r3, #1
 800645e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006466:	d901      	bls.n	800646c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e01b      	b.n	80064a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	daf2      	bge.n	800645a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006474:	2300      	movs	r3, #0
 8006476:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	019b      	lsls	r3, r3, #6
 800647c:	f043 0220 	orr.w	r2, r3, #32
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	3301      	adds	r3, #1
 8006488:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006490:	d901      	bls.n	8006496 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	e006      	b.n	80064a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	f003 0320 	and.w	r3, r3, #32
 800649e:	2b20      	cmp	r3, #32
 80064a0:	d0f0      	beq.n	8006484 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3714      	adds	r7, #20
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064b8:	2300      	movs	r3, #0
 80064ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	3301      	adds	r3, #1
 80064c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064c8:	d901      	bls.n	80064ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e018      	b.n	8006500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	daf2      	bge.n	80064bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80064d6:	2300      	movs	r3, #0
 80064d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2210      	movs	r2, #16
 80064de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	3301      	adds	r3, #1
 80064e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064ec:	d901      	bls.n	80064f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e006      	b.n	8006500 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	f003 0310 	and.w	r3, r3, #16
 80064fa:	2b10      	cmp	r3, #16
 80064fc:	d0f0      	beq.n	80064e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3714      	adds	r7, #20
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr

0800650c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	78fb      	ldrb	r3, [r7, #3]
 8006526:	68f9      	ldr	r1, [r7, #12]
 8006528:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800652c:	4313      	orrs	r3, r2
 800652e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr

0800653e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800653e:	b480      	push	{r7}
 8006540:	b085      	sub	sp, #20
 8006542:	af00      	add	r7, sp, #0
 8006544:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006558:	f023 0303 	bic.w	r3, r3, #3
 800655c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	68fa      	ldr	r2, [r7, #12]
 8006568:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800656c:	f043 0302 	orr.w	r3, r3, #2
 8006570:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006580:	b480      	push	{r7}
 8006582:	b083      	sub	sp, #12
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	f003 0301 	and.w	r3, r3, #1
}
 8006590:	4618      	mov	r0, r3
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800659c:	b480      	push	{r7}
 800659e:	b085      	sub	sp, #20
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065a4:	2300      	movs	r3, #0
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	3301      	adds	r3, #1
 80065ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065b4:	d901      	bls.n	80065ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e01b      	b.n	80065f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	daf2      	bge.n	80065a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80065c2:	2300      	movs	r3, #0
 80065c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	f043 0201 	orr.w	r2, r3, #1
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	3301      	adds	r3, #1
 80065d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065de:	d901      	bls.n	80065e4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80065e0:	2303      	movs	r3, #3
 80065e2:	e006      	b.n	80065f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	f003 0301 	and.w	r3, r3, #1
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d0f0      	beq.n	80065d2 <USB_CoreReset+0x36>

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr

080065fe <memset>:
 80065fe:	4402      	add	r2, r0
 8006600:	4603      	mov	r3, r0
 8006602:	4293      	cmp	r3, r2
 8006604:	d100      	bne.n	8006608 <memset+0xa>
 8006606:	4770      	bx	lr
 8006608:	f803 1b01 	strb.w	r1, [r3], #1
 800660c:	e7f9      	b.n	8006602 <memset+0x4>
	...

08006610 <__libc_init_array>:
 8006610:	b570      	push	{r4, r5, r6, lr}
 8006612:	4d0d      	ldr	r5, [pc, #52]	@ (8006648 <__libc_init_array+0x38>)
 8006614:	4c0d      	ldr	r4, [pc, #52]	@ (800664c <__libc_init_array+0x3c>)
 8006616:	1b64      	subs	r4, r4, r5
 8006618:	10a4      	asrs	r4, r4, #2
 800661a:	2600      	movs	r6, #0
 800661c:	42a6      	cmp	r6, r4
 800661e:	d109      	bne.n	8006634 <__libc_init_array+0x24>
 8006620:	4d0b      	ldr	r5, [pc, #44]	@ (8006650 <__libc_init_array+0x40>)
 8006622:	4c0c      	ldr	r4, [pc, #48]	@ (8006654 <__libc_init_array+0x44>)
 8006624:	f000 f818 	bl	8006658 <_init>
 8006628:	1b64      	subs	r4, r4, r5
 800662a:	10a4      	asrs	r4, r4, #2
 800662c:	2600      	movs	r6, #0
 800662e:	42a6      	cmp	r6, r4
 8006630:	d105      	bne.n	800663e <__libc_init_array+0x2e>
 8006632:	bd70      	pop	{r4, r5, r6, pc}
 8006634:	f855 3b04 	ldr.w	r3, [r5], #4
 8006638:	4798      	blx	r3
 800663a:	3601      	adds	r6, #1
 800663c:	e7ee      	b.n	800661c <__libc_init_array+0xc>
 800663e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006642:	4798      	blx	r3
 8006644:	3601      	adds	r6, #1
 8006646:	e7f2      	b.n	800662e <__libc_init_array+0x1e>
 8006648:	080066b0 	.word	0x080066b0
 800664c:	080066b0 	.word	0x080066b0
 8006650:	080066b0 	.word	0x080066b0
 8006654:	080066b4 	.word	0x080066b4

08006658 <_init>:
 8006658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665a:	bf00      	nop
 800665c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800665e:	bc08      	pop	{r3}
 8006660:	469e      	mov	lr, r3
 8006662:	4770      	bx	lr

08006664 <_fini>:
 8006664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006666:	bf00      	nop
 8006668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800666a:	bc08      	pop	{r3}
 800666c:	469e      	mov	lr, r3
 800666e:	4770      	bx	lr
