#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Aug 21 11:22:32 2025
# Process ID         : 16156
# Current directory  : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1
# Command line       : vivado.exe -log spi_to_dma_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source spi_to_dma_wrapper.tcl -notrace
# Log file           : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper.vdi
# Journal file       : C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1\vivado.jou
# Running On         : LAPTOP-UKM8GMC3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 4800U with Radeon Graphics         
# CPU Frequency      : 1797 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16498 MB
# Swap memory        : 16106 MB
# Total Virtual      : 32604 MB
# Available Virtual  : 17968 MB
#-----------------------------------------------------------
source spi_to_dma_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/ip/spi_fifo_axis_zedboard'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS/IP/LVDS_to_AXIS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.cache/ip 
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 490.969 ; gain = 94.016
Command: link_design -top spi_to_dma_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 791.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_processing_system7_0_0_2/spi_to_dma_processing_system7_0_0.xdc] for cell 'spi_to_dma_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0_board.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/bd_2a6b_psr_aclk_0.xdc] for cell 'spi_to_dma_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/smartconnect.xdc] for cell 'spi_to_dma_i/axi_smc/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0_board.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/spi_to_dma_rst_ps7_0_50M_0.xdc] for cell 'spi_to_dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_board.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0_board.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/spi_to_dma_axi_gpio_0.xdc] for cell 'spi_to_dma_i/axi_gpio/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_LVDS_DMA/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_ila_LVDS_DMA_0/ila_v6_2/constraints/ila.xdc] for cell 'spi_to_dma_i/ila_DMA_PS/inst'
Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'spi_interrupt_n'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'attiny_sclk'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'attiny_sda_mosi'. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/spi_to_dma_axi_dma_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1563.820 ; gain = 586.730
Finished Parsing XDC File [c:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.gen/sources_1/bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/spi_to_dma_axi_quad_spi_0_0_clocks.xdc] for cell 'spi_to_dma_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 76 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 9 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1563.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 404 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 400 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

15 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1563.820 ; gain = 1072.852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1563.820 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 108146ff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.747 . Memory (MB): peak = 1563.820 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1959.074 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1960.734 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1f51855ab

Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 1960.734 ; gain = 21.527
Phase 1.1 Core Generation And Design Setup | Checksum: 1f51855ab

Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 1960.734 ; gain = 21.527

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f51855ab

Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 1960.734 ; gain = 21.527
Phase 1 Initialization | Checksum: 1f51855ab

Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 1960.734 ; gain = 21.527

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f51855ab

Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1960.734 ; gain = 21.527

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f51855ab

Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1960.734 ; gain = 21.527
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f51855ab

Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1960.734 ; gain = 21.527

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 82 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1448b28f2

Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1960.734 ; gain = 21.527
Retarget | Checksum: 1448b28f2
INFO: [Opt 31-389] Phase Retarget created 41 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Retarget, 216 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: c25cec88

Time (s): cpu = 00:00:06 ; elapsed = 00:01:37 . Memory (MB): peak = 1960.734 ; gain = 21.527
Constant propagation | Checksum: c25cec88
INFO: [Opt 31-389] Phase Constant propagation created 20 cells and removed 88 cells
INFO: [Opt 31-1021] In phase Constant propagation, 185 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1960.734 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1960.734 ; gain = 0.000
Phase 5 Sweep | Checksum: a4f2d16d

Time (s): cpu = 00:00:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527
Sweep | Checksum: a4f2d16d
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 609 cells
INFO: [Opt 31-1021] In phase Sweep, 1605 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: a4f2d16d

Time (s): cpu = 00:00:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527
BUFG optimization | Checksum: a4f2d16d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: a4f2d16d

Time (s): cpu = 00:00:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527
Shift Register Optimization | Checksum: a4f2d16d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 941ebd5d

Time (s): cpu = 00:00:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527
Post Processing Netlist | Checksum: 941ebd5d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 205 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 190fd26e8

Time (s): cpu = 00:00:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1960.734 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 190fd26e8

Time (s): cpu = 00:00:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527
Phase 9 Finalization | Checksum: 190fd26e8

Time (s): cpu = 00:00:08 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              41  |             130  |                                            216  |
|  Constant propagation         |              20  |              88  |                                            185  |
|  Sweep                        |              11  |             609  |                                           1605  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            205  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 190fd26e8

Time (s): cpu = 00:00:09 ; elapsed = 00:01:39 . Memory (MB): peak = 1960.734 ; gain = 21.527

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 2 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 19ee68272

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2146.895 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19ee68272

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.895 ; gain = 186.160

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19ee68272

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2146.895 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2146.895 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cb27e096

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:51 . Memory (MB): peak = 2146.895 ; gain = 583.074
INFO: [Vivado 12-24828] Executing command : report_drc -file spi_to_dma_wrapper_drc_opted.rpt -pb spi_to_dma_wrapper_drc_opted.pb -rpx spi_to_dma_wrapper_drc_opted.rpx
Command: report_drc -file spi_to_dma_wrapper_drc_opted.rpt -pb spi_to_dma_wrapper_drc_opted.pb -rpx spi_to_dma_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.895 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2146.895 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2146.895 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 123f9c2c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2146.895 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15e5729ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11873a14a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11873a14a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11873a14a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17be63fb3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12951cebd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12951cebd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1aabe3cf1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 19157eac7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 573 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 236 nets or LUTs. Breaked 0 LUT, combined 236 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2146.895 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            236  |                   236  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            236  |                   236  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 26ec290fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 231245e76

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 2 Global Placement | Checksum: 231245e76

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ed7dafac

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf934b09

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 197ec9810

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d6982e44

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15c7f8c94

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15f0bcf96

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d5c9b31f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d5c9b31f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 58f22a7b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.910 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e4c997b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.638 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: ed6a3226

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 58f22a7b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.910. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: b2ee220a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: b2ee220a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b2ee220a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b2ee220a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: b2ee220a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2146.895 ; gain = 0.000

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14329147b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000
Ending Placer Task | Checksum: d67706c6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2146.895 ; gain = 0.000
88 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file spi_to_dma_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file spi_to_dma_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file spi_to_dma_wrapper_utilization_placed.rpt -pb spi_to_dma_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.895 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2146.895 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.910 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.895 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2146.895 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2146.895 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2146.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 55d3da4 ConstDB: 0 ShapeSum: bb205632 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: fda478d6 | NumContArr: e63b375f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 36931a56f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2246.242 ; gain = 99.348

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 36931a56f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2246.242 ; gain = 99.348

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 36931a56f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2246.242 ; gain = 99.348
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 201bf6096

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2292.980 ; gain = 146.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.063  | TNS=0.000  | WHS=-0.230 | THS=-345.776|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1989f8a9b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2292.980 ; gain = 146.086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.063  | TNS=0.000  | WHS=-0.062 | THS=-0.132 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1d76256a9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2295.266 ; gain = 148.371

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000517759 %
  Global Horizontal Routing Utilization  = 8.45166e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14345
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14339
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 3

Phase 2 Router Initialization | Checksum: 17dd4983f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 17dd4983f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23737f91f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2297.043 ; gain = 150.148
Phase 4 Initial Routing | Checksum: 23737f91f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 898
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.343  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1cfedf3ef

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.343  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 265461c36

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.343  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2dcef6492

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.043 ; gain = 150.148
Phase 5 Rip-up And Reroute | Checksum: 2dcef6492

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2dcef6492

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2dcef6492

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.043 ; gain = 150.148
Phase 6 Delay and Skew Optimization | Checksum: 2dcef6492

Time (s): cpu = 00:01:06 ; elapsed = 00:00:51 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.357  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 26418daa6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2297.043 ; gain = 150.148
Phase 7 Post Hold Fix | Checksum: 26418daa6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.23651 %
  Global Horizontal Routing Utilization  = 2.85455 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 26418daa6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 26418daa6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:53 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 228309b7a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 228309b7a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2297.043 ; gain = 150.148

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.357  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 228309b7a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 2297.043 ; gain = 150.148
Total Elapsed time in route_design: 54.244 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13d356472

Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 2297.043 ; gain = 150.148
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13d356472

Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 2297.043 ; gain = 150.148

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 17 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2297.043 ; gain = 150.148
INFO: [Vivado 12-24828] Executing command : report_drc -file spi_to_dma_wrapper_drc_routed.rpt -pb spi_to_dma_wrapper_drc_routed.pb -rpx spi_to_dma_wrapper_drc_routed.rpx
Command: report_drc -file spi_to_dma_wrapper_drc_routed.rpt -pb spi_to_dma_wrapper_drc_routed.pb -rpx spi_to_dma_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2339.625 ; gain = 42.582
INFO: [Vivado 12-24828] Executing command : report_methodology -file spi_to_dma_wrapper_methodology_drc_routed.rpt -pb spi_to_dma_wrapper_methodology_drc_routed.pb -rpx spi_to_dma_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file spi_to_dma_wrapper_methodology_drc_routed.rpt -pb spi_to_dma_wrapper_methodology_drc_routed.pb -rpx spi_to_dma_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.152 ; gain = 39.527
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file spi_to_dma_wrapper_timing_summary_routed.rpt -pb spi_to_dma_wrapper_timing_summary_routed.pb -rpx spi_to_dma_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file spi_to_dma_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file spi_to_dma_wrapper_route_status.rpt -pb spi_to_dma_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file spi_to_dma_wrapper_power_routed.rpt -pb spi_to_dma_wrapper_power_summary_routed.pb -rpx spi_to_dma_wrapper_power_routed.rpx
Command: report_power -file spi_to_dma_wrapper_power_routed.rpt -pb spi_to_dma_wrapper_power_summary_routed.pb -rpx spi_to_dma_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
130 Infos, 19 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file spi_to_dma_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file spi_to_dma_wrapper_bus_skew_routed.rpt -pb spi_to_dma_wrapper_bus_skew_routed.pb -rpx spi_to_dma_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2419.539 ; gain = 122.496
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2449.562 ; gain = 15.539
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2456.434 ; gain = 22.410
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2456.434 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 2456.434 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2456.434 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2456.434 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2456.434 ; gain = 22.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/marce/OneDrive/Dokumente/zynq_project/LVDS2DMAc/project_1/project_1.runs/impl_1/spi_to_dma_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <spi_to_dma_i/LVDS_to_AXIS_0/inst/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force spi_to_dma_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./spi_to_dma_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 19 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2955.695 ; gain = 499.262
INFO: [Common 17-206] Exiting Vivado at Thu Aug 21 11:27:53 2025...
