<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 12.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>H:\Win7\Xilinx\12.3_XPS\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_1.twr -v 30 -l 30 config_1_routed.ncd config_1.pcf

</twCmdLine><twDesign>config_1_routed.ncd</twDesign><twDesignPath>config_1_routed.ncd</twDesignPath><twPCF>config_1.pcf</twPCF><twPcfPath>config_1.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2010-09-15, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="5"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="6" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="U0_clocks/mmcm_adv_inst/CLKIN1" logResource="U0_clocks/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_clocks/clkin1"/><twPinLimit anchorID="7" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="U0_clocks/mmcm_adv_inst/CLKIN1" logResource="U0_clocks/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_clocks/clkin1"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.572" period="5.000" constraintValue="5.000" deviceLimit="1.428" freqLimit="700.280" physResource="U0_clocks/mmcm_adv_inst/CLKIN1" logResource="U0_clocks/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_clocks/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="3.572" period="5.000" constraintValue="5.000" deviceLimit="1.428" freqLimit="700.280" physResource="U0_clocks/mmcm_adv_inst/CLKFBOUT" logResource="U0_clocks/mmcm_adv_inst/CLKFBOUT" locationPin="MMCM_ADV_X0Y0.CLKFBOUT" clockNet="U0_clocks/clkfbout"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="8.572" period="10.000" constraintValue="10.000" deviceLimit="1.428" freqLimit="700.280" physResource="U0_clocks/mmcm_adv_inst/CLKOUT0" logResource="U0_clocks/mmcm_adv_inst/CLKOUT0" locationPin="MMCM_ADV_X0Y0.CLKOUT0" clockNet="U0_clocks/clkout0"/><twPinLimit anchorID="11" type="MAXPERIOD" name="Tmmcmper_CLKIN" slack="95.000" period="5.000" constraintValue="5.000" deviceLimit="100.000" freqLimit="10.000" physResource="U0_clocks/mmcm_adv_inst/CLKIN1" logResource="U0_clocks/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_clocks/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U0_clocks_clkout0 = PERIOD TIMEGRP &quot;U0_clocks_clkout0&quot; TS_clk_p / 0.5 HIGH         50%;</twConstName><twItemCnt>1024</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>224</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.845</twMinPer></twConstHead><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.155</twSlack><twSrc BELType="FF">count_24</twSrc><twDest BELType="FF">test_count_r</twDest><twTotPathDel>2.722</twTotPathDel><twClkSkew dest = "1.550" src = "1.609">0.059</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_24</twSrc><twDest BELType='FF'>test_count_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[27]</twComp><twBEL>count_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.370</twDelInfo><twComp>count[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>test_count_r</twComp><twBEL>test_count_r</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>2.370</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.543</twSlack><twSrc BELType="FF">count_27</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.496</twTotPathDel><twClkSkew dest = "1.712" src = "1.609">-0.103</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_27</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[27]</twComp><twBEL>count_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>count[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y167.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[4]</twComp><twBEL>U1_RP_Bram/addr(4)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(4)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.570</twDelInfo><twComp>U1_RP_Bram/addr[4]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.611</twRouteDel><twTotDel>2.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.611</twSlack><twSrc BELType="FF">count_23</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.428</twTotPathDel><twClkSkew dest = "1.712" src = "1.609">-0.103</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_23</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[23]</twComp><twBEL>count_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>count[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[4]</twComp><twBEL>U1_RP_Bram/addr(0)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(0)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>U1_RP_Bram/addr[0]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.543</twRouteDel><twTotDel>2.428</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.652</twSlack><twSrc BELType="FF">count_25</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.387</twTotPathDel><twClkSkew dest = "1.712" src = "1.609">-0.103</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_25</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y159.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[27]</twComp><twBEL>count_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y166.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.918</twDelInfo><twComp>count[25]</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y166.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[2]</twComp><twBEL>U1_RP_Bram/addr(2)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(2)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U1_RP_Bram/addr[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.502</twRouteDel><twTotDel>2.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.723</twSlack><twSrc BELType="FF">count_32</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.238</twTotPathDel><twClkSkew dest = "1.090" src = "1.065">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_32</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[34]</twComp><twBEL>count_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y164.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>count[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[10]</twComp><twBEL>U1_RP_Bram/addr(9)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(9)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>U1_RP_Bram/addr[9]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>2.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.736</twSlack><twSrc BELType="FF">count_31</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.225</twTotPathDel><twClkSkew dest = "1.090" src = "1.065">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_31</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y160.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[31]</twComp><twBEL>count_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>count[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[7]</twComp><twBEL>U1_RP_Bram/addr(8)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(8)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL11</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>U1_RP_Bram/addr[8]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.807</twSlack><twSrc BELType="FF">count_34</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.154</twTotPathDel><twClkSkew dest = "1.090" src = "1.065">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_34</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y161.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[34]</twComp><twBEL>count_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>count[34]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[10]</twComp><twBEL>U1_RP_Bram/addr(11)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(11)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U1_RP_Bram/addr[11]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.269</twRouteDel><twTotDel>2.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.827</twSlack><twSrc BELType="FF">count_29</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.134</twTotPathDel><twClkSkew dest = "1.090" src = "1.065">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_29</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y160.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[31]</twComp><twBEL>count_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y166.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>count[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y166.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[7]</twComp><twBEL>U1_RP_Bram/addr(6)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(6)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL9</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>U1_RP_Bram/addr[6]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.249</twRouteDel><twTotDel>2.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.836</twSlack><twSrc BELType="FF">count_24</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.203</twTotPathDel><twClkSkew dest = "1.712" src = "1.609">-0.103</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_24</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[27]</twComp><twBEL>count_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X106Y161.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>count[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X106Y161.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[1]</twComp><twBEL>U1_RP_Bram/addr(1)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(1)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>U1_RP_Bram/addr[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.318</twRouteDel><twTotDel>2.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.892</twSlack><twSrc BELType="FF">count_26</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.147</twTotPathDel><twClkSkew dest = "1.712" src = "1.609">-0.103</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_26</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[27]</twComp><twBEL>count_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X111Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>count[26]</twComp></twPathDel><twPathDel><twSite>SLICE_X111Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[2]</twComp><twBEL>U1_RP_Bram/addr(3)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(3)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U1_RP_Bram/addr[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.262</twRouteDel><twTotDel>2.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.900</twSlack><twSrc BELType="FF">count_30</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.061</twTotPathDel><twClkSkew dest = "1.090" src = "1.065">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_30</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y160.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[31]</twComp><twBEL>count_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y166.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>count[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[7]</twComp><twBEL>U1_RP_Bram/addr(7)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(7)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL10</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U1_RP_Bram/addr[7]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.176</twRouteDel><twTotDel>2.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.906</twSlack><twSrc BELType="FF">count_28</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>2.055</twTotPathDel><twClkSkew dest = "1.090" src = "1.065">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_28</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y160.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[31]</twComp><twBEL>count_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>count[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[10]</twComp><twBEL>U1_RP_Bram/addr(5)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(5)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL8</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/addr[5]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>1.170</twRouteDel><twTotDel>2.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.103</twSlack><twSrc BELType="FF">count_33</twSrc><twDest BELType="RAM">U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twTotPathDel>1.858</twTotPathDel><twClkSkew dest = "1.090" src = "1.065">-0.025</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_33</twSrc><twDest BELType='RAM'>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X105Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y161.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[34]</twComp><twBEL>count_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>count[33]</twComp></twPathDel><twPathDel><twSite>SLICE_X110Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U1_RP_Bram/addr[10]</twComp><twBEL>U1_RP_Bram/addr(10)_PROXY</twBEL><twPartitionPin>U1_RP_Bram.addr(10)</twPartitionPin></twPathDel><twPathDel><twSite>RAMB36_X5Y33.ADDRARDADDRL13</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>U1_RP_Bram/addr[10]</twComp></twPathDel><twPathDel><twSite>RAMB36_X5Y33.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twComp><twBEL>U1_RP_Bram/RAMB36_inst/RAMB36_EXP</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.123</twSlack><twSrc BELType="FF">U2_RP_Count/count_3</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd2</twDest><twTotPathDel>1.749</twTotPathDel><twClkSkew dest = "1.063" src = "1.127">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_3</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[3]</twComp><twBEL>U2_RP_Count/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y72.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.589</twDelInfo><twComp>U2_RP_Count/count[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd2-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd2</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.314</twRouteDel><twTotDel>1.749</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.127</twSlack><twSrc BELType="FF">U2_RP_Count/count_4</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd2</twDest><twTotPathDel>1.745</twTotPathDel><twClkSkew dest = "1.063" src = "1.127">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_4</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[7]</twComp><twBEL>U2_RP_Count/count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y72.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>U2_RP_Count/count[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd2-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd2</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>1.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.177</twSlack><twSrc BELType="FF">U2_RP_Count/count_16</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd1</twDest><twTotPathDel>1.738</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_16</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[19]</twComp><twBEL>U2_RP_Count/count_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>U2_RP_Count/count[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd1</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd1-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd1</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.260</twRouteDel><twTotDel>1.738</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.192</twSlack><twSrc BELType="FF">U2_RP_Count/count_22</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd2</twDest><twTotPathDel>1.678</twTotPathDel><twClkSkew dest = "1.063" src = "1.129">0.066</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_22</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[23]</twComp><twBEL>U2_RP_Count/count_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>U2_RP_Count/count[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd1</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd2-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd2</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.243</twRouteDel><twTotDel>1.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.238</twSlack><twSrc BELType="FF">count_1</twSrc><twDest BELType="FF">count_33</twDest><twTotPathDel>1.714</twTotPathDel><twClkSkew dest = "1.623" src = "1.607">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_1</twSrc><twDest BELType='FF'>count_33</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X105Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y153.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[3]</twComp><twBEL>count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y153.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>count[3]</twComp><twBEL>count[1]_rt</twBEL><twBEL>Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[7]</twComp><twBEL>Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[11]</twComp><twBEL>Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[15]</twComp><twBEL>Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[19]</twComp><twBEL>Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[23]</twComp><twBEL>Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[27]</twComp><twBEL>Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y160.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[31]</twComp><twBEL>Mcount_count_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y161.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y161.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count[34]</twComp><twBEL>Mcount_count_xor&lt;34&gt;</twBEL><twBEL>count_33</twBEL></twPathDel><twLogDel>1.440</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>1.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.250</twSlack><twSrc BELType="FF">U2_RP_Count/count_0</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd2</twDest><twTotPathDel>1.622</twTotPathDel><twClkSkew dest = "1.063" src = "1.127">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_0</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[3]</twComp><twBEL>U2_RP_Count/count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y72.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>U2_RP_Count/count[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd2-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd2</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>1.622</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.263</twSlack><twSrc BELType="FF">count_1</twSrc><twDest BELType="FF">count_34</twDest><twTotPathDel>1.689</twTotPathDel><twClkSkew dest = "1.623" src = "1.607">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_1</twSrc><twDest BELType='FF'>count_34</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X105Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y153.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[3]</twComp><twBEL>count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y153.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>count[3]</twComp><twBEL>count[1]_rt</twBEL><twBEL>Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[7]</twComp><twBEL>Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[11]</twComp><twBEL>Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[15]</twComp><twBEL>Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[19]</twComp><twBEL>Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[23]</twComp><twBEL>Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[27]</twComp><twBEL>Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y160.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[31]</twComp><twBEL>Mcount_count_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y161.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y161.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>count[34]</twComp><twBEL>Mcount_count_xor&lt;34&gt;</twBEL><twBEL>count_34</twBEL></twPathDel><twLogDel>1.415</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>1.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.264</twSlack><twSrc BELType="FF">U2_RP_Count/count_22</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd1</twDest><twTotPathDel>1.650</twTotPathDel><twClkSkew dest = "0.094" src = "0.116">0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_22</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[23]</twComp><twBEL>U2_RP_Count/count_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>U2_RP_Count/count[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd1</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd1</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd1-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd1</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.172</twRouteDel><twTotDel>1.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.276</twSlack><twSrc BELType="FF">count_1</twSrc><twDest BELType="FF">count_31</twDest><twTotPathDel>1.676</twTotPathDel><twClkSkew dest = "1.623" src = "1.607">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_1</twSrc><twDest BELType='FF'>count_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X105Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y153.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[3]</twComp><twBEL>count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y153.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>count[3]</twComp><twBEL>count[1]_rt</twBEL><twBEL>Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[7]</twComp><twBEL>Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[11]</twComp><twBEL>Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[15]</twComp><twBEL>Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[19]</twComp><twBEL>Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[23]</twComp><twBEL>Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[27]</twComp><twBEL>Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y160.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>count[31]</twComp><twBEL>Mcount_count_cy&lt;31&gt;</twBEL><twBEL>count_31</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>1.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>83.7</twPctLog><twPctRoute>16.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.297</twSlack><twSrc BELType="FF">count_1</twSrc><twDest BELType="FF">count_32</twDest><twTotPathDel>1.655</twTotPathDel><twClkSkew dest = "1.623" src = "1.607">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_1</twSrc><twDest BELType='FF'>count_32</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X105Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y153.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[3]</twComp><twBEL>count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y153.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>count[3]</twComp><twBEL>count[1]_rt</twBEL><twBEL>Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[7]</twComp><twBEL>Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[11]</twComp><twBEL>Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[15]</twComp><twBEL>Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[19]</twComp><twBEL>Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[23]</twComp><twBEL>Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[27]</twComp><twBEL>Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y160.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[31]</twComp><twBEL>Mcount_count_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y161.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y161.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>count[34]</twComp><twBEL>Mcount_count_xor&lt;34&gt;</twBEL><twBEL>count_32</twBEL></twPathDel><twLogDel>1.381</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>1.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>83.4</twPctLog><twPctRoute>16.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.304</twSlack><twSrc BELType="FF">U2_RP_Count/count_21</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd2</twDest><twTotPathDel>1.566</twTotPathDel><twClkSkew dest = "1.063" src = "1.129">0.066</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_21</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y77.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[23]</twComp><twBEL>U2_RP_Count/count_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>U2_RP_Count/count[21]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd1</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd2-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd2</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>1.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.307</twSlack><twSrc BELType="FF">U2_RP_Count/count_1</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd2</twDest><twTotPathDel>1.565</twTotPathDel><twClkSkew dest = "1.063" src = "1.127">0.064</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_1</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[3]</twComp><twBEL>U2_RP_Count/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y72.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>U2_RP_Count/count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd2-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd2</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>1.130</twRouteDel><twTotDel>1.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.307</twSlack><twSrc BELType="FF">U2_RP_Count/count_12</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd1</twDest><twTotPathDel>1.608</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_12</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[15]</twComp><twBEL>U2_RP_Count/count_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>U2_RP_Count/count[12]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd1</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd1-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd1</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.130</twRouteDel><twTotDel>1.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.315</twSlack><twSrc BELType="FF">count_5</twSrc><twDest BELType="FF">count_33</twDest><twTotPathDel>1.636</twTotPathDel><twClkSkew dest = "1.623" src = "1.608">-0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_5</twSrc><twDest BELType='FF'>count_33</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X105Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[7]</twComp><twBEL>count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>count[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y154.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>count[7]</twComp><twBEL>count[5]_rt</twBEL><twBEL>Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[11]</twComp><twBEL>Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[15]</twComp><twBEL>Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[19]</twComp><twBEL>Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[23]</twComp><twBEL>Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[27]</twComp><twBEL>Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y160.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[31]</twComp><twBEL>Mcount_count_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y161.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y161.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count[34]</twComp><twBEL>Mcount_count_xor&lt;34&gt;</twBEL><twBEL>count_33</twBEL></twPathDel><twLogDel>1.362</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>1.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>83.3</twPctLog><twPctRoute>16.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.316</twSlack><twSrc BELType="FF">count_1</twSrc><twDest BELType="FF">count_29</twDest><twTotPathDel>1.636</twTotPathDel><twClkSkew dest = "1.623" src = "1.607">-0.016</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_1</twSrc><twDest BELType='FF'>count_29</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X105Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y153.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[3]</twComp><twBEL>count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y153.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>count[3]</twComp><twBEL>count[1]_rt</twBEL><twBEL>Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[7]</twComp><twBEL>Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[11]</twComp><twBEL>Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[15]</twComp><twBEL>Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[19]</twComp><twBEL>Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[23]</twComp><twBEL>Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[27]</twComp><twBEL>Mcount_count_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[27]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y160.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>count[31]</twComp><twBEL>Mcount_count_cy&lt;31&gt;</twBEL><twBEL>count_29</twBEL></twPathDel><twLogDel>1.362</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>1.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>83.3</twPctLog><twPctRoute>16.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.318</twSlack><twSrc BELType="FF">count_1</twSrc><twDest BELType="FF">count_27</twDest><twTotPathDel>1.598</twTotPathDel><twClkSkew dest = "0.094" src = "0.114">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_1</twSrc><twDest BELType='FF'>count_27</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X105Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X105Y153.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>count[3]</twComp><twBEL>count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y153.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>count[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y153.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>count[3]</twComp><twBEL>count[1]_rt</twBEL><twBEL>Mcount_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y154.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y154.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[7]</twComp><twBEL>Mcount_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y155.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y155.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[11]</twComp><twBEL>Mcount_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y156.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[11]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y156.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[15]</twComp><twBEL>Mcount_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y157.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y157.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[19]</twComp><twBEL>Mcount_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y158.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y158.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>count[23]</twComp><twBEL>Mcount_count_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_count_cy[23]</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y159.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>count[27]</twComp><twBEL>Mcount_count_cy&lt;27&gt;</twBEL><twBEL>count_27</twBEL></twPathDel><twLogDel>1.324</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>1.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.320</twSlack><twSrc BELType="FF">U2_RP_Count/count_17</twSrc><twDest BELType="FF">U2_RP_Count/data_out_FSM_FFd1</twDest><twTotPathDel>1.595</twTotPathDel><twClkSkew dest = "0.094" src = "0.115">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.105" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.064</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U2_RP_Count/count_17</twSrc><twDest BELType='FF'>U2_RP_Count/data_out_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X66Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">gclk</twSrcClk><twPathDel><twSite>SLICE_X66Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U2_RP_Count/count[19]</twComp><twBEL>U2_RP_Count/count_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>U2_RP_Count/count[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd2</twComp><twBEL>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y74.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>U2_RP_Count/count[24]_PWR_1_o_equal_7_o&lt;24&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_RP_Count/data_out_FSM_FFd1</twComp><twBEL>U2_RP_Count/data_out_FSM_FFd1-In1</twBEL><twBEL>U2_RP_Count/data_out_FSM_FFd1</twBEL></twPathDel><twLogDel>0.478</twLogDel><twRouteDel>1.117</twRouteDel><twTotDel>1.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">gclk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_clocks_clkout0 = PERIOD TIMEGRP &quot;U0_clocks_clkout0&quot; TS_clk_p / 0.5 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKA" slack="7.778" period="10.000" constraintValue="10.000" deviceLimit="2.222" freqLimit="450.045" physResource="U1_RP_Bram/RAMB36_inst/RAMB36_EXP/CLKARDCLKL" logResource="U1_RP_Bram/RAMB36_inst/RAMB36_EXP/CLKARDCLKL" locationPin="RAMB36_X5Y33.CLKARDCLKL" clockNet="gclk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tbcper_I" slack="8.571" period="10.000" constraintValue="10.000" deviceLimit="1.429" freqLimit="699.790" physResource="U0_clocks/clkout1_buf/I0" logResource="U0_clocks/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="U0_clocks/clkout0"/><twPinLimit anchorID="76" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_0/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="77" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_0/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_0/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="79" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_1/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="80" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_1/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_1/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="82" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_2/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="83" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_2/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_2/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_3/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_3/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[3]/CLK" logResource="U2_RP_Count/count_3/CK" locationPin="SLICE_X66Y72.CLK" clockNet="gclk"/><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_4/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_4/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_4/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_5/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="92" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_5/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_5/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="94" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_6/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="95" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_6/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_6/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="97" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_7/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="98" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_7/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[7]/CLK" logResource="U2_RP_Count/count_7/CK" locationPin="SLICE_X66Y73.CLK" clockNet="gclk"/><twPinLimit anchorID="100" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[11]/CLK" logResource="U2_RP_Count/count_8/CK" locationPin="SLICE_X66Y74.CLK" clockNet="gclk"/><twPinLimit anchorID="101" type="MINHIGHPULSE" name="Tch" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[11]/CLK" logResource="U2_RP_Count/count_8/CK" locationPin="SLICE_X66Y74.CLK" clockNet="gclk"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="9.272" period="10.000" constraintValue="10.000" deviceLimit="0.728" freqLimit="1373.626" physResource="U2_RP_Count/count[11]/CLK" logResource="U2_RP_Count/count_8/CK" locationPin="SLICE_X66Y74.CLK" clockNet="gclk"/><twPinLimit anchorID="103" type="MINLOWPULSE" name="Tcl" slack="9.272" period="10.000" constraintValue="5.000" deviceLimit="0.364" physResource="U2_RP_Count/count[11]/CLK" logResource="U2_RP_Count/count_9/CK" locationPin="SLICE_X66Y74.CLK" clockNet="gclk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="104"><twConstRollup name="TS_clk_p" fullName="TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="1.423" errors="0" errorRollup="0" items="0" itemsRollup="1024"/><twConstRollup name="TS_U0_clocks_clkout0" fullName="TS_U0_clocks_clkout0 = PERIOD TIMEGRP &quot;U0_clocks_clkout0&quot; TS_clk_p / 0.5 HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="2.845" actualRollup="N/A" errors="0" errorRollup="0" items="1024" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="105">0</twUnmetConstCnt><twDataSheet anchorID="106" twNameLen="15"><twClk2SUList anchorID="107" twDestWidth="5"><twDest>clk_n</twDest><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>2.845</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>2.845</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="108" twDestWidth="5"><twDest>clk_p</twDest><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>2.845</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>2.845</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="109"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1024</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>167</twConnCnt></twConstCov><twStats anchorID="110"><twMinPer>2.845</twMinPer><twFootnote number="1" /><twMaxFreq>351.494</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Feb 26 17:54:50 2012 </twTimestamp></twFoot><twClientInfo anchorID="111"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 622 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
