0.7
2020.2
Oct 19 2021
02:56:52
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac.v,1652612743,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v,,pll_mac,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac_clk_wiz.v,1652612743,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.gen/sources_1/ip/pll_mac/pll_mac.v,,pll_mac_clk_wiz,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_CRC_check.v,1653034854,verilog,,,,tb_CRC_check,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_CRC_gen.v,1653034145,verilog,,,,tb_CRC_gen,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MAC_rx_ctl.v,1652693160,verilog,,,,tb_MAC_rx_ctl,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_clock_ctl.v,1652612282,verilog,,,,tb_clock_ctl,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_check.v,1653036105,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v,,CRC_chk,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/CRC_gen.v,1653032133,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_CRC_gen.v,,CRC_gen,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl.v,1653042510,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v,,MAC_rx_ctl,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/MAC_rx_ctl_top.v,1653038012,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_MAC_rx_ctl.v,,MAC_rx_ctl_top,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/MAC_layer/clock_ctl.v,1652613451,verilog,,/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_clock_ctl.v,,clock_ctl,,,../../../../swtich.gen/sources_1/ip/mac_clk_10_25_125M;../../../../swtich.gen/sources_1/ip/pll_mac,,,,,
