Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May  3 22:40:08 2020
| Host         : Alfonso-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topmodule_control_sets_placed.rpt
| Design       : topmodule
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           12 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             337 |           82 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |                        Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | input_instance/instance_name/E[1]                           | vectC_piso/SR[0] |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | input_instance/instance_name/E[0]                           | vectC_piso/SR[0] |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG |                                                             |                  |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | output_instance/instance_name/Tx_Serial_i_1_n_0             |                  |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG | input_instance/instance_name/pro_control_reg[3][0]          | vectC_piso/SR[0] |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | output_instance/instance_name/r_Clock_Count[6]_i_1__0_n_0   | vectC_piso/SR[0] |                3 |              7 |
|  CLK100MHZ_IBUF_BUFG | output_instance/instance_name/r_Tx_Data_0                   | vectC_piso/SR[0] |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | input_instance/instance_name/r_Clock_Count[7]_i_1_n_0       | vectC_piso/SR[0] |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG | output_instance/instance_name/E[0]                          | vectC_piso/SR[0] |                2 |             10 |
|  CLK100MHZ_IBUF_BUFG | input_instance/instance_name/FSM_sequential_state_reg[1][0] | vectC_piso/SR[0] |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG |                                                             | vectC_piso/SR[0] |               12 |             31 |
|  CLK100MHZ_IBUF_BUFG | input_instance/instance_name/FSM_sequential_state_reg[0][0] | vectC_piso/SR[0] |               17 |             96 |
|  CLK100MHZ_IBUF_BUFG | input_instance/instance_name/AorB_reg[0]                    | vectC_piso/SR[0] |               21 |             96 |
|  CLK100MHZ_IBUF_BUFG | coprocessor/E[0]                                            | vectC_piso/SR[0] |               27 |             96 |
+----------------------+-------------------------------------------------------------+------------------+------------------+----------------+


