#include "../i2s_out.h"
#include "dma.h"
#include "intr.h"

#include <logging.h>

#include <esp_heap_caps.h>
#include <hal/i2s_ll.h>
#include <soc/i2s_reg.h>

#include <string.h>

// align MUST be a power of two
// ref http://graphics.stanford.edu/~seander/bithacks.html#DetermineIfPowerOf2
#define CHECK_ALIGN(align) ((align) && !((align) & ((align) - 1)))

// grow size to alignment
#define ALIGN(size, align) (((size) + ((align) - 1)) & ~((align) - 1))

// shrink size to aligment
#define TRUNC(size, align) ((size) & ~((align) - 1))

#define DMA_END_BUF_SIZE (DMA_DESC_SIZE_MIN)

/* Allocate memory from appropriate heap region for DMA */
static inline void *dma_malloc(size_t size)
{
  return heap_caps_malloc(size, MALLOC_CAP_8BIT | MALLOC_CAP_DMA);
}

/* Allocate memory from appropriate heap region for DMA */
static inline void *dma_calloc(size_t count, size_t size)
{
  return heap_caps_calloc(count, size, MALLOC_CAP_8BIT | MALLOC_CAP_DMA);
}

void init_dma_desc(struct dma_desc *head, unsigned count, uint8_t *buf, size_t size, size_t align, struct dma_desc *next)
{
  struct dma_desc **nextp = NULL;

  for (unsigned i = 0; i < count; i++) {
    struct dma_desc *desc = &head[i];

    if (nextp) {
      *nextp = desc;
    }

    desc->size = (size > TRUNC(DMA_DESC_SIZE_MAX, align)) ? TRUNC(DMA_DESC_SIZE_MAX, align) : size;
    desc->len = 0;
    desc->eof = 1; // trigger I2S_OUT_EOF_INT on each DMA link
    desc->owner = 0;
    desc->buf = buf;

    LOG_DEBUG("i=%u desc=%p: size=%u buf=%p (align=%u size=%u)", i, desc, desc->size, desc->buf, align, size);

    buf += desc->size;
    size -= desc->size;

    nextp = &desc->next;
  }

  if (nextp) {
    // loop
    *nextp = next;
  }
}

/* Prepare desc for DMA start */
void init_dma_end_desc(struct dma_desc *eof_desc, uint32_t value, unsigned count)
{
  uint32_t *ptr = (uint32_t *) eof_desc->buf;

  for (unsigned i = 0; i < count; i++) {
    ptr[i] = value;
  }

  eof_desc->len = count * sizeof(value);
}

void reinit_dma_desc(struct dma_desc *head, unsigned count, struct dma_desc *next)
{
  struct dma_desc **nextp = NULL;

  for (unsigned i = 0; i < count; i++) {
    struct dma_desc *desc = &head[i];

    if (nextp) {
      *nextp = desc;
    }

    desc->len = 0;
    desc->owner = 0;

    nextp = &desc->next;
  }

  if (nextp) {
    // loop
    *nextp = next;
  }
}

int i2s_out_dma_init(struct i2s_out *i2s_out, size_t size, size_t align, unsigned repeat)
{
  size_t buf_size = 0;
  unsigned desc_count = 0;

  assert(CHECK_ALIGN(align)); // alignment MUST be a power of two

  // force 32-bit alignment for hardware FIFO
  align = ALIGN(align, sizeof(uint32_t));
  size = ALIGN(size, sizeof(uint32_t));

  // calculate buffer size for DMA descriptors
  for (desc_count = 0; buf_size < size; desc_count++) {
    if (buf_size + TRUNC(DMA_DESC_SIZE_MAX, align) <= size) {
      buf_size += TRUNC(DMA_DESC_SIZE_MAX, align);
    } else if (buf_size + ALIGN(DMA_DESC_SIZE_MIN, align) >= size) {
      buf_size += ALIGN(DMA_DESC_SIZE_MIN, align);
    } else {
      buf_size = size;
    }
  }

  LOG_DEBUG("size=%u align=%u repeat=%u -> desc_count=%u buf_size=%u", size, align, repeat, desc_count, buf_size);

  // allocate single word-aligned buffer
  if (!(i2s_out->dma_out_buf = dma_malloc(buf_size))) {
    LOG_ERROR("dma_malloc(dma_out_buf)");
    return -1;
  } else {
    LOG_DEBUG("dma_out_buf=%p[%u]", i2s_out->dma_out_buf, buf_size);
  }
  if (!(i2s_out->dma_end_buf = dma_malloc(DMA_END_BUF_SIZE))) {
    LOG_ERROR("dma_malloc(dma_end_buf)");
    return -1;
  } else {
    LOG_DEBUG("dma_end_buf=%p[%u]", i2s_out->dma_end_buf, DMA_END_BUF_SIZE);
  }

  // allocate DMA descriptors
  if (!(i2s_out->dma_out_desc = dma_calloc(desc_count, sizeof(*i2s_out->dma_out_desc)))) {
    LOG_ERROR("dma_calloc(dma_out_desc)");
    return -1;
  }
  if (repeat && !(i2s_out->dma_repeat_desc = dma_calloc(desc_count * repeat, sizeof(*i2s_out->dma_repeat_desc)))) {
    LOG_ERROR("dma_calloc(dma_repeat_desc)");
    return -1;
  }
  if (!(i2s_out->dma_end_desc = dma_calloc(1, sizeof(*i2s_out->dma_end_desc)))) {
    LOG_ERROR("dma_calloc(dma_end_desc)");
    return -1;
  }

  // initialize linked list of DMA descriptors
  init_dma_desc(i2s_out->dma_out_desc, desc_count, i2s_out->dma_out_buf, buf_size, align, NULL);
  for (unsigned i = 0; i < repeat; i++) {
    init_dma_desc(i2s_out->dma_repeat_desc + i * desc_count, desc_count, i2s_out->dma_out_buf, buf_size, align, NULL);
  }
  init_dma_desc(i2s_out->dma_end_desc, 1, i2s_out->dma_end_buf, DMA_END_BUF_SIZE, sizeof(uint32_t), NULL);

  i2s_out->dma_out_count = desc_count;
  i2s_out->dma_repeat_count = repeat;

  return 0;
}

int i2s_out_dma_setup(struct i2s_out *i2s_out, const struct i2s_out_options *options)
{
  LOG_DEBUG("...");

  if (options->eof_count * sizeof(options->eof_value) > DMA_END_BUF_SIZE) {
    LOG_ERROR("eof_count=%u is too large for end buf size=%u", options->eof_count, DMA_END_BUF_SIZE);
    return -1;
  }

  // init EOF buffer
  init_dma_end_desc(i2s_out->dma_end_desc, options->eof_value, options->eof_count);

  // init RX desc
  reinit_dma_desc(i2s_out->dma_out_desc, i2s_out->dma_out_count, NULL);

  taskENTER_CRITICAL(&i2s_out->mux);

  i2s_ll_rx_stop_link(i2s_out->dev);
  i2s_ll_tx_stop_link(i2s_out->dev);

  i2s_intr_disable(i2s_out->dev, I2S_OUT_TOTAL_EOF_INT_ENA | I2S_OUT_DSCR_ERR_INT_ENA | I2S_OUT_EOF_INT_ENA);
  i2s_intr_clear(i2s_out->dev, I2S_OUT_TOTAL_EOF_INT_CLR | I2S_OUT_DSCR_ERR_INT_CLR | I2S_OUT_EOF_INT_CLR);

  i2s_ll_enable_dma(i2s_out->dev, false);

  i2s_ll_rx_reset_dma(i2s_out->dev);
  i2s_ll_tx_reset_dma(i2s_out->dev);

  i2s_ll_dma_enable_eof_on_fifo_empty(i2s_out->dev, true);
  i2s_ll_dma_enable_owner_check(i2s_out->dev, true);
  i2s_ll_dma_enable_auto_write_back(i2s_out->dev, true);

  i2s_ll_set_out_link_addr(i2s_out->dev, (uint32_t) i2s_out->dma_out_desc);

  taskEXIT_CRITICAL(&i2s_out->mux);

  // reset eof state
  xEventGroupClearBits(i2s_out->event_group, I2S_OUT_EVENT_GROUP_BIT_DMA_EOF);

  // reset write state
  i2s_out->dma_start = false;
  i2s_out->dma_write_desc = i2s_out->dma_out_desc;

  return 0;
}

/*
 * Return pointer to current uncommitted dma_write_desc.
 */
struct dma_desc *i2s_out_dma_desc(struct i2s_out *i2s_out)
{
  if (i2s_out->dma_write_desc->owner) {
    return NULL;
  }

  return i2s_out->dma_write_desc;
}

/*
 * Commit current dma_write_desc and return next.
 */
struct dma_desc *i2s_out_dma_next(struct i2s_out *i2s_out)
{
  if (!i2s_out->dma_write_desc->owner) {
    // prepare for DMA
    i2s_out->dma_write_desc->owner = 1;
  }

  if (!i2s_out->dma_write_desc->next) {
    // no more descs left
    return NULL;
  }

  // start using next desc
  i2s_out->dma_write_desc = i2s_out->dma_write_desc->next;

  return i2s_out->dma_write_desc;
}

/*
 * Return a pointer into a DMA buffer capable of holding up to count * size bytes.
 *
 * @return size of usable buffer in units of size, up to count. 0 if full
 */
size_t i2s_out_dma_buffer(struct i2s_out *i2s_out, void **ptr, unsigned count, size_t size)
{
  struct dma_desc *desc;

  // stop if last desc already committed
  if (!(desc = i2s_out_dma_desc(i2s_out))) {
    LOG_WARN("owned desc=%p (owner=%u eof=%u buf=%p len=%u size=%u)", desc, desc->owner, desc->eof, desc->buf, desc->len, desc->size);

    // unable to find a usable DMA buffer, TX buffers full
    *ptr = NULL;

    return 0;
  }

  // advance to next desc if full
  if (desc->len + size > desc->size) {
    LOG_DEBUG("commit desc=%p (owner=%u eof=%u buf=%p len=%u size=%u) < size=%u -> next=%p", desc, desc->owner, desc->eof, desc->buf, desc->len, desc->size, size, desc->next);

    // commit, try with the next desc, if available
    desc = i2s_out_dma_next(i2s_out);
  }

  if (!desc) {
    LOG_WARN("last desc=%p (owner=%u eof=%u buf=%p len=%u size=%u) < size=%u", desc, desc->owner, desc->eof, desc->buf, desc->len, desc->size, size);

    // unable to find a usable DMA buffer, TX buffers full
    *ptr = NULL;

    return 0;

  } else if (desc->len + size > desc->size) {
    LOG_WARN("overflow desc=%p (owner=%u eof=%u buf=%p len=%u size=%u) < size=%u", desc, desc->owner, desc->eof, desc->buf, desc->len, desc->size, size);

    // unable to find a usable DMA buffer, TX buffers full
    *ptr = NULL;

    return 0;

  } else if (desc->len + count * size > desc->size) {
    // limit to available buffer size
    count = (desc->size - desc->len) / size;

    LOG_DEBUG("short desc=%p (owner=%u eof=%u buf=%p len=%u size=%u) -> count=%u size=%u", desc, desc->owner, desc->eof, desc->buf, desc->len, desc->size, count, size);

  } else if (desc->len + count * size < desc->size) {
    LOG_DEBUG("long desc=%p (owner=%u eof=%u buf=%p len=%u size=%u) -> count=%u size=%u", desc, desc->owner, desc->eof, desc->buf, desc->len, desc->size, count, size);

  } else {
    LOG_DEBUG("fill desc=%p (owner=%u eof=%u buf=%p len=%u size=%u) -> count=%u size=%u", desc, desc->owner, desc->eof, desc->buf, desc->len, desc->size, count, size);
  }

  *ptr = desc->buf + desc->len;

  return count;
}

void i2s_out_dma_commit(struct i2s_out *i2s_out, unsigned count, size_t size)
{
  struct dma_desc *desc = i2s_out->dma_write_desc;

  desc->len += count * size;
}

int i2s_out_dma_write(struct i2s_out *i2s_out, const void *data, size_t size)
{
  void *ptr;
  int len = i2s_out_dma_buffer(i2s_out, &ptr, size, 1); // single unaligned bytes

  if (len) {
    // copy data to desc buf
    LOG_DEBUG("copy len=%u -> ptr=%p", len, ptr);
    LOG_DEBUG_BUFFER(data, len);

    memcpy(ptr, data, len);

    i2s_out_dma_commit(i2s_out, len, 1);
  }

  return len;
}

void i2s_out_dma_repeat(struct i2s_out *i2s_out, unsigned count)
{
  struct dma_desc **nextp = &i2s_out->dma_write_desc->next;

  // commit
  i2s_out->dma_write_desc->owner = 1;

  for (unsigned i = 0; i < count; i++) {
    for (unsigned j = 0; j < i2s_out->dma_out_count; j++) {
      struct dma_desc *s = &i2s_out->dma_out_desc[j];
      struct dma_desc *d = &i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j];

      if (!s->owner) {
        break;
      }

      if (nextp) {
        *nextp = d;
      }

      d->len = s->len;
      d->owner = s->owner;

      nextp = &d->next;
    }
  }

  if (nextp) {
    // eof
    *nextp = i2s_out->dma_end_desc;
  }
}

int i2s_out_dma_pending(struct i2s_out *i2s_out)
{
  if (i2s_out->dma_start) {
    // start() already haá¹•pened
    return 0;
  }

  if (i2s_out->dma_write_desc != i2s_out->dma_out_desc || i2s_out->dma_write_desc->len > 0) {
    // write() happened
    return 1;
  }

  return 0;
}

void i2s_out_dma_start(struct i2s_out *i2s_out)
{
  // commit if not repeat()
  if (!i2s_out->dma_write_desc->owner) {
    i2s_out->dma_write_desc->owner = 1;
  }

  if (!i2s_out->dma_write_desc->next) {
    i2s_out->dma_write_desc->next = i2s_out->dma_end_desc;
  }

  i2s_out->dma_end_desc->owner = 1;
  i2s_out->dma_end_desc->next = NULL;

#undef DEBUG
#define DEBUG 1

  for (unsigned i = 0; i < i2s_out->dma_out_count; i++) {
    LOG_DEBUG("dma_out_desc[%u]=%p: owner=%d eof=%d len=%u size=%u buf=%p next=%p", i,
      &i2s_out->dma_out_desc[i],
      i2s_out->dma_out_desc[i].owner,
      i2s_out->dma_out_desc[i].eof,
      i2s_out->dma_out_desc[i].len,
      i2s_out->dma_out_desc[i].size,
      i2s_out->dma_out_desc[i].buf,
      i2s_out->dma_out_desc[i].next
    );
  }
  
  for (unsigned i = 0; i < i2s_out->dma_repeat_count; i++) {
    for (unsigned j = 0; j < i2s_out->dma_out_count; j++) {
      LOG_DEBUG("dma_repeat_desc[%u][%u]=%p: owner=%d eof=%d len=%u size=%u buf=%p next=%p", i, j,
        &i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j],
        i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j].owner,
        i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j].eof,
        i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j].len,
        i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j].size,
        i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j].buf,
        i2s_out->dma_repeat_desc[i * i2s_out->dma_out_count + j].next
      );
    }
  }

  LOG_DEBUG("dma_end_desc=%p: owner=%d eof=%d len=%u size=%u -> buf=%p next=%p",
    i2s_out->dma_end_desc,
    i2s_out->dma_end_desc->owner,
    i2s_out->dma_end_desc->eof,
    i2s_out->dma_end_desc->len,
    i2s_out->dma_end_desc->size,
    i2s_out->dma_end_desc->buf,
    i2s_out->dma_end_desc->next
  );

  taskENTER_CRITICAL(&i2s_out->mux);

  i2s_ll_tx_reset_dma(i2s_out->dev);
  i2s_ll_tx_reset_fifo(i2s_out->dev);
  i2s_ll_tx_reset(i2s_out->dev);

  i2s_intr_clear(i2s_out->dev, I2S_OUT_TOTAL_EOF_INT_CLR | I2S_OUT_DSCR_ERR_INT_CLR | I2S_OUT_EOF_INT_CLR);
  i2s_intr_enable(i2s_out->dev, I2S_OUT_TOTAL_EOF_INT_ENA | I2S_OUT_DSCR_ERR_INT_ENA | I2S_OUT_EOF_INT_ENA);

  i2s_ll_enable_dma(i2s_out->dev, true);
  i2s_ll_start_out_link(i2s_out->dev);

  taskEXIT_CRITICAL(&i2s_out->mux);

  i2s_out->dma_start = true;
}

int i2s_out_dma_flush(struct i2s_out *i2s_out)
{
  LOG_DEBUG("wait event_group bits=%08x", I2S_OUT_EVENT_GROUP_BIT_DMA_EOF);

  xEventGroupWaitBits(i2s_out->event_group, I2S_OUT_EVENT_GROUP_BIT_DMA_EOF, false, false, portMAX_DELAY);

  LOG_DEBUG("wait done");

  return 0;
}

void i2s_out_dma_free(struct i2s_out *i2s_out)
{
  free(i2s_out->dma_end_buf);
  free(i2s_out->dma_out_buf);
  free(i2s_out->dma_out_desc);
  free(i2s_out->dma_repeat_desc);
  free(i2s_out->dma_end_desc);
}
