<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='63' type='const uint32_t * llvm::SIRegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID ) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp' l='73' ll='83' type='const uint32_t * llvm::SIRegisterInfo::getCallPreservedMask(const llvm::MachineFunction &amp; MF, CallingConv::ID CC) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2434' u='c' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2468' u='c' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2792' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
