# SDRAM_MANAGER_FPGA
FPGA Design for strobed 1 BRAM data reading/writing

TOP Level Design
![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/daf14ed7-7dce-4b9f-9a80-7610ebcd2480)

SDRAM Manager Modules

![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/6fb021cc-77db-4b33-bcf1-d49c7db45439)

SDRAM Read Wave Diagram

![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/a164e1d7-b86e-45b7-8562-b8f746f26700)

SDRAM Write Wave Diagram

![image](https://github.com/nodara3/SDRAM_MANAGER_FPGA/assets/122057844/d2e2568b-33a4-4929-b6f5-c7996bb86cda)
