# Notable differences from Verilog

### Integer literals

Naked integer literals in Alogic and are unsigned. In Verilog they are signed.
