verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../ASWE_Terminal_System.gen/sources_1/bd/Top/ipshared/ec67/hdl" --include "../../../../ASWE_Terminal_System.gen/sources_1/bd/Top/ipshared/6b2b/hdl" \
"../../../bd/Top/ip/Top_processing_system7_0_0/sim/Top_processing_system7_0_0.v" \
"../../../bd/Top/ip/Top_BMCEncoder_0_0/sim/Top_BMCEncoder_0_0.v" \
"../../../bd/Top/ip/Top_BMCDecoder_0_0/sim/Top_BMCDecoder_0_0.v" \
"../../../bd/Top/ip/Top_xlconstant_0_0/sim/Top_xlconstant_0_0.v" \
"../../../bd/Top/ip/Top_xlconstant_1_0/sim/Top_xlconstant_1_0.v" \
"../../../bd/Top/ip/Top_Debouncer_0_0/sim/Top_Debouncer_0_0.v" \
"../../../bd/Top/sim/Top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
