
AMR_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ce8  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08008e80  08008e80  00018e80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009078  08009078  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08009078  08009078  00019078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009080  08009080  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009080  08009080  00019080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009084  08009084  00019084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08009088  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000700  20000010  08009094  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000710  08009094  00020710  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010403  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022b8  00000000  00000000  00030482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e38  00000000  00000000  00032740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b35  00000000  00000000  00033578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000283b  00000000  00000000  000340ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010b57  00000000  00000000  000368e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f281  00000000  00000000  0004743f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000417c  00000000  00000000  000d66c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000da83c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000010 	.word	0x20000010
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008e68 	.word	0x08008e68

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000014 	.word	0x20000014
 80001d4:	08008e68 	.word	0x08008e68

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2f>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000adc:	bf24      	itt	cs
 8000ade:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ae6:	d90d      	bls.n	8000b04 <__aeabi_d2f+0x30>
 8000ae8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000afc:	bf08      	it	eq
 8000afe:	f020 0001 	biceq.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b08:	d121      	bne.n	8000b4e <__aeabi_d2f+0x7a>
 8000b0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b0e:	bfbc      	itt	lt
 8000b10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	4770      	bxlt	lr
 8000b16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b1e:	f1c2 0218 	rsb	r2, r2, #24
 8000b22:	f1c2 0c20 	rsb	ip, r2, #32
 8000b26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b2e:	bf18      	it	ne
 8000b30:	f040 0001 	orrne.w	r0, r0, #1
 8000b34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b40:	ea40 000c 	orr.w	r0, r0, ip
 8000b44:	fa23 f302 	lsr.w	r3, r3, r2
 8000b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b4c:	e7cc      	b.n	8000ae8 <__aeabi_d2f+0x14>
 8000b4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b52:	d107      	bne.n	8000b64 <__aeabi_d2f+0x90>
 8000b54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b58:	bf1e      	ittt	ne
 8000b5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b62:	4770      	bxne	lr
 8000b64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b88:	f000 b970 	b.w	8000e6c <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	9e08      	ldr	r6, [sp, #32]
 8000baa:	460d      	mov	r5, r1
 8000bac:	4604      	mov	r4, r0
 8000bae:	460f      	mov	r7, r1
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d14a      	bne.n	8000c4a <__udivmoddi4+0xa6>
 8000bb4:	428a      	cmp	r2, r1
 8000bb6:	4694      	mov	ip, r2
 8000bb8:	d965      	bls.n	8000c86 <__udivmoddi4+0xe2>
 8000bba:	fab2 f382 	clz	r3, r2
 8000bbe:	b143      	cbz	r3, 8000bd2 <__udivmoddi4+0x2e>
 8000bc0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bc4:	f1c3 0220 	rsb	r2, r3, #32
 8000bc8:	409f      	lsls	r7, r3
 8000bca:	fa20 f202 	lsr.w	r2, r0, r2
 8000bce:	4317      	orrs	r7, r2
 8000bd0:	409c      	lsls	r4, r3
 8000bd2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000bd6:	fa1f f58c 	uxth.w	r5, ip
 8000bda:	fbb7 f1fe 	udiv	r1, r7, lr
 8000bde:	0c22      	lsrs	r2, r4, #16
 8000be0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000be4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000be8:	fb01 f005 	mul.w	r0, r1, r5
 8000bec:	4290      	cmp	r0, r2
 8000bee:	d90a      	bls.n	8000c06 <__udivmoddi4+0x62>
 8000bf0:	eb1c 0202 	adds.w	r2, ip, r2
 8000bf4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000bf8:	f080 811c 	bcs.w	8000e34 <__udivmoddi4+0x290>
 8000bfc:	4290      	cmp	r0, r2
 8000bfe:	f240 8119 	bls.w	8000e34 <__udivmoddi4+0x290>
 8000c02:	3902      	subs	r1, #2
 8000c04:	4462      	add	r2, ip
 8000c06:	1a12      	subs	r2, r2, r0
 8000c08:	b2a4      	uxth	r4, r4
 8000c0a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c0e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c12:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c16:	fb00 f505 	mul.w	r5, r0, r5
 8000c1a:	42a5      	cmp	r5, r4
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x90>
 8000c1e:	eb1c 0404 	adds.w	r4, ip, r4
 8000c22:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c26:	f080 8107 	bcs.w	8000e38 <__udivmoddi4+0x294>
 8000c2a:	42a5      	cmp	r5, r4
 8000c2c:	f240 8104 	bls.w	8000e38 <__udivmoddi4+0x294>
 8000c30:	4464      	add	r4, ip
 8000c32:	3802      	subs	r0, #2
 8000c34:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c38:	1b64      	subs	r4, r4, r5
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	b11e      	cbz	r6, 8000c46 <__udivmoddi4+0xa2>
 8000c3e:	40dc      	lsrs	r4, r3
 8000c40:	2300      	movs	r3, #0
 8000c42:	e9c6 4300 	strd	r4, r3, [r6]
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d908      	bls.n	8000c60 <__udivmoddi4+0xbc>
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	f000 80ed 	beq.w	8000e2e <__udivmoddi4+0x28a>
 8000c54:	2100      	movs	r1, #0
 8000c56:	e9c6 0500 	strd	r0, r5, [r6]
 8000c5a:	4608      	mov	r0, r1
 8000c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c60:	fab3 f183 	clz	r1, r3
 8000c64:	2900      	cmp	r1, #0
 8000c66:	d149      	bne.n	8000cfc <__udivmoddi4+0x158>
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	d302      	bcc.n	8000c72 <__udivmoddi4+0xce>
 8000c6c:	4282      	cmp	r2, r0
 8000c6e:	f200 80f8 	bhi.w	8000e62 <__udivmoddi4+0x2be>
 8000c72:	1a84      	subs	r4, r0, r2
 8000c74:	eb65 0203 	sbc.w	r2, r5, r3
 8000c78:	2001      	movs	r0, #1
 8000c7a:	4617      	mov	r7, r2
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d0e2      	beq.n	8000c46 <__udivmoddi4+0xa2>
 8000c80:	e9c6 4700 	strd	r4, r7, [r6]
 8000c84:	e7df      	b.n	8000c46 <__udivmoddi4+0xa2>
 8000c86:	b902      	cbnz	r2, 8000c8a <__udivmoddi4+0xe6>
 8000c88:	deff      	udf	#255	; 0xff
 8000c8a:	fab2 f382 	clz	r3, r2
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f040 8090 	bne.w	8000db4 <__udivmoddi4+0x210>
 8000c94:	1a8a      	subs	r2, r1, r2
 8000c96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c9a:	fa1f fe8c 	uxth.w	lr, ip
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ca4:	fb07 2015 	mls	r0, r7, r5, r2
 8000ca8:	0c22      	lsrs	r2, r4, #16
 8000caa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cae:	fb0e f005 	mul.w	r0, lr, r5
 8000cb2:	4290      	cmp	r0, r2
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x124>
 8000cb6:	eb1c 0202 	adds.w	r2, ip, r2
 8000cba:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x122>
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	f200 80cb 	bhi.w	8000e5c <__udivmoddi4+0x2b8>
 8000cc6:	4645      	mov	r5, r8
 8000cc8:	1a12      	subs	r2, r2, r0
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb2 f0f7 	udiv	r0, r2, r7
 8000cd0:	fb07 2210 	mls	r2, r7, r0, r2
 8000cd4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cd8:	fb0e fe00 	mul.w	lr, lr, r0
 8000cdc:	45a6      	cmp	lr, r4
 8000cde:	d908      	bls.n	8000cf2 <__udivmoddi4+0x14e>
 8000ce0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000ce8:	d202      	bcs.n	8000cf0 <__udivmoddi4+0x14c>
 8000cea:	45a6      	cmp	lr, r4
 8000cec:	f200 80bb 	bhi.w	8000e66 <__udivmoddi4+0x2c2>
 8000cf0:	4610      	mov	r0, r2
 8000cf2:	eba4 040e 	sub.w	r4, r4, lr
 8000cf6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000cfa:	e79f      	b.n	8000c3c <__udivmoddi4+0x98>
 8000cfc:	f1c1 0720 	rsb	r7, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d0a:	fa05 f401 	lsl.w	r4, r5, r1
 8000d0e:	fa20 f307 	lsr.w	r3, r0, r7
 8000d12:	40fd      	lsrs	r5, r7
 8000d14:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d18:	4323      	orrs	r3, r4
 8000d1a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	fb09 5518 	mls	r5, r9, r8, r5
 8000d26:	0c1c      	lsrs	r4, r3, #16
 8000d28:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d2c:	fb08 f50e 	mul.w	r5, r8, lr
 8000d30:	42a5      	cmp	r5, r4
 8000d32:	fa02 f201 	lsl.w	r2, r2, r1
 8000d36:	fa00 f001 	lsl.w	r0, r0, r1
 8000d3a:	d90b      	bls.n	8000d54 <__udivmoddi4+0x1b0>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d44:	f080 8088 	bcs.w	8000e58 <__udivmoddi4+0x2b4>
 8000d48:	42a5      	cmp	r5, r4
 8000d4a:	f240 8085 	bls.w	8000e58 <__udivmoddi4+0x2b4>
 8000d4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d52:	4464      	add	r4, ip
 8000d54:	1b64      	subs	r4, r4, r5
 8000d56:	b29d      	uxth	r5, r3
 8000d58:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d5c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d60:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d64:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x1da>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000d74:	d26c      	bcs.n	8000e50 <__udivmoddi4+0x2ac>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	d96a      	bls.n	8000e50 <__udivmoddi4+0x2ac>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	4464      	add	r4, ip
 8000d7e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d82:	fba3 9502 	umull	r9, r5, r3, r2
 8000d86:	eba4 040e 	sub.w	r4, r4, lr
 8000d8a:	42ac      	cmp	r4, r5
 8000d8c:	46c8      	mov	r8, r9
 8000d8e:	46ae      	mov	lr, r5
 8000d90:	d356      	bcc.n	8000e40 <__udivmoddi4+0x29c>
 8000d92:	d053      	beq.n	8000e3c <__udivmoddi4+0x298>
 8000d94:	b156      	cbz	r6, 8000dac <__udivmoddi4+0x208>
 8000d96:	ebb0 0208 	subs.w	r2, r0, r8
 8000d9a:	eb64 040e 	sbc.w	r4, r4, lr
 8000d9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000da2:	40ca      	lsrs	r2, r1
 8000da4:	40cc      	lsrs	r4, r1
 8000da6:	4317      	orrs	r7, r2
 8000da8:	e9c6 7400 	strd	r7, r4, [r6]
 8000dac:	4618      	mov	r0, r3
 8000dae:	2100      	movs	r1, #0
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	f1c3 0120 	rsb	r1, r3, #32
 8000db8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000dbc:	fa20 f201 	lsr.w	r2, r0, r1
 8000dc0:	fa25 f101 	lsr.w	r1, r5, r1
 8000dc4:	409d      	lsls	r5, r3
 8000dc6:	432a      	orrs	r2, r5
 8000dc8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dcc:	fa1f fe8c 	uxth.w	lr, ip
 8000dd0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd4:	fb07 1510 	mls	r5, r7, r0, r1
 8000dd8:	0c11      	lsrs	r1, r2, #16
 8000dda:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000dde:	fb00 f50e 	mul.w	r5, r0, lr
 8000de2:	428d      	cmp	r5, r1
 8000de4:	fa04 f403 	lsl.w	r4, r4, r3
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x258>
 8000dea:	eb1c 0101 	adds.w	r1, ip, r1
 8000dee:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000df2:	d22f      	bcs.n	8000e54 <__udivmoddi4+0x2b0>
 8000df4:	428d      	cmp	r5, r1
 8000df6:	d92d      	bls.n	8000e54 <__udivmoddi4+0x2b0>
 8000df8:	3802      	subs	r0, #2
 8000dfa:	4461      	add	r1, ip
 8000dfc:	1b49      	subs	r1, r1, r5
 8000dfe:	b292      	uxth	r2, r2
 8000e00:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e04:	fb07 1115 	mls	r1, r7, r5, r1
 8000e08:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e0c:	fb05 f10e 	mul.w	r1, r5, lr
 8000e10:	4291      	cmp	r1, r2
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x282>
 8000e14:	eb1c 0202 	adds.w	r2, ip, r2
 8000e18:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e1c:	d216      	bcs.n	8000e4c <__udivmoddi4+0x2a8>
 8000e1e:	4291      	cmp	r1, r2
 8000e20:	d914      	bls.n	8000e4c <__udivmoddi4+0x2a8>
 8000e22:	3d02      	subs	r5, #2
 8000e24:	4462      	add	r2, ip
 8000e26:	1a52      	subs	r2, r2, r1
 8000e28:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e2c:	e738      	b.n	8000ca0 <__udivmoddi4+0xfc>
 8000e2e:	4631      	mov	r1, r6
 8000e30:	4630      	mov	r0, r6
 8000e32:	e708      	b.n	8000c46 <__udivmoddi4+0xa2>
 8000e34:	4639      	mov	r1, r7
 8000e36:	e6e6      	b.n	8000c06 <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e6fb      	b.n	8000c34 <__udivmoddi4+0x90>
 8000e3c:	4548      	cmp	r0, r9
 8000e3e:	d2a9      	bcs.n	8000d94 <__udivmoddi4+0x1f0>
 8000e40:	ebb9 0802 	subs.w	r8, r9, r2
 8000e44:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e48:	3b01      	subs	r3, #1
 8000e4a:	e7a3      	b.n	8000d94 <__udivmoddi4+0x1f0>
 8000e4c:	4645      	mov	r5, r8
 8000e4e:	e7ea      	b.n	8000e26 <__udivmoddi4+0x282>
 8000e50:	462b      	mov	r3, r5
 8000e52:	e794      	b.n	8000d7e <__udivmoddi4+0x1da>
 8000e54:	4640      	mov	r0, r8
 8000e56:	e7d1      	b.n	8000dfc <__udivmoddi4+0x258>
 8000e58:	46d0      	mov	r8, sl
 8000e5a:	e77b      	b.n	8000d54 <__udivmoddi4+0x1b0>
 8000e5c:	3d02      	subs	r5, #2
 8000e5e:	4462      	add	r2, ip
 8000e60:	e732      	b.n	8000cc8 <__udivmoddi4+0x124>
 8000e62:	4608      	mov	r0, r1
 8000e64:	e70a      	b.n	8000c7c <__udivmoddi4+0xd8>
 8000e66:	4464      	add	r4, ip
 8000e68:	3802      	subs	r0, #2
 8000e6a:	e742      	b.n	8000cf2 <__udivmoddi4+0x14e>

08000e6c <__aeabi_idiv0>:
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop

08000e70 <agv_run_motor>:

// Berdasarkan jarak roda ke titik pusat dalam meter
#define R_AMR	0.50
//#define R_AMR	0.46

void agv_run_motor(motor_t motor, int16_t speed){
 8000e70:	b084      	sub	sp, #16
 8000e72:	b580      	push	{r7, lr}
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	f107 0c08 	add.w	ip, r7, #8
 8000e7a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_GPIO_WritePin(motor.EN_PORT_R, motor.EN_PIN_R, GPIO_PIN_SET);
 8000e7e:	6a3b      	ldr	r3, [r7, #32]
 8000e80:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8000e82:	2201      	movs	r2, #1
 8000e84:	4618      	mov	r0, r3
 8000e86:	f004 f911 	bl	80050ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor.EN_PORT_L, motor.EN_PIN_L, GPIO_PIN_SET);
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8c:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8000e8e:	2201      	movs	r2, #1
 8000e90:	4618      	mov	r0, r3
 8000e92:	f004 f90b 	bl	80050ac <HAL_GPIO_WritePin>
	if(speed > 0){
 8000e96:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	dd62      	ble.n	8000f64 <agv_run_motor+0xf4>
		if(motor.channel_R == 1){
 8000e9e:	7e3b      	ldrb	r3, [r7, #24]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d109      	bne.n	8000eb8 <agv_run_motor+0x48>
			motor.tim_number_R->CCR1 = speed;
 8000ea4:	693b      	ldr	r3, [r7, #16]
 8000ea6:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	; 0x44
 8000eaa:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_1);
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f004 fe15 	bl	8005ae0 <HAL_TIM_PWM_Start>
 8000eb6:	e025      	b.n	8000f04 <agv_run_motor+0x94>
		}
		else if(motor.channel_R == 2){
 8000eb8:	7e3b      	ldrb	r3, [r7, #24]
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d109      	bne.n	8000ed2 <agv_run_motor+0x62>
			motor.tim_number_R->CCR2 = speed;
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	; 0x44
 8000ec4:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_2);
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	2104      	movs	r1, #4
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f004 fe08 	bl	8005ae0 <HAL_TIM_PWM_Start>
 8000ed0:	e018      	b.n	8000f04 <agv_run_motor+0x94>
		}
		else if(motor.channel_R == 3){
 8000ed2:	7e3b      	ldrb	r3, [r7, #24]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d109      	bne.n	8000eec <agv_run_motor+0x7c>
			motor.tim_number_R->CCR3 = speed;
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	; 0x44
 8000ede:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_3);
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	2108      	movs	r1, #8
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f004 fdfb 	bl	8005ae0 <HAL_TIM_PWM_Start>
 8000eea:	e00b      	b.n	8000f04 <agv_run_motor+0x94>
		}
		else if(motor.channel_R == 4){
 8000eec:	7e3b      	ldrb	r3, [r7, #24]
 8000eee:	2b04      	cmp	r3, #4
 8000ef0:	d108      	bne.n	8000f04 <agv_run_motor+0x94>
			motor.tim_number_R->CCR4 = speed;
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	f9b7 2044 	ldrsh.w	r2, [r7, #68]	; 0x44
 8000ef8:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_4);
 8000efa:	68bb      	ldr	r3, [r7, #8]
 8000efc:	210c      	movs	r1, #12
 8000efe:	4618      	mov	r0, r3
 8000f00:	f004 fdee 	bl	8005ae0 <HAL_TIM_PWM_Start>
		}
		if(motor.channel_L == 1){
 8000f04:	7e7b      	ldrb	r3, [r7, #25]
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d108      	bne.n	8000f1c <agv_run_motor+0xac>
			motor.tim_number_L->CCR1 = 0;
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_1);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	2100      	movs	r1, #0
 8000f14:	4618      	mov	r0, r3
 8000f16:	f004 fde3 	bl	8005ae0 <HAL_TIM_PWM_Start>
		else if(motor.channel_L == 4){
			motor.tim_number_L->CCR4 = -speed;
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_4);
		}
	}
}
 8000f1a:	e08d      	b.n	8001038 <agv_run_motor+0x1c8>
		else if(motor.channel_L == 2){
 8000f1c:	7e7b      	ldrb	r3, [r7, #25]
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d108      	bne.n	8000f34 <agv_run_motor+0xc4>
			motor.tim_number_L->CCR2 = 0;
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	2200      	movs	r2, #0
 8000f26:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_2);
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	2104      	movs	r1, #4
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f004 fdd7 	bl	8005ae0 <HAL_TIM_PWM_Start>
}
 8000f32:	e081      	b.n	8001038 <agv_run_motor+0x1c8>
		else if(motor.channel_L == 3){
 8000f34:	7e7b      	ldrb	r3, [r7, #25]
 8000f36:	2b03      	cmp	r3, #3
 8000f38:	d108      	bne.n	8000f4c <agv_run_motor+0xdc>
			motor.tim_number_L->CCR3 = 0;
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_3);
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	2108      	movs	r1, #8
 8000f44:	4618      	mov	r0, r3
 8000f46:	f004 fdcb 	bl	8005ae0 <HAL_TIM_PWM_Start>
}
 8000f4a:	e075      	b.n	8001038 <agv_run_motor+0x1c8>
		else if(motor.channel_L == 4){
 8000f4c:	7e7b      	ldrb	r3, [r7, #25]
 8000f4e:	2b04      	cmp	r3, #4
 8000f50:	d172      	bne.n	8001038 <agv_run_motor+0x1c8>
			motor.tim_number_L->CCR4 = 0;
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	2200      	movs	r2, #0
 8000f56:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_4);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	210c      	movs	r1, #12
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f004 fdbf 	bl	8005ae0 <HAL_TIM_PWM_Start>
}
 8000f62:	e069      	b.n	8001038 <agv_run_motor+0x1c8>
	else if(speed < 0){
 8000f64:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	da65      	bge.n	8001038 <agv_run_motor+0x1c8>
		if(motor.channel_R == 1){
 8000f6c:	7e3b      	ldrb	r3, [r7, #24]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	d108      	bne.n	8000f84 <agv_run_motor+0x114>
			motor.tim_number_R->CCR1 = 0;
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	2200      	movs	r2, #0
 8000f76:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_1);
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f004 fdaf 	bl	8005ae0 <HAL_TIM_PWM_Start>
 8000f82:	e022      	b.n	8000fca <agv_run_motor+0x15a>
		else if(motor.channel_R == 2){
 8000f84:	7e3b      	ldrb	r3, [r7, #24]
 8000f86:	2b02      	cmp	r3, #2
 8000f88:	d108      	bne.n	8000f9c <agv_run_motor+0x12c>
			motor.tim_number_R->CCR2 = 0;
 8000f8a:	693b      	ldr	r3, [r7, #16]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_2);
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	2104      	movs	r1, #4
 8000f94:	4618      	mov	r0, r3
 8000f96:	f004 fda3 	bl	8005ae0 <HAL_TIM_PWM_Start>
 8000f9a:	e016      	b.n	8000fca <agv_run_motor+0x15a>
		else if(motor.channel_R == 3){
 8000f9c:	7e3b      	ldrb	r3, [r7, #24]
 8000f9e:	2b03      	cmp	r3, #3
 8000fa0:	d108      	bne.n	8000fb4 <agv_run_motor+0x144>
			motor.tim_number_R->CCR3 = 0;
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_3);
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	2108      	movs	r1, #8
 8000fac:	4618      	mov	r0, r3
 8000fae:	f004 fd97 	bl	8005ae0 <HAL_TIM_PWM_Start>
 8000fb2:	e00a      	b.n	8000fca <agv_run_motor+0x15a>
		else if(motor.channel_R == 4){
 8000fb4:	7e3b      	ldrb	r3, [r7, #24]
 8000fb6:	2b04      	cmp	r3, #4
 8000fb8:	d107      	bne.n	8000fca <agv_run_motor+0x15a>
			motor.tim_number_R->CCR4 = 0;
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_TIM_PWM_Start(motor.tim_R, TIM_CHANNEL_4);
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	210c      	movs	r1, #12
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f004 fd8b 	bl	8005ae0 <HAL_TIM_PWM_Start>
		if(motor.channel_L == 1){
 8000fca:	7e7b      	ldrb	r3, [r7, #25]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d10a      	bne.n	8000fe6 <agv_run_motor+0x176>
			motor.tim_number_L->CCR1 = -speed;
 8000fd0:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8000fd4:	425a      	negs	r2, r3
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_1);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	2100      	movs	r1, #0
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f004 fd7e 	bl	8005ae0 <HAL_TIM_PWM_Start>
}
 8000fe4:	e028      	b.n	8001038 <agv_run_motor+0x1c8>
		else if(motor.channel_L == 2){
 8000fe6:	7e7b      	ldrb	r3, [r7, #25]
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d10a      	bne.n	8001002 <agv_run_motor+0x192>
			motor.tim_number_L->CCR2 = -speed;
 8000fec:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8000ff0:	425a      	negs	r2, r3
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_2);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f004 fd70 	bl	8005ae0 <HAL_TIM_PWM_Start>
}
 8001000:	e01a      	b.n	8001038 <agv_run_motor+0x1c8>
		else if(motor.channel_L == 3){
 8001002:	7e7b      	ldrb	r3, [r7, #25]
 8001004:	2b03      	cmp	r3, #3
 8001006:	d10a      	bne.n	800101e <agv_run_motor+0x1ae>
			motor.tim_number_L->CCR3 = -speed;
 8001008:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 800100c:	425a      	negs	r2, r3
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_3);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	2108      	movs	r1, #8
 8001016:	4618      	mov	r0, r3
 8001018:	f004 fd62 	bl	8005ae0 <HAL_TIM_PWM_Start>
}
 800101c:	e00c      	b.n	8001038 <agv_run_motor+0x1c8>
		else if(motor.channel_L == 4){
 800101e:	7e7b      	ldrb	r3, [r7, #25]
 8001020:	2b04      	cmp	r3, #4
 8001022:	d109      	bne.n	8001038 <agv_run_motor+0x1c8>
			motor.tim_number_L->CCR4 = -speed;
 8001024:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001028:	425a      	negs	r2, r3
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_TIM_PWM_Start(motor.tim_L, TIM_CHANNEL_4);
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	210c      	movs	r1, #12
 8001032:	4618      	mov	r0, r3
 8001034:	f004 fd54 	bl	8005ae0 <HAL_TIM_PWM_Start>
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001040:	b004      	add	sp, #16
 8001042:	4770      	bx	lr

08001044 <agv_stop>:

void agv_stop(motor_t motor){
 8001044:	b084      	sub	sp, #16
 8001046:	b580      	push	{r7, lr}
 8001048:	af00      	add	r7, sp, #0
 800104a:	f107 0c08 	add.w	ip, r7, #8
 800104e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_GPIO_WritePin(motor.EN_PORT_R, motor.EN_PIN_R, GPIO_PIN_RESET);
 8001052:	6a3b      	ldr	r3, [r7, #32]
 8001054:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001056:	2200      	movs	r2, #0
 8001058:	4618      	mov	r0, r3
 800105a:	f004 f827 	bl	80050ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(motor.EN_PORT_L, motor.EN_PIN_L, GPIO_PIN_RESET);
 800105e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001060:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8001062:	2200      	movs	r2, #0
 8001064:	4618      	mov	r0, r3
 8001066:	f004 f821 	bl	80050ac <HAL_GPIO_WritePin>
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001072:	b004      	add	sp, #16
 8001074:	4770      	bx	lr

08001076 <agv_stop_all>:

void agv_stop_all(motor_t motorA, motor_t motorB, motor_t motorC, motor_t motorD){
 8001076:	b084      	sub	sp, #16
 8001078:	b5b0      	push	{r4, r5, r7, lr}
 800107a:	b08c      	sub	sp, #48	; 0x30
 800107c:	af0c      	add	r7, sp, #48	; 0x30
 800107e:	f107 0410 	add.w	r4, r7, #16
 8001082:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	agv_stop(motorA);
 8001086:	466d      	mov	r5, sp
 8001088:	f107 0420 	add.w	r4, r7, #32
 800108c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800108e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001090:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001092:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001094:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001098:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010a2:	f7ff ffcf 	bl	8001044 <agv_stop>
	agv_stop(motorB);
 80010a6:	466d      	mov	r5, sp
 80010a8:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 80010ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010b4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010b8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80010bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010c2:	f7ff ffbf 	bl	8001044 <agv_stop>
	agv_stop(motorC);
 80010c6:	466d      	mov	r5, sp
 80010c8:	f107 0498 	add.w	r4, r7, #152	; 0x98
 80010cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010d4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010d8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80010dc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010e2:	f7ff ffaf 	bl	8001044 <agv_stop>
	agv_stop(motorD);
 80010e6:	466d      	mov	r5, sp
 80010e8:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 80010ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010f4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010f8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80010fc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001100:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001102:	f7ff ff9f 	bl	8001044 <agv_stop>
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800110e:	b004      	add	sp, #16
 8001110:	4770      	bx	lr

08001112 <agv_reset_all>:

void agv_reset_all(motor_t motorA, motor_t motorB, motor_t motorC, motor_t motorD){
 8001112:	b084      	sub	sp, #16
 8001114:	b5b0      	push	{r4, r5, r7, lr}
 8001116:	b08c      	sub	sp, #48	; 0x30
 8001118:	af0c      	add	r7, sp, #48	; 0x30
 800111a:	f107 0410 	add.w	r4, r7, #16
 800111e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	agv_run_motor(motorA,0);
 8001122:	2300      	movs	r3, #0
 8001124:	930b      	str	r3, [sp, #44]	; 0x2c
 8001126:	466d      	mov	r5, sp
 8001128:	f107 0420 	add.w	r4, r7, #32
 800112c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800112e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001130:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001132:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001134:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001138:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001142:	f7ff fe95 	bl	8000e70 <agv_run_motor>
	agv_run_motor(motorB,0);
 8001146:	2300      	movs	r3, #0
 8001148:	930b      	str	r3, [sp, #44]	; 0x2c
 800114a:	466d      	mov	r5, sp
 800114c:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8001150:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001152:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001154:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001156:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001158:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800115c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001160:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001164:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001166:	f7ff fe83 	bl	8000e70 <agv_run_motor>
	agv_run_motor(motorC,0);
 800116a:	2300      	movs	r3, #0
 800116c:	930b      	str	r3, [sp, #44]	; 0x2c
 800116e:	466d      	mov	r5, sp
 8001170:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8001174:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001176:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001178:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800117a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800117c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001180:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001184:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001188:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800118a:	f7ff fe71 	bl	8000e70 <agv_run_motor>
	agv_run_motor(motorD,0);
 800118e:	2300      	movs	r3, #0
 8001190:	930b      	str	r3, [sp, #44]	; 0x2c
 8001192:	466d      	mov	r5, sp
 8001194:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 8001198:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800119a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800119c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800119e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80011a4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80011a8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80011ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011ae:	f7ff fe5f 	bl	8000e70 <agv_run_motor>
}
 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80011ba:	b004      	add	sp, #16
 80011bc:	4770      	bx	lr

080011be <agv_encoder_start>:

void agv_encoder_start(encoder_t encoder, TIM_HandleTypeDef* tim,TIM_TypeDef* tim_number){
 80011be:	b084      	sub	sp, #16
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	f107 0c08 	add.w	ip, r7, #8
 80011c8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	encoder.tim = tim;
 80011cc:	6a3b      	ldr	r3, [r7, #32]
 80011ce:	60bb      	str	r3, [r7, #8]
	encoder.tim_number = tim_number;
 80011d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d2:	60fb      	str	r3, [r7, #12]
	HAL_TIM_Encoder_Start_IT(tim, TIM_CHANNEL_ALL);
 80011d4:	213c      	movs	r1, #60	; 0x3c
 80011d6:	6a38      	ldr	r0, [r7, #32]
 80011d8:	f004 fdd8 	bl	8005d8c <HAL_TIM_Encoder_Start_IT>
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80011e4:	b004      	add	sp, #16
 80011e6:	4770      	bx	lr

080011e8 <agv_kinematic_ext_Sx>:
double agv_kinematic_St(int pos_A, int pos_B, int pos_C, int pos_D, double yaw){
	double st = (((pos_A)/R_AMR)+((pos_B)/R_AMR)+((pos_C)/R_AMR)+((pos_D)/R_AMR))*0.5;
	return st;
}

double agv_kinematic_ext_Sx(int pos_A, int pos_B, int pos_C, int pos_D, double yaw){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6178      	str	r0, [r7, #20]
 80011f0:	6139      	str	r1, [r7, #16]
 80011f2:	60fa      	str	r2, [r7, #12]
 80011f4:	60bb      	str	r3, [r7, #8]
 80011f6:	ed87 0b00 	vstr	d0, [r7]
	double sx = pos_D;
 80011fa:	68b8      	ldr	r0, [r7, #8]
 80011fc:	f7ff f93e 	bl	800047c <__aeabi_i2d>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return sx;
 8001208:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800120c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001210:	eeb0 0a47 	vmov.f32	s0, s14
 8001214:	eef0 0a67 	vmov.f32	s1, s15
 8001218:	3720      	adds	r7, #32
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <agv_kinematic_ext_Sy>:

double agv_kinematic_ext_Sy(int pos_A, int pos_B, int pos_C, int pos_D, double yaw){
 800121e:	b580      	push	{r7, lr}
 8001220:	b088      	sub	sp, #32
 8001222:	af00      	add	r7, sp, #0
 8001224:	6178      	str	r0, [r7, #20]
 8001226:	6139      	str	r1, [r7, #16]
 8001228:	60fa      	str	r2, [r7, #12]
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	ed87 0b00 	vstr	d0, [r7]
	double sy = pos_C;
 8001230:	68f8      	ldr	r0, [r7, #12]
 8001232:	f7ff f923 	bl	800047c <__aeabi_i2d>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return sy;
 800123e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001242:	ec43 2b17 	vmov	d7, r2, r3
}
 8001246:	eeb0 0a47 	vmov.f32	s0, s14
 800124a:	eef0 0a67 	vmov.f32	s1, s15
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	0000      	movs	r0, r0
	...

08001258 <agv_inverse_kinematic>:
	return st;
}

///////////////////////////////////////////// INVERSE KINEMATICS ///////////////////////////////////////////////////

void agv_inverse_kinematic(double sx, double sy, double st, double yaw, motor_t motorA, motor_t motorB, motor_t motorC, motor_t motorD){
 8001258:	b084      	sub	sp, #16
 800125a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800125e:	b0ca      	sub	sp, #296	; 0x128
 8001260:	af38      	add	r7, sp, #224	; 0xe0
 8001262:	ed87 0b08 	vstr	d0, [r7, #32]
 8001266:	ed87 1b06 	vstr	d1, [r7, #24]
 800126a:	ed87 2b04 	vstr	d2, [r7, #16]
 800126e:	ed87 3b02 	vstr	d3, [r7, #8]
 8001272:	f107 0c68 	add.w	ip, r7, #104	; 0x68
 8001276:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	double V1 = (-sin(DEG_TO_RAD(45+yaw))*sx) + (cos(DEG_TO_RAD(45+yaw))*sy) + (R_AMR*st);
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	4bd8      	ldr	r3, [pc, #864]	; (80015e0 <agv_inverse_kinematic+0x388>)
 8001280:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001284:	f7fe ffae 	bl	80001e4 <__adddf3>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	4610      	mov	r0, r2
 800128e:	4619      	mov	r1, r3
 8001290:	a3cb      	add	r3, pc, #812	; (adr r3, 80015c0 <agv_inverse_kinematic+0x368>)
 8001292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001296:	f7ff f95b 	bl	8000550 <__aeabi_dmul>
 800129a:	4602      	mov	r2, r0
 800129c:	460b      	mov	r3, r1
 800129e:	4610      	mov	r0, r2
 80012a0:	4619      	mov	r1, r3
 80012a2:	f04f 0200 	mov.w	r2, #0
 80012a6:	4bcf      	ldr	r3, [pc, #828]	; (80015e4 <agv_inverse_kinematic+0x38c>)
 80012a8:	f7ff fa7c 	bl	80007a4 <__aeabi_ddiv>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	ec43 2b17 	vmov	d7, r2, r3
 80012b4:	eeb0 0a47 	vmov.f32	s0, s14
 80012b8:	eef0 0a67 	vmov.f32	s1, s15
 80012bc:	f006 fd94 	bl	8007de8 <sin>
 80012c0:	ec53 2b10 	vmov	r2, r3, d0
 80012c4:	4614      	mov	r4, r2
 80012c6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80012ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80012ce:	4620      	mov	r0, r4
 80012d0:	4629      	mov	r1, r5
 80012d2:	f7ff f93d 	bl	8000550 <__aeabi_dmul>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4614      	mov	r4, r2
 80012dc:	461d      	mov	r5, r3
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	4bbf      	ldr	r3, [pc, #764]	; (80015e0 <agv_inverse_kinematic+0x388>)
 80012e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012e8:	f7fe ff7c 	bl	80001e4 <__adddf3>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4610      	mov	r0, r2
 80012f2:	4619      	mov	r1, r3
 80012f4:	a3b2      	add	r3, pc, #712	; (adr r3, 80015c0 <agv_inverse_kinematic+0x368>)
 80012f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fa:	f7ff f929 	bl	8000550 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4610      	mov	r0, r2
 8001304:	4619      	mov	r1, r3
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	4bb6      	ldr	r3, [pc, #728]	; (80015e4 <agv_inverse_kinematic+0x38c>)
 800130c:	f7ff fa4a 	bl	80007a4 <__aeabi_ddiv>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	ec43 2b17 	vmov	d7, r2, r3
 8001318:	eeb0 0a47 	vmov.f32	s0, s14
 800131c:	eef0 0a67 	vmov.f32	s1, s15
 8001320:	f006 fd0e 	bl	8007d40 <cos>
 8001324:	ec51 0b10 	vmov	r0, r1, d0
 8001328:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800132c:	f7ff f910 	bl	8000550 <__aeabi_dmul>
 8001330:	4602      	mov	r2, r0
 8001332:	460b      	mov	r3, r1
 8001334:	4620      	mov	r0, r4
 8001336:	4629      	mov	r1, r5
 8001338:	f7fe ff54 	bl	80001e4 <__adddf3>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4614      	mov	r4, r2
 8001342:	461d      	mov	r5, r3
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	4ba7      	ldr	r3, [pc, #668]	; (80015e8 <agv_inverse_kinematic+0x390>)
 800134a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800134e:	f7ff f8ff 	bl	8000550 <__aeabi_dmul>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4620      	mov	r0, r4
 8001358:	4629      	mov	r1, r5
 800135a:	f7fe ff43 	bl	80001e4 <__adddf3>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double V2 = (-sin(DEG_TO_RAD(135+yaw))*sx) + (cos(DEG_TO_RAD(135+yaw))*sy) + (R_AMR*st);
 8001366:	a398      	add	r3, pc, #608	; (adr r3, 80015c8 <agv_inverse_kinematic+0x370>)
 8001368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001370:	f7fe ff38 	bl	80001e4 <__adddf3>
 8001374:	4602      	mov	r2, r0
 8001376:	460b      	mov	r3, r1
 8001378:	4610      	mov	r0, r2
 800137a:	4619      	mov	r1, r3
 800137c:	a390      	add	r3, pc, #576	; (adr r3, 80015c0 <agv_inverse_kinematic+0x368>)
 800137e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001382:	f7ff f8e5 	bl	8000550 <__aeabi_dmul>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	4610      	mov	r0, r2
 800138c:	4619      	mov	r1, r3
 800138e:	f04f 0200 	mov.w	r2, #0
 8001392:	4b94      	ldr	r3, [pc, #592]	; (80015e4 <agv_inverse_kinematic+0x38c>)
 8001394:	f7ff fa06 	bl	80007a4 <__aeabi_ddiv>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	ec43 2b17 	vmov	d7, r2, r3
 80013a0:	eeb0 0a47 	vmov.f32	s0, s14
 80013a4:	eef0 0a67 	vmov.f32	s1, s15
 80013a8:	f006 fd1e 	bl	8007de8 <sin>
 80013ac:	ec53 2b10 	vmov	r2, r3, d0
 80013b0:	603a      	str	r2, [r7, #0]
 80013b2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013c0:	f7ff f8c6 	bl	8000550 <__aeabi_dmul>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4614      	mov	r4, r2
 80013ca:	461d      	mov	r5, r3
 80013cc:	a37e      	add	r3, pc, #504	; (adr r3, 80015c8 <agv_inverse_kinematic+0x370>)
 80013ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013d6:	f7fe ff05 	bl	80001e4 <__adddf3>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	a377      	add	r3, pc, #476	; (adr r3, 80015c0 <agv_inverse_kinematic+0x368>)
 80013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e8:	f7ff f8b2 	bl	8000550 <__aeabi_dmul>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4610      	mov	r0, r2
 80013f2:	4619      	mov	r1, r3
 80013f4:	f04f 0200 	mov.w	r2, #0
 80013f8:	4b7a      	ldr	r3, [pc, #488]	; (80015e4 <agv_inverse_kinematic+0x38c>)
 80013fa:	f7ff f9d3 	bl	80007a4 <__aeabi_ddiv>
 80013fe:	4602      	mov	r2, r0
 8001400:	460b      	mov	r3, r1
 8001402:	ec43 2b17 	vmov	d7, r2, r3
 8001406:	eeb0 0a47 	vmov.f32	s0, s14
 800140a:	eef0 0a67 	vmov.f32	s1, s15
 800140e:	f006 fc97 	bl	8007d40 <cos>
 8001412:	ec51 0b10 	vmov	r0, r1, d0
 8001416:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800141a:	f7ff f899 	bl	8000550 <__aeabi_dmul>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4620      	mov	r0, r4
 8001424:	4629      	mov	r1, r5
 8001426:	f7fe fedd 	bl	80001e4 <__adddf3>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	4614      	mov	r4, r2
 8001430:	461d      	mov	r5, r3
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	4b6c      	ldr	r3, [pc, #432]	; (80015e8 <agv_inverse_kinematic+0x390>)
 8001438:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800143c:	f7ff f888 	bl	8000550 <__aeabi_dmul>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4620      	mov	r0, r4
 8001446:	4629      	mov	r1, r5
 8001448:	f7fe fecc 	bl	80001e4 <__adddf3>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double V3 = (-sin(DEG_TO_RAD(225+yaw))*sx) + (cos(DEG_TO_RAD(225+yaw))*sy) + (R_AMR*st);
 8001454:	a35e      	add	r3, pc, #376	; (adr r3, 80015d0 <agv_inverse_kinematic+0x378>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800145e:	f7fe fec1 	bl	80001e4 <__adddf3>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	a355      	add	r3, pc, #340	; (adr r3, 80015c0 <agv_inverse_kinematic+0x368>)
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	f7ff f86e 	bl	8000550 <__aeabi_dmul>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4610      	mov	r0, r2
 800147a:	4619      	mov	r1, r3
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	4b58      	ldr	r3, [pc, #352]	; (80015e4 <agv_inverse_kinematic+0x38c>)
 8001482:	f7ff f98f 	bl	80007a4 <__aeabi_ddiv>
 8001486:	4602      	mov	r2, r0
 8001488:	460b      	mov	r3, r1
 800148a:	ec43 2b17 	vmov	d7, r2, r3
 800148e:	eeb0 0a47 	vmov.f32	s0, s14
 8001492:	eef0 0a67 	vmov.f32	s1, s15
 8001496:	f006 fca7 	bl	8007de8 <sin>
 800149a:	ec53 2b10 	vmov	r2, r3, d0
 800149e:	4692      	mov	sl, r2
 80014a0:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 80014a4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014a8:	4650      	mov	r0, sl
 80014aa:	4659      	mov	r1, fp
 80014ac:	f7ff f850 	bl	8000550 <__aeabi_dmul>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4614      	mov	r4, r2
 80014b6:	461d      	mov	r5, r3
 80014b8:	a345      	add	r3, pc, #276	; (adr r3, 80015d0 <agv_inverse_kinematic+0x378>)
 80014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80014c2:	f7fe fe8f 	bl	80001e4 <__adddf3>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	a33c      	add	r3, pc, #240	; (adr r3, 80015c0 <agv_inverse_kinematic+0x368>)
 80014d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d4:	f7ff f83c 	bl	8000550 <__aeabi_dmul>
 80014d8:	4602      	mov	r2, r0
 80014da:	460b      	mov	r3, r1
 80014dc:	4610      	mov	r0, r2
 80014de:	4619      	mov	r1, r3
 80014e0:	f04f 0200 	mov.w	r2, #0
 80014e4:	4b3f      	ldr	r3, [pc, #252]	; (80015e4 <agv_inverse_kinematic+0x38c>)
 80014e6:	f7ff f95d 	bl	80007a4 <__aeabi_ddiv>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	ec43 2b17 	vmov	d7, r2, r3
 80014f2:	eeb0 0a47 	vmov.f32	s0, s14
 80014f6:	eef0 0a67 	vmov.f32	s1, s15
 80014fa:	f006 fc21 	bl	8007d40 <cos>
 80014fe:	ec51 0b10 	vmov	r0, r1, d0
 8001502:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001506:	f7ff f823 	bl	8000550 <__aeabi_dmul>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4620      	mov	r0, r4
 8001510:	4629      	mov	r1, r5
 8001512:	f7fe fe67 	bl	80001e4 <__adddf3>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4614      	mov	r4, r2
 800151c:	461d      	mov	r5, r3
 800151e:	f04f 0200 	mov.w	r2, #0
 8001522:	4b31      	ldr	r3, [pc, #196]	; (80015e8 <agv_inverse_kinematic+0x390>)
 8001524:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001528:	f7ff f812 	bl	8000550 <__aeabi_dmul>
 800152c:	4602      	mov	r2, r0
 800152e:	460b      	mov	r3, r1
 8001530:	4620      	mov	r0, r4
 8001532:	4629      	mov	r1, r5
 8001534:	f7fe fe56 	bl	80001e4 <__adddf3>
 8001538:	4602      	mov	r2, r0
 800153a:	460b      	mov	r3, r1
 800153c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double V4 = (-sin(DEG_TO_RAD(315+yaw))*sx) + (cos(DEG_TO_RAD(315+yaw))*sy) + (R_AMR*st);
 8001540:	a325      	add	r3, pc, #148	; (adr r3, 80015d8 <agv_inverse_kinematic+0x380>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800154a:	f7fe fe4b 	bl	80001e4 <__adddf3>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4610      	mov	r0, r2
 8001554:	4619      	mov	r1, r3
 8001556:	a31a      	add	r3, pc, #104	; (adr r3, 80015c0 <agv_inverse_kinematic+0x368>)
 8001558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155c:	f7fe fff8 	bl	8000550 <__aeabi_dmul>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	f04f 0200 	mov.w	r2, #0
 800156c:	4b1d      	ldr	r3, [pc, #116]	; (80015e4 <agv_inverse_kinematic+0x38c>)
 800156e:	f7ff f919 	bl	80007a4 <__aeabi_ddiv>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	ec43 2b17 	vmov	d7, r2, r3
 800157a:	eeb0 0a47 	vmov.f32	s0, s14
 800157e:	eef0 0a67 	vmov.f32	s1, s15
 8001582:	f006 fc31 	bl	8007de8 <sin>
 8001586:	ec53 2b10 	vmov	r2, r3, d0
 800158a:	4690      	mov	r8, r2
 800158c:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001590:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001594:	4640      	mov	r0, r8
 8001596:	4649      	mov	r1, r9
 8001598:	f7fe ffda 	bl	8000550 <__aeabi_dmul>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4614      	mov	r4, r2
 80015a2:	461d      	mov	r5, r3
 80015a4:	a30c      	add	r3, pc, #48	; (adr r3, 80015d8 <agv_inverse_kinematic+0x380>)
 80015a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015ae:	f7fe fe19 	bl	80001e4 <__adddf3>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	e017      	b.n	80015ec <agv_inverse_kinematic+0x394>
 80015bc:	f3af 8000 	nop.w
 80015c0:	54442d18 	.word	0x54442d18
 80015c4:	400921fb 	.word	0x400921fb
 80015c8:	00000000 	.word	0x00000000
 80015cc:	4060e000 	.word	0x4060e000
 80015d0:	00000000 	.word	0x00000000
 80015d4:	406c2000 	.word	0x406c2000
 80015d8:	00000000 	.word	0x00000000
 80015dc:	4073b000 	.word	0x4073b000
 80015e0:	40468000 	.word	0x40468000
 80015e4:	40668000 	.word	0x40668000
 80015e8:	3fe00000 	.word	0x3fe00000
 80015ec:	a362      	add	r3, pc, #392	; (adr r3, 8001778 <agv_inverse_kinematic+0x520>)
 80015ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f2:	f7fe ffad 	bl	8000550 <__aeabi_dmul>
 80015f6:	4602      	mov	r2, r0
 80015f8:	460b      	mov	r3, r1
 80015fa:	4610      	mov	r0, r2
 80015fc:	4619      	mov	r1, r3
 80015fe:	f04f 0200 	mov.w	r2, #0
 8001602:	4b5b      	ldr	r3, [pc, #364]	; (8001770 <agv_inverse_kinematic+0x518>)
 8001604:	f7ff f8ce 	bl	80007a4 <__aeabi_ddiv>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	ec43 2b17 	vmov	d7, r2, r3
 8001610:	eeb0 0a47 	vmov.f32	s0, s14
 8001614:	eef0 0a67 	vmov.f32	s1, s15
 8001618:	f006 fb92 	bl	8007d40 <cos>
 800161c:	ec51 0b10 	vmov	r0, r1, d0
 8001620:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001624:	f7fe ff94 	bl	8000550 <__aeabi_dmul>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	4620      	mov	r0, r4
 800162e:	4629      	mov	r1, r5
 8001630:	f7fe fdd8 	bl	80001e4 <__adddf3>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4614      	mov	r4, r2
 800163a:	461d      	mov	r5, r3
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	4b4c      	ldr	r3, [pc, #304]	; (8001774 <agv_inverse_kinematic+0x51c>)
 8001642:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001646:	f7fe ff83 	bl	8000550 <__aeabi_dmul>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4620      	mov	r0, r4
 8001650:	4629      	mov	r1, r5
 8001652:	f7fe fdc7 	bl	80001e4 <__adddf3>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	agv_reset_all(motorA, motorB, motorC, motorD);
 800165e:	ad29      	add	r5, sp, #164	; 0xa4
 8001660:	f507 748e 	add.w	r4, r7, #284	; 0x11c
 8001664:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001666:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001668:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800166a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800166c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800166e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001670:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001674:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001678:	ad1a      	add	r5, sp, #104	; 0x68
 800167a:	f107 04e0 	add.w	r4, r7, #224	; 0xe0
 800167e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001680:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001682:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001684:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001686:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001688:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800168a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800168e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001692:	ad0b      	add	r5, sp, #44	; 0x2c
 8001694:	f107 04a4 	add.w	r4, r7, #164	; 0xa4
 8001698:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800169a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800169c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800169e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016a4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80016a8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80016ac:	466d      	mov	r5, sp
 80016ae:	f107 0478 	add.w	r4, r7, #120	; 0x78
 80016b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016ba:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80016be:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80016c2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80016c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016c8:	f7ff fd23 	bl	8001112 <agv_reset_all>
	agv_speed_to_pwm(motorA,V1);
 80016cc:	466d      	mov	r5, sp
 80016ce:	f107 0478 	add.w	r4, r7, #120	; 0x78
 80016d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016da:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80016de:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80016e2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80016e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016e8:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80016ec:	f000 f848 	bl	8001780 <agv_speed_to_pwm>
	agv_speed_to_pwm(motorB,V2);
 80016f0:	466d      	mov	r5, sp
 80016f2:	f107 04b4 	add.w	r4, r7, #180	; 0xb4
 80016f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80016fe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001702:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001706:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800170a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800170c:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8001710:	f000 f836 	bl	8001780 <agv_speed_to_pwm>
	agv_speed_to_pwm(motorC,V3);
 8001714:	466d      	mov	r5, sp
 8001716:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 800171a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800171c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800171e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001720:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001722:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001726:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800172a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800172e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001730:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8001734:	f000 f824 	bl	8001780 <agv_speed_to_pwm>
	agv_speed_to_pwm(motorD,V4);
 8001738:	466d      	mov	r5, sp
 800173a:	f507 7496 	add.w	r4, r7, #300	; 0x12c
 800173e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001740:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001742:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001744:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001746:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800174a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800174e:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 8001752:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001754:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8001758:	f000 f812 	bl	8001780 <agv_speed_to_pwm>
}
 800175c:	bf00      	nop
 800175e:	3748      	adds	r7, #72	; 0x48
 8001760:	46bd      	mov	sp, r7
 8001762:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001766:	b004      	add	sp, #16
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	f3af 8000 	nop.w
 8001770:	40668000 	.word	0x40668000
 8001774:	3fe00000 	.word	0x3fe00000
 8001778:	54442d18 	.word	0x54442d18
 800177c:	400921fb 	.word	0x400921fb

08001780 <agv_speed_to_pwm>:
	double k_wheel = 3.14*100; // 100 -> diameter
	return encoder.position*(7/k_wheel); // 7->PPR
}

// in mm
void agv_speed_to_pwm(motor_t motor, double speed){
 8001780:	b084      	sub	sp, #16
 8001782:	b5b0      	push	{r4, r5, r7, lr}
 8001784:	b08e      	sub	sp, #56	; 0x38
 8001786:	af0c      	add	r7, sp, #48	; 0x30
 8001788:	f107 0418 	add.w	r4, r7, #24
 800178c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001790:	ed87 0b00 	vstr	d0, [r7]
	// Maximum 2,617 m/s -> PWM 1000
	if(speed < 2617){
 8001794:	a322      	add	r3, pc, #136	; (adr r3, 8001820 <agv_speed_to_pwm+0xa0>)
 8001796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800179e:	f7ff f949 	bl	8000a34 <__aeabi_dcmplt>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d020      	beq.n	80017ea <agv_speed_to_pwm+0x6a>
		agv_run_motor(motor, (speed*(5*M_PI/60)));
 80017a8:	a31f      	add	r3, pc, #124	; (adr r3, 8001828 <agv_speed_to_pwm+0xa8>)
 80017aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ae:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017b2:	f7fe fecd 	bl	8000550 <__aeabi_dmul>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	f7ff f961 	bl	8000a84 <__aeabi_d2iz>
 80017c2:	4603      	mov	r3, r0
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80017c8:	466d      	mov	r5, sp
 80017ca:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80017ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017d6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80017da:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80017de:	f107 0318 	add.w	r3, r7, #24
 80017e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017e4:	f7ff fb44 	bl	8000e70 <agv_run_motor>
	}
	else{
		agv_run_motor(motor, (2617*(5*M_PI/60)));
	}
}
 80017e8:	e012      	b.n	8001810 <agv_speed_to_pwm+0x90>
		agv_run_motor(motor, (2617*(5*M_PI/60)));
 80017ea:	f240 23ad 	movw	r3, #685	; 0x2ad
 80017ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80017f0:	466d      	mov	r5, sp
 80017f2:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80017f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017fe:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001802:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001806:	f107 0318 	add.w	r3, r7, #24
 800180a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800180c:	f7ff fb30 	bl	8000e70 <agv_run_motor>
}
 8001810:	bf00      	nop
 8001812:	3708      	adds	r7, #8
 8001814:	46bd      	mov	sp, r7
 8001816:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800181a:	b004      	add	sp, #16
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	00000000 	.word	0x00000000
 8001824:	40a47200 	.word	0x40a47200
 8001828:	382d7365 	.word	0x382d7365
 800182c:	3fd0c152 	.word	0x3fd0c152

08001830 <PIDController_Init>:
 */


#include "PID_Driver.h"

void PIDController_Init(PIDController *pid) {
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]

	/* Clear controller variables */
	pid->integrator = 0.0;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	625a      	str	r2, [r3, #36]	; 0x24
	pid->prevError  = 0.0;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f04f 0200 	mov.w	r2, #0
 8001846:	629a      	str	r2, [r3, #40]	; 0x28

	pid->differentiator  = 0.0;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->prevMeasurement = 0.0;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	f04f 0200 	mov.w	r2, #0
 8001856:	631a      	str	r2, [r3, #48]	; 0x30

	pid->out = 0.0;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f04f 0200 	mov.w	r2, #0
 800185e:	635a      	str	r2, [r3, #52]	; 0x34

}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <PIDController_Update>:

float PIDController_Update(PIDController *pid, float setpoint, float measurement) {
 800186c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	60f8      	str	r0, [r7, #12]
 8001876:	ed87 0a02 	vstr	s0, [r7, #8]
 800187a:	edc7 0a01 	vstr	s1, [r7, #4]

	// Error signal
    float error = setpoint - measurement;
 800187e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001882:	edd7 7a01 	vldr	s15, [r7, #4]
 8001886:	ee77 7a67 	vsub.f32	s15, s14, s15
 800188a:	edc7 7a05 	vstr	s15, [r7, #20]

	// Proportional
    float proportional = pid->Kp * error;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	edd3 7a00 	vldr	s15, [r3]
 8001894:	ed97 7a05 	vldr	s14, [r7, #20]
 8001898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800189c:	edc7 7a04 	vstr	s15, [r7, #16]

	// Integral
    pid->integrator = pid->integrator + 0.5 * pid->Ki * pid->T_sample * (error + pid->prevError);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a4:	4618      	mov	r0, r3
 80018a6:	f7fe fdfb 	bl	80004a0 <__aeabi_f2d>
 80018aa:	4680      	mov	r8, r0
 80018ac:	4689      	mov	r9, r1
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7fe fdf4 	bl	80004a0 <__aeabi_f2d>
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	4b86      	ldr	r3, [pc, #536]	; (8001ad8 <PIDController_Update+0x26c>)
 80018be:	f7fe fe47 	bl	8000550 <__aeabi_dmul>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	4692      	mov	sl, r2
 80018c8:	469b      	mov	fp, r3
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fde6 	bl	80004a0 <__aeabi_f2d>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4650      	mov	r0, sl
 80018da:	4659      	mov	r1, fp
 80018dc:	f7fe fe38 	bl	8000550 <__aeabi_dmul>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4692      	mov	sl, r2
 80018e6:	469b      	mov	fp, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80018ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80018f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f6:	ee17 0a90 	vmov	r0, s15
 80018fa:	f7fe fdd1 	bl	80004a0 <__aeabi_f2d>
 80018fe:	4602      	mov	r2, r0
 8001900:	460b      	mov	r3, r1
 8001902:	4650      	mov	r0, sl
 8001904:	4659      	mov	r1, fp
 8001906:	f7fe fe23 	bl	8000550 <__aeabi_dmul>
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	4640      	mov	r0, r8
 8001910:	4649      	mov	r1, r9
 8001912:	f7fe fc67 	bl	80001e4 <__adddf3>
 8001916:	4602      	mov	r2, r0
 8001918:	460b      	mov	r3, r1
 800191a:	4610      	mov	r0, r2
 800191c:	4619      	mov	r1, r3
 800191e:	f7ff f8d9 	bl	8000ad4 <__aeabi_d2f>
 8001922:	4602      	mov	r2, r0
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	625a      	str	r2, [r3, #36]	; 0x24

	// Anti-wind-up via integrator clamping
    if (pid->integrator > pid->limMaxInt) {
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	edd3 7a07 	vldr	s15, [r3, #28]
 8001934:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193c:	dd04      	ble.n	8001948 <PIDController_Update+0xdc>

        pid->integrator = pid->limMaxInt;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	69da      	ldr	r2, [r3, #28]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	625a      	str	r2, [r3, #36]	; 0x24
 8001946:	e00e      	b.n	8001966 <PIDController_Update+0xfa>

    } else if (pid->integrator < pid->limMinInt) {
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	edd3 7a06 	vldr	s15, [r3, #24]
 8001954:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195c:	d503      	bpl.n	8001966 <PIDController_Update+0xfa>

        pid->integrator = pid->limMinInt;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	699a      	ldr	r2, [r3, #24]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	625a      	str	r2, [r3, #36]	; 0x24

    }

	// Derivative (band-limited differentiator)
    pid->differentiator = -(2.0 * pid->Kd * (measurement - pid->prevMeasurement)	/* Note: derivative on measurement, therefore minus sign in front of equation! */
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe fd98 	bl	80004a0 <__aeabi_f2d>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	f7fe fc36 	bl	80001e4 <__adddf3>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4690      	mov	r8, r2
 800197e:	4699      	mov	r9, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001986:	ed97 7a01 	vldr	s14, [r7, #4]
 800198a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198e:	ee17 0a90 	vmov	r0, s15
 8001992:	f7fe fd85 	bl	80004a0 <__aeabi_f2d>
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4640      	mov	r0, r8
 800199c:	4649      	mov	r1, r9
 800199e:	f7fe fdd7 	bl	8000550 <__aeabi_dmul>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4690      	mov	r8, r2
 80019a8:	4699      	mov	r9, r3
                        + (2.0 * pid->tau - pid->T_sample) * pid->differentiator)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fd76 	bl	80004a0 <__aeabi_f2d>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	f7fe fc14 	bl	80001e4 <__adddf3>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	4692      	mov	sl, r2
 80019c2:	469b      	mov	fp, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7fe fd69 	bl	80004a0 <__aeabi_f2d>
 80019ce:	4602      	mov	r2, r0
 80019d0:	460b      	mov	r3, r1
 80019d2:	4650      	mov	r0, sl
 80019d4:	4659      	mov	r1, fp
 80019d6:	f7fe fc03 	bl	80001e0 <__aeabi_dsub>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	4692      	mov	sl, r2
 80019e0:	469b      	mov	fp, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe fd5a 	bl	80004a0 <__aeabi_f2d>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4650      	mov	r0, sl
 80019f2:	4659      	mov	r1, fp
 80019f4:	f7fe fdac 	bl	8000550 <__aeabi_dmul>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4640      	mov	r0, r8
 80019fe:	4649      	mov	r1, r9
 8001a00:	f7fe fbf0 	bl	80001e4 <__adddf3>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
    pid->differentiator = -(2.0 * pid->Kd * (measurement - pid->prevMeasurement)	/* Note: derivative on measurement, therefore minus sign in front of equation! */
 8001a08:	4614      	mov	r4, r2
 8001a0a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
                        / (2.0 * pid->tau + pid->T_sample);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd44 	bl	80004a0 <__aeabi_f2d>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	f7fe fbe2 	bl	80001e4 <__adddf3>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4690      	mov	r8, r2
 8001a26:	4699      	mov	r9, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fd37 	bl	80004a0 <__aeabi_f2d>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4640      	mov	r0, r8
 8001a38:	4649      	mov	r1, r9
 8001a3a:	f7fe fbd3 	bl	80001e4 <__adddf3>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	460b      	mov	r3, r1
 8001a42:	4620      	mov	r0, r4
 8001a44:	4629      	mov	r1, r5
 8001a46:	f7fe fead 	bl	80007a4 <__aeabi_ddiv>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	4610      	mov	r0, r2
 8001a50:	4619      	mov	r1, r3
 8001a52:	f7ff f83f 	bl	8000ad4 <__aeabi_d2f>
 8001a56:	4602      	mov	r2, r0
    pid->differentiator = -(2.0 * pid->Kd * (measurement - pid->prevMeasurement)	/* Note: derivative on measurement, therefore minus sign in front of equation! */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	62da      	str	r2, [r3, #44]	; 0x2c


	// Compute output and apply limits
    pid->out = proportional + pid->integrator + pid->differentiator;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001a62:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001a70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    if (pid->out > pid->limMax) {
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	edd3 7a05 	vldr	s15, [r3, #20]
 8001a86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8e:	dd04      	ble.n	8001a9a <PIDController_Update+0x22e>

        pid->out = pid->limMax;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	695a      	ldr	r2, [r3, #20]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	635a      	str	r2, [r3, #52]	; 0x34
 8001a98:	e00e      	b.n	8001ab8 <PIDController_Update+0x24c>

    } else if (pid->out < pid->limMin) {
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	edd3 7a04 	vldr	s15, [r3, #16]
 8001aa6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001aaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aae:	d503      	bpl.n	8001ab8 <PIDController_Update+0x24c>

        pid->out = pid->limMin;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	691a      	ldr	r2, [r3, #16]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	635a      	str	r2, [r3, #52]	; 0x34

    }

	// Store error and measurement for later use
    pid->prevError       = error;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	697a      	ldr	r2, [r7, #20]
 8001abc:	629a      	str	r2, [r3, #40]	; 0x28
    pid->prevMeasurement = measurement;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	631a      	str	r2, [r3, #48]	; 0x30

	// Return controller output
    return pid->out;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac8:	ee07 3a90 	vmov	s15, r3
}
 8001acc:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ad8:	3fe00000 	.word	0x3fe00000

08001adc <komunikasi_ctrl_init>:
// ALL
static uint8_t rxbuf_get_anywhere[19];

//******************************************** COMMUNICATION TO CONTROL **********************************************//

void komunikasi_ctrl_init(UART_HandleTypeDef* uart_handler){
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
	huart_ctrl = uart_handler;
 8001ae4:	4a04      	ldr	r2, [pc, #16]	; (8001af8 <komunikasi_ctrl_init+0x1c>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6013      	str	r3, [r2, #0]
}
 8001aea:	bf00      	nop
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	2000002c 	.word	0x2000002c

08001afc <rx_ctrl_start_get>:

	if(HAL_UART_Transmit(huart_ctrl, kinematic, 19, TIMEOUT_SEND) == HAL_OK) return true;
	else return false;
}

void rx_ctrl_start_get(void){
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(huart_ctrl,rxbuf_get_ctrl, 19);
 8001b00:	4b04      	ldr	r3, [pc, #16]	; (8001b14 <rx_ctrl_start_get+0x18>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2213      	movs	r2, #19
 8001b06:	4904      	ldr	r1, [pc, #16]	; (8001b18 <rx_ctrl_start_get+0x1c>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f005 f839 	bl	8006b80 <HAL_UART_Receive_DMA>
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	2000002c 	.word	0x2000002c
 8001b18:	20000030 	.word	0x20000030

08001b1c <rx_ctrl_get>:

void rx_ctrl_get(com_ctrl_get_t* get){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 19; i++){
 8001b24:	2300      	movs	r3, #0
 8001b26:	60fb      	str	r3, [r7, #12]
 8001b28:	e370      	b.n	800220c <rx_ctrl_get+0x6f0>
		if((rxbuf_get_ctrl[0] == 0xA5) && (rxbuf_get_ctrl[1] == 0x5A)){
 8001b2a:	4b99      	ldr	r3, [pc, #612]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2ba5      	cmp	r3, #165	; 0xa5
 8001b30:	f040 8361 	bne.w	80021f6 <rx_ctrl_get+0x6da>
 8001b34:	4b96      	ldr	r3, [pc, #600]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b36:	785b      	ldrb	r3, [r3, #1]
 8001b38:	2b5a      	cmp	r3, #90	; 0x5a
 8001b3a:	f040 835c 	bne.w	80021f6 <rx_ctrl_get+0x6da>

			// Check for ping
			if(rxbuf_get_ctrl[2] == 0x01){
 8001b3e:	4b94      	ldr	r3, [pc, #592]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b40:	789b      	ldrb	r3, [r3, #2]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d104      	bne.n	8001b50 <rx_ctrl_get+0x34>
				get->cmd = 0x01;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
			if(rxbuf_get_ctrl[2] == 0x01){
 8001b4e:	e359      	b.n	8002204 <rx_ctrl_get+0x6e8>
			}

			// Check for "Move" Instruction Given from Sensor
			else if(rxbuf_get_ctrl[2] == 0x15){
 8001b50:	4b8f      	ldr	r3, [pc, #572]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b52:	789b      	ldrb	r3, [r3, #2]
 8001b54:	2b15      	cmp	r3, #21
 8001b56:	f040 80fb 	bne.w	8001d50 <rx_ctrl_get+0x234>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b60:	488c      	ldr	r0, [pc, #560]	; (8001d94 <rx_ctrl_get+0x278>)
 8001b62:	f003 faa3 	bl	80050ac <HAL_GPIO_WritePin>
				if((rxbuf_get_ctrl[i+3] & 0x80)) get->x_pos = ((rxbuf_get_ctrl[i+3] << 8) | rxbuf_get_ctrl[i+4])-(65536);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	3303      	adds	r3, #3
 8001b6a:	4a89      	ldr	r2, [pc, #548]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b6c:	5cd3      	ldrb	r3, [r2, r3]
 8001b6e:	b25b      	sxtb	r3, r3
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	da10      	bge.n	8001b96 <rx_ctrl_get+0x7a>
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	3303      	adds	r3, #3
 8001b78:	4a85      	ldr	r2, [pc, #532]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b7a:	5cd3      	ldrb	r3, [r2, r3]
 8001b7c:	021b      	lsls	r3, r3, #8
 8001b7e:	b21a      	sxth	r2, r3
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	3304      	adds	r3, #4
 8001b84:	4982      	ldr	r1, [pc, #520]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b86:	5ccb      	ldrb	r3, [r1, r3]
 8001b88:	b21b      	sxth	r3, r3
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	b21a      	sxth	r2, r3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 8001b94:	e00f      	b.n	8001bb6 <rx_ctrl_get+0x9a>
				else get->x_pos = (rxbuf_get_ctrl[i+3] << 8) | rxbuf_get_ctrl[i+4];
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	3303      	adds	r3, #3
 8001b9a:	4a7d      	ldr	r2, [pc, #500]	; (8001d90 <rx_ctrl_get+0x274>)
 8001b9c:	5cd3      	ldrb	r3, [r2, r3]
 8001b9e:	021b      	lsls	r3, r3, #8
 8001ba0:	b21a      	sxth	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	497a      	ldr	r1, [pc, #488]	; (8001d90 <rx_ctrl_get+0x274>)
 8001ba8:	5ccb      	ldrb	r3, [r1, r3]
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	4313      	orrs	r3, r2
 8001bae:	b21a      	sxth	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca

				if((rxbuf_get_ctrl[i+5] & 0x80)) get->y_pos = ((rxbuf_get_ctrl[i+5] << 8) | rxbuf_get_ctrl[i+6])-(65536);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	3305      	adds	r3, #5
 8001bba:	4a75      	ldr	r2, [pc, #468]	; (8001d90 <rx_ctrl_get+0x274>)
 8001bbc:	5cd3      	ldrb	r3, [r2, r3]
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	da10      	bge.n	8001be6 <rx_ctrl_get+0xca>
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3305      	adds	r3, #5
 8001bc8:	4a71      	ldr	r2, [pc, #452]	; (8001d90 <rx_ctrl_get+0x274>)
 8001bca:	5cd3      	ldrb	r3, [r2, r3]
 8001bcc:	021b      	lsls	r3, r3, #8
 8001bce:	b21a      	sxth	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	3306      	adds	r3, #6
 8001bd4:	496e      	ldr	r1, [pc, #440]	; (8001d90 <rx_ctrl_get+0x274>)
 8001bd6:	5ccb      	ldrb	r3, [r1, r3]
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	b21a      	sxth	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8001be4:	e00f      	b.n	8001c06 <rx_ctrl_get+0xea>
				else get->y_pos = (rxbuf_get_ctrl[i+5] << 8) | rxbuf_get_ctrl[i+6];
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	3305      	adds	r3, #5
 8001bea:	4a69      	ldr	r2, [pc, #420]	; (8001d90 <rx_ctrl_get+0x274>)
 8001bec:	5cd3      	ldrb	r3, [r2, r3]
 8001bee:	021b      	lsls	r3, r3, #8
 8001bf0:	b21a      	sxth	r2, r3
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	3306      	adds	r3, #6
 8001bf6:	4966      	ldr	r1, [pc, #408]	; (8001d90 <rx_ctrl_get+0x274>)
 8001bf8:	5ccb      	ldrb	r3, [r1, r3]
 8001bfa:	b21b      	sxth	r3, r3
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	b21a      	sxth	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc

				if((rxbuf_get_ctrl[i+7] & 0x80)) get->t_pos = ((rxbuf_get_ctrl[i+7] << 8) | rxbuf_get_ctrl[i+8])-(65536);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	3307      	adds	r3, #7
 8001c0a:	4a61      	ldr	r2, [pc, #388]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c0c:	5cd3      	ldrb	r3, [r2, r3]
 8001c0e:	b25b      	sxtb	r3, r3
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	da10      	bge.n	8001c36 <rx_ctrl_get+0x11a>
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	3307      	adds	r3, #7
 8001c18:	4a5d      	ldr	r2, [pc, #372]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c1a:	5cd3      	ldrb	r3, [r2, r3]
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	b21a      	sxth	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	3308      	adds	r3, #8
 8001c24:	495a      	ldr	r1, [pc, #360]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c26:	5ccb      	ldrb	r3, [r1, r3]
 8001c28:	b21b      	sxth	r3, r3
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	b21a      	sxth	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 8001c34:	e00f      	b.n	8001c56 <rx_ctrl_get+0x13a>
				else get->t_pos = (rxbuf_get_ctrl[i+7] << 8) | rxbuf_get_ctrl[i+8];
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	3307      	adds	r3, #7
 8001c3a:	4a55      	ldr	r2, [pc, #340]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c3c:	5cd3      	ldrb	r3, [r2, r3]
 8001c3e:	021b      	lsls	r3, r3, #8
 8001c40:	b21a      	sxth	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	3308      	adds	r3, #8
 8001c46:	4952      	ldr	r1, [pc, #328]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c48:	5ccb      	ldrb	r3, [r1, r3]
 8001c4a:	b21b      	sxth	r3, r3
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	b21a      	sxth	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce

				if((rxbuf_get_ctrl[i+9] & 0x80)) get->x_vel = ((rxbuf_get_ctrl[i+9] << 8) | rxbuf_get_ctrl[i+10])-(65536);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	3309      	adds	r3, #9
 8001c5a:	4a4d      	ldr	r2, [pc, #308]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c5c:	5cd3      	ldrb	r3, [r2, r3]
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	da10      	bge.n	8001c86 <rx_ctrl_get+0x16a>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	3309      	adds	r3, #9
 8001c68:	4a49      	ldr	r2, [pc, #292]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c6a:	5cd3      	ldrb	r3, [r2, r3]
 8001c6c:	021b      	lsls	r3, r3, #8
 8001c6e:	b21a      	sxth	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	330a      	adds	r3, #10
 8001c74:	4946      	ldr	r1, [pc, #280]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c76:	5ccb      	ldrb	r3, [r1, r3]
 8001c78:	b21b      	sxth	r3, r3
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	b21a      	sxth	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
 8001c84:	e00f      	b.n	8001ca6 <rx_ctrl_get+0x18a>
				else get->x_vel = (rxbuf_get_ctrl[i+9] << 8) | rxbuf_get_ctrl[i+10];
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	3309      	adds	r3, #9
 8001c8a:	4a41      	ldr	r2, [pc, #260]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c8c:	5cd3      	ldrb	r3, [r2, r3]
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	b21a      	sxth	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	330a      	adds	r3, #10
 8001c96:	493e      	ldr	r1, [pc, #248]	; (8001d90 <rx_ctrl_get+0x274>)
 8001c98:	5ccb      	ldrb	r3, [r1, r3]
 8001c9a:	b21b      	sxth	r3, r3
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	b21a      	sxth	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0

				if((rxbuf_get_ctrl[i+11] & 0x80)) get->y_vel = ((rxbuf_get_ctrl[i+11] << 8) | rxbuf_get_ctrl[i+12])-(65536);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	330b      	adds	r3, #11
 8001caa:	4a39      	ldr	r2, [pc, #228]	; (8001d90 <rx_ctrl_get+0x274>)
 8001cac:	5cd3      	ldrb	r3, [r2, r3]
 8001cae:	b25b      	sxtb	r3, r3
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	da10      	bge.n	8001cd6 <rx_ctrl_get+0x1ba>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	330b      	adds	r3, #11
 8001cb8:	4a35      	ldr	r2, [pc, #212]	; (8001d90 <rx_ctrl_get+0x274>)
 8001cba:	5cd3      	ldrb	r3, [r2, r3]
 8001cbc:	021b      	lsls	r3, r3, #8
 8001cbe:	b21a      	sxth	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	330c      	adds	r3, #12
 8001cc4:	4932      	ldr	r1, [pc, #200]	; (8001d90 <rx_ctrl_get+0x274>)
 8001cc6:	5ccb      	ldrb	r3, [r1, r3]
 8001cc8:	b21b      	sxth	r3, r3
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	b21a      	sxth	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
 8001cd4:	e00f      	b.n	8001cf6 <rx_ctrl_get+0x1da>
				else get->y_vel = (rxbuf_get_ctrl[i+11] << 8) | rxbuf_get_ctrl[i+12];
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	330b      	adds	r3, #11
 8001cda:	4a2d      	ldr	r2, [pc, #180]	; (8001d90 <rx_ctrl_get+0x274>)
 8001cdc:	5cd3      	ldrb	r3, [r2, r3]
 8001cde:	021b      	lsls	r3, r3, #8
 8001ce0:	b21a      	sxth	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	330c      	adds	r3, #12
 8001ce6:	492a      	ldr	r1, [pc, #168]	; (8001d90 <rx_ctrl_get+0x274>)
 8001ce8:	5ccb      	ldrb	r3, [r1, r3]
 8001cea:	b21b      	sxth	r3, r3
 8001cec:	4313      	orrs	r3, r2
 8001cee:	b21a      	sxth	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2

				if((rxbuf_get_ctrl[i+13] & 0x80)) get->t_vel = ((rxbuf_get_ctrl[i+13] << 8) | rxbuf_get_ctrl[i+14])-(65536);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	330d      	adds	r3, #13
 8001cfa:	4a25      	ldr	r2, [pc, #148]	; (8001d90 <rx_ctrl_get+0x274>)
 8001cfc:	5cd3      	ldrb	r3, [r2, r3]
 8001cfe:	b25b      	sxtb	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	da10      	bge.n	8001d26 <rx_ctrl_get+0x20a>
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	330d      	adds	r3, #13
 8001d08:	4a21      	ldr	r2, [pc, #132]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d0a:	5cd3      	ldrb	r3, [r2, r3]
 8001d0c:	021b      	lsls	r3, r3, #8
 8001d0e:	b21a      	sxth	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	330e      	adds	r3, #14
 8001d14:	491e      	ldr	r1, [pc, #120]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d16:	5ccb      	ldrb	r3, [r1, r3]
 8001d18:	b21b      	sxth	r3, r3
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	b21a      	sxth	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
 8001d24:	e00f      	b.n	8001d46 <rx_ctrl_get+0x22a>
				else get->t_vel = (rxbuf_get_ctrl[i+13] << 8) | rxbuf_get_ctrl[i+14];
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	330d      	adds	r3, #13
 8001d2a:	4a19      	ldr	r2, [pc, #100]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d2c:	5cd3      	ldrb	r3, [r2, r3]
 8001d2e:	021b      	lsls	r3, r3, #8
 8001d30:	b21a      	sxth	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	330e      	adds	r3, #14
 8001d36:	4916      	ldr	r1, [pc, #88]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d38:	5ccb      	ldrb	r3, [r1, r3]
 8001d3a:	b21b      	sxth	r3, r3
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	b21a      	sxth	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4

				get->cmd = STANDBY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2202      	movs	r2, #2
 8001d4a:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
			if(rxbuf_get_ctrl[2] == 0x01){
 8001d4e:	e259      	b.n	8002204 <rx_ctrl_get+0x6e8>

			}

			// Check for "Move" Instruction Given from Sensor
			else if(rxbuf_get_ctrl[i+2] == 0x12){
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	3302      	adds	r3, #2
 8001d54:	4a0e      	ldr	r2, [pc, #56]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d56:	5cd3      	ldrb	r3, [r2, r3]
 8001d58:	2b12      	cmp	r3, #18
 8001d5a:	f040 808a 	bne.w	8001e72 <rx_ctrl_get+0x356>
				if((rxbuf_get_ctrl[i+3] & 0x80)) get->x_pos = ((rxbuf_get_ctrl[i+3] << 8) | rxbuf_get_ctrl[i+4])-(65536);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	3303      	adds	r3, #3
 8001d62:	4a0b      	ldr	r2, [pc, #44]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d64:	5cd3      	ldrb	r3, [r2, r3]
 8001d66:	b25b      	sxtb	r3, r3
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	da15      	bge.n	8001d98 <rx_ctrl_get+0x27c>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	3303      	adds	r3, #3
 8001d70:	4a07      	ldr	r2, [pc, #28]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d72:	5cd3      	ldrb	r3, [r2, r3]
 8001d74:	021b      	lsls	r3, r3, #8
 8001d76:	b21a      	sxth	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	3304      	adds	r3, #4
 8001d7c:	4904      	ldr	r1, [pc, #16]	; (8001d90 <rx_ctrl_get+0x274>)
 8001d7e:	5ccb      	ldrb	r3, [r1, r3]
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	4313      	orrs	r3, r2
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 8001d8c:	e014      	b.n	8001db8 <rx_ctrl_get+0x29c>
 8001d8e:	bf00      	nop
 8001d90:	20000030 	.word	0x20000030
 8001d94:	40020800 	.word	0x40020800
				else get->x_pos = (rxbuf_get_ctrl[i+3] << 8) | rxbuf_get_ctrl[i+4];
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	3303      	adds	r3, #3
 8001d9c:	4a94      	ldr	r2, [pc, #592]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001d9e:	5cd3      	ldrb	r3, [r2, r3]
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	b21a      	sxth	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	3304      	adds	r3, #4
 8001da8:	4991      	ldr	r1, [pc, #580]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001daa:	5ccb      	ldrb	r3, [r1, r3]
 8001dac:	b21b      	sxth	r3, r3
 8001dae:	4313      	orrs	r3, r2
 8001db0:	b21a      	sxth	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca

				if((rxbuf_get_ctrl[i+5] & 0x80)) get->y_pos = ((rxbuf_get_ctrl[i+5] << 8) | rxbuf_get_ctrl[i+6])-(65536);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	3305      	adds	r3, #5
 8001dbc:	4a8c      	ldr	r2, [pc, #560]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001dbe:	5cd3      	ldrb	r3, [r2, r3]
 8001dc0:	b25b      	sxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	da10      	bge.n	8001de8 <rx_ctrl_get+0x2cc>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	3305      	adds	r3, #5
 8001dca:	4a89      	ldr	r2, [pc, #548]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001dcc:	5cd3      	ldrb	r3, [r2, r3]
 8001dce:	021b      	lsls	r3, r3, #8
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	3306      	adds	r3, #6
 8001dd6:	4986      	ldr	r1, [pc, #536]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001dd8:	5ccb      	ldrb	r3, [r1, r3]
 8001dda:	b21b      	sxth	r3, r3
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	b21a      	sxth	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8001de6:	e00f      	b.n	8001e08 <rx_ctrl_get+0x2ec>
				else get->y_pos = (rxbuf_get_ctrl[i+5] << 8) | rxbuf_get_ctrl[i+6];
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	3305      	adds	r3, #5
 8001dec:	4a80      	ldr	r2, [pc, #512]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001dee:	5cd3      	ldrb	r3, [r2, r3]
 8001df0:	021b      	lsls	r3, r3, #8
 8001df2:	b21a      	sxth	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	3306      	adds	r3, #6
 8001df8:	497d      	ldr	r1, [pc, #500]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001dfa:	5ccb      	ldrb	r3, [r1, r3]
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	b21a      	sxth	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc

				if((rxbuf_get_ctrl[i+7] & 0x80)) get->orientation = ((rxbuf_get_ctrl[i+7] << 8) | rxbuf_get_ctrl[i+8])-(65536);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	3307      	adds	r3, #7
 8001e0c:	4a78      	ldr	r2, [pc, #480]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e0e:	5cd3      	ldrb	r3, [r2, r3]
 8001e10:	b25b      	sxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	da10      	bge.n	8001e38 <rx_ctrl_get+0x31c>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	3307      	adds	r3, #7
 8001e1a:	4a75      	ldr	r2, [pc, #468]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e1c:	5cd3      	ldrb	r3, [r2, r3]
 8001e1e:	021b      	lsls	r3, r3, #8
 8001e20:	b21a      	sxth	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3308      	adds	r3, #8
 8001e26:	4972      	ldr	r1, [pc, #456]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e28:	5ccb      	ldrb	r3, [r1, r3]
 8001e2a:	b21b      	sxth	r3, r3
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	b21a      	sxth	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6
 8001e36:	e00f      	b.n	8001e58 <rx_ctrl_get+0x33c>
				else get->orientation = (rxbuf_get_ctrl[i+7] << 8) | rxbuf_get_ctrl[i+8];
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	3307      	adds	r3, #7
 8001e3c:	4a6c      	ldr	r2, [pc, #432]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e3e:	5cd3      	ldrb	r3, [r2, r3]
 8001e40:	021b      	lsls	r3, r3, #8
 8001e42:	b21a      	sxth	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	3308      	adds	r3, #8
 8001e48:	4969      	ldr	r1, [pc, #420]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e4a:	5ccb      	ldrb	r3, [r1, r3]
 8001e4c:	b21b      	sxth	r3, r3
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	b21a      	sxth	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6

				get->step = rxbuf_get_ctrl[i+10];
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	330a      	adds	r3, #10
 8001e5c:	4a64      	ldr	r2, [pc, #400]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e5e:	5cd3      	ldrb	r3, [r2, r3]
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8

				get->cmd = STANDBY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2202      	movs	r2, #2
 8001e6c:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
			if(rxbuf_get_ctrl[2] == 0x01){
 8001e70:	e1c8      	b.n	8002204 <rx_ctrl_get+0x6e8>

			}

			// Check for BNO08X Sensor
			else if(rxbuf_get_ctrl[i+2] == 0x02){
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	3302      	adds	r3, #2
 8001e76:	4a5e      	ldr	r2, [pc, #376]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e78:	5cd3      	ldrb	r3, [r2, r3]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	f040 80f7 	bne.w	800206e <rx_ctrl_get+0x552>

				if((rxbuf_get_ctrl[i+3] & 0x80)) get->yaw = ((rxbuf_get_ctrl[i+3] << 8) | rxbuf_get_ctrl[i+4])-(65536);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	3303      	adds	r3, #3
 8001e84:	4a5a      	ldr	r2, [pc, #360]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e86:	5cd3      	ldrb	r3, [r2, r3]
 8001e88:	b25b      	sxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	da10      	bge.n	8001eb0 <rx_ctrl_get+0x394>
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	3303      	adds	r3, #3
 8001e92:	4a57      	ldr	r2, [pc, #348]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001e94:	5cd3      	ldrb	r3, [r2, r3]
 8001e96:	021b      	lsls	r3, r3, #8
 8001e98:	b21a      	sxth	r2, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	4954      	ldr	r1, [pc, #336]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001ea0:	5ccb      	ldrb	r3, [r1, r3]
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	b21a      	sxth	r2, r3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
 8001eae:	e00f      	b.n	8001ed0 <rx_ctrl_get+0x3b4>
				else get->yaw = (rxbuf_get_ctrl[i+3] << 8) | rxbuf_get_ctrl[i+4];
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	3303      	adds	r3, #3
 8001eb4:	4a4e      	ldr	r2, [pc, #312]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001eb6:	5cd3      	ldrb	r3, [r2, r3]
 8001eb8:	021b      	lsls	r3, r3, #8
 8001eba:	b21a      	sxth	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	3304      	adds	r3, #4
 8001ec0:	494b      	ldr	r1, [pc, #300]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001ec2:	5ccb      	ldrb	r3, [r1, r3]
 8001ec4:	b21b      	sxth	r3, r3
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4

				if((rxbuf_get_ctrl[i+5] & 0x80)) get->pitch = ((rxbuf_get_ctrl[i+5] << 8) | rxbuf_get_ctrl[i+6])-(65536);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	3305      	adds	r3, #5
 8001ed4:	4a46      	ldr	r2, [pc, #280]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001ed6:	5cd3      	ldrb	r3, [r2, r3]
 8001ed8:	b25b      	sxtb	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	da10      	bge.n	8001f00 <rx_ctrl_get+0x3e4>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	3305      	adds	r3, #5
 8001ee2:	4a43      	ldr	r2, [pc, #268]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001ee4:	5cd3      	ldrb	r3, [r2, r3]
 8001ee6:	021b      	lsls	r3, r3, #8
 8001ee8:	b21a      	sxth	r2, r3
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	3306      	adds	r3, #6
 8001eee:	4940      	ldr	r1, [pc, #256]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001ef0:	5ccb      	ldrb	r3, [r1, r3]
 8001ef2:	b21b      	sxth	r3, r3
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	b21a      	sxth	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f8a3 20e2 	strh.w	r2, [r3, #226]	; 0xe2
 8001efe:	e00f      	b.n	8001f20 <rx_ctrl_get+0x404>
				else get->pitch = (rxbuf_get_ctrl[i+5] << 8) | rxbuf_get_ctrl[i+6];
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	3305      	adds	r3, #5
 8001f04:	4a3a      	ldr	r2, [pc, #232]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f06:	5cd3      	ldrb	r3, [r2, r3]
 8001f08:	021b      	lsls	r3, r3, #8
 8001f0a:	b21a      	sxth	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	3306      	adds	r3, #6
 8001f10:	4937      	ldr	r1, [pc, #220]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f12:	5ccb      	ldrb	r3, [r1, r3]
 8001f14:	b21b      	sxth	r3, r3
 8001f16:	4313      	orrs	r3, r2
 8001f18:	b21a      	sxth	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f8a3 20e2 	strh.w	r2, [r3, #226]	; 0xe2

				if((rxbuf_get_ctrl[i+7] & 0x80)) get->roll = ((rxbuf_get_ctrl[i+7] << 8) | rxbuf_get_ctrl[i+8])-(65536);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	3307      	adds	r3, #7
 8001f24:	4a32      	ldr	r2, [pc, #200]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	b25b      	sxtb	r3, r3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	da10      	bge.n	8001f50 <rx_ctrl_get+0x434>
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3307      	adds	r3, #7
 8001f32:	4a2f      	ldr	r2, [pc, #188]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f34:	5cd3      	ldrb	r3, [r2, r3]
 8001f36:	021b      	lsls	r3, r3, #8
 8001f38:	b21a      	sxth	r2, r3
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	3308      	adds	r3, #8
 8001f3e:	492c      	ldr	r1, [pc, #176]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f40:	5ccb      	ldrb	r3, [r1, r3]
 8001f42:	b21b      	sxth	r3, r3
 8001f44:	4313      	orrs	r3, r2
 8001f46:	b21a      	sxth	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8001f4e:	e00f      	b.n	8001f70 <rx_ctrl_get+0x454>
				else get->roll = (rxbuf_get_ctrl[i+7] << 8) | rxbuf_get_ctrl[i+8];
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	3307      	adds	r3, #7
 8001f54:	4a26      	ldr	r2, [pc, #152]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f56:	5cd3      	ldrb	r3, [r2, r3]
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	b21a      	sxth	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	3308      	adds	r3, #8
 8001f60:	4923      	ldr	r1, [pc, #140]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f62:	5ccb      	ldrb	r3, [r1, r3]
 8001f64:	b21b      	sxth	r3, r3
 8001f66:	4313      	orrs	r3, r2
 8001f68:	b21a      	sxth	r2, r3
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0

				if((rxbuf_get_ctrl[i+9] & 0x80)) get->x_acceleration = ((rxbuf_get_ctrl[i+9] << 8) | rxbuf_get_ctrl[i+10])-(65536);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	3309      	adds	r3, #9
 8001f74:	4a1e      	ldr	r2, [pc, #120]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f76:	5cd3      	ldrb	r3, [r2, r3]
 8001f78:	b25b      	sxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	da10      	bge.n	8001fa0 <rx_ctrl_get+0x484>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	3309      	adds	r3, #9
 8001f82:	4a1b      	ldr	r2, [pc, #108]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f84:	5cd3      	ldrb	r3, [r2, r3]
 8001f86:	021b      	lsls	r3, r3, #8
 8001f88:	b21a      	sxth	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	330a      	adds	r3, #10
 8001f8e:	4918      	ldr	r1, [pc, #96]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001f90:	5ccb      	ldrb	r3, [r1, r3]
 8001f92:	b21b      	sxth	r3, r3
 8001f94:	4313      	orrs	r3, r2
 8001f96:	b21a      	sxth	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
 8001f9e:	e00f      	b.n	8001fc0 <rx_ctrl_get+0x4a4>
				else get->x_acceleration = (rxbuf_get_ctrl[i+9] << 8) | rxbuf_get_ctrl[i+10];
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3309      	adds	r3, #9
 8001fa4:	4a12      	ldr	r2, [pc, #72]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001fa6:	5cd3      	ldrb	r3, [r2, r3]
 8001fa8:	021b      	lsls	r3, r3, #8
 8001faa:	b21a      	sxth	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	330a      	adds	r3, #10
 8001fb0:	490f      	ldr	r1, [pc, #60]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001fb2:	5ccb      	ldrb	r3, [r1, r3]
 8001fb4:	b21b      	sxth	r3, r3
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	b21a      	sxth	r2, r3
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda

				if((rxbuf_get_ctrl[i+11] & 0x80)) get->y_acceleration = ((rxbuf_get_ctrl[i+11] << 8) | rxbuf_get_ctrl[i+12])-(65536);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	330b      	adds	r3, #11
 8001fc4:	4a0a      	ldr	r2, [pc, #40]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001fc6:	5cd3      	ldrb	r3, [r2, r3]
 8001fc8:	b25b      	sxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	da12      	bge.n	8001ff4 <rx_ctrl_get+0x4d8>
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	330b      	adds	r3, #11
 8001fd2:	4a07      	ldr	r2, [pc, #28]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001fd4:	5cd3      	ldrb	r3, [r2, r3]
 8001fd6:	021b      	lsls	r3, r3, #8
 8001fd8:	b21a      	sxth	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	330c      	adds	r3, #12
 8001fde:	4904      	ldr	r1, [pc, #16]	; (8001ff0 <rx_ctrl_get+0x4d4>)
 8001fe0:	5ccb      	ldrb	r3, [r1, r3]
 8001fe2:	b21b      	sxth	r3, r3
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	b21a      	sxth	r2, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc
 8001fee:	e011      	b.n	8002014 <rx_ctrl_get+0x4f8>
 8001ff0:	20000030 	.word	0x20000030
				else get->y_acceleration = (rxbuf_get_ctrl[i+11] << 8) | rxbuf_get_ctrl[i+12];
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	330b      	adds	r3, #11
 8001ff8:	4a8c      	ldr	r2, [pc, #560]	; (800222c <rx_ctrl_get+0x710>)
 8001ffa:	5cd3      	ldrb	r3, [r2, r3]
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	b21a      	sxth	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	330c      	adds	r3, #12
 8002004:	4989      	ldr	r1, [pc, #548]	; (800222c <rx_ctrl_get+0x710>)
 8002006:	5ccb      	ldrb	r3, [r1, r3]
 8002008:	b21b      	sxth	r3, r3
 800200a:	4313      	orrs	r3, r2
 800200c:	b21a      	sxth	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f8a3 20dc 	strh.w	r2, [r3, #220]	; 0xdc

				if((rxbuf_get_ctrl[i+13] & 0x80)) get->z_acceleration = ((rxbuf_get_ctrl[i+13] << 8) | rxbuf_get_ctrl[i+14])-(65536);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	330d      	adds	r3, #13
 8002018:	4a84      	ldr	r2, [pc, #528]	; (800222c <rx_ctrl_get+0x710>)
 800201a:	5cd3      	ldrb	r3, [r2, r3]
 800201c:	b25b      	sxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	da10      	bge.n	8002044 <rx_ctrl_get+0x528>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	330d      	adds	r3, #13
 8002026:	4a81      	ldr	r2, [pc, #516]	; (800222c <rx_ctrl_get+0x710>)
 8002028:	5cd3      	ldrb	r3, [r2, r3]
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	b21a      	sxth	r2, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	330e      	adds	r3, #14
 8002032:	497e      	ldr	r1, [pc, #504]	; (800222c <rx_ctrl_get+0x710>)
 8002034:	5ccb      	ldrb	r3, [r1, r3]
 8002036:	b21b      	sxth	r3, r3
 8002038:	4313      	orrs	r3, r2
 800203a:	b21a      	sxth	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f8a3 20de 	strh.w	r2, [r3, #222]	; 0xde
 8002042:	e00f      	b.n	8002064 <rx_ctrl_get+0x548>
				else get->z_acceleration = (rxbuf_get_ctrl[i+13] << 8) | rxbuf_get_ctrl[i+14];
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	330d      	adds	r3, #13
 8002048:	4a78      	ldr	r2, [pc, #480]	; (800222c <rx_ctrl_get+0x710>)
 800204a:	5cd3      	ldrb	r3, [r2, r3]
 800204c:	021b      	lsls	r3, r3, #8
 800204e:	b21a      	sxth	r2, r3
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	330e      	adds	r3, #14
 8002054:	4975      	ldr	r1, [pc, #468]	; (800222c <rx_ctrl_get+0x710>)
 8002056:	5ccb      	ldrb	r3, [r1, r3]
 8002058:	b21b      	sxth	r3, r3
 800205a:	4313      	orrs	r3, r2
 800205c:	b21a      	sxth	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	f8a3 20de 	strh.w	r2, [r3, #222]	; 0xde

				get->cmd = STANDBY;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2202      	movs	r2, #2
 8002068:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
			if(rxbuf_get_ctrl[2] == 0x01){
 800206c:	e0ca      	b.n	8002204 <rx_ctrl_get+0x6e8>
			}

			// Check for Astar Sequence Given from Jetson Nano
			else if(rxbuf_get_ctrl[i+2] == 0x13){
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	3302      	adds	r3, #2
 8002072:	4a6e      	ldr	r2, [pc, #440]	; (800222c <rx_ctrl_get+0x710>)
 8002074:	5cd3      	ldrb	r3, [r2, r3]
 8002076:	2b13      	cmp	r3, #19
 8002078:	f040 80c4 	bne.w	8002204 <rx_ctrl_get+0x6e8>
				get->astar_id = (rxbuf_get_ctrl[i+3]);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	3303      	adds	r3, #3
 8002080:	4a6a      	ldr	r2, [pc, #424]	; (800222c <rx_ctrl_get+0x710>)
 8002082:	5cd2      	ldrb	r2, [r2, r3]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
				get->astar_length = (rxbuf_get_ctrl[i+4]);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	3304      	adds	r3, #4
 800208e:	4a67      	ldr	r2, [pc, #412]	; (800222c <rx_ctrl_get+0x710>)
 8002090:	5cd2      	ldrb	r2, [r2, r3]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
				get->astar_coordinate_x[rxbuf_get_ctrl[i+3]*5-4] = (rxbuf_get_ctrl[i+5]);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	1d5a      	adds	r2, r3, #5
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	3303      	adds	r3, #3
 80020a0:	4962      	ldr	r1, [pc, #392]	; (800222c <rx_ctrl_get+0x710>)
 80020a2:	5ccb      	ldrb	r3, [r1, r3]
 80020a4:	4619      	mov	r1, r3
 80020a6:	460b      	mov	r3, r1
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	440b      	add	r3, r1
 80020ac:	3b04      	subs	r3, #4
 80020ae:	495f      	ldr	r1, [pc, #380]	; (800222c <rx_ctrl_get+0x710>)
 80020b0:	5c89      	ldrb	r1, [r1, r2]
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	54d1      	strb	r1, [r2, r3]
				get->astar_coordinate_y[rxbuf_get_ctrl[i+3]*5-4] = (rxbuf_get_ctrl[i+6]);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	1d9a      	adds	r2, r3, #6
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	3303      	adds	r3, #3
 80020be:	495b      	ldr	r1, [pc, #364]	; (800222c <rx_ctrl_get+0x710>)
 80020c0:	5ccb      	ldrb	r3, [r1, r3]
 80020c2:	4619      	mov	r1, r3
 80020c4:	460b      	mov	r3, r1
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	440b      	add	r3, r1
 80020ca:	3b04      	subs	r3, #4
 80020cc:	4957      	ldr	r1, [pc, #348]	; (800222c <rx_ctrl_get+0x710>)
 80020ce:	5c89      	ldrb	r1, [r1, r2]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	460a      	mov	r2, r1
 80020d6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				get->astar_coordinate_x[rxbuf_get_ctrl[i+3]*5-3] = (rxbuf_get_ctrl[i+7]);
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	1dda      	adds	r2, r3, #7
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	3303      	adds	r3, #3
 80020e2:	4952      	ldr	r1, [pc, #328]	; (800222c <rx_ctrl_get+0x710>)
 80020e4:	5ccb      	ldrb	r3, [r1, r3]
 80020e6:	4619      	mov	r1, r3
 80020e8:	460b      	mov	r3, r1
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	3b03      	subs	r3, #3
 80020f0:	494e      	ldr	r1, [pc, #312]	; (800222c <rx_ctrl_get+0x710>)
 80020f2:	5c89      	ldrb	r1, [r1, r2]
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	54d1      	strb	r1, [r2, r3]
				get->astar_coordinate_y[rxbuf_get_ctrl[i+3]*5-3] = (rxbuf_get_ctrl[i+8]);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f103 0208 	add.w	r2, r3, #8
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	3303      	adds	r3, #3
 8002102:	494a      	ldr	r1, [pc, #296]	; (800222c <rx_ctrl_get+0x710>)
 8002104:	5ccb      	ldrb	r3, [r1, r3]
 8002106:	4619      	mov	r1, r3
 8002108:	460b      	mov	r3, r1
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	3b03      	subs	r3, #3
 8002110:	4946      	ldr	r1, [pc, #280]	; (800222c <rx_ctrl_get+0x710>)
 8002112:	5c89      	ldrb	r1, [r1, r2]
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	4413      	add	r3, r2
 8002118:	460a      	mov	r2, r1
 800211a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				get->astar_coordinate_x[rxbuf_get_ctrl[i+3]*5-2] = (rxbuf_get_ctrl[i+9]);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f103 0209 	add.w	r2, r3, #9
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	3303      	adds	r3, #3
 8002128:	4940      	ldr	r1, [pc, #256]	; (800222c <rx_ctrl_get+0x710>)
 800212a:	5ccb      	ldrb	r3, [r1, r3]
 800212c:	4619      	mov	r1, r3
 800212e:	460b      	mov	r3, r1
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	3b02      	subs	r3, #2
 8002136:	493d      	ldr	r1, [pc, #244]	; (800222c <rx_ctrl_get+0x710>)
 8002138:	5c89      	ldrb	r1, [r1, r2]
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	54d1      	strb	r1, [r2, r3]
				get->astar_coordinate_y[rxbuf_get_ctrl[i+3]*5-2] = (rxbuf_get_ctrl[i+10]);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f103 020a 	add.w	r2, r3, #10
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	3303      	adds	r3, #3
 8002148:	4938      	ldr	r1, [pc, #224]	; (800222c <rx_ctrl_get+0x710>)
 800214a:	5ccb      	ldrb	r3, [r1, r3]
 800214c:	4619      	mov	r1, r3
 800214e:	460b      	mov	r3, r1
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	440b      	add	r3, r1
 8002154:	3b02      	subs	r3, #2
 8002156:	4935      	ldr	r1, [pc, #212]	; (800222c <rx_ctrl_get+0x710>)
 8002158:	5c89      	ldrb	r1, [r1, r2]
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	460a      	mov	r2, r1
 8002160:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				get->astar_coordinate_x[rxbuf_get_ctrl[i+3]*5-1] = (rxbuf_get_ctrl[i+11]);
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f103 020b 	add.w	r2, r3, #11
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3303      	adds	r3, #3
 800216e:	492f      	ldr	r1, [pc, #188]	; (800222c <rx_ctrl_get+0x710>)
 8002170:	5ccb      	ldrb	r3, [r1, r3]
 8002172:	4619      	mov	r1, r3
 8002174:	460b      	mov	r3, r1
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	3b01      	subs	r3, #1
 800217c:	492b      	ldr	r1, [pc, #172]	; (800222c <rx_ctrl_get+0x710>)
 800217e:	5c89      	ldrb	r1, [r1, r2]
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	54d1      	strb	r1, [r2, r3]
				get->astar_coordinate_y[rxbuf_get_ctrl[i+3]*5-1] = (rxbuf_get_ctrl[i+12]);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f103 020c 	add.w	r2, r3, #12
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	3303      	adds	r3, #3
 800218e:	4927      	ldr	r1, [pc, #156]	; (800222c <rx_ctrl_get+0x710>)
 8002190:	5ccb      	ldrb	r3, [r1, r3]
 8002192:	4619      	mov	r1, r3
 8002194:	460b      	mov	r3, r1
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	440b      	add	r3, r1
 800219a:	3b01      	subs	r3, #1
 800219c:	4923      	ldr	r1, [pc, #140]	; (800222c <rx_ctrl_get+0x710>)
 800219e:	5c89      	ldrb	r1, [r1, r2]
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	4413      	add	r3, r2
 80021a4:	460a      	mov	r2, r1
 80021a6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				get->astar_coordinate_x[rxbuf_get_ctrl[i+3]*5-0] = (rxbuf_get_ctrl[i+13]);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f103 020d 	add.w	r2, r3, #13
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	3303      	adds	r3, #3
 80021b4:	491d      	ldr	r1, [pc, #116]	; (800222c <rx_ctrl_get+0x710>)
 80021b6:	5ccb      	ldrb	r3, [r1, r3]
 80021b8:	4619      	mov	r1, r3
 80021ba:	460b      	mov	r3, r1
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	440b      	add	r3, r1
 80021c0:	491a      	ldr	r1, [pc, #104]	; (800222c <rx_ctrl_get+0x710>)
 80021c2:	5c89      	ldrb	r1, [r1, r2]
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	54d1      	strb	r1, [r2, r3]
				get->astar_coordinate_y[rxbuf_get_ctrl[i+3]*5-0] = (rxbuf_get_ctrl[i+14]);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f103 020e 	add.w	r2, r3, #14
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	3303      	adds	r3, #3
 80021d2:	4916      	ldr	r1, [pc, #88]	; (800222c <rx_ctrl_get+0x710>)
 80021d4:	5ccb      	ldrb	r3, [r1, r3]
 80021d6:	4619      	mov	r1, r3
 80021d8:	460b      	mov	r3, r1
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	440b      	add	r3, r1
 80021de:	4913      	ldr	r1, [pc, #76]	; (800222c <rx_ctrl_get+0x710>)
 80021e0:	5c89      	ldrb	r1, [r1, r2]
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	460a      	mov	r2, r1
 80021e8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
				get->cmd = STANDBY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2202      	movs	r2, #2
 80021f0:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
			if(rxbuf_get_ctrl[2] == 0x01){
 80021f4:	e006      	b.n	8002204 <rx_ctrl_get+0x6e8>
			}

		}
		else{
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80021f6:	2201      	movs	r2, #1
 80021f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021fc:	480c      	ldr	r0, [pc, #48]	; (8002230 <rx_ctrl_get+0x714>)
 80021fe:	f002 ff55 	bl	80050ac <HAL_GPIO_WritePin>
 8002202:	e000      	b.n	8002206 <rx_ctrl_get+0x6ea>
			if(rxbuf_get_ctrl[2] == 0x01){
 8002204:	bf00      	nop
	for(int i = 0; i < 19; i++){
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	3301      	adds	r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2b12      	cmp	r3, #18
 8002210:	f77f ac8b 	ble.w	8001b2a <rx_ctrl_get+0xe>
		}
	}
	HAL_UART_Receive_DMA(huart_ctrl, rxbuf_get_ctrl, 19);
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <rx_ctrl_get+0x718>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2213      	movs	r2, #19
 800221a:	4904      	ldr	r1, [pc, #16]	; (800222c <rx_ctrl_get+0x710>)
 800221c:	4618      	mov	r0, r3
 800221e:	f004 fcaf 	bl	8006b80 <HAL_UART_Receive_DMA>
}
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000030 	.word	0x20000030
 8002230:	40020800 	.word	0x40020800
 8002234:	2000002c 	.word	0x2000002c

08002238 <HAL_TIM_IC_CaptureCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	if(htim->Instance  == TIM1){
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4ab8      	ldr	r2, [pc, #736]	; (8002528 <HAL_TIM_IC_CaptureCallback+0x2f0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d113      	bne.n	8002272 <HAL_TIM_IC_CaptureCallback+0x3a>
		encoder_A.counter  	= __HAL_TIM_GET_COUNTER(htim);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002250:	4ab6      	ldr	r2, [pc, #728]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8002252:	6093      	str	r3, [r2, #8]
		encoder_A.counts 		= (int16_t)encoder_A.counter;
 8002254:	4bb5      	ldr	r3, [pc, #724]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	b21a      	sxth	r2, r3
 800225a:	4bb4      	ldr	r3, [pc, #720]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 800225c:	819a      	strh	r2, [r3, #12]
		encoder_A.position	= encoder_A.counts/4;
 800225e:	4bb3      	ldr	r3, [pc, #716]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8002260:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002264:	2b00      	cmp	r3, #0
 8002266:	da00      	bge.n	800226a <HAL_TIM_IC_CaptureCallback+0x32>
 8002268:	3303      	adds	r3, #3
 800226a:	109b      	asrs	r3, r3, #2
 800226c:	b21a      	sxth	r2, r3
 800226e:	4baf      	ldr	r3, [pc, #700]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8002270:	81da      	strh	r2, [r3, #14]
	}
	if(htim->Instance  == TIM2){
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800227a:	d113      	bne.n	80022a4 <HAL_TIM_IC_CaptureCallback+0x6c>
		encoder_B.counter  	= __HAL_TIM_GET_COUNTER(htim);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002282:	4aab      	ldr	r2, [pc, #684]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8002284:	6093      	str	r3, [r2, #8]
		encoder_B.counts 		= (int16_t)encoder_B.counter;
 8002286:	4baa      	ldr	r3, [pc, #680]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	b21a      	sxth	r2, r3
 800228c:	4ba8      	ldr	r3, [pc, #672]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 800228e:	819a      	strh	r2, [r3, #12]
		encoder_B.position	= encoder_B.counts/4;
 8002290:	4ba7      	ldr	r3, [pc, #668]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8002292:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002296:	2b00      	cmp	r3, #0
 8002298:	da00      	bge.n	800229c <HAL_TIM_IC_CaptureCallback+0x64>
 800229a:	3303      	adds	r3, #3
 800229c:	109b      	asrs	r3, r3, #2
 800229e:	b21a      	sxth	r2, r3
 80022a0:	4ba3      	ldr	r3, [pc, #652]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80022a2:	81da      	strh	r2, [r3, #14]
	}
	if(htim->Instance  == TIM4){
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4aa2      	ldr	r2, [pc, #648]	; (8002534 <HAL_TIM_IC_CaptureCallback+0x2fc>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d113      	bne.n	80022d6 <HAL_TIM_IC_CaptureCallback+0x9e>
		encoder_C.counter  	= __HAL_TIM_GET_COUNTER(htim);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b4:	4aa0      	ldr	r2, [pc, #640]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 80022b6:	6093      	str	r3, [r2, #8]
		encoder_C.counts 		= (int16_t)encoder_C.counter;
 80022b8:	4b9f      	ldr	r3, [pc, #636]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	b21a      	sxth	r2, r3
 80022be:	4b9e      	ldr	r3, [pc, #632]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 80022c0:	819a      	strh	r2, [r3, #12]
		encoder_C.position	= encoder_C.counts/4;
 80022c2:	4b9d      	ldr	r3, [pc, #628]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 80022c4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	da00      	bge.n	80022ce <HAL_TIM_IC_CaptureCallback+0x96>
 80022cc:	3303      	adds	r3, #3
 80022ce:	109b      	asrs	r3, r3, #2
 80022d0:	b21a      	sxth	r2, r3
 80022d2:	4b99      	ldr	r3, [pc, #612]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 80022d4:	81da      	strh	r2, [r3, #14]
	}
	if(htim->Instance  == TIM5){
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a98      	ldr	r2, [pc, #608]	; (800253c <HAL_TIM_IC_CaptureCallback+0x304>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d113      	bne.n	8002308 <HAL_TIM_IC_CaptureCallback+0xd0>
		encoder_D.counter  	= __HAL_TIM_GET_COUNTER(htim);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	4a96      	ldr	r2, [pc, #600]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 80022e8:	6093      	str	r3, [r2, #8]
		encoder_D.counts 		= (int16_t)encoder_D.counter;
 80022ea:	4b95      	ldr	r3, [pc, #596]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	b21a      	sxth	r2, r3
 80022f0:	4b93      	ldr	r3, [pc, #588]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 80022f2:	819a      	strh	r2, [r3, #12]
		encoder_D.position	= encoder_D.counts/4;
 80022f4:	4b92      	ldr	r3, [pc, #584]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 80022f6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	da00      	bge.n	8002300 <HAL_TIM_IC_CaptureCallback+0xc8>
 80022fe:	3303      	adds	r3, #3
 8002300:	109b      	asrs	r3, r3, #2
 8002302:	b21a      	sxth	r2, r3
 8002304:	4b8e      	ldr	r3, [pc, #568]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 8002306:	81da      	strh	r2, [r3, #14]
//	kinematic.V2 = -encoder_B.speed*PULSE_TO_DIST;
//	kinematic.V3 = -encoder_C.speed*PULSE_TO_DIST;
//	kinematic.V4 = -encoder_D.speed*PULSE_TO_DIST;

	// Encoder Eksternal
	kinematic.S1 = -encoder_A.position*PULSE_TO_DIST;
 8002308:	4b88      	ldr	r3, [pc, #544]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 800230a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800230e:	425b      	negs	r3, r3
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe f8b3 	bl	800047c <__aeabi_i2d>
 8002316:	a380      	add	r3, pc, #512	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8002318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231c:	f7fe f918 	bl	8000550 <__aeabi_dmul>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4987      	ldr	r1, [pc, #540]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8002326:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	kinematic.S2 = -encoder_B.position*PULSE_TO_DIST;
 800232a:	4b81      	ldr	r3, [pc, #516]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 800232c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002330:	425b      	negs	r3, r3
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe f8a2 	bl	800047c <__aeabi_i2d>
 8002338:	a377      	add	r3, pc, #476	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800233a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800233e:	f7fe f907 	bl	8000550 <__aeabi_dmul>
 8002342:	4602      	mov	r2, r0
 8002344:	460b      	mov	r3, r1
 8002346:	497f      	ldr	r1, [pc, #508]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8002348:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	kinematic.S3 = encoder_C.position*PULSE_TO_DIST;
 800234c:	4b7a      	ldr	r3, [pc, #488]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 800234e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe f892 	bl	800047c <__aeabi_i2d>
 8002358:	a36f      	add	r3, pc, #444	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800235a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235e:	f7fe f8f7 	bl	8000550 <__aeabi_dmul>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	4977      	ldr	r1, [pc, #476]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8002368:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
	kinematic.S4 = -encoder_D.position*PULSE_TO_DIST;
 800236c:	4b74      	ldr	r3, [pc, #464]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 800236e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002372:	425b      	negs	r3, r3
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe f881 	bl	800047c <__aeabi_i2d>
 800237a:	a367      	add	r3, pc, #412	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800237c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002380:	f7fe f8e6 	bl	8000550 <__aeabi_dmul>
 8002384:	4602      	mov	r2, r0
 8002386:	460b      	mov	r3, r1
 8002388:	496e      	ldr	r1, [pc, #440]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 800238a:	e9c1 2320 	strd	r2, r3, [r1, #128]	; 0x80
	kinematic.V1 = -encoder_A.speed*PULSE_TO_DIST;
 800238e:	4b67      	ldr	r3, [pc, #412]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	425b      	negs	r3, r3
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe f871 	bl	800047c <__aeabi_i2d>
 800239a:	a35f      	add	r3, pc, #380	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800239c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a0:	f7fe f8d6 	bl	8000550 <__aeabi_dmul>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4966      	ldr	r1, [pc, #408]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 80023aa:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	kinematic.V2 = -encoder_B.speed*PULSE_TO_DIST;
 80023ae:	4b60      	ldr	r3, [pc, #384]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80023b0:	695b      	ldr	r3, [r3, #20]
 80023b2:	425b      	negs	r3, r3
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7fe f861 	bl	800047c <__aeabi_i2d>
 80023ba:	a357      	add	r3, pc, #348	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80023bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c0:	f7fe f8c6 	bl	8000550 <__aeabi_dmul>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
 80023c8:	495e      	ldr	r1, [pc, #376]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 80023ca:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	kinematic.V3 = encoder_C.speed*PULSE_TO_DIST;
 80023ce:	4b5a      	ldr	r3, [pc, #360]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7fe f852 	bl	800047c <__aeabi_i2d>
 80023d8:	a34f      	add	r3, pc, #316	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80023da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023de:	f7fe f8b7 	bl	8000550 <__aeabi_dmul>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4957      	ldr	r1, [pc, #348]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 80023e8:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	kinematic.V4 = -encoder_D.speed*PULSE_TO_DIST;
 80023ec:	4b54      	ldr	r3, [pc, #336]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 80023ee:	695b      	ldr	r3, [r3, #20]
 80023f0:	425b      	negs	r3, r3
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7fe f842 	bl	800047c <__aeabi_i2d>
 80023f8:	a347      	add	r3, pc, #284	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80023fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fe:	f7fe f8a7 	bl	8000550 <__aeabi_dmul>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	494f      	ldr	r1, [pc, #316]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8002408:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
//	kinematic.Vx = agv_kinematic_Sx(-encoder_A.speed*PULSE_TO_DIST,-encoder_B.speed*PULSE_TO_DIST,-encoder_C.speed*PULSE_TO_DIST,-encoder_D.speed*PULSE_TO_DIST, 0);
//	kinematic.Vy = agv_kinematic_Sy(-encoder_A.speed*PULSE_TO_DIST,-encoder_B.speed*PULSE_TO_DIST,-encoder_C.speed*PULSE_TO_DIST,-encoder_D.speed*PULSE_TO_DIST, 0);
//	kinematic.Vt = agv_kinematic_St(-encoder_A.speed*PULSE_TO_DIST,-encoder_B.speed*PULSE_TO_DIST,-encoder_C.speed*PULSE_TO_DIST,-encoder_D.speed*PULSE_TO_DIST, 0);

	// External Encoder (Nomor 3->x dan 4->y)
	kinematic.Sx = agv_kinematic_ext_Sx(-encoder_A.position*PULSE_TO_DIST,-encoder_B.position*PULSE_TO_DIST,encoder_C.position*PULSE_TO_DIST,-encoder_D.position*PULSE_TO_DIST, 0);
 800240c:	4b47      	ldr	r3, [pc, #284]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 800240e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002412:	425b      	negs	r3, r3
 8002414:	4618      	mov	r0, r3
 8002416:	f7fe f831 	bl	800047c <__aeabi_i2d>
 800241a:	a33f      	add	r3, pc, #252	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800241c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002420:	f7fe f896 	bl	8000550 <__aeabi_dmul>
 8002424:	4602      	mov	r2, r0
 8002426:	460b      	mov	r3, r1
 8002428:	4610      	mov	r0, r2
 800242a:	4619      	mov	r1, r3
 800242c:	f7fe fb2a 	bl	8000a84 <__aeabi_d2iz>
 8002430:	4604      	mov	r4, r0
 8002432:	4b3f      	ldr	r3, [pc, #252]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 8002434:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002438:	425b      	negs	r3, r3
 800243a:	4618      	mov	r0, r3
 800243c:	f7fe f81e 	bl	800047c <__aeabi_i2d>
 8002440:	a335      	add	r3, pc, #212	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8002442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002446:	f7fe f883 	bl	8000550 <__aeabi_dmul>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	f7fe fb17 	bl	8000a84 <__aeabi_d2iz>
 8002456:	4605      	mov	r5, r0
 8002458:	4b37      	ldr	r3, [pc, #220]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 800245a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800245e:	4618      	mov	r0, r3
 8002460:	f7fe f80c 	bl	800047c <__aeabi_i2d>
 8002464:	a32c      	add	r3, pc, #176	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 8002466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246a:	f7fe f871 	bl	8000550 <__aeabi_dmul>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f7fe fb05 	bl	8000a84 <__aeabi_d2iz>
 800247a:	4606      	mov	r6, r0
 800247c:	4b30      	ldr	r3, [pc, #192]	; (8002540 <HAL_TIM_IC_CaptureCallback+0x308>)
 800247e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002482:	425b      	negs	r3, r3
 8002484:	4618      	mov	r0, r3
 8002486:	f7fd fff9 	bl	800047c <__aeabi_i2d>
 800248a:	a323      	add	r3, pc, #140	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 800248c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002490:	f7fe f85e 	bl	8000550 <__aeabi_dmul>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	4610      	mov	r0, r2
 800249a:	4619      	mov	r1, r3
 800249c:	f7fe faf2 	bl	8000a84 <__aeabi_d2iz>
 80024a0:	4603      	mov	r3, r0
 80024a2:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8002520 <HAL_TIM_IC_CaptureCallback+0x2e8>
 80024a6:	4632      	mov	r2, r6
 80024a8:	4629      	mov	r1, r5
 80024aa:	4620      	mov	r0, r4
 80024ac:	f7fe fe9c 	bl	80011e8 <agv_kinematic_ext_Sx>
 80024b0:	eeb0 7a40 	vmov.f32	s14, s0
 80024b4:	eef0 7a60 	vmov.f32	s15, s1
 80024b8:	4b22      	ldr	r3, [pc, #136]	; (8002544 <HAL_TIM_IC_CaptureCallback+0x30c>)
 80024ba:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
	kinematic.Sy = agv_kinematic_ext_Sy(-encoder_A.position*PULSE_TO_DIST,-encoder_B.position*PULSE_TO_DIST,encoder_C.position*PULSE_TO_DIST,-encoder_D.position*PULSE_TO_DIST, 0);
 80024be:	4b1b      	ldr	r3, [pc, #108]	; (800252c <HAL_TIM_IC_CaptureCallback+0x2f4>)
 80024c0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80024c4:	425b      	negs	r3, r3
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fd ffd8 	bl	800047c <__aeabi_i2d>
 80024cc:	a312      	add	r3, pc, #72	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80024ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d2:	f7fe f83d 	bl	8000550 <__aeabi_dmul>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	4610      	mov	r0, r2
 80024dc:	4619      	mov	r1, r3
 80024de:	f7fe fad1 	bl	8000a84 <__aeabi_d2iz>
 80024e2:	4604      	mov	r4, r0
 80024e4:	4b12      	ldr	r3, [pc, #72]	; (8002530 <HAL_TIM_IC_CaptureCallback+0x2f8>)
 80024e6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80024ea:	425b      	negs	r3, r3
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fd ffc5 	bl	800047c <__aeabi_i2d>
 80024f2:	a309      	add	r3, pc, #36	; (adr r3, 8002518 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80024f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f8:	f7fe f82a 	bl	8000550 <__aeabi_dmul>
 80024fc:	4602      	mov	r2, r0
 80024fe:	460b      	mov	r3, r1
 8002500:	4610      	mov	r0, r2
 8002502:	4619      	mov	r1, r3
 8002504:	f7fe fabe 	bl	8000a84 <__aeabi_d2iz>
 8002508:	4605      	mov	r5, r0
 800250a:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_TIM_IC_CaptureCallback+0x300>)
 800250c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002510:	4618      	mov	r0, r3
 8002512:	e019      	b.n	8002548 <HAL_TIM_IC_CaptureCallback+0x310>
 8002514:	f3af 8000 	nop.w
 8002518:	1ff2e48f 	.word	0x1ff2e48f
 800251c:	3fd36fd2 	.word	0x3fd36fd2
	...
 8002528:	40010000 	.word	0x40010000
 800252c:	200006a8 	.word	0x200006a8
 8002530:	200006c0 	.word	0x200006c0
 8002534:	40000800 	.word	0x40000800
 8002538:	200006d8 	.word	0x200006d8
 800253c:	40000c00 	.word	0x40000c00
 8002540:	200006f0 	.word	0x200006f0
 8002544:	20000348 	.word	0x20000348
 8002548:	f7fd ff98 	bl	800047c <__aeabi_i2d>
 800254c:	a36e      	add	r3, pc, #440	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 800254e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002552:	f7fd fffd 	bl	8000550 <__aeabi_dmul>
 8002556:	4602      	mov	r2, r0
 8002558:	460b      	mov	r3, r1
 800255a:	4610      	mov	r0, r2
 800255c:	4619      	mov	r1, r3
 800255e:	f7fe fa91 	bl	8000a84 <__aeabi_d2iz>
 8002562:	4606      	mov	r6, r0
 8002564:	4b6c      	ldr	r3, [pc, #432]	; (8002718 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8002566:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800256a:	425b      	negs	r3, r3
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd ff85 	bl	800047c <__aeabi_i2d>
 8002572:	a365      	add	r3, pc, #404	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 8002574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002578:	f7fd ffea 	bl	8000550 <__aeabi_dmul>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	4610      	mov	r0, r2
 8002582:	4619      	mov	r1, r3
 8002584:	f7fe fa7e 	bl	8000a84 <__aeabi_d2iz>
 8002588:	4603      	mov	r3, r0
 800258a:	ed9f 0b61 	vldr	d0, [pc, #388]	; 8002710 <HAL_TIM_IC_CaptureCallback+0x4d8>
 800258e:	4632      	mov	r2, r6
 8002590:	4629      	mov	r1, r5
 8002592:	4620      	mov	r0, r4
 8002594:	f7fe fe43 	bl	800121e <agv_kinematic_ext_Sy>
 8002598:	eeb0 7a40 	vmov.f32	s14, s0
 800259c:	eef0 7a60 	vmov.f32	s15, s1
 80025a0:	4b5e      	ldr	r3, [pc, #376]	; (800271c <HAL_TIM_IC_CaptureCallback+0x4e4>)
 80025a2:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
//	kinematic.St = agv_kinematic_ext_St(-encoder_A.position*PULSE_TO_DIST,-encoder_B.position*PULSE_TO_DIST,encoder_C.position*PULSE_TO_DIST,encoder_D.position*PULSE_TO_DIST, 0);
	kinematic.Vx = agv_kinematic_ext_Sx(-encoder_A.speed*PULSE_TO_DIST,-encoder_B.speed*PULSE_TO_DIST,encoder_C.speed*PULSE_TO_DIST,-encoder_D.speed*PULSE_TO_DIST, 0);
 80025a6:	4b5e      	ldr	r3, [pc, #376]	; (8002720 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	425b      	negs	r3, r3
 80025ac:	4618      	mov	r0, r3
 80025ae:	f7fd ff65 	bl	800047c <__aeabi_i2d>
 80025b2:	a355      	add	r3, pc, #340	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 80025b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b8:	f7fd ffca 	bl	8000550 <__aeabi_dmul>
 80025bc:	4602      	mov	r2, r0
 80025be:	460b      	mov	r3, r1
 80025c0:	4610      	mov	r0, r2
 80025c2:	4619      	mov	r1, r3
 80025c4:	f7fe fa5e 	bl	8000a84 <__aeabi_d2iz>
 80025c8:	4604      	mov	r4, r0
 80025ca:	4b56      	ldr	r3, [pc, #344]	; (8002724 <HAL_TIM_IC_CaptureCallback+0x4ec>)
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	425b      	negs	r3, r3
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd ff53 	bl	800047c <__aeabi_i2d>
 80025d6:	a34c      	add	r3, pc, #304	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 80025d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025dc:	f7fd ffb8 	bl	8000550 <__aeabi_dmul>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4610      	mov	r0, r2
 80025e6:	4619      	mov	r1, r3
 80025e8:	f7fe fa4c 	bl	8000a84 <__aeabi_d2iz>
 80025ec:	4605      	mov	r5, r0
 80025ee:	4b4e      	ldr	r3, [pc, #312]	; (8002728 <HAL_TIM_IC_CaptureCallback+0x4f0>)
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7fd ff42 	bl	800047c <__aeabi_i2d>
 80025f8:	a343      	add	r3, pc, #268	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 80025fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fe:	f7fd ffa7 	bl	8000550 <__aeabi_dmul>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4610      	mov	r0, r2
 8002608:	4619      	mov	r1, r3
 800260a:	f7fe fa3b 	bl	8000a84 <__aeabi_d2iz>
 800260e:	4606      	mov	r6, r0
 8002610:	4b41      	ldr	r3, [pc, #260]	; (8002718 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	425b      	negs	r3, r3
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd ff30 	bl	800047c <__aeabi_i2d>
 800261c:	a33a      	add	r3, pc, #232	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 800261e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002622:	f7fd ff95 	bl	8000550 <__aeabi_dmul>
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	f7fe fa29 	bl	8000a84 <__aeabi_d2iz>
 8002632:	4603      	mov	r3, r0
 8002634:	ed9f 0b36 	vldr	d0, [pc, #216]	; 8002710 <HAL_TIM_IC_CaptureCallback+0x4d8>
 8002638:	4632      	mov	r2, r6
 800263a:	4629      	mov	r1, r5
 800263c:	4620      	mov	r0, r4
 800263e:	f7fe fdd3 	bl	80011e8 <agv_kinematic_ext_Sx>
 8002642:	eeb0 7a40 	vmov.f32	s14, s0
 8002646:	eef0 7a60 	vmov.f32	s15, s1
 800264a:	4b34      	ldr	r3, [pc, #208]	; (800271c <HAL_TIM_IC_CaptureCallback+0x4e4>)
 800264c:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
	kinematic.Vy = agv_kinematic_ext_Sy(-encoder_A.speed*PULSE_TO_DIST,-encoder_B.speed*PULSE_TO_DIST,encoder_C.speed*PULSE_TO_DIST,-encoder_D.speed*PULSE_TO_DIST, 0);
 8002650:	4b33      	ldr	r3, [pc, #204]	; (8002720 <HAL_TIM_IC_CaptureCallback+0x4e8>)
 8002652:	695b      	ldr	r3, [r3, #20]
 8002654:	425b      	negs	r3, r3
 8002656:	4618      	mov	r0, r3
 8002658:	f7fd ff10 	bl	800047c <__aeabi_i2d>
 800265c:	a32a      	add	r3, pc, #168	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 800265e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002662:	f7fd ff75 	bl	8000550 <__aeabi_dmul>
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	4610      	mov	r0, r2
 800266c:	4619      	mov	r1, r3
 800266e:	f7fe fa09 	bl	8000a84 <__aeabi_d2iz>
 8002672:	4604      	mov	r4, r0
 8002674:	4b2b      	ldr	r3, [pc, #172]	; (8002724 <HAL_TIM_IC_CaptureCallback+0x4ec>)
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	425b      	negs	r3, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f7fd fefe 	bl	800047c <__aeabi_i2d>
 8002680:	a321      	add	r3, pc, #132	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 8002682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002686:	f7fd ff63 	bl	8000550 <__aeabi_dmul>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4610      	mov	r0, r2
 8002690:	4619      	mov	r1, r3
 8002692:	f7fe f9f7 	bl	8000a84 <__aeabi_d2iz>
 8002696:	4605      	mov	r5, r0
 8002698:	4b23      	ldr	r3, [pc, #140]	; (8002728 <HAL_TIM_IC_CaptureCallback+0x4f0>)
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	4618      	mov	r0, r3
 800269e:	f7fd feed 	bl	800047c <__aeabi_i2d>
 80026a2:	a319      	add	r3, pc, #100	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 80026a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a8:	f7fd ff52 	bl	8000550 <__aeabi_dmul>
 80026ac:	4602      	mov	r2, r0
 80026ae:	460b      	mov	r3, r1
 80026b0:	4610      	mov	r0, r2
 80026b2:	4619      	mov	r1, r3
 80026b4:	f7fe f9e6 	bl	8000a84 <__aeabi_d2iz>
 80026b8:	4606      	mov	r6, r0
 80026ba:	4b17      	ldr	r3, [pc, #92]	; (8002718 <HAL_TIM_IC_CaptureCallback+0x4e0>)
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	425b      	negs	r3, r3
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fd fedb 	bl	800047c <__aeabi_i2d>
 80026c6:	a310      	add	r3, pc, #64	; (adr r3, 8002708 <HAL_TIM_IC_CaptureCallback+0x4d0>)
 80026c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026cc:	f7fd ff40 	bl	8000550 <__aeabi_dmul>
 80026d0:	4602      	mov	r2, r0
 80026d2:	460b      	mov	r3, r1
 80026d4:	4610      	mov	r0, r2
 80026d6:	4619      	mov	r1, r3
 80026d8:	f7fe f9d4 	bl	8000a84 <__aeabi_d2iz>
 80026dc:	4603      	mov	r3, r0
 80026de:	ed9f 0b0c 	vldr	d0, [pc, #48]	; 8002710 <HAL_TIM_IC_CaptureCallback+0x4d8>
 80026e2:	4632      	mov	r2, r6
 80026e4:	4629      	mov	r1, r5
 80026e6:	4620      	mov	r0, r4
 80026e8:	f7fe fd99 	bl	800121e <agv_kinematic_ext_Sy>
 80026ec:	eeb0 7a40 	vmov.f32	s14, s0
 80026f0:	eef0 7a60 	vmov.f32	s15, s1
 80026f4:	4b09      	ldr	r3, [pc, #36]	; (800271c <HAL_TIM_IC_CaptureCallback+0x4e4>)
 80026f6:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
//	kinematic.Vt = agv_kinematic_ext_St(-encoder_A.speed*PULSE_TO_DIST,-encoder_B.speed*PULSE_TO_DIST,encoder_C.speed*PULSE_TO_DIST,encoder_D.speed*PULSE_TO_DIST, 0);

	//	tx_ctrl_ping();
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002702:	bf00      	nop
 8002704:	f3af 8000 	nop.w
 8002708:	1ff2e48f 	.word	0x1ff2e48f
 800270c:	3fd36fd2 	.word	0x3fd36fd2
	...
 8002718:	200006f0 	.word	0x200006f0
 800271c:	20000348 	.word	0x20000348
 8002720:	200006a8 	.word	0x200006a8
 8002724:	200006c0 	.word	0x200006c0
 8002728:	200006d8 	.word	0x200006d8

0800272c <HAL_UART_RxCpltCallback>:

// checker message id
uint32_t msgid = 0;
uint32_t current_msgid = 0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
	if(huart == &huart6){
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a07      	ldr	r2, [pc, #28]	; (8002754 <HAL_UART_RxCpltCallback+0x28>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d107      	bne.n	800274c <HAL_UART_RxCpltCallback+0x20>
		rx_ctrl_get(&message_from_sensor);
 800273c:	4806      	ldr	r0, [pc, #24]	; (8002758 <HAL_UART_RxCpltCallback+0x2c>)
 800273e:	f7ff f9ed 	bl	8001b1c <rx_ctrl_get>
		msgid++;
 8002742:	4b06      	ldr	r3, [pc, #24]	; (800275c <HAL_UART_RxCpltCallback+0x30>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	3301      	adds	r3, #1
 8002748:	4a04      	ldr	r2, [pc, #16]	; (800275c <HAL_UART_RxCpltCallback+0x30>)
 800274a:	6013      	str	r3, [r2, #0]
	}
}
 800274c:	bf00      	nop
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20000284 	.word	0x20000284
 8002758:	200004c8 	.word	0x200004c8
 800275c:	200005b0 	.word	0x200005b0

08002760 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002762:	b0b9      	sub	sp, #228	; 0xe4
 8002764:	af38      	add	r7, sp, #224	; 0xe0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002766:	f001 fd73 	bl	8004250 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800276a:	f000 fa4b 	bl	8002c04 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800276e:	f000 fdf1 	bl	8003354 <MX_GPIO_Init>
  MX_DMA_Init();
 8002772:	f000 fdcf 	bl	8003314 <MX_DMA_Init>
  MX_TIM1_Init();
 8002776:	f000 faad 	bl	8002cd4 <MX_TIM1_Init>
  MX_TIM2_Init();
 800277a:	f000 fb03 	bl	8002d84 <MX_TIM2_Init>
  MX_TIM3_Init();
 800277e:	f000 fb55 	bl	8002e2c <MX_TIM3_Init>
  MX_TIM4_Init();
 8002782:	f000 fbeb 	bl	8002f5c <MX_TIM4_Init>
  MX_TIM5_Init();
 8002786:	f000 fc3d 	bl	8003004 <MX_TIM5_Init>
  MX_TIM9_Init();
 800278a:	f000 fc8f 	bl	80030ac <MX_TIM9_Init>
  MX_TIM10_Init();
 800278e:	f000 fcfb 	bl	8003188 <MX_TIM10_Init>
  MX_TIM11_Init();
 8002792:	f000 fd47 	bl	8003224 <MX_TIM11_Init>
  MX_USART6_UART_Init();
 8002796:	f000 fd93 	bl	80032c0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  //+++++++++++++++++++++++++++++++++ MOTOR INITIALIZATION +++++++++++++++++++++++++++++//
  // Configuration 'Motor A'
  motor_A.tim_R = &htim9;
 800279a:	4b9b      	ldr	r3, [pc, #620]	; (8002a08 <main+0x2a8>)
 800279c:	4a9b      	ldr	r2, [pc, #620]	; (8002a0c <main+0x2ac>)
 800279e:	601a      	str	r2, [r3, #0]
  motor_A.tim_L = &htim9;
 80027a0:	4b99      	ldr	r3, [pc, #612]	; (8002a08 <main+0x2a8>)
 80027a2:	4a9a      	ldr	r2, [pc, #616]	; (8002a0c <main+0x2ac>)
 80027a4:	605a      	str	r2, [r3, #4]
  motor_A.tim_number_R = TIM9;
 80027a6:	4b98      	ldr	r3, [pc, #608]	; (8002a08 <main+0x2a8>)
 80027a8:	4a99      	ldr	r2, [pc, #612]	; (8002a10 <main+0x2b0>)
 80027aa:	609a      	str	r2, [r3, #8]
  motor_A.tim_number_L = TIM9;
 80027ac:	4b96      	ldr	r3, [pc, #600]	; (8002a08 <main+0x2a8>)
 80027ae:	4a98      	ldr	r2, [pc, #608]	; (8002a10 <main+0x2b0>)
 80027b0:	60da      	str	r2, [r3, #12]
  motor_A.channel_R = 1;
 80027b2:	4b95      	ldr	r3, [pc, #596]	; (8002a08 <main+0x2a8>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	741a      	strb	r2, [r3, #16]
  motor_A.channel_L = 2;
 80027b8:	4b93      	ldr	r3, [pc, #588]	; (8002a08 <main+0x2a8>)
 80027ba:	2202      	movs	r2, #2
 80027bc:	745a      	strb	r2, [r3, #17]
  motor_A.EN_PORT_R = ENR_C_GPIO_Port;
 80027be:	4b92      	ldr	r3, [pc, #584]	; (8002a08 <main+0x2a8>)
 80027c0:	4a94      	ldr	r2, [pc, #592]	; (8002a14 <main+0x2b4>)
 80027c2:	619a      	str	r2, [r3, #24]
  motor_A.EN_PORT_L = ENL_C_GPIO_Port;
 80027c4:	4b90      	ldr	r3, [pc, #576]	; (8002a08 <main+0x2a8>)
 80027c6:	4a93      	ldr	r2, [pc, #588]	; (8002a14 <main+0x2b4>)
 80027c8:	61da      	str	r2, [r3, #28]
  motor_A.EN_PIN_R = ENR_C_Pin;
 80027ca:	4b8f      	ldr	r3, [pc, #572]	; (8002a08 <main+0x2a8>)
 80027cc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027d0:	841a      	strh	r2, [r3, #32]
  motor_A.EN_PIN_L = ENL_C_Pin;
 80027d2:	4b8d      	ldr	r3, [pc, #564]	; (8002a08 <main+0x2a8>)
 80027d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027d8:	845a      	strh	r2, [r3, #34]	; 0x22

  // Configuration 'Motor B'
  motor_B.tim_R = &htim3;
 80027da:	4b8f      	ldr	r3, [pc, #572]	; (8002a18 <main+0x2b8>)
 80027dc:	4a8f      	ldr	r2, [pc, #572]	; (8002a1c <main+0x2bc>)
 80027de:	601a      	str	r2, [r3, #0]
  motor_B.tim_L = &htim3;
 80027e0:	4b8d      	ldr	r3, [pc, #564]	; (8002a18 <main+0x2b8>)
 80027e2:	4a8e      	ldr	r2, [pc, #568]	; (8002a1c <main+0x2bc>)
 80027e4:	605a      	str	r2, [r3, #4]
  motor_B.tim_number_R = TIM3;
 80027e6:	4b8c      	ldr	r3, [pc, #560]	; (8002a18 <main+0x2b8>)
 80027e8:	4a8d      	ldr	r2, [pc, #564]	; (8002a20 <main+0x2c0>)
 80027ea:	609a      	str	r2, [r3, #8]
  motor_B.tim_number_L = TIM3;
 80027ec:	4b8a      	ldr	r3, [pc, #552]	; (8002a18 <main+0x2b8>)
 80027ee:	4a8c      	ldr	r2, [pc, #560]	; (8002a20 <main+0x2c0>)
 80027f0:	60da      	str	r2, [r3, #12]
  motor_B.channel_R = 1;
 80027f2:	4b89      	ldr	r3, [pc, #548]	; (8002a18 <main+0x2b8>)
 80027f4:	2201      	movs	r2, #1
 80027f6:	741a      	strb	r2, [r3, #16]
  motor_B.channel_L = 2;
 80027f8:	4b87      	ldr	r3, [pc, #540]	; (8002a18 <main+0x2b8>)
 80027fa:	2202      	movs	r2, #2
 80027fc:	745a      	strb	r2, [r3, #17]
  motor_B.EN_PORT_R = ENR_B_GPIO_Port;
 80027fe:	4b86      	ldr	r3, [pc, #536]	; (8002a18 <main+0x2b8>)
 8002800:	4a84      	ldr	r2, [pc, #528]	; (8002a14 <main+0x2b4>)
 8002802:	619a      	str	r2, [r3, #24]
  motor_B.EN_PORT_L = ENL_B_GPIO_Port;
 8002804:	4b84      	ldr	r3, [pc, #528]	; (8002a18 <main+0x2b8>)
 8002806:	4a83      	ldr	r2, [pc, #524]	; (8002a14 <main+0x2b4>)
 8002808:	61da      	str	r2, [r3, #28]
  motor_B.EN_PIN_R = ENR_B_Pin;
 800280a:	4b83      	ldr	r3, [pc, #524]	; (8002a18 <main+0x2b8>)
 800280c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002810:	841a      	strh	r2, [r3, #32]
  motor_B.EN_PIN_L = ENL_B_Pin;
 8002812:	4b81      	ldr	r3, [pc, #516]	; (8002a18 <main+0x2b8>)
 8002814:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002818:	845a      	strh	r2, [r3, #34]	; 0x22

  // Configuration 'Motor C'
  motor_C.tim_R = &htim3;
 800281a:	4b82      	ldr	r3, [pc, #520]	; (8002a24 <main+0x2c4>)
 800281c:	4a7f      	ldr	r2, [pc, #508]	; (8002a1c <main+0x2bc>)
 800281e:	601a      	str	r2, [r3, #0]
  motor_C.tim_L = &htim3;
 8002820:	4b80      	ldr	r3, [pc, #512]	; (8002a24 <main+0x2c4>)
 8002822:	4a7e      	ldr	r2, [pc, #504]	; (8002a1c <main+0x2bc>)
 8002824:	605a      	str	r2, [r3, #4]
  motor_C.tim_number_R = TIM3;
 8002826:	4b7f      	ldr	r3, [pc, #508]	; (8002a24 <main+0x2c4>)
 8002828:	4a7d      	ldr	r2, [pc, #500]	; (8002a20 <main+0x2c0>)
 800282a:	609a      	str	r2, [r3, #8]
  motor_C.tim_number_L = TIM3;
 800282c:	4b7d      	ldr	r3, [pc, #500]	; (8002a24 <main+0x2c4>)
 800282e:	4a7c      	ldr	r2, [pc, #496]	; (8002a20 <main+0x2c0>)
 8002830:	60da      	str	r2, [r3, #12]
  motor_C.channel_R = 3;
 8002832:	4b7c      	ldr	r3, [pc, #496]	; (8002a24 <main+0x2c4>)
 8002834:	2203      	movs	r2, #3
 8002836:	741a      	strb	r2, [r3, #16]
  motor_C.channel_L = 4;
 8002838:	4b7a      	ldr	r3, [pc, #488]	; (8002a24 <main+0x2c4>)
 800283a:	2204      	movs	r2, #4
 800283c:	745a      	strb	r2, [r3, #17]
  motor_C.EN_PORT_R = ENR_A_GPIO_Port;
 800283e:	4b79      	ldr	r3, [pc, #484]	; (8002a24 <main+0x2c4>)
 8002840:	4a74      	ldr	r2, [pc, #464]	; (8002a14 <main+0x2b4>)
 8002842:	619a      	str	r2, [r3, #24]
  motor_C.EN_PORT_L = ENL_A_GPIO_Port;
 8002844:	4b77      	ldr	r3, [pc, #476]	; (8002a24 <main+0x2c4>)
 8002846:	4a73      	ldr	r2, [pc, #460]	; (8002a14 <main+0x2b4>)
 8002848:	61da      	str	r2, [r3, #28]
  motor_C.EN_PIN_R = ENR_A_Pin;
 800284a:	4b76      	ldr	r3, [pc, #472]	; (8002a24 <main+0x2c4>)
 800284c:	2204      	movs	r2, #4
 800284e:	841a      	strh	r2, [r3, #32]
  motor_C.EN_PIN_L = ENL_A_Pin;
 8002850:	4b74      	ldr	r3, [pc, #464]	; (8002a24 <main+0x2c4>)
 8002852:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002856:	845a      	strh	r2, [r3, #34]	; 0x22

  // Configuration 'Motor D'
  motor_D.tim_R = &htim10;
 8002858:	4b73      	ldr	r3, [pc, #460]	; (8002a28 <main+0x2c8>)
 800285a:	4a74      	ldr	r2, [pc, #464]	; (8002a2c <main+0x2cc>)
 800285c:	601a      	str	r2, [r3, #0]
  motor_D.tim_L = &htim11;
 800285e:	4b72      	ldr	r3, [pc, #456]	; (8002a28 <main+0x2c8>)
 8002860:	4a73      	ldr	r2, [pc, #460]	; (8002a30 <main+0x2d0>)
 8002862:	605a      	str	r2, [r3, #4]
  motor_D.tim_number_R = TIM10;
 8002864:	4b70      	ldr	r3, [pc, #448]	; (8002a28 <main+0x2c8>)
 8002866:	4a73      	ldr	r2, [pc, #460]	; (8002a34 <main+0x2d4>)
 8002868:	609a      	str	r2, [r3, #8]
  motor_D.tim_number_L = TIM11;
 800286a:	4b6f      	ldr	r3, [pc, #444]	; (8002a28 <main+0x2c8>)
 800286c:	4a72      	ldr	r2, [pc, #456]	; (8002a38 <main+0x2d8>)
 800286e:	60da      	str	r2, [r3, #12]
  motor_D.channel_R = 1;
 8002870:	4b6d      	ldr	r3, [pc, #436]	; (8002a28 <main+0x2c8>)
 8002872:	2201      	movs	r2, #1
 8002874:	741a      	strb	r2, [r3, #16]
  motor_D.channel_L = 1;
 8002876:	4b6c      	ldr	r3, [pc, #432]	; (8002a28 <main+0x2c8>)
 8002878:	2201      	movs	r2, #1
 800287a:	745a      	strb	r2, [r3, #17]
  motor_D.EN_PORT_R = ENR_D_GPIO_Port;
 800287c:	4b6a      	ldr	r3, [pc, #424]	; (8002a28 <main+0x2c8>)
 800287e:	4a6f      	ldr	r2, [pc, #444]	; (8002a3c <main+0x2dc>)
 8002880:	619a      	str	r2, [r3, #24]
  motor_D.EN_PORT_L = ENL_D_GPIO_Port;
 8002882:	4b69      	ldr	r3, [pc, #420]	; (8002a28 <main+0x2c8>)
 8002884:	4a6d      	ldr	r2, [pc, #436]	; (8002a3c <main+0x2dc>)
 8002886:	61da      	str	r2, [r3, #28]
  motor_D.EN_PIN_R = ENR_D_Pin;
 8002888:	4b67      	ldr	r3, [pc, #412]	; (8002a28 <main+0x2c8>)
 800288a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800288e:	841a      	strh	r2, [r3, #32]
  motor_D.EN_PIN_L = ENL_D_Pin;
 8002890:	4b65      	ldr	r3, [pc, #404]	; (8002a28 <main+0x2c8>)
 8002892:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002896:	845a      	strh	r2, [r3, #34]	; 0x22

  //+++++++++++++++++++++++++++++++++ ENCODER INITIALIZATION ++++++++++++++++++++++++++++++//
  agv_encoder_start(encoder_A, &htim1, TIM1);
 8002898:	4b69      	ldr	r3, [pc, #420]	; (8002a40 <main+0x2e0>)
 800289a:	4a6a      	ldr	r2, [pc, #424]	; (8002a44 <main+0x2e4>)
 800289c:	9203      	str	r2, [sp, #12]
 800289e:	4a6a      	ldr	r2, [pc, #424]	; (8002a48 <main+0x2e8>)
 80028a0:	9202      	str	r2, [sp, #8]
 80028a2:	466c      	mov	r4, sp
 80028a4:	f103 0210 	add.w	r2, r3, #16
 80028a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028ac:	e884 0003 	stmia.w	r4, {r0, r1}
 80028b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028b2:	f7fe fc84 	bl	80011be <agv_encoder_start>
  agv_encoder_start(encoder_B, &htim2, TIM2);
 80028b6:	4b65      	ldr	r3, [pc, #404]	; (8002a4c <main+0x2ec>)
 80028b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028bc:	9203      	str	r2, [sp, #12]
 80028be:	4a64      	ldr	r2, [pc, #400]	; (8002a50 <main+0x2f0>)
 80028c0:	9202      	str	r2, [sp, #8]
 80028c2:	466c      	mov	r4, sp
 80028c4:	f103 0210 	add.w	r2, r3, #16
 80028c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028cc:	e884 0003 	stmia.w	r4, {r0, r1}
 80028d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028d2:	f7fe fc74 	bl	80011be <agv_encoder_start>
  agv_encoder_start(encoder_C, &htim4, TIM4);
 80028d6:	4b5f      	ldr	r3, [pc, #380]	; (8002a54 <main+0x2f4>)
 80028d8:	4a5f      	ldr	r2, [pc, #380]	; (8002a58 <main+0x2f8>)
 80028da:	9203      	str	r2, [sp, #12]
 80028dc:	4a5f      	ldr	r2, [pc, #380]	; (8002a5c <main+0x2fc>)
 80028de:	9202      	str	r2, [sp, #8]
 80028e0:	466c      	mov	r4, sp
 80028e2:	f103 0210 	add.w	r2, r3, #16
 80028e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028ea:	e884 0003 	stmia.w	r4, {r0, r1}
 80028ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028f0:	f7fe fc65 	bl	80011be <agv_encoder_start>
  agv_encoder_start(encoder_D, &htim5, TIM5);
 80028f4:	4b5a      	ldr	r3, [pc, #360]	; (8002a60 <main+0x300>)
 80028f6:	4a5b      	ldr	r2, [pc, #364]	; (8002a64 <main+0x304>)
 80028f8:	9203      	str	r2, [sp, #12]
 80028fa:	4a5b      	ldr	r2, [pc, #364]	; (8002a68 <main+0x308>)
 80028fc:	9202      	str	r2, [sp, #8]
 80028fe:	466c      	mov	r4, sp
 8002900:	f103 0210 	add.w	r2, r3, #16
 8002904:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002908:	e884 0003 	stmia.w	r4, {r0, r1}
 800290c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800290e:	f7fe fc56 	bl	80011be <agv_encoder_start>

  //+++++++++++++++++++++++++++++++++ ENCODER TO MOTOR ++++++++++++++++++++++++++++++++++++//
  motor_A.ENC = encoder_A;
 8002912:	4b3d      	ldr	r3, [pc, #244]	; (8002a08 <main+0x2a8>)
 8002914:	4a4a      	ldr	r2, [pc, #296]	; (8002a40 <main+0x2e0>)
 8002916:	f103 0424 	add.w	r4, r3, #36	; 0x24
 800291a:	4615      	mov	r5, r2
 800291c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800291e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002920:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002924:	e884 0003 	stmia.w	r4, {r0, r1}
  motor_B.ENC = encoder_B;
 8002928:	4b3b      	ldr	r3, [pc, #236]	; (8002a18 <main+0x2b8>)
 800292a:	4a48      	ldr	r2, [pc, #288]	; (8002a4c <main+0x2ec>)
 800292c:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8002930:	4615      	mov	r5, r2
 8002932:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002934:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002936:	e895 0003 	ldmia.w	r5, {r0, r1}
 800293a:	e884 0003 	stmia.w	r4, {r0, r1}
  motor_C.ENC = encoder_C;
 800293e:	4b39      	ldr	r3, [pc, #228]	; (8002a24 <main+0x2c4>)
 8002940:	4a44      	ldr	r2, [pc, #272]	; (8002a54 <main+0x2f4>)
 8002942:	f103 0424 	add.w	r4, r3, #36	; 0x24
 8002946:	4615      	mov	r5, r2
 8002948:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800294a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800294c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002950:	e884 0003 	stmia.w	r4, {r0, r1}
  motor_D.ENC = encoder_D;
 8002954:	4b34      	ldr	r3, [pc, #208]	; (8002a28 <main+0x2c8>)
 8002956:	4a42      	ldr	r2, [pc, #264]	; (8002a60 <main+0x300>)
 8002958:	f103 0424 	add.w	r4, r3, #36	; 0x24
 800295c:	4615      	mov	r5, r2
 800295e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002962:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002966:	e884 0003 	stmia.w	r4, {r0, r1}

  //+++++++++++++++++++++++++++++++++ AKTUATOR INTIALIZATION ++++++++++++++++++++++++++++++//
  aktuator.PORT_IN1 = GPIOB;
 800296a:	4b40      	ldr	r3, [pc, #256]	; (8002a6c <main+0x30c>)
 800296c:	4a29      	ldr	r2, [pc, #164]	; (8002a14 <main+0x2b4>)
 800296e:	601a      	str	r2, [r3, #0]
  aktuator.PIN_IN1 = GPIO_PIN_5;
 8002970:	4b3e      	ldr	r3, [pc, #248]	; (8002a6c <main+0x30c>)
 8002972:	2220      	movs	r2, #32
 8002974:	821a      	strh	r2, [r3, #16]
  aktuator.PORT_IN2 = GPIOC;
 8002976:	4b3d      	ldr	r3, [pc, #244]	; (8002a6c <main+0x30c>)
 8002978:	4a3d      	ldr	r2, [pc, #244]	; (8002a70 <main+0x310>)
 800297a:	605a      	str	r2, [r3, #4]
  aktuator.PIN_IN2 = GPIO_PIN_13;
 800297c:	4b3b      	ldr	r3, [pc, #236]	; (8002a6c <main+0x30c>)
 800297e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002982:	825a      	strh	r2, [r3, #18]
  aktuator.PORT_IN3 = GPIOC;
 8002984:	4b39      	ldr	r3, [pc, #228]	; (8002a6c <main+0x30c>)
 8002986:	4a3a      	ldr	r2, [pc, #232]	; (8002a70 <main+0x310>)
 8002988:	609a      	str	r2, [r3, #8]
  aktuator.PIN_IN3 = GPIO_PIN_14;
 800298a:	4b38      	ldr	r3, [pc, #224]	; (8002a6c <main+0x30c>)
 800298c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002990:	829a      	strh	r2, [r3, #20]
  aktuator.PORT_IN4 = GPIOC;
 8002992:	4b36      	ldr	r3, [pc, #216]	; (8002a6c <main+0x30c>)
 8002994:	4a36      	ldr	r2, [pc, #216]	; (8002a70 <main+0x310>)
 8002996:	60da      	str	r2, [r3, #12]
  aktuator.PIN_IN4 = GPIO_PIN_15 ;
 8002998:	4b34      	ldr	r3, [pc, #208]	; (8002a6c <main+0x30c>)
 800299a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800299e:	82da      	strh	r2, [r3, #22]

  //+++++++++++++++++++++++++++++++++ COM START +++++++++++++++++++++++++++++++++++++++++++//
  komunikasi_ctrl_init(&huart6);
 80029a0:	4834      	ldr	r0, [pc, #208]	; (8002a74 <main+0x314>)
 80029a2:	f7ff f89b 	bl	8001adc <komunikasi_ctrl_init>
  rx_ctrl_start_get();
 80029a6:	f7ff f8a9 	bl	8001afc <rx_ctrl_start_get>

  //+++++++++++++++++++++++++++++++++ PID INITIALIZATION ++++++++++++++++++++++++++++++//
    // Y Axis
    pid_vy.Kp = 15;				pid_vy.Ki = 3;				pid_vy.Kd = -0.001;
 80029aa:	4b33      	ldr	r3, [pc, #204]	; (8002a78 <main+0x318>)
 80029ac:	4a33      	ldr	r2, [pc, #204]	; (8002a7c <main+0x31c>)
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	4b31      	ldr	r3, [pc, #196]	; (8002a78 <main+0x318>)
 80029b2:	4a33      	ldr	r2, [pc, #204]	; (8002a80 <main+0x320>)
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	4b30      	ldr	r3, [pc, #192]	; (8002a78 <main+0x318>)
 80029b8:	4a32      	ldr	r2, [pc, #200]	; (8002a84 <main+0x324>)
 80029ba:	609a      	str	r2, [r3, #8]
    pid_vy.limMax = 500; 		pid_vy.limMin = -500; 		pid_vy.limMaxInt = 1; 	pid_vy.limMinInt = -1;
 80029bc:	4b2e      	ldr	r3, [pc, #184]	; (8002a78 <main+0x318>)
 80029be:	4a32      	ldr	r2, [pc, #200]	; (8002a88 <main+0x328>)
 80029c0:	615a      	str	r2, [r3, #20]
 80029c2:	4b2d      	ldr	r3, [pc, #180]	; (8002a78 <main+0x318>)
 80029c4:	4a31      	ldr	r2, [pc, #196]	; (8002a8c <main+0x32c>)
 80029c6:	611a      	str	r2, [r3, #16]
 80029c8:	4b2b      	ldr	r3, [pc, #172]	; (8002a78 <main+0x318>)
 80029ca:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80029ce:	61da      	str	r2, [r3, #28]
 80029d0:	4b29      	ldr	r3, [pc, #164]	; (8002a78 <main+0x318>)
 80029d2:	4a2f      	ldr	r2, [pc, #188]	; (8002a90 <main+0x330>)
 80029d4:	619a      	str	r2, [r3, #24]
    pid_vy.T_sample = 0.1;
 80029d6:	4b28      	ldr	r3, [pc, #160]	; (8002a78 <main+0x318>)
 80029d8:	4a2e      	ldr	r2, [pc, #184]	; (8002a94 <main+0x334>)
 80029da:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_vy);
 80029dc:	4826      	ldr	r0, [pc, #152]	; (8002a78 <main+0x318>)
 80029de:	f7fe ff27 	bl	8001830 <PIDController_Init>

    // X Axis
    pid_vx.Kp = 15;				pid_vx.Ki = 3;				pid_vx.Kd = -0.001;
 80029e2:	4b2d      	ldr	r3, [pc, #180]	; (8002a98 <main+0x338>)
 80029e4:	4a25      	ldr	r2, [pc, #148]	; (8002a7c <main+0x31c>)
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	4b2b      	ldr	r3, [pc, #172]	; (8002a98 <main+0x338>)
 80029ea:	4a25      	ldr	r2, [pc, #148]	; (8002a80 <main+0x320>)
 80029ec:	605a      	str	r2, [r3, #4]
 80029ee:	4b2a      	ldr	r3, [pc, #168]	; (8002a98 <main+0x338>)
 80029f0:	4a24      	ldr	r2, [pc, #144]	; (8002a84 <main+0x324>)
 80029f2:	609a      	str	r2, [r3, #8]
    pid_vx.limMax = 500; 		pid_vx.limMin = -500; 		pid_vx.limMaxInt = 1; 	pid_vx.limMinInt = -1;
 80029f4:	4b28      	ldr	r3, [pc, #160]	; (8002a98 <main+0x338>)
 80029f6:	4a24      	ldr	r2, [pc, #144]	; (8002a88 <main+0x328>)
 80029f8:	615a      	str	r2, [r3, #20]
 80029fa:	4b27      	ldr	r3, [pc, #156]	; (8002a98 <main+0x338>)
 80029fc:	4a23      	ldr	r2, [pc, #140]	; (8002a8c <main+0x32c>)
 80029fe:	611a      	str	r2, [r3, #16]
 8002a00:	4b25      	ldr	r3, [pc, #148]	; (8002a98 <main+0x338>)
 8002a02:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002a06:	e049      	b.n	8002a9c <main+0x33c>
 8002a08:	200005b8 	.word	0x200005b8
 8002a0c:	200001ac 	.word	0x200001ac
 8002a10:	40014000 	.word	0x40014000
 8002a14:	40020400 	.word	0x40020400
 8002a18:	200005f4 	.word	0x200005f4
 8002a1c:	200000d4 	.word	0x200000d4
 8002a20:	40000400 	.word	0x40000400
 8002a24:	20000630 	.word	0x20000630
 8002a28:	2000066c 	.word	0x2000066c
 8002a2c:	200001f4 	.word	0x200001f4
 8002a30:	2000023c 	.word	0x2000023c
 8002a34:	40014400 	.word	0x40014400
 8002a38:	40014800 	.word	0x40014800
 8002a3c:	40020000 	.word	0x40020000
 8002a40:	200006a8 	.word	0x200006a8
 8002a44:	40010000 	.word	0x40010000
 8002a48:	20000044 	.word	0x20000044
 8002a4c:	200006c0 	.word	0x200006c0
 8002a50:	2000008c 	.word	0x2000008c
 8002a54:	200006d8 	.word	0x200006d8
 8002a58:	40000800 	.word	0x40000800
 8002a5c:	2000011c 	.word	0x2000011c
 8002a60:	200006f0 	.word	0x200006f0
 8002a64:	40000c00 	.word	0x40000c00
 8002a68:	20000164 	.word	0x20000164
 8002a6c:	2000032c 	.word	0x2000032c
 8002a70:	40020800 	.word	0x40020800
 8002a74:	20000284 	.word	0x20000284
 8002a78:	200003e8 	.word	0x200003e8
 8002a7c:	41700000 	.word	0x41700000
 8002a80:	40400000 	.word	0x40400000
 8002a84:	ba83126f 	.word	0xba83126f
 8002a88:	43fa0000 	.word	0x43fa0000
 8002a8c:	c3fa0000 	.word	0xc3fa0000
 8002a90:	bf800000 	.word	0xbf800000
 8002a94:	3dcccccd 	.word	0x3dcccccd
 8002a98:	20000420 	.word	0x20000420
 8002a9c:	61da      	str	r2, [r3, #28]
 8002a9e:	4b4a      	ldr	r3, [pc, #296]	; (8002bc8 <main+0x468>)
 8002aa0:	4a4a      	ldr	r2, [pc, #296]	; (8002bcc <main+0x46c>)
 8002aa2:	619a      	str	r2, [r3, #24]
    pid_vx.T_sample = 0.1;
 8002aa4:	4b48      	ldr	r3, [pc, #288]	; (8002bc8 <main+0x468>)
 8002aa6:	4a4a      	ldr	r2, [pc, #296]	; (8002bd0 <main+0x470>)
 8002aa8:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_vx);
 8002aaa:	4847      	ldr	r0, [pc, #284]	; (8002bc8 <main+0x468>)
 8002aac:	f7fe fec0 	bl	8001830 <PIDController_Init>

    // T Axis
    pid_vt.Kp = 15;				pid_vt.Ki = 3;				pid_vt.Kd = -0.001;
 8002ab0:	4b48      	ldr	r3, [pc, #288]	; (8002bd4 <main+0x474>)
 8002ab2:	4a49      	ldr	r2, [pc, #292]	; (8002bd8 <main+0x478>)
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	4b47      	ldr	r3, [pc, #284]	; (8002bd4 <main+0x474>)
 8002ab8:	4a48      	ldr	r2, [pc, #288]	; (8002bdc <main+0x47c>)
 8002aba:	605a      	str	r2, [r3, #4]
 8002abc:	4b45      	ldr	r3, [pc, #276]	; (8002bd4 <main+0x474>)
 8002abe:	4a48      	ldr	r2, [pc, #288]	; (8002be0 <main+0x480>)
 8002ac0:	609a      	str	r2, [r3, #8]
    pid_vt.limMax = 500; 		pid_vt.limMin = -500; 		pid_vt.limMaxInt = 1; 	pid_vt.limMinInt = -1;
 8002ac2:	4b44      	ldr	r3, [pc, #272]	; (8002bd4 <main+0x474>)
 8002ac4:	4a47      	ldr	r2, [pc, #284]	; (8002be4 <main+0x484>)
 8002ac6:	615a      	str	r2, [r3, #20]
 8002ac8:	4b42      	ldr	r3, [pc, #264]	; (8002bd4 <main+0x474>)
 8002aca:	4a47      	ldr	r2, [pc, #284]	; (8002be8 <main+0x488>)
 8002acc:	611a      	str	r2, [r3, #16]
 8002ace:	4b41      	ldr	r3, [pc, #260]	; (8002bd4 <main+0x474>)
 8002ad0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ad4:	61da      	str	r2, [r3, #28]
 8002ad6:	4b3f      	ldr	r3, [pc, #252]	; (8002bd4 <main+0x474>)
 8002ad8:	4a3c      	ldr	r2, [pc, #240]	; (8002bcc <main+0x46c>)
 8002ada:	619a      	str	r2, [r3, #24]
    pid_vt.T_sample = 0.1;
 8002adc:	4b3d      	ldr	r3, [pc, #244]	; (8002bd4 <main+0x474>)
 8002ade:	4a3c      	ldr	r2, [pc, #240]	; (8002bd0 <main+0x470>)
 8002ae0:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_vt);
 8002ae2:	483c      	ldr	r0, [pc, #240]	; (8002bd4 <main+0x474>)
 8002ae4:	f7fe fea4 	bl	8001830 <PIDController_Init>

    // Yaw Direction
    pid_yaw.Kp = 25;			pid_yaw.Ki = 3;				pid_yaw.Kd = -0.001;
 8002ae8:	4b40      	ldr	r3, [pc, #256]	; (8002bec <main+0x48c>)
 8002aea:	4a41      	ldr	r2, [pc, #260]	; (8002bf0 <main+0x490>)
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	4b3f      	ldr	r3, [pc, #252]	; (8002bec <main+0x48c>)
 8002af0:	4a3a      	ldr	r2, [pc, #232]	; (8002bdc <main+0x47c>)
 8002af2:	605a      	str	r2, [r3, #4]
 8002af4:	4b3d      	ldr	r3, [pc, #244]	; (8002bec <main+0x48c>)
 8002af6:	4a3a      	ldr	r2, [pc, #232]	; (8002be0 <main+0x480>)
 8002af8:	609a      	str	r2, [r3, #8]
    pid_yaw.limMax = 500; 		pid_yaw.limMin = -500; 		pid_yaw.limMaxInt = 1; 	pid_yaw.limMinInt = -1;
 8002afa:	4b3c      	ldr	r3, [pc, #240]	; (8002bec <main+0x48c>)
 8002afc:	4a39      	ldr	r2, [pc, #228]	; (8002be4 <main+0x484>)
 8002afe:	615a      	str	r2, [r3, #20]
 8002b00:	4b3a      	ldr	r3, [pc, #232]	; (8002bec <main+0x48c>)
 8002b02:	4a39      	ldr	r2, [pc, #228]	; (8002be8 <main+0x488>)
 8002b04:	611a      	str	r2, [r3, #16]
 8002b06:	4b39      	ldr	r3, [pc, #228]	; (8002bec <main+0x48c>)
 8002b08:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002b0c:	61da      	str	r2, [r3, #28]
 8002b0e:	4b37      	ldr	r3, [pc, #220]	; (8002bec <main+0x48c>)
 8002b10:	4a2e      	ldr	r2, [pc, #184]	; (8002bcc <main+0x46c>)
 8002b12:	619a      	str	r2, [r3, #24]
    pid_yaw.T_sample = 0.1;
 8002b14:	4b35      	ldr	r3, [pc, #212]	; (8002bec <main+0x48c>)
 8002b16:	4a2e      	ldr	r2, [pc, #184]	; (8002bd0 <main+0x470>)
 8002b18:	621a      	str	r2, [r3, #32]
    PIDController_Init(&pid_yaw);
 8002b1a:	4834      	ldr	r0, [pc, #208]	; (8002bec <main+0x48c>)
 8002b1c:	f7fe fe88 	bl	8001830 <PIDController_Init>

    // STOP ALL Motor
	agv_stop_all(motor_A, motor_B, motor_C, motor_D);
 8002b20:	4e34      	ldr	r6, [pc, #208]	; (8002bf4 <main+0x494>)
 8002b22:	4b35      	ldr	r3, [pc, #212]	; (8002bf8 <main+0x498>)
 8002b24:	ac29      	add	r4, sp, #164	; 0xa4
 8002b26:	461d      	mov	r5, r3
 8002b28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002b3c:	4b2f      	ldr	r3, [pc, #188]	; (8002bfc <main+0x49c>)
 8002b3e:	ac1a      	add	r4, sp, #104	; 0x68
 8002b40:	461d      	mov	r5, r3
 8002b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002b56:	4b2a      	ldr	r3, [pc, #168]	; (8002c00 <main+0x4a0>)
 8002b58:	ac0b      	add	r4, sp, #44	; 0x2c
 8002b5a:	461d      	mov	r5, r3
 8002b5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b68:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002b70:	466d      	mov	r5, sp
 8002b72:	f106 0410 	add.w	r4, r6, #16
 8002b76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b7e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002b82:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002b86:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002b8a:	f7fe fa74 	bl	8001076 <agv_stop_all>
	HAL_Delay(1000);
 8002b8e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b92:	f001 fbcf 	bl	8004334 <HAL_Delay>
//	  HAL_Delay(2000);

//----------------------------- TEST POINT --------------------------------------------//
//		run_to_point(0,500,0,5);
//	  run_to_point_orientation(0,300,0,3);
	run_to_point_with_yaw(0,1000,0,3);
 8002b96:	ed9f 2b06 	vldr	d2, [pc, #24]	; 8002bb0 <main+0x450>
 8002b9a:	2000      	movs	r0, #0
 8002b9c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8002bb8 <main+0x458>
 8002ba0:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8002bc0 <main+0x460>
 8002ba4:	f000 fc64 	bl	8003470 <run_to_point_with_yaw>
 8002ba8:	e7f5      	b.n	8002b96 <main+0x436>
 8002baa:	bf00      	nop
 8002bac:	f3af 8000 	nop.w
 8002bb0:	00000000 	.word	0x00000000
 8002bb4:	40080000 	.word	0x40080000
 8002bb8:	00000000 	.word	0x00000000
 8002bbc:	408f4000 	.word	0x408f4000
	...
 8002bc8:	20000420 	.word	0x20000420
 8002bcc:	bf800000 	.word	0xbf800000
 8002bd0:	3dcccccd 	.word	0x3dcccccd
 8002bd4:	20000458 	.word	0x20000458
 8002bd8:	41700000 	.word	0x41700000
 8002bdc:	40400000 	.word	0x40400000
 8002be0:	ba83126f 	.word	0xba83126f
 8002be4:	43fa0000 	.word	0x43fa0000
 8002be8:	c3fa0000 	.word	0xc3fa0000
 8002bec:	20000490 	.word	0x20000490
 8002bf0:	41c80000 	.word	0x41c80000
 8002bf4:	200005b8 	.word	0x200005b8
 8002bf8:	2000066c 	.word	0x2000066c
 8002bfc:	20000630 	.word	0x20000630
 8002c00:	200005f4 	.word	0x200005f4

08002c04 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b094      	sub	sp, #80	; 0x50
 8002c08:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c0a:	f107 0320 	add.w	r3, r7, #32
 8002c0e:	2230      	movs	r2, #48	; 0x30
 8002c10:	2100      	movs	r1, #0
 8002c12:	4618      	mov	r0, r3
 8002c14:	f005 f868 	bl	8007ce8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c18:	f107 030c 	add.w	r3, r7, #12
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	605a      	str	r2, [r3, #4]
 8002c22:	609a      	str	r2, [r3, #8]
 8002c24:	60da      	str	r2, [r3, #12]
 8002c26:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	4b27      	ldr	r3, [pc, #156]	; (8002ccc <SystemClock_Config+0xc8>)
 8002c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c30:	4a26      	ldr	r2, [pc, #152]	; (8002ccc <SystemClock_Config+0xc8>)
 8002c32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c36:	6413      	str	r3, [r2, #64]	; 0x40
 8002c38:	4b24      	ldr	r3, [pc, #144]	; (8002ccc <SystemClock_Config+0xc8>)
 8002c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c40:	60bb      	str	r3, [r7, #8]
 8002c42:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c44:	2300      	movs	r3, #0
 8002c46:	607b      	str	r3, [r7, #4]
 8002c48:	4b21      	ldr	r3, [pc, #132]	; (8002cd0 <SystemClock_Config+0xcc>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a20      	ldr	r2, [pc, #128]	; (8002cd0 <SystemClock_Config+0xcc>)
 8002c4e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c52:	6013      	str	r3, [r2, #0]
 8002c54:	4b1e      	ldr	r3, [pc, #120]	; (8002cd0 <SystemClock_Config+0xcc>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002c5c:	607b      	str	r3, [r7, #4]
 8002c5e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002c60:	2302      	movs	r3, #2
 8002c62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c64:	2301      	movs	r3, #1
 8002c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002c68:	2310      	movs	r3, #16
 8002c6a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002c70:	2300      	movs	r3, #0
 8002c72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002c74:	2308      	movs	r3, #8
 8002c76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002c78:	2364      	movs	r3, #100	; 0x64
 8002c7a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002c80:	2304      	movs	r3, #4
 8002c82:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c84:	f107 0320 	add.w	r3, r7, #32
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f002 fa29 	bl	80050e0 <HAL_RCC_OscConfig>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002c94:	f000 fedc 	bl	8003a50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c98:	230f      	movs	r3, #15
 8002c9a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ca8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002cae:	f107 030c 	add.w	r3, r7, #12
 8002cb2:	2103      	movs	r1, #3
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f002 fc8b 	bl	80055d0 <HAL_RCC_ClockConfig>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d001      	beq.n	8002cc4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002cc0:	f000 fec6 	bl	8003a50 <Error_Handler>
  }
}
 8002cc4:	bf00      	nop
 8002cc6:	3750      	adds	r7, #80	; 0x50
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	40007000 	.word	0x40007000

08002cd4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b08c      	sub	sp, #48	; 0x30
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002cda:	f107 030c 	add.w	r3, r7, #12
 8002cde:	2224      	movs	r2, #36	; 0x24
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f005 f800 	bl	8007ce8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce8:	1d3b      	adds	r3, r7, #4
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002cf0:	4b22      	ldr	r3, [pc, #136]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002cf2:	4a23      	ldr	r2, [pc, #140]	; (8002d80 <MX_TIM1_Init+0xac>)
 8002cf4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002cf6:	4b21      	ldr	r3, [pc, #132]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cfc:	4b1f      	ldr	r3, [pc, #124]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002d02:	4b1e      	ldr	r3, [pc, #120]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002d04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d08:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d0a:	4b1c      	ldr	r3, [pc, #112]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002d10:	4b1a      	ldr	r3, [pc, #104]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d16:	4b19      	ldr	r3, [pc, #100]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d20:	2300      	movs	r3, #0
 8002d22:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d24:	2301      	movs	r3, #1
 8002d26:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d30:	2300      	movs	r3, #0
 8002d32:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d34:	2301      	movs	r3, #1
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002d40:	f107 030c 	add.w	r3, r7, #12
 8002d44:	4619      	mov	r1, r3
 8002d46:	480d      	ldr	r0, [pc, #52]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002d48:	f002 ff7a 	bl	8005c40 <HAL_TIM_Encoder_Init>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002d52:	f000 fe7d 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d56:	2300      	movs	r3, #0
 8002d58:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002d5e:	1d3b      	adds	r3, r7, #4
 8002d60:	4619      	mov	r1, r3
 8002d62:	4806      	ldr	r0, [pc, #24]	; (8002d7c <MX_TIM1_Init+0xa8>)
 8002d64:	f003 fe3a 	bl	80069dc <HAL_TIMEx_MasterConfigSynchronization>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002d6e:	f000 fe6f 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002d72:	bf00      	nop
 8002d74:	3730      	adds	r7, #48	; 0x30
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	bf00      	nop
 8002d7c:	20000044 	.word	0x20000044
 8002d80:	40010000 	.word	0x40010000

08002d84 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b08c      	sub	sp, #48	; 0x30
 8002d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d8a:	f107 030c 	add.w	r3, r7, #12
 8002d8e:	2224      	movs	r2, #36	; 0x24
 8002d90:	2100      	movs	r1, #0
 8002d92:	4618      	mov	r0, r3
 8002d94:	f004 ffa8 	bl	8007ce8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002da0:	4b21      	ldr	r3, [pc, #132]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002da2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002da6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002da8:	4b1f      	ldr	r3, [pc, #124]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dae:	4b1e      	ldr	r3, [pc, #120]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002db4:	4b1c      	ldr	r3, [pc, #112]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002db6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002dba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dbc:	4b1a      	ldr	r3, [pc, #104]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dc2:	4b19      	ldr	r3, [pc, #100]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002de0:	2301      	movs	r3, #1
 8002de2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002de4:	2300      	movs	r3, #0
 8002de6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002de8:	2300      	movs	r3, #0
 8002dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002dec:	f107 030c 	add.w	r3, r7, #12
 8002df0:	4619      	mov	r1, r3
 8002df2:	480d      	ldr	r0, [pc, #52]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002df4:	f002 ff24 	bl	8005c40 <HAL_TIM_Encoder_Init>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002dfe:	f000 fe27 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e02:	2300      	movs	r3, #0
 8002e04:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e06:	2300      	movs	r3, #0
 8002e08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002e0a:	1d3b      	adds	r3, r7, #4
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4806      	ldr	r0, [pc, #24]	; (8002e28 <MX_TIM2_Init+0xa4>)
 8002e10:	f003 fde4 	bl	80069dc <HAL_TIMEx_MasterConfigSynchronization>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002e1a:	f000 fe19 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002e1e:	bf00      	nop
 8002e20:	3730      	adds	r7, #48	; 0x30
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	2000008c 	.word	0x2000008c

08002e2c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b08e      	sub	sp, #56	; 0x38
 8002e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e32:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	605a      	str	r2, [r3, #4]
 8002e3c:	609a      	str	r2, [r3, #8]
 8002e3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e40:	f107 0320 	add.w	r3, r7, #32
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e4a:	1d3b      	adds	r3, r7, #4
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]
 8002e50:	605a      	str	r2, [r3, #4]
 8002e52:	609a      	str	r2, [r3, #8]
 8002e54:	60da      	str	r2, [r3, #12]
 8002e56:	611a      	str	r2, [r3, #16]
 8002e58:	615a      	str	r2, [r3, #20]
 8002e5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002e5c:	4b3d      	ldr	r3, [pc, #244]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002e5e:	4a3e      	ldr	r2, [pc, #248]	; (8002f58 <MX_TIM3_Init+0x12c>)
 8002e60:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 8002e62:	4b3c      	ldr	r3, [pc, #240]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002e64:	2263      	movs	r2, #99	; 0x63
 8002e66:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e68:	4b3a      	ldr	r3, [pc, #232]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002e6e:	4b39      	ldr	r3, [pc, #228]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002e70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e74:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e76:	4b37      	ldr	r3, [pc, #220]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e7c:	4b35      	ldr	r3, [pc, #212]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e82:	4834      	ldr	r0, [pc, #208]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002e84:	f002 fd84 	bl	8005990 <HAL_TIM_Base_Init>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002e8e:	f000 fddf 	bl	8003a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e96:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	482d      	ldr	r0, [pc, #180]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002ea0:	f003 f9d4 	bl	800624c <HAL_TIM_ConfigClockSource>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002eaa:	f000 fdd1 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002eae:	4829      	ldr	r0, [pc, #164]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002eb0:	f002 fdbd 	bl	8005a2e <HAL_TIM_PWM_Init>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002eba:	f000 fdc9 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ec6:	f107 0320 	add.w	r3, r7, #32
 8002eca:	4619      	mov	r1, r3
 8002ecc:	4821      	ldr	r0, [pc, #132]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002ece:	f003 fd85 	bl	80069dc <HAL_TIMEx_MasterConfigSynchronization>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002ed8:	f000 fdba 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002edc:	2360      	movs	r3, #96	; 0x60
 8002ede:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002eec:	1d3b      	adds	r3, r7, #4
 8002eee:	2200      	movs	r2, #0
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4818      	ldr	r0, [pc, #96]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002ef4:	f003 f8e8 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002efe:	f000 fda7 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	2204      	movs	r2, #4
 8002f06:	4619      	mov	r1, r3
 8002f08:	4812      	ldr	r0, [pc, #72]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002f0a:	f003 f8dd 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d001      	beq.n	8002f18 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8002f14:	f000 fd9c 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002f18:	1d3b      	adds	r3, r7, #4
 8002f1a:	2208      	movs	r2, #8
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	480d      	ldr	r0, [pc, #52]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002f20:	f003 f8d2 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8002f24:	4603      	mov	r3, r0
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d001      	beq.n	8002f2e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8002f2a:	f000 fd91 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002f2e:	1d3b      	adds	r3, r7, #4
 8002f30:	220c      	movs	r2, #12
 8002f32:	4619      	mov	r1, r3
 8002f34:	4807      	ldr	r0, [pc, #28]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002f36:	f003 f8c7 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8002f40:	f000 fd86 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002f44:	4803      	ldr	r0, [pc, #12]	; (8002f54 <MX_TIM3_Init+0x128>)
 8002f46:	f000 ff37 	bl	8003db8 <HAL_TIM_MspPostInit>

}
 8002f4a:	bf00      	nop
 8002f4c:	3738      	adds	r7, #56	; 0x38
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	200000d4 	.word	0x200000d4
 8002f58:	40000400 	.word	0x40000400

08002f5c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b08c      	sub	sp, #48	; 0x30
 8002f60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002f62:	f107 030c 	add.w	r3, r7, #12
 8002f66:	2224      	movs	r2, #36	; 0x24
 8002f68:	2100      	movs	r1, #0
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f004 febc 	bl	8007ce8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f70:	1d3b      	adds	r3, r7, #4
 8002f72:	2200      	movs	r2, #0
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f78:	4b20      	ldr	r3, [pc, #128]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002f7a:	4a21      	ldr	r2, [pc, #132]	; (8003000 <MX_TIM4_Init+0xa4>)
 8002f7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f7e:	4b1f      	ldr	r3, [pc, #124]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f84:	4b1d      	ldr	r3, [pc, #116]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002f8a:	4b1c      	ldr	r3, [pc, #112]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002f8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f90:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f92:	4b1a      	ldr	r3, [pc, #104]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f98:	4b18      	ldr	r3, [pc, #96]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002faa:	2300      	movs	r3, #0
 8002fac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002fc2:	f107 030c 	add.w	r3, r7, #12
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	480c      	ldr	r0, [pc, #48]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002fca:	f002 fe39 	bl	8005c40 <HAL_TIM_Encoder_Init>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002fd4:	f000 fd3c 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002fe0:	1d3b      	adds	r3, r7, #4
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4805      	ldr	r0, [pc, #20]	; (8002ffc <MX_TIM4_Init+0xa0>)
 8002fe6:	f003 fcf9 	bl	80069dc <HAL_TIMEx_MasterConfigSynchronization>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002ff0:	f000 fd2e 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002ff4:	bf00      	nop
 8002ff6:	3730      	adds	r7, #48	; 0x30
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	2000011c 	.word	0x2000011c
 8003000:	40000800 	.word	0x40000800

08003004 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b08c      	sub	sp, #48	; 0x30
 8003008:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800300a:	f107 030c 	add.w	r3, r7, #12
 800300e:	2224      	movs	r2, #36	; 0x24
 8003010:	2100      	movs	r1, #0
 8003012:	4618      	mov	r0, r3
 8003014:	f004 fe68 	bl	8007ce8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003018:	1d3b      	adds	r3, r7, #4
 800301a:	2200      	movs	r2, #0
 800301c:	601a      	str	r2, [r3, #0]
 800301e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003020:	4b20      	ldr	r3, [pc, #128]	; (80030a4 <MX_TIM5_Init+0xa0>)
 8003022:	4a21      	ldr	r2, [pc, #132]	; (80030a8 <MX_TIM5_Init+0xa4>)
 8003024:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003026:	4b1f      	ldr	r3, [pc, #124]	; (80030a4 <MX_TIM5_Init+0xa0>)
 8003028:	2200      	movs	r2, #0
 800302a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800302c:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <MX_TIM5_Init+0xa0>)
 800302e:	2200      	movs	r2, #0
 8003030:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003032:	4b1c      	ldr	r3, [pc, #112]	; (80030a4 <MX_TIM5_Init+0xa0>)
 8003034:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003038:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800303a:	4b1a      	ldr	r3, [pc, #104]	; (80030a4 <MX_TIM5_Init+0xa0>)
 800303c:	2200      	movs	r2, #0
 800303e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003040:	4b18      	ldr	r3, [pc, #96]	; (80030a4 <MX_TIM5_Init+0xa0>)
 8003042:	2200      	movs	r2, #0
 8003044:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003046:	2301      	movs	r3, #1
 8003048:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800304a:	2300      	movs	r3, #0
 800304c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800304e:	2301      	movs	r3, #1
 8003050:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003052:	2300      	movs	r3, #0
 8003054:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003056:	2300      	movs	r3, #0
 8003058:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800305a:	2300      	movs	r3, #0
 800305c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800305e:	2301      	movs	r3, #1
 8003060:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003062:	2300      	movs	r3, #0
 8003064:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003066:	2300      	movs	r3, #0
 8003068:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 800306a:	f107 030c 	add.w	r3, r7, #12
 800306e:	4619      	mov	r1, r3
 8003070:	480c      	ldr	r0, [pc, #48]	; (80030a4 <MX_TIM5_Init+0xa0>)
 8003072:	f002 fde5 	bl	8005c40 <HAL_TIM_Encoder_Init>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 800307c:	f000 fce8 	bl	8003a50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003080:	2300      	movs	r3, #0
 8003082:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003084:	2300      	movs	r3, #0
 8003086:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003088:	1d3b      	adds	r3, r7, #4
 800308a:	4619      	mov	r1, r3
 800308c:	4805      	ldr	r0, [pc, #20]	; (80030a4 <MX_TIM5_Init+0xa0>)
 800308e:	f003 fca5 	bl	80069dc <HAL_TIMEx_MasterConfigSynchronization>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8003098:	f000 fcda 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800309c:	bf00      	nop
 800309e:	3730      	adds	r7, #48	; 0x30
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	20000164 	.word	0x20000164
 80030a8:	40000c00 	.word	0x40000c00

080030ac <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08c      	sub	sp, #48	; 0x30
 80030b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030b2:	f107 0320 	add.w	r3, r7, #32
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	609a      	str	r2, [r3, #8]
 80030be:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030c0:	1d3b      	adds	r3, r7, #4
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	605a      	str	r2, [r3, #4]
 80030c8:	609a      	str	r2, [r3, #8]
 80030ca:	60da      	str	r2, [r3, #12]
 80030cc:	611a      	str	r2, [r3, #16]
 80030ce:	615a      	str	r2, [r3, #20]
 80030d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80030d2:	4b2b      	ldr	r3, [pc, #172]	; (8003180 <MX_TIM9_Init+0xd4>)
 80030d4:	4a2b      	ldr	r2, [pc, #172]	; (8003184 <MX_TIM9_Init+0xd8>)
 80030d6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 100-1;
 80030d8:	4b29      	ldr	r3, [pc, #164]	; (8003180 <MX_TIM9_Init+0xd4>)
 80030da:	2263      	movs	r2, #99	; 0x63
 80030dc:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030de:	4b28      	ldr	r3, [pc, #160]	; (8003180 <MX_TIM9_Init+0xd4>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 80030e4:	4b26      	ldr	r3, [pc, #152]	; (8003180 <MX_TIM9_Init+0xd4>)
 80030e6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80030ea:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ec:	4b24      	ldr	r3, [pc, #144]	; (8003180 <MX_TIM9_Init+0xd4>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030f2:	4b23      	ldr	r3, [pc, #140]	; (8003180 <MX_TIM9_Init+0xd4>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80030f8:	4821      	ldr	r0, [pc, #132]	; (8003180 <MX_TIM9_Init+0xd4>)
 80030fa:	f002 fc49 	bl	8005990 <HAL_TIM_Base_Init>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8003104:	f000 fca4 	bl	8003a50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003108:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800310c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800310e:	f107 0320 	add.w	r3, r7, #32
 8003112:	4619      	mov	r1, r3
 8003114:	481a      	ldr	r0, [pc, #104]	; (8003180 <MX_TIM9_Init+0xd4>)
 8003116:	f003 f899 	bl	800624c <HAL_TIM_ConfigClockSource>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8003120:	f000 fc96 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003124:	4816      	ldr	r0, [pc, #88]	; (8003180 <MX_TIM9_Init+0xd4>)
 8003126:	f002 fc82 	bl	8005a2e <HAL_TIM_PWM_Init>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8003130:	f000 fc8e 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003134:	2360      	movs	r3, #96	; 0x60
 8003136:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003144:	1d3b      	adds	r3, r7, #4
 8003146:	2200      	movs	r2, #0
 8003148:	4619      	mov	r1, r3
 800314a:	480d      	ldr	r0, [pc, #52]	; (8003180 <MX_TIM9_Init+0xd4>)
 800314c:	f002 ffbc 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8003156:	f000 fc7b 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800315a:	1d3b      	adds	r3, r7, #4
 800315c:	2204      	movs	r2, #4
 800315e:	4619      	mov	r1, r3
 8003160:	4807      	ldr	r0, [pc, #28]	; (8003180 <MX_TIM9_Init+0xd4>)
 8003162:	f002 ffb1 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 800316c:	f000 fc70 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003170:	4803      	ldr	r0, [pc, #12]	; (8003180 <MX_TIM9_Init+0xd4>)
 8003172:	f000 fe21 	bl	8003db8 <HAL_TIM_MspPostInit>

}
 8003176:	bf00      	nop
 8003178:	3730      	adds	r7, #48	; 0x30
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	200001ac 	.word	0x200001ac
 8003184:	40014000 	.word	0x40014000

08003188 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b088      	sub	sp, #32
 800318c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800318e:	1d3b      	adds	r3, r7, #4
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]
 8003194:	605a      	str	r2, [r3, #4]
 8003196:	609a      	str	r2, [r3, #8]
 8003198:	60da      	str	r2, [r3, #12]
 800319a:	611a      	str	r2, [r3, #16]
 800319c:	615a      	str	r2, [r3, #20]
 800319e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80031a0:	4b1e      	ldr	r3, [pc, #120]	; (800321c <MX_TIM10_Init+0x94>)
 80031a2:	4a1f      	ldr	r2, [pc, #124]	; (8003220 <MX_TIM10_Init+0x98>)
 80031a4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 100-1;
 80031a6:	4b1d      	ldr	r3, [pc, #116]	; (800321c <MX_TIM10_Init+0x94>)
 80031a8:	2263      	movs	r2, #99	; 0x63
 80031aa:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ac:	4b1b      	ldr	r3, [pc, #108]	; (800321c <MX_TIM10_Init+0x94>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 80031b2:	4b1a      	ldr	r3, [pc, #104]	; (800321c <MX_TIM10_Init+0x94>)
 80031b4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80031b8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031ba:	4b18      	ldr	r3, [pc, #96]	; (800321c <MX_TIM10_Init+0x94>)
 80031bc:	2200      	movs	r2, #0
 80031be:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c0:	4b16      	ldr	r3, [pc, #88]	; (800321c <MX_TIM10_Init+0x94>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80031c6:	4815      	ldr	r0, [pc, #84]	; (800321c <MX_TIM10_Init+0x94>)
 80031c8:	f002 fbe2 	bl	8005990 <HAL_TIM_Base_Init>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80031d2:	f000 fc3d 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80031d6:	4811      	ldr	r0, [pc, #68]	; (800321c <MX_TIM10_Init+0x94>)
 80031d8:	f002 fc29 	bl	8005a2e <HAL_TIM_PWM_Init>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80031e2:	f000 fc35 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031e6:	2360      	movs	r3, #96	; 0x60
 80031e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80031ea:	2300      	movs	r3, #0
 80031ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031f6:	1d3b      	adds	r3, r7, #4
 80031f8:	2200      	movs	r2, #0
 80031fa:	4619      	mov	r1, r3
 80031fc:	4807      	ldr	r0, [pc, #28]	; (800321c <MX_TIM10_Init+0x94>)
 80031fe:	f002 ff63 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8003208:	f000 fc22 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 800320c:	4803      	ldr	r0, [pc, #12]	; (800321c <MX_TIM10_Init+0x94>)
 800320e:	f000 fdd3 	bl	8003db8 <HAL_TIM_MspPostInit>

}
 8003212:	bf00      	nop
 8003214:	3720      	adds	r7, #32
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	200001f4 	.word	0x200001f4
 8003220:	40014400 	.word	0x40014400

08003224 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b088      	sub	sp, #32
 8003228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800322a:	1d3b      	adds	r3, r7, #4
 800322c:	2200      	movs	r2, #0
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	605a      	str	r2, [r3, #4]
 8003232:	609a      	str	r2, [r3, #8]
 8003234:	60da      	str	r2, [r3, #12]
 8003236:	611a      	str	r2, [r3, #16]
 8003238:	615a      	str	r2, [r3, #20]
 800323a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800323c:	4b1e      	ldr	r3, [pc, #120]	; (80032b8 <MX_TIM11_Init+0x94>)
 800323e:	4a1f      	ldr	r2, [pc, #124]	; (80032bc <MX_TIM11_Init+0x98>)
 8003240:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8003242:	4b1d      	ldr	r3, [pc, #116]	; (80032b8 <MX_TIM11_Init+0x94>)
 8003244:	2263      	movs	r2, #99	; 0x63
 8003246:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003248:	4b1b      	ldr	r3, [pc, #108]	; (80032b8 <MX_TIM11_Init+0x94>)
 800324a:	2200      	movs	r2, #0
 800324c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 800324e:	4b1a      	ldr	r3, [pc, #104]	; (80032b8 <MX_TIM11_Init+0x94>)
 8003250:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003254:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003256:	4b18      	ldr	r3, [pc, #96]	; (80032b8 <MX_TIM11_Init+0x94>)
 8003258:	2200      	movs	r2, #0
 800325a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800325c:	4b16      	ldr	r3, [pc, #88]	; (80032b8 <MX_TIM11_Init+0x94>)
 800325e:	2200      	movs	r2, #0
 8003260:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003262:	4815      	ldr	r0, [pc, #84]	; (80032b8 <MX_TIM11_Init+0x94>)
 8003264:	f002 fb94 	bl	8005990 <HAL_TIM_Base_Init>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 800326e:	f000 fbef 	bl	8003a50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8003272:	4811      	ldr	r0, [pc, #68]	; (80032b8 <MX_TIM11_Init+0x94>)
 8003274:	f002 fbdb 	bl	8005a2e <HAL_TIM_PWM_Init>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 800327e:	f000 fbe7 	bl	8003a50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003282:	2360      	movs	r3, #96	; 0x60
 8003284:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800328a:	2300      	movs	r3, #0
 800328c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800328e:	2300      	movs	r3, #0
 8003290:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003292:	1d3b      	adds	r3, r7, #4
 8003294:	2200      	movs	r2, #0
 8003296:	4619      	mov	r1, r3
 8003298:	4807      	ldr	r0, [pc, #28]	; (80032b8 <MX_TIM11_Init+0x94>)
 800329a:	f002 ff15 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 80032a4:	f000 fbd4 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80032a8:	4803      	ldr	r0, [pc, #12]	; (80032b8 <MX_TIM11_Init+0x94>)
 80032aa:	f000 fd85 	bl	8003db8 <HAL_TIM_MspPostInit>

}
 80032ae:	bf00      	nop
 80032b0:	3720      	adds	r7, #32
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	2000023c 	.word	0x2000023c
 80032bc:	40014800 	.word	0x40014800

080032c0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80032c4:	4b11      	ldr	r3, [pc, #68]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032c6:	4a12      	ldr	r2, [pc, #72]	; (8003310 <MX_USART6_UART_Init+0x50>)
 80032c8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80032ca:	4b10      	ldr	r3, [pc, #64]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80032d0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80032d2:	4b0e      	ldr	r3, [pc, #56]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80032d8:	4b0c      	ldr	r3, [pc, #48]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032da:	2200      	movs	r2, #0
 80032dc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80032de:	4b0b      	ldr	r3, [pc, #44]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80032e4:	4b09      	ldr	r3, [pc, #36]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032e6:	220c      	movs	r2, #12
 80032e8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032ea:	4b08      	ldr	r3, [pc, #32]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80032f0:	4b06      	ldr	r3, [pc, #24]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80032f6:	4805      	ldr	r0, [pc, #20]	; (800330c <MX_USART6_UART_Init+0x4c>)
 80032f8:	f003 fbf2 	bl	8006ae0 <HAL_UART_Init>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003302:	f000 fba5 	bl	8003a50 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003306:	bf00      	nop
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	20000284 	.word	0x20000284
 8003310:	40011400 	.word	0x40011400

08003314 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800331a:	2300      	movs	r3, #0
 800331c:	607b      	str	r3, [r7, #4]
 800331e:	4b0c      	ldr	r3, [pc, #48]	; (8003350 <MX_DMA_Init+0x3c>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	4a0b      	ldr	r2, [pc, #44]	; (8003350 <MX_DMA_Init+0x3c>)
 8003324:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003328:	6313      	str	r3, [r2, #48]	; 0x30
 800332a:	4b09      	ldr	r3, [pc, #36]	; (8003350 <MX_DMA_Init+0x3c>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003332:	607b      	str	r3, [r7, #4]
 8003334:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8003336:	2200      	movs	r2, #0
 8003338:	2100      	movs	r1, #0
 800333a:	2039      	movs	r0, #57	; 0x39
 800333c:	f001 f8f9 	bl	8004532 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003340:	2039      	movs	r0, #57	; 0x39
 8003342:	f001 f912 	bl	800456a <HAL_NVIC_EnableIRQ>

}
 8003346:	bf00      	nop
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40023800 	.word	0x40023800

08003354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b08a      	sub	sp, #40	; 0x28
 8003358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800335a:	f107 0314 	add.w	r3, r7, #20
 800335e:	2200      	movs	r2, #0
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	605a      	str	r2, [r3, #4]
 8003364:	609a      	str	r2, [r3, #8]
 8003366:	60da      	str	r2, [r3, #12]
 8003368:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	613b      	str	r3, [r7, #16]
 800336e:	4b3c      	ldr	r3, [pc, #240]	; (8003460 <MX_GPIO_Init+0x10c>)
 8003370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003372:	4a3b      	ldr	r2, [pc, #236]	; (8003460 <MX_GPIO_Init+0x10c>)
 8003374:	f043 0304 	orr.w	r3, r3, #4
 8003378:	6313      	str	r3, [r2, #48]	; 0x30
 800337a:	4b39      	ldr	r3, [pc, #228]	; (8003460 <MX_GPIO_Init+0x10c>)
 800337c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337e:	f003 0304 	and.w	r3, r3, #4
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]
 800338a:	4b35      	ldr	r3, [pc, #212]	; (8003460 <MX_GPIO_Init+0x10c>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338e:	4a34      	ldr	r2, [pc, #208]	; (8003460 <MX_GPIO_Init+0x10c>)
 8003390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003394:	6313      	str	r3, [r2, #48]	; 0x30
 8003396:	4b32      	ldr	r3, [pc, #200]	; (8003460 <MX_GPIO_Init+0x10c>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60bb      	str	r3, [r7, #8]
 80033a6:	4b2e      	ldr	r3, [pc, #184]	; (8003460 <MX_GPIO_Init+0x10c>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033aa:	4a2d      	ldr	r2, [pc, #180]	; (8003460 <MX_GPIO_Init+0x10c>)
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	6313      	str	r3, [r2, #48]	; 0x30
 80033b2:	4b2b      	ldr	r3, [pc, #172]	; (8003460 <MX_GPIO_Init+0x10c>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	60bb      	str	r3, [r7, #8]
 80033bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033be:	2300      	movs	r3, #0
 80033c0:	607b      	str	r3, [r7, #4]
 80033c2:	4b27      	ldr	r3, [pc, #156]	; (8003460 <MX_GPIO_Init+0x10c>)
 80033c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c6:	4a26      	ldr	r2, [pc, #152]	; (8003460 <MX_GPIO_Init+0x10c>)
 80033c8:	f043 0302 	orr.w	r3, r3, #2
 80033cc:	6313      	str	r3, [r2, #48]	; 0x30
 80033ce:	4b24      	ldr	r3, [pc, #144]	; (8003460 <MX_GPIO_Init+0x10c>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	607b      	str	r3, [r7, #4]
 80033d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_UART_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 80033da:	2200      	movs	r2, #0
 80033dc:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80033e0:	4820      	ldr	r0, [pc, #128]	; (8003464 <MX_GPIO_Init+0x110>)
 80033e2:	f001 fe63 	bl	80050ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|ENR_D_Pin|ENL_D_Pin, GPIO_PIN_RESET);
 80033e6:	2200      	movs	r2, #0
 80033e8:	f248 4110 	movw	r1, #33808	; 0x8410
 80033ec:	481e      	ldr	r0, [pc, #120]	; (8003468 <MX_GPIO_Init+0x114>)
 80033ee:	f001 fe5d 	bl	80050ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ENR_A_Pin|ENL_A_Pin|ENR_B_Pin|ENL_B_Pin
 80033f2:	2200      	movs	r2, #0
 80033f4:	f24f 4134 	movw	r1, #62516	; 0xf434
 80033f8:	481c      	ldr	r0, [pc, #112]	; (800346c <MX_GPIO_Init+0x118>)
 80033fa:	f001 fe57 	bl	80050ac <HAL_GPIO_WritePin>
                          |ENR_C_Pin|ENL_C_Pin|IN1_Pin|IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_UART_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = LED_UART_Pin|IN3_Pin|IN4_Pin;
 80033fe:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003404:	2301      	movs	r3, #1
 8003406:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003408:	2300      	movs	r3, #0
 800340a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800340c:	2300      	movs	r3, #0
 800340e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003410:	f107 0314 	add.w	r3, r7, #20
 8003414:	4619      	mov	r1, r3
 8003416:	4813      	ldr	r0, [pc, #76]	; (8003464 <MX_GPIO_Init+0x110>)
 8003418:	f001 fcc4 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin ENR_D_Pin ENL_D_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|ENR_D_Pin|ENL_D_Pin;
 800341c:	f248 4310 	movw	r3, #33808	; 0x8410
 8003420:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003422:	2301      	movs	r3, #1
 8003424:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003426:	2300      	movs	r3, #0
 8003428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800342a:	2300      	movs	r3, #0
 800342c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800342e:	f107 0314 	add.w	r3, r7, #20
 8003432:	4619      	mov	r1, r3
 8003434:	480c      	ldr	r0, [pc, #48]	; (8003468 <MX_GPIO_Init+0x114>)
 8003436:	f001 fcb5 	bl	8004da4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENR_A_Pin ENL_A_Pin ENR_B_Pin ENL_B_Pin
                           ENR_C_Pin ENL_C_Pin IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = ENR_A_Pin|ENL_A_Pin|ENR_B_Pin|ENL_B_Pin
 800343a:	f24f 4334 	movw	r3, #62516	; 0xf434
 800343e:	617b      	str	r3, [r7, #20]
                          |ENR_C_Pin|ENL_C_Pin|IN1_Pin|IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003440:	2301      	movs	r3, #1
 8003442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003444:	2300      	movs	r3, #0
 8003446:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003448:	2300      	movs	r3, #0
 800344a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800344c:	f107 0314 	add.w	r3, r7, #20
 8003450:	4619      	mov	r1, r3
 8003452:	4806      	ldr	r0, [pc, #24]	; (800346c <MX_GPIO_Init+0x118>)
 8003454:	f001 fca6 	bl	8004da4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003458:	bf00      	nop
 800345a:	3728      	adds	r7, #40	; 0x28
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40023800 	.word	0x40023800
 8003464:	40020800 	.word	0x40020800
 8003468:	40020000 	.word	0x40020000
 800346c:	40020400 	.word	0x40020400

08003470 <run_to_point_with_yaw>:
		current_msgid = msgid;
	}
	return false;
}

bool run_to_point_with_yaw(double sx, double sy, uint16_t heading, double error){
 8003470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003474:	ed2d 8b02 	vpush	{d8}
 8003478:	b0c3      	sub	sp, #268	; 0x10c
 800347a:	af38      	add	r7, sp, #224	; 0xe0
 800347c:	ed87 0b06 	vstr	d0, [r7, #24]
 8003480:	ed87 1b04 	vstr	d1, [r7, #16]
 8003484:	4603      	mov	r3, r0
 8003486:	ed87 2b00 	vstr	d2, [r7]
 800348a:	81fb      	strh	r3, [r7, #14]
	if(current_msgid < msgid){
 800348c:	4b6c      	ldr	r3, [pc, #432]	; (8003640 <run_to_point_with_yaw+0x1d0>)
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	4b6c      	ldr	r3, [pc, #432]	; (8003644 <run_to_point_with_yaw+0x1d4>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	429a      	cmp	r2, r3
 8003496:	f080 82b9 	bcs.w	8003a0c <run_to_point_with_yaw+0x59c>
		double degree = 0;
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	f04f 0300 	mov.w	r3, #0
 80034a2:	e9c7 2308 	strd	r2, r3, [r7, #32]
		if(abs(kinematic.Sx - sx) < error && abs(kinematic.Sy - sy) < error && abs(degree - heading) < error){
 80034a6:	4b68      	ldr	r3, [pc, #416]	; (8003648 <run_to_point_with_yaw+0x1d8>)
 80034a8:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	; 0x88
 80034ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034b0:	f7fc fe96 	bl	80001e0 <__aeabi_dsub>
 80034b4:	4602      	mov	r2, r0
 80034b6:	460b      	mov	r3, r1
 80034b8:	4610      	mov	r0, r2
 80034ba:	4619      	mov	r1, r3
 80034bc:	f7fd fae2 	bl	8000a84 <__aeabi_d2iz>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	bfb8      	it	lt
 80034c6:	425b      	neglt	r3, r3
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7fc ffd7 	bl	800047c <__aeabi_i2d>
 80034ce:	4602      	mov	r2, r0
 80034d0:	460b      	mov	r3, r1
 80034d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80034d6:	f7fd facb 	bl	8000a70 <__aeabi_dcmpgt>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 80bd 	beq.w	800365c <run_to_point_with_yaw+0x1ec>
 80034e2:	4b59      	ldr	r3, [pc, #356]	; (8003648 <run_to_point_with_yaw+0x1d8>)
 80034e4:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	; 0x90
 80034e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80034ec:	f7fc fe78 	bl	80001e0 <__aeabi_dsub>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4610      	mov	r0, r2
 80034f6:	4619      	mov	r1, r3
 80034f8:	f7fd fac4 	bl	8000a84 <__aeabi_d2iz>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	bfb8      	it	lt
 8003502:	425b      	neglt	r3, r3
 8003504:	4618      	mov	r0, r3
 8003506:	f7fc ffb9 	bl	800047c <__aeabi_i2d>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003512:	f7fd faad 	bl	8000a70 <__aeabi_dcmpgt>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	f000 809f 	beq.w	800365c <run_to_point_with_yaw+0x1ec>
 800351e:	89fb      	ldrh	r3, [r7, #14]
 8003520:	4618      	mov	r0, r3
 8003522:	f7fc ffab 	bl	800047c <__aeabi_i2d>
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800352e:	f7fc fe57 	bl	80001e0 <__aeabi_dsub>
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	4610      	mov	r0, r2
 8003538:	4619      	mov	r1, r3
 800353a:	f7fd faa3 	bl	8000a84 <__aeabi_d2iz>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	bfb8      	it	lt
 8003544:	425b      	neglt	r3, r3
 8003546:	4618      	mov	r0, r3
 8003548:	f7fc ff98 	bl	800047c <__aeabi_i2d>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003554:	f7fd fa8c 	bl	8000a70 <__aeabi_dcmpgt>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d07e      	beq.n	800365c <run_to_point_with_yaw+0x1ec>
			agv_reset_all(motor_A, motor_B, motor_C, motor_D);
 800355e:	4e3b      	ldr	r6, [pc, #236]	; (800364c <run_to_point_with_yaw+0x1dc>)
 8003560:	4b3b      	ldr	r3, [pc, #236]	; (8003650 <run_to_point_with_yaw+0x1e0>)
 8003562:	ac29      	add	r4, sp, #164	; 0xa4
 8003564:	461d      	mov	r5, r3
 8003566:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003568:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800356a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800356c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800356e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003570:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003572:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003576:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800357a:	4b36      	ldr	r3, [pc, #216]	; (8003654 <run_to_point_with_yaw+0x1e4>)
 800357c:	ac1a      	add	r4, sp, #104	; 0x68
 800357e:	461d      	mov	r5, r3
 8003580:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003582:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003584:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003586:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003588:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800358a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800358c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003590:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003594:	4b30      	ldr	r3, [pc, #192]	; (8003658 <run_to_point_with_yaw+0x1e8>)
 8003596:	ac0b      	add	r4, sp, #44	; 0x2c
 8003598:	461d      	mov	r5, r3
 800359a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800359c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800359e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035a6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80035ae:	466d      	mov	r5, sp
 80035b0:	f106 0410 	add.w	r4, r6, #16
 80035b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035bc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80035c0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80035c4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80035c8:	f7fd fda3 	bl	8001112 <agv_reset_all>
			agv_stop_all(motor_A, motor_B, motor_C, motor_D);
 80035cc:	4e1f      	ldr	r6, [pc, #124]	; (800364c <run_to_point_with_yaw+0x1dc>)
 80035ce:	4b20      	ldr	r3, [pc, #128]	; (8003650 <run_to_point_with_yaw+0x1e0>)
 80035d0:	ac29      	add	r4, sp, #164	; 0xa4
 80035d2:	461d      	mov	r5, r3
 80035d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80035e8:	4b1a      	ldr	r3, [pc, #104]	; (8003654 <run_to_point_with_yaw+0x1e4>)
 80035ea:	ac1a      	add	r4, sp, #104	; 0x68
 80035ec:	461d      	mov	r5, r3
 80035ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80035fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003602:	4b15      	ldr	r3, [pc, #84]	; (8003658 <run_to_point_with_yaw+0x1e8>)
 8003604:	ac0b      	add	r4, sp, #44	; 0x2c
 8003606:	461d      	mov	r5, r3
 8003608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800360a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800360c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800360e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003610:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003612:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003614:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003618:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800361c:	466d      	mov	r5, sp
 800361e:	f106 0410 	add.w	r4, r6, #16
 8003622:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003624:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003626:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003628:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800362a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800362e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003632:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003636:	f7fd fd1e 	bl	8001076 <agv_stop_all>
			return true;
 800363a:	2301      	movs	r3, #1
 800363c:	e1e7      	b.n	8003a0e <run_to_point_with_yaw+0x59e>
 800363e:	bf00      	nop
 8003640:	200005b4 	.word	0x200005b4
 8003644:	200005b0 	.word	0x200005b0
 8003648:	20000348 	.word	0x20000348
 800364c:	200005b8 	.word	0x200005b8
 8003650:	2000066c 	.word	0x2000066c
 8003654:	20000630 	.word	0x20000630
 8003658:	200005f4 	.word	0x200005f4
		}
		else{
			if(message_from_sensor.yaw < 0){
 800365c:	4b72      	ldr	r3, [pc, #456]	; (8003828 <run_to_point_with_yaw+0x3b8>)
 800365e:	f9b3 30e4 	ldrsh.w	r3, [r3, #228]	; 0xe4
 8003662:	2b00      	cmp	r3, #0
 8003664:	f280 80f4 	bge.w	8003850 <run_to_point_with_yaw+0x3e0>
				degree = abs(message_from_sensor.yaw)/100;
 8003668:	4b6f      	ldr	r3, [pc, #444]	; (8003828 <run_to_point_with_yaw+0x3b8>)
 800366a:	f9b3 30e4 	ldrsh.w	r3, [r3, #228]	; 0xe4
 800366e:	2b00      	cmp	r3, #0
 8003670:	bfb8      	it	lt
 8003672:	425b      	neglt	r3, r3
 8003674:	b29b      	uxth	r3, r3
 8003676:	4a6d      	ldr	r2, [pc, #436]	; (800382c <run_to_point_with_yaw+0x3bc>)
 8003678:	fb82 1203 	smull	r1, r2, r2, r3
 800367c:	1152      	asrs	r2, r2, #5
 800367e:	17db      	asrs	r3, r3, #31
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	4618      	mov	r0, r3
 8003684:	f7fc fefa 	bl	800047c <__aeabi_i2d>
 8003688:	4602      	mov	r2, r0
 800368a:	460b      	mov	r3, r1
 800368c:	e9c7 2308 	strd	r2, r3, [r7, #32]
				PIDController_Update(&pid_vx, sx, kinematic.Sx);
 8003690:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003694:	f7fd fa1e 	bl	8000ad4 <__aeabi_d2f>
 8003698:	4604      	mov	r4, r0
 800369a:	4b65      	ldr	r3, [pc, #404]	; (8003830 <run_to_point_with_yaw+0x3c0>)
 800369c:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 80036a0:	4610      	mov	r0, r2
 80036a2:	4619      	mov	r1, r3
 80036a4:	f7fd fa16 	bl	8000ad4 <__aeabi_d2f>
 80036a8:	4603      	mov	r3, r0
 80036aa:	ee00 3a90 	vmov	s1, r3
 80036ae:	ee00 4a10 	vmov	s0, r4
 80036b2:	4860      	ldr	r0, [pc, #384]	; (8003834 <run_to_point_with_yaw+0x3c4>)
 80036b4:	f7fe f8da 	bl	800186c <PIDController_Update>
				PIDController_Update(&pid_vy, sy, kinematic.Sy);
 80036b8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036bc:	f7fd fa0a 	bl	8000ad4 <__aeabi_d2f>
 80036c0:	4604      	mov	r4, r0
 80036c2:	4b5b      	ldr	r3, [pc, #364]	; (8003830 <run_to_point_with_yaw+0x3c0>)
 80036c4:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 80036c8:	4610      	mov	r0, r2
 80036ca:	4619      	mov	r1, r3
 80036cc:	f7fd fa02 	bl	8000ad4 <__aeabi_d2f>
 80036d0:	4603      	mov	r3, r0
 80036d2:	ee00 3a90 	vmov	s1, r3
 80036d6:	ee00 4a10 	vmov	s0, r4
 80036da:	4857      	ldr	r0, [pc, #348]	; (8003838 <run_to_point_with_yaw+0x3c8>)
 80036dc:	f7fe f8c6 	bl	800186c <PIDController_Update>
				PIDController_Update(&pid_yaw, heading, degree);
 80036e0:	89fb      	ldrh	r3, [r7, #14]
 80036e2:	ee07 3a90 	vmov	s15, r3
 80036e6:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80036ea:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80036ee:	f7fd f9f1 	bl	8000ad4 <__aeabi_d2f>
 80036f2:	4603      	mov	r3, r0
 80036f4:	ee00 3a90 	vmov	s1, r3
 80036f8:	eeb0 0a48 	vmov.f32	s0, s16
 80036fc:	484f      	ldr	r0, [pc, #316]	; (800383c <run_to_point_with_yaw+0x3cc>)
 80036fe:	f7fe f8b5 	bl	800186c <PIDController_Update>
				agv_reset_all(motor_A, motor_B, motor_C, motor_D);
 8003702:	4e4f      	ldr	r6, [pc, #316]	; (8003840 <run_to_point_with_yaw+0x3d0>)
 8003704:	4b4f      	ldr	r3, [pc, #316]	; (8003844 <run_to_point_with_yaw+0x3d4>)
 8003706:	ac29      	add	r4, sp, #164	; 0xa4
 8003708:	461d      	mov	r5, r3
 800370a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800370c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800370e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003712:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003714:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003716:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800371a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800371e:	4b4a      	ldr	r3, [pc, #296]	; (8003848 <run_to_point_with_yaw+0x3d8>)
 8003720:	ac1a      	add	r4, sp, #104	; 0x68
 8003722:	461d      	mov	r5, r3
 8003724:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003726:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003728:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800372a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800372c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800372e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003730:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003734:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003738:	4b44      	ldr	r3, [pc, #272]	; (800384c <run_to_point_with_yaw+0x3dc>)
 800373a:	ac0b      	add	r4, sp, #44	; 0x2c
 800373c:	461d      	mov	r5, r3
 800373e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003740:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003742:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003744:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003746:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003748:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800374a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800374e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003752:	466d      	mov	r5, sp
 8003754:	f106 0410 	add.w	r4, r6, #16
 8003758:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800375a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800375c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800375e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003760:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003764:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003768:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800376c:	f7fd fcd1 	bl	8001112 <agv_reset_all>
				agv_inverse_kinematic(pid_vx.out, pid_vy.out, (pid_yaw.out), 0, motor_A, motor_B, motor_C, motor_D);
 8003770:	4b30      	ldr	r3, [pc, #192]	; (8003834 <run_to_point_with_yaw+0x3c4>)
 8003772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003774:	4618      	mov	r0, r3
 8003776:	f7fc fe93 	bl	80004a0 <__aeabi_f2d>
 800377a:	4680      	mov	r8, r0
 800377c:	4689      	mov	r9, r1
 800377e:	4b2e      	ldr	r3, [pc, #184]	; (8003838 <run_to_point_with_yaw+0x3c8>)
 8003780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003782:	4618      	mov	r0, r3
 8003784:	f7fc fe8c 	bl	80004a0 <__aeabi_f2d>
 8003788:	4682      	mov	sl, r0
 800378a:	468b      	mov	fp, r1
 800378c:	4b2b      	ldr	r3, [pc, #172]	; (800383c <run_to_point_with_yaw+0x3cc>)
 800378e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003790:	4618      	mov	r0, r3
 8003792:	f7fc fe85 	bl	80004a0 <__aeabi_f2d>
 8003796:	ec41 0b17 	vmov	d7, r0, r1
 800379a:	4e29      	ldr	r6, [pc, #164]	; (8003840 <run_to_point_with_yaw+0x3d0>)
 800379c:	4b29      	ldr	r3, [pc, #164]	; (8003844 <run_to_point_with_yaw+0x3d4>)
 800379e:	ac29      	add	r4, sp, #164	; 0xa4
 80037a0:	461d      	mov	r5, r3
 80037a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037ae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80037b6:	4b24      	ldr	r3, [pc, #144]	; (8003848 <run_to_point_with_yaw+0x3d8>)
 80037b8:	ac1a      	add	r4, sp, #104	; 0x68
 80037ba:	461d      	mov	r5, r3
 80037bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80037d0:	4b1e      	ldr	r3, [pc, #120]	; (800384c <run_to_point_with_yaw+0x3dc>)
 80037d2:	ac0b      	add	r4, sp, #44	; 0x2c
 80037d4:	461d      	mov	r5, r3
 80037d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80037e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80037ea:	466d      	mov	r5, sp
 80037ec:	f106 0410 	add.w	r4, r6, #16
 80037f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037f8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80037fc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003800:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003804:	ed9f 3b06 	vldr	d3, [pc, #24]	; 8003820 <run_to_point_with_yaw+0x3b0>
 8003808:	eeb0 2a47 	vmov.f32	s4, s14
 800380c:	eef0 2a67 	vmov.f32	s5, s15
 8003810:	ec4b ab11 	vmov	d1, sl, fp
 8003814:	ec49 8b10 	vmov	d0, r8, r9
 8003818:	f7fd fd1e 	bl	8001258 <agv_inverse_kinematic>
				return false;
 800381c:	2300      	movs	r3, #0
 800381e:	e0f6      	b.n	8003a0e <run_to_point_with_yaw+0x59e>
	...
 8003828:	200004c8 	.word	0x200004c8
 800382c:	51eb851f 	.word	0x51eb851f
 8003830:	20000348 	.word	0x20000348
 8003834:	20000420 	.word	0x20000420
 8003838:	200003e8 	.word	0x200003e8
 800383c:	20000490 	.word	0x20000490
 8003840:	200005b8 	.word	0x200005b8
 8003844:	2000066c 	.word	0x2000066c
 8003848:	20000630 	.word	0x20000630
 800384c:	200005f4 	.word	0x200005f4
			}
			else{
				degree = (message_from_sensor.yaw)/100;
 8003850:	4b75      	ldr	r3, [pc, #468]	; (8003a28 <run_to_point_with_yaw+0x5b8>)
 8003852:	f9b3 30e4 	ldrsh.w	r3, [r3, #228]	; 0xe4
 8003856:	4a75      	ldr	r2, [pc, #468]	; (8003a2c <run_to_point_with_yaw+0x5bc>)
 8003858:	fb82 1203 	smull	r1, r2, r2, r3
 800385c:	1152      	asrs	r2, r2, #5
 800385e:	17db      	asrs	r3, r3, #31
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	b21b      	sxth	r3, r3
 8003864:	4618      	mov	r0, r3
 8003866:	f7fc fe09 	bl	800047c <__aeabi_i2d>
 800386a:	4602      	mov	r2, r0
 800386c:	460b      	mov	r3, r1
 800386e:	e9c7 2308 	strd	r2, r3, [r7, #32]
				PIDController_Update(&pid_vx, sx, kinematic.Sx);
 8003872:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003876:	f7fd f92d 	bl	8000ad4 <__aeabi_d2f>
 800387a:	4604      	mov	r4, r0
 800387c:	4b6c      	ldr	r3, [pc, #432]	; (8003a30 <run_to_point_with_yaw+0x5c0>)
 800387e:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8003882:	4610      	mov	r0, r2
 8003884:	4619      	mov	r1, r3
 8003886:	f7fd f925 	bl	8000ad4 <__aeabi_d2f>
 800388a:	4603      	mov	r3, r0
 800388c:	ee00 3a90 	vmov	s1, r3
 8003890:	ee00 4a10 	vmov	s0, r4
 8003894:	4867      	ldr	r0, [pc, #412]	; (8003a34 <run_to_point_with_yaw+0x5c4>)
 8003896:	f7fd ffe9 	bl	800186c <PIDController_Update>
				PIDController_Update(&pid_vy, sy, kinematic.Sy);
 800389a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800389e:	f7fd f919 	bl	8000ad4 <__aeabi_d2f>
 80038a2:	4604      	mov	r4, r0
 80038a4:	4b62      	ldr	r3, [pc, #392]	; (8003a30 <run_to_point_with_yaw+0x5c0>)
 80038a6:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 80038aa:	4610      	mov	r0, r2
 80038ac:	4619      	mov	r1, r3
 80038ae:	f7fd f911 	bl	8000ad4 <__aeabi_d2f>
 80038b2:	4603      	mov	r3, r0
 80038b4:	ee00 3a90 	vmov	s1, r3
 80038b8:	ee00 4a10 	vmov	s0, r4
 80038bc:	485e      	ldr	r0, [pc, #376]	; (8003a38 <run_to_point_with_yaw+0x5c8>)
 80038be:	f7fd ffd5 	bl	800186c <PIDController_Update>
				PIDController_Update(&pid_yaw, heading, degree);
 80038c2:	89fb      	ldrh	r3, [r7, #14]
 80038c4:	ee07 3a90 	vmov	s15, r3
 80038c8:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80038cc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80038d0:	f7fd f900 	bl	8000ad4 <__aeabi_d2f>
 80038d4:	4603      	mov	r3, r0
 80038d6:	ee00 3a90 	vmov	s1, r3
 80038da:	eeb0 0a48 	vmov.f32	s0, s16
 80038de:	4857      	ldr	r0, [pc, #348]	; (8003a3c <run_to_point_with_yaw+0x5cc>)
 80038e0:	f7fd ffc4 	bl	800186c <PIDController_Update>
				agv_reset_all(motor_A, motor_B, motor_C, motor_D);
 80038e4:	4e56      	ldr	r6, [pc, #344]	; (8003a40 <run_to_point_with_yaw+0x5d0>)
 80038e6:	4b57      	ldr	r3, [pc, #348]	; (8003a44 <run_to_point_with_yaw+0x5d4>)
 80038e8:	ac29      	add	r4, sp, #164	; 0xa4
 80038ea:	461d      	mov	r5, r3
 80038ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80038f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80038f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80038fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003900:	4b51      	ldr	r3, [pc, #324]	; (8003a48 <run_to_point_with_yaw+0x5d8>)
 8003902:	ac1a      	add	r4, sp, #104	; 0x68
 8003904:	461d      	mov	r5, r3
 8003906:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003908:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800390a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800390c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800390e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003912:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003916:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800391a:	4b4c      	ldr	r3, [pc, #304]	; (8003a4c <run_to_point_with_yaw+0x5dc>)
 800391c:	ac0b      	add	r4, sp, #44	; 0x2c
 800391e:	461d      	mov	r5, r3
 8003920:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003922:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003928:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800392a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800392c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003930:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003934:	466d      	mov	r5, sp
 8003936:	f106 0410 	add.w	r4, r6, #16
 800393a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800393c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800393e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003940:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003942:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003946:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800394a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800394e:	f7fd fbe0 	bl	8001112 <agv_reset_all>
				agv_inverse_kinematic(pid_vx.out, pid_vy.out, (-pid_yaw.out), 0, motor_A, motor_B, motor_C, motor_D);
 8003952:	4b38      	ldr	r3, [pc, #224]	; (8003a34 <run_to_point_with_yaw+0x5c4>)
 8003954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003956:	4618      	mov	r0, r3
 8003958:	f7fc fda2 	bl	80004a0 <__aeabi_f2d>
 800395c:	4680      	mov	r8, r0
 800395e:	4689      	mov	r9, r1
 8003960:	4b35      	ldr	r3, [pc, #212]	; (8003a38 <run_to_point_with_yaw+0x5c8>)
 8003962:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003964:	4618      	mov	r0, r3
 8003966:	f7fc fd9b 	bl	80004a0 <__aeabi_f2d>
 800396a:	4682      	mov	sl, r0
 800396c:	468b      	mov	fp, r1
 800396e:	4b33      	ldr	r3, [pc, #204]	; (8003a3c <run_to_point_with_yaw+0x5cc>)
 8003970:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003974:	eef1 7a67 	vneg.f32	s15, s15
 8003978:	ee17 3a90 	vmov	r3, s15
 800397c:	4618      	mov	r0, r3
 800397e:	f7fc fd8f 	bl	80004a0 <__aeabi_f2d>
 8003982:	ec41 0b17 	vmov	d7, r0, r1
 8003986:	4e2e      	ldr	r6, [pc, #184]	; (8003a40 <run_to_point_with_yaw+0x5d0>)
 8003988:	4b2e      	ldr	r3, [pc, #184]	; (8003a44 <run_to_point_with_yaw+0x5d4>)
 800398a:	ac29      	add	r4, sp, #164	; 0xa4
 800398c:	461d      	mov	r5, r3
 800398e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003990:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003992:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003994:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003996:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003998:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800399a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800399e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80039a2:	4b29      	ldr	r3, [pc, #164]	; (8003a48 <run_to_point_with_yaw+0x5d8>)
 80039a4:	ac1a      	add	r4, sp, #104	; 0x68
 80039a6:	461d      	mov	r5, r3
 80039a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80039bc:	4b23      	ldr	r3, [pc, #140]	; (8003a4c <run_to_point_with_yaw+0x5dc>)
 80039be:	ac0b      	add	r4, sp, #44	; 0x2c
 80039c0:	461d      	mov	r5, r3
 80039c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80039d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80039d6:	466d      	mov	r5, sp
 80039d8:	f106 0410 	add.w	r4, r6, #16
 80039dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e4:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80039e8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80039ec:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80039f0:	ed9f 3b0b 	vldr	d3, [pc, #44]	; 8003a20 <run_to_point_with_yaw+0x5b0>
 80039f4:	eeb0 2a47 	vmov.f32	s4, s14
 80039f8:	eef0 2a67 	vmov.f32	s5, s15
 80039fc:	ec4b ab11 	vmov	d1, sl, fp
 8003a00:	ec49 8b10 	vmov	d0, r8, r9
 8003a04:	f7fd fc28 	bl	8001258 <agv_inverse_kinematic>
				return false;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	e000      	b.n	8003a0e <run_to_point_with_yaw+0x59e>
			}

		}
		current_msgid = msgid;
	}
	return false;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	372c      	adds	r7, #44	; 0x2c
 8003a12:	46bd      	mov	sp, r7
 8003a14:	ecbd 8b02 	vpop	{d8}
 8003a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a1c:	f3af 8000 	nop.w
	...
 8003a28:	200004c8 	.word	0x200004c8
 8003a2c:	51eb851f 	.word	0x51eb851f
 8003a30:	20000348 	.word	0x20000348
 8003a34:	20000420 	.word	0x20000420
 8003a38:	200003e8 	.word	0x200003e8
 8003a3c:	20000490 	.word	0x20000490
 8003a40:	200005b8 	.word	0x200005b8
 8003a44:	2000066c 	.word	0x2000066c
 8003a48:	20000630 	.word	0x20000630
 8003a4c:	200005f4 	.word	0x200005f4

08003a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a54:	b672      	cpsid	i
}
 8003a56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a58:	e7fe      	b.n	8003a58 <Error_Handler+0x8>
	...

08003a5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a62:	2300      	movs	r3, #0
 8003a64:	607b      	str	r3, [r7, #4]
 8003a66:	4b10      	ldr	r3, [pc, #64]	; (8003aa8 <HAL_MspInit+0x4c>)
 8003a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6a:	4a0f      	ldr	r2, [pc, #60]	; (8003aa8 <HAL_MspInit+0x4c>)
 8003a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a70:	6453      	str	r3, [r2, #68]	; 0x44
 8003a72:	4b0d      	ldr	r3, [pc, #52]	; (8003aa8 <HAL_MspInit+0x4c>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a7a:	607b      	str	r3, [r7, #4]
 8003a7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	603b      	str	r3, [r7, #0]
 8003a82:	4b09      	ldr	r3, [pc, #36]	; (8003aa8 <HAL_MspInit+0x4c>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	4a08      	ldr	r2, [pc, #32]	; (8003aa8 <HAL_MspInit+0x4c>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8e:	4b06      	ldr	r3, [pc, #24]	; (8003aa8 <HAL_MspInit+0x4c>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a96:	603b      	str	r3, [r7, #0]
 8003a98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40023800 	.word	0x40023800

08003aac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b090      	sub	sp, #64	; 0x40
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	605a      	str	r2, [r3, #4]
 8003abe:	609a      	str	r2, [r3, #8]
 8003ac0:	60da      	str	r2, [r3, #12]
 8003ac2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a83      	ldr	r2, [pc, #524]	; (8003cd8 <HAL_TIM_Encoder_MspInit+0x22c>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d135      	bne.n	8003b3a <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003ace:	2300      	movs	r3, #0
 8003ad0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ad2:	4b82      	ldr	r3, [pc, #520]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad6:	4a81      	ldr	r2, [pc, #516]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003ad8:	f043 0301 	orr.w	r3, r3, #1
 8003adc:	6453      	str	r3, [r2, #68]	; 0x44
 8003ade:	4b7f      	ldr	r3, [pc, #508]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aea:	2300      	movs	r3, #0
 8003aec:	627b      	str	r3, [r7, #36]	; 0x24
 8003aee:	4b7b      	ldr	r3, [pc, #492]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	4a7a      	ldr	r2, [pc, #488]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	6313      	str	r3, [r2, #48]	; 0x30
 8003afa:	4b78      	ldr	r3, [pc, #480]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	627b      	str	r3, [r7, #36]	; 0x24
 8003b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b06:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b0c:	2302      	movs	r3, #2
 8003b0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b14:	2300      	movs	r3, #0
 8003b16:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b20:	4619      	mov	r1, r3
 8003b22:	486f      	ldr	r0, [pc, #444]	; (8003ce0 <HAL_TIM_Encoder_MspInit+0x234>)
 8003b24:	f001 f93e 	bl	8004da4 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	201b      	movs	r0, #27
 8003b2e:	f000 fd00 	bl	8004532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003b32:	201b      	movs	r0, #27
 8003b34:	f000 fd19 	bl	800456a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003b38:	e0ca      	b.n	8003cd0 <HAL_TIM_Encoder_MspInit+0x224>
  else if(htim_encoder->Instance==TIM2)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b42:	d152      	bne.n	8003bea <HAL_TIM_Encoder_MspInit+0x13e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b44:	2300      	movs	r3, #0
 8003b46:	623b      	str	r3, [r7, #32]
 8003b48:	4b64      	ldr	r3, [pc, #400]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4c:	4a63      	ldr	r2, [pc, #396]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b4e:	f043 0301 	orr.w	r3, r3, #1
 8003b52:	6413      	str	r3, [r2, #64]	; 0x40
 8003b54:	4b61      	ldr	r3, [pc, #388]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	623b      	str	r3, [r7, #32]
 8003b5e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b60:	2300      	movs	r3, #0
 8003b62:	61fb      	str	r3, [r7, #28]
 8003b64:	4b5d      	ldr	r3, [pc, #372]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b68:	4a5c      	ldr	r2, [pc, #368]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b6a:	f043 0301 	orr.w	r3, r3, #1
 8003b6e:	6313      	str	r3, [r2, #48]	; 0x30
 8003b70:	4b5a      	ldr	r3, [pc, #360]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	61fb      	str	r3, [r7, #28]
 8003b7a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	61bb      	str	r3, [r7, #24]
 8003b80:	4b56      	ldr	r3, [pc, #344]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	4a55      	ldr	r2, [pc, #340]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b86:	f043 0302 	orr.w	r3, r3, #2
 8003b8a:	6313      	str	r3, [r2, #48]	; 0x30
 8003b8c:	4b53      	ldr	r3, [pc, #332]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	61bb      	str	r3, [r7, #24]
 8003b96:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003b98:	2320      	movs	r3, #32
 8003b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bb0:	4619      	mov	r1, r3
 8003bb2:	484b      	ldr	r0, [pc, #300]	; (8003ce0 <HAL_TIM_Encoder_MspInit+0x234>)
 8003bb4:	f001 f8f6 	bl	8004da4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003bb8:	2308      	movs	r3, #8
 8003bba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	4844      	ldr	r0, [pc, #272]	; (8003ce4 <HAL_TIM_Encoder_MspInit+0x238>)
 8003bd4:	f001 f8e6 	bl	8004da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003bd8:	2200      	movs	r2, #0
 8003bda:	2100      	movs	r1, #0
 8003bdc:	201c      	movs	r0, #28
 8003bde:	f000 fca8 	bl	8004532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003be2:	201c      	movs	r0, #28
 8003be4:	f000 fcc1 	bl	800456a <HAL_NVIC_EnableIRQ>
}
 8003be8:	e072      	b.n	8003cd0 <HAL_TIM_Encoder_MspInit+0x224>
  else if(htim_encoder->Instance==TIM4)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a3e      	ldr	r2, [pc, #248]	; (8003ce8 <HAL_TIM_Encoder_MspInit+0x23c>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d134      	bne.n	8003c5e <HAL_TIM_Encoder_MspInit+0x1b2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	617b      	str	r3, [r7, #20]
 8003bf8:	4b38      	ldr	r3, [pc, #224]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfc:	4a37      	ldr	r2, [pc, #220]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003bfe:	f043 0304 	orr.w	r3, r3, #4
 8003c02:	6413      	str	r3, [r2, #64]	; 0x40
 8003c04:	4b35      	ldr	r3, [pc, #212]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c08:	f003 0304 	and.w	r3, r3, #4
 8003c0c:	617b      	str	r3, [r7, #20]
 8003c0e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c10:	2300      	movs	r3, #0
 8003c12:	613b      	str	r3, [r7, #16]
 8003c14:	4b31      	ldr	r3, [pc, #196]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c18:	4a30      	ldr	r2, [pc, #192]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c1a:	f043 0302 	orr.w	r3, r3, #2
 8003c1e:	6313      	str	r3, [r2, #48]	; 0x30
 8003c20:	4b2e      	ldr	r3, [pc, #184]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	613b      	str	r3, [r7, #16]
 8003c2a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c2c:	23c0      	movs	r3, #192	; 0xc0
 8003c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c30:	2302      	movs	r3, #2
 8003c32:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c34:	2301      	movs	r3, #1
 8003c36:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003c44:	4619      	mov	r1, r3
 8003c46:	4827      	ldr	r0, [pc, #156]	; (8003ce4 <HAL_TIM_Encoder_MspInit+0x238>)
 8003c48:	f001 f8ac 	bl	8004da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2100      	movs	r1, #0
 8003c50:	201e      	movs	r0, #30
 8003c52:	f000 fc6e 	bl	8004532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003c56:	201e      	movs	r0, #30
 8003c58:	f000 fc87 	bl	800456a <HAL_NVIC_EnableIRQ>
}
 8003c5c:	e038      	b.n	8003cd0 <HAL_TIM_Encoder_MspInit+0x224>
  else if(htim_encoder->Instance==TIM5)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a22      	ldr	r2, [pc, #136]	; (8003cec <HAL_TIM_Encoder_MspInit+0x240>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d133      	bne.n	8003cd0 <HAL_TIM_Encoder_MspInit+0x224>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003c68:	2300      	movs	r3, #0
 8003c6a:	60fb      	str	r3, [r7, #12]
 8003c6c:	4b1b      	ldr	r3, [pc, #108]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c70:	4a1a      	ldr	r2, [pc, #104]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c72:	f043 0308 	orr.w	r3, r3, #8
 8003c76:	6413      	str	r3, [r2, #64]	; 0x40
 8003c78:	4b18      	ldr	r3, [pc, #96]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7c:	f003 0308 	and.w	r3, r3, #8
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c84:	2300      	movs	r3, #0
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	4b14      	ldr	r3, [pc, #80]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8c:	4a13      	ldr	r2, [pc, #76]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c8e:	f043 0301 	orr.w	r3, r3, #1
 8003c92:	6313      	str	r3, [r2, #48]	; 0x30
 8003c94:	4b11      	ldr	r3, [pc, #68]	; (8003cdc <HAL_TIM_Encoder_MspInit+0x230>)
 8003c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cac:	2300      	movs	r3, #0
 8003cae:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cb8:	4619      	mov	r1, r3
 8003cba:	4809      	ldr	r0, [pc, #36]	; (8003ce0 <HAL_TIM_Encoder_MspInit+0x234>)
 8003cbc:	f001 f872 	bl	8004da4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	2032      	movs	r0, #50	; 0x32
 8003cc6:	f000 fc34 	bl	8004532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003cca:	2032      	movs	r0, #50	; 0x32
 8003ccc:	f000 fc4d 	bl	800456a <HAL_NVIC_EnableIRQ>
}
 8003cd0:	bf00      	nop
 8003cd2:	3740      	adds	r7, #64	; 0x40
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40010000 	.word	0x40010000
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	40020000 	.word	0x40020000
 8003ce4:	40020400 	.word	0x40020400
 8003ce8:	40000800 	.word	0x40000800
 8003cec:	40000c00 	.word	0x40000c00

08003cf0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a29      	ldr	r2, [pc, #164]	; (8003da4 <HAL_TIM_Base_MspInit+0xb4>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d10e      	bne.n	8003d20 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d02:	2300      	movs	r3, #0
 8003d04:	617b      	str	r3, [r7, #20]
 8003d06:	4b28      	ldr	r3, [pc, #160]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0a:	4a27      	ldr	r2, [pc, #156]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d0c:	f043 0302 	orr.w	r3, r3, #2
 8003d10:	6413      	str	r3, [r2, #64]	; 0x40
 8003d12:	4b25      	ldr	r3, [pc, #148]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003d1e:	e03a      	b.n	8003d96 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM9)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a21      	ldr	r2, [pc, #132]	; (8003dac <HAL_TIM_Base_MspInit+0xbc>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d10e      	bne.n	8003d48 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	613b      	str	r3, [r7, #16]
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d32:	4a1d      	ldr	r2, [pc, #116]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d38:	6453      	str	r3, [r2, #68]	; 0x44
 8003d3a:	4b1b      	ldr	r3, [pc, #108]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d42:	613b      	str	r3, [r7, #16]
 8003d44:	693b      	ldr	r3, [r7, #16]
}
 8003d46:	e026      	b.n	8003d96 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM10)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a18      	ldr	r2, [pc, #96]	; (8003db0 <HAL_TIM_Base_MspInit+0xc0>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d10e      	bne.n	8003d70 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
 8003d56:	4b14      	ldr	r3, [pc, #80]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5a:	4a13      	ldr	r2, [pc, #76]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d60:	6453      	str	r3, [r2, #68]	; 0x44
 8003d62:	4b11      	ldr	r3, [pc, #68]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
}
 8003d6e:	e012      	b.n	8003d96 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM11)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a0f      	ldr	r2, [pc, #60]	; (8003db4 <HAL_TIM_Base_MspInit+0xc4>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d10d      	bne.n	8003d96 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	4b0a      	ldr	r3, [pc, #40]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d82:	4a09      	ldr	r2, [pc, #36]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d88:	6453      	str	r3, [r2, #68]	; 0x44
 8003d8a:	4b07      	ldr	r3, [pc, #28]	; (8003da8 <HAL_TIM_Base_MspInit+0xb8>)
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
}
 8003d96:	bf00      	nop
 8003d98:	371c      	adds	r7, #28
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	40000400 	.word	0x40000400
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40014000 	.word	0x40014000
 8003db0:	40014400 	.word	0x40014400
 8003db4:	40014800 	.word	0x40014800

08003db8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b08c      	sub	sp, #48	; 0x30
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc0:	f107 031c 	add.w	r3, r7, #28
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	601a      	str	r2, [r3, #0]
 8003dc8:	605a      	str	r2, [r3, #4]
 8003dca:	609a      	str	r2, [r3, #8]
 8003dcc:	60da      	str	r2, [r3, #12]
 8003dce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a58      	ldr	r2, [pc, #352]	; (8003f38 <HAL_TIM_MspPostInit+0x180>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d13c      	bne.n	8003e54 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dda:	2300      	movs	r3, #0
 8003ddc:	61bb      	str	r3, [r7, #24]
 8003dde:	4b57      	ldr	r3, [pc, #348]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	4a56      	ldr	r2, [pc, #344]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003de4:	f043 0301 	orr.w	r3, r3, #1
 8003de8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dea:	4b54      	ldr	r3, [pc, #336]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	61bb      	str	r3, [r7, #24]
 8003df4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]
 8003dfa:	4b50      	ldr	r3, [pc, #320]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	4a4f      	ldr	r2, [pc, #316]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003e00:	f043 0302 	orr.w	r3, r3, #2
 8003e04:	6313      	str	r3, [r2, #48]	; 0x30
 8003e06:	4b4d      	ldr	r3, [pc, #308]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	617b      	str	r3, [r7, #20]
 8003e10:	697b      	ldr	r3, [r7, #20]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e12:	23c0      	movs	r3, #192	; 0xc0
 8003e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e16:	2302      	movs	r3, #2
 8003e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e22:	2302      	movs	r3, #2
 8003e24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e26:	f107 031c 	add.w	r3, r7, #28
 8003e2a:	4619      	mov	r1, r3
 8003e2c:	4844      	ldr	r0, [pc, #272]	; (8003f40 <HAL_TIM_MspPostInit+0x188>)
 8003e2e:	f000 ffb9 	bl	8004da4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003e32:	2303      	movs	r3, #3
 8003e34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e36:	2302      	movs	r3, #2
 8003e38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e42:	2302      	movs	r3, #2
 8003e44:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e46:	f107 031c 	add.w	r3, r7, #28
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	483d      	ldr	r0, [pc, #244]	; (8003f44 <HAL_TIM_MspPostInit+0x18c>)
 8003e4e:	f000 ffa9 	bl	8004da4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8003e52:	e06c      	b.n	8003f2e <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM9)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a3b      	ldr	r2, [pc, #236]	; (8003f48 <HAL_TIM_MspPostInit+0x190>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d11e      	bne.n	8003e9c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5e:	2300      	movs	r3, #0
 8003e60:	613b      	str	r3, [r7, #16]
 8003e62:	4b36      	ldr	r3, [pc, #216]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e66:	4a35      	ldr	r2, [pc, #212]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003e68:	f043 0301 	orr.w	r3, r3, #1
 8003e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e6e:	4b33      	ldr	r3, [pc, #204]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	613b      	str	r3, [r7, #16]
 8003e78:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003e7a:	230c      	movs	r3, #12
 8003e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e7e:	2302      	movs	r3, #2
 8003e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e82:	2300      	movs	r3, #0
 8003e84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e86:	2300      	movs	r3, #0
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e8e:	f107 031c 	add.w	r3, r7, #28
 8003e92:	4619      	mov	r1, r3
 8003e94:	482a      	ldr	r0, [pc, #168]	; (8003f40 <HAL_TIM_MspPostInit+0x188>)
 8003e96:	f000 ff85 	bl	8004da4 <HAL_GPIO_Init>
}
 8003e9a:	e048      	b.n	8003f2e <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM10)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a2a      	ldr	r2, [pc, #168]	; (8003f4c <HAL_TIM_MspPostInit+0x194>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d11f      	bne.n	8003ee6 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	60fb      	str	r3, [r7, #12]
 8003eaa:	4b24      	ldr	r3, [pc, #144]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	4a23      	ldr	r2, [pc, #140]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003eb0:	f043 0302 	orr.w	r3, r3, #2
 8003eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8003eb6:	4b21      	ldr	r3, [pc, #132]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	60fb      	str	r3, [r7, #12]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec8:	2302      	movs	r3, #2
 8003eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ed8:	f107 031c 	add.w	r3, r7, #28
 8003edc:	4619      	mov	r1, r3
 8003ede:	4819      	ldr	r0, [pc, #100]	; (8003f44 <HAL_TIM_MspPostInit+0x18c>)
 8003ee0:	f000 ff60 	bl	8004da4 <HAL_GPIO_Init>
}
 8003ee4:	e023      	b.n	8003f2e <HAL_TIM_MspPostInit+0x176>
  else if(htim->Instance==TIM11)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a19      	ldr	r2, [pc, #100]	; (8003f50 <HAL_TIM_MspPostInit+0x198>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d11e      	bne.n	8003f2e <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	60bb      	str	r3, [r7, #8]
 8003ef4:	4b11      	ldr	r3, [pc, #68]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef8:	4a10      	ldr	r2, [pc, #64]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003efa:	f043 0302 	orr.w	r3, r3, #2
 8003efe:	6313      	str	r3, [r2, #48]	; 0x30
 8003f00:	4b0e      	ldr	r3, [pc, #56]	; (8003f3c <HAL_TIM_MspPostInit+0x184>)
 8003f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	60bb      	str	r3, [r7, #8]
 8003f0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f12:	2302      	movs	r3, #2
 8003f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f16:	2300      	movs	r3, #0
 8003f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f22:	f107 031c 	add.w	r3, r7, #28
 8003f26:	4619      	mov	r1, r3
 8003f28:	4806      	ldr	r0, [pc, #24]	; (8003f44 <HAL_TIM_MspPostInit+0x18c>)
 8003f2a:	f000 ff3b 	bl	8004da4 <HAL_GPIO_Init>
}
 8003f2e:	bf00      	nop
 8003f30:	3730      	adds	r7, #48	; 0x30
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	40000400 	.word	0x40000400
 8003f3c:	40023800 	.word	0x40023800
 8003f40:	40020000 	.word	0x40020000
 8003f44:	40020400 	.word	0x40020400
 8003f48:	40014000 	.word	0x40014000
 8003f4c:	40014400 	.word	0x40014400
 8003f50:	40014800 	.word	0x40014800

08003f54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b08a      	sub	sp, #40	; 0x28
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f5c:	f107 0314 	add.w	r3, r7, #20
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	605a      	str	r2, [r3, #4]
 8003f66:	609a      	str	r2, [r3, #8]
 8003f68:	60da      	str	r2, [r3, #12]
 8003f6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a35      	ldr	r2, [pc, #212]	; (8004048 <HAL_UART_MspInit+0xf4>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d163      	bne.n	800403e <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8003f76:	2300      	movs	r3, #0
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	4b34      	ldr	r3, [pc, #208]	; (800404c <HAL_UART_MspInit+0xf8>)
 8003f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7e:	4a33      	ldr	r2, [pc, #204]	; (800404c <HAL_UART_MspInit+0xf8>)
 8003f80:	f043 0320 	orr.w	r3, r3, #32
 8003f84:	6453      	str	r3, [r2, #68]	; 0x44
 8003f86:	4b31      	ldr	r3, [pc, #196]	; (800404c <HAL_UART_MspInit+0xf8>)
 8003f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f8a:	f003 0320 	and.w	r3, r3, #32
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f92:	2300      	movs	r3, #0
 8003f94:	60fb      	str	r3, [r7, #12]
 8003f96:	4b2d      	ldr	r3, [pc, #180]	; (800404c <HAL_UART_MspInit+0xf8>)
 8003f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9a:	4a2c      	ldr	r2, [pc, #176]	; (800404c <HAL_UART_MspInit+0xf8>)
 8003f9c:	f043 0301 	orr.w	r3, r3, #1
 8003fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fa2:	4b2a      	ldr	r3, [pc, #168]	; (800404c <HAL_UART_MspInit+0xf8>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	f003 0301 	and.w	r3, r3, #1
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003fae:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003fb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003fc0:	2308      	movs	r3, #8
 8003fc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fc4:	f107 0314 	add.w	r3, r7, #20
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4821      	ldr	r0, [pc, #132]	; (8004050 <HAL_UART_MspInit+0xfc>)
 8003fcc:	f000 feea 	bl	8004da4 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003fd0:	4b20      	ldr	r3, [pc, #128]	; (8004054 <HAL_UART_MspInit+0x100>)
 8003fd2:	4a21      	ldr	r2, [pc, #132]	; (8004058 <HAL_UART_MspInit+0x104>)
 8003fd4:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003fd6:	4b1f      	ldr	r3, [pc, #124]	; (8004054 <HAL_UART_MspInit+0x100>)
 8003fd8:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003fdc:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fde:	4b1d      	ldr	r3, [pc, #116]	; (8004054 <HAL_UART_MspInit+0x100>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fe4:	4b1b      	ldr	r3, [pc, #108]	; (8004054 <HAL_UART_MspInit+0x100>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003fea:	4b1a      	ldr	r3, [pc, #104]	; (8004054 <HAL_UART_MspInit+0x100>)
 8003fec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ff0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ff2:	4b18      	ldr	r3, [pc, #96]	; (8004054 <HAL_UART_MspInit+0x100>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ff8:	4b16      	ldr	r3, [pc, #88]	; (8004054 <HAL_UART_MspInit+0x100>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003ffe:	4b15      	ldr	r3, [pc, #84]	; (8004054 <HAL_UART_MspInit+0x100>)
 8004000:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004004:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004006:	4b13      	ldr	r3, [pc, #76]	; (8004054 <HAL_UART_MspInit+0x100>)
 8004008:	2200      	movs	r2, #0
 800400a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800400c:	4b11      	ldr	r3, [pc, #68]	; (8004054 <HAL_UART_MspInit+0x100>)
 800400e:	2200      	movs	r2, #0
 8004010:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004012:	4810      	ldr	r0, [pc, #64]	; (8004054 <HAL_UART_MspInit+0x100>)
 8004014:	f000 fac4 	bl	80045a0 <HAL_DMA_Init>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800401e:	f7ff fd17 	bl	8003a50 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a0b      	ldr	r2, [pc, #44]	; (8004054 <HAL_UART_MspInit+0x100>)
 8004026:	63da      	str	r2, [r3, #60]	; 0x3c
 8004028:	4a0a      	ldr	r2, [pc, #40]	; (8004054 <HAL_UART_MspInit+0x100>)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800402e:	2200      	movs	r2, #0
 8004030:	2100      	movs	r1, #0
 8004032:	2047      	movs	r0, #71	; 0x47
 8004034:	f000 fa7d 	bl	8004532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004038:	2047      	movs	r0, #71	; 0x47
 800403a:	f000 fa96 	bl	800456a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800403e:	bf00      	nop
 8004040:	3728      	adds	r7, #40	; 0x28
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	40011400 	.word	0x40011400
 800404c:	40023800 	.word	0x40023800
 8004050:	40020000 	.word	0x40020000
 8004054:	200002cc 	.word	0x200002cc
 8004058:	40026428 	.word	0x40026428

0800405c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004060:	e7fe      	b.n	8004060 <NMI_Handler+0x4>

08004062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004062:	b480      	push	{r7}
 8004064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004066:	e7fe      	b.n	8004066 <HardFault_Handler+0x4>

08004068 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800406c:	e7fe      	b.n	800406c <MemManage_Handler+0x4>

0800406e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800406e:	b480      	push	{r7}
 8004070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004072:	e7fe      	b.n	8004072 <BusFault_Handler+0x4>

08004074 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004078:	e7fe      	b.n	8004078 <UsageFault_Handler+0x4>

0800407a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800407a:	b480      	push	{r7}
 800407c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800407e:	bf00      	nop
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800408c:	bf00      	nop
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004096:	b480      	push	{r7}
 8004098:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800409a:	bf00      	nop
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	indexPos++;
 80040a8:	4b28      	ldr	r3, [pc, #160]	; (800414c <SysTick_Handler+0xa8>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	3301      	adds	r3, #1
 80040ae:	4a27      	ldr	r2, [pc, #156]	; (800414c <SysTick_Handler+0xa8>)
 80040b0:	6013      	str	r3, [r2, #0]
		if(indexPos == 500){
 80040b2:	4b26      	ldr	r3, [pc, #152]	; (800414c <SysTick_Handler+0xa8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80040ba:	d142      	bne.n	8004142 <SysTick_Handler+0x9e>
			encoder_A.speed = ((encoder_A.position-encoder_A.old_position)*2); // * 2 karena 500ms
 80040bc:	4b24      	ldr	r3, [pc, #144]	; (8004150 <SysTick_Handler+0xac>)
 80040be:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80040c2:	461a      	mov	r2, r3
 80040c4:	4b22      	ldr	r3, [pc, #136]	; (8004150 <SysTick_Handler+0xac>)
 80040c6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	005b      	lsls	r3, r3, #1
 80040ce:	4a20      	ldr	r2, [pc, #128]	; (8004150 <SysTick_Handler+0xac>)
 80040d0:	6153      	str	r3, [r2, #20]
			encoder_A.old_position = encoder_A.position;
 80040d2:	4b1f      	ldr	r3, [pc, #124]	; (8004150 <SysTick_Handler+0xac>)
 80040d4:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80040d8:	4b1d      	ldr	r3, [pc, #116]	; (8004150 <SysTick_Handler+0xac>)
 80040da:	821a      	strh	r2, [r3, #16]

			encoder_B.speed = ((encoder_B.position-encoder_B.old_position)*2);
 80040dc:	4b1d      	ldr	r3, [pc, #116]	; (8004154 <SysTick_Handler+0xb0>)
 80040de:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80040e2:	461a      	mov	r2, r3
 80040e4:	4b1b      	ldr	r3, [pc, #108]	; (8004154 <SysTick_Handler+0xb0>)
 80040e6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	4a19      	ldr	r2, [pc, #100]	; (8004154 <SysTick_Handler+0xb0>)
 80040f0:	6153      	str	r3, [r2, #20]
			encoder_B.old_position = encoder_B.position;
 80040f2:	4b18      	ldr	r3, [pc, #96]	; (8004154 <SysTick_Handler+0xb0>)
 80040f4:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80040f8:	4b16      	ldr	r3, [pc, #88]	; (8004154 <SysTick_Handler+0xb0>)
 80040fa:	821a      	strh	r2, [r3, #16]

			encoder_C.speed = ((encoder_C.position-encoder_C.old_position)*2);
 80040fc:	4b16      	ldr	r3, [pc, #88]	; (8004158 <SysTick_Handler+0xb4>)
 80040fe:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004102:	461a      	mov	r2, r3
 8004104:	4b14      	ldr	r3, [pc, #80]	; (8004158 <SysTick_Handler+0xb4>)
 8004106:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	4a12      	ldr	r2, [pc, #72]	; (8004158 <SysTick_Handler+0xb4>)
 8004110:	6153      	str	r3, [r2, #20]
			encoder_C.old_position = encoder_C.position;
 8004112:	4b11      	ldr	r3, [pc, #68]	; (8004158 <SysTick_Handler+0xb4>)
 8004114:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8004118:	4b0f      	ldr	r3, [pc, #60]	; (8004158 <SysTick_Handler+0xb4>)
 800411a:	821a      	strh	r2, [r3, #16]

			encoder_D.speed = ((encoder_D.position-encoder_D.old_position)*2);
 800411c:	4b0f      	ldr	r3, [pc, #60]	; (800415c <SysTick_Handler+0xb8>)
 800411e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8004122:	461a      	mov	r2, r3
 8004124:	4b0d      	ldr	r3, [pc, #52]	; (800415c <SysTick_Handler+0xb8>)
 8004126:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	4a0b      	ldr	r2, [pc, #44]	; (800415c <SysTick_Handler+0xb8>)
 8004130:	6153      	str	r3, [r2, #20]
			encoder_D.old_position = encoder_D.position;
 8004132:	4b0a      	ldr	r3, [pc, #40]	; (800415c <SysTick_Handler+0xb8>)
 8004134:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8004138:	4b08      	ldr	r3, [pc, #32]	; (800415c <SysTick_Handler+0xb8>)
 800413a:	821a      	strh	r2, [r3, #16]

			indexPos = 0;
 800413c:	4b03      	ldr	r3, [pc, #12]	; (800414c <SysTick_Handler+0xa8>)
 800413e:	2200      	movs	r2, #0
 8004140:	601a      	str	r2, [r3, #0]
		}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004142:	f000 f8d7 	bl	80042f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004146:	bf00      	nop
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000708 	.word	0x20000708
 8004150:	200006a8 	.word	0x200006a8
 8004154:	200006c0 	.word	0x200006c0
 8004158:	200006d8 	.word	0x200006d8
 800415c:	200006f0 	.word	0x200006f0

08004160 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004164:	4802      	ldr	r0, [pc, #8]	; (8004170 <TIM1_CC_IRQHandler+0x10>)
 8004166:	f001 febf 	bl	8005ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800416a:	bf00      	nop
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20000044 	.word	0x20000044

08004174 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004178:	4802      	ldr	r0, [pc, #8]	; (8004184 <TIM2_IRQHandler+0x10>)
 800417a:	f001 feb5 	bl	8005ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800417e:	bf00      	nop
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	2000008c 	.word	0x2000008c

08004188 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800418c:	4802      	ldr	r0, [pc, #8]	; (8004198 <TIM4_IRQHandler+0x10>)
 800418e:	f001 feab 	bl	8005ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004192:	bf00      	nop
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	2000011c 	.word	0x2000011c

0800419c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80041a0:	4802      	ldr	r0, [pc, #8]	; (80041ac <TIM5_IRQHandler+0x10>)
 80041a2:	f001 fea1 	bl	8005ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80041a6:	bf00      	nop
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	20000164 	.word	0x20000164

080041b0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80041b4:	4802      	ldr	r0, [pc, #8]	; (80041c0 <DMA2_Stream1_IRQHandler+0x10>)
 80041b6:	f000 fb8b 	bl	80048d0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80041ba:	bf00      	nop
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	200002cc 	.word	0x200002cc

080041c4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80041c8:	4802      	ldr	r0, [pc, #8]	; (80041d4 <USART6_IRQHandler+0x10>)
 80041ca:	f002 fcff 	bl	8006bcc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20000284 	.word	0x20000284

080041d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80041dc:	4b06      	ldr	r3, [pc, #24]	; (80041f8 <SystemInit+0x20>)
 80041de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e2:	4a05      	ldr	r2, [pc, #20]	; (80041f8 <SystemInit+0x20>)
 80041e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80041e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041ec:	bf00      	nop
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	e000ed00 	.word	0xe000ed00

080041fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80041fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004234 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004200:	f7ff ffea 	bl	80041d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004204:	480c      	ldr	r0, [pc, #48]	; (8004238 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004206:	490d      	ldr	r1, [pc, #52]	; (800423c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004208:	4a0d      	ldr	r2, [pc, #52]	; (8004240 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800420a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800420c:	e002      	b.n	8004214 <LoopCopyDataInit>

0800420e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800420e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004212:	3304      	adds	r3, #4

08004214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004218:	d3f9      	bcc.n	800420e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800421a:	4a0a      	ldr	r2, [pc, #40]	; (8004244 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800421c:	4c0a      	ldr	r4, [pc, #40]	; (8004248 <LoopFillZerobss+0x22>)
  movs r3, #0
 800421e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004220:	e001      	b.n	8004226 <LoopFillZerobss>

08004222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004224:	3204      	adds	r2, #4

08004226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004228:	d3fb      	bcc.n	8004222 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800422a:	f003 fd65 	bl	8007cf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800422e:	f7fe fa97 	bl	8002760 <main>
  bx  lr    
 8004232:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004234:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004238:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800423c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8004240:	08009088 	.word	0x08009088
  ldr r2, =_sbss
 8004244:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8004248:	20000710 	.word	0x20000710

0800424c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800424c:	e7fe      	b.n	800424c <ADC_IRQHandler>
	...

08004250 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004254:	4b0e      	ldr	r3, [pc, #56]	; (8004290 <HAL_Init+0x40>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a0d      	ldr	r2, [pc, #52]	; (8004290 <HAL_Init+0x40>)
 800425a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800425e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004260:	4b0b      	ldr	r3, [pc, #44]	; (8004290 <HAL_Init+0x40>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a0a      	ldr	r2, [pc, #40]	; (8004290 <HAL_Init+0x40>)
 8004266:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800426a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800426c:	4b08      	ldr	r3, [pc, #32]	; (8004290 <HAL_Init+0x40>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a07      	ldr	r2, [pc, #28]	; (8004290 <HAL_Init+0x40>)
 8004272:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004276:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004278:	2003      	movs	r0, #3
 800427a:	f000 f94f 	bl	800451c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800427e:	200f      	movs	r0, #15
 8004280:	f000 f808 	bl	8004294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004284:	f7ff fbea 	bl	8003a5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	40023c00 	.word	0x40023c00

08004294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800429c:	4b12      	ldr	r3, [pc, #72]	; (80042e8 <HAL_InitTick+0x54>)
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	4b12      	ldr	r3, [pc, #72]	; (80042ec <HAL_InitTick+0x58>)
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	4619      	mov	r1, r3
 80042a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80042ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 f967 	bl	8004586 <HAL_SYSTICK_Config>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d001      	beq.n	80042c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e00e      	b.n	80042e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2b0f      	cmp	r3, #15
 80042c6:	d80a      	bhi.n	80042de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042c8:	2200      	movs	r2, #0
 80042ca:	6879      	ldr	r1, [r7, #4]
 80042cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80042d0:	f000 f92f 	bl	8004532 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80042d4:	4a06      	ldr	r2, [pc, #24]	; (80042f0 <HAL_InitTick+0x5c>)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80042da:	2300      	movs	r3, #0
 80042dc:	e000      	b.n	80042e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	20000000 	.word	0x20000000
 80042ec:	20000008 	.word	0x20000008
 80042f0:	20000004 	.word	0x20000004

080042f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042f8:	4b06      	ldr	r3, [pc, #24]	; (8004314 <HAL_IncTick+0x20>)
 80042fa:	781b      	ldrb	r3, [r3, #0]
 80042fc:	461a      	mov	r2, r3
 80042fe:	4b06      	ldr	r3, [pc, #24]	; (8004318 <HAL_IncTick+0x24>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4413      	add	r3, r2
 8004304:	4a04      	ldr	r2, [pc, #16]	; (8004318 <HAL_IncTick+0x24>)
 8004306:	6013      	str	r3, [r2, #0]
}
 8004308:	bf00      	nop
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20000008 	.word	0x20000008
 8004318:	2000070c 	.word	0x2000070c

0800431c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0
  return uwTick;
 8004320:	4b03      	ldr	r3, [pc, #12]	; (8004330 <HAL_GetTick+0x14>)
 8004322:	681b      	ldr	r3, [r3, #0]
}
 8004324:	4618      	mov	r0, r3
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	2000070c 	.word	0x2000070c

08004334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800433c:	f7ff ffee 	bl	800431c <HAL_GetTick>
 8004340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800434c:	d005      	beq.n	800435a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800434e:	4b0a      	ldr	r3, [pc, #40]	; (8004378 <HAL_Delay+0x44>)
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	4413      	add	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800435a:	bf00      	nop
 800435c:	f7ff ffde 	bl	800431c <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	429a      	cmp	r2, r3
 800436a:	d8f7      	bhi.n	800435c <HAL_Delay+0x28>
  {
  }
}
 800436c:	bf00      	nop
 800436e:	bf00      	nop
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	20000008 	.word	0x20000008

0800437c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f003 0307 	and.w	r3, r3, #7
 800438a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800438c:	4b0c      	ldr	r3, [pc, #48]	; (80043c0 <__NVIC_SetPriorityGrouping+0x44>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004392:	68ba      	ldr	r2, [r7, #8]
 8004394:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004398:	4013      	ands	r3, r2
 800439a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043ae:	4a04      	ldr	r2, [pc, #16]	; (80043c0 <__NVIC_SetPriorityGrouping+0x44>)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	60d3      	str	r3, [r2, #12]
}
 80043b4:	bf00      	nop
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	e000ed00 	.word	0xe000ed00

080043c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043c8:	4b04      	ldr	r3, [pc, #16]	; (80043dc <__NVIC_GetPriorityGrouping+0x18>)
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	0a1b      	lsrs	r3, r3, #8
 80043ce:	f003 0307 	and.w	r3, r3, #7
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr
 80043dc:	e000ed00 	.word	0xe000ed00

080043e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	db0b      	blt.n	800440a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043f2:	79fb      	ldrb	r3, [r7, #7]
 80043f4:	f003 021f 	and.w	r2, r3, #31
 80043f8:	4907      	ldr	r1, [pc, #28]	; (8004418 <__NVIC_EnableIRQ+0x38>)
 80043fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043fe:	095b      	lsrs	r3, r3, #5
 8004400:	2001      	movs	r0, #1
 8004402:	fa00 f202 	lsl.w	r2, r0, r2
 8004406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800440a:	bf00      	nop
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	e000e100 	.word	0xe000e100

0800441c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	4603      	mov	r3, r0
 8004424:	6039      	str	r1, [r7, #0]
 8004426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800442c:	2b00      	cmp	r3, #0
 800442e:	db0a      	blt.n	8004446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	b2da      	uxtb	r2, r3
 8004434:	490c      	ldr	r1, [pc, #48]	; (8004468 <__NVIC_SetPriority+0x4c>)
 8004436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443a:	0112      	lsls	r2, r2, #4
 800443c:	b2d2      	uxtb	r2, r2
 800443e:	440b      	add	r3, r1
 8004440:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004444:	e00a      	b.n	800445c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	b2da      	uxtb	r2, r3
 800444a:	4908      	ldr	r1, [pc, #32]	; (800446c <__NVIC_SetPriority+0x50>)
 800444c:	79fb      	ldrb	r3, [r7, #7]
 800444e:	f003 030f 	and.w	r3, r3, #15
 8004452:	3b04      	subs	r3, #4
 8004454:	0112      	lsls	r2, r2, #4
 8004456:	b2d2      	uxtb	r2, r2
 8004458:	440b      	add	r3, r1
 800445a:	761a      	strb	r2, [r3, #24]
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr
 8004468:	e000e100 	.word	0xe000e100
 800446c:	e000ed00 	.word	0xe000ed00

08004470 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004470:	b480      	push	{r7}
 8004472:	b089      	sub	sp, #36	; 0x24
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f1c3 0307 	rsb	r3, r3, #7
 800448a:	2b04      	cmp	r3, #4
 800448c:	bf28      	it	cs
 800448e:	2304      	movcs	r3, #4
 8004490:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	3304      	adds	r3, #4
 8004496:	2b06      	cmp	r3, #6
 8004498:	d902      	bls.n	80044a0 <NVIC_EncodePriority+0x30>
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	3b03      	subs	r3, #3
 800449e:	e000      	b.n	80044a2 <NVIC_EncodePriority+0x32>
 80044a0:	2300      	movs	r3, #0
 80044a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	fa02 f303 	lsl.w	r3, r2, r3
 80044ae:	43da      	mvns	r2, r3
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	401a      	ands	r2, r3
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	fa01 f303 	lsl.w	r3, r1, r3
 80044c2:	43d9      	mvns	r1, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044c8:	4313      	orrs	r3, r2
         );
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3724      	adds	r7, #36	; 0x24
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
	...

080044d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3b01      	subs	r3, #1
 80044e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044e8:	d301      	bcc.n	80044ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044ea:	2301      	movs	r3, #1
 80044ec:	e00f      	b.n	800450e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044ee:	4a0a      	ldr	r2, [pc, #40]	; (8004518 <SysTick_Config+0x40>)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	3b01      	subs	r3, #1
 80044f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044f6:	210f      	movs	r1, #15
 80044f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044fc:	f7ff ff8e 	bl	800441c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <SysTick_Config+0x40>)
 8004502:	2200      	movs	r2, #0
 8004504:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004506:	4b04      	ldr	r3, [pc, #16]	; (8004518 <SysTick_Config+0x40>)
 8004508:	2207      	movs	r2, #7
 800450a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	e000e010 	.word	0xe000e010

0800451c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f7ff ff29 	bl	800437c <__NVIC_SetPriorityGrouping>
}
 800452a:	bf00      	nop
 800452c:	3708      	adds	r7, #8
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004532:	b580      	push	{r7, lr}
 8004534:	b086      	sub	sp, #24
 8004536:	af00      	add	r7, sp, #0
 8004538:	4603      	mov	r3, r0
 800453a:	60b9      	str	r1, [r7, #8]
 800453c:	607a      	str	r2, [r7, #4]
 800453e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004540:	2300      	movs	r3, #0
 8004542:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004544:	f7ff ff3e 	bl	80043c4 <__NVIC_GetPriorityGrouping>
 8004548:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	68b9      	ldr	r1, [r7, #8]
 800454e:	6978      	ldr	r0, [r7, #20]
 8004550:	f7ff ff8e 	bl	8004470 <NVIC_EncodePriority>
 8004554:	4602      	mov	r2, r0
 8004556:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800455a:	4611      	mov	r1, r2
 800455c:	4618      	mov	r0, r3
 800455e:	f7ff ff5d 	bl	800441c <__NVIC_SetPriority>
}
 8004562:	bf00      	nop
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b082      	sub	sp, #8
 800456e:	af00      	add	r7, sp, #0
 8004570:	4603      	mov	r3, r0
 8004572:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004578:	4618      	mov	r0, r3
 800457a:	f7ff ff31 	bl	80043e0 <__NVIC_EnableIRQ>
}
 800457e:	bf00      	nop
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004586:	b580      	push	{r7, lr}
 8004588:	b082      	sub	sp, #8
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7ff ffa2 	bl	80044d8 <SysTick_Config>
 8004594:	4603      	mov	r3, r0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80045ac:	f7ff feb6 	bl	800431c <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d101      	bne.n	80045bc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e099      	b.n	80046f0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2202      	movs	r2, #2
 80045c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 0201 	bic.w	r2, r2, #1
 80045da:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045dc:	e00f      	b.n	80045fe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80045de:	f7ff fe9d 	bl	800431c <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	2b05      	cmp	r3, #5
 80045ea:	d908      	bls.n	80045fe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2203      	movs	r2, #3
 80045f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e078      	b.n	80046f0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1e8      	bne.n	80045de <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	4b38      	ldr	r3, [pc, #224]	; (80046f8 <HAL_DMA_Init+0x158>)
 8004618:	4013      	ands	r3, r2
 800461a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800462a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004636:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004642:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4313      	orrs	r3, r2
 800464e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004654:	2b04      	cmp	r3, #4
 8004656:	d107      	bne.n	8004668 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	4313      	orrs	r3, r2
 8004662:	697a      	ldr	r2, [r7, #20]
 8004664:	4313      	orrs	r3, r2
 8004666:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	f023 0307 	bic.w	r3, r3, #7
 800467e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	4313      	orrs	r3, r2
 8004688:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468e:	2b04      	cmp	r3, #4
 8004690:	d117      	bne.n	80046c2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004696:	697a      	ldr	r2, [r7, #20]
 8004698:	4313      	orrs	r3, r2
 800469a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00e      	beq.n	80046c2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fb01 	bl	8004cac <DMA_CheckFifoParam>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d008      	beq.n	80046c2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2240      	movs	r2, #64	; 0x40
 80046b4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80046be:	2301      	movs	r3, #1
 80046c0:	e016      	b.n	80046f0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 fab8 	bl	8004c40 <DMA_CalcBaseAndBitshift>
 80046d0:	4603      	mov	r3, r0
 80046d2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d8:	223f      	movs	r2, #63	; 0x3f
 80046da:	409a      	lsls	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3718      	adds	r7, #24
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	f010803f 	.word	0xf010803f

080046fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b086      	sub	sp, #24
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
 8004708:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800470a:	2300      	movs	r3, #0
 800470c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004712:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800471a:	2b01      	cmp	r3, #1
 800471c:	d101      	bne.n	8004722 <HAL_DMA_Start_IT+0x26>
 800471e:	2302      	movs	r3, #2
 8004720:	e040      	b.n	80047a4 <HAL_DMA_Start_IT+0xa8>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b01      	cmp	r3, #1
 8004734:	d12f      	bne.n	8004796 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2202      	movs	r2, #2
 800473a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	68b9      	ldr	r1, [r7, #8]
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 fa4a 	bl	8004be4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004754:	223f      	movs	r2, #63	; 0x3f
 8004756:	409a      	lsls	r2, r3
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f042 0216 	orr.w	r2, r2, #22
 800476a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004770:	2b00      	cmp	r3, #0
 8004772:	d007      	beq.n	8004784 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f042 0208 	orr.w	r2, r2, #8
 8004782:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0201 	orr.w	r2, r2, #1
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	e005      	b.n	80047a2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800479e:	2302      	movs	r3, #2
 80047a0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80047a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3718      	adds	r7, #24
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80047ba:	f7ff fdaf 	bl	800431c <HAL_GetTick>
 80047be:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	d008      	beq.n	80047de <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2280      	movs	r2, #128	; 0x80
 80047d0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e052      	b.n	8004884 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f022 0216 	bic.w	r2, r2, #22
 80047ec:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695a      	ldr	r2, [r3, #20]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047fc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004802:	2b00      	cmp	r3, #0
 8004804:	d103      	bne.n	800480e <HAL_DMA_Abort+0x62>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800480a:	2b00      	cmp	r3, #0
 800480c:	d007      	beq.n	800481e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 0208 	bic.w	r2, r2, #8
 800481c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 0201 	bic.w	r2, r2, #1
 800482c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800482e:	e013      	b.n	8004858 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004830:	f7ff fd74 	bl	800431c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	2b05      	cmp	r3, #5
 800483c:	d90c      	bls.n	8004858 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2220      	movs	r2, #32
 8004842:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2203      	movs	r2, #3
 8004848:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e015      	b.n	8004884 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0301 	and.w	r3, r3, #1
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1e4      	bne.n	8004830 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800486a:	223f      	movs	r2, #63	; 0x3f
 800486c:	409a      	lsls	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b02      	cmp	r3, #2
 800489e:	d004      	beq.n	80048aa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2280      	movs	r2, #128	; 0x80
 80048a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e00c      	b.n	80048c4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2205      	movs	r2, #5
 80048ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0201 	bic.w	r2, r2, #1
 80048c0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048dc:	4b8e      	ldr	r3, [pc, #568]	; (8004b18 <HAL_DMA_IRQHandler+0x248>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a8e      	ldr	r2, [pc, #568]	; (8004b1c <HAL_DMA_IRQHandler+0x24c>)
 80048e2:	fba2 2303 	umull	r2, r3, r2, r3
 80048e6:	0a9b      	lsrs	r3, r3, #10
 80048e8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ee:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048fa:	2208      	movs	r2, #8
 80048fc:	409a      	lsls	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	4013      	ands	r3, r2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d01a      	beq.n	800493c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 0304 	and.w	r3, r3, #4
 8004910:	2b00      	cmp	r3, #0
 8004912:	d013      	beq.n	800493c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 0204 	bic.w	r2, r2, #4
 8004922:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004928:	2208      	movs	r2, #8
 800492a:	409a      	lsls	r2, r3
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004934:	f043 0201 	orr.w	r2, r3, #1
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004940:	2201      	movs	r2, #1
 8004942:	409a      	lsls	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	4013      	ands	r3, r2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d012      	beq.n	8004972 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00b      	beq.n	8004972 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800495e:	2201      	movs	r2, #1
 8004960:	409a      	lsls	r2, r3
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800496a:	f043 0202 	orr.w	r2, r3, #2
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004976:	2204      	movs	r2, #4
 8004978:	409a      	lsls	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	4013      	ands	r3, r2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d012      	beq.n	80049a8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0302 	and.w	r3, r3, #2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00b      	beq.n	80049a8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004994:	2204      	movs	r2, #4
 8004996:	409a      	lsls	r2, r3
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a0:	f043 0204 	orr.w	r2, r3, #4
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ac:	2210      	movs	r2, #16
 80049ae:	409a      	lsls	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4013      	ands	r3, r2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d043      	beq.n	8004a40 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0308 	and.w	r3, r3, #8
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d03c      	beq.n	8004a40 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ca:	2210      	movs	r2, #16
 80049cc:	409a      	lsls	r2, r3
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d018      	beq.n	8004a12 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d108      	bne.n	8004a00 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d024      	beq.n	8004a40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	4798      	blx	r3
 80049fe:	e01f      	b.n	8004a40 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d01b      	beq.n	8004a40 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	4798      	blx	r3
 8004a10:	e016      	b.n	8004a40 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d107      	bne.n	8004a30 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0208 	bic.w	r2, r2, #8
 8004a2e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d003      	beq.n	8004a40 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a44:	2220      	movs	r2, #32
 8004a46:	409a      	lsls	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 808f 	beq.w	8004b70 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0310 	and.w	r3, r3, #16
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f000 8087 	beq.w	8004b70 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a66:	2220      	movs	r2, #32
 8004a68:	409a      	lsls	r2, r3
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	2b05      	cmp	r3, #5
 8004a78:	d136      	bne.n	8004ae8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f022 0216 	bic.w	r2, r2, #22
 8004a88:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	695a      	ldr	r2, [r3, #20]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a98:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d103      	bne.n	8004aaa <HAL_DMA_IRQHandler+0x1da>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d007      	beq.n	8004aba <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f022 0208 	bic.w	r2, r2, #8
 8004ab8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004abe:	223f      	movs	r2, #63	; 0x3f
 8004ac0:	409a      	lsls	r2, r3
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d07e      	beq.n	8004bdc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	4798      	blx	r3
        }
        return;
 8004ae6:	e079      	b.n	8004bdc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d01d      	beq.n	8004b32 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10d      	bne.n	8004b20 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d031      	beq.n	8004b70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	4798      	blx	r3
 8004b14:	e02c      	b.n	8004b70 <HAL_DMA_IRQHandler+0x2a0>
 8004b16:	bf00      	nop
 8004b18:	20000000 	.word	0x20000000
 8004b1c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d023      	beq.n	8004b70 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	4798      	blx	r3
 8004b30:	e01e      	b.n	8004b70 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d10f      	bne.n	8004b60 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0210 	bic.w	r2, r2, #16
 8004b4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d003      	beq.n	8004b70 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d032      	beq.n	8004bde <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d022      	beq.n	8004bca <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2205      	movs	r2, #5
 8004b88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 0201 	bic.w	r2, r2, #1
 8004b9a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	60bb      	str	r3, [r7, #8]
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	429a      	cmp	r2, r3
 8004ba6:	d307      	bcc.n	8004bb8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1f2      	bne.n	8004b9c <HAL_DMA_IRQHandler+0x2cc>
 8004bb6:	e000      	b.n	8004bba <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004bb8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d005      	beq.n	8004bde <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	4798      	blx	r3
 8004bda:	e000      	b.n	8004bde <HAL_DMA_IRQHandler+0x30e>
        return;
 8004bdc:	bf00      	nop
    }
  }
}
 8004bde:	3718      	adds	r7, #24
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
 8004bf0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004c00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	683a      	ldr	r2, [r7, #0]
 8004c08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	2b40      	cmp	r3, #64	; 0x40
 8004c10:	d108      	bne.n	8004c24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68ba      	ldr	r2, [r7, #8]
 8004c20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004c22:	e007      	b.n	8004c34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	60da      	str	r2, [r3, #12]
}
 8004c34:	bf00      	nop
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr

08004c40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	3b10      	subs	r3, #16
 8004c50:	4a14      	ldr	r2, [pc, #80]	; (8004ca4 <DMA_CalcBaseAndBitshift+0x64>)
 8004c52:	fba2 2303 	umull	r2, r3, r2, r3
 8004c56:	091b      	lsrs	r3, r3, #4
 8004c58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c5a:	4a13      	ldr	r2, [pc, #76]	; (8004ca8 <DMA_CalcBaseAndBitshift+0x68>)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	4413      	add	r3, r2
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	461a      	mov	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2b03      	cmp	r3, #3
 8004c6c:	d909      	bls.n	8004c82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c76:	f023 0303 	bic.w	r3, r3, #3
 8004c7a:	1d1a      	adds	r2, r3, #4
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	659a      	str	r2, [r3, #88]	; 0x58
 8004c80:	e007      	b.n	8004c92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004c8a:	f023 0303 	bic.w	r3, r3, #3
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	aaaaaaab 	.word	0xaaaaaaab
 8004ca8:	08008e98 	.word	0x08008e98

08004cac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d11f      	bne.n	8004d06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2b03      	cmp	r3, #3
 8004cca:	d856      	bhi.n	8004d7a <DMA_CheckFifoParam+0xce>
 8004ccc:	a201      	add	r2, pc, #4	; (adr r2, 8004cd4 <DMA_CheckFifoParam+0x28>)
 8004cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd2:	bf00      	nop
 8004cd4:	08004ce5 	.word	0x08004ce5
 8004cd8:	08004cf7 	.word	0x08004cf7
 8004cdc:	08004ce5 	.word	0x08004ce5
 8004ce0:	08004d7b 	.word	0x08004d7b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ce8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d046      	beq.n	8004d7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cf4:	e043      	b.n	8004d7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004cfe:	d140      	bne.n	8004d82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d04:	e03d      	b.n	8004d82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	699b      	ldr	r3, [r3, #24]
 8004d0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d0e:	d121      	bne.n	8004d54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2b03      	cmp	r3, #3
 8004d14:	d837      	bhi.n	8004d86 <DMA_CheckFifoParam+0xda>
 8004d16:	a201      	add	r2, pc, #4	; (adr r2, 8004d1c <DMA_CheckFifoParam+0x70>)
 8004d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1c:	08004d2d 	.word	0x08004d2d
 8004d20:	08004d33 	.word	0x08004d33
 8004d24:	08004d2d 	.word	0x08004d2d
 8004d28:	08004d45 	.word	0x08004d45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d30:	e030      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d025      	beq.n	8004d8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d42:	e022      	b.n	8004d8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d48:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004d4c:	d11f      	bne.n	8004d8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d52:	e01c      	b.n	8004d8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	d903      	bls.n	8004d62 <DMA_CheckFifoParam+0xb6>
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2b03      	cmp	r3, #3
 8004d5e:	d003      	beq.n	8004d68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d60:	e018      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	73fb      	strb	r3, [r7, #15]
      break;
 8004d66:	e015      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00e      	beq.n	8004d92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
      break;
 8004d78:	e00b      	b.n	8004d92 <DMA_CheckFifoParam+0xe6>
      break;
 8004d7a:	bf00      	nop
 8004d7c:	e00a      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      break;
 8004d7e:	bf00      	nop
 8004d80:	e008      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      break;
 8004d82:	bf00      	nop
 8004d84:	e006      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      break;
 8004d86:	bf00      	nop
 8004d88:	e004      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      break;
 8004d8a:	bf00      	nop
 8004d8c:	e002      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      break;   
 8004d8e:	bf00      	nop
 8004d90:	e000      	b.n	8004d94 <DMA_CheckFifoParam+0xe8>
      break;
 8004d92:	bf00      	nop
    }
  } 
  
  return status; 
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop

08004da4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b089      	sub	sp, #36	; 0x24
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004dae:	2300      	movs	r3, #0
 8004db0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004db2:	2300      	movs	r3, #0
 8004db4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004db6:	2300      	movs	r3, #0
 8004db8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004dba:	2300      	movs	r3, #0
 8004dbc:	61fb      	str	r3, [r7, #28]
 8004dbe:	e159      	b.n	8005074 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	4013      	ands	r3, r2
 8004dd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	f040 8148 	bne.w	800506e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f003 0303 	and.w	r3, r3, #3
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d005      	beq.n	8004df6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d130      	bne.n	8004e58 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	005b      	lsls	r3, r3, #1
 8004e00:	2203      	movs	r2, #3
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	43db      	mvns	r3, r3
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	005b      	lsls	r3, r3, #1
 8004e16:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	fa02 f303 	lsl.w	r3, r2, r3
 8004e34:	43db      	mvns	r3, r3
 8004e36:	69ba      	ldr	r2, [r7, #24]
 8004e38:	4013      	ands	r3, r2
 8004e3a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	091b      	lsrs	r3, r3, #4
 8004e42:	f003 0201 	and.w	r2, r3, #1
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4c:	69ba      	ldr	r2, [r7, #24]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f003 0303 	and.w	r3, r3, #3
 8004e60:	2b03      	cmp	r3, #3
 8004e62:	d017      	beq.n	8004e94 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e6a:	69fb      	ldr	r3, [r7, #28]
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	2203      	movs	r2, #3
 8004e70:	fa02 f303 	lsl.w	r3, r2, r3
 8004e74:	43db      	mvns	r3, r3
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	005b      	lsls	r3, r3, #1
 8004e84:	fa02 f303 	lsl.w	r3, r2, r3
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	69ba      	ldr	r2, [r7, #24]
 8004e92:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f003 0303 	and.w	r3, r3, #3
 8004e9c:	2b02      	cmp	r3, #2
 8004e9e:	d123      	bne.n	8004ee8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	08da      	lsrs	r2, r3, #3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	3208      	adds	r2, #8
 8004ea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	f003 0307 	and.w	r3, r3, #7
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	220f      	movs	r2, #15
 8004eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebc:	43db      	mvns	r3, r3
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	691a      	ldr	r2, [r3, #16]
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	f003 0307 	and.w	r3, r3, #7
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	08da      	lsrs	r2, r3, #3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	3208      	adds	r2, #8
 8004ee2:	69b9      	ldr	r1, [r7, #24]
 8004ee4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004eee:	69fb      	ldr	r3, [r7, #28]
 8004ef0:	005b      	lsls	r3, r3, #1
 8004ef2:	2203      	movs	r2, #3
 8004ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef8:	43db      	mvns	r3, r3
 8004efa:	69ba      	ldr	r2, [r7, #24]
 8004efc:	4013      	ands	r3, r2
 8004efe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f003 0203 	and.w	r2, r3, #3
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	69ba      	ldr	r2, [r7, #24]
 8004f1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	f000 80a2 	beq.w	800506e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	60fb      	str	r3, [r7, #12]
 8004f2e:	4b57      	ldr	r3, [pc, #348]	; (800508c <HAL_GPIO_Init+0x2e8>)
 8004f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f32:	4a56      	ldr	r2, [pc, #344]	; (800508c <HAL_GPIO_Init+0x2e8>)
 8004f34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f38:	6453      	str	r3, [r2, #68]	; 0x44
 8004f3a:	4b54      	ldr	r3, [pc, #336]	; (800508c <HAL_GPIO_Init+0x2e8>)
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f42:	60fb      	str	r3, [r7, #12]
 8004f44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f46:	4a52      	ldr	r2, [pc, #328]	; (8005090 <HAL_GPIO_Init+0x2ec>)
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	089b      	lsrs	r3, r3, #2
 8004f4c:	3302      	adds	r3, #2
 8004f4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	220f      	movs	r2, #15
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	43db      	mvns	r3, r3
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	4013      	ands	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	4a49      	ldr	r2, [pc, #292]	; (8005094 <HAL_GPIO_Init+0x2f0>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d019      	beq.n	8004fa6 <HAL_GPIO_Init+0x202>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4a48      	ldr	r2, [pc, #288]	; (8005098 <HAL_GPIO_Init+0x2f4>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d013      	beq.n	8004fa2 <HAL_GPIO_Init+0x1fe>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a47      	ldr	r2, [pc, #284]	; (800509c <HAL_GPIO_Init+0x2f8>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d00d      	beq.n	8004f9e <HAL_GPIO_Init+0x1fa>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4a46      	ldr	r2, [pc, #280]	; (80050a0 <HAL_GPIO_Init+0x2fc>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d007      	beq.n	8004f9a <HAL_GPIO_Init+0x1f6>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	4a45      	ldr	r2, [pc, #276]	; (80050a4 <HAL_GPIO_Init+0x300>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d101      	bne.n	8004f96 <HAL_GPIO_Init+0x1f2>
 8004f92:	2304      	movs	r3, #4
 8004f94:	e008      	b.n	8004fa8 <HAL_GPIO_Init+0x204>
 8004f96:	2307      	movs	r3, #7
 8004f98:	e006      	b.n	8004fa8 <HAL_GPIO_Init+0x204>
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e004      	b.n	8004fa8 <HAL_GPIO_Init+0x204>
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	e002      	b.n	8004fa8 <HAL_GPIO_Init+0x204>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e000      	b.n	8004fa8 <HAL_GPIO_Init+0x204>
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	69fa      	ldr	r2, [r7, #28]
 8004faa:	f002 0203 	and.w	r2, r2, #3
 8004fae:	0092      	lsls	r2, r2, #2
 8004fb0:	4093      	lsls	r3, r2
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fb8:	4935      	ldr	r1, [pc, #212]	; (8005090 <HAL_GPIO_Init+0x2ec>)
 8004fba:	69fb      	ldr	r3, [r7, #28]
 8004fbc:	089b      	lsrs	r3, r3, #2
 8004fbe:	3302      	adds	r3, #2
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fc6:	4b38      	ldr	r3, [pc, #224]	; (80050a8 <HAL_GPIO_Init+0x304>)
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	43db      	mvns	r3, r3
 8004fd0:	69ba      	ldr	r2, [r7, #24]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d003      	beq.n	8004fea <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004fea:	4a2f      	ldr	r2, [pc, #188]	; (80050a8 <HAL_GPIO_Init+0x304>)
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ff0:	4b2d      	ldr	r3, [pc, #180]	; (80050a8 <HAL_GPIO_Init+0x304>)
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d003      	beq.n	8005014 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	4313      	orrs	r3, r2
 8005012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005014:	4a24      	ldr	r2, [pc, #144]	; (80050a8 <HAL_GPIO_Init+0x304>)
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800501a:	4b23      	ldr	r3, [pc, #140]	; (80050a8 <HAL_GPIO_Init+0x304>)
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	43db      	mvns	r3, r3
 8005024:	69ba      	ldr	r2, [r7, #24]
 8005026:	4013      	ands	r3, r2
 8005028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005036:	69ba      	ldr	r2, [r7, #24]
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	4313      	orrs	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800503e:	4a1a      	ldr	r2, [pc, #104]	; (80050a8 <HAL_GPIO_Init+0x304>)
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005044:	4b18      	ldr	r3, [pc, #96]	; (80050a8 <HAL_GPIO_Init+0x304>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	43db      	mvns	r3, r3
 800504e:	69ba      	ldr	r2, [r7, #24]
 8005050:	4013      	ands	r3, r2
 8005052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d003      	beq.n	8005068 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005060:	69ba      	ldr	r2, [r7, #24]
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	4313      	orrs	r3, r2
 8005066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005068:	4a0f      	ldr	r2, [pc, #60]	; (80050a8 <HAL_GPIO_Init+0x304>)
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	3301      	adds	r3, #1
 8005072:	61fb      	str	r3, [r7, #28]
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	2b0f      	cmp	r3, #15
 8005078:	f67f aea2 	bls.w	8004dc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800507c:	bf00      	nop
 800507e:	bf00      	nop
 8005080:	3724      	adds	r7, #36	; 0x24
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr
 800508a:	bf00      	nop
 800508c:	40023800 	.word	0x40023800
 8005090:	40013800 	.word	0x40013800
 8005094:	40020000 	.word	0x40020000
 8005098:	40020400 	.word	0x40020400
 800509c:	40020800 	.word	0x40020800
 80050a0:	40020c00 	.word	0x40020c00
 80050a4:	40021000 	.word	0x40021000
 80050a8:	40013c00 	.word	0x40013c00

080050ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	807b      	strh	r3, [r7, #2]
 80050b8:	4613      	mov	r3, r2
 80050ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80050bc:	787b      	ldrb	r3, [r7, #1]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050c2:	887a      	ldrh	r2, [r7, #2]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80050c8:	e003      	b.n	80050d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80050ca:	887b      	ldrh	r3, [r7, #2]
 80050cc:	041a      	lsls	r2, r3, #16
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	619a      	str	r2, [r3, #24]
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
	...

080050e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d101      	bne.n	80050f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e267      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d075      	beq.n	80051ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80050fe:	4b88      	ldr	r3, [pc, #544]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f003 030c 	and.w	r3, r3, #12
 8005106:	2b04      	cmp	r3, #4
 8005108:	d00c      	beq.n	8005124 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800510a:	4b85      	ldr	r3, [pc, #532]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005112:	2b08      	cmp	r3, #8
 8005114:	d112      	bne.n	800513c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005116:	4b82      	ldr	r3, [pc, #520]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800511e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005122:	d10b      	bne.n	800513c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005124:	4b7e      	ldr	r3, [pc, #504]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d05b      	beq.n	80051e8 <HAL_RCC_OscConfig+0x108>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d157      	bne.n	80051e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e242      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005144:	d106      	bne.n	8005154 <HAL_RCC_OscConfig+0x74>
 8005146:	4b76      	ldr	r3, [pc, #472]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a75      	ldr	r2, [pc, #468]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800514c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005150:	6013      	str	r3, [r2, #0]
 8005152:	e01d      	b.n	8005190 <HAL_RCC_OscConfig+0xb0>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800515c:	d10c      	bne.n	8005178 <HAL_RCC_OscConfig+0x98>
 800515e:	4b70      	ldr	r3, [pc, #448]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a6f      	ldr	r2, [pc, #444]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005168:	6013      	str	r3, [r2, #0]
 800516a:	4b6d      	ldr	r3, [pc, #436]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a6c      	ldr	r2, [pc, #432]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005170:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005174:	6013      	str	r3, [r2, #0]
 8005176:	e00b      	b.n	8005190 <HAL_RCC_OscConfig+0xb0>
 8005178:	4b69      	ldr	r3, [pc, #420]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a68      	ldr	r2, [pc, #416]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800517e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005182:	6013      	str	r3, [r2, #0]
 8005184:	4b66      	ldr	r3, [pc, #408]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a65      	ldr	r2, [pc, #404]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800518a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800518e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d013      	beq.n	80051c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005198:	f7ff f8c0 	bl	800431c <HAL_GetTick>
 800519c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800519e:	e008      	b.n	80051b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051a0:	f7ff f8bc 	bl	800431c <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b64      	cmp	r3, #100	; 0x64
 80051ac:	d901      	bls.n	80051b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e207      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051b2:	4b5b      	ldr	r3, [pc, #364]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d0f0      	beq.n	80051a0 <HAL_RCC_OscConfig+0xc0>
 80051be:	e014      	b.n	80051ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c0:	f7ff f8ac 	bl	800431c <HAL_GetTick>
 80051c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051c6:	e008      	b.n	80051da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051c8:	f7ff f8a8 	bl	800431c <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b64      	cmp	r3, #100	; 0x64
 80051d4:	d901      	bls.n	80051da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051d6:	2303      	movs	r3, #3
 80051d8:	e1f3      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051da:	4b51      	ldr	r3, [pc, #324]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d1f0      	bne.n	80051c8 <HAL_RCC_OscConfig+0xe8>
 80051e6:	e000      	b.n	80051ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0302 	and.w	r3, r3, #2
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d063      	beq.n	80052be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80051f6:	4b4a      	ldr	r3, [pc, #296]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 030c 	and.w	r3, r3, #12
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d00b      	beq.n	800521a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005202:	4b47      	ldr	r3, [pc, #284]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800520a:	2b08      	cmp	r3, #8
 800520c:	d11c      	bne.n	8005248 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800520e:	4b44      	ldr	r3, [pc, #272]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d116      	bne.n	8005248 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800521a:	4b41      	ldr	r3, [pc, #260]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b00      	cmp	r3, #0
 8005224:	d005      	beq.n	8005232 <HAL_RCC_OscConfig+0x152>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	68db      	ldr	r3, [r3, #12]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d001      	beq.n	8005232 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e1c7      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005232:	4b3b      	ldr	r3, [pc, #236]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	00db      	lsls	r3, r3, #3
 8005240:	4937      	ldr	r1, [pc, #220]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005242:	4313      	orrs	r3, r2
 8005244:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005246:	e03a      	b.n	80052be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d020      	beq.n	8005292 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005250:	4b34      	ldr	r3, [pc, #208]	; (8005324 <HAL_RCC_OscConfig+0x244>)
 8005252:	2201      	movs	r2, #1
 8005254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005256:	f7ff f861 	bl	800431c <HAL_GetTick>
 800525a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800525c:	e008      	b.n	8005270 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800525e:	f7ff f85d 	bl	800431c <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	2b02      	cmp	r3, #2
 800526a:	d901      	bls.n	8005270 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800526c:	2303      	movs	r3, #3
 800526e:	e1a8      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005270:	4b2b      	ldr	r3, [pc, #172]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d0f0      	beq.n	800525e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800527c:	4b28      	ldr	r3, [pc, #160]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	00db      	lsls	r3, r3, #3
 800528a:	4925      	ldr	r1, [pc, #148]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 800528c:	4313      	orrs	r3, r2
 800528e:	600b      	str	r3, [r1, #0]
 8005290:	e015      	b.n	80052be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005292:	4b24      	ldr	r3, [pc, #144]	; (8005324 <HAL_RCC_OscConfig+0x244>)
 8005294:	2200      	movs	r2, #0
 8005296:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005298:	f7ff f840 	bl	800431c <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052a0:	f7ff f83c 	bl	800431c <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e187      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052b2:	4b1b      	ldr	r3, [pc, #108]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d1f0      	bne.n	80052a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f003 0308 	and.w	r3, r3, #8
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d036      	beq.n	8005338 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d016      	beq.n	8005300 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052d2:	4b15      	ldr	r3, [pc, #84]	; (8005328 <HAL_RCC_OscConfig+0x248>)
 80052d4:	2201      	movs	r2, #1
 80052d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052d8:	f7ff f820 	bl	800431c <HAL_GetTick>
 80052dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052de:	e008      	b.n	80052f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80052e0:	f7ff f81c 	bl	800431c <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d901      	bls.n	80052f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e167      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052f2:	4b0b      	ldr	r3, [pc, #44]	; (8005320 <HAL_RCC_OscConfig+0x240>)
 80052f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d0f0      	beq.n	80052e0 <HAL_RCC_OscConfig+0x200>
 80052fe:	e01b      	b.n	8005338 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005300:	4b09      	ldr	r3, [pc, #36]	; (8005328 <HAL_RCC_OscConfig+0x248>)
 8005302:	2200      	movs	r2, #0
 8005304:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005306:	f7ff f809 	bl	800431c <HAL_GetTick>
 800530a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800530c:	e00e      	b.n	800532c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800530e:	f7ff f805 	bl	800431c <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	2b02      	cmp	r3, #2
 800531a:	d907      	bls.n	800532c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e150      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
 8005320:	40023800 	.word	0x40023800
 8005324:	42470000 	.word	0x42470000
 8005328:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800532c:	4b88      	ldr	r3, [pc, #544]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 800532e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005330:	f003 0302 	and.w	r3, r3, #2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d1ea      	bne.n	800530e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 8097 	beq.w	8005474 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005346:	2300      	movs	r3, #0
 8005348:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800534a:	4b81      	ldr	r3, [pc, #516]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 800534c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10f      	bne.n	8005376 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005356:	2300      	movs	r3, #0
 8005358:	60bb      	str	r3, [r7, #8]
 800535a:	4b7d      	ldr	r3, [pc, #500]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	4a7c      	ldr	r2, [pc, #496]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 8005360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005364:	6413      	str	r3, [r2, #64]	; 0x40
 8005366:	4b7a      	ldr	r3, [pc, #488]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 8005368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800536e:	60bb      	str	r3, [r7, #8]
 8005370:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005372:	2301      	movs	r3, #1
 8005374:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005376:	4b77      	ldr	r3, [pc, #476]	; (8005554 <HAL_RCC_OscConfig+0x474>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800537e:	2b00      	cmp	r3, #0
 8005380:	d118      	bne.n	80053b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005382:	4b74      	ldr	r3, [pc, #464]	; (8005554 <HAL_RCC_OscConfig+0x474>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a73      	ldr	r2, [pc, #460]	; (8005554 <HAL_RCC_OscConfig+0x474>)
 8005388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800538c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800538e:	f7fe ffc5 	bl	800431c <HAL_GetTick>
 8005392:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005394:	e008      	b.n	80053a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005396:	f7fe ffc1 	bl	800431c <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d901      	bls.n	80053a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e10c      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a8:	4b6a      	ldr	r3, [pc, #424]	; (8005554 <HAL_RCC_OscConfig+0x474>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f0      	beq.n	8005396 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d106      	bne.n	80053ca <HAL_RCC_OscConfig+0x2ea>
 80053bc:	4b64      	ldr	r3, [pc, #400]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053c0:	4a63      	ldr	r2, [pc, #396]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053c2:	f043 0301 	orr.w	r3, r3, #1
 80053c6:	6713      	str	r3, [r2, #112]	; 0x70
 80053c8:	e01c      	b.n	8005404 <HAL_RCC_OscConfig+0x324>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	2b05      	cmp	r3, #5
 80053d0:	d10c      	bne.n	80053ec <HAL_RCC_OscConfig+0x30c>
 80053d2:	4b5f      	ldr	r3, [pc, #380]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d6:	4a5e      	ldr	r2, [pc, #376]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053d8:	f043 0304 	orr.w	r3, r3, #4
 80053dc:	6713      	str	r3, [r2, #112]	; 0x70
 80053de:	4b5c      	ldr	r3, [pc, #368]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e2:	4a5b      	ldr	r2, [pc, #364]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053e4:	f043 0301 	orr.w	r3, r3, #1
 80053e8:	6713      	str	r3, [r2, #112]	; 0x70
 80053ea:	e00b      	b.n	8005404 <HAL_RCC_OscConfig+0x324>
 80053ec:	4b58      	ldr	r3, [pc, #352]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f0:	4a57      	ldr	r2, [pc, #348]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053f2:	f023 0301 	bic.w	r3, r3, #1
 80053f6:	6713      	str	r3, [r2, #112]	; 0x70
 80053f8:	4b55      	ldr	r3, [pc, #340]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053fc:	4a54      	ldr	r2, [pc, #336]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80053fe:	f023 0304 	bic.w	r3, r3, #4
 8005402:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d015      	beq.n	8005438 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800540c:	f7fe ff86 	bl	800431c <HAL_GetTick>
 8005410:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005412:	e00a      	b.n	800542a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005414:	f7fe ff82 	bl	800431c <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005422:	4293      	cmp	r3, r2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e0cb      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800542a:	4b49      	ldr	r3, [pc, #292]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 800542c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0ee      	beq.n	8005414 <HAL_RCC_OscConfig+0x334>
 8005436:	e014      	b.n	8005462 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005438:	f7fe ff70 	bl	800431c <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800543e:	e00a      	b.n	8005456 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005440:	f7fe ff6c 	bl	800431c <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	f241 3288 	movw	r2, #5000	; 0x1388
 800544e:	4293      	cmp	r3, r2
 8005450:	d901      	bls.n	8005456 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e0b5      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005456:	4b3e      	ldr	r3, [pc, #248]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 8005458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545a:	f003 0302 	and.w	r3, r3, #2
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1ee      	bne.n	8005440 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005462:	7dfb      	ldrb	r3, [r7, #23]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d105      	bne.n	8005474 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005468:	4b39      	ldr	r3, [pc, #228]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 800546a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546c:	4a38      	ldr	r2, [pc, #224]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 800546e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005472:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 80a1 	beq.w	80055c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800547e:	4b34      	ldr	r3, [pc, #208]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	f003 030c 	and.w	r3, r3, #12
 8005486:	2b08      	cmp	r3, #8
 8005488:	d05c      	beq.n	8005544 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	2b02      	cmp	r3, #2
 8005490:	d141      	bne.n	8005516 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005492:	4b31      	ldr	r3, [pc, #196]	; (8005558 <HAL_RCC_OscConfig+0x478>)
 8005494:	2200      	movs	r2, #0
 8005496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005498:	f7fe ff40 	bl	800431c <HAL_GetTick>
 800549c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800549e:	e008      	b.n	80054b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054a0:	f7fe ff3c 	bl	800431c <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d901      	bls.n	80054b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e087      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054b2:	4b27      	ldr	r3, [pc, #156]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1f0      	bne.n	80054a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	69da      	ldr	r2, [r3, #28]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	431a      	orrs	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054cc:	019b      	lsls	r3, r3, #6
 80054ce:	431a      	orrs	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d4:	085b      	lsrs	r3, r3, #1
 80054d6:	3b01      	subs	r3, #1
 80054d8:	041b      	lsls	r3, r3, #16
 80054da:	431a      	orrs	r2, r3
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e0:	061b      	lsls	r3, r3, #24
 80054e2:	491b      	ldr	r1, [pc, #108]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054e8:	4b1b      	ldr	r3, [pc, #108]	; (8005558 <HAL_RCC_OscConfig+0x478>)
 80054ea:	2201      	movs	r2, #1
 80054ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ee:	f7fe ff15 	bl	800431c <HAL_GetTick>
 80054f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054f4:	e008      	b.n	8005508 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054f6:	f7fe ff11 	bl	800431c <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	2b02      	cmp	r3, #2
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e05c      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005508:	4b11      	ldr	r3, [pc, #68]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0f0      	beq.n	80054f6 <HAL_RCC_OscConfig+0x416>
 8005514:	e054      	b.n	80055c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005516:	4b10      	ldr	r3, [pc, #64]	; (8005558 <HAL_RCC_OscConfig+0x478>)
 8005518:	2200      	movs	r2, #0
 800551a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800551c:	f7fe fefe 	bl	800431c <HAL_GetTick>
 8005520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005522:	e008      	b.n	8005536 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005524:	f7fe fefa 	bl	800431c <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	2b02      	cmp	r3, #2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e045      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005536:	4b06      	ldr	r3, [pc, #24]	; (8005550 <HAL_RCC_OscConfig+0x470>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1f0      	bne.n	8005524 <HAL_RCC_OscConfig+0x444>
 8005542:	e03d      	b.n	80055c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	699b      	ldr	r3, [r3, #24]
 8005548:	2b01      	cmp	r3, #1
 800554a:	d107      	bne.n	800555c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e038      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
 8005550:	40023800 	.word	0x40023800
 8005554:	40007000 	.word	0x40007000
 8005558:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800555c:	4b1b      	ldr	r3, [pc, #108]	; (80055cc <HAL_RCC_OscConfig+0x4ec>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	2b01      	cmp	r3, #1
 8005568:	d028      	beq.n	80055bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005574:	429a      	cmp	r2, r3
 8005576:	d121      	bne.n	80055bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005582:	429a      	cmp	r2, r3
 8005584:	d11a      	bne.n	80055bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800558c:	4013      	ands	r3, r2
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005592:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005594:	4293      	cmp	r3, r2
 8005596:	d111      	bne.n	80055bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a2:	085b      	lsrs	r3, r3, #1
 80055a4:	3b01      	subs	r3, #1
 80055a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d107      	bne.n	80055bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d001      	beq.n	80055c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e000      	b.n	80055c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3718      	adds	r7, #24
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	40023800 	.word	0x40023800

080055d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b084      	sub	sp, #16
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d101      	bne.n	80055e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e0cc      	b.n	800577e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055e4:	4b68      	ldr	r3, [pc, #416]	; (8005788 <HAL_RCC_ClockConfig+0x1b8>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0307 	and.w	r3, r3, #7
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d90c      	bls.n	800560c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055f2:	4b65      	ldr	r3, [pc, #404]	; (8005788 <HAL_RCC_ClockConfig+0x1b8>)
 80055f4:	683a      	ldr	r2, [r7, #0]
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055fa:	4b63      	ldr	r3, [pc, #396]	; (8005788 <HAL_RCC_ClockConfig+0x1b8>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0307 	and.w	r3, r3, #7
 8005602:	683a      	ldr	r2, [r7, #0]
 8005604:	429a      	cmp	r2, r3
 8005606:	d001      	beq.n	800560c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e0b8      	b.n	800577e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d020      	beq.n	800565a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0304 	and.w	r3, r3, #4
 8005620:	2b00      	cmp	r3, #0
 8005622:	d005      	beq.n	8005630 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005624:	4b59      	ldr	r3, [pc, #356]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	4a58      	ldr	r2, [pc, #352]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 800562a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800562e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0308 	and.w	r3, r3, #8
 8005638:	2b00      	cmp	r3, #0
 800563a:	d005      	beq.n	8005648 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800563c:	4b53      	ldr	r3, [pc, #332]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	4a52      	ldr	r2, [pc, #328]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005646:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005648:	4b50      	ldr	r3, [pc, #320]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	494d      	ldr	r1, [pc, #308]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005656:	4313      	orrs	r3, r2
 8005658:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b00      	cmp	r3, #0
 8005664:	d044      	beq.n	80056f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d107      	bne.n	800567e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800566e:	4b47      	ldr	r3, [pc, #284]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005676:	2b00      	cmp	r3, #0
 8005678:	d119      	bne.n	80056ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e07f      	b.n	800577e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	2b02      	cmp	r3, #2
 8005684:	d003      	beq.n	800568e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800568a:	2b03      	cmp	r3, #3
 800568c:	d107      	bne.n	800569e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800568e:	4b3f      	ldr	r3, [pc, #252]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d109      	bne.n	80056ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e06f      	b.n	800577e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800569e:	4b3b      	ldr	r3, [pc, #236]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 0302 	and.w	r3, r3, #2
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d101      	bne.n	80056ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e067      	b.n	800577e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056ae:	4b37      	ldr	r3, [pc, #220]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	f023 0203 	bic.w	r2, r3, #3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	4934      	ldr	r1, [pc, #208]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056c0:	f7fe fe2c 	bl	800431c <HAL_GetTick>
 80056c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056c6:	e00a      	b.n	80056de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056c8:	f7fe fe28 	bl	800431c <HAL_GetTick>
 80056cc:	4602      	mov	r2, r0
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d901      	bls.n	80056de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	e04f      	b.n	800577e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056de:	4b2b      	ldr	r3, [pc, #172]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f003 020c 	and.w	r2, r3, #12
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d1eb      	bne.n	80056c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056f0:	4b25      	ldr	r3, [pc, #148]	; (8005788 <HAL_RCC_ClockConfig+0x1b8>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0307 	and.w	r3, r3, #7
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d20c      	bcs.n	8005718 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056fe:	4b22      	ldr	r3, [pc, #136]	; (8005788 <HAL_RCC_ClockConfig+0x1b8>)
 8005700:	683a      	ldr	r2, [r7, #0]
 8005702:	b2d2      	uxtb	r2, r2
 8005704:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005706:	4b20      	ldr	r3, [pc, #128]	; (8005788 <HAL_RCC_ClockConfig+0x1b8>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0307 	and.w	r3, r3, #7
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	429a      	cmp	r2, r3
 8005712:	d001      	beq.n	8005718 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	e032      	b.n	800577e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0304 	and.w	r3, r3, #4
 8005720:	2b00      	cmp	r3, #0
 8005722:	d008      	beq.n	8005736 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005724:	4b19      	ldr	r3, [pc, #100]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	4916      	ldr	r1, [pc, #88]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005732:	4313      	orrs	r3, r2
 8005734:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0308 	and.w	r3, r3, #8
 800573e:	2b00      	cmp	r3, #0
 8005740:	d009      	beq.n	8005756 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005742:	4b12      	ldr	r3, [pc, #72]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	00db      	lsls	r3, r3, #3
 8005750:	490e      	ldr	r1, [pc, #56]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 8005752:	4313      	orrs	r3, r2
 8005754:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005756:	f000 f821 	bl	800579c <HAL_RCC_GetSysClockFreq>
 800575a:	4602      	mov	r2, r0
 800575c:	4b0b      	ldr	r3, [pc, #44]	; (800578c <HAL_RCC_ClockConfig+0x1bc>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	091b      	lsrs	r3, r3, #4
 8005762:	f003 030f 	and.w	r3, r3, #15
 8005766:	490a      	ldr	r1, [pc, #40]	; (8005790 <HAL_RCC_ClockConfig+0x1c0>)
 8005768:	5ccb      	ldrb	r3, [r1, r3]
 800576a:	fa22 f303 	lsr.w	r3, r2, r3
 800576e:	4a09      	ldr	r2, [pc, #36]	; (8005794 <HAL_RCC_ClockConfig+0x1c4>)
 8005770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005772:	4b09      	ldr	r3, [pc, #36]	; (8005798 <HAL_RCC_ClockConfig+0x1c8>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f7fe fd8c 	bl	8004294 <HAL_InitTick>

  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	40023c00 	.word	0x40023c00
 800578c:	40023800 	.word	0x40023800
 8005790:	08008e80 	.word	0x08008e80
 8005794:	20000000 	.word	0x20000000
 8005798:	20000004 	.word	0x20000004

0800579c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800579c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057a0:	b090      	sub	sp, #64	; 0x40
 80057a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057a4:	2300      	movs	r3, #0
 80057a6:	637b      	str	r3, [r7, #52]	; 0x34
 80057a8:	2300      	movs	r3, #0
 80057aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057ac:	2300      	movs	r3, #0
 80057ae:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80057b0:	2300      	movs	r3, #0
 80057b2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057b4:	4b59      	ldr	r3, [pc, #356]	; (800591c <HAL_RCC_GetSysClockFreq+0x180>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f003 030c 	and.w	r3, r3, #12
 80057bc:	2b08      	cmp	r3, #8
 80057be:	d00d      	beq.n	80057dc <HAL_RCC_GetSysClockFreq+0x40>
 80057c0:	2b08      	cmp	r3, #8
 80057c2:	f200 80a1 	bhi.w	8005908 <HAL_RCC_GetSysClockFreq+0x16c>
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <HAL_RCC_GetSysClockFreq+0x34>
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d003      	beq.n	80057d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80057ce:	e09b      	b.n	8005908 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057d0:	4b53      	ldr	r3, [pc, #332]	; (8005920 <HAL_RCC_GetSysClockFreq+0x184>)
 80057d2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80057d4:	e09b      	b.n	800590e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057d6:	4b53      	ldr	r3, [pc, #332]	; (8005924 <HAL_RCC_GetSysClockFreq+0x188>)
 80057d8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80057da:	e098      	b.n	800590e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057dc:	4b4f      	ldr	r3, [pc, #316]	; (800591c <HAL_RCC_GetSysClockFreq+0x180>)
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057e4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057e6:	4b4d      	ldr	r3, [pc, #308]	; (800591c <HAL_RCC_GetSysClockFreq+0x180>)
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d028      	beq.n	8005844 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057f2:	4b4a      	ldr	r3, [pc, #296]	; (800591c <HAL_RCC_GetSysClockFreq+0x180>)
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	099b      	lsrs	r3, r3, #6
 80057f8:	2200      	movs	r2, #0
 80057fa:	623b      	str	r3, [r7, #32]
 80057fc:	627a      	str	r2, [r7, #36]	; 0x24
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005804:	2100      	movs	r1, #0
 8005806:	4b47      	ldr	r3, [pc, #284]	; (8005924 <HAL_RCC_GetSysClockFreq+0x188>)
 8005808:	fb03 f201 	mul.w	r2, r3, r1
 800580c:	2300      	movs	r3, #0
 800580e:	fb00 f303 	mul.w	r3, r0, r3
 8005812:	4413      	add	r3, r2
 8005814:	4a43      	ldr	r2, [pc, #268]	; (8005924 <HAL_RCC_GetSysClockFreq+0x188>)
 8005816:	fba0 1202 	umull	r1, r2, r0, r2
 800581a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800581c:	460a      	mov	r2, r1
 800581e:	62ba      	str	r2, [r7, #40]	; 0x28
 8005820:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005822:	4413      	add	r3, r2
 8005824:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005826:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005828:	2200      	movs	r2, #0
 800582a:	61bb      	str	r3, [r7, #24]
 800582c:	61fa      	str	r2, [r7, #28]
 800582e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005832:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005836:	f7fb f99d 	bl	8000b74 <__aeabi_uldivmod>
 800583a:	4602      	mov	r2, r0
 800583c:	460b      	mov	r3, r1
 800583e:	4613      	mov	r3, r2
 8005840:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005842:	e053      	b.n	80058ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005844:	4b35      	ldr	r3, [pc, #212]	; (800591c <HAL_RCC_GetSysClockFreq+0x180>)
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	099b      	lsrs	r3, r3, #6
 800584a:	2200      	movs	r2, #0
 800584c:	613b      	str	r3, [r7, #16]
 800584e:	617a      	str	r2, [r7, #20]
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005856:	f04f 0b00 	mov.w	fp, #0
 800585a:	4652      	mov	r2, sl
 800585c:	465b      	mov	r3, fp
 800585e:	f04f 0000 	mov.w	r0, #0
 8005862:	f04f 0100 	mov.w	r1, #0
 8005866:	0159      	lsls	r1, r3, #5
 8005868:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800586c:	0150      	lsls	r0, r2, #5
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	ebb2 080a 	subs.w	r8, r2, sl
 8005876:	eb63 090b 	sbc.w	r9, r3, fp
 800587a:	f04f 0200 	mov.w	r2, #0
 800587e:	f04f 0300 	mov.w	r3, #0
 8005882:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005886:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800588a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800588e:	ebb2 0408 	subs.w	r4, r2, r8
 8005892:	eb63 0509 	sbc.w	r5, r3, r9
 8005896:	f04f 0200 	mov.w	r2, #0
 800589a:	f04f 0300 	mov.w	r3, #0
 800589e:	00eb      	lsls	r3, r5, #3
 80058a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058a4:	00e2      	lsls	r2, r4, #3
 80058a6:	4614      	mov	r4, r2
 80058a8:	461d      	mov	r5, r3
 80058aa:	eb14 030a 	adds.w	r3, r4, sl
 80058ae:	603b      	str	r3, [r7, #0]
 80058b0:	eb45 030b 	adc.w	r3, r5, fp
 80058b4:	607b      	str	r3, [r7, #4]
 80058b6:	f04f 0200 	mov.w	r2, #0
 80058ba:	f04f 0300 	mov.w	r3, #0
 80058be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058c2:	4629      	mov	r1, r5
 80058c4:	028b      	lsls	r3, r1, #10
 80058c6:	4621      	mov	r1, r4
 80058c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058cc:	4621      	mov	r1, r4
 80058ce:	028a      	lsls	r2, r1, #10
 80058d0:	4610      	mov	r0, r2
 80058d2:	4619      	mov	r1, r3
 80058d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058d6:	2200      	movs	r2, #0
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	60fa      	str	r2, [r7, #12]
 80058dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058e0:	f7fb f948 	bl	8000b74 <__aeabi_uldivmod>
 80058e4:	4602      	mov	r2, r0
 80058e6:	460b      	mov	r3, r1
 80058e8:	4613      	mov	r3, r2
 80058ea:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80058ec:	4b0b      	ldr	r3, [pc, #44]	; (800591c <HAL_RCC_GetSysClockFreq+0x180>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	0c1b      	lsrs	r3, r3, #16
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	3301      	adds	r3, #1
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80058fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005900:	fbb2 f3f3 	udiv	r3, r2, r3
 8005904:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005906:	e002      	b.n	800590e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005908:	4b05      	ldr	r3, [pc, #20]	; (8005920 <HAL_RCC_GetSysClockFreq+0x184>)
 800590a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800590c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800590e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005910:	4618      	mov	r0, r3
 8005912:	3740      	adds	r7, #64	; 0x40
 8005914:	46bd      	mov	sp, r7
 8005916:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800591a:	bf00      	nop
 800591c:	40023800 	.word	0x40023800
 8005920:	00f42400 	.word	0x00f42400
 8005924:	017d7840 	.word	0x017d7840

08005928 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005928:	b480      	push	{r7}
 800592a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800592c:	4b03      	ldr	r3, [pc, #12]	; (800593c <HAL_RCC_GetHCLKFreq+0x14>)
 800592e:	681b      	ldr	r3, [r3, #0]
}
 8005930:	4618      	mov	r0, r3
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr
 800593a:	bf00      	nop
 800593c:	20000000 	.word	0x20000000

08005940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005944:	f7ff fff0 	bl	8005928 <HAL_RCC_GetHCLKFreq>
 8005948:	4602      	mov	r2, r0
 800594a:	4b05      	ldr	r3, [pc, #20]	; (8005960 <HAL_RCC_GetPCLK1Freq+0x20>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	0a9b      	lsrs	r3, r3, #10
 8005950:	f003 0307 	and.w	r3, r3, #7
 8005954:	4903      	ldr	r1, [pc, #12]	; (8005964 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005956:	5ccb      	ldrb	r3, [r1, r3]
 8005958:	fa22 f303 	lsr.w	r3, r2, r3
}
 800595c:	4618      	mov	r0, r3
 800595e:	bd80      	pop	{r7, pc}
 8005960:	40023800 	.word	0x40023800
 8005964:	08008e90 	.word	0x08008e90

08005968 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800596c:	f7ff ffdc 	bl	8005928 <HAL_RCC_GetHCLKFreq>
 8005970:	4602      	mov	r2, r0
 8005972:	4b05      	ldr	r3, [pc, #20]	; (8005988 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	0b5b      	lsrs	r3, r3, #13
 8005978:	f003 0307 	and.w	r3, r3, #7
 800597c:	4903      	ldr	r1, [pc, #12]	; (800598c <HAL_RCC_GetPCLK2Freq+0x24>)
 800597e:	5ccb      	ldrb	r3, [r1, r3]
 8005980:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005984:	4618      	mov	r0, r3
 8005986:	bd80      	pop	{r7, pc}
 8005988:	40023800 	.word	0x40023800
 800598c:	08008e90 	.word	0x08008e90

08005990 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e041      	b.n	8005a26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d106      	bne.n	80059bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7fe f99a 	bl	8003cf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	3304      	adds	r3, #4
 80059cc:	4619      	mov	r1, r3
 80059ce:	4610      	mov	r0, r2
 80059d0:	f000 fd2c 	bl	800642c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b082      	sub	sp, #8
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d101      	bne.n	8005a40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e041      	b.n	8005ac4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d106      	bne.n	8005a5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f839 	bl	8005acc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3304      	adds	r3, #4
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	f000 fcdd 	bl	800642c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3708      	adds	r7, #8
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ad4:	bf00      	nop
 8005ad6:	370c      	adds	r7, #12
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d109      	bne.n	8005b04 <HAL_TIM_PWM_Start+0x24>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	bf14      	ite	ne
 8005afc:	2301      	movne	r3, #1
 8005afe:	2300      	moveq	r3, #0
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	e022      	b.n	8005b4a <HAL_TIM_PWM_Start+0x6a>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	2b04      	cmp	r3, #4
 8005b08:	d109      	bne.n	8005b1e <HAL_TIM_PWM_Start+0x3e>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	bf14      	ite	ne
 8005b16:	2301      	movne	r3, #1
 8005b18:	2300      	moveq	r3, #0
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	e015      	b.n	8005b4a <HAL_TIM_PWM_Start+0x6a>
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d109      	bne.n	8005b38 <HAL_TIM_PWM_Start+0x58>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	bf14      	ite	ne
 8005b30:	2301      	movne	r3, #1
 8005b32:	2300      	moveq	r3, #0
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	e008      	b.n	8005b4a <HAL_TIM_PWM_Start+0x6a>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	bf14      	ite	ne
 8005b44:	2301      	movne	r3, #1
 8005b46:	2300      	moveq	r3, #0
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e068      	b.n	8005c24 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d104      	bne.n	8005b62 <HAL_TIM_PWM_Start+0x82>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b60:	e013      	b.n	8005b8a <HAL_TIM_PWM_Start+0xaa>
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2b04      	cmp	r3, #4
 8005b66:	d104      	bne.n	8005b72 <HAL_TIM_PWM_Start+0x92>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b70:	e00b      	b.n	8005b8a <HAL_TIM_PWM_Start+0xaa>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d104      	bne.n	8005b82 <HAL_TIM_PWM_Start+0xa2>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b80:	e003      	b.n	8005b8a <HAL_TIM_PWM_Start+0xaa>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2202      	movs	r2, #2
 8005b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	6839      	ldr	r1, [r7, #0]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 fefc 	bl	8006990 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a23      	ldr	r2, [pc, #140]	; (8005c2c <HAL_TIM_PWM_Start+0x14c>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d107      	bne.n	8005bb2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005bb0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a1d      	ldr	r2, [pc, #116]	; (8005c2c <HAL_TIM_PWM_Start+0x14c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d018      	beq.n	8005bee <HAL_TIM_PWM_Start+0x10e>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc4:	d013      	beq.n	8005bee <HAL_TIM_PWM_Start+0x10e>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a19      	ldr	r2, [pc, #100]	; (8005c30 <HAL_TIM_PWM_Start+0x150>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d00e      	beq.n	8005bee <HAL_TIM_PWM_Start+0x10e>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a17      	ldr	r2, [pc, #92]	; (8005c34 <HAL_TIM_PWM_Start+0x154>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d009      	beq.n	8005bee <HAL_TIM_PWM_Start+0x10e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a16      	ldr	r2, [pc, #88]	; (8005c38 <HAL_TIM_PWM_Start+0x158>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d004      	beq.n	8005bee <HAL_TIM_PWM_Start+0x10e>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a14      	ldr	r2, [pc, #80]	; (8005c3c <HAL_TIM_PWM_Start+0x15c>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d111      	bne.n	8005c12 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f003 0307 	and.w	r3, r3, #7
 8005bf8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2b06      	cmp	r3, #6
 8005bfe:	d010      	beq.n	8005c22 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f042 0201 	orr.w	r2, r2, #1
 8005c0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c10:	e007      	b.n	8005c22 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f042 0201 	orr.w	r2, r2, #1
 8005c20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	40010000 	.word	0x40010000
 8005c30:	40000400 	.word	0x40000400
 8005c34:	40000800 	.word	0x40000800
 8005c38:	40000c00 	.word	0x40000c00
 8005c3c:	40014000 	.word	0x40014000

08005c40 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b086      	sub	sp, #24
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d101      	bne.n	8005c54 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e097      	b.n	8005d84 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d106      	bne.n	8005c6e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f7fd ff1f 	bl	8003aac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2202      	movs	r2, #2
 8005c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	6812      	ldr	r2, [r2, #0]
 8005c80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c84:	f023 0307 	bic.w	r3, r3, #7
 8005c88:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	3304      	adds	r3, #4
 8005c92:	4619      	mov	r1, r3
 8005c94:	4610      	mov	r0, r2
 8005c96:	f000 fbc9 	bl	800642c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cc2:	f023 0303 	bic.w	r3, r3, #3
 8005cc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	689a      	ldr	r2, [r3, #8]
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	699b      	ldr	r3, [r3, #24]
 8005cd0:	021b      	lsls	r3, r3, #8
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005ce0:	f023 030c 	bic.w	r3, r3, #12
 8005ce4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	68da      	ldr	r2, [r3, #12]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	021b      	lsls	r3, r3, #8
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	011a      	lsls	r2, r3, #4
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	6a1b      	ldr	r3, [r3, #32]
 8005d0e:	031b      	lsls	r3, r3, #12
 8005d10:	4313      	orrs	r3, r2
 8005d12:	693a      	ldr	r2, [r7, #16]
 8005d14:	4313      	orrs	r3, r2
 8005d16:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005d1e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005d26:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	685a      	ldr	r2, [r3, #4]
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	011b      	lsls	r3, r3, #4
 8005d32:	4313      	orrs	r3, r2
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68fa      	ldr	r2, [r7, #12]
 8005d50:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2201      	movs	r2, #1
 8005d76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3718      	adds	r7, #24
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bd80      	pop	{r7, pc}

08005d8c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005da4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005dac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005db4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d110      	bne.n	8005dde <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dbc:	7bfb      	ldrb	r3, [r7, #15]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d102      	bne.n	8005dc8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dc2:	7b7b      	ldrb	r3, [r7, #13]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d001      	beq.n	8005dcc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e089      	b.n	8005ee0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ddc:	e031      	b.n	8005e42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	2b04      	cmp	r3, #4
 8005de2:	d110      	bne.n	8005e06 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005de4:	7bbb      	ldrb	r3, [r7, #14]
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d102      	bne.n	8005df0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dea:	7b3b      	ldrb	r3, [r7, #12]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d001      	beq.n	8005df4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e075      	b.n	8005ee0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2202      	movs	r2, #2
 8005df8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2202      	movs	r2, #2
 8005e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005e04:	e01d      	b.n	8005e42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e06:	7bfb      	ldrb	r3, [r7, #15]
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d108      	bne.n	8005e1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e0c:	7bbb      	ldrb	r3, [r7, #14]
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d105      	bne.n	8005e1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e12:	7b7b      	ldrb	r3, [r7, #13]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d102      	bne.n	8005e1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e18:	7b3b      	ldrb	r3, [r7, #12]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d001      	beq.n	8005e22 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e05e      	b.n	8005ee0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2202      	movs	r2, #2
 8005e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2202      	movs	r2, #2
 8005e36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2202      	movs	r2, #2
 8005e3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	2b04      	cmp	r3, #4
 8005e4c:	d010      	beq.n	8005e70 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005e4e:	e01f      	b.n	8005e90 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2201      	movs	r2, #1
 8005e56:	2100      	movs	r1, #0
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f000 fd99 	bl	8006990 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68da      	ldr	r2, [r3, #12]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0202 	orr.w	r2, r2, #2
 8005e6c:	60da      	str	r2, [r3, #12]
      break;
 8005e6e:	e02e      	b.n	8005ece <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2201      	movs	r2, #1
 8005e76:	2104      	movs	r1, #4
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f000 fd89 	bl	8006990 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68da      	ldr	r2, [r3, #12]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f042 0204 	orr.w	r2, r2, #4
 8005e8c:	60da      	str	r2, [r3, #12]
      break;
 8005e8e:	e01e      	b.n	8005ece <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2201      	movs	r2, #1
 8005e96:	2100      	movs	r1, #0
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f000 fd79 	bl	8006990 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	2104      	movs	r1, #4
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fd72 	bl	8006990 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68da      	ldr	r2, [r3, #12]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0202 	orr.w	r2, r2, #2
 8005eba:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	68da      	ldr	r2, [r3, #12]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f042 0204 	orr.w	r2, r2, #4
 8005eca:	60da      	str	r2, [r3, #12]
      break;
 8005ecc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f042 0201 	orr.w	r2, r2, #1
 8005edc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3710      	adds	r7, #16
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	691b      	ldr	r3, [r3, #16]
 8005efe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d020      	beq.n	8005f4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f003 0302 	and.w	r3, r3, #2
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d01b      	beq.n	8005f4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f06f 0202 	mvn.w	r2, #2
 8005f1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2201      	movs	r2, #1
 8005f22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	699b      	ldr	r3, [r3, #24]
 8005f2a:	f003 0303 	and.w	r3, r3, #3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7fc f980 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 8005f38:	e005      	b.n	8005f46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 fa57 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 fa5e 	bl	8006402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	f003 0304 	and.w	r3, r3, #4
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d020      	beq.n	8005f98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f003 0304 	and.w	r3, r3, #4
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d01b      	beq.n	8005f98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f06f 0204 	mvn.w	r2, #4
 8005f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f7fc f95a 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 8005f84:	e005      	b.n	8005f92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 fa31 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fa38 	bl	8006402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f003 0308 	and.w	r3, r3, #8
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d020      	beq.n	8005fe4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f003 0308 	and.w	r3, r3, #8
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d01b      	beq.n	8005fe4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f06f 0208 	mvn.w	r2, #8
 8005fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2204      	movs	r2, #4
 8005fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	69db      	ldr	r3, [r3, #28]
 8005fc2:	f003 0303 	and.w	r3, r3, #3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d003      	beq.n	8005fd2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7fc f934 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 8005fd0:	e005      	b.n	8005fde <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fa0b 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 fa12 	bl	8006402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	f003 0310 	and.w	r3, r3, #16
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d020      	beq.n	8006030 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f003 0310 	and.w	r3, r3, #16
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d01b      	beq.n	8006030 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f06f 0210 	mvn.w	r2, #16
 8006000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2208      	movs	r2, #8
 8006006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	69db      	ldr	r3, [r3, #28]
 800600e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7fc f90e 	bl	8002238 <HAL_TIM_IC_CaptureCallback>
 800601c:	e005      	b.n	800602a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 f9e5 	bl	80063ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f9ec 	bl	8006402 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00c      	beq.n	8006054 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	2b00      	cmp	r3, #0
 8006042:	d007      	beq.n	8006054 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f06f 0201 	mvn.w	r2, #1
 800604c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 f9c3 	bl	80063da <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00c      	beq.n	8006078 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006064:	2b00      	cmp	r3, #0
 8006066:	d007      	beq.n	8006078 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fd2a 	bl	8006acc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00c      	beq.n	800609c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006088:	2b00      	cmp	r3, #0
 800608a:	d007      	beq.n	800609c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f000 f9bd 	bl	8006416 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f003 0320 	and.w	r3, r3, #32
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00c      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f003 0320 	and.w	r3, r3, #32
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d007      	beq.n	80060c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f06f 0220 	mvn.w	r2, #32
 80060b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 fcfc 	bl	8006ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060c0:	bf00      	nop
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b086      	sub	sp, #24
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060d4:	2300      	movs	r3, #0
 80060d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d101      	bne.n	80060e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060e2:	2302      	movs	r3, #2
 80060e4:	e0ae      	b.n	8006244 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b0c      	cmp	r3, #12
 80060f2:	f200 809f 	bhi.w	8006234 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80060f6:	a201      	add	r2, pc, #4	; (adr r2, 80060fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fc:	08006131 	.word	0x08006131
 8006100:	08006235 	.word	0x08006235
 8006104:	08006235 	.word	0x08006235
 8006108:	08006235 	.word	0x08006235
 800610c:	08006171 	.word	0x08006171
 8006110:	08006235 	.word	0x08006235
 8006114:	08006235 	.word	0x08006235
 8006118:	08006235 	.word	0x08006235
 800611c:	080061b3 	.word	0x080061b3
 8006120:	08006235 	.word	0x08006235
 8006124:	08006235 	.word	0x08006235
 8006128:	08006235 	.word	0x08006235
 800612c:	080061f3 	.word	0x080061f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68b9      	ldr	r1, [r7, #8]
 8006136:	4618      	mov	r0, r3
 8006138:	f000 fa04 	bl	8006544 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699a      	ldr	r2, [r3, #24]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0208 	orr.w	r2, r2, #8
 800614a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	699a      	ldr	r2, [r3, #24]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f022 0204 	bic.w	r2, r2, #4
 800615a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6999      	ldr	r1, [r3, #24]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	691a      	ldr	r2, [r3, #16]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	619a      	str	r2, [r3, #24]
      break;
 800616e:	e064      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68b9      	ldr	r1, [r7, #8]
 8006176:	4618      	mov	r0, r3
 8006178:	f000 fa4a 	bl	8006610 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	699a      	ldr	r2, [r3, #24]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800618a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	699a      	ldr	r2, [r3, #24]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800619a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6999      	ldr	r1, [r3, #24]
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	021a      	lsls	r2, r3, #8
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	619a      	str	r2, [r3, #24]
      break;
 80061b0:	e043      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	4618      	mov	r0, r3
 80061ba:	f000 fa95 	bl	80066e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	69da      	ldr	r2, [r3, #28]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f042 0208 	orr.w	r2, r2, #8
 80061cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69da      	ldr	r2, [r3, #28]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0204 	bic.w	r2, r2, #4
 80061dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69d9      	ldr	r1, [r3, #28]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	691a      	ldr	r2, [r3, #16]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	61da      	str	r2, [r3, #28]
      break;
 80061f0:	e023      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68b9      	ldr	r1, [r7, #8]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 fadf 	bl	80067bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69da      	ldr	r2, [r3, #28]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800620c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	69da      	ldr	r2, [r3, #28]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800621c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	69d9      	ldr	r1, [r3, #28]
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	691b      	ldr	r3, [r3, #16]
 8006228:	021a      	lsls	r2, r3, #8
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	61da      	str	r2, [r3, #28]
      break;
 8006232:	e002      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	75fb      	strb	r3, [r7, #23]
      break;
 8006238:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006242:	7dfb      	ldrb	r3, [r7, #23]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3718      	adds	r7, #24
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_TIM_ConfigClockSource+0x1c>
 8006264:	2302      	movs	r3, #2
 8006266:	e0b4      	b.n	80063d2 <HAL_TIM_ConfigClockSource+0x186>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006286:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800628e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062a0:	d03e      	beq.n	8006320 <HAL_TIM_ConfigClockSource+0xd4>
 80062a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062a6:	f200 8087 	bhi.w	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062ae:	f000 8086 	beq.w	80063be <HAL_TIM_ConfigClockSource+0x172>
 80062b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062b6:	d87f      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062b8:	2b70      	cmp	r3, #112	; 0x70
 80062ba:	d01a      	beq.n	80062f2 <HAL_TIM_ConfigClockSource+0xa6>
 80062bc:	2b70      	cmp	r3, #112	; 0x70
 80062be:	d87b      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062c0:	2b60      	cmp	r3, #96	; 0x60
 80062c2:	d050      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0x11a>
 80062c4:	2b60      	cmp	r3, #96	; 0x60
 80062c6:	d877      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062c8:	2b50      	cmp	r3, #80	; 0x50
 80062ca:	d03c      	beq.n	8006346 <HAL_TIM_ConfigClockSource+0xfa>
 80062cc:	2b50      	cmp	r3, #80	; 0x50
 80062ce:	d873      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062d0:	2b40      	cmp	r3, #64	; 0x40
 80062d2:	d058      	beq.n	8006386 <HAL_TIM_ConfigClockSource+0x13a>
 80062d4:	2b40      	cmp	r3, #64	; 0x40
 80062d6:	d86f      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062d8:	2b30      	cmp	r3, #48	; 0x30
 80062da:	d064      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062dc:	2b30      	cmp	r3, #48	; 0x30
 80062de:	d86b      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062e0:	2b20      	cmp	r3, #32
 80062e2:	d060      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	d867      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d05c      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062ec:	2b10      	cmp	r3, #16
 80062ee:	d05a      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062f0:	e062      	b.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006302:	f000 fb25 	bl	8006950 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006314:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	609a      	str	r2, [r3, #8]
      break;
 800631e:	e04f      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006330:	f000 fb0e 	bl	8006950 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689a      	ldr	r2, [r3, #8]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006342:	609a      	str	r2, [r3, #8]
      break;
 8006344:	e03c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006352:	461a      	mov	r2, r3
 8006354:	f000 fa82 	bl	800685c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2150      	movs	r1, #80	; 0x50
 800635e:	4618      	mov	r0, r3
 8006360:	f000 fadb 	bl	800691a <TIM_ITRx_SetConfig>
      break;
 8006364:	e02c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006372:	461a      	mov	r2, r3
 8006374:	f000 faa1 	bl	80068ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2160      	movs	r1, #96	; 0x60
 800637e:	4618      	mov	r0, r3
 8006380:	f000 facb 	bl	800691a <TIM_ITRx_SetConfig>
      break;
 8006384:	e01c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006392:	461a      	mov	r2, r3
 8006394:	f000 fa62 	bl	800685c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2140      	movs	r1, #64	; 0x40
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 fabb 	bl	800691a <TIM_ITRx_SetConfig>
      break;
 80063a4:	e00c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4619      	mov	r1, r3
 80063b0:	4610      	mov	r0, r2
 80063b2:	f000 fab2 	bl	800691a <TIM_ITRx_SetConfig>
      break;
 80063b6:	e003      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	73fb      	strb	r3, [r7, #15]
      break;
 80063bc:	e000      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80063be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}

080063da <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063da:	b480      	push	{r7}
 80063dc:	b083      	sub	sp, #12
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80063e2:	bf00      	nop
 80063e4:	370c      	adds	r7, #12
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b083      	sub	sp, #12
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063f6:	bf00      	nop
 80063f8:	370c      	adds	r7, #12
 80063fa:	46bd      	mov	sp, r7
 80063fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006400:	4770      	bx	lr

08006402 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006402:	b480      	push	{r7}
 8006404:	b083      	sub	sp, #12
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800640a:	bf00      	nop
 800640c:	370c      	adds	r7, #12
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800641e:	bf00      	nop
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr
	...

0800642c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800642c:	b480      	push	{r7}
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4a3a      	ldr	r2, [pc, #232]	; (8006528 <TIM_Base_SetConfig+0xfc>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d00f      	beq.n	8006464 <TIM_Base_SetConfig+0x38>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800644a:	d00b      	beq.n	8006464 <TIM_Base_SetConfig+0x38>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	4a37      	ldr	r2, [pc, #220]	; (800652c <TIM_Base_SetConfig+0x100>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d007      	beq.n	8006464 <TIM_Base_SetConfig+0x38>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	4a36      	ldr	r2, [pc, #216]	; (8006530 <TIM_Base_SetConfig+0x104>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d003      	beq.n	8006464 <TIM_Base_SetConfig+0x38>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a35      	ldr	r2, [pc, #212]	; (8006534 <TIM_Base_SetConfig+0x108>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d108      	bne.n	8006476 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800646a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	68fa      	ldr	r2, [r7, #12]
 8006472:	4313      	orrs	r3, r2
 8006474:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	4a2b      	ldr	r2, [pc, #172]	; (8006528 <TIM_Base_SetConfig+0xfc>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d01b      	beq.n	80064b6 <TIM_Base_SetConfig+0x8a>
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006484:	d017      	beq.n	80064b6 <TIM_Base_SetConfig+0x8a>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a28      	ldr	r2, [pc, #160]	; (800652c <TIM_Base_SetConfig+0x100>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d013      	beq.n	80064b6 <TIM_Base_SetConfig+0x8a>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a27      	ldr	r2, [pc, #156]	; (8006530 <TIM_Base_SetConfig+0x104>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d00f      	beq.n	80064b6 <TIM_Base_SetConfig+0x8a>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a26      	ldr	r2, [pc, #152]	; (8006534 <TIM_Base_SetConfig+0x108>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d00b      	beq.n	80064b6 <TIM_Base_SetConfig+0x8a>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a25      	ldr	r2, [pc, #148]	; (8006538 <TIM_Base_SetConfig+0x10c>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d007      	beq.n	80064b6 <TIM_Base_SetConfig+0x8a>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a24      	ldr	r2, [pc, #144]	; (800653c <TIM_Base_SetConfig+0x110>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d003      	beq.n	80064b6 <TIM_Base_SetConfig+0x8a>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a23      	ldr	r2, [pc, #140]	; (8006540 <TIM_Base_SetConfig+0x114>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d108      	bne.n	80064c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	68fa      	ldr	r2, [r7, #12]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	4313      	orrs	r3, r2
 80064d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	689a      	ldr	r2, [r3, #8]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a0e      	ldr	r2, [pc, #56]	; (8006528 <TIM_Base_SetConfig+0xfc>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d103      	bne.n	80064fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	691a      	ldr	r2, [r3, #16]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f003 0301 	and.w	r3, r3, #1
 800650a:	2b01      	cmp	r3, #1
 800650c:	d105      	bne.n	800651a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	f023 0201 	bic.w	r2, r3, #1
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	611a      	str	r2, [r3, #16]
  }
}
 800651a:	bf00      	nop
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr
 8006526:	bf00      	nop
 8006528:	40010000 	.word	0x40010000
 800652c:	40000400 	.word	0x40000400
 8006530:	40000800 	.word	0x40000800
 8006534:	40000c00 	.word	0x40000c00
 8006538:	40014000 	.word	0x40014000
 800653c:	40014400 	.word	0x40014400
 8006540:	40014800 	.word	0x40014800

08006544 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006544:	b480      	push	{r7}
 8006546:	b087      	sub	sp, #28
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
 800654c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a1b      	ldr	r3, [r3, #32]
 8006552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	f023 0201 	bic.w	r2, r3, #1
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f023 0303 	bic.w	r3, r3, #3
 800657a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	68fa      	ldr	r2, [r7, #12]
 8006582:	4313      	orrs	r3, r2
 8006584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	f023 0302 	bic.w	r3, r3, #2
 800658c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	4313      	orrs	r3, r2
 8006596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a1c      	ldr	r2, [pc, #112]	; (800660c <TIM_OC1_SetConfig+0xc8>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d10c      	bne.n	80065ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	f023 0308 	bic.w	r3, r3, #8
 80065a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f023 0304 	bic.w	r3, r3, #4
 80065b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a13      	ldr	r2, [pc, #76]	; (800660c <TIM_OC1_SetConfig+0xc8>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d111      	bne.n	80065e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	693a      	ldr	r2, [r7, #16]
 80065d8:	4313      	orrs	r3, r2
 80065da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	693a      	ldr	r2, [r7, #16]
 80065e2:	4313      	orrs	r3, r2
 80065e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	685a      	ldr	r2, [r3, #4]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	697a      	ldr	r2, [r7, #20]
 80065fe:	621a      	str	r2, [r3, #32]
}
 8006600:	bf00      	nop
 8006602:	371c      	adds	r7, #28
 8006604:	46bd      	mov	sp, r7
 8006606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660a:	4770      	bx	lr
 800660c:	40010000 	.word	0x40010000

08006610 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006610:	b480      	push	{r7}
 8006612:	b087      	sub	sp, #28
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6a1b      	ldr	r3, [r3, #32]
 800661e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a1b      	ldr	r3, [r3, #32]
 8006624:	f023 0210 	bic.w	r2, r3, #16
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800663e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006646:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	021b      	lsls	r3, r3, #8
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	4313      	orrs	r3, r2
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f023 0320 	bic.w	r3, r3, #32
 800665a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	011b      	lsls	r3, r3, #4
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a1e      	ldr	r2, [pc, #120]	; (80066e4 <TIM_OC2_SetConfig+0xd4>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d10d      	bne.n	800668c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4313      	orrs	r3, r2
 8006682:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800668a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a15      	ldr	r2, [pc, #84]	; (80066e4 <TIM_OC2_SetConfig+0xd4>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d113      	bne.n	80066bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800669a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80066a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	693a      	ldr	r2, [r7, #16]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	693a      	ldr	r2, [r7, #16]
 80066c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	685a      	ldr	r2, [r3, #4]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	697a      	ldr	r2, [r7, #20]
 80066d4:	621a      	str	r2, [r3, #32]
}
 80066d6:	bf00      	nop
 80066d8:	371c      	adds	r7, #28
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
 80066e2:	bf00      	nop
 80066e4:	40010000 	.word	0x40010000

080066e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	69db      	ldr	r3, [r3, #28]
 800670e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006716:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f023 0303 	bic.w	r3, r3, #3
 800671e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68fa      	ldr	r2, [r7, #12]
 8006726:	4313      	orrs	r3, r2
 8006728:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006730:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	021b      	lsls	r3, r3, #8
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	4313      	orrs	r3, r2
 800673c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	4a1d      	ldr	r2, [pc, #116]	; (80067b8 <TIM_OC3_SetConfig+0xd0>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d10d      	bne.n	8006762 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800674c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	021b      	lsls	r3, r3, #8
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	4313      	orrs	r3, r2
 8006758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006760:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a14      	ldr	r2, [pc, #80]	; (80067b8 <TIM_OC3_SetConfig+0xd0>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d113      	bne.n	8006792 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	011b      	lsls	r3, r3, #4
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	4313      	orrs	r3, r2
 8006784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	011b      	lsls	r3, r3, #4
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	4313      	orrs	r3, r2
 8006790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	685a      	ldr	r2, [r3, #4]
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	697a      	ldr	r2, [r7, #20]
 80067aa:	621a      	str	r2, [r3, #32]
}
 80067ac:	bf00      	nop
 80067ae:	371c      	adds	r7, #28
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	40010000 	.word	0x40010000

080067bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067bc:	b480      	push	{r7}
 80067be:	b087      	sub	sp, #28
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	021b      	lsls	r3, r3, #8
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	031b      	lsls	r3, r3, #12
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a10      	ldr	r2, [pc, #64]	; (8006858 <TIM_OC4_SetConfig+0x9c>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d109      	bne.n	8006830 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006822:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	695b      	ldr	r3, [r3, #20]
 8006828:	019b      	lsls	r3, r3, #6
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	4313      	orrs	r3, r2
 800682e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	685a      	ldr	r2, [r3, #4]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	621a      	str	r2, [r3, #32]
}
 800684a:	bf00      	nop
 800684c:	371c      	adds	r7, #28
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop
 8006858:	40010000 	.word	0x40010000

0800685c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800685c:	b480      	push	{r7}
 800685e:	b087      	sub	sp, #28
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	f023 0201 	bic.w	r2, r3, #1
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	699b      	ldr	r3, [r3, #24]
 800687e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006886:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	011b      	lsls	r3, r3, #4
 800688c:	693a      	ldr	r2, [r7, #16]
 800688e:	4313      	orrs	r3, r2
 8006890:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	f023 030a 	bic.w	r3, r3, #10
 8006898:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800689a:	697a      	ldr	r2, [r7, #20]
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	4313      	orrs	r3, r2
 80068a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	621a      	str	r2, [r3, #32]
}
 80068ae:	bf00      	nop
 80068b0:	371c      	adds	r7, #28
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068ba:	b480      	push	{r7}
 80068bc:	b087      	sub	sp, #28
 80068be:	af00      	add	r7, sp, #0
 80068c0:	60f8      	str	r0, [r7, #12]
 80068c2:	60b9      	str	r1, [r7, #8]
 80068c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	f023 0210 	bic.w	r2, r3, #16
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	031b      	lsls	r3, r3, #12
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80068f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	011b      	lsls	r3, r3, #4
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	697a      	ldr	r2, [r7, #20]
 800690c:	621a      	str	r2, [r3, #32]
}
 800690e:	bf00      	nop
 8006910:	371c      	adds	r7, #28
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr

0800691a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800691a:	b480      	push	{r7}
 800691c:	b085      	sub	sp, #20
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
 8006922:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006930:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006932:	683a      	ldr	r2, [r7, #0]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	4313      	orrs	r3, r2
 8006938:	f043 0307 	orr.w	r3, r3, #7
 800693c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	68fa      	ldr	r2, [r7, #12]
 8006942:	609a      	str	r2, [r3, #8]
}
 8006944:	bf00      	nop
 8006946:	3714      	adds	r7, #20
 8006948:	46bd      	mov	sp, r7
 800694a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694e:	4770      	bx	lr

08006950 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006950:	b480      	push	{r7}
 8006952:	b087      	sub	sp, #28
 8006954:	af00      	add	r7, sp, #0
 8006956:	60f8      	str	r0, [r7, #12]
 8006958:	60b9      	str	r1, [r7, #8]
 800695a:	607a      	str	r2, [r7, #4]
 800695c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800696a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	021a      	lsls	r2, r3, #8
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	431a      	orrs	r2, r3
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	4313      	orrs	r3, r2
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	4313      	orrs	r3, r2
 800697c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	609a      	str	r2, [r3, #8]
}
 8006984:	bf00      	nop
 8006986:	371c      	adds	r7, #28
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	f003 031f 	and.w	r3, r3, #31
 80069a2:	2201      	movs	r2, #1
 80069a4:	fa02 f303 	lsl.w	r3, r2, r3
 80069a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6a1a      	ldr	r2, [r3, #32]
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	43db      	mvns	r3, r3
 80069b2:	401a      	ands	r2, r3
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6a1a      	ldr	r2, [r3, #32]
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	f003 031f 	and.w	r3, r3, #31
 80069c2:	6879      	ldr	r1, [r7, #4]
 80069c4:	fa01 f303 	lsl.w	r3, r1, r3
 80069c8:	431a      	orrs	r2, r3
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	621a      	str	r2, [r3, #32]
}
 80069ce:	bf00      	nop
 80069d0:	371c      	adds	r7, #28
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
	...

080069dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069dc:	b480      	push	{r7}
 80069de:	b085      	sub	sp, #20
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d101      	bne.n	80069f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069f0:	2302      	movs	r3, #2
 80069f2:	e050      	b.n	8006a96 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2202      	movs	r2, #2
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68fa      	ldr	r2, [r7, #12]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68fa      	ldr	r2, [r7, #12]
 8006a2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a1c      	ldr	r2, [pc, #112]	; (8006aa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d018      	beq.n	8006a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a40:	d013      	beq.n	8006a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4a18      	ldr	r2, [pc, #96]	; (8006aa8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d00e      	beq.n	8006a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a16      	ldr	r2, [pc, #88]	; (8006aac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d009      	beq.n	8006a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a15      	ldr	r2, [pc, #84]	; (8006ab0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d004      	beq.n	8006a6a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a13      	ldr	r2, [pc, #76]	; (8006ab4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d10c      	bne.n	8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3714      	adds	r7, #20
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	40010000 	.word	0x40010000
 8006aa8:	40000400 	.word	0x40000400
 8006aac:	40000800 	.word	0x40000800
 8006ab0:	40000c00 	.word	0x40000c00
 8006ab4:	40014000 	.word	0x40014000

08006ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ac0:	bf00      	nop
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ad4:	bf00      	nop
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e042      	b.n	8006b78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d106      	bne.n	8006b0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7fd fa24 	bl	8003f54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2224      	movs	r2, #36	; 0x24
 8006b10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68da      	ldr	r2, [r3, #12]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fe6b 	bl	8007800 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	691a      	ldr	r2, [r3, #16]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006b38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	695a      	ldr	r2, [r3, #20]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68da      	ldr	r2, [r3, #12]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2220      	movs	r2, #32
 8006b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2220      	movs	r2, #32
 8006b6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d112      	bne.n	8006bc0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d002      	beq.n	8006ba6 <HAL_UART_Receive_DMA+0x26>
 8006ba0:	88fb      	ldrh	r3, [r7, #6]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e00b      	b.n	8006bc2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006bb0:	88fb      	ldrh	r3, [r7, #6]
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	68b9      	ldr	r1, [r7, #8]
 8006bb6:	68f8      	ldr	r0, [r7, #12]
 8006bb8:	f000 fbc2 	bl	8007340 <UART_Start_Receive_DMA>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	e000      	b.n	8006bc2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006bc0:	2302      	movs	r3, #2
  }
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
	...

08006bcc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b0ba      	sub	sp, #232	; 0xe8
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68db      	ldr	r3, [r3, #12]
 8006be4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006bfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c02:	f003 030f 	and.w	r3, r3, #15
 8006c06:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006c0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d10f      	bne.n	8006c32 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c16:	f003 0320 	and.w	r3, r3, #32
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d009      	beq.n	8006c32 <HAL_UART_IRQHandler+0x66>
 8006c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c22:	f003 0320 	and.w	r3, r3, #32
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d003      	beq.n	8006c32 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fd29 	bl	8007682 <UART_Receive_IT>
      return;
 8006c30:	e25b      	b.n	80070ea <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006c32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 80de 	beq.w	8006df8 <HAL_UART_IRQHandler+0x22c>
 8006c3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d106      	bne.n	8006c56 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c4c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	f000 80d1 	beq.w	8006df8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00b      	beq.n	8006c7a <HAL_UART_IRQHandler+0xae>
 8006c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d005      	beq.n	8006c7a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c72:	f043 0201 	orr.w	r2, r3, #1
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c7e:	f003 0304 	and.w	r3, r3, #4
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00b      	beq.n	8006c9e <HAL_UART_IRQHandler+0xd2>
 8006c86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006c8a:	f003 0301 	and.w	r3, r3, #1
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d005      	beq.n	8006c9e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c96:	f043 0202 	orr.w	r2, r3, #2
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ca2:	f003 0302 	and.w	r3, r3, #2
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00b      	beq.n	8006cc2 <HAL_UART_IRQHandler+0xf6>
 8006caa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d005      	beq.n	8006cc2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cba:	f043 0204 	orr.w	r2, r3, #4
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cc6:	f003 0308 	and.w	r3, r3, #8
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d011      	beq.n	8006cf2 <HAL_UART_IRQHandler+0x126>
 8006cce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cd2:	f003 0320 	and.w	r3, r3, #32
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d105      	bne.n	8006ce6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006cda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006cde:	f003 0301 	and.w	r3, r3, #1
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d005      	beq.n	8006cf2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cea:	f043 0208 	orr.w	r2, r3, #8
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	f000 81f2 	beq.w	80070e0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006cfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d00:	f003 0320 	and.w	r3, r3, #32
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d008      	beq.n	8006d1a <HAL_UART_IRQHandler+0x14e>
 8006d08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d0c:	f003 0320 	and.w	r3, r3, #32
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d002      	beq.n	8006d1a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 fcb4 	bl	8007682 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	695b      	ldr	r3, [r3, #20]
 8006d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d24:	2b40      	cmp	r3, #64	; 0x40
 8006d26:	bf0c      	ite	eq
 8006d28:	2301      	moveq	r3, #1
 8006d2a:	2300      	movne	r3, #0
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d36:	f003 0308 	and.w	r3, r3, #8
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d103      	bne.n	8006d46 <HAL_UART_IRQHandler+0x17a>
 8006d3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d04f      	beq.n	8006de6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 fbbc 	bl	80074c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d56:	2b40      	cmp	r3, #64	; 0x40
 8006d58:	d141      	bne.n	8006dde <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	3314      	adds	r3, #20
 8006d60:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006d68:	e853 3f00 	ldrex	r3, [r3]
 8006d6c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006d70:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	3314      	adds	r3, #20
 8006d82:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006d86:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006d8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006d92:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006d96:	e841 2300 	strex	r3, r2, [r1]
 8006d9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006d9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1d9      	bne.n	8006d5a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d013      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db2:	4a7e      	ldr	r2, [pc, #504]	; (8006fac <HAL_UART_IRQHandler+0x3e0>)
 8006db4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7fd fd66 	bl	800488c <HAL_DMA_Abort_IT>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d016      	beq.n	8006df4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dd4:	e00e      	b.n	8006df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 f99e 	bl	8007118 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ddc:	e00a      	b.n	8006df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 f99a 	bl	8007118 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006de4:	e006      	b.n	8006df4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 f996 	bl	8007118 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006df2:	e175      	b.n	80070e0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006df4:	bf00      	nop
    return;
 8006df6:	e173      	b.n	80070e0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	f040 814f 	bne.w	80070a0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006e02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e06:	f003 0310 	and.w	r3, r3, #16
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 8148 	beq.w	80070a0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e14:	f003 0310 	and.w	r3, r3, #16
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 8141 	beq.w	80070a0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e1e:	2300      	movs	r3, #0
 8006e20:	60bb      	str	r3, [r7, #8]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	60bb      	str	r3, [r7, #8]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	60bb      	str	r3, [r7, #8]
 8006e32:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	695b      	ldr	r3, [r3, #20]
 8006e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e3e:	2b40      	cmp	r3, #64	; 0x40
 8006e40:	f040 80b6 	bne.w	8006fb0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e50:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f000 8145 	beq.w	80070e4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e62:	429a      	cmp	r2, r3
 8006e64:	f080 813e 	bcs.w	80070e4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006e6e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e74:	69db      	ldr	r3, [r3, #28]
 8006e76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e7a:	f000 8088 	beq.w	8006f8e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	330c      	adds	r3, #12
 8006e84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006e8c:	e853 3f00 	ldrex	r3, [r3]
 8006e90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006e94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006e98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	330c      	adds	r3, #12
 8006ea6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006eaa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006eae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006eb6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006eba:	e841 2300 	strex	r3, r2, [r1]
 8006ebe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006ec2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1d9      	bne.n	8006e7e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	3314      	adds	r3, #20
 8006ed0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ed4:	e853 3f00 	ldrex	r3, [r3]
 8006ed8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006eda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006edc:	f023 0301 	bic.w	r3, r3, #1
 8006ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	3314      	adds	r3, #20
 8006eea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006eee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006ef2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006ef6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006efa:	e841 2300 	strex	r3, r2, [r1]
 8006efe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006f00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1e1      	bne.n	8006eca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	3314      	adds	r3, #20
 8006f0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f10:	e853 3f00 	ldrex	r3, [r3]
 8006f14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006f16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	3314      	adds	r3, #20
 8006f26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006f2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006f2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006f30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006f32:	e841 2300 	strex	r3, r2, [r1]
 8006f36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006f38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1e3      	bne.n	8006f06 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2220      	movs	r2, #32
 8006f42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	330c      	adds	r3, #12
 8006f52:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f56:	e853 3f00 	ldrex	r3, [r3]
 8006f5a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f5e:	f023 0310 	bic.w	r3, r3, #16
 8006f62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	330c      	adds	r3, #12
 8006f6c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006f70:	65ba      	str	r2, [r7, #88]	; 0x58
 8006f72:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f74:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006f76:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006f78:	e841 2300 	strex	r3, r2, [r1]
 8006f7c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006f7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d1e3      	bne.n	8006f4c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7fd fc0f 	bl	80047ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2202      	movs	r2, #2
 8006f92:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	b29b      	uxth	r3, r3
 8006fa2:	4619      	mov	r1, r3
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 f8c1 	bl	800712c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006faa:	e09b      	b.n	80070e4 <HAL_UART_IRQHandler+0x518>
 8006fac:	0800758b 	.word	0x0800758b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	1ad3      	subs	r3, r2, r3
 8006fbc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	f000 808e 	beq.w	80070e8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006fcc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f000 8089 	beq.w	80070e8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	330c      	adds	r3, #12
 8006fdc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fe0:	e853 3f00 	ldrex	r3, [r3]
 8006fe4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006fe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fe8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	330c      	adds	r3, #12
 8006ff6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006ffa:	647a      	str	r2, [r7, #68]	; 0x44
 8006ffc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffe:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007000:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007002:	e841 2300 	strex	r3, r2, [r1]
 8007006:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1e3      	bne.n	8006fd6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	3314      	adds	r3, #20
 8007014:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007018:	e853 3f00 	ldrex	r3, [r3]
 800701c:	623b      	str	r3, [r7, #32]
   return(result);
 800701e:	6a3b      	ldr	r3, [r7, #32]
 8007020:	f023 0301 	bic.w	r3, r3, #1
 8007024:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	3314      	adds	r3, #20
 800702e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007032:	633a      	str	r2, [r7, #48]	; 0x30
 8007034:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007036:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007038:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800703a:	e841 2300 	strex	r3, r2, [r1]
 800703e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007042:	2b00      	cmp	r3, #0
 8007044:	d1e3      	bne.n	800700e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2220      	movs	r2, #32
 800704a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	330c      	adds	r3, #12
 800705a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	e853 3f00 	ldrex	r3, [r3]
 8007062:	60fb      	str	r3, [r7, #12]
   return(result);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 0310 	bic.w	r3, r3, #16
 800706a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	330c      	adds	r3, #12
 8007074:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007078:	61fa      	str	r2, [r7, #28]
 800707a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800707c:	69b9      	ldr	r1, [r7, #24]
 800707e:	69fa      	ldr	r2, [r7, #28]
 8007080:	e841 2300 	strex	r3, r2, [r1]
 8007084:	617b      	str	r3, [r7, #20]
   return(result);
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d1e3      	bne.n	8007054 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2202      	movs	r2, #2
 8007090:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007092:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007096:	4619      	mov	r1, r3
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	f000 f847 	bl	800712c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800709e:	e023      	b.n	80070e8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80070a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d009      	beq.n	80070c0 <HAL_UART_IRQHandler+0x4f4>
 80070ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d003      	beq.n	80070c0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 fa7a 	bl	80075b2 <UART_Transmit_IT>
    return;
 80070be:	e014      	b.n	80070ea <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80070c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00e      	beq.n	80070ea <HAL_UART_IRQHandler+0x51e>
 80070cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d008      	beq.n	80070ea <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 faba 	bl	8007652 <UART_EndTransmit_IT>
    return;
 80070de:	e004      	b.n	80070ea <HAL_UART_IRQHandler+0x51e>
    return;
 80070e0:	bf00      	nop
 80070e2:	e002      	b.n	80070ea <HAL_UART_IRQHandler+0x51e>
      return;
 80070e4:	bf00      	nop
 80070e6:	e000      	b.n	80070ea <HAL_UART_IRQHandler+0x51e>
      return;
 80070e8:	bf00      	nop
  }
}
 80070ea:	37e8      	adds	r7, #232	; 0xe8
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b083      	sub	sp, #12
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070f8:	bf00      	nop
 80070fa:	370c      	adds	r7, #12
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr

08007104 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800710c:	bf00      	nop
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr

08007118 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007118:	b480      	push	{r7}
 800711a:	b083      	sub	sp, #12
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007120:	bf00      	nop
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	460b      	mov	r3, r1
 8007136:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b09c      	sub	sp, #112	; 0x70
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007150:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800715c:	2b00      	cmp	r3, #0
 800715e:	d172      	bne.n	8007246 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007160:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007162:	2200      	movs	r2, #0
 8007164:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	330c      	adds	r3, #12
 800716c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007176:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007178:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800717c:	66bb      	str	r3, [r7, #104]	; 0x68
 800717e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	330c      	adds	r3, #12
 8007184:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007186:	65ba      	str	r2, [r7, #88]	; 0x58
 8007188:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800718c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800718e:	e841 2300 	strex	r3, r2, [r1]
 8007192:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007194:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1e5      	bne.n	8007166 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800719a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	3314      	adds	r3, #20
 80071a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071a4:	e853 3f00 	ldrex	r3, [r3]
 80071a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80071aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071ac:	f023 0301 	bic.w	r3, r3, #1
 80071b0:	667b      	str	r3, [r7, #100]	; 0x64
 80071b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	3314      	adds	r3, #20
 80071b8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80071ba:	647a      	str	r2, [r7, #68]	; 0x44
 80071bc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071be:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80071c0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071c2:	e841 2300 	strex	r3, r2, [r1]
 80071c6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80071c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d1e5      	bne.n	800719a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	3314      	adds	r3, #20
 80071d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d8:	e853 3f00 	ldrex	r3, [r3]
 80071dc:	623b      	str	r3, [r7, #32]
   return(result);
 80071de:	6a3b      	ldr	r3, [r7, #32]
 80071e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071e4:	663b      	str	r3, [r7, #96]	; 0x60
 80071e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	3314      	adds	r3, #20
 80071ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80071ee:	633a      	str	r2, [r7, #48]	; 0x30
 80071f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80071f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80071f6:	e841 2300 	strex	r3, r2, [r1]
 80071fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80071fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d1e5      	bne.n	80071ce <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007202:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007204:	2220      	movs	r2, #32
 8007206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800720a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800720c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800720e:	2b01      	cmp	r3, #1
 8007210:	d119      	bne.n	8007246 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007212:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	330c      	adds	r3, #12
 8007218:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	e853 3f00 	ldrex	r3, [r3]
 8007220:	60fb      	str	r3, [r7, #12]
   return(result);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f023 0310 	bic.w	r3, r3, #16
 8007228:	65fb      	str	r3, [r7, #92]	; 0x5c
 800722a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	330c      	adds	r3, #12
 8007230:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007232:	61fa      	str	r2, [r7, #28]
 8007234:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007236:	69b9      	ldr	r1, [r7, #24]
 8007238:	69fa      	ldr	r2, [r7, #28]
 800723a:	e841 2300 	strex	r3, r2, [r1]
 800723e:	617b      	str	r3, [r7, #20]
   return(result);
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1e5      	bne.n	8007212 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007248:	2200      	movs	r2, #0
 800724a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800724c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800724e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007250:	2b01      	cmp	r3, #1
 8007252:	d106      	bne.n	8007262 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007254:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007256:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007258:	4619      	mov	r1, r3
 800725a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800725c:	f7ff ff66 	bl	800712c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007260:	e002      	b.n	8007268 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007262:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007264:	f7fb fa62 	bl	800272c <HAL_UART_RxCpltCallback>
}
 8007268:	bf00      	nop
 800726a:	3770      	adds	r7, #112	; 0x70
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800727c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2201      	movs	r2, #1
 8007282:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007288:	2b01      	cmp	r3, #1
 800728a:	d108      	bne.n	800729e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007290:	085b      	lsrs	r3, r3, #1
 8007292:	b29b      	uxth	r3, r3
 8007294:	4619      	mov	r1, r3
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f7ff ff48 	bl	800712c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800729c:	e002      	b.n	80072a4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800729e:	68f8      	ldr	r0, [r7, #12]
 80072a0:	f7ff ff30 	bl	8007104 <HAL_UART_RxHalfCpltCallback>
}
 80072a4:	bf00      	nop
 80072a6:	3710      	adds	r7, #16
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072bc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072c8:	2b80      	cmp	r3, #128	; 0x80
 80072ca:	bf0c      	ite	eq
 80072cc:	2301      	moveq	r3, #1
 80072ce:	2300      	movne	r3, #0
 80072d0:	b2db      	uxtb	r3, r3
 80072d2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80072da:	b2db      	uxtb	r3, r3
 80072dc:	2b21      	cmp	r3, #33	; 0x21
 80072de:	d108      	bne.n	80072f2 <UART_DMAError+0x46>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d005      	beq.n	80072f2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	2200      	movs	r2, #0
 80072ea:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80072ec:	68b8      	ldr	r0, [r7, #8]
 80072ee:	f000 f8c1 	bl	8007474 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	695b      	ldr	r3, [r3, #20]
 80072f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072fc:	2b40      	cmp	r3, #64	; 0x40
 80072fe:	bf0c      	ite	eq
 8007300:	2301      	moveq	r3, #1
 8007302:	2300      	movne	r3, #0
 8007304:	b2db      	uxtb	r3, r3
 8007306:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800730e:	b2db      	uxtb	r3, r3
 8007310:	2b22      	cmp	r3, #34	; 0x22
 8007312:	d108      	bne.n	8007326 <UART_DMAError+0x7a>
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d005      	beq.n	8007326 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2200      	movs	r2, #0
 800731e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007320:	68b8      	ldr	r0, [r7, #8]
 8007322:	f000 f8cf 	bl	80074c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800732a:	f043 0210 	orr.w	r2, r3, #16
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007332:	68b8      	ldr	r0, [r7, #8]
 8007334:	f7ff fef0 	bl	8007118 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007338:	bf00      	nop
 800733a:	3710      	adds	r7, #16
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b098      	sub	sp, #96	; 0x60
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	4613      	mov	r3, r2
 800734c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800734e:	68ba      	ldr	r2, [r7, #8]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	88fa      	ldrh	r2, [r7, #6]
 8007358:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2222      	movs	r2, #34	; 0x22
 8007364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800736c:	4a3e      	ldr	r2, [pc, #248]	; (8007468 <UART_Start_Receive_DMA+0x128>)
 800736e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007374:	4a3d      	ldr	r2, [pc, #244]	; (800746c <UART_Start_Receive_DMA+0x12c>)
 8007376:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800737c:	4a3c      	ldr	r2, [pc, #240]	; (8007470 <UART_Start_Receive_DMA+0x130>)
 800737e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007384:	2200      	movs	r2, #0
 8007386:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007388:	f107 0308 	add.w	r3, r7, #8
 800738c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	3304      	adds	r3, #4
 8007398:	4619      	mov	r1, r3
 800739a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	88fb      	ldrh	r3, [r7, #6]
 80073a0:	f7fd f9ac 	bl	80046fc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80073a4:	2300      	movs	r3, #0
 80073a6:	613b      	str	r3, [r7, #16]
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	613b      	str	r3, [r7, #16]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	613b      	str	r3, [r7, #16]
 80073b8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d019      	beq.n	80073f6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	330c      	adds	r3, #12
 80073c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073cc:	e853 3f00 	ldrex	r3, [r3]
 80073d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80073d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	330c      	adds	r3, #12
 80073e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80073e2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80073e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80073e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80073ea:	e841 2300 	strex	r3, r2, [r1]
 80073ee:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80073f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1e5      	bne.n	80073c2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	3314      	adds	r3, #20
 80073fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007400:	e853 3f00 	ldrex	r3, [r3]
 8007404:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007408:	f043 0301 	orr.w	r3, r3, #1
 800740c:	657b      	str	r3, [r7, #84]	; 0x54
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	3314      	adds	r3, #20
 8007414:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007416:	63ba      	str	r2, [r7, #56]	; 0x38
 8007418:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800741a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800741c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800741e:	e841 2300 	strex	r3, r2, [r1]
 8007422:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1e5      	bne.n	80073f6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	3314      	adds	r3, #20
 8007430:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	e853 3f00 	ldrex	r3, [r3]
 8007438:	617b      	str	r3, [r7, #20]
   return(result);
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007440:	653b      	str	r3, [r7, #80]	; 0x50
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	3314      	adds	r3, #20
 8007448:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800744a:	627a      	str	r2, [r7, #36]	; 0x24
 800744c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744e:	6a39      	ldr	r1, [r7, #32]
 8007450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007452:	e841 2300 	strex	r3, r2, [r1]
 8007456:	61fb      	str	r3, [r7, #28]
   return(result);
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1e5      	bne.n	800742a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3760      	adds	r7, #96	; 0x60
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	08007145 	.word	0x08007145
 800746c:	08007271 	.word	0x08007271
 8007470:	080072ad 	.word	0x080072ad

08007474 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007474:	b480      	push	{r7}
 8007476:	b089      	sub	sp, #36	; 0x24
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	330c      	adds	r3, #12
 8007482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	e853 3f00 	ldrex	r3, [r3]
 800748a:	60bb      	str	r3, [r7, #8]
   return(result);
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007492:	61fb      	str	r3, [r7, #28]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	330c      	adds	r3, #12
 800749a:	69fa      	ldr	r2, [r7, #28]
 800749c:	61ba      	str	r2, [r7, #24]
 800749e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a0:	6979      	ldr	r1, [r7, #20]
 80074a2:	69ba      	ldr	r2, [r7, #24]
 80074a4:	e841 2300 	strex	r3, r2, [r1]
 80074a8:	613b      	str	r3, [r7, #16]
   return(result);
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1e5      	bne.n	800747c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2220      	movs	r2, #32
 80074b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80074b8:	bf00      	nop
 80074ba:	3724      	adds	r7, #36	; 0x24
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b095      	sub	sp, #84	; 0x54
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	330c      	adds	r3, #12
 80074d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074d6:	e853 3f00 	ldrex	r3, [r3]
 80074da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80074dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80074e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	330c      	adds	r3, #12
 80074ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074ec:	643a      	str	r2, [r7, #64]	; 0x40
 80074ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80074f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80074f4:	e841 2300 	strex	r3, r2, [r1]
 80074f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80074fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1e5      	bne.n	80074cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3314      	adds	r3, #20
 8007506:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007508:	6a3b      	ldr	r3, [r7, #32]
 800750a:	e853 3f00 	ldrex	r3, [r3]
 800750e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	f023 0301 	bic.w	r3, r3, #1
 8007516:	64bb      	str	r3, [r7, #72]	; 0x48
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	3314      	adds	r3, #20
 800751e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007520:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007522:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007524:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007526:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007528:	e841 2300 	strex	r3, r2, [r1]
 800752c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1e5      	bne.n	8007500 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007538:	2b01      	cmp	r3, #1
 800753a:	d119      	bne.n	8007570 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	330c      	adds	r3, #12
 8007542:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	e853 3f00 	ldrex	r3, [r3]
 800754a:	60bb      	str	r3, [r7, #8]
   return(result);
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	f023 0310 	bic.w	r3, r3, #16
 8007552:	647b      	str	r3, [r7, #68]	; 0x44
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	330c      	adds	r3, #12
 800755a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800755c:	61ba      	str	r2, [r7, #24]
 800755e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007560:	6979      	ldr	r1, [r7, #20]
 8007562:	69ba      	ldr	r2, [r7, #24]
 8007564:	e841 2300 	strex	r3, r2, [r1]
 8007568:	613b      	str	r3, [r7, #16]
   return(result);
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d1e5      	bne.n	800753c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2220      	movs	r2, #32
 8007574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800757e:	bf00      	nop
 8007580:	3754      	adds	r7, #84	; 0x54
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800758a:	b580      	push	{r7, lr}
 800758c:	b084      	sub	sp, #16
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007596:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2200      	movs	r2, #0
 80075a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	f7ff fdb7 	bl	8007118 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075aa:	bf00      	nop
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075b2:	b480      	push	{r7}
 80075b4:	b085      	sub	sp, #20
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b21      	cmp	r3, #33	; 0x21
 80075c4:	d13e      	bne.n	8007644 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ce:	d114      	bne.n	80075fa <UART_Transmit_IT+0x48>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	691b      	ldr	r3, [r3, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d110      	bne.n	80075fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6a1b      	ldr	r3, [r3, #32]
 80075dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	881b      	ldrh	r3, [r3, #0]
 80075e2:	461a      	mov	r2, r3
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6a1b      	ldr	r3, [r3, #32]
 80075f2:	1c9a      	adds	r2, r3, #2
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	621a      	str	r2, [r3, #32]
 80075f8:	e008      	b.n	800760c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a1b      	ldr	r3, [r3, #32]
 80075fe:	1c59      	adds	r1, r3, #1
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	6211      	str	r1, [r2, #32]
 8007604:	781a      	ldrb	r2, [r3, #0]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007610:	b29b      	uxth	r3, r3
 8007612:	3b01      	subs	r3, #1
 8007614:	b29b      	uxth	r3, r3
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	4619      	mov	r1, r3
 800761a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800761c:	2b00      	cmp	r3, #0
 800761e:	d10f      	bne.n	8007640 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800762e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68da      	ldr	r2, [r3, #12]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800763e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007640:	2300      	movs	r3, #0
 8007642:	e000      	b.n	8007646 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007644:	2302      	movs	r3, #2
  }
}
 8007646:	4618      	mov	r0, r3
 8007648:	3714      	adds	r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007652:	b580      	push	{r7, lr}
 8007654:	b082      	sub	sp, #8
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	68da      	ldr	r2, [r3, #12]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007668:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2220      	movs	r2, #32
 800766e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7ff fd3c 	bl	80070f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007678:	2300      	movs	r3, #0
}
 800767a:	4618      	mov	r0, r3
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b08c      	sub	sp, #48	; 0x30
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007690:	b2db      	uxtb	r3, r3
 8007692:	2b22      	cmp	r3, #34	; 0x22
 8007694:	f040 80ae 	bne.w	80077f4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076a0:	d117      	bne.n	80076d2 <UART_Receive_IT+0x50>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d113      	bne.n	80076d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80076aa:	2300      	movs	r3, #0
 80076ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076b2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ca:	1c9a      	adds	r2, r3, #2
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	629a      	str	r2, [r3, #40]	; 0x28
 80076d0:	e026      	b.n	8007720 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80076d8:	2300      	movs	r3, #0
 80076da:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076e4:	d007      	beq.n	80076f6 <UART_Receive_IT+0x74>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	689b      	ldr	r3, [r3, #8]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d10a      	bne.n	8007704 <UART_Receive_IT+0x82>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d106      	bne.n	8007704 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	b2da      	uxtb	r2, r3
 80076fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007700:	701a      	strb	r2, [r3, #0]
 8007702:	e008      	b.n	8007716 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	b2db      	uxtb	r3, r3
 800770c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007710:	b2da      	uxtb	r2, r3
 8007712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007714:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771a:	1c5a      	adds	r2, r3, #1
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007724:	b29b      	uxth	r3, r3
 8007726:	3b01      	subs	r3, #1
 8007728:	b29b      	uxth	r3, r3
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	4619      	mov	r1, r3
 800772e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007730:	2b00      	cmp	r3, #0
 8007732:	d15d      	bne.n	80077f0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	68da      	ldr	r2, [r3, #12]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 0220 	bic.w	r2, r2, #32
 8007742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	68da      	ldr	r2, [r3, #12]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007752:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	695a      	ldr	r2, [r3, #20]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 0201 	bic.w	r2, r2, #1
 8007762:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2220      	movs	r2, #32
 8007768:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007776:	2b01      	cmp	r3, #1
 8007778:	d135      	bne.n	80077e6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	330c      	adds	r3, #12
 8007786:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	e853 3f00 	ldrex	r3, [r3]
 800778e:	613b      	str	r3, [r7, #16]
   return(result);
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	f023 0310 	bic.w	r3, r3, #16
 8007796:	627b      	str	r3, [r7, #36]	; 0x24
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	330c      	adds	r3, #12
 800779e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077a0:	623a      	str	r2, [r7, #32]
 80077a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a4:	69f9      	ldr	r1, [r7, #28]
 80077a6:	6a3a      	ldr	r2, [r7, #32]
 80077a8:	e841 2300 	strex	r3, r2, [r1]
 80077ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80077ae:	69bb      	ldr	r3, [r7, #24]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d1e5      	bne.n	8007780 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f003 0310 	and.w	r3, r3, #16
 80077be:	2b10      	cmp	r3, #16
 80077c0:	d10a      	bne.n	80077d8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077c2:	2300      	movs	r3, #0
 80077c4:	60fb      	str	r3, [r7, #12]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	60fb      	str	r3, [r7, #12]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	60fb      	str	r3, [r7, #12]
 80077d6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077dc:	4619      	mov	r1, r3
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f7ff fca4 	bl	800712c <HAL_UARTEx_RxEventCallback>
 80077e4:	e002      	b.n	80077ec <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f7fa ffa0 	bl	800272c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80077ec:	2300      	movs	r3, #0
 80077ee:	e002      	b.n	80077f6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80077f0:	2300      	movs	r3, #0
 80077f2:	e000      	b.n	80077f6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80077f4:	2302      	movs	r3, #2
  }
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3730      	adds	r7, #48	; 0x30
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
	...

08007800 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007804:	b0c0      	sub	sp, #256	; 0x100
 8007806:	af00      	add	r7, sp, #0
 8007808:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800780c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	691b      	ldr	r3, [r3, #16]
 8007814:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800781c:	68d9      	ldr	r1, [r3, #12]
 800781e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007822:	681a      	ldr	r2, [r3, #0]
 8007824:	ea40 0301 	orr.w	r3, r0, r1
 8007828:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800782a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800782e:	689a      	ldr	r2, [r3, #8]
 8007830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007834:	691b      	ldr	r3, [r3, #16]
 8007836:	431a      	orrs	r2, r3
 8007838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800783c:	695b      	ldr	r3, [r3, #20]
 800783e:	431a      	orrs	r2, r3
 8007840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007844:	69db      	ldr	r3, [r3, #28]
 8007846:	4313      	orrs	r3, r2
 8007848:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800784c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68db      	ldr	r3, [r3, #12]
 8007854:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007858:	f021 010c 	bic.w	r1, r1, #12
 800785c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007866:	430b      	orrs	r3, r1
 8007868:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800786a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800787a:	6999      	ldr	r1, [r3, #24]
 800787c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	ea40 0301 	orr.w	r3, r0, r1
 8007886:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	4b8f      	ldr	r3, [pc, #572]	; (8007acc <UART_SetConfig+0x2cc>)
 8007890:	429a      	cmp	r2, r3
 8007892:	d005      	beq.n	80078a0 <UART_SetConfig+0xa0>
 8007894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	4b8d      	ldr	r3, [pc, #564]	; (8007ad0 <UART_SetConfig+0x2d0>)
 800789c:	429a      	cmp	r2, r3
 800789e:	d104      	bne.n	80078aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80078a0:	f7fe f862 	bl	8005968 <HAL_RCC_GetPCLK2Freq>
 80078a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80078a8:	e003      	b.n	80078b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80078aa:	f7fe f849 	bl	8005940 <HAL_RCC_GetPCLK1Freq>
 80078ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078bc:	f040 810c 	bne.w	8007ad8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80078c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078c4:	2200      	movs	r2, #0
 80078c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80078ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80078ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80078d2:	4622      	mov	r2, r4
 80078d4:	462b      	mov	r3, r5
 80078d6:	1891      	adds	r1, r2, r2
 80078d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80078da:	415b      	adcs	r3, r3
 80078dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80078de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80078e2:	4621      	mov	r1, r4
 80078e4:	eb12 0801 	adds.w	r8, r2, r1
 80078e8:	4629      	mov	r1, r5
 80078ea:	eb43 0901 	adc.w	r9, r3, r1
 80078ee:	f04f 0200 	mov.w	r2, #0
 80078f2:	f04f 0300 	mov.w	r3, #0
 80078f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007902:	4690      	mov	r8, r2
 8007904:	4699      	mov	r9, r3
 8007906:	4623      	mov	r3, r4
 8007908:	eb18 0303 	adds.w	r3, r8, r3
 800790c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007910:	462b      	mov	r3, r5
 8007912:	eb49 0303 	adc.w	r3, r9, r3
 8007916:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800791a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007926:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800792a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800792e:	460b      	mov	r3, r1
 8007930:	18db      	adds	r3, r3, r3
 8007932:	653b      	str	r3, [r7, #80]	; 0x50
 8007934:	4613      	mov	r3, r2
 8007936:	eb42 0303 	adc.w	r3, r2, r3
 800793a:	657b      	str	r3, [r7, #84]	; 0x54
 800793c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007940:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007944:	f7f9 f916 	bl	8000b74 <__aeabi_uldivmod>
 8007948:	4602      	mov	r2, r0
 800794a:	460b      	mov	r3, r1
 800794c:	4b61      	ldr	r3, [pc, #388]	; (8007ad4 <UART_SetConfig+0x2d4>)
 800794e:	fba3 2302 	umull	r2, r3, r3, r2
 8007952:	095b      	lsrs	r3, r3, #5
 8007954:	011c      	lsls	r4, r3, #4
 8007956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800795a:	2200      	movs	r2, #0
 800795c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007960:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007964:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007968:	4642      	mov	r2, r8
 800796a:	464b      	mov	r3, r9
 800796c:	1891      	adds	r1, r2, r2
 800796e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007970:	415b      	adcs	r3, r3
 8007972:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007974:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007978:	4641      	mov	r1, r8
 800797a:	eb12 0a01 	adds.w	sl, r2, r1
 800797e:	4649      	mov	r1, r9
 8007980:	eb43 0b01 	adc.w	fp, r3, r1
 8007984:	f04f 0200 	mov.w	r2, #0
 8007988:	f04f 0300 	mov.w	r3, #0
 800798c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007990:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007994:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007998:	4692      	mov	sl, r2
 800799a:	469b      	mov	fp, r3
 800799c:	4643      	mov	r3, r8
 800799e:	eb1a 0303 	adds.w	r3, sl, r3
 80079a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80079a6:	464b      	mov	r3, r9
 80079a8:	eb4b 0303 	adc.w	r3, fp, r3
 80079ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80079b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80079bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80079c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80079c4:	460b      	mov	r3, r1
 80079c6:	18db      	adds	r3, r3, r3
 80079c8:	643b      	str	r3, [r7, #64]	; 0x40
 80079ca:	4613      	mov	r3, r2
 80079cc:	eb42 0303 	adc.w	r3, r2, r3
 80079d0:	647b      	str	r3, [r7, #68]	; 0x44
 80079d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80079d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80079da:	f7f9 f8cb 	bl	8000b74 <__aeabi_uldivmod>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	4611      	mov	r1, r2
 80079e4:	4b3b      	ldr	r3, [pc, #236]	; (8007ad4 <UART_SetConfig+0x2d4>)
 80079e6:	fba3 2301 	umull	r2, r3, r3, r1
 80079ea:	095b      	lsrs	r3, r3, #5
 80079ec:	2264      	movs	r2, #100	; 0x64
 80079ee:	fb02 f303 	mul.w	r3, r2, r3
 80079f2:	1acb      	subs	r3, r1, r3
 80079f4:	00db      	lsls	r3, r3, #3
 80079f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80079fa:	4b36      	ldr	r3, [pc, #216]	; (8007ad4 <UART_SetConfig+0x2d4>)
 80079fc:	fba3 2302 	umull	r2, r3, r3, r2
 8007a00:	095b      	lsrs	r3, r3, #5
 8007a02:	005b      	lsls	r3, r3, #1
 8007a04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007a08:	441c      	add	r4, r3
 8007a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a0e:	2200      	movs	r2, #0
 8007a10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007a18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007a1c:	4642      	mov	r2, r8
 8007a1e:	464b      	mov	r3, r9
 8007a20:	1891      	adds	r1, r2, r2
 8007a22:	63b9      	str	r1, [r7, #56]	; 0x38
 8007a24:	415b      	adcs	r3, r3
 8007a26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007a2c:	4641      	mov	r1, r8
 8007a2e:	1851      	adds	r1, r2, r1
 8007a30:	6339      	str	r1, [r7, #48]	; 0x30
 8007a32:	4649      	mov	r1, r9
 8007a34:	414b      	adcs	r3, r1
 8007a36:	637b      	str	r3, [r7, #52]	; 0x34
 8007a38:	f04f 0200 	mov.w	r2, #0
 8007a3c:	f04f 0300 	mov.w	r3, #0
 8007a40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007a44:	4659      	mov	r1, fp
 8007a46:	00cb      	lsls	r3, r1, #3
 8007a48:	4651      	mov	r1, sl
 8007a4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a4e:	4651      	mov	r1, sl
 8007a50:	00ca      	lsls	r2, r1, #3
 8007a52:	4610      	mov	r0, r2
 8007a54:	4619      	mov	r1, r3
 8007a56:	4603      	mov	r3, r0
 8007a58:	4642      	mov	r2, r8
 8007a5a:	189b      	adds	r3, r3, r2
 8007a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a60:	464b      	mov	r3, r9
 8007a62:	460a      	mov	r2, r1
 8007a64:	eb42 0303 	adc.w	r3, r2, r3
 8007a68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007a78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007a7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007a80:	460b      	mov	r3, r1
 8007a82:	18db      	adds	r3, r3, r3
 8007a84:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a86:	4613      	mov	r3, r2
 8007a88:	eb42 0303 	adc.w	r3, r2, r3
 8007a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007a96:	f7f9 f86d 	bl	8000b74 <__aeabi_uldivmod>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	4b0d      	ldr	r3, [pc, #52]	; (8007ad4 <UART_SetConfig+0x2d4>)
 8007aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8007aa4:	095b      	lsrs	r3, r3, #5
 8007aa6:	2164      	movs	r1, #100	; 0x64
 8007aa8:	fb01 f303 	mul.w	r3, r1, r3
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	00db      	lsls	r3, r3, #3
 8007ab0:	3332      	adds	r3, #50	; 0x32
 8007ab2:	4a08      	ldr	r2, [pc, #32]	; (8007ad4 <UART_SetConfig+0x2d4>)
 8007ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ab8:	095b      	lsrs	r3, r3, #5
 8007aba:	f003 0207 	and.w	r2, r3, #7
 8007abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4422      	add	r2, r4
 8007ac6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007ac8:	e106      	b.n	8007cd8 <UART_SetConfig+0x4d8>
 8007aca:	bf00      	nop
 8007acc:	40011000 	.word	0x40011000
 8007ad0:	40011400 	.word	0x40011400
 8007ad4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007adc:	2200      	movs	r2, #0
 8007ade:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007ae2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007ae6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007aea:	4642      	mov	r2, r8
 8007aec:	464b      	mov	r3, r9
 8007aee:	1891      	adds	r1, r2, r2
 8007af0:	6239      	str	r1, [r7, #32]
 8007af2:	415b      	adcs	r3, r3
 8007af4:	627b      	str	r3, [r7, #36]	; 0x24
 8007af6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007afa:	4641      	mov	r1, r8
 8007afc:	1854      	adds	r4, r2, r1
 8007afe:	4649      	mov	r1, r9
 8007b00:	eb43 0501 	adc.w	r5, r3, r1
 8007b04:	f04f 0200 	mov.w	r2, #0
 8007b08:	f04f 0300 	mov.w	r3, #0
 8007b0c:	00eb      	lsls	r3, r5, #3
 8007b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b12:	00e2      	lsls	r2, r4, #3
 8007b14:	4614      	mov	r4, r2
 8007b16:	461d      	mov	r5, r3
 8007b18:	4643      	mov	r3, r8
 8007b1a:	18e3      	adds	r3, r4, r3
 8007b1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007b20:	464b      	mov	r3, r9
 8007b22:	eb45 0303 	adc.w	r3, r5, r3
 8007b26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007b36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007b3a:	f04f 0200 	mov.w	r2, #0
 8007b3e:	f04f 0300 	mov.w	r3, #0
 8007b42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007b46:	4629      	mov	r1, r5
 8007b48:	008b      	lsls	r3, r1, #2
 8007b4a:	4621      	mov	r1, r4
 8007b4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b50:	4621      	mov	r1, r4
 8007b52:	008a      	lsls	r2, r1, #2
 8007b54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007b58:	f7f9 f80c 	bl	8000b74 <__aeabi_uldivmod>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	460b      	mov	r3, r1
 8007b60:	4b60      	ldr	r3, [pc, #384]	; (8007ce4 <UART_SetConfig+0x4e4>)
 8007b62:	fba3 2302 	umull	r2, r3, r3, r2
 8007b66:	095b      	lsrs	r3, r3, #5
 8007b68:	011c      	lsls	r4, r3, #4
 8007b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007b74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007b78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007b7c:	4642      	mov	r2, r8
 8007b7e:	464b      	mov	r3, r9
 8007b80:	1891      	adds	r1, r2, r2
 8007b82:	61b9      	str	r1, [r7, #24]
 8007b84:	415b      	adcs	r3, r3
 8007b86:	61fb      	str	r3, [r7, #28]
 8007b88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b8c:	4641      	mov	r1, r8
 8007b8e:	1851      	adds	r1, r2, r1
 8007b90:	6139      	str	r1, [r7, #16]
 8007b92:	4649      	mov	r1, r9
 8007b94:	414b      	adcs	r3, r1
 8007b96:	617b      	str	r3, [r7, #20]
 8007b98:	f04f 0200 	mov.w	r2, #0
 8007b9c:	f04f 0300 	mov.w	r3, #0
 8007ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	00cb      	lsls	r3, r1, #3
 8007ba8:	4651      	mov	r1, sl
 8007baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bae:	4651      	mov	r1, sl
 8007bb0:	00ca      	lsls	r2, r1, #3
 8007bb2:	4610      	mov	r0, r2
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	4642      	mov	r2, r8
 8007bba:	189b      	adds	r3, r3, r2
 8007bbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007bc0:	464b      	mov	r3, r9
 8007bc2:	460a      	mov	r2, r1
 8007bc4:	eb42 0303 	adc.w	r3, r2, r3
 8007bc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8007bd6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007bd8:	f04f 0200 	mov.w	r2, #0
 8007bdc:	f04f 0300 	mov.w	r3, #0
 8007be0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007be4:	4649      	mov	r1, r9
 8007be6:	008b      	lsls	r3, r1, #2
 8007be8:	4641      	mov	r1, r8
 8007bea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bee:	4641      	mov	r1, r8
 8007bf0:	008a      	lsls	r2, r1, #2
 8007bf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007bf6:	f7f8 ffbd 	bl	8000b74 <__aeabi_uldivmod>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	4611      	mov	r1, r2
 8007c00:	4b38      	ldr	r3, [pc, #224]	; (8007ce4 <UART_SetConfig+0x4e4>)
 8007c02:	fba3 2301 	umull	r2, r3, r3, r1
 8007c06:	095b      	lsrs	r3, r3, #5
 8007c08:	2264      	movs	r2, #100	; 0x64
 8007c0a:	fb02 f303 	mul.w	r3, r2, r3
 8007c0e:	1acb      	subs	r3, r1, r3
 8007c10:	011b      	lsls	r3, r3, #4
 8007c12:	3332      	adds	r3, #50	; 0x32
 8007c14:	4a33      	ldr	r2, [pc, #204]	; (8007ce4 <UART_SetConfig+0x4e4>)
 8007c16:	fba2 2303 	umull	r2, r3, r2, r3
 8007c1a:	095b      	lsrs	r3, r3, #5
 8007c1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c20:	441c      	add	r4, r3
 8007c22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c26:	2200      	movs	r2, #0
 8007c28:	673b      	str	r3, [r7, #112]	; 0x70
 8007c2a:	677a      	str	r2, [r7, #116]	; 0x74
 8007c2c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007c30:	4642      	mov	r2, r8
 8007c32:	464b      	mov	r3, r9
 8007c34:	1891      	adds	r1, r2, r2
 8007c36:	60b9      	str	r1, [r7, #8]
 8007c38:	415b      	adcs	r3, r3
 8007c3a:	60fb      	str	r3, [r7, #12]
 8007c3c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c40:	4641      	mov	r1, r8
 8007c42:	1851      	adds	r1, r2, r1
 8007c44:	6039      	str	r1, [r7, #0]
 8007c46:	4649      	mov	r1, r9
 8007c48:	414b      	adcs	r3, r1
 8007c4a:	607b      	str	r3, [r7, #4]
 8007c4c:	f04f 0200 	mov.w	r2, #0
 8007c50:	f04f 0300 	mov.w	r3, #0
 8007c54:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007c58:	4659      	mov	r1, fp
 8007c5a:	00cb      	lsls	r3, r1, #3
 8007c5c:	4651      	mov	r1, sl
 8007c5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c62:	4651      	mov	r1, sl
 8007c64:	00ca      	lsls	r2, r1, #3
 8007c66:	4610      	mov	r0, r2
 8007c68:	4619      	mov	r1, r3
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	189b      	adds	r3, r3, r2
 8007c70:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c72:	464b      	mov	r3, r9
 8007c74:	460a      	mov	r2, r1
 8007c76:	eb42 0303 	adc.w	r3, r2, r3
 8007c7a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	663b      	str	r3, [r7, #96]	; 0x60
 8007c86:	667a      	str	r2, [r7, #100]	; 0x64
 8007c88:	f04f 0200 	mov.w	r2, #0
 8007c8c:	f04f 0300 	mov.w	r3, #0
 8007c90:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007c94:	4649      	mov	r1, r9
 8007c96:	008b      	lsls	r3, r1, #2
 8007c98:	4641      	mov	r1, r8
 8007c9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c9e:	4641      	mov	r1, r8
 8007ca0:	008a      	lsls	r2, r1, #2
 8007ca2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007ca6:	f7f8 ff65 	bl	8000b74 <__aeabi_uldivmod>
 8007caa:	4602      	mov	r2, r0
 8007cac:	460b      	mov	r3, r1
 8007cae:	4b0d      	ldr	r3, [pc, #52]	; (8007ce4 <UART_SetConfig+0x4e4>)
 8007cb0:	fba3 1302 	umull	r1, r3, r3, r2
 8007cb4:	095b      	lsrs	r3, r3, #5
 8007cb6:	2164      	movs	r1, #100	; 0x64
 8007cb8:	fb01 f303 	mul.w	r3, r1, r3
 8007cbc:	1ad3      	subs	r3, r2, r3
 8007cbe:	011b      	lsls	r3, r3, #4
 8007cc0:	3332      	adds	r3, #50	; 0x32
 8007cc2:	4a08      	ldr	r2, [pc, #32]	; (8007ce4 <UART_SetConfig+0x4e4>)
 8007cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc8:	095b      	lsrs	r3, r3, #5
 8007cca:	f003 020f 	and.w	r2, r3, #15
 8007cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4422      	add	r2, r4
 8007cd6:	609a      	str	r2, [r3, #8]
}
 8007cd8:	bf00      	nop
 8007cda:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ce4:	51eb851f 	.word	0x51eb851f

08007ce8 <memset>:
 8007ce8:	4402      	add	r2, r0
 8007cea:	4603      	mov	r3, r0
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d100      	bne.n	8007cf2 <memset+0xa>
 8007cf0:	4770      	bx	lr
 8007cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8007cf6:	e7f9      	b.n	8007cec <memset+0x4>

08007cf8 <__libc_init_array>:
 8007cf8:	b570      	push	{r4, r5, r6, lr}
 8007cfa:	4d0d      	ldr	r5, [pc, #52]	; (8007d30 <__libc_init_array+0x38>)
 8007cfc:	4c0d      	ldr	r4, [pc, #52]	; (8007d34 <__libc_init_array+0x3c>)
 8007cfe:	1b64      	subs	r4, r4, r5
 8007d00:	10a4      	asrs	r4, r4, #2
 8007d02:	2600      	movs	r6, #0
 8007d04:	42a6      	cmp	r6, r4
 8007d06:	d109      	bne.n	8007d1c <__libc_init_array+0x24>
 8007d08:	4d0b      	ldr	r5, [pc, #44]	; (8007d38 <__libc_init_array+0x40>)
 8007d0a:	4c0c      	ldr	r4, [pc, #48]	; (8007d3c <__libc_init_array+0x44>)
 8007d0c:	f001 f8ac 	bl	8008e68 <_init>
 8007d10:	1b64      	subs	r4, r4, r5
 8007d12:	10a4      	asrs	r4, r4, #2
 8007d14:	2600      	movs	r6, #0
 8007d16:	42a6      	cmp	r6, r4
 8007d18:	d105      	bne.n	8007d26 <__libc_init_array+0x2e>
 8007d1a:	bd70      	pop	{r4, r5, r6, pc}
 8007d1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d20:	4798      	blx	r3
 8007d22:	3601      	adds	r6, #1
 8007d24:	e7ee      	b.n	8007d04 <__libc_init_array+0xc>
 8007d26:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d2a:	4798      	blx	r3
 8007d2c:	3601      	adds	r6, #1
 8007d2e:	e7f2      	b.n	8007d16 <__libc_init_array+0x1e>
 8007d30:	08009080 	.word	0x08009080
 8007d34:	08009080 	.word	0x08009080
 8007d38:	08009080 	.word	0x08009080
 8007d3c:	08009084 	.word	0x08009084

08007d40 <cos>:
 8007d40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d42:	ec53 2b10 	vmov	r2, r3, d0
 8007d46:	4826      	ldr	r0, [pc, #152]	; (8007de0 <cos+0xa0>)
 8007d48:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007d4c:	4281      	cmp	r1, r0
 8007d4e:	dc06      	bgt.n	8007d5e <cos+0x1e>
 8007d50:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007dd8 <cos+0x98>
 8007d54:	b005      	add	sp, #20
 8007d56:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d5a:	f000 b89d 	b.w	8007e98 <__kernel_cos>
 8007d5e:	4821      	ldr	r0, [pc, #132]	; (8007de4 <cos+0xa4>)
 8007d60:	4281      	cmp	r1, r0
 8007d62:	dd09      	ble.n	8007d78 <cos+0x38>
 8007d64:	ee10 0a10 	vmov	r0, s0
 8007d68:	4619      	mov	r1, r3
 8007d6a:	f7f8 fa39 	bl	80001e0 <__aeabi_dsub>
 8007d6e:	ec41 0b10 	vmov	d0, r0, r1
 8007d72:	b005      	add	sp, #20
 8007d74:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d78:	4668      	mov	r0, sp
 8007d7a:	f000 fa15 	bl	80081a8 <__ieee754_rem_pio2>
 8007d7e:	f000 0003 	and.w	r0, r0, #3
 8007d82:	2801      	cmp	r0, #1
 8007d84:	d00b      	beq.n	8007d9e <cos+0x5e>
 8007d86:	2802      	cmp	r0, #2
 8007d88:	d016      	beq.n	8007db8 <cos+0x78>
 8007d8a:	b9e0      	cbnz	r0, 8007dc6 <cos+0x86>
 8007d8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007d90:	ed9d 0b00 	vldr	d0, [sp]
 8007d94:	f000 f880 	bl	8007e98 <__kernel_cos>
 8007d98:	ec51 0b10 	vmov	r0, r1, d0
 8007d9c:	e7e7      	b.n	8007d6e <cos+0x2e>
 8007d9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007da2:	ed9d 0b00 	vldr	d0, [sp]
 8007da6:	f000 f93f 	bl	8008028 <__kernel_sin>
 8007daa:	ec53 2b10 	vmov	r2, r3, d0
 8007dae:	ee10 0a10 	vmov	r0, s0
 8007db2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007db6:	e7da      	b.n	8007d6e <cos+0x2e>
 8007db8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007dbc:	ed9d 0b00 	vldr	d0, [sp]
 8007dc0:	f000 f86a 	bl	8007e98 <__kernel_cos>
 8007dc4:	e7f1      	b.n	8007daa <cos+0x6a>
 8007dc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007dca:	ed9d 0b00 	vldr	d0, [sp]
 8007dce:	2001      	movs	r0, #1
 8007dd0:	f000 f92a 	bl	8008028 <__kernel_sin>
 8007dd4:	e7e0      	b.n	8007d98 <cos+0x58>
 8007dd6:	bf00      	nop
	...
 8007de0:	3fe921fb 	.word	0x3fe921fb
 8007de4:	7fefffff 	.word	0x7fefffff

08007de8 <sin>:
 8007de8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007dea:	ec53 2b10 	vmov	r2, r3, d0
 8007dee:	4828      	ldr	r0, [pc, #160]	; (8007e90 <sin+0xa8>)
 8007df0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007df4:	4281      	cmp	r1, r0
 8007df6:	dc07      	bgt.n	8007e08 <sin+0x20>
 8007df8:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8007e88 <sin+0xa0>
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	b005      	add	sp, #20
 8007e00:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e04:	f000 b910 	b.w	8008028 <__kernel_sin>
 8007e08:	4822      	ldr	r0, [pc, #136]	; (8007e94 <sin+0xac>)
 8007e0a:	4281      	cmp	r1, r0
 8007e0c:	dd09      	ble.n	8007e22 <sin+0x3a>
 8007e0e:	ee10 0a10 	vmov	r0, s0
 8007e12:	4619      	mov	r1, r3
 8007e14:	f7f8 f9e4 	bl	80001e0 <__aeabi_dsub>
 8007e18:	ec41 0b10 	vmov	d0, r0, r1
 8007e1c:	b005      	add	sp, #20
 8007e1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007e22:	4668      	mov	r0, sp
 8007e24:	f000 f9c0 	bl	80081a8 <__ieee754_rem_pio2>
 8007e28:	f000 0003 	and.w	r0, r0, #3
 8007e2c:	2801      	cmp	r0, #1
 8007e2e:	d00c      	beq.n	8007e4a <sin+0x62>
 8007e30:	2802      	cmp	r0, #2
 8007e32:	d011      	beq.n	8007e58 <sin+0x70>
 8007e34:	b9f0      	cbnz	r0, 8007e74 <sin+0x8c>
 8007e36:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e3a:	ed9d 0b00 	vldr	d0, [sp]
 8007e3e:	2001      	movs	r0, #1
 8007e40:	f000 f8f2 	bl	8008028 <__kernel_sin>
 8007e44:	ec51 0b10 	vmov	r0, r1, d0
 8007e48:	e7e6      	b.n	8007e18 <sin+0x30>
 8007e4a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e4e:	ed9d 0b00 	vldr	d0, [sp]
 8007e52:	f000 f821 	bl	8007e98 <__kernel_cos>
 8007e56:	e7f5      	b.n	8007e44 <sin+0x5c>
 8007e58:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e5c:	ed9d 0b00 	vldr	d0, [sp]
 8007e60:	2001      	movs	r0, #1
 8007e62:	f000 f8e1 	bl	8008028 <__kernel_sin>
 8007e66:	ec53 2b10 	vmov	r2, r3, d0
 8007e6a:	ee10 0a10 	vmov	r0, s0
 8007e6e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007e72:	e7d1      	b.n	8007e18 <sin+0x30>
 8007e74:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007e78:	ed9d 0b00 	vldr	d0, [sp]
 8007e7c:	f000 f80c 	bl	8007e98 <__kernel_cos>
 8007e80:	e7f1      	b.n	8007e66 <sin+0x7e>
 8007e82:	bf00      	nop
 8007e84:	f3af 8000 	nop.w
	...
 8007e90:	3fe921fb 	.word	0x3fe921fb
 8007e94:	7fefffff 	.word	0x7fefffff

08007e98 <__kernel_cos>:
 8007e98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e9c:	ec57 6b10 	vmov	r6, r7, d0
 8007ea0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8007ea4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8007ea8:	ed8d 1b00 	vstr	d1, [sp]
 8007eac:	da07      	bge.n	8007ebe <__kernel_cos+0x26>
 8007eae:	ee10 0a10 	vmov	r0, s0
 8007eb2:	4639      	mov	r1, r7
 8007eb4:	f7f8 fde6 	bl	8000a84 <__aeabi_d2iz>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	f000 8088 	beq.w	8007fce <__kernel_cos+0x136>
 8007ebe:	4632      	mov	r2, r6
 8007ec0:	463b      	mov	r3, r7
 8007ec2:	4630      	mov	r0, r6
 8007ec4:	4639      	mov	r1, r7
 8007ec6:	f7f8 fb43 	bl	8000550 <__aeabi_dmul>
 8007eca:	4b51      	ldr	r3, [pc, #324]	; (8008010 <__kernel_cos+0x178>)
 8007ecc:	2200      	movs	r2, #0
 8007ece:	4604      	mov	r4, r0
 8007ed0:	460d      	mov	r5, r1
 8007ed2:	f7f8 fb3d 	bl	8000550 <__aeabi_dmul>
 8007ed6:	a340      	add	r3, pc, #256	; (adr r3, 8007fd8 <__kernel_cos+0x140>)
 8007ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007edc:	4682      	mov	sl, r0
 8007ede:	468b      	mov	fp, r1
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	4629      	mov	r1, r5
 8007ee4:	f7f8 fb34 	bl	8000550 <__aeabi_dmul>
 8007ee8:	a33d      	add	r3, pc, #244	; (adr r3, 8007fe0 <__kernel_cos+0x148>)
 8007eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eee:	f7f8 f979 	bl	80001e4 <__adddf3>
 8007ef2:	4622      	mov	r2, r4
 8007ef4:	462b      	mov	r3, r5
 8007ef6:	f7f8 fb2b 	bl	8000550 <__aeabi_dmul>
 8007efa:	a33b      	add	r3, pc, #236	; (adr r3, 8007fe8 <__kernel_cos+0x150>)
 8007efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f00:	f7f8 f96e 	bl	80001e0 <__aeabi_dsub>
 8007f04:	4622      	mov	r2, r4
 8007f06:	462b      	mov	r3, r5
 8007f08:	f7f8 fb22 	bl	8000550 <__aeabi_dmul>
 8007f0c:	a338      	add	r3, pc, #224	; (adr r3, 8007ff0 <__kernel_cos+0x158>)
 8007f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f12:	f7f8 f967 	bl	80001e4 <__adddf3>
 8007f16:	4622      	mov	r2, r4
 8007f18:	462b      	mov	r3, r5
 8007f1a:	f7f8 fb19 	bl	8000550 <__aeabi_dmul>
 8007f1e:	a336      	add	r3, pc, #216	; (adr r3, 8007ff8 <__kernel_cos+0x160>)
 8007f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f24:	f7f8 f95c 	bl	80001e0 <__aeabi_dsub>
 8007f28:	4622      	mov	r2, r4
 8007f2a:	462b      	mov	r3, r5
 8007f2c:	f7f8 fb10 	bl	8000550 <__aeabi_dmul>
 8007f30:	a333      	add	r3, pc, #204	; (adr r3, 8008000 <__kernel_cos+0x168>)
 8007f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f36:	f7f8 f955 	bl	80001e4 <__adddf3>
 8007f3a:	4622      	mov	r2, r4
 8007f3c:	462b      	mov	r3, r5
 8007f3e:	f7f8 fb07 	bl	8000550 <__aeabi_dmul>
 8007f42:	4622      	mov	r2, r4
 8007f44:	462b      	mov	r3, r5
 8007f46:	f7f8 fb03 	bl	8000550 <__aeabi_dmul>
 8007f4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007f4e:	4604      	mov	r4, r0
 8007f50:	460d      	mov	r5, r1
 8007f52:	4630      	mov	r0, r6
 8007f54:	4639      	mov	r1, r7
 8007f56:	f7f8 fafb 	bl	8000550 <__aeabi_dmul>
 8007f5a:	460b      	mov	r3, r1
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	4629      	mov	r1, r5
 8007f60:	4620      	mov	r0, r4
 8007f62:	f7f8 f93d 	bl	80001e0 <__aeabi_dsub>
 8007f66:	4b2b      	ldr	r3, [pc, #172]	; (8008014 <__kernel_cos+0x17c>)
 8007f68:	4598      	cmp	r8, r3
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	460f      	mov	r7, r1
 8007f6e:	dc10      	bgt.n	8007f92 <__kernel_cos+0xfa>
 8007f70:	4602      	mov	r2, r0
 8007f72:	460b      	mov	r3, r1
 8007f74:	4650      	mov	r0, sl
 8007f76:	4659      	mov	r1, fp
 8007f78:	f7f8 f932 	bl	80001e0 <__aeabi_dsub>
 8007f7c:	460b      	mov	r3, r1
 8007f7e:	4926      	ldr	r1, [pc, #152]	; (8008018 <__kernel_cos+0x180>)
 8007f80:	4602      	mov	r2, r0
 8007f82:	2000      	movs	r0, #0
 8007f84:	f7f8 f92c 	bl	80001e0 <__aeabi_dsub>
 8007f88:	ec41 0b10 	vmov	d0, r0, r1
 8007f8c:	b003      	add	sp, #12
 8007f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f92:	4b22      	ldr	r3, [pc, #136]	; (800801c <__kernel_cos+0x184>)
 8007f94:	4920      	ldr	r1, [pc, #128]	; (8008018 <__kernel_cos+0x180>)
 8007f96:	4598      	cmp	r8, r3
 8007f98:	bfcc      	ite	gt
 8007f9a:	4d21      	ldrgt	r5, [pc, #132]	; (8008020 <__kernel_cos+0x188>)
 8007f9c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8007fa0:	2400      	movs	r4, #0
 8007fa2:	4622      	mov	r2, r4
 8007fa4:	462b      	mov	r3, r5
 8007fa6:	2000      	movs	r0, #0
 8007fa8:	f7f8 f91a 	bl	80001e0 <__aeabi_dsub>
 8007fac:	4622      	mov	r2, r4
 8007fae:	4680      	mov	r8, r0
 8007fb0:	4689      	mov	r9, r1
 8007fb2:	462b      	mov	r3, r5
 8007fb4:	4650      	mov	r0, sl
 8007fb6:	4659      	mov	r1, fp
 8007fb8:	f7f8 f912 	bl	80001e0 <__aeabi_dsub>
 8007fbc:	4632      	mov	r2, r6
 8007fbe:	463b      	mov	r3, r7
 8007fc0:	f7f8 f90e 	bl	80001e0 <__aeabi_dsub>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	460b      	mov	r3, r1
 8007fc8:	4640      	mov	r0, r8
 8007fca:	4649      	mov	r1, r9
 8007fcc:	e7da      	b.n	8007f84 <__kernel_cos+0xec>
 8007fce:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8008008 <__kernel_cos+0x170>
 8007fd2:	e7db      	b.n	8007f8c <__kernel_cos+0xf4>
 8007fd4:	f3af 8000 	nop.w
 8007fd8:	be8838d4 	.word	0xbe8838d4
 8007fdc:	bda8fae9 	.word	0xbda8fae9
 8007fe0:	bdb4b1c4 	.word	0xbdb4b1c4
 8007fe4:	3e21ee9e 	.word	0x3e21ee9e
 8007fe8:	809c52ad 	.word	0x809c52ad
 8007fec:	3e927e4f 	.word	0x3e927e4f
 8007ff0:	19cb1590 	.word	0x19cb1590
 8007ff4:	3efa01a0 	.word	0x3efa01a0
 8007ff8:	16c15177 	.word	0x16c15177
 8007ffc:	3f56c16c 	.word	0x3f56c16c
 8008000:	5555554c 	.word	0x5555554c
 8008004:	3fa55555 	.word	0x3fa55555
 8008008:	00000000 	.word	0x00000000
 800800c:	3ff00000 	.word	0x3ff00000
 8008010:	3fe00000 	.word	0x3fe00000
 8008014:	3fd33332 	.word	0x3fd33332
 8008018:	3ff00000 	.word	0x3ff00000
 800801c:	3fe90000 	.word	0x3fe90000
 8008020:	3fd20000 	.word	0x3fd20000
 8008024:	00000000 	.word	0x00000000

08008028 <__kernel_sin>:
 8008028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800802c:	ed2d 8b04 	vpush	{d8-d9}
 8008030:	eeb0 8a41 	vmov.f32	s16, s2
 8008034:	eef0 8a61 	vmov.f32	s17, s3
 8008038:	ec55 4b10 	vmov	r4, r5, d0
 800803c:	b083      	sub	sp, #12
 800803e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008042:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8008046:	9001      	str	r0, [sp, #4]
 8008048:	da06      	bge.n	8008058 <__kernel_sin+0x30>
 800804a:	ee10 0a10 	vmov	r0, s0
 800804e:	4629      	mov	r1, r5
 8008050:	f7f8 fd18 	bl	8000a84 <__aeabi_d2iz>
 8008054:	2800      	cmp	r0, #0
 8008056:	d051      	beq.n	80080fc <__kernel_sin+0xd4>
 8008058:	4622      	mov	r2, r4
 800805a:	462b      	mov	r3, r5
 800805c:	4620      	mov	r0, r4
 800805e:	4629      	mov	r1, r5
 8008060:	f7f8 fa76 	bl	8000550 <__aeabi_dmul>
 8008064:	4682      	mov	sl, r0
 8008066:	468b      	mov	fp, r1
 8008068:	4602      	mov	r2, r0
 800806a:	460b      	mov	r3, r1
 800806c:	4620      	mov	r0, r4
 800806e:	4629      	mov	r1, r5
 8008070:	f7f8 fa6e 	bl	8000550 <__aeabi_dmul>
 8008074:	a341      	add	r3, pc, #260	; (adr r3, 800817c <__kernel_sin+0x154>)
 8008076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807a:	4680      	mov	r8, r0
 800807c:	4689      	mov	r9, r1
 800807e:	4650      	mov	r0, sl
 8008080:	4659      	mov	r1, fp
 8008082:	f7f8 fa65 	bl	8000550 <__aeabi_dmul>
 8008086:	a33f      	add	r3, pc, #252	; (adr r3, 8008184 <__kernel_sin+0x15c>)
 8008088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808c:	f7f8 f8a8 	bl	80001e0 <__aeabi_dsub>
 8008090:	4652      	mov	r2, sl
 8008092:	465b      	mov	r3, fp
 8008094:	f7f8 fa5c 	bl	8000550 <__aeabi_dmul>
 8008098:	a33c      	add	r3, pc, #240	; (adr r3, 800818c <__kernel_sin+0x164>)
 800809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800809e:	f7f8 f8a1 	bl	80001e4 <__adddf3>
 80080a2:	4652      	mov	r2, sl
 80080a4:	465b      	mov	r3, fp
 80080a6:	f7f8 fa53 	bl	8000550 <__aeabi_dmul>
 80080aa:	a33a      	add	r3, pc, #232	; (adr r3, 8008194 <__kernel_sin+0x16c>)
 80080ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080b0:	f7f8 f896 	bl	80001e0 <__aeabi_dsub>
 80080b4:	4652      	mov	r2, sl
 80080b6:	465b      	mov	r3, fp
 80080b8:	f7f8 fa4a 	bl	8000550 <__aeabi_dmul>
 80080bc:	a337      	add	r3, pc, #220	; (adr r3, 800819c <__kernel_sin+0x174>)
 80080be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c2:	f7f8 f88f 	bl	80001e4 <__adddf3>
 80080c6:	9b01      	ldr	r3, [sp, #4]
 80080c8:	4606      	mov	r6, r0
 80080ca:	460f      	mov	r7, r1
 80080cc:	b9eb      	cbnz	r3, 800810a <__kernel_sin+0xe2>
 80080ce:	4602      	mov	r2, r0
 80080d0:	460b      	mov	r3, r1
 80080d2:	4650      	mov	r0, sl
 80080d4:	4659      	mov	r1, fp
 80080d6:	f7f8 fa3b 	bl	8000550 <__aeabi_dmul>
 80080da:	a325      	add	r3, pc, #148	; (adr r3, 8008170 <__kernel_sin+0x148>)
 80080dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080e0:	f7f8 f87e 	bl	80001e0 <__aeabi_dsub>
 80080e4:	4642      	mov	r2, r8
 80080e6:	464b      	mov	r3, r9
 80080e8:	f7f8 fa32 	bl	8000550 <__aeabi_dmul>
 80080ec:	4602      	mov	r2, r0
 80080ee:	460b      	mov	r3, r1
 80080f0:	4620      	mov	r0, r4
 80080f2:	4629      	mov	r1, r5
 80080f4:	f7f8 f876 	bl	80001e4 <__adddf3>
 80080f8:	4604      	mov	r4, r0
 80080fa:	460d      	mov	r5, r1
 80080fc:	ec45 4b10 	vmov	d0, r4, r5
 8008100:	b003      	add	sp, #12
 8008102:	ecbd 8b04 	vpop	{d8-d9}
 8008106:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800810a:	4b1b      	ldr	r3, [pc, #108]	; (8008178 <__kernel_sin+0x150>)
 800810c:	ec51 0b18 	vmov	r0, r1, d8
 8008110:	2200      	movs	r2, #0
 8008112:	f7f8 fa1d 	bl	8000550 <__aeabi_dmul>
 8008116:	4632      	mov	r2, r6
 8008118:	ec41 0b19 	vmov	d9, r0, r1
 800811c:	463b      	mov	r3, r7
 800811e:	4640      	mov	r0, r8
 8008120:	4649      	mov	r1, r9
 8008122:	f7f8 fa15 	bl	8000550 <__aeabi_dmul>
 8008126:	4602      	mov	r2, r0
 8008128:	460b      	mov	r3, r1
 800812a:	ec51 0b19 	vmov	r0, r1, d9
 800812e:	f7f8 f857 	bl	80001e0 <__aeabi_dsub>
 8008132:	4652      	mov	r2, sl
 8008134:	465b      	mov	r3, fp
 8008136:	f7f8 fa0b 	bl	8000550 <__aeabi_dmul>
 800813a:	ec53 2b18 	vmov	r2, r3, d8
 800813e:	f7f8 f84f 	bl	80001e0 <__aeabi_dsub>
 8008142:	a30b      	add	r3, pc, #44	; (adr r3, 8008170 <__kernel_sin+0x148>)
 8008144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008148:	4606      	mov	r6, r0
 800814a:	460f      	mov	r7, r1
 800814c:	4640      	mov	r0, r8
 800814e:	4649      	mov	r1, r9
 8008150:	f7f8 f9fe 	bl	8000550 <__aeabi_dmul>
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	4630      	mov	r0, r6
 800815a:	4639      	mov	r1, r7
 800815c:	f7f8 f842 	bl	80001e4 <__adddf3>
 8008160:	4602      	mov	r2, r0
 8008162:	460b      	mov	r3, r1
 8008164:	4620      	mov	r0, r4
 8008166:	4629      	mov	r1, r5
 8008168:	f7f8 f83a 	bl	80001e0 <__aeabi_dsub>
 800816c:	e7c4      	b.n	80080f8 <__kernel_sin+0xd0>
 800816e:	bf00      	nop
 8008170:	55555549 	.word	0x55555549
 8008174:	3fc55555 	.word	0x3fc55555
 8008178:	3fe00000 	.word	0x3fe00000
 800817c:	5acfd57c 	.word	0x5acfd57c
 8008180:	3de5d93a 	.word	0x3de5d93a
 8008184:	8a2b9ceb 	.word	0x8a2b9ceb
 8008188:	3e5ae5e6 	.word	0x3e5ae5e6
 800818c:	57b1fe7d 	.word	0x57b1fe7d
 8008190:	3ec71de3 	.word	0x3ec71de3
 8008194:	19c161d5 	.word	0x19c161d5
 8008198:	3f2a01a0 	.word	0x3f2a01a0
 800819c:	1110f8a6 	.word	0x1110f8a6
 80081a0:	3f811111 	.word	0x3f811111
 80081a4:	00000000 	.word	0x00000000

080081a8 <__ieee754_rem_pio2>:
 80081a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ac:	ed2d 8b02 	vpush	{d8}
 80081b0:	ec55 4b10 	vmov	r4, r5, d0
 80081b4:	4bca      	ldr	r3, [pc, #808]	; (80084e0 <__ieee754_rem_pio2+0x338>)
 80081b6:	b08b      	sub	sp, #44	; 0x2c
 80081b8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80081bc:	4598      	cmp	r8, r3
 80081be:	4682      	mov	sl, r0
 80081c0:	9502      	str	r5, [sp, #8]
 80081c2:	dc08      	bgt.n	80081d6 <__ieee754_rem_pio2+0x2e>
 80081c4:	2200      	movs	r2, #0
 80081c6:	2300      	movs	r3, #0
 80081c8:	ed80 0b00 	vstr	d0, [r0]
 80081cc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80081d0:	f04f 0b00 	mov.w	fp, #0
 80081d4:	e028      	b.n	8008228 <__ieee754_rem_pio2+0x80>
 80081d6:	4bc3      	ldr	r3, [pc, #780]	; (80084e4 <__ieee754_rem_pio2+0x33c>)
 80081d8:	4598      	cmp	r8, r3
 80081da:	dc78      	bgt.n	80082ce <__ieee754_rem_pio2+0x126>
 80081dc:	9b02      	ldr	r3, [sp, #8]
 80081de:	4ec2      	ldr	r6, [pc, #776]	; (80084e8 <__ieee754_rem_pio2+0x340>)
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	ee10 0a10 	vmov	r0, s0
 80081e6:	a3b0      	add	r3, pc, #704	; (adr r3, 80084a8 <__ieee754_rem_pio2+0x300>)
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	4629      	mov	r1, r5
 80081ee:	dd39      	ble.n	8008264 <__ieee754_rem_pio2+0xbc>
 80081f0:	f7f7 fff6 	bl	80001e0 <__aeabi_dsub>
 80081f4:	45b0      	cmp	r8, r6
 80081f6:	4604      	mov	r4, r0
 80081f8:	460d      	mov	r5, r1
 80081fa:	d01b      	beq.n	8008234 <__ieee754_rem_pio2+0x8c>
 80081fc:	a3ac      	add	r3, pc, #688	; (adr r3, 80084b0 <__ieee754_rem_pio2+0x308>)
 80081fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008202:	f7f7 ffed 	bl	80001e0 <__aeabi_dsub>
 8008206:	4602      	mov	r2, r0
 8008208:	460b      	mov	r3, r1
 800820a:	e9ca 2300 	strd	r2, r3, [sl]
 800820e:	4620      	mov	r0, r4
 8008210:	4629      	mov	r1, r5
 8008212:	f7f7 ffe5 	bl	80001e0 <__aeabi_dsub>
 8008216:	a3a6      	add	r3, pc, #664	; (adr r3, 80084b0 <__ieee754_rem_pio2+0x308>)
 8008218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821c:	f7f7 ffe0 	bl	80001e0 <__aeabi_dsub>
 8008220:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008224:	f04f 0b01 	mov.w	fp, #1
 8008228:	4658      	mov	r0, fp
 800822a:	b00b      	add	sp, #44	; 0x2c
 800822c:	ecbd 8b02 	vpop	{d8}
 8008230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008234:	a3a0      	add	r3, pc, #640	; (adr r3, 80084b8 <__ieee754_rem_pio2+0x310>)
 8008236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823a:	f7f7 ffd1 	bl	80001e0 <__aeabi_dsub>
 800823e:	a3a0      	add	r3, pc, #640	; (adr r3, 80084c0 <__ieee754_rem_pio2+0x318>)
 8008240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008244:	4604      	mov	r4, r0
 8008246:	460d      	mov	r5, r1
 8008248:	f7f7 ffca 	bl	80001e0 <__aeabi_dsub>
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	e9ca 2300 	strd	r2, r3, [sl]
 8008254:	4620      	mov	r0, r4
 8008256:	4629      	mov	r1, r5
 8008258:	f7f7 ffc2 	bl	80001e0 <__aeabi_dsub>
 800825c:	a398      	add	r3, pc, #608	; (adr r3, 80084c0 <__ieee754_rem_pio2+0x318>)
 800825e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008262:	e7db      	b.n	800821c <__ieee754_rem_pio2+0x74>
 8008264:	f7f7 ffbe 	bl	80001e4 <__adddf3>
 8008268:	45b0      	cmp	r8, r6
 800826a:	4604      	mov	r4, r0
 800826c:	460d      	mov	r5, r1
 800826e:	d016      	beq.n	800829e <__ieee754_rem_pio2+0xf6>
 8008270:	a38f      	add	r3, pc, #572	; (adr r3, 80084b0 <__ieee754_rem_pio2+0x308>)
 8008272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008276:	f7f7 ffb5 	bl	80001e4 <__adddf3>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	e9ca 2300 	strd	r2, r3, [sl]
 8008282:	4620      	mov	r0, r4
 8008284:	4629      	mov	r1, r5
 8008286:	f7f7 ffab 	bl	80001e0 <__aeabi_dsub>
 800828a:	a389      	add	r3, pc, #548	; (adr r3, 80084b0 <__ieee754_rem_pio2+0x308>)
 800828c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008290:	f7f7 ffa8 	bl	80001e4 <__adddf3>
 8008294:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8008298:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800829c:	e7c4      	b.n	8008228 <__ieee754_rem_pio2+0x80>
 800829e:	a386      	add	r3, pc, #536	; (adr r3, 80084b8 <__ieee754_rem_pio2+0x310>)
 80082a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a4:	f7f7 ff9e 	bl	80001e4 <__adddf3>
 80082a8:	a385      	add	r3, pc, #532	; (adr r3, 80084c0 <__ieee754_rem_pio2+0x318>)
 80082aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ae:	4604      	mov	r4, r0
 80082b0:	460d      	mov	r5, r1
 80082b2:	f7f7 ff97 	bl	80001e4 <__adddf3>
 80082b6:	4602      	mov	r2, r0
 80082b8:	460b      	mov	r3, r1
 80082ba:	e9ca 2300 	strd	r2, r3, [sl]
 80082be:	4620      	mov	r0, r4
 80082c0:	4629      	mov	r1, r5
 80082c2:	f7f7 ff8d 	bl	80001e0 <__aeabi_dsub>
 80082c6:	a37e      	add	r3, pc, #504	; (adr r3, 80084c0 <__ieee754_rem_pio2+0x318>)
 80082c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082cc:	e7e0      	b.n	8008290 <__ieee754_rem_pio2+0xe8>
 80082ce:	4b87      	ldr	r3, [pc, #540]	; (80084ec <__ieee754_rem_pio2+0x344>)
 80082d0:	4598      	cmp	r8, r3
 80082d2:	f300 80d8 	bgt.w	8008486 <__ieee754_rem_pio2+0x2de>
 80082d6:	f000 f96d 	bl	80085b4 <fabs>
 80082da:	ec55 4b10 	vmov	r4, r5, d0
 80082de:	ee10 0a10 	vmov	r0, s0
 80082e2:	a379      	add	r3, pc, #484	; (adr r3, 80084c8 <__ieee754_rem_pio2+0x320>)
 80082e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e8:	4629      	mov	r1, r5
 80082ea:	f7f8 f931 	bl	8000550 <__aeabi_dmul>
 80082ee:	4b80      	ldr	r3, [pc, #512]	; (80084f0 <__ieee754_rem_pio2+0x348>)
 80082f0:	2200      	movs	r2, #0
 80082f2:	f7f7 ff77 	bl	80001e4 <__adddf3>
 80082f6:	f7f8 fbc5 	bl	8000a84 <__aeabi_d2iz>
 80082fa:	4683      	mov	fp, r0
 80082fc:	f7f8 f8be 	bl	800047c <__aeabi_i2d>
 8008300:	4602      	mov	r2, r0
 8008302:	460b      	mov	r3, r1
 8008304:	ec43 2b18 	vmov	d8, r2, r3
 8008308:	a367      	add	r3, pc, #412	; (adr r3, 80084a8 <__ieee754_rem_pio2+0x300>)
 800830a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830e:	f7f8 f91f 	bl	8000550 <__aeabi_dmul>
 8008312:	4602      	mov	r2, r0
 8008314:	460b      	mov	r3, r1
 8008316:	4620      	mov	r0, r4
 8008318:	4629      	mov	r1, r5
 800831a:	f7f7 ff61 	bl	80001e0 <__aeabi_dsub>
 800831e:	a364      	add	r3, pc, #400	; (adr r3, 80084b0 <__ieee754_rem_pio2+0x308>)
 8008320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008324:	4606      	mov	r6, r0
 8008326:	460f      	mov	r7, r1
 8008328:	ec51 0b18 	vmov	r0, r1, d8
 800832c:	f7f8 f910 	bl	8000550 <__aeabi_dmul>
 8008330:	f1bb 0f1f 	cmp.w	fp, #31
 8008334:	4604      	mov	r4, r0
 8008336:	460d      	mov	r5, r1
 8008338:	dc0d      	bgt.n	8008356 <__ieee754_rem_pio2+0x1ae>
 800833a:	4b6e      	ldr	r3, [pc, #440]	; (80084f4 <__ieee754_rem_pio2+0x34c>)
 800833c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8008340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008344:	4543      	cmp	r3, r8
 8008346:	d006      	beq.n	8008356 <__ieee754_rem_pio2+0x1ae>
 8008348:	4622      	mov	r2, r4
 800834a:	462b      	mov	r3, r5
 800834c:	4630      	mov	r0, r6
 800834e:	4639      	mov	r1, r7
 8008350:	f7f7 ff46 	bl	80001e0 <__aeabi_dsub>
 8008354:	e00e      	b.n	8008374 <__ieee754_rem_pio2+0x1cc>
 8008356:	462b      	mov	r3, r5
 8008358:	4622      	mov	r2, r4
 800835a:	4630      	mov	r0, r6
 800835c:	4639      	mov	r1, r7
 800835e:	f7f7 ff3f 	bl	80001e0 <__aeabi_dsub>
 8008362:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008366:	9303      	str	r3, [sp, #12]
 8008368:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800836c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8008370:	2b10      	cmp	r3, #16
 8008372:	dc02      	bgt.n	800837a <__ieee754_rem_pio2+0x1d2>
 8008374:	e9ca 0100 	strd	r0, r1, [sl]
 8008378:	e039      	b.n	80083ee <__ieee754_rem_pio2+0x246>
 800837a:	a34f      	add	r3, pc, #316	; (adr r3, 80084b8 <__ieee754_rem_pio2+0x310>)
 800837c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008380:	ec51 0b18 	vmov	r0, r1, d8
 8008384:	f7f8 f8e4 	bl	8000550 <__aeabi_dmul>
 8008388:	4604      	mov	r4, r0
 800838a:	460d      	mov	r5, r1
 800838c:	4602      	mov	r2, r0
 800838e:	460b      	mov	r3, r1
 8008390:	4630      	mov	r0, r6
 8008392:	4639      	mov	r1, r7
 8008394:	f7f7 ff24 	bl	80001e0 <__aeabi_dsub>
 8008398:	4602      	mov	r2, r0
 800839a:	460b      	mov	r3, r1
 800839c:	4680      	mov	r8, r0
 800839e:	4689      	mov	r9, r1
 80083a0:	4630      	mov	r0, r6
 80083a2:	4639      	mov	r1, r7
 80083a4:	f7f7 ff1c 	bl	80001e0 <__aeabi_dsub>
 80083a8:	4622      	mov	r2, r4
 80083aa:	462b      	mov	r3, r5
 80083ac:	f7f7 ff18 	bl	80001e0 <__aeabi_dsub>
 80083b0:	a343      	add	r3, pc, #268	; (adr r3, 80084c0 <__ieee754_rem_pio2+0x318>)
 80083b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b6:	4604      	mov	r4, r0
 80083b8:	460d      	mov	r5, r1
 80083ba:	ec51 0b18 	vmov	r0, r1, d8
 80083be:	f7f8 f8c7 	bl	8000550 <__aeabi_dmul>
 80083c2:	4622      	mov	r2, r4
 80083c4:	462b      	mov	r3, r5
 80083c6:	f7f7 ff0b 	bl	80001e0 <__aeabi_dsub>
 80083ca:	4602      	mov	r2, r0
 80083cc:	460b      	mov	r3, r1
 80083ce:	4604      	mov	r4, r0
 80083d0:	460d      	mov	r5, r1
 80083d2:	4640      	mov	r0, r8
 80083d4:	4649      	mov	r1, r9
 80083d6:	f7f7 ff03 	bl	80001e0 <__aeabi_dsub>
 80083da:	9a03      	ldr	r2, [sp, #12]
 80083dc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	2b31      	cmp	r3, #49	; 0x31
 80083e4:	dc24      	bgt.n	8008430 <__ieee754_rem_pio2+0x288>
 80083e6:	e9ca 0100 	strd	r0, r1, [sl]
 80083ea:	4646      	mov	r6, r8
 80083ec:	464f      	mov	r7, r9
 80083ee:	e9da 8900 	ldrd	r8, r9, [sl]
 80083f2:	4630      	mov	r0, r6
 80083f4:	4642      	mov	r2, r8
 80083f6:	464b      	mov	r3, r9
 80083f8:	4639      	mov	r1, r7
 80083fa:	f7f7 fef1 	bl	80001e0 <__aeabi_dsub>
 80083fe:	462b      	mov	r3, r5
 8008400:	4622      	mov	r2, r4
 8008402:	f7f7 feed 	bl	80001e0 <__aeabi_dsub>
 8008406:	9b02      	ldr	r3, [sp, #8]
 8008408:	2b00      	cmp	r3, #0
 800840a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800840e:	f6bf af0b 	bge.w	8008228 <__ieee754_rem_pio2+0x80>
 8008412:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008416:	f8ca 3004 	str.w	r3, [sl, #4]
 800841a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800841e:	f8ca 8000 	str.w	r8, [sl]
 8008422:	f8ca 0008 	str.w	r0, [sl, #8]
 8008426:	f8ca 300c 	str.w	r3, [sl, #12]
 800842a:	f1cb 0b00 	rsb	fp, fp, #0
 800842e:	e6fb      	b.n	8008228 <__ieee754_rem_pio2+0x80>
 8008430:	a327      	add	r3, pc, #156	; (adr r3, 80084d0 <__ieee754_rem_pio2+0x328>)
 8008432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008436:	ec51 0b18 	vmov	r0, r1, d8
 800843a:	f7f8 f889 	bl	8000550 <__aeabi_dmul>
 800843e:	4604      	mov	r4, r0
 8008440:	460d      	mov	r5, r1
 8008442:	4602      	mov	r2, r0
 8008444:	460b      	mov	r3, r1
 8008446:	4640      	mov	r0, r8
 8008448:	4649      	mov	r1, r9
 800844a:	f7f7 fec9 	bl	80001e0 <__aeabi_dsub>
 800844e:	4602      	mov	r2, r0
 8008450:	460b      	mov	r3, r1
 8008452:	4606      	mov	r6, r0
 8008454:	460f      	mov	r7, r1
 8008456:	4640      	mov	r0, r8
 8008458:	4649      	mov	r1, r9
 800845a:	f7f7 fec1 	bl	80001e0 <__aeabi_dsub>
 800845e:	4622      	mov	r2, r4
 8008460:	462b      	mov	r3, r5
 8008462:	f7f7 febd 	bl	80001e0 <__aeabi_dsub>
 8008466:	a31c      	add	r3, pc, #112	; (adr r3, 80084d8 <__ieee754_rem_pio2+0x330>)
 8008468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846c:	4604      	mov	r4, r0
 800846e:	460d      	mov	r5, r1
 8008470:	ec51 0b18 	vmov	r0, r1, d8
 8008474:	f7f8 f86c 	bl	8000550 <__aeabi_dmul>
 8008478:	4622      	mov	r2, r4
 800847a:	462b      	mov	r3, r5
 800847c:	f7f7 feb0 	bl	80001e0 <__aeabi_dsub>
 8008480:	4604      	mov	r4, r0
 8008482:	460d      	mov	r5, r1
 8008484:	e760      	b.n	8008348 <__ieee754_rem_pio2+0x1a0>
 8008486:	4b1c      	ldr	r3, [pc, #112]	; (80084f8 <__ieee754_rem_pio2+0x350>)
 8008488:	4598      	cmp	r8, r3
 800848a:	dd37      	ble.n	80084fc <__ieee754_rem_pio2+0x354>
 800848c:	ee10 2a10 	vmov	r2, s0
 8008490:	462b      	mov	r3, r5
 8008492:	4620      	mov	r0, r4
 8008494:	4629      	mov	r1, r5
 8008496:	f7f7 fea3 	bl	80001e0 <__aeabi_dsub>
 800849a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800849e:	e9ca 0100 	strd	r0, r1, [sl]
 80084a2:	e695      	b.n	80081d0 <__ieee754_rem_pio2+0x28>
 80084a4:	f3af 8000 	nop.w
 80084a8:	54400000 	.word	0x54400000
 80084ac:	3ff921fb 	.word	0x3ff921fb
 80084b0:	1a626331 	.word	0x1a626331
 80084b4:	3dd0b461 	.word	0x3dd0b461
 80084b8:	1a600000 	.word	0x1a600000
 80084bc:	3dd0b461 	.word	0x3dd0b461
 80084c0:	2e037073 	.word	0x2e037073
 80084c4:	3ba3198a 	.word	0x3ba3198a
 80084c8:	6dc9c883 	.word	0x6dc9c883
 80084cc:	3fe45f30 	.word	0x3fe45f30
 80084d0:	2e000000 	.word	0x2e000000
 80084d4:	3ba3198a 	.word	0x3ba3198a
 80084d8:	252049c1 	.word	0x252049c1
 80084dc:	397b839a 	.word	0x397b839a
 80084e0:	3fe921fb 	.word	0x3fe921fb
 80084e4:	4002d97b 	.word	0x4002d97b
 80084e8:	3ff921fb 	.word	0x3ff921fb
 80084ec:	413921fb 	.word	0x413921fb
 80084f0:	3fe00000 	.word	0x3fe00000
 80084f4:	08008ea0 	.word	0x08008ea0
 80084f8:	7fefffff 	.word	0x7fefffff
 80084fc:	ea4f 5628 	mov.w	r6, r8, asr #20
 8008500:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 8008504:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8008508:	4620      	mov	r0, r4
 800850a:	460d      	mov	r5, r1
 800850c:	f7f8 faba 	bl	8000a84 <__aeabi_d2iz>
 8008510:	f7f7 ffb4 	bl	800047c <__aeabi_i2d>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	4620      	mov	r0, r4
 800851a:	4629      	mov	r1, r5
 800851c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008520:	f7f7 fe5e 	bl	80001e0 <__aeabi_dsub>
 8008524:	4b21      	ldr	r3, [pc, #132]	; (80085ac <__ieee754_rem_pio2+0x404>)
 8008526:	2200      	movs	r2, #0
 8008528:	f7f8 f812 	bl	8000550 <__aeabi_dmul>
 800852c:	460d      	mov	r5, r1
 800852e:	4604      	mov	r4, r0
 8008530:	f7f8 faa8 	bl	8000a84 <__aeabi_d2iz>
 8008534:	f7f7 ffa2 	bl	800047c <__aeabi_i2d>
 8008538:	4602      	mov	r2, r0
 800853a:	460b      	mov	r3, r1
 800853c:	4620      	mov	r0, r4
 800853e:	4629      	mov	r1, r5
 8008540:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008544:	f7f7 fe4c 	bl	80001e0 <__aeabi_dsub>
 8008548:	4b18      	ldr	r3, [pc, #96]	; (80085ac <__ieee754_rem_pio2+0x404>)
 800854a:	2200      	movs	r2, #0
 800854c:	f7f8 f800 	bl	8000550 <__aeabi_dmul>
 8008550:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008554:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8008558:	2703      	movs	r7, #3
 800855a:	2400      	movs	r4, #0
 800855c:	2500      	movs	r5, #0
 800855e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8008562:	4622      	mov	r2, r4
 8008564:	462b      	mov	r3, r5
 8008566:	46b9      	mov	r9, r7
 8008568:	3f01      	subs	r7, #1
 800856a:	f7f8 fa59 	bl	8000a20 <__aeabi_dcmpeq>
 800856e:	2800      	cmp	r0, #0
 8008570:	d1f5      	bne.n	800855e <__ieee754_rem_pio2+0x3b6>
 8008572:	4b0f      	ldr	r3, [pc, #60]	; (80085b0 <__ieee754_rem_pio2+0x408>)
 8008574:	9301      	str	r3, [sp, #4]
 8008576:	2302      	movs	r3, #2
 8008578:	9300      	str	r3, [sp, #0]
 800857a:	4632      	mov	r2, r6
 800857c:	464b      	mov	r3, r9
 800857e:	4651      	mov	r1, sl
 8008580:	a804      	add	r0, sp, #16
 8008582:	f000 f821 	bl	80085c8 <__kernel_rem_pio2>
 8008586:	9b02      	ldr	r3, [sp, #8]
 8008588:	2b00      	cmp	r3, #0
 800858a:	4683      	mov	fp, r0
 800858c:	f6bf ae4c 	bge.w	8008228 <__ieee754_rem_pio2+0x80>
 8008590:	e9da 2100 	ldrd	r2, r1, [sl]
 8008594:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008598:	e9ca 2300 	strd	r2, r3, [sl]
 800859c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80085a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085a4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80085a8:	e73f      	b.n	800842a <__ieee754_rem_pio2+0x282>
 80085aa:	bf00      	nop
 80085ac:	41700000 	.word	0x41700000
 80085b0:	08008f20 	.word	0x08008f20

080085b4 <fabs>:
 80085b4:	ec51 0b10 	vmov	r0, r1, d0
 80085b8:	ee10 2a10 	vmov	r2, s0
 80085bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80085c0:	ec43 2b10 	vmov	d0, r2, r3
 80085c4:	4770      	bx	lr
	...

080085c8 <__kernel_rem_pio2>:
 80085c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085cc:	ed2d 8b02 	vpush	{d8}
 80085d0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80085d4:	f112 0f14 	cmn.w	r2, #20
 80085d8:	9306      	str	r3, [sp, #24]
 80085da:	9104      	str	r1, [sp, #16]
 80085dc:	4bc2      	ldr	r3, [pc, #776]	; (80088e8 <__kernel_rem_pio2+0x320>)
 80085de:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80085e0:	9009      	str	r0, [sp, #36]	; 0x24
 80085e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	9b06      	ldr	r3, [sp, #24]
 80085ea:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80085ee:	bfa8      	it	ge
 80085f0:	1ed4      	subge	r4, r2, #3
 80085f2:	9305      	str	r3, [sp, #20]
 80085f4:	bfb2      	itee	lt
 80085f6:	2400      	movlt	r4, #0
 80085f8:	2318      	movge	r3, #24
 80085fa:	fb94 f4f3 	sdivge	r4, r4, r3
 80085fe:	f06f 0317 	mvn.w	r3, #23
 8008602:	fb04 3303 	mla	r3, r4, r3, r3
 8008606:	eb03 0a02 	add.w	sl, r3, r2
 800860a:	9b00      	ldr	r3, [sp, #0]
 800860c:	9a05      	ldr	r2, [sp, #20]
 800860e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 80088d8 <__kernel_rem_pio2+0x310>
 8008612:	eb03 0802 	add.w	r8, r3, r2
 8008616:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008618:	1aa7      	subs	r7, r4, r2
 800861a:	ae20      	add	r6, sp, #128	; 0x80
 800861c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008620:	2500      	movs	r5, #0
 8008622:	4545      	cmp	r5, r8
 8008624:	dd13      	ble.n	800864e <__kernel_rem_pio2+0x86>
 8008626:	9b06      	ldr	r3, [sp, #24]
 8008628:	aa20      	add	r2, sp, #128	; 0x80
 800862a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800862e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8008632:	f04f 0800 	mov.w	r8, #0
 8008636:	9b00      	ldr	r3, [sp, #0]
 8008638:	4598      	cmp	r8, r3
 800863a:	dc31      	bgt.n	80086a0 <__kernel_rem_pio2+0xd8>
 800863c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 80088d8 <__kernel_rem_pio2+0x310>
 8008640:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008644:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008648:	462f      	mov	r7, r5
 800864a:	2600      	movs	r6, #0
 800864c:	e01b      	b.n	8008686 <__kernel_rem_pio2+0xbe>
 800864e:	42ef      	cmn	r7, r5
 8008650:	d407      	bmi.n	8008662 <__kernel_rem_pio2+0x9a>
 8008652:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008656:	f7f7 ff11 	bl	800047c <__aeabi_i2d>
 800865a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800865e:	3501      	adds	r5, #1
 8008660:	e7df      	b.n	8008622 <__kernel_rem_pio2+0x5a>
 8008662:	ec51 0b18 	vmov	r0, r1, d8
 8008666:	e7f8      	b.n	800865a <__kernel_rem_pio2+0x92>
 8008668:	e9d7 2300 	ldrd	r2, r3, [r7]
 800866c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008670:	f7f7 ff6e 	bl	8000550 <__aeabi_dmul>
 8008674:	4602      	mov	r2, r0
 8008676:	460b      	mov	r3, r1
 8008678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800867c:	f7f7 fdb2 	bl	80001e4 <__adddf3>
 8008680:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008684:	3601      	adds	r6, #1
 8008686:	9b05      	ldr	r3, [sp, #20]
 8008688:	429e      	cmp	r6, r3
 800868a:	f1a7 0708 	sub.w	r7, r7, #8
 800868e:	ddeb      	ble.n	8008668 <__kernel_rem_pio2+0xa0>
 8008690:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008694:	f108 0801 	add.w	r8, r8, #1
 8008698:	ecab 7b02 	vstmia	fp!, {d7}
 800869c:	3508      	adds	r5, #8
 800869e:	e7ca      	b.n	8008636 <__kernel_rem_pio2+0x6e>
 80086a0:	9b00      	ldr	r3, [sp, #0]
 80086a2:	aa0c      	add	r2, sp, #48	; 0x30
 80086a4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80086a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80086aa:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80086ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80086b0:	9c00      	ldr	r4, [sp, #0]
 80086b2:	930a      	str	r3, [sp, #40]	; 0x28
 80086b4:	00e3      	lsls	r3, r4, #3
 80086b6:	9308      	str	r3, [sp, #32]
 80086b8:	ab98      	add	r3, sp, #608	; 0x260
 80086ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80086be:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80086c2:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80086c6:	ab70      	add	r3, sp, #448	; 0x1c0
 80086c8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80086cc:	46c3      	mov	fp, r8
 80086ce:	46a1      	mov	r9, r4
 80086d0:	f1b9 0f00 	cmp.w	r9, #0
 80086d4:	f1a5 0508 	sub.w	r5, r5, #8
 80086d8:	dc77      	bgt.n	80087ca <__kernel_rem_pio2+0x202>
 80086da:	ec47 6b10 	vmov	d0, r6, r7
 80086de:	4650      	mov	r0, sl
 80086e0:	f000 fac2 	bl	8008c68 <scalbn>
 80086e4:	ec57 6b10 	vmov	r6, r7, d0
 80086e8:	2200      	movs	r2, #0
 80086ea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80086ee:	ee10 0a10 	vmov	r0, s0
 80086f2:	4639      	mov	r1, r7
 80086f4:	f7f7 ff2c 	bl	8000550 <__aeabi_dmul>
 80086f8:	ec41 0b10 	vmov	d0, r0, r1
 80086fc:	f000 fb34 	bl	8008d68 <floor>
 8008700:	4b7a      	ldr	r3, [pc, #488]	; (80088ec <__kernel_rem_pio2+0x324>)
 8008702:	ec51 0b10 	vmov	r0, r1, d0
 8008706:	2200      	movs	r2, #0
 8008708:	f7f7 ff22 	bl	8000550 <__aeabi_dmul>
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	4630      	mov	r0, r6
 8008712:	4639      	mov	r1, r7
 8008714:	f7f7 fd64 	bl	80001e0 <__aeabi_dsub>
 8008718:	460f      	mov	r7, r1
 800871a:	4606      	mov	r6, r0
 800871c:	f7f8 f9b2 	bl	8000a84 <__aeabi_d2iz>
 8008720:	9002      	str	r0, [sp, #8]
 8008722:	f7f7 feab 	bl	800047c <__aeabi_i2d>
 8008726:	4602      	mov	r2, r0
 8008728:	460b      	mov	r3, r1
 800872a:	4630      	mov	r0, r6
 800872c:	4639      	mov	r1, r7
 800872e:	f7f7 fd57 	bl	80001e0 <__aeabi_dsub>
 8008732:	f1ba 0f00 	cmp.w	sl, #0
 8008736:	4606      	mov	r6, r0
 8008738:	460f      	mov	r7, r1
 800873a:	dd6d      	ble.n	8008818 <__kernel_rem_pio2+0x250>
 800873c:	1e61      	subs	r1, r4, #1
 800873e:	ab0c      	add	r3, sp, #48	; 0x30
 8008740:	9d02      	ldr	r5, [sp, #8]
 8008742:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008746:	f1ca 0018 	rsb	r0, sl, #24
 800874a:	fa43 f200 	asr.w	r2, r3, r0
 800874e:	4415      	add	r5, r2
 8008750:	4082      	lsls	r2, r0
 8008752:	1a9b      	subs	r3, r3, r2
 8008754:	aa0c      	add	r2, sp, #48	; 0x30
 8008756:	9502      	str	r5, [sp, #8]
 8008758:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800875c:	f1ca 0217 	rsb	r2, sl, #23
 8008760:	fa43 fb02 	asr.w	fp, r3, r2
 8008764:	f1bb 0f00 	cmp.w	fp, #0
 8008768:	dd65      	ble.n	8008836 <__kernel_rem_pio2+0x26e>
 800876a:	9b02      	ldr	r3, [sp, #8]
 800876c:	2200      	movs	r2, #0
 800876e:	3301      	adds	r3, #1
 8008770:	9302      	str	r3, [sp, #8]
 8008772:	4615      	mov	r5, r2
 8008774:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008778:	4294      	cmp	r4, r2
 800877a:	f300 809f 	bgt.w	80088bc <__kernel_rem_pio2+0x2f4>
 800877e:	f1ba 0f00 	cmp.w	sl, #0
 8008782:	dd07      	ble.n	8008794 <__kernel_rem_pio2+0x1cc>
 8008784:	f1ba 0f01 	cmp.w	sl, #1
 8008788:	f000 80c1 	beq.w	800890e <__kernel_rem_pio2+0x346>
 800878c:	f1ba 0f02 	cmp.w	sl, #2
 8008790:	f000 80c7 	beq.w	8008922 <__kernel_rem_pio2+0x35a>
 8008794:	f1bb 0f02 	cmp.w	fp, #2
 8008798:	d14d      	bne.n	8008836 <__kernel_rem_pio2+0x26e>
 800879a:	4632      	mov	r2, r6
 800879c:	463b      	mov	r3, r7
 800879e:	4954      	ldr	r1, [pc, #336]	; (80088f0 <__kernel_rem_pio2+0x328>)
 80087a0:	2000      	movs	r0, #0
 80087a2:	f7f7 fd1d 	bl	80001e0 <__aeabi_dsub>
 80087a6:	4606      	mov	r6, r0
 80087a8:	460f      	mov	r7, r1
 80087aa:	2d00      	cmp	r5, #0
 80087ac:	d043      	beq.n	8008836 <__kernel_rem_pio2+0x26e>
 80087ae:	4650      	mov	r0, sl
 80087b0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80088e0 <__kernel_rem_pio2+0x318>
 80087b4:	f000 fa58 	bl	8008c68 <scalbn>
 80087b8:	4630      	mov	r0, r6
 80087ba:	4639      	mov	r1, r7
 80087bc:	ec53 2b10 	vmov	r2, r3, d0
 80087c0:	f7f7 fd0e 	bl	80001e0 <__aeabi_dsub>
 80087c4:	4606      	mov	r6, r0
 80087c6:	460f      	mov	r7, r1
 80087c8:	e035      	b.n	8008836 <__kernel_rem_pio2+0x26e>
 80087ca:	4b4a      	ldr	r3, [pc, #296]	; (80088f4 <__kernel_rem_pio2+0x32c>)
 80087cc:	2200      	movs	r2, #0
 80087ce:	4630      	mov	r0, r6
 80087d0:	4639      	mov	r1, r7
 80087d2:	f7f7 febd 	bl	8000550 <__aeabi_dmul>
 80087d6:	f7f8 f955 	bl	8000a84 <__aeabi_d2iz>
 80087da:	f7f7 fe4f 	bl	800047c <__aeabi_i2d>
 80087de:	4602      	mov	r2, r0
 80087e0:	460b      	mov	r3, r1
 80087e2:	ec43 2b18 	vmov	d8, r2, r3
 80087e6:	4b44      	ldr	r3, [pc, #272]	; (80088f8 <__kernel_rem_pio2+0x330>)
 80087e8:	2200      	movs	r2, #0
 80087ea:	f7f7 feb1 	bl	8000550 <__aeabi_dmul>
 80087ee:	4602      	mov	r2, r0
 80087f0:	460b      	mov	r3, r1
 80087f2:	4630      	mov	r0, r6
 80087f4:	4639      	mov	r1, r7
 80087f6:	f7f7 fcf3 	bl	80001e0 <__aeabi_dsub>
 80087fa:	f7f8 f943 	bl	8000a84 <__aeabi_d2iz>
 80087fe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008802:	f84b 0b04 	str.w	r0, [fp], #4
 8008806:	ec51 0b18 	vmov	r0, r1, d8
 800880a:	f7f7 fceb 	bl	80001e4 <__adddf3>
 800880e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8008812:	4606      	mov	r6, r0
 8008814:	460f      	mov	r7, r1
 8008816:	e75b      	b.n	80086d0 <__kernel_rem_pio2+0x108>
 8008818:	d106      	bne.n	8008828 <__kernel_rem_pio2+0x260>
 800881a:	1e63      	subs	r3, r4, #1
 800881c:	aa0c      	add	r2, sp, #48	; 0x30
 800881e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008822:	ea4f 5be3 	mov.w	fp, r3, asr #23
 8008826:	e79d      	b.n	8008764 <__kernel_rem_pio2+0x19c>
 8008828:	4b34      	ldr	r3, [pc, #208]	; (80088fc <__kernel_rem_pio2+0x334>)
 800882a:	2200      	movs	r2, #0
 800882c:	f7f8 f916 	bl	8000a5c <__aeabi_dcmpge>
 8008830:	2800      	cmp	r0, #0
 8008832:	d140      	bne.n	80088b6 <__kernel_rem_pio2+0x2ee>
 8008834:	4683      	mov	fp, r0
 8008836:	2200      	movs	r2, #0
 8008838:	2300      	movs	r3, #0
 800883a:	4630      	mov	r0, r6
 800883c:	4639      	mov	r1, r7
 800883e:	f7f8 f8ef 	bl	8000a20 <__aeabi_dcmpeq>
 8008842:	2800      	cmp	r0, #0
 8008844:	f000 80c1 	beq.w	80089ca <__kernel_rem_pio2+0x402>
 8008848:	1e65      	subs	r5, r4, #1
 800884a:	462b      	mov	r3, r5
 800884c:	2200      	movs	r2, #0
 800884e:	9900      	ldr	r1, [sp, #0]
 8008850:	428b      	cmp	r3, r1
 8008852:	da6d      	bge.n	8008930 <__kernel_rem_pio2+0x368>
 8008854:	2a00      	cmp	r2, #0
 8008856:	f000 808a 	beq.w	800896e <__kernel_rem_pio2+0x3a6>
 800885a:	ab0c      	add	r3, sp, #48	; 0x30
 800885c:	f1aa 0a18 	sub.w	sl, sl, #24
 8008860:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8008864:	2b00      	cmp	r3, #0
 8008866:	f000 80ae 	beq.w	80089c6 <__kernel_rem_pio2+0x3fe>
 800886a:	4650      	mov	r0, sl
 800886c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80088e0 <__kernel_rem_pio2+0x318>
 8008870:	f000 f9fa 	bl	8008c68 <scalbn>
 8008874:	1c6b      	adds	r3, r5, #1
 8008876:	00da      	lsls	r2, r3, #3
 8008878:	9205      	str	r2, [sp, #20]
 800887a:	ec57 6b10 	vmov	r6, r7, d0
 800887e:	aa70      	add	r2, sp, #448	; 0x1c0
 8008880:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80088f4 <__kernel_rem_pio2+0x32c>
 8008884:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8008888:	462c      	mov	r4, r5
 800888a:	f04f 0800 	mov.w	r8, #0
 800888e:	2c00      	cmp	r4, #0
 8008890:	f280 80d4 	bge.w	8008a3c <__kernel_rem_pio2+0x474>
 8008894:	462c      	mov	r4, r5
 8008896:	2c00      	cmp	r4, #0
 8008898:	f2c0 8102 	blt.w	8008aa0 <__kernel_rem_pio2+0x4d8>
 800889c:	4b18      	ldr	r3, [pc, #96]	; (8008900 <__kernel_rem_pio2+0x338>)
 800889e:	461e      	mov	r6, r3
 80088a0:	ab70      	add	r3, sp, #448	; 0x1c0
 80088a2:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 80088a6:	1b2b      	subs	r3, r5, r4
 80088a8:	f04f 0900 	mov.w	r9, #0
 80088ac:	f04f 0a00 	mov.w	sl, #0
 80088b0:	2700      	movs	r7, #0
 80088b2:	9306      	str	r3, [sp, #24]
 80088b4:	e0e6      	b.n	8008a84 <__kernel_rem_pio2+0x4bc>
 80088b6:	f04f 0b02 	mov.w	fp, #2
 80088ba:	e756      	b.n	800876a <__kernel_rem_pio2+0x1a2>
 80088bc:	f8d8 3000 	ldr.w	r3, [r8]
 80088c0:	bb05      	cbnz	r5, 8008904 <__kernel_rem_pio2+0x33c>
 80088c2:	b123      	cbz	r3, 80088ce <__kernel_rem_pio2+0x306>
 80088c4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80088c8:	f8c8 3000 	str.w	r3, [r8]
 80088cc:	2301      	movs	r3, #1
 80088ce:	3201      	adds	r2, #1
 80088d0:	f108 0804 	add.w	r8, r8, #4
 80088d4:	461d      	mov	r5, r3
 80088d6:	e74f      	b.n	8008778 <__kernel_rem_pio2+0x1b0>
	...
 80088e4:	3ff00000 	.word	0x3ff00000
 80088e8:	08009068 	.word	0x08009068
 80088ec:	40200000 	.word	0x40200000
 80088f0:	3ff00000 	.word	0x3ff00000
 80088f4:	3e700000 	.word	0x3e700000
 80088f8:	41700000 	.word	0x41700000
 80088fc:	3fe00000 	.word	0x3fe00000
 8008900:	08009028 	.word	0x08009028
 8008904:	1acb      	subs	r3, r1, r3
 8008906:	f8c8 3000 	str.w	r3, [r8]
 800890a:	462b      	mov	r3, r5
 800890c:	e7df      	b.n	80088ce <__kernel_rem_pio2+0x306>
 800890e:	1e62      	subs	r2, r4, #1
 8008910:	ab0c      	add	r3, sp, #48	; 0x30
 8008912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008916:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800891a:	a90c      	add	r1, sp, #48	; 0x30
 800891c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8008920:	e738      	b.n	8008794 <__kernel_rem_pio2+0x1cc>
 8008922:	1e62      	subs	r2, r4, #1
 8008924:	ab0c      	add	r3, sp, #48	; 0x30
 8008926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800892a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800892e:	e7f4      	b.n	800891a <__kernel_rem_pio2+0x352>
 8008930:	a90c      	add	r1, sp, #48	; 0x30
 8008932:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008936:	3b01      	subs	r3, #1
 8008938:	430a      	orrs	r2, r1
 800893a:	e788      	b.n	800884e <__kernel_rem_pio2+0x286>
 800893c:	3301      	adds	r3, #1
 800893e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008942:	2900      	cmp	r1, #0
 8008944:	d0fa      	beq.n	800893c <__kernel_rem_pio2+0x374>
 8008946:	9a08      	ldr	r2, [sp, #32]
 8008948:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800894c:	446a      	add	r2, sp
 800894e:	3a98      	subs	r2, #152	; 0x98
 8008950:	9208      	str	r2, [sp, #32]
 8008952:	9a06      	ldr	r2, [sp, #24]
 8008954:	a920      	add	r1, sp, #128	; 0x80
 8008956:	18a2      	adds	r2, r4, r2
 8008958:	18e3      	adds	r3, r4, r3
 800895a:	f104 0801 	add.w	r8, r4, #1
 800895e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8008962:	9302      	str	r3, [sp, #8]
 8008964:	9b02      	ldr	r3, [sp, #8]
 8008966:	4543      	cmp	r3, r8
 8008968:	da04      	bge.n	8008974 <__kernel_rem_pio2+0x3ac>
 800896a:	461c      	mov	r4, r3
 800896c:	e6a2      	b.n	80086b4 <__kernel_rem_pio2+0xec>
 800896e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008970:	2301      	movs	r3, #1
 8008972:	e7e4      	b.n	800893e <__kernel_rem_pio2+0x376>
 8008974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008976:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800897a:	f7f7 fd7f 	bl	800047c <__aeabi_i2d>
 800897e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8008982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008984:	46ab      	mov	fp, r5
 8008986:	461c      	mov	r4, r3
 8008988:	f04f 0900 	mov.w	r9, #0
 800898c:	2600      	movs	r6, #0
 800898e:	2700      	movs	r7, #0
 8008990:	9b05      	ldr	r3, [sp, #20]
 8008992:	4599      	cmp	r9, r3
 8008994:	dd06      	ble.n	80089a4 <__kernel_rem_pio2+0x3dc>
 8008996:	9b08      	ldr	r3, [sp, #32]
 8008998:	e8e3 6702 	strd	r6, r7, [r3], #8
 800899c:	f108 0801 	add.w	r8, r8, #1
 80089a0:	9308      	str	r3, [sp, #32]
 80089a2:	e7df      	b.n	8008964 <__kernel_rem_pio2+0x39c>
 80089a4:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80089a8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80089ac:	f7f7 fdd0 	bl	8000550 <__aeabi_dmul>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	4630      	mov	r0, r6
 80089b6:	4639      	mov	r1, r7
 80089b8:	f7f7 fc14 	bl	80001e4 <__adddf3>
 80089bc:	f109 0901 	add.w	r9, r9, #1
 80089c0:	4606      	mov	r6, r0
 80089c2:	460f      	mov	r7, r1
 80089c4:	e7e4      	b.n	8008990 <__kernel_rem_pio2+0x3c8>
 80089c6:	3d01      	subs	r5, #1
 80089c8:	e747      	b.n	800885a <__kernel_rem_pio2+0x292>
 80089ca:	ec47 6b10 	vmov	d0, r6, r7
 80089ce:	f1ca 0000 	rsb	r0, sl, #0
 80089d2:	f000 f949 	bl	8008c68 <scalbn>
 80089d6:	ec57 6b10 	vmov	r6, r7, d0
 80089da:	4ba0      	ldr	r3, [pc, #640]	; (8008c5c <__kernel_rem_pio2+0x694>)
 80089dc:	ee10 0a10 	vmov	r0, s0
 80089e0:	2200      	movs	r2, #0
 80089e2:	4639      	mov	r1, r7
 80089e4:	f7f8 f83a 	bl	8000a5c <__aeabi_dcmpge>
 80089e8:	b1f8      	cbz	r0, 8008a2a <__kernel_rem_pio2+0x462>
 80089ea:	4b9d      	ldr	r3, [pc, #628]	; (8008c60 <__kernel_rem_pio2+0x698>)
 80089ec:	2200      	movs	r2, #0
 80089ee:	4630      	mov	r0, r6
 80089f0:	4639      	mov	r1, r7
 80089f2:	f7f7 fdad 	bl	8000550 <__aeabi_dmul>
 80089f6:	f7f8 f845 	bl	8000a84 <__aeabi_d2iz>
 80089fa:	4680      	mov	r8, r0
 80089fc:	f7f7 fd3e 	bl	800047c <__aeabi_i2d>
 8008a00:	4b96      	ldr	r3, [pc, #600]	; (8008c5c <__kernel_rem_pio2+0x694>)
 8008a02:	2200      	movs	r2, #0
 8008a04:	f7f7 fda4 	bl	8000550 <__aeabi_dmul>
 8008a08:	460b      	mov	r3, r1
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	4639      	mov	r1, r7
 8008a0e:	4630      	mov	r0, r6
 8008a10:	f7f7 fbe6 	bl	80001e0 <__aeabi_dsub>
 8008a14:	f7f8 f836 	bl	8000a84 <__aeabi_d2iz>
 8008a18:	1c65      	adds	r5, r4, #1
 8008a1a:	ab0c      	add	r3, sp, #48	; 0x30
 8008a1c:	f10a 0a18 	add.w	sl, sl, #24
 8008a20:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008a24:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8008a28:	e71f      	b.n	800886a <__kernel_rem_pio2+0x2a2>
 8008a2a:	4630      	mov	r0, r6
 8008a2c:	4639      	mov	r1, r7
 8008a2e:	f7f8 f829 	bl	8000a84 <__aeabi_d2iz>
 8008a32:	ab0c      	add	r3, sp, #48	; 0x30
 8008a34:	4625      	mov	r5, r4
 8008a36:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008a3a:	e716      	b.n	800886a <__kernel_rem_pio2+0x2a2>
 8008a3c:	ab0c      	add	r3, sp, #48	; 0x30
 8008a3e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008a42:	f7f7 fd1b 	bl	800047c <__aeabi_i2d>
 8008a46:	4632      	mov	r2, r6
 8008a48:	463b      	mov	r3, r7
 8008a4a:	f7f7 fd81 	bl	8000550 <__aeabi_dmul>
 8008a4e:	4642      	mov	r2, r8
 8008a50:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8008a54:	464b      	mov	r3, r9
 8008a56:	4630      	mov	r0, r6
 8008a58:	4639      	mov	r1, r7
 8008a5a:	f7f7 fd79 	bl	8000550 <__aeabi_dmul>
 8008a5e:	3c01      	subs	r4, #1
 8008a60:	4606      	mov	r6, r0
 8008a62:	460f      	mov	r7, r1
 8008a64:	e713      	b.n	800888e <__kernel_rem_pio2+0x2c6>
 8008a66:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8008a6a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8008a6e:	f7f7 fd6f 	bl	8000550 <__aeabi_dmul>
 8008a72:	4602      	mov	r2, r0
 8008a74:	460b      	mov	r3, r1
 8008a76:	4648      	mov	r0, r9
 8008a78:	4651      	mov	r1, sl
 8008a7a:	f7f7 fbb3 	bl	80001e4 <__adddf3>
 8008a7e:	3701      	adds	r7, #1
 8008a80:	4681      	mov	r9, r0
 8008a82:	468a      	mov	sl, r1
 8008a84:	9b00      	ldr	r3, [sp, #0]
 8008a86:	429f      	cmp	r7, r3
 8008a88:	dc02      	bgt.n	8008a90 <__kernel_rem_pio2+0x4c8>
 8008a8a:	9b06      	ldr	r3, [sp, #24]
 8008a8c:	429f      	cmp	r7, r3
 8008a8e:	ddea      	ble.n	8008a66 <__kernel_rem_pio2+0x49e>
 8008a90:	9a06      	ldr	r2, [sp, #24]
 8008a92:	ab48      	add	r3, sp, #288	; 0x120
 8008a94:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8008a98:	e9c6 9a00 	strd	r9, sl, [r6]
 8008a9c:	3c01      	subs	r4, #1
 8008a9e:	e6fa      	b.n	8008896 <__kernel_rem_pio2+0x2ce>
 8008aa0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008aa2:	2b02      	cmp	r3, #2
 8008aa4:	dc0b      	bgt.n	8008abe <__kernel_rem_pio2+0x4f6>
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	dc39      	bgt.n	8008b1e <__kernel_rem_pio2+0x556>
 8008aaa:	d05d      	beq.n	8008b68 <__kernel_rem_pio2+0x5a0>
 8008aac:	9b02      	ldr	r3, [sp, #8]
 8008aae:	f003 0007 	and.w	r0, r3, #7
 8008ab2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8008ab6:	ecbd 8b02 	vpop	{d8}
 8008aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008abe:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8008ac0:	2b03      	cmp	r3, #3
 8008ac2:	d1f3      	bne.n	8008aac <__kernel_rem_pio2+0x4e4>
 8008ac4:	9b05      	ldr	r3, [sp, #20]
 8008ac6:	9500      	str	r5, [sp, #0]
 8008ac8:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8008acc:	eb0d 0403 	add.w	r4, sp, r3
 8008ad0:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8008ad4:	46a2      	mov	sl, r4
 8008ad6:	9b00      	ldr	r3, [sp, #0]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	f1aa 0a08 	sub.w	sl, sl, #8
 8008ade:	dc69      	bgt.n	8008bb4 <__kernel_rem_pio2+0x5ec>
 8008ae0:	46aa      	mov	sl, r5
 8008ae2:	f1ba 0f01 	cmp.w	sl, #1
 8008ae6:	f1a4 0408 	sub.w	r4, r4, #8
 8008aea:	f300 8083 	bgt.w	8008bf4 <__kernel_rem_pio2+0x62c>
 8008aee:	9c05      	ldr	r4, [sp, #20]
 8008af0:	ab48      	add	r3, sp, #288	; 0x120
 8008af2:	441c      	add	r4, r3
 8008af4:	2000      	movs	r0, #0
 8008af6:	2100      	movs	r1, #0
 8008af8:	2d01      	cmp	r5, #1
 8008afa:	f300 809a 	bgt.w	8008c32 <__kernel_rem_pio2+0x66a>
 8008afe:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8008b02:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8008b06:	f1bb 0f00 	cmp.w	fp, #0
 8008b0a:	f040 8098 	bne.w	8008c3e <__kernel_rem_pio2+0x676>
 8008b0e:	9b04      	ldr	r3, [sp, #16]
 8008b10:	e9c3 7800 	strd	r7, r8, [r3]
 8008b14:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8008b18:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8008b1c:	e7c6      	b.n	8008aac <__kernel_rem_pio2+0x4e4>
 8008b1e:	9e05      	ldr	r6, [sp, #20]
 8008b20:	ab48      	add	r3, sp, #288	; 0x120
 8008b22:	441e      	add	r6, r3
 8008b24:	462c      	mov	r4, r5
 8008b26:	2000      	movs	r0, #0
 8008b28:	2100      	movs	r1, #0
 8008b2a:	2c00      	cmp	r4, #0
 8008b2c:	da33      	bge.n	8008b96 <__kernel_rem_pio2+0x5ce>
 8008b2e:	f1bb 0f00 	cmp.w	fp, #0
 8008b32:	d036      	beq.n	8008ba2 <__kernel_rem_pio2+0x5da>
 8008b34:	4602      	mov	r2, r0
 8008b36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b3a:	9c04      	ldr	r4, [sp, #16]
 8008b3c:	e9c4 2300 	strd	r2, r3, [r4]
 8008b40:	4602      	mov	r2, r0
 8008b42:	460b      	mov	r3, r1
 8008b44:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8008b48:	f7f7 fb4a 	bl	80001e0 <__aeabi_dsub>
 8008b4c:	ae4a      	add	r6, sp, #296	; 0x128
 8008b4e:	2401      	movs	r4, #1
 8008b50:	42a5      	cmp	r5, r4
 8008b52:	da29      	bge.n	8008ba8 <__kernel_rem_pio2+0x5e0>
 8008b54:	f1bb 0f00 	cmp.w	fp, #0
 8008b58:	d002      	beq.n	8008b60 <__kernel_rem_pio2+0x598>
 8008b5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b5e:	4619      	mov	r1, r3
 8008b60:	9b04      	ldr	r3, [sp, #16]
 8008b62:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008b66:	e7a1      	b.n	8008aac <__kernel_rem_pio2+0x4e4>
 8008b68:	9c05      	ldr	r4, [sp, #20]
 8008b6a:	ab48      	add	r3, sp, #288	; 0x120
 8008b6c:	441c      	add	r4, r3
 8008b6e:	2000      	movs	r0, #0
 8008b70:	2100      	movs	r1, #0
 8008b72:	2d00      	cmp	r5, #0
 8008b74:	da09      	bge.n	8008b8a <__kernel_rem_pio2+0x5c2>
 8008b76:	f1bb 0f00 	cmp.w	fp, #0
 8008b7a:	d002      	beq.n	8008b82 <__kernel_rem_pio2+0x5ba>
 8008b7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b80:	4619      	mov	r1, r3
 8008b82:	9b04      	ldr	r3, [sp, #16]
 8008b84:	e9c3 0100 	strd	r0, r1, [r3]
 8008b88:	e790      	b.n	8008aac <__kernel_rem_pio2+0x4e4>
 8008b8a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008b8e:	f7f7 fb29 	bl	80001e4 <__adddf3>
 8008b92:	3d01      	subs	r5, #1
 8008b94:	e7ed      	b.n	8008b72 <__kernel_rem_pio2+0x5aa>
 8008b96:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8008b9a:	f7f7 fb23 	bl	80001e4 <__adddf3>
 8008b9e:	3c01      	subs	r4, #1
 8008ba0:	e7c3      	b.n	8008b2a <__kernel_rem_pio2+0x562>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	e7c8      	b.n	8008b3a <__kernel_rem_pio2+0x572>
 8008ba8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8008bac:	f7f7 fb1a 	bl	80001e4 <__adddf3>
 8008bb0:	3401      	adds	r4, #1
 8008bb2:	e7cd      	b.n	8008b50 <__kernel_rem_pio2+0x588>
 8008bb4:	e9da 8900 	ldrd	r8, r9, [sl]
 8008bb8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8008bbc:	9b00      	ldr	r3, [sp, #0]
 8008bbe:	3b01      	subs	r3, #1
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	4632      	mov	r2, r6
 8008bc4:	463b      	mov	r3, r7
 8008bc6:	4640      	mov	r0, r8
 8008bc8:	4649      	mov	r1, r9
 8008bca:	f7f7 fb0b 	bl	80001e4 <__adddf3>
 8008bce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	460b      	mov	r3, r1
 8008bd6:	4640      	mov	r0, r8
 8008bd8:	4649      	mov	r1, r9
 8008bda:	f7f7 fb01 	bl	80001e0 <__aeabi_dsub>
 8008bde:	4632      	mov	r2, r6
 8008be0:	463b      	mov	r3, r7
 8008be2:	f7f7 faff 	bl	80001e4 <__adddf3>
 8008be6:	ed9d 7b06 	vldr	d7, [sp, #24]
 8008bea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008bee:	ed8a 7b00 	vstr	d7, [sl]
 8008bf2:	e770      	b.n	8008ad6 <__kernel_rem_pio2+0x50e>
 8008bf4:	e9d4 8900 	ldrd	r8, r9, [r4]
 8008bf8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8008bfc:	4640      	mov	r0, r8
 8008bfe:	4632      	mov	r2, r6
 8008c00:	463b      	mov	r3, r7
 8008c02:	4649      	mov	r1, r9
 8008c04:	f7f7 faee 	bl	80001e4 <__adddf3>
 8008c08:	e9cd 0100 	strd	r0, r1, [sp]
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	460b      	mov	r3, r1
 8008c10:	4640      	mov	r0, r8
 8008c12:	4649      	mov	r1, r9
 8008c14:	f7f7 fae4 	bl	80001e0 <__aeabi_dsub>
 8008c18:	4632      	mov	r2, r6
 8008c1a:	463b      	mov	r3, r7
 8008c1c:	f7f7 fae2 	bl	80001e4 <__adddf3>
 8008c20:	ed9d 7b00 	vldr	d7, [sp]
 8008c24:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008c28:	ed84 7b00 	vstr	d7, [r4]
 8008c2c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008c30:	e757      	b.n	8008ae2 <__kernel_rem_pio2+0x51a>
 8008c32:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008c36:	f7f7 fad5 	bl	80001e4 <__adddf3>
 8008c3a:	3d01      	subs	r5, #1
 8008c3c:	e75c      	b.n	8008af8 <__kernel_rem_pio2+0x530>
 8008c3e:	9b04      	ldr	r3, [sp, #16]
 8008c40:	9a04      	ldr	r2, [sp, #16]
 8008c42:	601f      	str	r7, [r3, #0]
 8008c44:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8008c48:	605c      	str	r4, [r3, #4]
 8008c4a:	609d      	str	r5, [r3, #8]
 8008c4c:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008c50:	60d3      	str	r3, [r2, #12]
 8008c52:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008c56:	6110      	str	r0, [r2, #16]
 8008c58:	6153      	str	r3, [r2, #20]
 8008c5a:	e727      	b.n	8008aac <__kernel_rem_pio2+0x4e4>
 8008c5c:	41700000 	.word	0x41700000
 8008c60:	3e700000 	.word	0x3e700000
 8008c64:	00000000 	.word	0x00000000

08008c68 <scalbn>:
 8008c68:	b570      	push	{r4, r5, r6, lr}
 8008c6a:	ec55 4b10 	vmov	r4, r5, d0
 8008c6e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008c72:	4606      	mov	r6, r0
 8008c74:	462b      	mov	r3, r5
 8008c76:	b999      	cbnz	r1, 8008ca0 <scalbn+0x38>
 8008c78:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008c7c:	4323      	orrs	r3, r4
 8008c7e:	d03f      	beq.n	8008d00 <scalbn+0x98>
 8008c80:	4b35      	ldr	r3, [pc, #212]	; (8008d58 <scalbn+0xf0>)
 8008c82:	4629      	mov	r1, r5
 8008c84:	ee10 0a10 	vmov	r0, s0
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f7f7 fc61 	bl	8000550 <__aeabi_dmul>
 8008c8e:	4b33      	ldr	r3, [pc, #204]	; (8008d5c <scalbn+0xf4>)
 8008c90:	429e      	cmp	r6, r3
 8008c92:	4604      	mov	r4, r0
 8008c94:	460d      	mov	r5, r1
 8008c96:	da10      	bge.n	8008cba <scalbn+0x52>
 8008c98:	a327      	add	r3, pc, #156	; (adr r3, 8008d38 <scalbn+0xd0>)
 8008c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9e:	e01f      	b.n	8008ce0 <scalbn+0x78>
 8008ca0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8008ca4:	4291      	cmp	r1, r2
 8008ca6:	d10c      	bne.n	8008cc2 <scalbn+0x5a>
 8008ca8:	ee10 2a10 	vmov	r2, s0
 8008cac:	4620      	mov	r0, r4
 8008cae:	4629      	mov	r1, r5
 8008cb0:	f7f7 fa98 	bl	80001e4 <__adddf3>
 8008cb4:	4604      	mov	r4, r0
 8008cb6:	460d      	mov	r5, r1
 8008cb8:	e022      	b.n	8008d00 <scalbn+0x98>
 8008cba:	460b      	mov	r3, r1
 8008cbc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008cc0:	3936      	subs	r1, #54	; 0x36
 8008cc2:	f24c 3250 	movw	r2, #50000	; 0xc350
 8008cc6:	4296      	cmp	r6, r2
 8008cc8:	dd0d      	ble.n	8008ce6 <scalbn+0x7e>
 8008cca:	2d00      	cmp	r5, #0
 8008ccc:	a11c      	add	r1, pc, #112	; (adr r1, 8008d40 <scalbn+0xd8>)
 8008cce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cd2:	da02      	bge.n	8008cda <scalbn+0x72>
 8008cd4:	a11c      	add	r1, pc, #112	; (adr r1, 8008d48 <scalbn+0xe0>)
 8008cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cda:	a319      	add	r3, pc, #100	; (adr r3, 8008d40 <scalbn+0xd8>)
 8008cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce0:	f7f7 fc36 	bl	8000550 <__aeabi_dmul>
 8008ce4:	e7e6      	b.n	8008cb4 <scalbn+0x4c>
 8008ce6:	1872      	adds	r2, r6, r1
 8008ce8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008cec:	428a      	cmp	r2, r1
 8008cee:	dcec      	bgt.n	8008cca <scalbn+0x62>
 8008cf0:	2a00      	cmp	r2, #0
 8008cf2:	dd08      	ble.n	8008d06 <scalbn+0x9e>
 8008cf4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008cf8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008cfc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008d00:	ec45 4b10 	vmov	d0, r4, r5
 8008d04:	bd70      	pop	{r4, r5, r6, pc}
 8008d06:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008d0a:	da08      	bge.n	8008d1e <scalbn+0xb6>
 8008d0c:	2d00      	cmp	r5, #0
 8008d0e:	a10a      	add	r1, pc, #40	; (adr r1, 8008d38 <scalbn+0xd0>)
 8008d10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d14:	dac0      	bge.n	8008c98 <scalbn+0x30>
 8008d16:	a10e      	add	r1, pc, #56	; (adr r1, 8008d50 <scalbn+0xe8>)
 8008d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d1c:	e7bc      	b.n	8008c98 <scalbn+0x30>
 8008d1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008d22:	3236      	adds	r2, #54	; 0x36
 8008d24:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008d28:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	4b0c      	ldr	r3, [pc, #48]	; (8008d60 <scalbn+0xf8>)
 8008d30:	2200      	movs	r2, #0
 8008d32:	e7d5      	b.n	8008ce0 <scalbn+0x78>
 8008d34:	f3af 8000 	nop.w
 8008d38:	c2f8f359 	.word	0xc2f8f359
 8008d3c:	01a56e1f 	.word	0x01a56e1f
 8008d40:	8800759c 	.word	0x8800759c
 8008d44:	7e37e43c 	.word	0x7e37e43c
 8008d48:	8800759c 	.word	0x8800759c
 8008d4c:	fe37e43c 	.word	0xfe37e43c
 8008d50:	c2f8f359 	.word	0xc2f8f359
 8008d54:	81a56e1f 	.word	0x81a56e1f
 8008d58:	43500000 	.word	0x43500000
 8008d5c:	ffff3cb0 	.word	0xffff3cb0
 8008d60:	3c900000 	.word	0x3c900000
 8008d64:	00000000 	.word	0x00000000

08008d68 <floor>:
 8008d68:	ec51 0b10 	vmov	r0, r1, d0
 8008d6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d74:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8008d78:	2e13      	cmp	r6, #19
 8008d7a:	ee10 5a10 	vmov	r5, s0
 8008d7e:	ee10 8a10 	vmov	r8, s0
 8008d82:	460c      	mov	r4, r1
 8008d84:	dc31      	bgt.n	8008dea <floor+0x82>
 8008d86:	2e00      	cmp	r6, #0
 8008d88:	da14      	bge.n	8008db4 <floor+0x4c>
 8008d8a:	a333      	add	r3, pc, #204	; (adr r3, 8008e58 <floor+0xf0>)
 8008d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d90:	f7f7 fa28 	bl	80001e4 <__adddf3>
 8008d94:	2200      	movs	r2, #0
 8008d96:	2300      	movs	r3, #0
 8008d98:	f7f7 fe6a 	bl	8000a70 <__aeabi_dcmpgt>
 8008d9c:	b138      	cbz	r0, 8008dae <floor+0x46>
 8008d9e:	2c00      	cmp	r4, #0
 8008da0:	da53      	bge.n	8008e4a <floor+0xe2>
 8008da2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8008da6:	4325      	orrs	r5, r4
 8008da8:	d052      	beq.n	8008e50 <floor+0xe8>
 8008daa:	4c2d      	ldr	r4, [pc, #180]	; (8008e60 <floor+0xf8>)
 8008dac:	2500      	movs	r5, #0
 8008dae:	4621      	mov	r1, r4
 8008db0:	4628      	mov	r0, r5
 8008db2:	e024      	b.n	8008dfe <floor+0x96>
 8008db4:	4f2b      	ldr	r7, [pc, #172]	; (8008e64 <floor+0xfc>)
 8008db6:	4137      	asrs	r7, r6
 8008db8:	ea01 0307 	and.w	r3, r1, r7
 8008dbc:	4303      	orrs	r3, r0
 8008dbe:	d01e      	beq.n	8008dfe <floor+0x96>
 8008dc0:	a325      	add	r3, pc, #148	; (adr r3, 8008e58 <floor+0xf0>)
 8008dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc6:	f7f7 fa0d 	bl	80001e4 <__adddf3>
 8008dca:	2200      	movs	r2, #0
 8008dcc:	2300      	movs	r3, #0
 8008dce:	f7f7 fe4f 	bl	8000a70 <__aeabi_dcmpgt>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	d0eb      	beq.n	8008dae <floor+0x46>
 8008dd6:	2c00      	cmp	r4, #0
 8008dd8:	bfbe      	ittt	lt
 8008dda:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8008dde:	4133      	asrlt	r3, r6
 8008de0:	18e4      	addlt	r4, r4, r3
 8008de2:	ea24 0407 	bic.w	r4, r4, r7
 8008de6:	2500      	movs	r5, #0
 8008de8:	e7e1      	b.n	8008dae <floor+0x46>
 8008dea:	2e33      	cmp	r6, #51	; 0x33
 8008dec:	dd0b      	ble.n	8008e06 <floor+0x9e>
 8008dee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8008df2:	d104      	bne.n	8008dfe <floor+0x96>
 8008df4:	ee10 2a10 	vmov	r2, s0
 8008df8:	460b      	mov	r3, r1
 8008dfa:	f7f7 f9f3 	bl	80001e4 <__adddf3>
 8008dfe:	ec41 0b10 	vmov	d0, r0, r1
 8008e02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e06:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8008e0a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008e0e:	40df      	lsrs	r7, r3
 8008e10:	4238      	tst	r0, r7
 8008e12:	d0f4      	beq.n	8008dfe <floor+0x96>
 8008e14:	a310      	add	r3, pc, #64	; (adr r3, 8008e58 <floor+0xf0>)
 8008e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1a:	f7f7 f9e3 	bl	80001e4 <__adddf3>
 8008e1e:	2200      	movs	r2, #0
 8008e20:	2300      	movs	r3, #0
 8008e22:	f7f7 fe25 	bl	8000a70 <__aeabi_dcmpgt>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	d0c1      	beq.n	8008dae <floor+0x46>
 8008e2a:	2c00      	cmp	r4, #0
 8008e2c:	da0a      	bge.n	8008e44 <floor+0xdc>
 8008e2e:	2e14      	cmp	r6, #20
 8008e30:	d101      	bne.n	8008e36 <floor+0xce>
 8008e32:	3401      	adds	r4, #1
 8008e34:	e006      	b.n	8008e44 <floor+0xdc>
 8008e36:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	40b3      	lsls	r3, r6
 8008e3e:	441d      	add	r5, r3
 8008e40:	45a8      	cmp	r8, r5
 8008e42:	d8f6      	bhi.n	8008e32 <floor+0xca>
 8008e44:	ea25 0507 	bic.w	r5, r5, r7
 8008e48:	e7b1      	b.n	8008dae <floor+0x46>
 8008e4a:	2500      	movs	r5, #0
 8008e4c:	462c      	mov	r4, r5
 8008e4e:	e7ae      	b.n	8008dae <floor+0x46>
 8008e50:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008e54:	e7ab      	b.n	8008dae <floor+0x46>
 8008e56:	bf00      	nop
 8008e58:	8800759c 	.word	0x8800759c
 8008e5c:	7e37e43c 	.word	0x7e37e43c
 8008e60:	bff00000 	.word	0xbff00000
 8008e64:	000fffff 	.word	0x000fffff

08008e68 <_init>:
 8008e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e6a:	bf00      	nop
 8008e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e6e:	bc08      	pop	{r3}
 8008e70:	469e      	mov	lr, r3
 8008e72:	4770      	bx	lr

08008e74 <_fini>:
 8008e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e76:	bf00      	nop
 8008e78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e7a:	bc08      	pop	{r3}
 8008e7c:	469e      	mov	lr, r3
 8008e7e:	4770      	bx	lr
