Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar  7 04:38:20 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               390         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.223     -935.052                    811                 5773        0.011        0.000                      0                 5773        1.100        0.000                       0                  2393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.504        0.000                      0                  303        0.067        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  990.580        0.000                      0                  717        0.058        0.000                      0                  717      499.500        0.000                       0                   234  
clk_fpga_0                                -3.223     -840.083                    767                 4609        0.011        0.000                      0                 4609        1.520        0.000                       0                  1886  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       57.964        0.000                      0                    3        0.072        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               26.448        0.000                      0                  144       30.826        0.000                      0                  144  
clk_fpga_0                       clk1Mhz                               -2.296      -94.969                     44                   44        1.074        0.000                      0                   44  
clk1Mhz                          clk_fpga_0                             0.349        0.000                      0                  100        1.242        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.504ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 2.800ns (32.991%)  route 5.687ns (67.009%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.152     7.567 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.620     9.187    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I4_O)        0.326     9.513 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.644    10.157    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1_n_0
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.089    32.661    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.661    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 22.504    

Slack (MET) :             22.558ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.491ns  (logic 2.570ns (30.267%)  route 5.921ns (69.733%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.539 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.577     9.116    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.921    10.161    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_2_n_0
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.872    
                         clock uncertainty           -0.089    32.783    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)       -0.064    32.719    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.719    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                 22.558    

Slack (MET) :             22.706ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 2.800ns (33.597%)  route 5.534ns (66.403%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.152     7.567 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.591     9.158    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I2_O)        0.326     9.484 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.520    10.004    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[6]_i_1_n_0
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.040    32.710    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.710    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 22.706    

Slack (MET) :             22.939ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 2.800ns (34.643%)  route 5.282ns (65.357%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.152     7.567 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.247     8.814    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X27Y23         LUT6 (Prop_lut6_I2_O)        0.326     9.140 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.612     9.752    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[5]_i_1_n_0
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.059    32.691    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.691    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                 22.939    

Slack (MET) :             22.968ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 2.570ns (31.653%)  route 5.549ns (68.347%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.539 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.577     9.116    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.240 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.549     9.789    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_2_n_0
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.140    32.872    
                         clock uncertainty           -0.089    32.783    
    SLICE_X28Y25         FDRE (Setup_fdre_C_D)       -0.026    32.757    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.757    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                 22.968    

Slack (MET) :             23.065ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 2.800ns (35.329%)  route 5.125ns (64.671%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.152     7.567 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.402     8.969    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I4_O)        0.326     9.295 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.300     9.595    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1_n_0
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.090    32.660    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.660    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                 23.065    

Slack (MET) :             23.107ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 2.800ns (35.311%)  route 5.129ns (64.689%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.152     7.567 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.370     8.937    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I2_O)        0.326     9.263 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.336     9.599    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.044    32.706    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.706    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                 23.107    

Slack (MET) :             23.148ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.867ns  (logic 2.570ns (32.668%)  route 5.297ns (67.332%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.539 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.264     8.803    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X28Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.927 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1/O
                         net (fo=2, routed)           0.610     9.537    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[8]_i_1_n_0
    SLICE_X26Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X26Y24         FDRE (Setup_fdre_C_D)       -0.064    32.684    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.684    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 23.148    

Slack (MET) :             23.156ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 2.800ns (35.748%)  route 5.033ns (64.252%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670     1.670    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456     2.126 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.873     2.999    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[4]
    SLICE_X28Y36         LUT1 (Prop_lut1_I0_O)        0.124     3.123 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.123    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_1_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.499 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.499    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.616 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.616    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.733 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.733    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.850 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.850    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.967 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.967    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X28Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.084 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.084    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.201 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.201    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.440 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.809     5.249    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[31]
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.301     5.550 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.796     6.347    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X27Y42         LUT6 (Prop_lut6_I0_O)        0.124     6.471 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.415    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X27Y38         LUT4 (Prop_lut4_I0_O)        0.152     7.567 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.094     8.661    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I4_O)        0.326     8.987 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.515     9.503    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X26Y23         FDRE (Setup_fdre_C_D)       -0.092    32.658    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.658    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                 23.156    

Slack (MET) :             23.213ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.800ns (36.286%)  route 4.916ns (63.714%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 32.746 - 31.250 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.674     1.674    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.456     2.130 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]/Q
                         net (fo=9, routed)           0.761     2.891    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]
    SLICE_X20Y46         LUT1 (Prop_lut1_I0_O)        0.124     3.015 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_1/O
                         net (fo=1, routed)           0.000     3.015    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_1_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.391 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.391    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.508 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.508    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.625 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.625    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.742 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     3.743    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.860 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.860    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X20Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.977 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.977    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X20Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.094 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.094    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.333 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[2]
                         net (fo=1, routed)           0.811     5.144    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[31]
    SLICE_X19Y53         LUT4 (Prop_lut4_I2_O)        0.301     5.445 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.638     6.084    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X19Y52         LUT6 (Prop_lut6_I0_O)        0.124     6.208 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.946     7.153    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X19Y48         LUT4 (Prop_lut4_I0_O)        0.152     7.305 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.135     8.441    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I2_O)        0.326     8.767 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.624     9.390    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X23Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.496    32.746    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X23Y47         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.004    32.750    
                         clock uncertainty           -0.089    32.662    
    SLICE_X23Y47         FDRE (Setup_fdre_C_D)       -0.058    32.604    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.604    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                 23.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.367ns (78.269%)  route 0.102ns (21.731%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.832    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.982 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.035 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.035    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_7
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.342ns (77.056%)  route 0.102ns (22.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/Q
                         net (fo=5, routed)           0.101     0.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.950 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.004 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.004    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_7
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.342ns (77.056%)  route 0.102ns (22.944%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X17Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.806    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.953 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.953    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.007 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.007    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1_n_7
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]/C
                         clock pessimism              0.000     0.831    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.353ns (77.611%)  route 0.102ns (22.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/Q
                         net (fo=5, routed)           0.101     0.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.950 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.015 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.015    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_5
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.380ns (78.855%)  route 0.102ns (21.145%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.832    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.982 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.048 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.048    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_5
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.353ns (77.611%)  route 0.102ns (22.389%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X17Y49         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.806    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[21]
    SLICE_X17Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.953 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.953    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.018 r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.018    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[24]_i_1_n_5
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831     0.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X17Y50         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]/C
                         clock pessimism              0.000     0.831    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.105     0.936    MicroBlaze_i/Serializer_0/inst/clkCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.403ns (79.819%)  route 0.102ns (20.181%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.832    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.982 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.071 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.071    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.378ns (78.778%)  route 0.102ns (21.222%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/Q
                         net (fo=5, routed)           0.101     0.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.950 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.040 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.040    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_6
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.378ns (78.778%)  route 0.102ns (21.222%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561     0.561    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]/Q
                         net (fo=5, routed)           0.101     0.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[13]
    SLICE_X21Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.950 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.950    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[12]_i_1_n_0
    SLICE_X21Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.040 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.040    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X21Y50         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/C
                         clock pessimism              0.000     0.830    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.405ns (79.898%)  route 0.102ns (20.102%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.567     0.567    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]/Q
                         net (fo=5, routed)           0.101     0.832    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[21]
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     0.982 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.073 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.073    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_4
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X12Y50         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]/C
                         clock pessimism              0.000     0.834    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     0.968    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y48     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X24Y47     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      990.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             990.580ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.905ns  (logic 2.502ns (28.098%)  route 6.403ns (71.903%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 1501.491 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.325   510.565    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.491  1501.491    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.606    
                         clock uncertainty           -0.035  1501.571    
    SLICE_X26Y17         FDSE (Setup_fdse_C_S)       -0.426  1501.145    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[6]
  -------------------------------------------------------------------
                         required time                       1501.145    
                         arrival time                        -510.565    
  -------------------------------------------------------------------
                         slack                                990.580    

Slack (MET) :             990.580ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.905ns  (logic 2.502ns (28.098%)  route 6.403ns (71.903%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 1501.491 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.325   510.565    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.491  1501.491    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.606    
                         clock uncertainty           -0.035  1501.571    
    SLICE_X26Y17         FDSE (Setup_fdse_C_S)       -0.426  1501.145    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[7]
  -------------------------------------------------------------------
                         required time                       1501.145    
                         arrival time                        -510.565    
  -------------------------------------------------------------------
                         slack                                990.580    

Slack (MET) :             990.580ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.905ns  (logic 2.502ns (28.098%)  route 6.403ns (71.903%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 1501.491 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.325   510.565    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.491  1501.491    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y17         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.606    
                         clock uncertainty           -0.035  1501.571    
    SLICE_X26Y17         FDSE (Setup_fdse_C_S)       -0.426  1501.145    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[8]
  -------------------------------------------------------------------
                         required time                       1501.145    
                         arrival time                        -510.565    
  -------------------------------------------------------------------
                         slack                                990.580    

Slack (MET) :             990.580ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.905ns  (logic 2.502ns (28.098%)  route 6.403ns (71.903%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 1501.491 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.325   510.565    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y17         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.491  1501.491    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y17         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.606    
                         clock uncertainty           -0.035  1501.571    
    SLICE_X26Y17         FDRE (Setup_fdre_C_R)       -0.426  1501.145    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[9]
  -------------------------------------------------------------------
                         required time                       1501.145    
                         arrival time                        -510.565    
  -------------------------------------------------------------------
                         slack                                990.580    

Slack (MET) :             990.713ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.773ns  (logic 2.502ns (28.519%)  route 6.271ns (71.480%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.193   510.433    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.607    
                         clock uncertainty           -0.035  1501.572    
    SLICE_X26Y16         FDSE (Setup_fdse_C_S)       -0.426  1501.146    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[2]
  -------------------------------------------------------------------
                         required time                       1501.146    
                         arrival time                        -510.433    
  -------------------------------------------------------------------
                         slack                                990.713    

Slack (MET) :             990.713ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.773ns  (logic 2.502ns (28.519%)  route 6.271ns (71.480%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.193   510.433    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.607    
                         clock uncertainty           -0.035  1501.572    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.426  1501.146    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]
  -------------------------------------------------------------------
                         required time                       1501.146    
                         arrival time                        -510.433    
  -------------------------------------------------------------------
                         slack                                990.713    

Slack (MET) :             990.713ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.773ns  (logic 2.502ns (28.519%)  route 6.271ns (71.480%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.193   510.433    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.607    
                         clock uncertainty           -0.035  1501.572    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.426  1501.146    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]
  -------------------------------------------------------------------
                         required time                       1501.146    
                         arrival time                        -510.433    
  -------------------------------------------------------------------
                         slack                                990.713    

Slack (MET) :             990.713ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.773ns  (logic 2.502ns (28.519%)  route 6.271ns (71.480%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 1501.492 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.193   510.433    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.492  1501.492    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y16         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.607    
                         clock uncertainty           -0.035  1501.572    
    SLICE_X26Y16         FDRE (Setup_fdre_C_R)       -0.426  1501.146    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]
  -------------------------------------------------------------------
                         required time                       1501.146    
                         arrival time                        -510.433    
  -------------------------------------------------------------------
                         slack                                990.713    

Slack (MET) :             990.858ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.625ns  (logic 2.502ns (29.008%)  route 6.123ns (70.992%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.045   510.285    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.489  1501.489    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y18         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.604    
                         clock uncertainty           -0.035  1501.569    
    SLICE_X26Y18         FDRE (Setup_fdre_C_R)       -0.426  1501.143    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[10]
  -------------------------------------------------------------------
                         required time                       1501.143    
                         arrival time                        -510.285    
  -------------------------------------------------------------------
                         slack                                990.858    

Slack (MET) :             990.858ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        8.625ns  (logic 2.502ns (29.008%)  route 6.123ns (70.992%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 1501.489 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X32Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.087   503.271    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124   503.395 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2/O
                         net (fo=1, routed)           0.000   503.395    MicroBlaze_i/waveParser_0/inst/waveRef2Address[2]_i_2_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   503.796 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   503.796    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.910 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   503.910    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.024 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.024    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.138 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.138    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.252 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.252    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.480 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000   504.480    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   504.702 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_37/O[0]
                         net (fo=1, routed)           0.863   505.565    MicroBlaze_i/waveParser_0/inst/wave2Address4[30]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.299   505.864 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21/O
                         net (fo=1, routed)           0.897   506.761    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_21_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I4_O)        0.124   506.885 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           1.231   508.116    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124   508.240 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          2.045   510.285    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X26Y18         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.489  1501.489    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y18         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.604    
                         clock uncertainty           -0.035  1501.569    
    SLICE_X26Y18         FDSE (Setup_fdse_C_S)       -0.426  1501.143    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[11]
  -------------------------------------------------------------------
                         required time                       1501.143    
                         arrival time                        -510.285    
  -------------------------------------------------------------------
                         slack                                990.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.120%)  route 0.151ns (50.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X35Y28         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]/Q
                         net (fo=2, routed)           0.151   500.850    MicroBlaze_i/BlockRam_0/inst/waveRef2Address[2]
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.862   500.862    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y11         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.609    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.792    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_1
  -------------------------------------------------------------------
                         required time                       -500.792    
                         arrival time                         500.850    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.517%)  route 0.197ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.551   500.551    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X29Y23         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDSE (Prop_fdse_C_Q)         0.146   500.697 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[11]/Q
                         net (fo=4, routed)           0.197   500.894    MicroBlaze_i/BlockRam_0/inst/wave01Address[11]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.808    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.894    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.095%)  route 0.218ns (59.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X33Y28         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[7]/Q
                         net (fo=6, routed)           0.218   500.917    MicroBlaze_i/BlockRam_0/inst/wave0Address[7]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.862   500.862    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.629    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.812    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.917    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.658%)  route 0.232ns (61.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 500.554 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.554   500.554    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X33Y29         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.146   500.700 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[9]/Q
                         net (fo=6, routed)           0.232   500.931    MicroBlaze_i/BlockRam_0/inst/wave0Address[9]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.862   500.862    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.629    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.812    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.931    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave0Address_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.496%)  route 0.233ns (61.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X33Y27         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/wave0Address_reg[3]/Q
                         net (fo=6, routed)           0.233   500.932    MicroBlaze_i/BlockRam_0/inst/wave0Address[3]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.862   500.862    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.629    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   500.812    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.932    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.905%)  route 0.239ns (62.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X29Y22         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[7]/Q
                         net (fo=4, routed)           0.239   500.938    MicroBlaze_i/BlockRam_0/inst/wave01Address[7]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.808    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.938    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.744%)  route 0.241ns (62.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X29Y21         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[4]/Q
                         net (fo=4, routed)           0.241   500.939    MicroBlaze_i/BlockRam_0/inst/wave01Address[4]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183   500.808    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.939    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.589%)  route 0.242ns (62.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X29Y22         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[8]/Q
                         net (fo=4, routed)           0.242   500.941    MicroBlaze_i/BlockRam_0/inst/wave01Address[8]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.808    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.941    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.246%)  route 0.246ns (62.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.551   500.551    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X29Y23         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[9]/Q
                         net (fo=4, routed)           0.246   500.943    MicroBlaze_i/BlockRam_0/inst/wave01Address[9]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.808    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.943    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.208%)  route 0.246ns (62.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.553   500.553    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X29Y22         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[6]/Q
                         net (fo=4, routed)           0.246   500.945    MicroBlaze_i/BlockRam_0/inst/wave01Address[6]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.233   500.625    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.808    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.808    
                         arrival time                         500.945    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y3   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y5   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y7   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y14  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y8   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y18  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X12Y35  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X12Y35  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X12Y35  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X12Y35  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y37  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X13Y38  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          767  Failing Endpoints,  Worst Slack       -3.223ns,  Total Violation     -840.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.099ns  (logic 2.366ns (46.404%)  route 2.733ns (53.596%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.371    10.560    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487     7.680    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.265     7.944    
                         clock uncertainty           -0.083     7.861    
    SLICE_X20Y28         FDRE (Setup_fdre_C_R)       -0.524     7.337    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 -3.223    

Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.099ns  (logic 2.366ns (46.404%)  route 2.733ns (53.596%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.371    10.560    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487     7.680    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/C
                         clock pessimism              0.265     7.944    
                         clock uncertainty           -0.083     7.861    
    SLICE_X20Y28         FDRE (Setup_fdre_C_R)       -0.524     7.337    MicroBlaze_i/AddressFixer_0/inst/address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 -3.223    

Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.099ns  (logic 2.366ns (46.404%)  route 2.733ns (53.596%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.371    10.560    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487     7.680    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.265     7.944    
                         clock uncertainty           -0.083     7.861    
    SLICE_X20Y28         FDRE (Setup_fdre_C_R)       -0.524     7.337    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 -3.223    

Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.099ns  (logic 2.366ns (46.404%)  route 2.733ns (53.596%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.371    10.560    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487     7.680    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X20Y28         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.265     7.944    
                         clock uncertainty           -0.083     7.861    
    SLICE_X20Y28         FDRE (Setup_fdre_C_R)       -0.524     7.337    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 -3.223    

Slack (VIOLATED) :        -3.173ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.112ns  (logic 2.366ns (46.286%)  route 2.746ns (53.714%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.384    10.573    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 -3.173    

Slack (VIOLATED) :        -3.173ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.112ns  (logic 2.366ns (46.286%)  route 2.746ns (53.714%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.384    10.573    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 -3.173    

Slack (VIOLATED) :        -3.173ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.112ns  (logic 2.366ns (46.286%)  route 2.746ns (53.714%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.384    10.573    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 -3.173    

Slack (VIOLATED) :        -3.173ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.112ns  (logic 2.366ns (46.286%)  route 2.746ns (53.714%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.384    10.573    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[8]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[8]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 -3.173    

Slack (VIOLATED) :        -3.173ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.112ns  (logic 2.366ns (46.286%)  route 2.746ns (53.714%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.384    10.573    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[9]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X18Y29         FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[9]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                 -3.173    

Slack (VIOLATED) :        -3.168ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        5.107ns  (logic 2.366ns (46.326%)  route 2.741ns (53.674%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.961ns = ( 5.461 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.653     5.461    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y25         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDSE (Prop_fdse_C_Q)         0.459     5.920 r  MicroBlaze_i/CC_0/inst/count_reg[6]/Q
                         net (fo=28, routed)          0.659     6.579    MicroBlaze_i/AddressFixer_0/inst/counter[6]
    SLICE_X20Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.975 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.366 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.823     8.189    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.882     9.071 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.071    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.879    10.065    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X21Y29         LUT2 (Prop_lut2_I1_O)        0.124    10.189 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=14, routed)          0.380    10.568    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.489     7.681    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.231     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X19Y29         FDRE (Setup_fdre_C_R)       -0.429     7.400    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.400    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                 -3.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.993%)  route 0.156ns (55.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.547     0.888    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X23Y24         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.156     1.172    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_io_i_d2[23]
    SLICE_X20Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.815     1.185    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X20Y23         FDRE (Hold_fdre_C_D)         0.010     1.161    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.075%)  route 0.229ns (61.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.586     0.927    <hidden>
    SLICE_X5Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  <hidden>
                         net (fo=2, routed)           0.229     1.297    <hidden>
    SLICE_X2Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.853     1.223    <hidden>
    SLICE_X2Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.066     1.260    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.319ns  (logic 0.133ns (41.739%)  route 0.186ns (58.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 3.682 - 2.500 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 3.388 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.547     3.388    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X21Y24         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.133     3.520 r  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[8]/Q
                         net (fo=1, routed)           0.186     3.706    MicroBlaze_i/MaximumFinder_0/inst/addressMax1[8]
    SLICE_X22Y24         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812     3.682    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X22Y24         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.648    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.000     3.648    MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.151%)  route 0.208ns (61.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.547     0.888    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X23Y24         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.208     1.223    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_io_i_d2[24]
    SLICE_X18Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.815     1.185    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[24]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X18Y25         FDRE (Hold_fdre_C_D)         0.013     1.164    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.586     0.927    <hidden>
    SLICE_X5Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  <hidden>
                         net (fo=2, routed)           0.289     1.356    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.851     1.221    <hidden>
    SLICE_X1Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.066     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.566     0.907    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[6]/Q
                         net (fo=1, routed)           0.054     1.102    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[6]
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.147 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3[6]_i_1/O
                         net (fo=1, routed)           0.000     1.147    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[6]
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/C
                         clock pessimism             -0.284     0.920    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.121     1.041    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (36.998%)  route 0.252ns (63.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.584     0.925    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  <hidden>
                         net (fo=2, routed)           0.252     1.325    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.853     1.223    <hidden>
    SLICE_X2Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.022     1.216    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 MicroBlaze_i/CC_0/inst/wave0Address_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram5_reg_0/ADDRBWRADDR[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.599ns  (logic 0.146ns (24.363%)  route 0.453ns (75.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns = ( 3.728 - 2.500 ) 
    Source Clock Delay      (SCD):    0.894ns = ( 3.394 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.553     3.393    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y28         FDRE                                         r  MicroBlaze_i/CC_0/inst/wave0Address_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.146     3.539 r  MicroBlaze_i/CC_0/inst/wave0Address_reg[1]/Q
                         net (fo=16, routed)          0.453     3.993    MicroBlaze_i/BlockRam_0/inst/wave0AddressB[1]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.858     3.728    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_1
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram5_reg_0/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.034     3.694    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     3.877    MicroBlaze_i/BlockRam_0/inst/Ram5_reg_0
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           3.993    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.563     0.904    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.100    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[27]
    SLICE_X15Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.904    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.076     0.980    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.550     0.891    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X19Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.087    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[6]
    SLICE_X19Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.815     1.185    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X19Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.294     0.891    
    SLICE_X19Y25         FDRE (Hold_fdre_C_D)         0.076     0.967    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y3   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y5   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y7   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y14  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y8   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y18  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y16  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y16  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y17  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y17  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y16  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y16  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y17  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X10Y17  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y29  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       57.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.964ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.214ns  (logic 0.955ns (22.663%)  route 3.259ns (77.340%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 564.001 - 562.500 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.676   501.676    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/Q
                         net (fo=2, routed)           0.828   502.963    MicroBlaze_i/Serializer_1/inst/waveIn[10]
    SLICE_X16Y42         LUT6 (Prop_lut6_I0_O)        0.124   503.087 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.965   504.052    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X15Y44         LUT3 (Prop_lut3_I2_O)        0.124   504.176 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.799   504.975    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I0_O)        0.124   505.099 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.667   505.766    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.890 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.890    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501   564.001    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   564.001    
                         clock uncertainty           -0.178   563.823    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.031   563.854    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.854    
                         arrival time                        -505.890    
  -------------------------------------------------------------------
                         slack                                 57.964    

Slack (MET) :             58.102ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.075ns  (logic 0.955ns (23.435%)  route 3.120ns (76.568%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 564.004 - 562.500 ) 
    Source Clock Delay      (SCD):    1.726ns = ( 501.726 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.726   501.726    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X5Y40          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.459   502.185 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.796   502.981    MicroBlaze_i/Serializer_2/inst/waveIn[10]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.124   503.105 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.798   503.903    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.124   504.027 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           1.043   505.070    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X6Y40          LUT5 (Prop_lut5_I0_O)        0.124   505.194 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.483   505.677    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124   505.801 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.801    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.504   564.004    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X6Y40          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   564.004    
                         clock uncertainty           -0.178   563.826    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.077   563.903    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.903    
                         arrival time                        -505.801    
  -------------------------------------------------------------------
                         slack                                 58.102    

Slack (MET) :             58.327ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.849ns  (logic 0.955ns (24.809%)  route 2.895ns (75.194%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 564.001 - 562.500 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 501.676 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.676   501.676    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.459   502.135 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/Q
                         net (fo=2, routed)           0.969   503.104    MicroBlaze_i/Serializer_0/inst/waveIn[10]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.124   503.228 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.171   503.399    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X16Y43         LUT3 (Prop_lut3_I2_O)        0.124   503.523 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.945   504.468    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X19Y45         LUT5 (Prop_lut5_I0_O)        0.124   504.592 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.809   505.401    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.124   505.525 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.525    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.501   564.001    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.001    
                         clock uncertainty           -0.178   563.823    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.029   563.852    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.852    
                         arrival time                        -505.525    
  -------------------------------------------------------------------
                         slack                                 58.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.611ns  (logic 0.277ns (45.347%)  route 0.334ns (54.647%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.563   500.563    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.133   500.696 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/Q
                         net (fo=2, routed)           0.132   500.827    MicroBlaze_i/Serializer_1/inst/waveIn[5]
    SLICE_X16Y42         LUT5 (Prop_lut5_I4_O)        0.099   500.926 r  MicroBlaze_i/Serializer_1/inst/MISO_i_7/O
                         net (fo=1, routed)           0.202   501.128    MicroBlaze_i/Serializer_1/inst/MISO_i_7_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.045   501.173 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.173    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831   500.831    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.178   501.010    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.092   501.102    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.101    
                         arrival time                         501.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.641ns  (logic 0.277ns (43.193%)  route 0.364ns (56.794%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.563   500.563    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X15Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.133   500.696 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/Q
                         net (fo=2, routed)           0.169   500.865    MicroBlaze_i/Serializer_0/inst/waveIn[5]
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.099   500.964 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.195   501.159    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.045   501.204 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.204    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.831   500.831    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X15Y45         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.178   501.010    
    SLICE_X15Y45         FDRE (Hold_fdre_C_D)         0.091   501.101    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.204    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.828ns  (logic 0.276ns (33.330%)  route 0.552ns (66.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 500.833 - 500.000 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 500.584 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.584   500.584    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X5Y40          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.133   500.717 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.144   500.861    MicroBlaze_i/Serializer_2/inst/waveIn[9]
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.098   500.959 r  MicroBlaze_i/Serializer_2/inst/MISO_i_4/O
                         net (fo=1, routed)           0.408   501.367    MicroBlaze_i/Serializer_2/inst/MISO_i_4_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.045   501.412 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.412    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X6Y40          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833   500.833    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X6Y40          FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.833    
                         clock uncertainty            0.178   501.012    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.120   501.132    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.131    
                         arrival time                         501.412    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       26.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.448ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.778ns  (logic 0.459ns (12.148%)  route 3.319ns (87.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 501.546 - 500.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 470.404 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654   470.404    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.459   470.863 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/Q
                         net (fo=4, routed)           3.319   474.182    MicroBlaze_i/BlockRam_0/inst/inWave3[9]
    RAMB18_X0Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.546   501.546    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.546    
                         clock uncertainty           -0.178   501.367    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.630    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                        500.630    
                         arrival time                        -474.182    
  -------------------------------------------------------------------
                         slack                                 26.448    

Slack (MET) :             26.609ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.615ns  (logic 0.459ns (12.697%)  route 3.156ns (87.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 501.546 - 500.000 ) 
    Source Clock Delay      (SCD):    1.656ns = ( 470.406 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.656   470.406    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.459   470.865 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=4, routed)           3.156   474.021    MicroBlaze_i/BlockRam_0/inst/inWave3[10]
    RAMB18_X0Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.546   501.546    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.546    
                         clock uncertainty           -0.178   501.367    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.630    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                        500.630    
                         arrival time                        -474.021    
  -------------------------------------------------------------------
                         slack                                 26.609    

Slack (MET) :             26.635ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.591ns  (logic 0.459ns (12.781%)  route 3.132ns (87.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 501.546 - 500.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 470.404 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654   470.404    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.459   470.863 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=4, routed)           3.132   473.995    MicroBlaze_i/BlockRam_0/inst/inWave3[11]
    RAMB18_X0Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.546   501.546    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y14         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.546    
                         clock uncertainty           -0.178   501.367    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.630    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                        500.630    
                         arrival time                        -473.995    
  -------------------------------------------------------------------
                         slack                                 26.635    

Slack (MET) :             26.987ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.215ns  (logic 0.524ns (16.296%)  route 2.691ns (83.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.524   470.944 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=4, routed)           2.691   473.635    MicroBlaze_i/BlockRam_0/inst/inWave2[0]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -473.635    
  -------------------------------------------------------------------
                         slack                                 26.987    

Slack (MET) :             27.045ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.157ns  (logic 0.524ns (16.600%)  route 2.633ns (83.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X32Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.524   470.944 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=4, routed)           2.633   473.577    MicroBlaze_i/BlockRam_0/inst/inWave2[10]
    RAMB18_X1Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.537   501.537    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.621    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_1
  -------------------------------------------------------------------
                         required time                        500.621    
                         arrival time                        -473.577    
  -------------------------------------------------------------------
                         slack                                 27.045    

Slack (MET) :             27.315ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.888ns  (logic 0.459ns (15.896%)  route 2.429ns (84.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 501.537 - 500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 470.419 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.669   470.419    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.459   470.878 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=4, routed)           2.429   473.307    MicroBlaze_i/BlockRam_0/inst/inWave1[8]
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.537   501.537    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.537    
                         clock uncertainty           -0.178   501.358    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.621    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0
  -------------------------------------------------------------------
                         required time                        500.621    
                         arrival time                        -473.307    
  -------------------------------------------------------------------
                         slack                                 27.315    

Slack (MET) :             27.318ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.728ns  (logic 0.422ns (15.469%)  route 2.306ns (84.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655   470.405    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.422   470.827 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/Q
                         net (fo=4, routed)           2.306   473.133    MicroBlaze_i/BlockRam_0/inst/inWave3[4]
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.542   501.542    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912   500.451    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                        500.451    
                         arrival time                        -473.133    
  -------------------------------------------------------------------
                         slack                                 27.318    

Slack (MET) :             27.326ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.871ns  (logic 0.524ns (18.251%)  route 2.347ns (81.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 501.533 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y37         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.524   470.944 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[0]/Q
                         net (fo=4, routed)           2.347   473.291    MicroBlaze_i/BlockRam_0/inst/inWave2[0]
    RAMB36_X2Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.533   501.533    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.533    
                         clock uncertainty           -0.178   501.354    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.617    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                        500.617    
                         arrival time                        -473.291    
  -------------------------------------------------------------------
                         slack                                 27.326    

Slack (MET) :             27.360ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.841ns  (logic 0.524ns (18.443%)  route 2.317ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 501.538 - 500.000 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 470.421 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.671   470.421    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X34Y38         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.524   470.945 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[7]/Q
                         net (fo=4, routed)           2.317   473.262    MicroBlaze_i/BlockRam_0/inst/inWave2[7]
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.538   501.538    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X2Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.538    
                         clock uncertainty           -0.178   501.359    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.622    MicroBlaze_i/BlockRam_0/inst/Ram7_reg_0
  -------------------------------------------------------------------
                         required time                        500.622    
                         arrival time                        -473.262    
  -------------------------------------------------------------------
                         slack                                 27.360    

Slack (MET) :             27.401ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.824ns  (logic 0.459ns (16.255%)  route 2.365ns (83.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.654ns = ( 470.404 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654   470.404    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X29Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.459   470.863 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=4, routed)           2.365   473.228    MicroBlaze_i/BlockRam_0/inst/inWave3[11]
    RAMB18_X0Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -473.228    
  -------------------------------------------------------------------
                         slack                                 27.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.826ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.714%)  route 0.213ns (59.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.146   531.947 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/Q
                         net (fo=4, routed)           0.213   532.159    MicroBlaze_i/BlockRam_0/inst/inWave3[0]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.159    
  -------------------------------------------------------------------
                         slack                                 30.826    

Slack (MET) :             30.831ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.365ns  (logic 0.146ns (40.027%)  route 0.219ns (59.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 531.800 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.550   531.800    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y24         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.146   531.946 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/Q
                         net (fo=4, routed)           0.219   532.164    MicroBlaze_i/BlockRam_0/inst/inWave3[8]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.164    
  -------------------------------------------------------------------
                         slack                                 30.831    

Slack (MET) :             30.834ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.313ns  (logic 0.133ns (42.454%)  route 0.180ns (57.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.133   531.934 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[6]/Q
                         net (fo=4, routed)           0.180   532.114    MicroBlaze_i/BlockRam_0/inst/inWave3[6]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243   501.280    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.280    
                         arrival time                         532.114    
  -------------------------------------------------------------------
                         slack                                 30.834    

Slack (MET) :             30.836ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.315ns  (logic 0.133ns (42.233%)  route 0.182ns (57.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.133   531.934 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[5]/Q
                         net (fo=4, routed)           0.182   532.115    MicroBlaze_i/BlockRam_0/inst/inWave3[5]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243   501.280    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.280    
                         arrival time                         532.115    
  -------------------------------------------------------------------
                         slack                                 30.836    

Slack (MET) :             30.839ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.318ns  (logic 0.133ns (41.791%)  route 0.185ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.133   531.934 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=4, routed)           0.185   532.119    MicroBlaze_i/BlockRam_0/inst/inWave3[7]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243   501.280    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.280    
                         arrival time                         532.119    
  -------------------------------------------------------------------
                         slack                                 30.839    

Slack (MET) :             30.854ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.386ns  (logic 0.146ns (37.809%)  route 0.240ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.146   531.947 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/Q
                         net (fo=4, routed)           0.240   532.187    MicroBlaze_i/BlockRam_0/inst/inWave3[3]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.333    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.333    
                         arrival time                         532.187    
  -------------------------------------------------------------------
                         slack                                 30.854    

Slack (MET) :             30.886ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.419ns  (logic 0.146ns (34.805%)  route 0.273ns (65.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 531.808 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558   531.808    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X33Y33         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.146   531.954 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/Q
                         net (fo=4, routed)           0.273   532.227    MicroBlaze_i/BlockRam_0/inst/inWave2[5]
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.227    
  -------------------------------------------------------------------
                         slack                                 30.886    

Slack (MET) :             30.892ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.431ns  (logic 0.146ns (33.852%)  route 0.285ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.146   531.956 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=4, routed)           0.285   532.241    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.874   500.874    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y18         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.874    
                         clock uncertainty            0.178   501.053    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.349    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -501.349    
                         arrival time                         532.241    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.892ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.371ns  (logic 0.133ns (35.883%)  route 0.238ns (64.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 500.859 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.133   531.934 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/Q
                         net (fo=4, routed)           0.238   532.171    MicroBlaze_i/BlockRam_0/inst/inWave3[4]
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.858   500.858    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y4          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.858    
                         clock uncertainty            0.178   501.037    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242   501.279    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -501.279    
                         arrival time                         532.171    
  -------------------------------------------------------------------
                         slack                                 30.892    

Slack (MET) :             30.901ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.439ns  (logic 0.167ns (38.032%)  route 0.272ns (61.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X24Y46         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.167   531.977 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=4, routed)           0.272   532.249    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y8          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.873    
                         clock uncertainty            0.178   501.052    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.348    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0
  -------------------------------------------------------------------
                         required time                       -501.348    
                         arrival time                         532.249    
  -------------------------------------------------------------------
                         slack                                 30.901    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           44  Failing Endpoints,  Worst Slack       -2.296ns,  Total Violation      -94.969ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.309ns  (logic 2.994ns (56.399%)  route 2.315ns (43.601%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.625   502.772    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124   502.896 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.392   503.288    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X14Y42         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.288    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.309ns  (logic 2.994ns (56.399%)  route 2.315ns (43.601%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.625   502.772    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124   502.896 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.392   503.288    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X14Y42         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.288    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.309ns  (logic 2.994ns (56.399%)  route 2.315ns (43.601%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.625   502.772    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124   502.896 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.392   503.288    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X14Y42         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.288    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.309ns  (logic 2.994ns (56.399%)  route 2.315ns (43.601%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.625   502.772    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124   502.896 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.392   503.288    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X14Y42         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.288    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.296ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.309ns  (logic 2.994ns (56.399%)  route 2.315ns (43.601%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 501.500 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 f  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.625   502.772    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT3 (Prop_lut3_I2_O)        0.124   502.896 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.392   503.288    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_1_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.500   501.500    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.500    
                         clock uncertainty           -0.083   501.417    
    SLICE_X14Y42         FDRE (Setup_fdre_C_R)       -0.426   500.991    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        500.991    
                         arrival time                        -503.288    
  -------------------------------------------------------------------
                         slack                                 -2.296    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.264ns  (logic 2.994ns (56.881%)  route 2.270ns (43.119%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.620   502.767    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.891 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.243    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.426   500.992    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.992    
                         arrival time                        -503.243    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.264ns  (logic 2.994ns (56.881%)  route 2.270ns (43.119%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.620   502.767    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.891 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.243    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.426   500.992    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                        500.992    
                         arrival time                        -503.243    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.264ns  (logic 2.994ns (56.881%)  route 2.270ns (43.119%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.620   502.767    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.891 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.243    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.426   500.992    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                        500.992    
                         arrival time                        -503.243    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.250ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.264ns  (logic 2.994ns (56.881%)  route 2.270ns (43.119%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 501.501 - 500.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 497.979 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.671   497.979    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.456   498.435 f  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.587   499.022    MicroBlaze_i/SineWaveGen_0/inst/delay[3]
    SLICE_X12Y35         LUT1 (Prop_lut1_I0_O)        0.124   499.146 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.146    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_11_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.679 r  MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.679    MicroBlaze_i/SineWaveGen_0/inst/_carry_i_10_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.796 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.796    MicroBlaze_i/SineWaveGen_0/inst/_carry__0_i_9_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.913 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.913    MicroBlaze_i/SineWaveGen_0/inst/_carry__1_i_9_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.030 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.030    MicroBlaze_i/SineWaveGen_0/inst/_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.147    MicroBlaze_i/SineWaveGen_0/inst/_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.264 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.264    MicroBlaze_i/SineWaveGen_0/inst/_carry__4_i_9_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.579 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.711   501.290    MicroBlaze_i/SineWaveGen_0/inst/_carry__5_i_9_n_4
    SLICE_X14Y41         LUT5 (Prop_lut5_I4_O)        0.307   501.597 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.597    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_i_7_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.147 r  MicroBlaze_i/SineWaveGen_0/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.620   502.767    MicroBlaze_i/SineWaveGen_0/inst/_carry__6_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.124   502.891 r  MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.352   503.243    MicroBlaze_i/SineWaveGen_0/inst/wave[11]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.501   501.501    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y43         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.501    
                         clock uncertainty           -0.083   501.418    
    SLICE_X14Y43         FDRE (Setup_fdre_C_R)       -0.426   500.992    MicroBlaze_i/SineWaveGen_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        500.992    
                         arrival time                        -503.243    
  -------------------------------------------------------------------
                         slack                                 -2.250    

Slack (VIOLATED) :        -2.247ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.212ns  (logic 3.036ns (58.247%)  route 2.176ns (41.753%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    2.981ns = ( 497.981 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.673   497.981    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y33          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518   498.499 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.429   498.928    MicroBlaze_i/SineWaveGen_1/inst/delay[2]
    SLICE_X6Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637   499.565 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.565    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.682 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.682    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.799 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.799    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_9_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.916 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.916    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_i_9_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.033 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.033    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_i_9_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.150 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.150    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_i_9_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.465 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.630   501.095    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_i_9_n_4
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.307   501.402 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.402    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_i_7_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   501.952 f  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.624   502.576    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X5Y39          LUT3 (Prop_lut3_I2_O)        0.124   502.700 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.493   503.193    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_1_n_0
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.548   501.548    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.083   501.465    
    SLICE_X4Y38          FDRE (Setup_fdre_C_R)       -0.519   500.946    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        500.947    
                         arrival time                        -503.193    
  -------------------------------------------------------------------
                         slack                                 -2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.091ns  (logic 0.365ns (33.454%)  route 0.726ns (66.546%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 500.851 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164   501.069 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=4, routed)           0.310   501.379    MicroBlaze_i/SineWaveGen_1/inst/delay[28]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045   501.424 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6/O
                         net (fo=1, routed)           0.000   501.424    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.535 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.288   501.822    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.045   501.867 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.128   501.996    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2_n_0
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.851   500.851    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.851    
                         clock uncertainty            0.083   500.934    
    SLICE_X4Y38          FDRE (Hold_fdre_C_CE)       -0.012   500.922    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.922    
                         arrival time                         501.996    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.091ns  (logic 0.365ns (33.454%)  route 0.726ns (66.546%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 500.851 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164   501.069 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=4, routed)           0.310   501.379    MicroBlaze_i/SineWaveGen_1/inst/delay[28]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045   501.424 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6/O
                         net (fo=1, routed)           0.000   501.424    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.535 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.288   501.822    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.045   501.867 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.128   501.996    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2_n_0
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.851   500.851    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.851    
                         clock uncertainty            0.083   500.934    
    SLICE_X4Y38          FDRE (Hold_fdre_C_CE)       -0.012   500.922    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.922    
                         arrival time                         501.996    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.091ns  (logic 0.365ns (33.454%)  route 0.726ns (66.546%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 500.851 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164   501.069 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=4, routed)           0.310   501.379    MicroBlaze_i/SineWaveGen_1/inst/delay[28]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045   501.424 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6/O
                         net (fo=1, routed)           0.000   501.424    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.535 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.288   501.822    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.045   501.867 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.128   501.996    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2_n_0
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.851   500.851    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X4Y38          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.851    
                         clock uncertainty            0.083   500.934    
    SLICE_X4Y38          FDRE (Hold_fdre_C_CE)       -0.012   500.922    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.922    
                         arrival time                         501.996    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.106ns  (logic 0.420ns (37.958%)  route 0.686ns (62.042%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=4, routed)           0.104   501.150    MicroBlaze_i/SineWaveGen_0/inst/delay[14]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.045   501.195 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   501.195    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.304 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   501.304    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.344 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.344    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.384 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.526   501.910    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.045   501.955 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.056   502.011    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X14Y42         FDRE (Hold_fdre_C_CE)       -0.032   500.881    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.881    
                         arrival time                         502.011    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.106ns  (logic 0.420ns (37.958%)  route 0.686ns (62.042%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=4, routed)           0.104   501.150    MicroBlaze_i/SineWaveGen_0/inst/delay[14]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.045   501.195 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   501.195    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.304 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   501.304    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.344 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.344    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.384 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.526   501.910    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.045   501.955 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.056   502.011    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X14Y42         FDRE (Hold_fdre_C_CE)       -0.032   500.881    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.881    
                         arrival time                         502.011    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.106ns  (logic 0.420ns (37.958%)  route 0.686ns (62.042%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=4, routed)           0.104   501.150    MicroBlaze_i/SineWaveGen_0/inst/delay[14]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.045   501.195 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   501.195    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.304 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   501.304    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.344 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.344    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.384 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.526   501.910    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.045   501.955 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.056   502.011    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X14Y42         FDRE (Hold_fdre_C_CE)       -0.032   500.881    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.881    
                         arrival time                         502.011    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.106ns  (logic 0.420ns (37.958%)  route 0.686ns (62.042%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=4, routed)           0.104   501.150    MicroBlaze_i/SineWaveGen_0/inst/delay[14]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.045   501.195 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   501.195    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.304 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   501.304    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.344 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.344    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.384 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.526   501.910    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.045   501.955 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.056   502.011    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X14Y42         FDRE (Hold_fdre_C_CE)       -0.032   500.881    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.881    
                         arrival time                         502.011    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.106ns  (logic 0.420ns (37.958%)  route 0.686ns (62.042%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141   501.046 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=4, routed)           0.104   501.150    MicroBlaze_i/SineWaveGen_0/inst/delay[14]
    SLICE_X10Y38         LUT6 (Prop_lut6_I5_O)        0.045   501.195 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5/O
                         net (fo=1, routed)           0.000   501.195    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_i_5_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109   501.304 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000   501.304    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__0_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.344 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.344    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040   501.384 r  MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.526   501.910    MicroBlaze_i/SineWaveGen_0/inst/counter1_carry__2_n_0
    SLICE_X14Y42         LUT2 (Prop_lut2_I0_O)        0.045   501.955 r  MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.056   502.011    MicroBlaze_i/SineWaveGen_0/inst/counter[4]_i_2_n_0
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.830   500.830    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X14Y42         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X14Y42         FDRE (Hold_fdre_C_CE)       -0.032   500.881    MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.881    
                         arrival time                         502.011    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.129ns  (logic 0.365ns (32.337%)  route 0.764ns (67.663%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 500.852 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164   501.069 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=4, routed)           0.310   501.379    MicroBlaze_i/SineWaveGen_1/inst/delay[28]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045   501.424 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6/O
                         net (fo=1, routed)           0.000   501.424    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.535 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.288   501.822    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.045   501.867 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.166   502.033    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2_n_0
    SLICE_X2Y40          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.852   500.852    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X2Y40          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.852    
                         clock uncertainty            0.083   500.935    
    SLICE_X2Y40          FDRE (Hold_fdre_C_CE)       -0.032   500.903    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         502.033    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        1.129ns  (logic 0.365ns (32.337%)  route 0.764ns (67.663%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 500.852 - 500.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 500.905 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.564   500.905    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y38          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164   501.069 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=4, routed)           0.310   501.379    MicroBlaze_i/SineWaveGen_1/inst/delay[28]
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.045   501.424 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6/O
                         net (fo=1, routed)           0.000   501.424    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_i_6_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111   501.535 r  MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2/CO[3]
                         net (fo=3, routed)           0.288   501.822    MicroBlaze_i/SineWaveGen_1/inst/counter1_carry__2_n_0
    SLICE_X4Y38          LUT2 (Prop_lut2_I0_O)        0.045   501.867 r  MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2/O
                         net (fo=5, routed)           0.166   502.033    MicroBlaze_i/SineWaveGen_1/inst/counter[4]_i_2_n_0
    SLICE_X2Y40          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.852   500.852    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X2Y40          FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.852    
                         clock uncertainty            0.083   500.935    
    SLICE_X2Y40          FDRE (Hold_fdre_C_CE)       -0.032   500.903    MicroBlaze_i/SineWaveGen_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.903    
                         arrival time                         502.033    
  -------------------------------------------------------------------
                         slack                                  1.130    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.891ns  (logic 0.583ns (20.165%)  route 2.308ns (79.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.485   504.546    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X33Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X33Y21         FDRE (Setup_fdre_C_CE)      -0.202   504.896    MicroBlaze_i/CC_0/inst/xcorr_reg[20]
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                        -504.546    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[23]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.891ns  (logic 0.583ns (20.165%)  route 2.308ns (79.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.485   504.546    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X33Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X33Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X33Y21         FDRE (Setup_fdre_C_CE)      -0.202   504.896    MicroBlaze_i/CC_0/inst/xcorr_reg[23]
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                        -504.546    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.744ns  (logic 0.583ns (21.249%)  route 2.161ns (78.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.338   504.399    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X34Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[10]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.399    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.744ns  (logic 0.583ns (21.249%)  route 2.161ns (78.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.338   504.399    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X34Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[11]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.399    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.744ns  (logic 0.583ns (21.249%)  route 2.161ns (78.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.338   504.399    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X34Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[8]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.399    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.744ns  (logic 0.583ns (21.249%)  route 2.161ns (78.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.338   504.399    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X34Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X34Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[9]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.399    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.712ns  (logic 0.583ns (21.500%)  route 2.129ns (78.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.306   504.367    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X32Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[4]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.367    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.712ns  (logic 0.583ns (21.500%)  route 2.129ns (78.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.306   504.367    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X32Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[5]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.367    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.712ns  (logic 0.583ns (21.500%)  route 2.129ns (78.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.306   504.367    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X32Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[6]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.367    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.712ns  (logic 0.583ns (21.500%)  route 2.129ns (78.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 505.180 - 502.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 501.655 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.655   501.655    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.459   502.114 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.823   502.937    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.124   503.061 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.306   504.367    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.488   505.180    MicroBlaze_i/CC_0/inst/clk
    SLICE_X32Y21         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.180    
                         clock uncertainty           -0.083   505.098    
    SLICE_X32Y21         FDRE (Setup_fdre_C_CE)      -0.164   504.934    MicroBlaze_i/CC_0/inst/xcorr_reg[7]
  -------------------------------------------------------------------
                         required time                        504.934    
                         arrival time                        -504.367    
  -------------------------------------------------------------------
                         slack                                  0.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        2.130ns  (logic 0.100ns (4.694%)  route 2.030ns (95.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 1000.470 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         2.030  1002.030    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X28Y58         LUT3 (Prop_lut3_I2_O)        0.100  1002.130 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1002.130    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X28Y58         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.662  1000.470    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X28Y58         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.470    
                         clock uncertainty            0.083  1000.553    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.336  1000.889    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.889    
                         arrival time                        1002.130    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[4]_replica/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.500ns  (logic 0.470ns (31.332%)  route 1.030ns (68.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 500.470 - 497.500 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 501.483 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.483   501.483    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.370   501.853 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.552   502.405    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.100   502.505 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.478   502.983    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X16Y30         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.662   500.470    MicroBlaze_i/CC_0/inst/clk
    SLICE_X16Y30         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica/C  (IS_INVERTED)
                         clock pessimism              0.000   500.470    
                         clock uncertainty            0.083   500.553    
    SLICE_X16Y30         FDSE (Hold_fdse_C_S)         0.042   500.595    MicroBlaze_i/CC_0/inst/count_reg[4]_replica
  -------------------------------------------------------------------
                         required time                       -500.595    
                         arrival time                         502.983    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.500ns  (logic 0.470ns (31.332%)  route 1.030ns (68.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 500.470 - 497.500 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 501.483 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         1.483   501.483    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.370   501.853 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.552   502.405    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.100   502.505 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.478   502.983    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X16Y30         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.662   500.470    MicroBlaze_i/CC_0/inst/clk
    SLICE_X16Y30         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1/C  (IS_INVERTED)
                         clock pessimism              0.000   500.470    
                         clock uncertainty            0.083   500.553    
    SLICE_X16Y30         FDSE (Hold_fdse_C_S)         0.042   500.595    MicroBlaze_i/CC_0/inst/count_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                       -500.595    
                         arrival time                         502.983    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.835%)  route 0.471ns (71.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 498.688 - 497.500 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.550   500.550    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.146   500.696 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.239   500.934    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.045   500.979 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.233   501.212    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X21Y28         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.818   498.688    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y28         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.688    
                         clock uncertainty            0.083   498.771    
    SLICE_X21Y28         FDSE (Hold_fdse_C_S)        -0.011   498.760    MicroBlaze_i/CC_0/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                       -498.760    
                         arrival time                         501.212    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[13]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.835%)  route 0.471ns (71.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 498.688 - 497.500 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.550   500.550    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.146   500.696 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.239   500.934    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.045   500.979 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.233   501.212    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X21Y28         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.818   498.688    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y28         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.688    
                         clock uncertainty            0.083   498.771    
    SLICE_X21Y28         FDRE (Hold_fdre_C_R)        -0.011   498.760    MicroBlaze_i/CC_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                       -498.760    
                         arrival time                         501.212    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.452ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[15]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.662ns  (logic 0.191ns (28.835%)  route 0.471ns (71.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 498.688 - 497.500 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.550   500.550    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.146   500.696 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.239   500.934    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.045   500.979 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.233   501.212    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X21Y28         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.818   498.688    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y28         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.688    
                         clock uncertainty            0.083   498.771    
    SLICE_X21Y28         FDSE (Hold_fdse_C_S)        -0.011   498.760    MicroBlaze_i/CC_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                       -498.760    
                         arrival time                         501.212    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.462ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.673ns  (logic 0.191ns (28.384%)  route 0.482ns (71.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 498.689 - 497.500 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.550   500.550    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.146   500.696 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.239   500.934    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.045   500.979 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.243   501.223    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X18Y28         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.819   498.689    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y28         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2/C  (IS_INVERTED)
                         clock pessimism              0.000   498.689    
                         clock uncertainty            0.083   498.772    
    SLICE_X18Y28         FDSE (Hold_fdse_C_S)        -0.011   498.761    MicroBlaze_i/CC_0/inst/count_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                       -498.761    
                         arrival time                         501.223    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.727ns  (logic 0.191ns (26.286%)  route 0.536ns (73.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 498.687 - 497.500 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.550   500.550    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.146   500.696 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.239   500.934    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.045   500.979 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.297   501.276    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X21Y27         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.817   498.687    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y27         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.687    
                         clock uncertainty            0.083   498.770    
    SLICE_X21Y27         FDRE (Hold_fdre_C_R)        -0.011   498.759    MicroBlaze_i/CC_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                       -498.759    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[12]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.727ns  (logic 0.191ns (26.286%)  route 0.536ns (73.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 498.687 - 497.500 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.550   500.550    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.146   500.696 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.239   500.934    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.045   500.979 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.297   501.276    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X21Y27         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.817   498.687    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y27         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.687    
                         clock uncertainty            0.083   498.770    
    SLICE_X21Y27         FDSE (Hold_fdse_C_S)        -0.011   498.759    MicroBlaze_i/CC_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                       -498.759    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.517ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.727ns  (logic 0.191ns (26.286%)  route 0.536ns (73.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 498.687 - 497.500 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 500.550 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=235, routed)         0.550   500.550    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X22Y28         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDRE (Prop_fdre_C_Q)         0.146   500.696 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.239   500.934    MicroBlaze_i/CC_0/inst/reset
    SLICE_X22Y28         LUT6 (Prop_lut6_I5_O)        0.045   500.979 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.297   501.276    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X21Y27         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.817   498.687    MicroBlaze_i/CC_0/inst/clk
    SLICE_X21Y27         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   498.687    
                         clock uncertainty            0.083   498.770    
    SLICE_X21Y27         FDRE (Hold_fdre_C_R)        -0.011   498.759    MicroBlaze_i/CC_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                       -498.759    
                         arrival time                         501.276    
  -------------------------------------------------------------------
                         slack                                  2.517    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.124ns (6.003%)  route 1.942ns (93.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.942     1.942    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y18          LUT1 (Prop_lut1_I0_O)        0.124     2.066 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.066    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y18          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.496     2.688    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y18          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.045ns (5.378%)  route 0.792ns (94.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.792     0.792    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X6Y18          LUT1 (Prop_lut1_I0_O)        0.045     0.837 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.837    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X6Y18          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.825     1.195    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X6Y18          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.284ns  (logic 0.422ns (32.875%)  route 0.862ns (67.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.957ns = ( 5.457 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.649     5.457    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X22Y24         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.422     5.879 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[7]/Q
                         net (fo=1, routed)           0.862     6.741    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X16Y24         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.483     2.675    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X16Y24         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.671ns (18.212%)  route 3.013ns (81.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.482     5.971    <hidden>
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.153     6.124 f  <hidden>
                         net (fo=3, routed)           0.532     6.655    <hidden>
    SLICE_X4Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.534     2.727    <hidden>
    SLICE_X4Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.671ns (18.212%)  route 3.013ns (81.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.482     5.971    <hidden>
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.153     6.124 f  <hidden>
                         net (fo=3, routed)           0.532     6.655    <hidden>
    SLICE_X4Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.534     2.727    <hidden>
    SLICE_X4Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.671ns (18.212%)  route 3.013ns (81.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.482     5.971    <hidden>
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.153     6.124 f  <hidden>
                         net (fo=3, routed)           0.532     6.655    <hidden>
    SLICE_X4Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.534     2.727    <hidden>
    SLICE_X4Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.185ns  (logic 0.459ns (38.740%)  route 0.726ns (61.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.968ns = ( 5.468 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.660     5.468    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X19Y21         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.459     5.927 r  MicroBlaze_i/MaximumFinder_0/inst/tmax_reg[1]/Q
                         net (fo=1, routed)           0.726     6.653    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X13Y21         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.495     2.688    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X13Y21         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 0.642ns (17.658%)  route 2.994ns (82.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.482     5.971    <hidden>
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.124     6.095 f  <hidden>
                         net (fo=3, routed)           0.512     6.607    <hidden>
    SLICE_X4Y27          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.537     2.729    <hidden>
    SLICE_X4Y27          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 0.642ns (17.658%)  route 2.994ns (82.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.482     5.971    <hidden>
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.124     6.095 f  <hidden>
                         net (fo=3, routed)           0.512     6.607    <hidden>
    SLICE_X4Y27          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.537     2.729    <hidden>
    SLICE_X4Y27          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.636ns  (logic 0.642ns (17.658%)  route 2.994ns (82.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.482     5.971    <hidden>
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.124     6.095 f  <hidden>
                         net (fo=3, routed)           0.512     6.607    <hidden>
    SLICE_X4Y27          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.537     2.729    <hidden>
    SLICE_X4Y27          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.138ns  (logic 0.422ns (37.085%)  route 0.716ns (62.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.965ns = ( 5.465 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.657     5.465    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.422     5.887 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[5]/Q
                         net (fo=1, routed)           0.716     6.603    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X13Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X13Y23         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.459ns (40.600%)  route 0.672ns (59.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.957ns = ( 5.457 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.649     5.457    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X23Y25         FDRE                                         r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.459     5.916 r  MicroBlaze_i/MaximumFinder_0/inst/tmax1_reg[6]/Q
                         net (fo=1, routed)           0.672     6.588    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X19Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.483     2.675    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X19Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.192ns (33.524%)  route 0.381ns (66.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.561     0.901    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y16         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.266     1.309    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.051     1.360 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.114     1.474    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X11Y19         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.824     1.194    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X11Y19         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.809%)  route 0.543ns (72.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.427    <hidden>
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  <hidden>
                         net (fo=3, routed)           0.176     1.648    <hidden>
    SLICE_X8Y18          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.825     1.195    <hidden>
    SLICE_X8Y18          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.809%)  route 0.543ns (72.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.427    <hidden>
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  <hidden>
                         net (fo=3, routed)           0.176     1.648    <hidden>
    SLICE_X8Y18          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.825     1.195    <hidden>
    SLICE_X8Y18          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.809%)  route 0.543ns (72.191%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.427    <hidden>
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.045     1.472 f  <hidden>
                         net (fo=3, routed)           0.176     1.648    <hidden>
    SLICE_X8Y18          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.825     1.195    <hidden>
    SLICE_X8Y18          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.213ns (25.573%)  route 0.620ns (74.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.427    <hidden>
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.049     1.476 f  <hidden>
                         net (fo=3, routed)           0.254     1.729    <hidden>
    SLICE_X8Y17          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.826     1.196    <hidden>
    SLICE_X8Y17          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.213ns (25.573%)  route 0.620ns (74.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.427    <hidden>
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.049     1.476 f  <hidden>
                         net (fo=3, routed)           0.254     1.729    <hidden>
    SLICE_X8Y17          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.826     1.196    <hidden>
    SLICE_X8Y17          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.213ns (25.573%)  route 0.620ns (74.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.366     1.427    <hidden>
    SLICE_X8Y17          LUT1 (Prop_lut1_I0_O)        0.049     1.476 f  <hidden>
                         net (fo=3, routed)           0.254     1.729    <hidden>
    SLICE_X8Y17          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.826     1.196    <hidden>
    SLICE_X8Y17          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.544%)  route 0.643ns (75.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.478     1.539    <hidden>
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  <hidden>
                         net (fo=3, routed)           0.164     1.748    <hidden>
    SLICE_X11Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.825     1.195    <hidden>
    SLICE_X11Y18         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.544%)  route 0.643ns (75.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.478     1.539    <hidden>
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  <hidden>
                         net (fo=3, routed)           0.164     1.748    <hidden>
    SLICE_X11Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.825     1.195    <hidden>
    SLICE_X11Y18         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.544%)  route 0.643ns (75.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.556     0.896    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X16Y18         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.478     1.539    <hidden>
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.584 f  <hidden>
                         net (fo=3, routed)           0.164     1.748    <hidden>
    SLICE_X11Y18         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.825     1.195    <hidden>
    SLICE_X11Y18         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1887, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





