[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LIS3DHTR production of ST MICROELECTRONICS from the text:This is information on a product in full production. December 2016 DocID17530 Rev 2 1/54LIS3DH\nMEMS digital output motion sensor:\n ultra-low-power high-performance 3-axis "nano" accelerometer\nDatasheet - production data\nFeatures\n\uf0b7Wide supply voltage, 1.71 V to 3.6 V\n\uf0b7Independent IO supply (1.8 V) and supply \nvoltage compatible\n\uf0b7Ultra-low-power mode consumption \ndown to 2 μA\n\uf0b7\uf0b12g/±4g/\uf0b18g/\uf0b116g dynamically selectable full \nscale\n\uf0b7I2C/SPI digital output interface\n\uf0b716-bit data output\n\uf0b72 independent programmable interrupt \ngenerators for free-fall and motion detection\n\uf0b76D/4D orientation detection\n\uf0b7Free-fall detection\n\uf0b7Motion detection\n\uf0b7Embedded temperature sensor\n\uf0b7Embedded self-test\n\uf0b7Embedded 32 levels of 16-bit data output FIFO\n\uf0b710000 g high shock survivability\n\uf0b7ECOPACK®, RoHS and “Green” compliant \nApplications\n\uf0b7Motion activated functions\n\uf0b7Free-fall detection\n\uf0b7Click/double-click recognition\n\uf0b7Intelligent power saving for handheld devices\n\uf0b7Pedometers\uf0b7Display orientation\n\uf0b7Gaming and virtual reality input devices\n\uf0b7Impact recognition and logging\n\uf0b7Vibration monitoring and compensation\nDescription\nThe LIS3DH is an ultra-low-power high-\nperformance three-axis linear accelerometer belonging to the “nano” family, with digital I\n2C/SPI \nserial interface standard output. The device features ultra-low-power operational modes that allow advanced power saving and smart embedded functions. \nThe LIS3DH has dynamically user-selectable full \nscales of \uf0b12g/±4g/\uf0b18g/\uf0b116g and is capable of \nmeasuring accelerations with output data rates from 1 Hz to 5.3 kHz. The self-test capability allows the user to check the functioning of the sensor in the final application. The device may be configured to generate interrupt signals using two independent inertial wake-up/free-fall events as well as by the position of the device itself. \nThresholds and timing of interrupt generators are \nprogrammable by the end user on the fly. The LIS3DH has an integrated 32-level first-in, first-out (FIFO) buffer allowing the user to store data in order to limit intervention by the host processor. \nThe LIS3DH is available in small thin plastic land \ngrid array package (LGA) and is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.\n          /*$\x10\x14\x19\x03\x0b\x16[\x16[\x14\x03PP\x0c\nTable 1. Device summary\nOrder codesTemp. \nrange [\uf0b0C]Package Packaging\nLIS3DHTR -40 to +85 LGA-16 Tape and reel\nwww.st.com\nContents LIS3DH\n2/54 DocID17530 Rev 2Contents\n1 Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n1.1 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n1.2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2 Mechanical and electrical specifications  . . . . . . . . . . . . . . . . . . . . . . . 10\n2.1 Mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102.2 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122.3 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122.4 Communication interface characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.4.1 SPI - serial peripheral interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.4.2 I2C - Inter IC control interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n2.5 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3 Terminology and functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.1 Terminology  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.1.1 Sensitivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163.1.2 Zero-g level  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.2 Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.2.1 High-resolution, normal mode, low-power mode . . . . . . . . . . . . . . . . . . 163.2.2 Self-test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173.2.3 6D / 4D orientation detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.2.4 “Sleep-to-wake” and “Return-to-sleep”  . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.3 Sensing element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.4 IC interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.5 Factory calibration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193.6 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193.7 Auxiliary ADC and temperature sensor  . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n4 Application hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n4.1 Soldering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n5 Digital main blocks  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n5.1 FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nDocID17530 Rev 2 3/54LIS3DH Contents\n545.1.1 Bypass mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n5.1.2 FIFO mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225.1.3 Stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235.1.4 Stream-to-FIFO mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235.1.5 Retrieving data from FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n6 Digital interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n6.1 I2C serial interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n6.1.1 I2C operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n6.2 SPI bus interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n6.2.1 SPI read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 286.2.2 SPI write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 296.2.3 SPI read in 3-wire mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n7 Register mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n8 Registers description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n8.1 STATUS_REG_AUX (07h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n8.2 OUT_ADC1_L (08h), OUT_ADC1_H (09h)  . . . . . . . . . . . . . . . . . . . . . . . 338.3 OUT_ADC2_L (0Ah), OUT_ADC2_H (0Bh) . . . . . . . . . . . . . . . . . . . . . . . 338.4 OUT_ADC3_L (0Ch), OUT_ADC3_H (0Dh)  . . . . . . . . . . . . . . . . . . . . . . 338.5 WHO_AM_I (0Fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 348.6 CTRL_REG0 (1Eh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 348.7 TEMP_CFG_REG (1Fh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 348.8 CTRL_REG1 (20h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 358.9 CTRL_REG2 (21h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 368.10 CTRL_REG3 (22h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 368.11 CTRL_REG4 (23h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 378.12 CTRL_REG5 (24h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 388.13 CTRL_REG6 (25h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 388.14 REFERENCE (26h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 398.15 STATUS_REG (27h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 398.16 OUT_X_L (28h), OUT_X_H (29h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 408.17 OUT_Y_L (2Ah), OUT_Y_H (2Bh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 408.18 OUT_Z_L (2Ch), OUT_Z_H (2Dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nContents LIS3DH\n4/54 DocID17530 Rev 28.19 FIFO_CTRL_REG (2Eh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n8.20 FIFO_SRC_REG (2Fh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 418.21 INT1_CFG (30h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 418.22 INT1_SRC (31h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 428.23 INT1_THS (32h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438.24 INT1_DURATION (33h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438.25 INT2_CFG (34h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 448.26 INT2_SRC (35h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 458.27 INT2_THS (36h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 458.28 INT2_DURATION (37h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 468.29 CLICK_CFG (38h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 468.30 CLICK_SRC (39h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 478.31 CLICK_THS (3Ah)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 478.32 TIME_LIMIT (3Bh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 478.33 TIME_LATENCY (3Ch) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 488.34 TIME WINDOW (3Dh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 488.35 ACT_THS (3Eh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 488.36 ACT_DUR (3Fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n9 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\n9.1 LGA-16 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 509.2 LGA-16 packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\n10 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nDocID17530 Rev 2 5/54LIS3DH List of tables\n54List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 9\nTable 3. Internal pull-up values (typ.) for SDO/SA0 pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9Table 4. Mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\nTable 5. Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 2\nTable 6. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 12\nTable 7. SPI slave timing values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nTable 8. I\n2C slave timing values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nTable 9. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nTable 10. Operating mode selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nTable 11. Turn-on time for operating mode transition. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17Table 12. Current consumption of operating modes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17Table 13. Internal pin status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 21\nTable 14. Serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 24\nTable 15. I\n2C terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 4\nTable 16. SAD+Read/Write patterns  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nTable 17. Transfer when master is writing one byte to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25Table 18. Transfer when master is writing multiple bytes to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . 25Table 19. Transfer when master is receiving (reading) one byte of data from slave  . . . . . . . . . . . . . 26Table 20. Transfer when master is receiving (reading) multiple bytes of data from slave . . . . . . . . . 26Table 21. Register address map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nTable 22. STATUS_REG_AUX register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 3\nTable 23. STATUS_REG_AUX description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33Table 24. WHO_AM_I register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 25. CTRL_REG0 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 34\nTable 26. CTRL_REG0 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nTable 27. TEMP_CFG_REG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 4\nTable 28. TEMP_CFG_REG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34Table 29. CTRL_REG1 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 35\nTable 30. CTRL_REG1 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nTable 31. Data rate configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nTable 32. CTRL_REG2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 36\nTable 33. CTRL_REG2 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 34. High-pass filter mode configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3 6\nTable 35. CTRL_REG3 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 36\nTable 36. CTRL_REG3 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 37. CTRL_REG4 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 37\nTable 38. CTRL_REG4 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 39. Self-test mode configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 40. CTRL_REG5 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 38\nTable 41. CTRL_REG5 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 42. CTRL_REG6 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 38\nTable 43. CTRL_REG6 description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 44. REFERENCE register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 45. REFERENCE register description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39Table 46. STATUS register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 39\nTable 47. STATUS register description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nTable 48. REFERENCE register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nList of tables LIS3DH\n6/54 DocID17530 Rev 2Table 49. REFERENCE register description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 50. FIFO mode configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 51. FIFO_SRC_REG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .4 1\nTable 52. FIFO_SRC_REG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 53. INT1_CFG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 54. INT1_CFG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 41\nTable 55. Interrupt mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 42\nTable 56. INT1_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nTable 57. INT1_SRC description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 42\nTable 58. INT1_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 59. INT1_THS description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 60. INT1_DURATION register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .4 3\nTable 61. INT1_DURATION description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 62. INT2_CFG register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 63. INT2_CFG description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 44\nTable 64. Interrupt mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 44\nTable 65. INT2_SRC register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 66. INT2_SRC description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 45\nTable 67. INT2_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 68. INT2_THS description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 69. INT2_DURATION register  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .4 6\nTable 70. INT2_DURATION description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 71. CLICK_CFG register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 72. CLICK_CFG description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 46\nTable 73. CLICK_SRC register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 74. CLICK_SRC description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 47\nTable 75. CLICK_THS register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\nTable 76. CLICK_SRC description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 47\nTable 77. TIME_LIMIT register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 47\nTable 78. TIME_LIMIT description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 47\nTable 79. TIME_LATENCY register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 80. TIME_LATENCY description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 81. TIME_WINDOW register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 82. TIME_WINDOW description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 83. ACT_THS register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\nTable 84. ACT_THS description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 48\nTable 85. ACT_DUR register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 48\nTable 86. ACT_DUR description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 48\nTable 87. Reel dimensions for carrier tape of LGA-16 package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nTable 88. Document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 53\nDocID17530 Rev 2 7/54LIS3DH List of figures\n54List of figures\nFigure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 8\nFigure 2. Pin connections  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\nFigure 3. SPI slave timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 13\nFigure 4. I2C slave timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nFigure 5. LIS3DH electrical connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nFigure 6. Read and write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 7. SPI read protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nFigure 8. Multiple byte SPI read protocol (2-byte example). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28Figure 9. SPI write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 29\nFigure 10. Multiple byte SPI write protocol (2-byte example). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Figure 11. SPI read protocol in 3-wire mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nFigure 12. LGA-16 package outline and mechanical dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50Figure 13. Carrier tape information for LGA-16 package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51Figure 14. LGA-16 package orientation in carrier tape  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51Figure 15. Reel information for carrier tape of LGA-16 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nBlock diagram and pin description LIS3DH\n8/54 DocID17530 Rev 21 Block diagram and pin description \n1.1 Block diagram\nFigure 1. Block diagram\n1.2 Pin description\nFigure 2. Pin connections&+$5*(\n$03/,),(5<\x0e\n=\x0e\n<\x10=\x10D;\x0e\n;\x10,\x03\x03&\n63,&6\n6&/\x1263&6\'$\x126\'2\x126\',6\'2\x126$\x13\n&21752/\x03/2*,&\x03\n\t\n,17(55837\x03*(1\x11 \x03,17\x03\x14\x03\n&/2&.75,00,1*\n&,5&8,765()(5(1&( 6(/)\x107(67&21752/\x03$\x12\'\n&219(57(5\x14 \x03\n,17\x03\x15\x0308;\n\x16\x15\x03/HYHO\n),)2$\'&\x03\x10\x03$\'&\x03,QSXW\x14/2*,&\n7(03(5$785( \x03\n6(1625$\x12\'\n&219(57(5\x15\x15\n$\'&\x03\x10\x03$\'&\x03,QSXW\x15\n$\'&\x03\x10\x03$\'&\x03,QSXW\x16\n\x0b723\x039,(:\x0c\n\',5(&7,21\x032)\x037+( \x03\x03\n\'(7(&7$%/( \x03\n$&&(/(5$7,216\x14\n\x18 \x1c\x14\x16\n\x0b%27720\x039,(:\x0c\x03<\x14;=\n3LQ\x03\x14\x03LQGLFDWRU\n9GGB,2\n1&\x03\n1&\x03\n6&/\x1263&\n*1\'6\'$\x126\',\x126\'2&6\n6\'2\x126$\x13$\'&\x16\n*1\'\n,17\x14\n5(6\n,17\x15\n$\'&\x149GG\n$\'&\x15\nDocID17530 Rev 2 9/54LIS3DH Block diagram and pin description\n54          Table 2. Pin description  \nPin# Name Function\n1 Vdd_IO Power supply for I/O pins\n2 NC Not connected3 NC Not connected\n4SCL\nSPCI\n2C serial clock (SCL)\nSPI serial port clock (SPC)\n5 GND 0 V supply\n6SDA\nSDI\nSDOI2C serial data (SDA)\nSPI serial data input (SDI)3-wire interface serial data output (SDO)\n7\n(1)\n1. SDO/SA0 pin is internally pulled up. Refer to Table 3  for the internal pull-up values (typ.).SDO\nSA0SPI serial data output (SDO)\nI2C less significant bit of the device address (SA0)\n8C SSPI enable\nI2C/SPI mode selection:\n1: SPI idle mode / I2C communication enabled\n0: SPI communication mode / I2C disabled\n9 INT2 Inertial interrupt 2\n10 RES Connect to GND\n11 INT1 Inertial interrupt 1\n12 GND 0 V supply13 ADC3 Analog-to-digital converter input 314 Vdd Power supply15 ADC2 Analog-to-digital converter input 216 ADC1 Analog-to-digital converter input 1\nTable 3. Internal pull-up values (typ.) for SDO/SA0 pin\nVdd_IOResistor value for SDO/SA0 pin\nTyp. (kΩ)\n1.7 V 54.4\n1.8 V 49.22.5 V 30.43.6 V 20.4\nMechanical and electrical specifications LIS3DH\n10/54 DocID17530 Rev 22 Mechanical and electrical specifications\n2.1 Mechanical characteristics\nVdd = 2.5 V, T = 25 °C unless otherwise noted (a)\na. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71 V to 3.6 V. Table 4. Mechanical characteristics\nSymbol Parameter Test conditions Min. Typ.(1)Max. Unit\nFS Measurement range(2)FS bit set to 00 ±2.0\nFS bit set to 01 ±4.0FS bit set to 10 ±8.0\nFS bit set to 11 ±16.0\ng\nSo SensitivityFS bit set to 00; \nHigh-resolution mode1\nmg/digitFS bit set to 00; \nNormal mode4\nFS bit set to 00; \nLow-power mode16\nFS bit set to 01;\nHigh-resolution mode2\nmg/digitFS bit set to 01;\nNormal mode8\nFS bit set to 01;\nLow-power mode32\nFS bit set to 10;\nHigh-resolution mode4\nmg/digitFS bit set to 10;\nNormal mode16\nFS bit set to 10;\nLow-power mode64\nFS bit set to 11;\nHigh-resolution mode12\nmg/digitFS bit set to 11;\nNormal mode48\nFS bit set to 11;\nLow-power mode192\nTCSoSensitivity change vs \ntemperatureFS bit set to 00 0.01 %/°C\nTyOffTypical zero- g level \noffset accuracy(3),(4) FS bit set to 00 ±40 m g\nDocID17530 Rev 2 11/54LIS3DH Mechanical and electrical specifications\n54TCOffZero- g level change \nvs temperatureMax delta from 25 °C ±0.5 m g/°C\nAnAcceleration noise \ndensityFS bit set to 00, High-Resolution mode \n(Table 10 ), ODR > 1300 Hz220 μg/√Hz\nVstSelf-test \noutput change(5)(6)(7)FS bit set to 00\nX-axis; Normal mode17 360 LSb\nFS bit set to 00\nY-axis; Normal mode17 360 LSb\nFS bit set to 00\nZ-axis; Normal mode17 360 LSb\nTopOperating \ntemperature range-40 +85 °C\n1. Typical specifications are not guaranteed.\n2. Verified by wafer level test and measurement of initial offset and sensitivity.3. Typical zero- g level offset value after MSL3 preconditioning.\n4. Offset can be eliminated by enabling the built-in high-pass filter.5. The sign of “Self-test output change” is defined by the ST bits in CTRL_REG4 (23h) , for all axes.\n6.\n“Self-test output change” is defined as the absolute value of:\nOUTPUT[LSb](Self test enabled)  - OUTPUT[LSb](Self test disabled) . 1LSb = 4 m g at 10-bit representation, ±2 g full scale.\n7. After enabling the self-test, correct data is obtained after two samples (low-power mode / normal mode) or after eight \nsamples (high-resolution mode).Table 4. Mechanical characteristics\nSymbol Parameter Test conditions Min. Typ.(1)Max. Unit\nMechanical and electrical specifications LIS3DH\n12/54 DocID17530 Rev 22.2 Temperature sensor characteristics\nVdd = 2.5 V, T = 25 °C unless otherwise noted (b)\n          \n2.3 Electrical characteristics\nVdd = 2.5 V, T = 25 °C unless otherwise noted (c) \n          \nb. The product is factory calibrated at 2.5 V. Temperature sensor operation is guaranteed in the range 2 V - 3.6 V.Table 5. Temperature sensor characteristics\nSymbol Parameter Test condition Min. Typ.(1)Max. Unit\nTSDrTemperature sensor output change vs \ntemperature1 digit/°C(2)\nTODR Temperature refresh rate ODR Hz\nTop Operating temperature range -40 +85 °C\n1. Typical specifications are not guaranteed.\n2. 8-bit resolution.\nc. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71 V to 3.6 V.Table 6. Electrical characteristics\nSymbol Parameter Test conditions Min. Typ.(1)Max. Unit\nVdd Supply voltage 1.71 2.5 3.6 V\nVdd_IO I/O pins supply voltage(2)1.71 Vdd+0.1 V\nIdd Current consumption in normal mode 50 Hz ODR 11 μA\nIdd Current consumption in normal mode 1 Hz ODR 2 μA\nIddLP Current consumption in low-power mode 50 Hz ODR 6 μA\nIddPdnCurrent consumption in power-down \nmode0.5 μA\nVIH Digital high-level input voltage 0.8*Vdd_IO V\nVIL Digital low-level input voltage 0.2*Vdd_IO V\nVOH High-level output voltage 0.9*Vdd_IO V\nVOL Low-level output voltage 0.1*Vdd_IO V\nBW System bandwidth(3)ODR/2 Hz\nTop Operating temperature range -40 +85 °C\n1. Typical specification are not guaranteed.\n2. It is possible to remove Vdd maintaining Vdd_IO without blocking the communication busses, in this condition the \nmeasurement chain is powered off.\n3. Refer to Table 25 for the ODR value and configuration.\nDocID17530 Rev 2 13/54LIS3DH Mechanical and electrical specifications\n542.4 Communication interface characteristics\n2.4.1 SPI - serial peripheral interface\nSubject to general operating conditions for Vdd and Top.\n          \nFigure 3. SPI slave timing diagram \n1. When no communication is ongoing, data on SDO is driven by internal pull-up resistors.\nNote: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output \nports.Table 7. SPI slave timing values\nSymbol ParameterValue (1)\nUnit\nMin Max\ntc(SPC) SPI clock cycle 100 ns\nfc(SPC) SPI clock frequency 10 MHz\ntsu(CS)CS setup time 5\nnsth(CS) CS hold time 20\ntsu(SI) SDI input setup time 5\nth(SI) SDI input hold time 15\ntv(SO) SDO valid output time 50\nth(SO) SDO output hold time 5\ntdis(SO) SDO output disable time 50\n1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not \ntested in production.\nSPCCS\nSDI\nSDOtsu(CS)\ntv(S O) th(S O)th(S I) tsu(SI)th(CS )\ntdis(S O)tc(S PC)\nMSB IN \nMSB OUT LSB OUTLSB IN (1) \n(1) \n(1) \n(1) (1)\n(1)\n(1)\n(1)\nMechanical and electrical specifications LIS3DH\n14/54 DocID17530 Rev 22.4.2 I2C - Inter IC control interface\nSubject to general operating conditions for Vdd and top.\nFigure 4. I2C slave timing diagram \nNote: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.Table 8. I2C slave timing values\nSymbol ParameterI2C standard \n1. Data based on standard I2C protocol requirement, not tested in production.I2C fast mode (1)\nUnit\nMin Max Min Max\nf(SCL) SCL clock frequency 0 100 0 400 kHz\ntw(SCLL) SCL clock low time 4.7 1.3\nμs\ntw(SCLH) SCL clock high time 4.0 0.6\ntsu(SDA) SDA setup time 250 100 ns\nth(SDA) SDA data hold time 0 3.45 0 0.9 μs\nth(ST) START condition hold time 4 0.6\nμstsu(SR) Repeated START condition setup time 4.7 0.6\ntsu(SP) STOP condition setup time 4 0.6\ntw(SP:SR)Bus free time between STOP and \nSTART condition4.7 1.3\nSDA\nSCLtsu(SP)\ntw(S C LL)tsu(SDA)tsu(SR)\nth(S T) tw(S C LH)th(S DA)tw(S P :S R )STARTREPEA TED\nSTART\nSTOPSTART\nDocID17530 Rev 2 15/54LIS3DH Mechanical and electrical specifications\n542.5 Absolute maximum ratings\nStresses above those listed as “absolute maximum ratings” may cause permanent damage \nto the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.\n          \nNote: Supply voltage on any pin should never exceed 4.8 V  Table 9. Absolute maximum ratings\nSymbol Ratings Maximum value Unit\nVdd Supply voltage -0.3 to 4.8 V\nVdd_IO I/O pins Supply voltage -0.3 to 4.8 V\nVinInput voltage on any control pin \n(CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0) -0.3 to Vdd_IO +0.3 V\nAPOW Acceleration (any axis, powered, Vdd = 2.5 V)3000 g for 0.5 ms\n10000 g for 0.2 ms\nAUNP Acceleration (any axis, unpowered)3000 g for 0.5 ms\n10000 g for 0.2 ms\nTOP Operating temperature range -40 to +85 °C\nTSTG Storage temperature range -40 to +125 °C\nESD Electrostatic discharge protection  2 (HBM) kV\nThis device is sensitive to mechanical shock, improper handling can cause \npermanent damage to the part.\nThis device is sensitive to electrostatic discharge (ESD), improper handling can \ncause permanent damage to the part.\n\nTerminology and functionality LIS3DH\n16/54 DocID17530 Rev 23 Terminology and functionality\n3.1 Terminology\n3.1.1 Sensitivity\nSensitivity describes the gain of the sensor and can be determined, for example, by \napplying 1 g acceleration to it. As the sensor can measure DC accelerations this can be \ndone easily by pointing the axis of interest towards the center of the Earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so, ±1 g acceleration is applied to the sensor. Subtracting the larger output \nvalue from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and also time. The sensitivity tolerance describes the range of sensitivities of a large population of sensors.\n3.1.2 Zero- g level\nThe zero- g level offset (TyOff) describes the deviation of an actual output signal from the \nideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface measures 0 g for the X-axis and 0 g for the Y-axis whereas the Z-axis measures 1 g. \nThe output is ideally in the middle of the dynamic range of the sensor (content of OUT \nregisters 00h, data expressed as 2’s complement number). A deviation from ideal value in this case is called Zero- g offset. Offset is to some extent a result of stress to MEMS sensor \nand therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see Table 4  “Zero- g level change vs. temperature” (TCOff). The zero- g level tolerance \n(TyOff) describes the standard deviation of the range of zero- g levels of a population of \nsensors. \n3.2 Functionality\n3.2.1 High-resolution, normal mode, low-power mode\nLIS3DH provides three different operating modes: high-resolution mode , normal mode  and \nlow-power mode .\nThe table below summarizes how to select the operating mode.\n          Table 10. Operating mode selection\nOperating modeCTRL_REG1[3]\n(LPen bit)CTRL_REG4[3]\n(HR bit)BW [Hz]Turn-on \ntime [ms]So @ ±2 g\n[mg/digit]\nLow-power mode \n(8-bit data output)1 0 ODR/2 1 16\nNormal mode\n(10-bit data output)0 0 ODR/2 1.6 4\nHigh-resolution mode\n(12-bit data output)0 1 ODR/9 7/ODR 1\nNot allowed 1 1 -- -- --\nDocID17530 Rev 2 17/54LIS3DH Terminology and functionality\n54The turn-on time to transition to another operating mode is given in Table 11 .\n3.2.2 Self-test\nThe self-test allows the user to check the sensor functionality without moving it. The self-test \nfunction is off when the self-test bit (ST) is programmed to ‘0‘. When the self-test bit is programmed to ‘1‘, an actuation force is applied to the sensor, simulating a definite input acceleration. In this case the sensor outputs exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When the self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified inside Table 4 , then the sensor is working properly \nand the parameters of the interface chip are within the defined specifications.Table 11. Turn-on time for operating mode transition\nOperating mode changeTurn-on time\n[ms]\n12-bit mode to 8-bit mode 1/ODR\n12-bit mode to 10-bit mode 1/ODR10-bit mode to 8-bit mode 1/ODR10-bit mode to 12-bit mode 7/ODR8-bit mode to 10-bit mode 1/ODR8-bit mode to 12-bit mode 7/ODR\nTable 12. Current consumption of operating modes\nOperating mode [Hz]Low-power mode \n(8-bit data output) \n[μA]Normal mode \n(10-bit data output)\n[μA]High resolution\n(12-bit data output)\n[μA]\n12 2 2\n10 3 4 425 4 6 650 6 11 11100 10 20 20200 18 38 38400 36 73 731344 -- 185 1851620 100 -- --5376 185 -- --\nTerminology and functionality LIS3DH\n18/54 DocID17530 Rev 23.2.3 6D / 4D orientation detection\nThe LIS3DH provides the capability to detect the orientation of the device in space, enabling \neasy implementation of energy-saving procedures and automatic image rotation for mobile devices.\nThe 4D detection is a subset of the 6D function especially defined to be implemented in \nmobile devices for portrait and landscape computation. In 4D configuration, the Z-axis position detection is disabled.\n3.2.4 “Sleep-to-wake” and “Return-to-sleep”\nThe LIS3DH can be programmed to automatically switch to low-power mode upon \nrecognition of a determined event.Once the event condition is over, the device returns back to the preset normal or high-resolution mode.\nTo enable this function the desired threshold value must be stored inside the ACT_THS \n(3Eh)  register while the duration value is written inside the ACT_DUR (3Fh)  register.\nWhen the acceleration falls below the threshold value, the device automatically switches to \nlow-power mode (10 Hz ODR).\nDuring this condition, the ODR[3:0] bits and the LPen bit inside CTRL_REG1 (20h)  and the \nHR bit in CTRL_REG4 (23h)  are not considered.\nAs soon as the acceleration rises above threshold, the module restores the operating mode \nand ODRs as determined by the CTRL_REG1 (20h)  and CTRL_REG4 (23h)  settings.\n3.3 Sensing element \nA proprietary process is used to create a surface micro-machined accelerometer. The \ntechnology allows carrying out suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moulding phase of the plastic encapsulation.\nWhen an acceleration is applied to the sensor the proof mass displaces from its nominal \nposition, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.\nAt steady state the nominal value of the capacitors are few pF and when an acceleration is \napplied the maximum variation of the capacitive load is in the fF range. \n3.4 IC interface\nThe complete measurement chain is composed by a low-noise capacitive amplifier which \nconverts the capacitive unbalancing of the MEMS sensor into an analog voltage that is finally available to the user by an analog-to-digital converter.\nThe acceleration data may be accessed through an I\n2C/SPI interface thus making the \ndevice particularly suitable for direct interfacing with a microcontroller.\nDocID17530 Rev 2 19/54LIS3DH Terminology and functionality\n54The LIS3DH features a Data-Ready signal (DRDY) which indicates when a new set of \nmeasured acceleration data is available, thus simplifying data synchronization in the digital system that uses the device.\nThe LIS3DH may also be configured to generate an inertial wake-up and free-fall interrupt \nsignal accordingly to a programmed acceleration event along the enabled axes. Both free-fall and wake-up can be available simultaneously on two different pins.\n3.5 Factory calibration\nThe IC interface is factory calibrated for sensitivity (So) and Zero- g level (TyOff). \nThe trim values are stored inside the device in non-volatile memory. Any time the device is \nturned on, these values are downloaded into the registers to be used during active operation. This allows using the device without further calibration.\n3.6 FIFO\nThe LIS3DH contains a 10-bit, 32-level FIFO. Buffered output allows 4 operation modes: \nFIFO, Stream, Stream-to-FIFO and FIFO bypass. When FIFO bypass mode is activated, FIFO is not operating and remains empty. In FIFO mode, measurement data from acceleration detection on the x, y, and z axes are stored in the FIFO buffer.\n3.7 Auxiliary ADC and temperature sensor\nThe LIS3DH contains an auxiliary ADC with 3 separate dedicated inputs: pins ADC1, ADC2, \nADC3. \nThe user can retrieve the converted data from registers OUT_ADC1_L (08h), \nOUT_ADC1_H (09h) , OUT_ADC2_L (0Ah), OUT_ADC2_H (0Bh)  and OUT_ADC3_L (0Ch), \nOUT_ADC3_H (0Dh) . \nIn order to use the auxiliary ADC, the user must set the BDU bit (bit 7) to 1 in CTRL_REG4 \n(23h)  and the ADC_EN bit (bit 7) to 1 in TEMP_CFG_REG (1Fh) . The ADC sampling \nfrequency is the same as that of the ODR in CTRL_REG1 (20h) .\nThe input range is 1200 mv ±400 mV and the data output is expressed in 2\'s complement \nleft-aligned.\nThe ADC resolution is 10 bits if the LPen (bit 3) in CTRL_REG1 (20h)  is cleared (high-\nresolution / normal mode), otherwise, in low-power mode, the ADC resolution is 8-bit.\nChannel 3 of the ADC can be connected to the temperature sensor by setting the \nTEMP_EN bit (bit 6) to 1 in TEMP_CFG_REG (1Fh) . Refer to Table 5: Temperature sensor \ncharacteristics  for the conversion factor.\nApplication hints LIS3DH\n20/54 DocID17530 Rev 24 Application hints\nFigure 5. LIS3DH electrical connections\nThe device core is supplied through the Vdd line while the I/O pads are supplied through the \nVdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 μF aluminum) should \nbe placed as near as possible to pin 14 of the device (common design practice). \nAll the voltage and ground supplies must be present at the same time to have proper \nbehavior of the IC (refer to Figure 5 ). It is possible to remove Vdd maintaining Vdd_IO \nwithout blocking the communication bus, in this condition the measurement chain is powered off.\nThe functionality of the device and the measured acceleration data is selectable and \naccessible through the I\n2C or SPI interfaces.When using the I2C, CS must be tied high.\nADC1, ADC2 & ADC3 if not used can be left floating or connected to Vdd or GND.\nThe functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) can be \ncompletely programmed by the user through the I2C/SPI interface.\n&6\x14\x13\x97)9GG\n\x14\x13\x13Q)\n*1\'9GGB,2\n6\'2\x126$\x136\'$\x126\',\x126\'2,17\x146&/\x1263&\n\'LJLWDO\x03VLJQDO\x03IURP\x12WR\x03VLJQDO\x03FR QWUROOHU\x11\x03\x036LJQDO\x03OHYHOV\x03DUH\x03GH ILQHG\x03E\\\x03SURSHU\x03VHOHFWLRQ\x03RI\x039GGB,2\x11\x14\n\x18\n\x1b\x14\x16\n723\x039,(:\n\x19\x1c\x14\x17\x14\x19\n\x1c \x18,17\x15$\'&\x15$\'&\x14\n$\'&\x16\n9GGB,2\n\x035SX\x03 \x03\x14\x13\x03Nȍ\n3XOO\x10XS\x03WR\x03EH\x03DGGHG\nZKHQ\x03,\x03\x03&\x03LQWHUIDFH\x03LV\x03XVHG\x15\x035SX\x03 \x03\x14\x13\x03Nȍ\nDocID17530 Rev 2 21/54LIS3DH Application hints\n544.1 Soldering information\nThe LGA package is compliant with the ECOPACK®, RoHS and “Green” standard.\nIt is qualified for soldering heat resistance according to JEDEC J-STD-020.\nLeave “Pin 1 Indicator” unconnected during soldering.Land pattern and soldering recommendations are available at \nwww .st.com . Table 13. Internal pin status\nPin# Name Function Pin status\n1 Vdd_IO Power supply for I/O pins\n2 NC Not connected3 NC Not connected\n4SCL\nSPCI\n2C serial clock (SCL)\nSPI serial port clock (SPC)Default: input high impedance\n5 GND 0 V supply\n6SDA\nSDI\nSDOI2C serial data (SDA)\nSPI serial data input (SDI)3-wire interface serial data output (SDO)Default: (SDA) input high impedance\n7SDO\nSA0SPI serial data output (SDO)\nI\n2C less significant bit of the device address (SA0)Default: input with internal pull-up(1)\n8C SSPI enable\nI2C/SPI mode selection:\n1: SPI idle mode / I2C communication enabled\n0: SPI communication mode / I2C disabledDefault: input high impedance\n9 INT2 Inertial interrupt 2 Default: push-pull output forced to GND\n10 RES Connect to GND\n11 INT1 Inertial interrupt 1 Default: push-pull output forced to GND\n12 GND 0 V supply13 ADC3 Analog-to-digital converter input 3 Default: input high impedance14 Vdd Power supply15 ADC2 Analog-to-digital converter input 2 Default: input high impedance16 ADC1 Analog-to-digital converter input 1 Default: input high impedance\n1. In order to disable the internal pull-up on the SDO/SA0 pin, write 90h in CTRL_REG0 (1Eh) .\nDigital main blocks LIS3DH\n22/54 DocID17530 Rev 25 Digital main blocks\n5.1 FIFO\nThe LIS3DH embeds a 32-level FIFO for each of the three output channels, X, Y and Z.\nThis allows consistent power saving for the system, since the host processor does not need \nto continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.\nIn order to enable the FIFO buffer, the FIFO_EN bit in CTRL_REG5 (24h)  must be set to ‘1’. \nThis buffer can work according to the following different modes: Bypass mode, FIFO mode, \nStream mode and Stream-to-FIFO mode. Each mode is selected by the FM [1:0] bits in FIFO_CTRL_REG (2Eh) . Programmable FIFO watermark level, FIFO empty or FIFO \noverrun events can be enabled to generate dedicated interrupts on the INT1 pin (configuration through CTRL_REG3 (22h) ).\nIn the FIFO_SRC_REG (2Fh)  register the EMPTY bit is equal to ‘1’ when all FIFO samples \nare ready and FIFO is empty.\nIn the FIFO_SRC_REG (2Fh)  register the WTM bit goes to ‘1’ if new data is written in the \nbuffer and FIFO_SRC_REG (2Fh)  (FSS [4:0]) is greater than or equal to FIFO_CTRL_REG \n(2Eh)  (FTH [4:0]). FIFO_SRC_REG (2Fh)  (WTM) goes to ‘0’ if reading an X, Y, Z data slot \nfrom FIFO and FIFO_SRC_REG (2Fh)  (FSS [4:0]) is less than or equal to \nFIFO_CTRL_REG (2Eh)  (FTH [4:0]).\nIn the FIFO_SRC_REG (2Fh)  register the OVRN_FIFO bit is equal to ‘1’ if the FIFO slot is \noverwritten.\n5.1.1 Bypass mode\nIn Bypass mode the FIFO is not operational and for this reason it remains empty. For each channel only the first address is used. The remaining FIFO levels are empty.\nBypass mode must be used in order to reset the FIFO buffer when a different mode is \noperating (i.e. FIFO mode).\n5.1.2 FIFO mode\nIn FIFO mode, the buffer continues filling data from the X, Y and Z accelerometer channels until it is full (a set of 32 samples stored). When the FIFO is full, it stops collecting data from the input channels and the FIFO content remains unchanged.\nAn overrun interrupt can be enabled, I1_OVERRUN = \'1\' in the CTRL_REG3 (22h)  register, \nin order to be raised when the FIFO stops collecting data. When the overrun interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input channels.\nAfter the last read it is necessary to exit Bypass mode in order to reset the FIFO content. \nAfter this reset command, it is possible to restart FIFO mode just by selecting the FIFO \nmode configuration (FM[1:0] bits) in register FIFO_CTRL_REG (2Eh) .\nDocID17530 Rev 2 23/54LIS3DH Digital main blocks\n545.1.3 Stream mode\nIn Stream mode the FIFO continues filling data from the X, Y, and Z accelerometer channels \nuntil the buffer is full (a set of 32 samples stored) at which point the FIFO buffer index restarts from the beginning and older data is replaced by the current data. The oldest values continue to be overwritten until a read operation frees the FIFO slots.\nAn overrun interrupt can be enabled, I1_OVERRUN = \'1\' in the CTRL_REG3 (22h)  register, \nin order to read the entire contents of the FIFO at once. If, in the application, it is mandatory not to lose data and it is not possible to read at least one sample for each axis within one ODR period, a watermark interrupt can be enabled in order to read partially the FIFO and leave memory slots free for incoming data.\nSetting the FTH [4:0] bit in the FIFO_CTRL_REG (2Eh)  register to an N value, the number \nof X, Y and Z data samples that should be read at the rise of the watermark interrupt is up to (N+1).\n5.1.4 Stream-to-FIFO mode\nIn Stream-to-FIFO mode, data from the X, Y and Z accelerometer channels are collected in a combination of Stream mode and FIFO mode. The FIFO buffer starts operating in Stream mode and switches to FIFO mode when the selected interrupt occurs.\nThe FIFO operating mode changes according to the INT1 pin value if the TR bit is set to ‘0’ \nin the FIFO_CTRL_REG (2Eh)  register or the INT2 pin value if the TR bit is set to‘1’ in the \nFIFO_CTRL_REG (2Eh)  register.\nWhen the interrupt pin is selected and the interrupt event is configured on the corresponding \npin, the FIFO operates in Stream mode if the pin value is equal to ‘0’ and it operates in FIFO mode if the pin value is equal to ‘1’. Switching modes is dynamically performed according to the pin value.\nStream-to-FIFO can be used in order to analyze the sampling history that generates an \ninterrupt. The standard operation is to read the contents of FIFO when the FIFO mode is triggered and the FIFO buffer is full and stopped.\n5.1.5 Retrieving data from FIFO\nFIFO data is read from OUT_X_L (28h), OUT_X_H (29h) , OUT_Y_L (2Ah), OUT_Y_H \n(2Bh)  and OUT_Z_L (2Ch), OUT_Z_H (2Dh) . When the FIFO is in Stream, Stream-to-FIFO \nor FIFO mode, a read operation from the OUT_X_L (28h), OUT_X_H (29h) , OUT_Y_L \n(2Ah), OUT_Y_H (2Bh)  or OUT_Z_L (2Ch), OUT_Z_H (2Dh)  registers provides the data \nstored in the FIFO. Each time data is read from the FIFO, the oldest X, Y and Z data are placed in the OUT_X_L (28h), OUT_X_H (29h) , OUT_Y_L (2Ah), OUT_Y_H (2Bh)  and \nOUT_Z_L (2Ch), OUT_Z_H (2Dh)  registers and both single read and read burst operations \ncan be used.\nThe address to be read is automatically updated by the device and it rolls back to 0x28 \nwhen register 0x2D is reached. In order to read all FIFO levels in a multiple byte read,192 bytes (6 output registers of 32 levels) have to be read.\nDigital interfaces LIS3DH\n24/54 DocID17530 Rev 26 Digital interfaces\nThe registers embedded inside the LIS3DH may be accessed through both the I2C and SPI \nserial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.\nThe serial interfaces are mapped onto the same pads. To select/exploit the I\n2C interface, the \nCS line must be tied high (i.e. connected to Vdd_IO).\n          \n6.1 I2C serial interface\nThe LIS3DH I2C is a bus slave. The I2C is employed to write data into registers whose \ncontent can also be read back.\nThe relevant I2C terminology is given in the table below.\n          \nThere are two signals associated with the I2C bus: the serial clock line (SCL) and the Serial \nDAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to Vdd_IO through external pull-up resistor. When the bus is free both the lines are high.\nThe I\n2C interface is compliant with fast mode (400 kHz) I2C standards as well as with \nnormal mode.Table 14. Serial interface pin description\nPin name Pin description\nCSSPI enable\nI2C/SPI mode selection:\n1: SPI idle mode / I2C communication enabled\n0: SPI communication mode / I2C disabled\nSCL\nSPCI2C serial clock (SCL)\nSPI serial port clock (SPC)\nSDA\nSDI\nSDOI2C serial data (SDA)\nSPI serial data input (SDI)3-wire interface serial data output (SDO)\nSA0\nSDOI\n2C less significant bit of the device address (SA0)\nSPI serial data output (SDO)\nTable 15. I2C terminology\nTerm Description\nTransmitter The device which sends data to the bus\nReceiver The device which receives data from the bus\nMasterThe device which initiates a transfer, generates clock signals and terminates a \ntransfer\nSlave The device addressed by the master\nDocID17530 Rev 2 25/54LIS3DH Digital interfaces\n546.1.1 I2C operation\nThe transaction on the bus is started through a START (ST) signal. A START condition is \ndefined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the Master. \nThe Slave ADdress (SAD) associated to the LIS3DH is 001100xb. The SDO /SA0 pad can \nbe used to modify the less significant bit of the device address. If the SA0 pad is connected to the voltage supply, LSb is ‘1’ (address 0011001b) else if SA0 pad is connected to ground, the LSb value is ‘0’ (address 0011000b). This solution permits to connect and address two different accelerometers to the same I\n2C lines.\nData transfer with acknowledge is mandatory. The transmitter must release the SDA line \nduring the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.\nThe I\n2C embedded inside the LIS3DH behaves like a slave device and the following \nprotocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted: the 7 LSb represent the actual register address while the MSB enables address auto increment. If the MSb of the SUB field is ‘1’, the SUB (register address) is automatically increased to allow multiple data read/writes.\nThe slave address is completed with a Read/Write bit. If the bit was ‘1’ (Read), a repeated \nSTART (SR) condition must be issued after the two sub-address bytes; if the bit is ‘0’ (Write) the Master transmit to the slave with direction unchanged. Table 16  explains how the \nSAD+Read/Write bit pattern is composed, listing all the possible configurations.\nTable 16. SAD+Read/Write patterns\n          Command SAD[6:1] SAD[0] = SA0 R/W SAD+R/W\nRead 001100 0 1 00110001 (31h)\nWrite 001100 0 0 00110000 (30h)\nRead 001100 1 1 00110011 (33h)\nWrite 001100 1 0 00110010 (32h)\nTable 17. Transfer when master is writing one byte to slave\nMaster ST SAD + W SUB DATA SP\nSlave SAK SAK SAK\nTable 18. Transfer when master is writing multiple bytes to slave\nMaster ST SAD + W SUB DATA DATA SP\nSlave SAK SAK SAK SAK\nDigital interfaces LIS3DH\n26/54 DocID17530 Rev 2Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number \nof bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can’t receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn’t acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The Master can then abort the transfer. A LOW-to-HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.\nIn order to read multiple bytes, it is necessary to assert the most significant bit of the sub-\naddress field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of first register to be read.\nIn the presented communication format MAK is Master acknowledge and NMAK is No \nMaster Acknowledge.Table 19. Transfer when master is receiving (reading) one byte of data from slave\nMaster ST SAD + W SUB SR SAD + R NMAK SP\nSlave SAK SAK SAK DATA\nTable 20. Transfer when master is receiving (reading) multiple bytes of data from slave\nMaster ST SAD+W SUB SR SAD+R MAK MAK NMAK SP\nSlave SAK SAK SAK DATA DATA DATA\nDocID17530 Rev 2 27/54LIS3DH Digital interfaces\n546.2 SPI bus interface\nThe LIS3DH SPI is a bus slave. The SPI allows writing to and reading from the registers of \nthe device.\nThe serial interface interacts with the application using 4 wires: CS, SPC, SDI and SDO .\nFigure 6. Read and write protocol\nCS is the serial port enable and it is controlled by the SPI master. It goes low at the start of \nthe transmission and goes back high at the end. SPC is the serial port clock and it is \ncontrolled by the SPI master. It is stopped high when CS is high (no transmission). SDI and \nSDO  are respectively the serial port data input and output. Those lines are driven at the \nfalling edge of SPC and should be captured at the rising edge of SPC.\nBoth the read register and write register commands are completed in 16 clock pulses or in \nmultiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of SPC. The first bit (bit 0) starts at the first falling edge of SPC after the falling edge \nof CS while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the \nrising edge of CS.\nbit 0: R\nW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) \nfrom the device is read. In latter case, the chip drives SDO  at the start of bit 8.\nbit 1: MS bit. When 0, the address remains unchanged in multiple read/write commands. \nWhen 1, the address is auto incremented in multiple read/write commands.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register.\nbit 8-15 : data DI(7:0) (write mode). This is the data that is written into the device (MSb first).\nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nIn multiple read/write commands further blocks of 8 clock periods are added. When the M S \nbit is ‘0’, the address used to read/write data remains the same for every block. When the M\nS bit is ‘1’, the address used to read/write data is increased at every block.\nThe function and the behavior of SDI and SDO remain unchanged.&6\n63&\n6\',\n6\'25:\n$\'\x18 $\'\x17 $\'\x16 $\'\x15 $\'\x14 $\'\x13\',\x1a \',\x19 \',\x18 \',\x17 \',\x16 \',\x15 \',\x14 \',\x13\n\'2\x1a \'2\x19 \'2\x18 \'2\x17 \'2\x16 \'2\x15 \'2\x14 \'2\x1306\nDigital interfaces LIS3DH\n28/54 DocID17530 Rev 26.2.1 SPI read\nFigure 7. SPI read protocol\nThe SPI read command is performed with 16 clock pulses. A multiple byte read command is \nperformed by adding blocks of 8 clock pulses to the previous one.\nbit 0: READ bit. The value is 1.\nbit 1: MS bit. When 0, does not increment the address; when 1, increments the address in \nmultiple reads.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nbit 16-...  : data DO(...-8). Further data in multiple byte reads.\nFigure 8. Multiple byte SPI read protocol (2-byte example)&6\n63&\n6\',\n6\'25:\n\'2\x1a \'2\x19\'2\x18\'2\x17\'2\x16 \'2\x15 \'2\x14\'2\x13$\'\x18$\'\x17 $\'\x16$\'\x15 $\'\x14 $\'\x1306\n&6\n63&\n6\',\n6\'25:\n\'2\x1a \'2\x19 \'2\x18 \'2\x17 \'2\x16 \'2\x15 \'2\x14 \'2\x13$\'\x18 $\'\x17$\'\x16 $\'\x15 $\'\x14 $\'\x13\n\'2\x14\x18\x03\'2\x14\x17\x03 \'2\x14\x16\x03\'2\x14\x15\x03\'2\x14\x14\'2\x14\x13\x03\'2\x1c \'2\x1b06\nDocID17530 Rev 2 29/54LIS3DH Digital interfaces\n546.2.2 SPI write\nFigure 9. SPI write protocol\nThe SPI write command is performed with 16 clock pulses. A multiple byte write command \nis performed by adding blocks of 8 clock pulses to the previous one.\nbit 0: WRITE bit. The value is 0.\nbit 1: MS bit. When 0, does not increment the address; when 1, increments the address in \nmultiple writes.\nbit 2 -7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DI(7:0) (write mode). This is the data that is written inside the device (MSb \nfirst).\nbit 16-... : data DI(...-8). Further data in multiple byte writes.\nFigure 10. Multiple byte SPI write protocol (2-byte example)&6\n63&\n6\',\n5: \',\x1a \',\x19 \',\x18 \',\x17 \',\x16 \',\x15 \',\x14 \',\x13\n$\'\x18 $\'\x17 $\'\x16 $\'\x15 $\'\x14 $\'\x1306\n&6\n63&\n6\',\n5:\n$\'\x18 $\'\x17$\'\x16 $\'\x15 $\'\x14 $\'\x13\',\x1a \',\x19 \',\x18 \',\x17 \',\x16 \',\x15 \',\x14 \',\x13 \',\x14\x18\x03\',\x14\x17\x03\',\x14\x16\x03\',\x14\x15\x03\',\x14\x14\x03\',\x14\x13\x03\',\x1c \',\x1b\n06\nDigital interfaces LIS3DH\n30/54 DocID17530 Rev 26.2.3 SPI read in 3-wire mode\n3-wire mode is entered by setting the bit SIM (SPI serial interface mode selection) to ‘1’ in \nCTRL_REG4 (23h) .\nFigure 11. SPI read protocol in 3-wire mode\nThe SPI read command is performed with 16 clock pulses:\nbit 0: READ bit. The value is 1.\nbit 1: MS bit. When 0, does not increment the address; when 1, increments the address in \nmultiple reads.\nbit 2-7 : address AD(5:0). This is the address field of the indexed register. \nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nThe multiple read command is also available in 3-wire mode.&6\n63&\n6\',\x122\n5: \'2\x1a \'2\x19 \'2\x18 \'2\x17 \'2\x16 \'2\x15 \'2\x14 \'2\x13\n$\'\x18 $\'\x17 $\'\x16 $\'\x15 $\'\x14 $\'\x1306\nDocID17530 Rev 2 31/54LIS3DH Register mapping\n547 Register mapping\nThe table given below provides a list of the 8-bit registers embedded in the device and the \ncorresponding addresses.\n          Table 21. Register address map\nName TypeRegister address\nDefault Comment\nHex Binary\nReserved (do not modify) 00 - 06 Reserved\nSTATUS_REG_AUX r 07 000 0111 Output\nOUT_ADC1_L r 08 000 1000 Output\nOUT_ADC1_H r 09 000 1001 Output\nOUT_ADC2_L r 0A 000 1010 Output\nOUT_ADC2_H r 0B 000 1011 Output\nOUT_ADC3_L r 0C 000 1100 Output\nOUT_ADC3_H r 0D 000 1101 Output\nReserved (do not modify) 0E Reserved\nWHO_AM_I r 0F 000 1111 00110011 Dummy register\nReserved (do not modify) 10 - 1D Reserved\nCTRL_REG0 rw 1E 001 1110 00010000\nTEMP_CFG_REG rw 1F 001 1111 00000000\nCTRL_REG1 rw 20 010 0000 00000111CTRL_REG2 rw 21 010 0001 00000000CTRL_REG3 rw 22 010 0010 00000000CTRL_REG4 rw 23 010 0011 00000000CTRL_REG5 rw 24 010 0100 00000000CTRL_REG6 rw 25 010 0101 00000000\nREFERENCE rw 26 010 0110 00000000\nSTATUS_REG r 27 010 0111 Output\nOUT_X_L r 28 010 1000 Output\nOUT_X_H r 29 010 1001 Output\nOUT_Y_L r 2A 010 1010 Output\nOUT_Y_H r 2B 010 1011 Output\nOUT_Z_L r 2C 010 1100 Output\nOUT_Z_H r 2D 010 1101 Output\nFIFO_CTRL_REG rw 2E 010 1110 00000000\nFIFO_SRC_REG r 2F 010 1111 Output\nRegister mapping LIS3DH\n32/54 DocID17530 Rev 2Registers marked as Reserved  or not listed in the table above must not be changed. Writing \nto those registers may cause permanent damage to the device.\nThe content of the registers that are loaded at boot should not be changed. They contain the \nfactory calibration values. Their content is automatically restored when the device is powered up.\nThe boot procedure is complete about 5 milliseconds after device power-up.INT1_CFG rw 30 011 0000 00000000\nINT1_SRC r 31 011 0001 Output\nINT1_THS rw 32 011 0010 00000000\nINT1_DURATION rw 33 011 0011 00000000\nINT2_CFG rw 34 011 0100 00000000INT2_SRC r 35 011 0101 Output\nINT2_THS rw 36 011 0110 00000000\nINT2_DURATION rw 37 011 0111 00000000\nCLICK_CFG rw 38 011 1000 00000000CLICK_SRC r 39 011 1001 Output\nCLICK_THS rw 3A 011 1010 00000000\nTIME_LIMIT rw 3B 011 1011 00000000\nTIME_LATENCY rw 3C 011 1100 00000000\nTIME_WINDOW rw 3D 011 1101 00000000\nACT_THS rw 3E 011 1110 00000000\nACT_DUR rw 3F 011 1111 00000000Table 21. Register address map\nName TypeRegister address\nDefault Comment\nHex Binary\nDocID17530 Rev 2 33/54LIS3DH Registers description\n548 Registers description\n8.1 STATUS_REG_AUX (07h)\n          \n          \n8.2 OUT_ADC1_L (08h), OUT_ADC1_H (09h)\nAuxiliary 10-bit ADC channel 1 conversion. For auxiliary ADC setting refer to Section 3.7: \nAuxiliary ADC and temperature sensor .\n8.3 OUT_ADC2_L (0Ah), OUT_ADC2_H (0Bh)\nAuxiliary 10-bit ADC channel 2 conversion. For auxiliary ADC setting refer to Section 3.7: \nAuxiliary ADC and temperature sensor .\n8.4 OUT_ADC3_L (0Ch), OUT_ADC3_H (0Dh)\nAuxiliary 10-bit ADC channel 3 conversion or temperature sensor data output. Refer to \nSection 3.7: Auxiliary ADC and temperature sensor .Table 22. STATUS_REG_AUX register\n321OR 3OR 2OR 1OR 321DA 3DA 2DA 1DA\nTable 23. STATUS_REG_AUX description \n321OR 1, 2 and 3-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: a new set of data has overwritten the previous set)\n3OR 3-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data for the 3-axis has overwritten the previous data)\n2OR 2-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data for the 2-axis has overwritten the previous data)\n1OR 1-axis data overrun. Default value: 0\n(0: no overrun has occurred;1: new data for the 1-axis has overwritten the previous data)\n321DA 1, 2 and 3-axis new data available. Default value: 0\n(0: a new set of data is not yet available; 1: a new set of data is available)\n3DA 3-axis new data available. Default value: 0\n(0: new data for the 3-axis is not yet available;1: new data for the 3-axis is available)\n2DA 2 -axis new data available. Default value: 0\n(0: new data for the 2-axis is not yet available;1: new data for the 2-axis is available)\n1DA 1-axis new data available. Default value: 0\n(0: new data for the 1-axis is not yet available;1: new data for the 1-axis is available)\nRegisters description LIS3DH\n34/54 DocID17530 Rev 28.5 WHO_AM_I (0Fh)\nDevice identification register.\n8.6 CTRL_REG0 (1Eh)\nNote: Leave bits 0 through 6 at the default value in order to ensure correct operation of the device.\n8.7 TEMP_CFG_REG (1Fh)\n          Table 24. WHO_AM_I register\n00110011\nTable 25. CTRL_REG0 register\nSDO_PU_DISC 0(1)\n1. This bit must be set to 0 for correct operation of the device.0(1)1(2)\n2. This bit must be set to 1 for correct operation of the device.0(1)0(1)0(1)0(1)\nTable 26. CTRL_REG0 description\nSDO_PU_DISCDisconnect SDO/SA0 pull-up. Default value: 00010000\n(0: pull-up connected to SDO/SA0 pin; 1: pull-up disconnected to SDO/SA0 pin)\nTable 27. TEMP_CFG_REG register\nADC_EN TEMP_EN 0 0 0 0 0 0\nTable 28. TEMP_CFG_REG description\nTEMP_ENTemperature sensor (T) enable. Default value: 0\n(0: T disabled; 1: T enabled)\nADC_ENADC enable. Default value: 0\n(0: ADC disabled; 1: ADC enabled)\nDocID17530 Rev 2 35/54LIS3DH Registers description\n548.8 CTRL_REG1 (20h)\nODR[3:0]  is used to set the power mode and ODR selection. The following table indicates \nthe frequency of each combination of ODR[3:0].\n          Table 29. CTRL_REG1 register\nODR3 ODR2 ODR1 ODR0 LPen Zen Yen Xen\nTable 30. CTRL_REG1 description \nODR[3:0]Data rate selection. Default value: 0000\n(0000: power-down mode; others: Refer to Table 31: Data rate configuration )\nLPenLow-power mode enable. Default value: 0\n(0: high-resolution mode / normal mode, 1: low-power mode)(Refer to section Section 3.2.1: High-resolution, normal mode, low-power mode )\nZenZ-axis enable. Default value: 1\n(0: Z-axis disabled; 1: Z-axis enabled)\nYenY-axis enable. Default value: 1\n(0: Y-axis disabled; 1: Y-axis enabled)\nXenX-axis enable. Default value: 1\n(0: X-axis disabled; 1: X-axis enabled)\nTable 31. Data rate configuration\nODR3 ODR2 ODR1 ODR0 Power mode selection\n0 0 0 0 Power-down mode\n0 0 0 1 HR / Normal / Low-power mode (1 Hz)0 0 1 0 HR / Normal / Low-power mode (10 Hz)0 0 1 1 HR / Normal / Low-power mode (25 Hz)0 1 0 0 HR / Normal / Low-power mode (50 Hz)0 1 0 1 HR / Normal / Low-power mode (100 Hz)0 1 1 0 HR / Normal / Low-power mode (200 Hz)0 1 1 1 HR / Normal / Low-power mode (400 Hz)1 0 0 0 Low power mode (1.60 kHz)1 0 0 1 HR / normal (1.344 kHz);\nLow-power mode (5.376 kHz)\nRegisters description LIS3DH\n36/54 DocID17530 Rev 28.9 CTRL_REG2 (21h)\n          \n          \n          \n8.10 CTRL_REG3 (22h)  \n          Table 32. CTRL_REG2 register\nHPM1 HPM0 HPCF2 HPCF1 FDS HPCLICK HP_IA2 HP_IA1\nTable 33. CTRL_REG2 description\nHPM[1:0] High-pass filter mode selection. Default value: 00\nRefer to Table 34: High-pass filter mode configuration\nHPCF[2:1] High-pass filter cutoff frequency selection\nFDSFiltered data selection. Default value: 0\n(0: internal filter bypassed; 1: data from internal filter sent to output register and FIFO)\nHPCLICKHigh-pass filter enabled for CLICK function.\n(0: filter bypassed; 1: filter enabled)\nHP_IA2 High-pass filter enabled for AOI function on interrupt 2, \n(0: filter bypassed; 1: filter enabled)\nHP_IA1 High-pass filter enabled for AOI function on interrupt 1, \n(0: filter bypassed; 1: filter enabled)\nTable 34. High-pass filter mode configuration\nHPM1 HPM0 High-pass filter mode\n0 0 Normal mode (reset by reading REFERENCE (26h) )\n0 1 Reference signal for filtering1 0 Normal mode1 1 Autoreset on interrupt event\nTable 35. CTRL_REG3 register\nI1_CLICK I1_IA1 I1_IA2 I1_ZYXDA I1_321DA I1_WTM I1_OVERRUN --\nTable 36. CTRL_REG3 description \nI1_CLICK Click interrupt on INT1. Default value: 0\n(0: disable; 1: enable)\nI1_IA1 IA1 interrupt on INT1. Default value: 0\n(0: disable; 1: enable)\nI1_IA2 IA2 interrupt on INT1. Default value: 0\n(0: disable; 1: enable)\nI1_ZYXDA ZYXDA interrupt on INT1. Default value: 0\n(0: disable; 1: enable)\nI1_321DA 321DA interrupt on INT1. Default value: 0\n(0: disable; 1: enable)\nI1_WTM FIFO watermark interrupt on INT1. Default value: 0\n(0: disable; 1: enable)\nI1_OVERRUN FIFO overrun interrupt on INT1. Default value: 0\n(0: disable; 1: enable)\nDocID17530 Rev 2 37/54LIS3DH Registers description\n548.11 CTRL_REG4 (23h)\n          Table 37. CTRL_REG4 register\nBDU BLE(1)\n1. The BLE function can be activated only in high-resolution mode.FS1 FS0 HR ST1 ST0 SIM\nTable 38. CTRL_REG4 description \nBDU Block data update. Default value: 0\n(0: continuous update; 1: output registers not updated until MSB and LSB reading)\nBLE Big/little endian data selection. Default value 0.\n(0: Data LSB @ lower address; 1: Data MSB @ lower address)\nFS[1:0] Full-scale selection. default value: 00\n(00: ±2 g; 01: ±4 g; 10: ±8 g; 11: ±16 g)\nHR High-resolution output mode: Default value: 0\n(0: high-resolution disabled; 1: high-resolution enabled)\nST[1:0] Self-test enable. Default value: 00\n(00: self-test disabled; other: See Table 39 )\nSIM SPI serial interface mode selection. Default value: 0\n(0: 4-wire interface; 1: 3-wire interface)\nTable 39. Self-test mode configuration\nST1 ST0 Self test mode\n0 0 Normal mode\n0 1 Self-test 01 0 Self-test 111- -\nRegisters description LIS3DH\n38/54 DocID17530 Rev 28.12 CTRL_REG5 (24h)\n          \n8.13 CTRL_REG6 (25h)\n          \n          Table 40. CTRL_REG5 register\nBOOT FIFO_EN -- -- LIR_INT1 D4D_INT1 LIR_INT2 D4D_INT2\nTable 41. CTRL_REG5 description \nBOOT Reboot memory content. Default value: 0\n(0: normal mode; 1: reboot memory content)\nFIFO_EN FIFO enable. Default value: 0\n(0: FIFO disable; 1: FIFO enable)\nLIR_INT1 Latch interrupt request on INT1_SRC register, with INT1_SRC (31h)  register \ncleared by reading INT1_SRC (31h)  itself. Default value: 0.\n(0: interrupt request not latched; 1: interrupt request latched)\nD4D_INT1 4D enable: 4D detection is enabled on INT1 when 6D bit on INT1_CFG is set \nto 1.\nLIR_INT2 Latch interrupt request on INT2_SRC (35h)  register, with INT2_SRC (35h)  \nregister cleared by reading INT2_SRC (35h)  itself. Default value: 0\n(0: interrupt request not latched; 1: interrupt request latched)\nD4D_INT2 4D enable: 4D detection is enabled on INT2 pin when 6D bit on INT2_CFG \n(34h)  is set to 1.\nTable 42. CTRL_REG6 register\nI2_CLICK I2_IA1 I2_IA2 I2_BOOT I2_ACT - - INT_POLARITY -\nTable 43. CTRL_REG6 description \nI2_CLICK Click interrupt on INT2 pin. Default value: 0\n(0: disabled; 1: enabled)\nI2_IA1 Enable  interrupt 1 function on INT2 pin. Default value: 0\n(0: function disabled; 1: function enabled)\nI2_IA2 Enable i nterrupt 2 function on INT2 pin. Default value: 0\n(0: function disabled; 1: function enabled)\nI2_BOOT Enable b oot on INT2 pin. Default value: 0\n(0: disabled; 1:enabled)\nI2_ACT Enable a ctivity interrupt on INT2 pin. Default value: 0\n(0: disabled; 1:enabled)\nINT_POLARITY INT1 and INT2 pin polarity. Default value: 0\n(0: active-high; 1: active-low)\nDocID17530 Rev 2 39/54LIS3DH Registers description\n548.14 REFERENCE (26h)\n          \n8.15 STATUS_REG (27h)\n          Table 44. REFERENCE register\nRef7 Ref6 Ref5 Ref4 Ref3 Ref2 Ref1 Ref0\nTable 45. REFERENCE register description \nRef[7:0] Reference value for Interrupt generation. Default value: 0000 0000\nTable 46. STATUS register\nZYXOR ZOR YOR XOR ZYXDA ZDA YDA XDA\nTable 47. STATUS register description \nZYXOR X, Y and Z-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: a new set of data has overwritten the previous set)\nZOR Z-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: a new data for the Z-axis has overwritten the previous data)\nYOR Y-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data for the Y-axis has overwritten the previous data)\nXOR X-axis data overrun. Default value: 0\n(0: no overrun has occurred; 1: new data for the X-axis has overwritten the previous data)\nZYXDA X, Y and Z-axis new data available. Default value: 0\n(0: a new set of data is not yet available; 1: a new set of data is available)\nZDA Z-axis new data available. Default value: 0\n(0: new data for the Z-axis is not yet available; 1: new data for the Z-axis is available)\nYDA Y-axis new data available. Default value: 0\n(0: new data for the Y-axis is not yet available; 1: new data for the Y-axis is available)\nRegisters description LIS3DH\n40/54 DocID17530 Rev 28.16 OUT_X_L (28h), OUT_X_H (29h)\nX-axis acceleration data. The value is expressed as two’s complement left-justified.\nPlease refer to Section 3.2.1: High-resolution, normal mode, low-power mode .\n8.17 OUT_Y_L (2Ah), OUT_Y_H (2Bh)\nY-axis acceleration data. The value is expressed as two’s complement left-justified.\nPlease refer to Section 3.2.1: High-resolution, normal mode, low-power mode .\n8.18 OUT_Z_L (2Ch), OUT_Z_H (2Dh)\nZ-axis acceleration data. The value is expressed as two’s complement left-justified.\nPlease refer to Section 3.2.1: High-resolution, normal mode, low-power mode .\n8.19 FIFO_CTRL_REG (2Eh)\nTable 48. REFERENCE register\nFM1 FM0 TR FTH4 FTH3 FTH2 FTH1 FTH0\nTable 49. REFERENCE register description \nFM[1:0] FIFO mode selection. Default value: 00 (see Table 50 )\nTR Trigger selection. Default value: 0\n(0: trigger event allows triggering signal on INT1 1: trigger event allows triggering signal on INT2)\nFTH[4:0] Default value: 00000\nTable 50. FIFO mode configuration\nFM1 FM0 Self test mode\n0 0 Bypass mode\n0 1 FIFO mode1 0 Stream mode1 1 Stream-to-FIFO\nDocID17530 Rev 2 41/54LIS3DH Registers description\n548.20 FIFO_SRC_REG (2Fh)\nTable 52. FIFO_SRC_REG description\n8.21 INT1_CFG (30h)\nContent of this register is loaded at boot.Table 51. FIFO_SRC_REG register\nWTM OVRN_FIFO EMPTY FSS4 FSS3 FSS2 FSS1 FSS0\nWTM WTM bit is set high when FIFO content exceeds watermark level\nOVRN_FIFO OVRN bit is set high when FIFO buffer is full; this means that the FIFO buffer \ncontains 32 unread samples. At the following ODR a new sample set replaces the oldest FIFO value. The OVRN bit is set to 0 when the first sample set has been read\nEMPTY EMPTY flag is set high when all FIFO samples have been read and FIFO is emptyFSS [4:0] FSS [4:0] field always contains the current number of unread samples stored in the \nFIFO buffer. When FIFO is enabled, this value increases at ODR frequency until the buffer is full, whereas, it decreases every time one sample set is retrieved from FIFO.\nTable 53. INT1_CFG register\nAOI 6D ZHIE ZLIE YHIE YLIE XHIE XLIE\nTable 54. INT1_CFG description\nAOI And/Or combination of Interrupt events. Default value: 0 Refer to Table 55: Interrupt mode\n6D 6 direction detection function enabled. Default value: 0Refer to Table 55: Interrupt mode\nZHIE Enable interrupt generation on Z high event or on Direction recognition. Default value: 0 \n(0: disable interrupt request;1: enable interrupt request)\nZLIE Enable interrupt generation on Z low event or on Direction recognition. Default value: 0 (0: \ndisable interrupt request;1: enable interrupt request)\nYHIE Enable interrupt generation on Y high event or on Direction recognition. Default value: 0 \n(0: disable interrupt request; 1: enable interrupt request.)\nYLIE Enable interrupt generation on Y low event or on Direction recognition. Default value: 0 (0: \ndisable interrupt request; 1: enable interrupt request.)\nXHIE Enable interrupt generation on X high event or on Direction recognition. Default value: 0 \n(0: disable interrupt request; 1: enable interrupt request.)\nXLIE Enable interrupt generation on X low event or on Direction recognition. Default value: 0 (0: \ndisable interrupt request; 1: enable interrupt request.)\nRegisters description LIS3DH\n42/54 DocID17530 Rev 2Write operation at this address is possible only after system boot.\nDifference between AOI-6D = ‘01’ and AOI-6D = ‘11’.\nAOI-6D = ‘01’ is movement recognition. An interrupt is generated when the orientation\nmoves from an unknown zone to known zone. The interrupt signal remains for a durationODR.\nAOI-6D = ‘11’ is direction recognition. An interrupt is generated when the orientation is\ninside a known zone. The interrupt signal remains until the orientation is inside the zone.\n8.22 INT1_SRC (31h)\nInterrupt 1 source register. Read-only register. \nReading at this address clears the INT1_SRC (31h)  IA bit (and the interrupt signal on the \nINT 1 pin) and allows the refresh of data in INT1_SRC (31h)  if the latched option was \nchosen.Table 55. Interrupt mode\nAOI 6D Interrupt mode\n0 0 OR combination of interrupt events\n0 1 6-direction movement recognition1 0 AND combination of interrupt events1 1 6-direction position recognition\nTable 56. INT1_SRC register\n0 I A Z HZ LY HY LX HX L\nTable 57. INT1_SRC description\nIAInterrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nZHZ high. Default value: 0\n(0: no interrupt, 1: Z high event has occurred)\nZLZ low. Default value: 0\n(0: no interrupt; 1: Z low event has occurred)\nYHY high. Default value: 0\n(0: no interrupt, 1: Y high event has occurred)\nYLY low. Default value: 0\n(0: no interrupt, 1: Y low event has occurred)\nXHX high. Default value: 0\n(0: no interrupt, 1: X high event has occurred)\nXLX low. Default value: 0\n(0: no interrupt, 1: X low event has occurred)\nDocID17530 Rev 2 43/54LIS3DH Registers description\n548.23 INT1_THS (32h)\n8.24 INT1_DURATION (33h)\nThe D[6:0]  bits set the minimum duration of the Interrupt 2 event to be recognized. Duration\nsteps and maximum values depend on the ODR chosen.\nDuration time is measured in N/ODR, where N is the content of the duration register.Table 58. INT1_THS register\n0 THS6 THS5 THS4 THS3 THS2 THS1 THS0\nTable 59. INT1_THS description\nTHS[6:0]Interrupt 1 threshold. Default value: 000 0000\n1 LSb = 16 m g @ FS = ±2 g\n1 LSb = 32 m g @ FS = ±4 g\n1 LSb = 62 m g @ FS = ±8 g\n1 LSb = 186 m g @ FS = ±16 g\nTable 60. INT1_DURATION register\n0 D 6D 5D 4D 3D 2D 1D 0\nTable 61. INT1_DURATION description\nD[6:0]Duration value. Default value: 000 0000\n1 LSb = 1/ODR\nRegisters description LIS3DH\n44/54 DocID17530 Rev 28.25 INT2_CFG (34h)\n          \n          \nThe content of this register is loaded at boot.\nA write operation to this address is possible only after system boot.\n          \nThe difference between AOI-6D = ‘01’ and AOI-6D = ‘11’.\nAOI-6D = ‘01’ is movement recognition. An interrupt is generated when the orientation \nmoves from an unknown zone to a known zone. The interrupt signal remains for a duration ODR.\nAOI-6D = ‘11’ is direction recognition. An interrupt is generated when the orientation is\ninside a known zone. The interrupt signal remains while the orientation is inside the zone.Table 62. INT2_CFG register\nAOI 6D ZHIE ZLIE YHIE YLIE XHIE XLIE\nTable 63. INT2_CFG description \nAOIAND/OR combination of interrupt events. Default value: 0\n(see Table 64 ) \n6D 6-direction detection function enabled. Default value: 0. Refer to Table 64.\nZHIEEnable interrupt generation on Z high event. Default value: 0\n(0: disable interrupt request;1: enable interrupt request on measured accel. value higher than preset threshold)\nZLIEEnable interrupt generation on Z low event. Default value: 0\n(0: disable interrupt request;1: enable interrupt request on measured accel. value lower than preset threshold)\nYHIEEnable interrupt generation on Y high event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nYLIEEnable interrupt generation on Y low event. Default value: 0\n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nXHIEEnable interrupt generation on X high event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value higher than preset threshold)\nXLIEEnable interrupt generation on X low event. Default value: 0 \n(0: disable interrupt request;\n1: enable interrupt request on measured accel. value lower than preset threshold)\nTable 64. Interrupt mode\nAOI 6D Interrupt mode\n0 0 OR combination of interrupt events\n0 1 6-direction movement recognition1 0 AND combination of interrupt events1 1 6-direction position recognition\nDocID17530 Rev 2 45/54LIS3DH Registers description\n548.26 INT2_SRC (35h)\n \n          \nInterrupt 2 source register. Read-only register. \nReading at this address clears the INT2_SRC (35h)  IA bit (and the interrupt signal on the \nINT2 pin) and allows the refresh of data in the INT2_SRC (35h)  register if the latched option \nwas chosen.\n8.27 INT2_THS (36h)\n           \n          Table 65. INT2_SRC register\n0 I A Z HZ LY HY LX HX L\nTable 66. INT2_SRC description \nIAInterrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nZHZ high. Default value: 0\n(0: no interrupt, 1: Z high event has occurred)\nZLZ low. Default value: 0\n(0: no interrupt; 1: Z low event has occurred)\nYHY high. Default value: 0\n(0: no interrupt, 1: Y high event has occurred)\nYLY low. Default value: 0\n(0: no interrupt, 1: Y low event has occurred)\nXHX high. Default value: 0\n(0: no interrupt, 1: X high event has occurred)\nXLX low. Default value: 0\n(0: no interrupt, 1: X low event has occurred)\nTable 67. INT2_THS register\n0 THS6 THS5 THS4 THS3 THS2 THS1 THS0\nTable 68. INT2_THS description\nTHS[6:0]Interrupt 2 threshold. Default value: 000 0000\n1 LSb = 16 m g @ FS = ±2 g \n1 LSb = 32 m g @ FS = ±4 g \n1 LSb = 62 m g @ FS = ±8 g \n1 LSb = 186 m g @ FS = ±16 g\nRegisters description LIS3DH\n46/54 DocID17530 Rev 28.28 INT2_DURATION (37h)\n           \n          \nThe D[6:0]  bits set the minimum duration of the Interrupt 2 event to be recognized. Duration \ntime steps and maximum values depend on the ODR chosen.\n8.29 CLICK_CFG (38h)\n          Table 69. INT2_DURATION register\n0 D 6D 5D 4D 3D 2D 1D 0\nTable 70. INT2_DURATION description\nD[6:0]Duration value. Default value: 000 0000\n1 LSb = 1/ODR(1)\n1. Duration time is measured in N/ODR, where N is the content of the duration register.\nTable 71. CLICK_CFG register\n-- -- zd zs yd ys xd xs\nTable 72. CLICK_CFG description\nZD Enable interrupt double click on Z-axis. Default value: 0\n(0: disable interrupt request; \n1: enable interrupt request on measured accel. value higher than preset threshold)\nZS Enable interrupt single click on Z-axis. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on measured accel. value \nhigher than preset threshold)\nYD Enable interrupt double click on Y-axis. Default value: 0\n(0: disable interrupt request; \n1: enable interrupt request on measured accel. value higher than preset threshold)\nYS Enable interrupt single click on Y-axis. Default value: 0\n(0: disable interrupt request; \n1: enable interrupt request on measured accel. value higher than preset threshold)\nXD Enable interrupt double click on X-axis. Default value: 0\n(0: disable interrupt request; \n1: enable interrupt request on measured accel. value higher than preset threshold)\nXS Enable interrupt single click on X-axis. Default value: 0\n(0: disable interrupt request; \n1: enable interrupt request on measured accel. value higher than preset threshold)\nDocID17530 Rev 2 47/54LIS3DH Registers description\n548.30 CLICK_SRC (39h)\n8.31 CLICK_THS (3Ah)\n8.32 TIME_LIMIT (3Bh)Table 73. CLICK_SRC register\nIA DCLICK SCLICK Sign Z Y X\nTable 74. CLICK_SRC description\nIA Interrupt active. Default value: 0\n(0: no interrupt has been generated; 1: one or more interrupts have been generated)\nDCLICK Double-click enable. Default value: 0 \n(0:double-click detection disabled, 1: double-click detection enabled)\nSCLICK Single-click enable. Default value: 0 \n(0: Single-click detection disabled, 1: single-click detection enabled)\nSign Click sign. \n(0: positive detection, 1: negative detection)\nZ Z click detection. Default value: 0\n(0: no interrupt, 1: Z high event has occurred)\nY Y click detection. Default value: 0\n(0: no interrupt, 1: Y high event has occurred)\nX X click detection. Default value: 0\n(0: no interrupt, 1: X high event has occurred)\nTable 75. CLICK_THS register\nLIR_Click Ths6 Ths5 Ths4 Ths3 Ths2 Ths1 Ths0\nTable 76. CLICK_SRC description\nLIR_Click If the LIR_Click bit is not set, the interrupt is kept high for the duration of the latency \nwindow. If the LIR_Click bit is set, the interrupt is kept high until the CLICK_SRC (39h)  register is \nread.\nThs[6:0] Click threshold. Default value: 000 0000\nTable 77. TIME_LIMIT register\n- TLI6 TLI5 TLI4 TLI3 TLI2 TLI1 TLI0\nTable 78. TIME_LIMIT description\nTLI[6:0] Click time limit. Default value: 000 0000\nRegisters description LIS3DH\n48/54 DocID17530 Rev 28.33 TIME_LATENCY (3Ch)\n8.34 TIME WINDOW (3Dh)8.35 ACT_THS (3Eh)\n          \n          \n8.36 ACT_DUR (3Fh)\n          \n          Table 79. TIME_LATENCY register\nTLA7 TLA6 TLA5 TLA4 TLA3 TLA2 TLA1 TLA0\nTable 80. TIME_LATENCY description\nTLA[7:0] Click time latency. Default value: 0000 0000\nTable 81. TIME_WINDOW register\nTW7 TW6 TW5 TW4 TW3 TW2 TW1 TW0\nTable 82. TIME_WINDOW description\nTW[7:0] Click time window\nTable 83. ACT_THS register\n-- Acth6 Acth5 Acth4 Acth3 Acth2 Acth1 Acth0\nTable 84. ACT_THS description\nActh[6:0] Sleep-to-wake, return-to-sleep activation threshold in low-power mode\n1 LSb = 16 m g @ FS = ±2 g\n1 LSb = 32 m g @ FS = ±4 g\n1 LSb = 62 m g @ FS = ±8 g\n1 LSb = 186 m g @ FS = ±16 g\nTable 85. ACT_DUR register\nActD7 ActD6 ActD5 ActD4 ActD3 ActD2 ActD1 ActD0\nTable 86. ACT_DUR description\nActD[7:0] Sleep-to-wake, return-to-sleep duration\n1 LSb = (8*1[LSb]+1)/ODR\nDocID17530 Rev 2 49/54LIS3DH Package information\n549 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of\nECOPACK® packages, depending on their level of environmental compliance. ECOPACK®\nspecifications, grade definitions and product status are available at: www.st.com.  \nECOPACK is an ST trademark. \nPackage information LIS3DH\n50/54 DocID17530 Rev 29.1 LGA-16 package information\nFigure 12. LGA-16 package outline and mechanical dimensions\n\'LPHQVLRQV\x03DUH\x03LQ\x03PLOOLPHWHU\x03XQOHVV\x03RWKHUZLVH\x03VSHFLILHG\x03\n*HQHUDO\x037ROHUDQFH\x03LV\x03\x0e\x12\x10\x13\x11\x14PP\x03XQOHVV\x03RWKHUZLVH\x03VSHFLILHG\x03\n287(5\x03\',0(16,216\n,7(0 \',0(16,21\x03>PP@ 72/(5$1&(\x03>PP@\n\x03\x18\x14\x11\x13\x93 \x03\x16 \x03@/>\x03KWJQH/\n\x03\x18\x14\x11\x13\x93 \x03\x16 \x03@:>\x03KWGL:\n\x03\x12 \x03[DP\x03\x14 \x03@+>\x03WKJLH+\n\x1a\x1c\x1b\x16\x15\x16\x14B\x14\x16\nDocID17530 Rev 2 51/54LIS3DH Package information\n549.2 LGA-16 packing information\nFigure 13. Carrier tape information for LGA-16 package\nFigure 14. LGA-16 package orientation in carrier tape\n\nPackage information LIS3DH\n52/54 DocID17530 Rev 2Figure 15. Reel information for carrier tape of LGA-16 package \nTable 87. Reel dimensions for carrier tape of LGA-16 package\nReel dimensions (mm)\nA (max) 330\nB (min) 1.5\nC 13 ±0.25\nD (min) 20.2N (min) 60\nG 12.4 +2/-0\nT (max) 18.4$\'%\n)XOO\x03UDGLXV\x037DSH\x03VORW\x03\nLQ\x03FRUH\x03IRU\x03\nWDSH\x03VWDUW\x15\x11\x18PP\x03PLQ\x11\x03ZLGWK\x03*\x03PHDVXUHG\x03DW\x03KXE\x03&\n1\x17\x13PP\x03PLQ\x11\n$FFHVV\x03KROH\x03DW\x03VORW\x03ORFDWLRQ\x037\nDocID17530 Rev 2 53/54LIS3DH Revision history\n5410 Revision history\n          Table 88. Document revision history \nDate Revision Changes\n21-May-2010 1 Initial release\n12-Dec-2016 2Updated Table 1: Device summary\nUpdated Features  and Figure 1: Block diagram  \nUpdated Table 2: Pin description  and Table 14: Serial interface pin \ndescription\nAdded Table 3: Internal pull-up values (typ.) for SDO/SA0 pin\nUpdated Table 9: Absolute maximum ratings\nUpdated Section 3.7: Auxiliary ADC and temperature sensor\nUpdated Section 4: Application hints\nUpdated Section 5: Digital main blocks\nUpdated Section 7: Register mapping  and Section 8: Registers \ndescription\nUpdated Section 9.1: LGA-16 package information\nAdded Section 9.2: LGA-16 packing information\nMinor textual updates\nLIS3DH\n54/54 DocID17530 Rev 2IMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2016 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### Component Summary: LIS3DHTR (STMicroelectronics)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (Vdd): 1.71 V to 3.6 V
  - I/O Supply Voltage (Vdd_IO): 1.71 V to Vdd + 0.1 V

- **Current Ratings:**
  - Normal Mode (50 Hz ODR): 11 μA
  - Low-Power Mode (50 Hz ODR): 6 μA
  - Power-Down Mode: 0.5 μA

- **Power Consumption:**
  - Ultra-low-power mode consumption down to 2 μA

- **Operating Temperature Range:**
  - -40 °C to +85 °C

- **Package Type:**
  - LGA-16 (Land Grid Array)

- **Special Features:**
  - 3-axis accelerometer with selectable full scales of ±2g, ±4g, ±8g, and ±16g
  - I2C/SPI digital output interface
  - 16-bit data output
  - Integrated temperature sensor
  - Self-test capability
  - 32-level FIFO buffer for data storage
  - Programmable interrupt generators for motion detection and free-fall detection
  - 6D/4D orientation detection
  - High shock survivability (up to 10,000 g)

- **Moisture Sensitive Level (MSL):**
  - MSL3 according to JEDEC J-STD-020E

#### Description:
The **LIS3DH** is an ultra-low-power, high-performance 3-axis linear accelerometer designed for motion sensing applications. It features a digital output interface (I2C/SPI) and is capable of measuring accelerations with a selectable full scale, making it suitable for various applications requiring precise motion detection.

#### Typical Applications:
- **Motion Activated Functions:** Used in devices that require activation based on movement.
- **Free-Fall Detection:** Ideal for applications that need to detect free-fall conditions to prevent damage.
- **Click/Double-Click Recognition:** Useful in user interface applications where gesture recognition is needed.
- **Intelligent Power Saving:** Employed in handheld devices to optimize battery life by entering low-power modes.
- **Pedometers:** Commonly used in fitness devices to track steps and activity levels.
- **Display Orientation:** Utilized in smartphones and tablets for automatic screen rotation.
- **Gaming and Virtual Reality Input Devices:** Enhances user experience by detecting motion and orientation.
- **Impact Recognition and Logging:** Suitable for applications that require logging of impacts for analysis.
- **Vibration Monitoring and Compensation:** Used in industrial applications to monitor and compensate for vibrations.

This summary encapsulates the essential characteristics and applications of the LIS3DHTR accelerometer, making it a versatile component for various electronic designs.