Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Feb 24 20:42:21 2017
| Host         : abhogi running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file Top_Acq_Track_control_sets_placed.rpt
| Design       : Top_Acq_Track
| Device       : xcvu095
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   915 |
| Unused register locations in slices containing registers |  1287 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10656 |         1648 |
| No           | No                    | Yes                    |             116 |           30 |
| No           | Yes                   | No                     |            1899 |          295 |
| Yes          | No                    | No                     |           30145 |         6406 |
| Yes          | No                    | Yes                    |             154 |           20 |
| Yes          | Yes                   | No                     |           22427 |         3128 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                                                                                                 Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                   | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                   | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp    |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                               |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                0 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                   | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                 |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                      | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                            |                0 |              2 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r_reg[0][0]                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                             |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                             |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                             |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                      | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                            |                0 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                      | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                            |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                      | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                            |                1 |              2 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                            |                0 |              2 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                       |                0 |              3 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                0 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/iter_change                                                                                                                                                                                          | Acq_MOD/iterno_reg0                                                                                                                                                                                   |                0 |              3 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                             |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                  | Acq_MOD/ILA_Acq2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                  |                2 |              4 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]                                                                                                                                              |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                          | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                  | Acq_MOD/ILA_Acq3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                  |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                          | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                   |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                          | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                   |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                       | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                             |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/Top_regs[3].id[3]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                       |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                 |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r_reg[0][0]                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]                                                                                                                                            |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                             |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                             |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                            |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                       |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                             |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                      |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                             |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                             |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                      |                0 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                      |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                            |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                             |                1 |              4 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                       |                2 |              5 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              5 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              5 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                  | Acq_MOD/ILA_Acq1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                  |                3 |              5 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/change_code                                                                                                                                                                                          | Acq_MOD/chunk_no_reg0                                                                                                                                                                                 |                0 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                0 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                       |                3 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                        |                2 |              6 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                               |                0 |              6 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                        |                1 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                        |                3 |              6 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                       |                0 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                    | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                    | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                             | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                     |                2 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                          | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                     |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                        |                2 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                        |                0 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                       |                2 |              7 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/clear                                                                                                                                                             |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                    | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                        |                0 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                        |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                    | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                |                2 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                        |                1 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                    | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                |                2 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                        |                0 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                    | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                |                2 |              7 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/freq_change                                                                                                                                                                                          | Acq_MOD/ang_pointer_reg0                                                                                                                                                                              |                1 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                2 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport3_o[0][3]                                                                                                                             |                2 |              8 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                               |                1 |              8 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport3_o[0][2]                                                                                                                             |                2 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              8 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[72].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[72].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[75].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[75].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[176].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[176].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[73].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[73].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[71].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[71].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[74].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[74].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[70].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[70].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[187].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[187].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[186].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[186].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[185].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[185].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[184].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[184].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[183].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[183].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[182].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[182].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[177].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[177].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[68].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[68].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[76].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[76].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[77].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[77].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[78].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[78].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[79].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[79].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[7].rg_G1[9]_i_1_n_0                                                                                                                                                                           | Acq_MOD/Adders[7].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[188].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[188].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[211].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[211].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[212].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[212].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[213].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[213].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[93].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[93].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[214].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[214].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[91].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[91].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[215].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[215].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[90].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[90].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[216].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[216].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[126].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[126].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[193].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[193].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[192].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[192].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[191].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[191].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[190].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[190].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[18].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[18].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[189].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[189].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[143].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[143].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[142].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[142].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[141].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[141].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[140].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[140].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[13].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[13].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[14].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[14].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[149].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[149].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[148].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[148].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[194].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[194].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[127].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[127].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[128].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[128].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[147].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[147].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[136].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[136].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[129].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[129].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[137].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[137].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[135].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[135].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[134].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[134].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                5 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[138].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[138].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[133].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[133].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[139].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[139].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[131].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[131].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[132].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[132].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[178].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[178].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[19].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[19].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[199].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[199].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[198].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[198].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[197].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[197].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[196].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[196].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[195].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[195].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[163].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[163].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[162].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[162].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[161].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[161].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[181].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[181].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[180].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[180].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[17].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[17].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[179].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[179].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[175].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[175].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[157].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[157].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[156].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[156].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[155].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[155].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[154].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[154].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[153].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[153].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[152].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[152].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[151].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[151].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[150].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[150].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[146].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[146].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[160].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[160].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[15].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[15].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[159].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[159].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[158].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[158].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[69].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[69].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[30].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[30].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[2].rg_G2[9]_i_2_n_0                                                                                                                                                                           | Acq_MOD/Adders[2].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[29].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[29].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[28].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[28].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[27].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[27].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[26].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[26].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[25].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[25].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[241].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[241].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[240].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[240].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[23].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[23].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[6].rg_G1[9]_i_1_n_0                                                                                                                                                                           | Acq_MOD/Adders[6].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[31].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[31].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[92].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[92].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[67].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[67].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[66].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[66].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[65].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[65].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[64].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[64].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[63].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[63].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[62].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[62].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[61].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[61].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[60].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[60].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[5].rg_G1[9]_i_1_n_0                                                                                                                                                                           | Acq_MOD/Adders[5].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[41].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[41].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[82].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[82].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[81].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[81].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[80].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[80].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[49].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[49].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[48].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[48].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[47].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[47].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[46].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[46].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[45].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[45].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[44].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[44].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[43].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[43].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[42].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[42].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[239].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[239].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[40].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[40].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[3].rg_G2[9]_i_2_n_0                                                                                                                                                                           | Acq_MOD/Adders[3].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[39].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[39].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[38].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[38].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[37].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[37].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[36].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[36].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[35].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[35].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[34].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[34].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[33].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[33].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[32].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[32].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[208].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[208].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[249].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[249].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[248].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[248].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[247].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[247].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[246].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[246].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[245].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[245].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[244].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[244].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[243].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[243].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[242].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[242].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[210].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[210].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[20].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[20].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[209].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[209].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[24].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[24].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[207].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[207].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[206].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[206].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[205].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[205].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[204].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[204].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[203].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[203].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[202].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[202].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[201].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[201].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[200].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[200].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[1].rg_G2[9]_i_2_n_0                                                                                                                                                                           | Acq_MOD/Adders[1].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[218].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[218].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[228].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[228].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[238].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[238].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[237].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[237].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[236].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[236].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[235].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[235].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[234].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[234].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[233].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[233].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[232].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[232].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[231].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[231].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[230].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[230].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[22].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[22].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[229].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[229].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[217].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[217].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[227].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[227].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[226].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[226].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[225].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[225].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[224].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[224].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[223].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[223].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[222].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[222].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[221].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[221].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[220].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[220].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[21].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[21].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[219].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[219].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[4].rg_G1[9]_i_1_n_0                                                                                                                                                                           | Acq_MOD/Adders[4].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[102].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[102].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[50].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[50].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[103].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[103].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/phase_per_sample[16]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[104].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[104].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                5 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[11].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[11].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[168].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[168].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[105].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[105].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[106].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[106].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[85].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[85].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[166].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[166].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[118].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[118].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[107].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[107].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[120].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[120].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[164].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[164].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[108].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[108].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[109].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[109].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[96].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[96].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[10].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[10].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[174].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[174].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                4 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[121].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[121].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[110].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[110].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[51].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[51].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[52].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[52].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[94].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[94].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[53].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[53].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[172].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[172].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[171].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[171].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[54].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[54].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[16].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[16].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[55].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[55].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[145].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[145].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[56].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[56].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[173].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[173].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[0].rg_G1[9]_i_1_n_0                                                                                                                                                                           | Acq_MOD/Adders[0].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[57].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[57].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[167].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[167].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[83].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[83].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[58].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[58].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[95].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[95].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[170].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[170].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[144].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[144].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[59].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[59].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[119].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[119].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[84].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[84].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[12].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[12].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[87].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[87].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[124].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[124].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[99].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[99].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[130].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[130].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[114].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[114].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[169].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[169].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[88].rg_G1[9]_i_1_n_0                                                                                                                                                                          | Acq_MOD/Adders[88].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[98].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[98].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[100].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[100].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/strbenegedge0                                                                                                                                                                                 |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[113].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[113].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[122].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[122].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[97].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[97].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[117].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[117].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[112].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[112].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[89].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[89].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                2 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[101].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[101].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                3 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[123].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[123].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[86].rg_G2[9]_i_2_n_0                                                                                                                                                                          | Acq_MOD/Adders[86].rg_G2[9]_i_1_n_0                                                                                                                                                                   |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[116].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[116].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[125].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[125].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[115].rg_G1[9]_i_1_n_0                                                                                                                                                                         | Acq_MOD/Adders[115].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[111].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[111].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                1 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[8].rg_G1[9]_i_1_n_0                                                                                                                                                                           | Acq_MOD/Adders[8].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[9].rg_G2[9]_i_2_n_0                                                                                                                                                                           | Acq_MOD/Adders[9].rg_G2[9]_i_1_n_0                                                                                                                                                                    |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[165].rg_G2[9]_i_2_n_0                                                                                                                                                                         | Acq_MOD/Adders[165].rg_G2[9]_i_1_n_0                                                                                                                                                                  |                0 |              9 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                           |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[178].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                             |                                                                                                                                                                                                       |                3 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/count_reg0                                                                                                                                                                                    |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                          |                                                                                                                                                                                                       |                0 |             10 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                               |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[56].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[126].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[162].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport3_o[0][0]                                                                                                                             |                4 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[245].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport3_o[0][1]                                                                                                                             |                3 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[53].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                              |                                                                                                                                                                                                       |                5 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                              |                                                                                                                                                                                                       |                4 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                            | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                            |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[189].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[10].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                             | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                             | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                   |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                             | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                   |                4 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                             | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[0].rg_G1[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                3 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                          |                                                                                                                                                                                                       |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                          |                                                                                                                                                                                                       |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                             | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                           |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[249].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                              |                                                                                                                                                                                                       |                3 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                         |                                                                                                                                                                                                       |                2 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                            | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                  |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                             | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                   |                0 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[151].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             10 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[172].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[232].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[117].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[223].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[231].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[118].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[230].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[233].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[221].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[123].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[246].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[247].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[130].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[248].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[12].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[24].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[219].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[122].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[21].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[220].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[121].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[22].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[222].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[120].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[65].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[224].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[11].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                5 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[225].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[226].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[119].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[227].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[228].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[173].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[229].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[174].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                          |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[39].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                6 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[38].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[37].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[165].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[36].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[35].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[3].rg_G2[9]_i_2_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[34].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[33].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[32].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[164].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[31].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[30].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[166].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[2].rg_G2[9]_i_2_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[44].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[82].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[81].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[80].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[49].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[48].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[47].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[46].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[45].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[29].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[43].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                           |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[42].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                           |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[41].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                               |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[40].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                          |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[60].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                5 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[171].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[1].rg_G2[9]_i_2_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[64].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[16].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                5 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[63].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[62].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[170].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[61].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[66].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[5].rg_G1[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[239].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[238].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[100].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[237].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[236].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[101].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[235].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[240].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/E[0]                                                                                                                                                                                             | Acq_MOD/ABS/SR[0]                                                                                                                                                                                     |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[28].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[168].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[27].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[26].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[25].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[241].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/MAX/CodePhase_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[234].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[144].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[23].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[6].rg_G1[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[167].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[69].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[68].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[145].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[67].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[194].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[146].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[105].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[160].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[15].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[106].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[159].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[158].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[107].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[150].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[193].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[108].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[192].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[191].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[109].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[190].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[18].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[143].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[59].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[161].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[181].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[244].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[57].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[17].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[179].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[58].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[157].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[110].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[156].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[155].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[102].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[154].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[153].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[103].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[152].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[104].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[129].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[115].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[132].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[131].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[116].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[139].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[138].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[87].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[137].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[133].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[88].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[128].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[127].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[89].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[93].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[92].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[8].rg_G1[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[91].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[113].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[142].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[141].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[111].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[140].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[13].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[112].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[14].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[149].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[180].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[148].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[147].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[114].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[136].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[135].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[169].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[134].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[84].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[218].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[217].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[216].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[215].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[85].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[214].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[213].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[212].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[86].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[211].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[188].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[7].rg_G1[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[83].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[79].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[55].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[78].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[77].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[207].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[124].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[243].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[242].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[125].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[210].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[20].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[209].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[208].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[94].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[206].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[205].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[204].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[203].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[202].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                5 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[201].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[200].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[90].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[19].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[183].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[95].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[182].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[177].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[50].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[176].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[175].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[51].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[4].rg_G1[9]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[199].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[52].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[198].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[197].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[196].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[195].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[54].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[163].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[184].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[76].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[75].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[96].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[74].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[73].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[97].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[72].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[71].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[98].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[70].rg_G1[9]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                3 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[187].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                4 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[99].rg_G2[9]_i_2_n_0                                                                                                                                                                          |                                                                                                                                                                                                       |                0 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[186].rg_G2[9]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                2 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[185].rg_G1[9]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[9].rg_G2[9]_i_2_n_0                                                                                                                                                                           |                                                                                                                                                                                                       |                1 |             11 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                1 |             12 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                1 |             12 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/read_pointer[14]_i_2_n_0                                                                                                                                                                             | Acq_MOD/chunk_no_reg0                                                                                                                                                                                 |                2 |             14 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                             |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                             |                                                                                                                                                                                                       |               12 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                             |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                             |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                             |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                       |                8 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                    |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                             |                                                                                                                                                                                                       |                6 |             16 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                            |                                                                                                                                                                                                       |                1 |             16 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                              |                                                                                                                                                                                                       |                9 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                   |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                            |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                            |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                           |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                            |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                            |                                                                                                                                                                                                       |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                           |                                                                                                                                                                                                       |               10 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                            |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                            |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                       |                6 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                       |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                            |                                                                                                                                                                                                       |                8 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                               |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                            |                                                                                                                                                                                                       |               11 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                     |                                                                                                                                                                                                       |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                    |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                             |                                                                                                                                                                                                       |                9 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                             |                                                                                                                                                                                                       |                7 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/phase_per_sample[16]_i_1_n_0                                                                                                                                                                         | Acq_MOD/ang_pointer_reg0                                                                                                                                                                              |                9 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                            |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                             |                                                                                                                                                                                                       |                5 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                             |                                                                                                                                                                                                       |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                             |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                       |                7 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                            |                                                                                                                                                                                                       |                9 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                             |                                                                                                                                                                                                       |                7 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                        |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                              |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                             |                                                                                                                                                                                                       |                6 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                             |                                                                                                                                                                                                       |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                             |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                       |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                             |                                                                                                                                                                                                       |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                        |                                                                                                                                                                                                       |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                           |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                |                1 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                           |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                           |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Acquired_CodePhase                                                                                                                                                                                   |                                                                                                                                                                                                       |                6 |             16 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                       |                5 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                          |                0 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                       |                2 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/addr_reg[0]                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                2 |             17 |
|  dbg_hub/inst/idrck          |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                2 |             17 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                2 |             17 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |             18 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                2 |             18 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                2 |             18 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                |                4 |             19 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                9 |             21 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Maxima2_reg[22]                                                                                                                                                                                  | reset_IBUF_inst/O                                                                                                                                                                                     |                4 |             23 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Top_regs[0].top_reg[0][22][0]                                                                                                                                                                    | Acq_MOD/ABS/SR[0]                                                                                                                                                                                     |                7 |             23 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Maxima11                                                                                                                                                                                         | Acq_MOD/Maxima1[22]_i_1_n_0                                                                                                                                                                           |                5 |             24 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                9 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                7 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                6 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                2 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                2 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                2 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                8 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                6 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                2 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                8 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                3 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                2 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                8 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                2 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                6 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                6 |             25 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                              |                3 |             26 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                2 |             28 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                4 |             28 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/angle[0][1]_i_1_n_0                                                                                                                                                                           |                4 |             31 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                |                5 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                2 |             32 |
|  dbg_hub/inst/idrck          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                       |                2 |             32 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                6 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |               12 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                                       |                6 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                9 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                          |                                                                                                                                                                                                       |                6 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                7 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                4 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                3 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                4 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                7 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                     |                5 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                          |                                                                                                                                                                                                       |                8 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                7 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                8 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                9 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                          |                                                                                                                                                                                                       |                7 |             33 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Top_regs[1].top_reg[1][0][0]                                                                                                                                                                     | Acq_MOD/ABS/SR[0]                                                                                                                                                                                     |                8 |             34 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Top_regs[3].top_reg[3][0][0]                                                                                                                                                                     | Acq_MOD/ABS/SR[0]                                                                                                                                                                                     |                5 |             34 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ABS/Top_regs[2].top_reg[2][0][0]                                                                                                                                                                     | Acq_MOD/ABS/SR[0]                                                                                                                                                                                     |                4 |             34 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                3 |             41 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                4 |             41 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                9 |             41 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                            |                9 |             44 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                7 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                4 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                4 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                8 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               10 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                7 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |               11 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                5 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                8 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                7 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |               11 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                7 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                                       |                6 |             49 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/strbe_vect                                                                                                                                                                                           | Acq_MOD/strbe_vect0                                                                                                                                                                                   |                8 |             54 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |               10 |             54 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |               10 |             60 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                6 |             65 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                     |                                                                                                                                                                                                       |                9 |             65 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                             |               13 |             86 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               25 |             99 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               19 |             99 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               22 |             99 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                             |                                                                                                                                                                                                       |               20 |             99 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/DIV/stb_out[0]                                                                                                                                                                                       | reset_IBUF_inst/O                                                                                                                                                                                     |               28 |            124 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                      |               21 |            149 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/pk_metric_sorter/ila_sort/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                          |               15 |            155 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/pk_metric_sorter/Valid                                                                                                                                                                               |                                                                                                                                                                                                       |               13 |            192 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                           |               30 |            209 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              | Acq_MOD/ILA_Acq1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                      |               52 |            350 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[15].sumQ[15][22]_i_1_n_0                                                                                                                                                               |               54 |            414 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[39].sumQ[39][22]_i_1_n_0                                                                                                                                                               |               72 |            552 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[93].sumQ[93][22]_i_1_n_0                                                                                                                                                               |               78 |            598 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[62].sumQ[62][22]_i_1_n_0                                                                                                                                                               |              102 |            782 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[14].sumQ[14][22]_i_1_n_0                                                                                                                                                               |              102 |            782 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[225].sumQ[225][22]_i_1_n_0                                                                                                                                                             |              132 |           1012 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[121].sumQ[121][22]_i_1_n_0                                                                                                                                                             |              132 |           1012 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[11].sumQ[11][22]_i_1_n_0                                                                                                                                                               |              162 |           1242 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/sumQ                                                                                                                                                                                                 | Acq_MOD/Adders[74].sumQ[74][22]_i_1_n_0                                                                                                                                                               |              666 |           5106 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/Adders[164].cmltve_phse_frac1[0]_i_2_n_0                                                                                                                                                             | Acq_MOD/p_0_out                                                                                                                                                                                       |             1120 |           8000 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/strbenegedge                                                                                                                                                                                         |                                                                                                                                                                                                       |             1509 |          11500 |
|  CLOCK_NETWORK/inst/clk_out1 |                                                                                                                                                                                                              |                                                                                                                                                                                                       |             1720 |          11605 |
|  CLOCK_NETWORK/inst/clk_out1 | Acq_MOD/rg_G1_nextiter                                                                                                                                                                                       |                                                                                                                                                                                                       |             3901 |          13000 |
+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


