Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 12 20:12:46 2024
| Host         : DESKTOP-CDQO724 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: CLK_10KHZ/FLEX_CLK_OUT_reg/Q (HIGH)

 There are 236 register/latch pins with no clock driven by root clock pin: CLK_25MHZ/FLEX_CLK_OUT_reg/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: CLK_6p25MHZ/FLEX_CLK_OUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1059 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.608        0.000                      0                  543        0.075        0.000                      0                  543        4.500        0.000                       0                   302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.608        0.000                      0                  543        0.075        0.000                      0                  543        4.500        0.000                       0                   302  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 unit_mouse/timeout_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_mouse/timeout_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 1.269ns (25.587%)  route 3.690ns (74.413%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.810     5.331    unit_mouse/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  unit_mouse/timeout_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.809 f  unit_mouse/timeout_cnt_reg[18]/Q
                         net (fo=2, routed)           0.759     6.569    unit_mouse/timeout_cnt_reg_n_0_[18]
    SLICE_X2Y101         LUT4 (Prop_lut4_I0_O)        0.295     6.864 r  unit_mouse/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.520     7.383    unit_mouse/FSM_onehot_state[36]_i_9_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  unit_mouse/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.749     8.257    unit_mouse/FSM_onehot_state[36]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  unit_mouse/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.443     8.824    unit_mouse/FSM_onehot_state[36]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.948 r  unit_mouse/FSM_onehot_state[36]_i_3/O
                         net (fo=28, routed)          0.726     9.673    unit_mouse/FSM_onehot_state[36]_i_3_n_0
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.124     9.797 r  unit_mouse/timeout_cnt[0]_i_1/O
                         net (fo=1, routed)           0.493    10.291    unit_mouse/timeout_cnt[0]
    SLICE_X3Y98          FDRE                                         r  unit_mouse/timeout_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.510    14.851    unit_mouse/clk_IBUF_BUFG
    SLICE_X3Y98          FDRE                                         r  unit_mouse/timeout_cnt_reg[0]/C
                         clock pessimism              0.187    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)       -0.103    14.899    unit_mouse/timeout_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 unit_mouse/timeout_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_mouse/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.163ns  (logic 1.393ns (26.980%)  route 3.770ns (73.020%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.810     5.331    unit_mouse/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  unit_mouse/timeout_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.809 f  unit_mouse/timeout_cnt_reg[18]/Q
                         net (fo=2, routed)           0.759     6.569    unit_mouse/timeout_cnt_reg_n_0_[18]
    SLICE_X2Y101         LUT4 (Prop_lut4_I0_O)        0.295     6.864 r  unit_mouse/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.520     7.383    unit_mouse/FSM_onehot_state[36]_i_9_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.507 r  unit_mouse/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.749     8.257    unit_mouse/FSM_onehot_state[36]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.381 r  unit_mouse/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.443     8.824    unit_mouse/FSM_onehot_state[36]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.948 r  unit_mouse/FSM_onehot_state[36]_i_3/O
                         net (fo=28, routed)          0.896     9.843    unit_mouse/Inst_Ps2Interface/timeout_cnt_reg[14]
    SLICE_X9Y100         LUT6 (Prop_lut6_I1_O)        0.124     9.967 r  unit_mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_5/O
                         net (fo=1, routed)           0.403    10.370    unit_mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_5_n_0
    SLICE_X9Y100         LUT5 (Prop_lut5_I4_O)        0.124    10.494 r  unit_mouse/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.494    unit_mouse/Inst_Ps2Interface_n_7
    SLICE_X9Y100         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.616    14.957    unit_mouse/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)        0.029    15.218    unit_mouse/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 unit_mouse/timeout_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_mouse/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 1.269ns (25.617%)  route 3.685ns (74.383%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.810     5.331    unit_mouse/clk_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  unit_mouse/timeout_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.478     5.809 r  unit_mouse/timeout_cnt_reg[18]/Q
                         net (fo=2, routed)           0.759     6.569    unit_mouse/timeout_cnt_reg_n_0_[18]
    SLICE_X2Y101         LUT4 (Prop_lut4_I0_O)        0.295     6.864 f  unit_mouse/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.520     7.383    unit_mouse/FSM_onehot_state[36]_i_9_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.124     7.507 f  unit_mouse/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.749     8.257    unit_mouse/FSM_onehot_state[36]_i_8_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.381 f  unit_mouse/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.443     8.824    unit_mouse/FSM_onehot_state[36]_i_5_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  unit_mouse/FSM_onehot_state[36]_i_3/O
                         net (fo=28, routed)          0.833     9.780    unit_mouse/Inst_Ps2Interface/timeout_cnt_reg[14]
    SLICE_X8Y100         LUT5 (Prop_lut5_I0_O)        0.124     9.904 r  unit_mouse/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.381    10.285    unit_mouse/Inst_Ps2Interface_n_16
    SLICE_X8Y100         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.616    14.957    unit_mouse/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.267    15.224    
                         clock uncertainty           -0.035    15.189    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)       -0.016    15.173    unit_mouse/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.890ns (21.482%)  route 3.253ns (78.518%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_6p25MHZ/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.273     6.877    CLK_6p25MHZ/COUNT_reg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.670     7.671    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.575     8.370    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     8.494 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.735     9.229    CLK_6p25MHZ/COUNT[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.436    14.777    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDRE (Setup_fdre_C_R)       -0.524    14.397    CLK_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.890ns (21.482%)  route 3.253ns (78.518%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_6p25MHZ/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.273     6.877    CLK_6p25MHZ/COUNT_reg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.670     7.671    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.575     8.370    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     8.494 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.735     9.229    CLK_6p25MHZ/COUNT[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.436    14.777    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDRE (Setup_fdre_C_R)       -0.524    14.397    CLK_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.890ns (21.482%)  route 3.253ns (78.518%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_6p25MHZ/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.273     6.877    CLK_6p25MHZ/COUNT_reg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.670     7.671    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.575     8.370    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     8.494 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.735     9.229    CLK_6p25MHZ/COUNT[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.436    14.777    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDRE (Setup_fdre_C_R)       -0.524    14.397    CLK_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.890ns (21.482%)  route 3.253ns (78.518%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_6p25MHZ/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.273     6.877    CLK_6p25MHZ/COUNT_reg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.670     7.671    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.575     8.370    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     8.494 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.735     9.229    CLK_6p25MHZ/COUNT[0]_i_1_n_0
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.436    14.777    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X30Y51         FDRE (Setup_fdre_C_R)       -0.524    14.397    CLK_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.890ns (20.833%)  route 3.382ns (79.167%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_6p25MHZ/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.273     6.877    CLK_6p25MHZ/COUNT_reg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.670     7.671    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.575     8.370    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     8.494 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.864     9.358    CLK_6p25MHZ/COUNT[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    14.786    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[10]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    14.527    CLK_6p25MHZ/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.890ns (20.833%)  route 3.382ns (79.167%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_6p25MHZ/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.273     6.877    CLK_6p25MHZ/COUNT_reg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.670     7.671    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.575     8.370    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     8.494 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.864     9.358    CLK_6p25MHZ/COUNT[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    14.786    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[11]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    14.527    CLK_6p25MHZ/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 CLK_6p25MHZ/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.890ns (20.833%)  route 3.382ns (79.167%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.565     5.086    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  CLK_6p25MHZ/COUNT_reg[8]/Q
                         net (fo=2, routed)           1.273     6.877    CLK_6p25MHZ/COUNT_reg[8]
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  CLK_6p25MHZ/COUNT[0]_i_7__0/O
                         net (fo=1, routed)           0.670     7.671    CLK_6p25MHZ/COUNT[0]_i_7__0_n_0
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.124     7.795 r  CLK_6p25MHZ/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.575     8.370    CLK_6p25MHZ/COUNT[0]_i_4_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.124     8.494 r  CLK_6p25MHZ/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.864     9.358    CLK_6p25MHZ/COUNT[0]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         1.445    14.786    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y46         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[8]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X30Y46         FDRE (Setup_fdre_C_R)       -0.524    14.527    CLK_6p25MHZ/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 unit_mouse/FSM_onehot_state_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_mouse/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.324%)  route 0.169ns (44.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.647     1.531    unit_mouse/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  unit_mouse/FSM_onehot_state_reg[28]/Q
                         net (fo=3, routed)           0.169     1.863    unit_mouse/Inst_Ps2Interface/out[28]
    SLICE_X10Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.908 r  unit_mouse/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     1.908    unit_mouse/Inst_Ps2Interface_n_9
    SLICE_X10Y99         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.834     1.962    unit_mouse/clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[29]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)         0.120     1.833    unit_mouse/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLK_25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_25MHZ/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.447    CLK_25MHZ/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK_25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK_25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    CLK_25MHZ/COUNT_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_25MHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_25MHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  CLK_25MHZ/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.946    CLK_25MHZ/COUNT_reg[24]_i_1__0_n_7
    SLICE_X38Y50         FDRE                                         r  CLK_25MHZ/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.958    CLK_25MHZ/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK_25MHZ/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK_25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CLK_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.447    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    CLK_6p25MHZ/COUNT_reg[22]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_6p25MHZ/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_6p25MHZ/COUNT_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  CLK_6p25MHZ/COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    CLK_6p25MHZ/COUNT_reg[24]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.958    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK_6p25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CLK_10KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_10KHZ/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.563     1.446    CLK_10KHZ/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  CLK_10KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLK_10KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    CLK_10KHZ/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  CLK_10KHZ/COUNT_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    CLK_10KHZ/COUNT_reg[24]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  CLK_10KHZ/COUNT_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.922    CLK_10KHZ/COUNT_reg[28]_i_1__1_n_7
    SLICE_X35Y50         FDRE                                         r  CLK_10KHZ/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.829     1.957    CLK_10KHZ/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  CLK_10KHZ/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    CLK_10KHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CLK_25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_25MHZ/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.447    CLK_25MHZ/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK_25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK_25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    CLK_25MHZ/COUNT_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_25MHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_25MHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  CLK_25MHZ/COUNT_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.959    CLK_25MHZ/COUNT_reg[24]_i_1__0_n_5
    SLICE_X38Y50         FDRE                                         r  CLK_25MHZ/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.958    CLK_25MHZ/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK_25MHZ/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK_25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CLK_6p25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_6p25MHZ/COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.447    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK_6p25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    CLK_6p25MHZ/COUNT_reg[22]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_6p25MHZ/COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_6p25MHZ/COUNT_reg[20]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  CLK_6p25MHZ/COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    CLK_6p25MHZ/COUNT_reg[24]_i_1_n_5
    SLICE_X30Y50         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.958    CLK_6p25MHZ/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  CLK_6p25MHZ/COUNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK_6p25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 unit_mouse/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_mouse/reset_periodic_check_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.840%)  route 0.229ns (55.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.647     1.531    unit_mouse/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  unit_mouse/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  unit_mouse/FSM_onehot_state_reg[0]/Q
                         net (fo=14, routed)          0.229     1.900    unit_mouse/reset_periodic_check_cnt
    SLICE_X8Y99          LUT3 (Prop_lut3_I1_O)        0.045     1.945 r  unit_mouse/reset_periodic_check_cnt_i_1/O
                         net (fo=1, routed)           0.000     1.945    unit_mouse/reset_periodic_check_cnt_i_1_n_0
    SLICE_X8Y99          FDRE                                         r  unit_mouse/reset_periodic_check_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.834     1.962    unit_mouse/clk_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  unit_mouse/reset_periodic_check_cnt_reg/C
                         clock pessimism             -0.249     1.713    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.120     1.833    unit_mouse/reset_periodic_check_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 CLK_10KHZ/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_10KHZ/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.563     1.446    CLK_10KHZ/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  CLK_10KHZ/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLK_10KHZ/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.707    CLK_10KHZ/COUNT_reg[27]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  CLK_10KHZ/COUNT_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    CLK_10KHZ/COUNT_reg[24]_i_1__1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  CLK_10KHZ/COUNT_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.933    CLK_10KHZ/COUNT_reg[28]_i_1__1_n_5
    SLICE_X35Y50         FDRE                                         r  CLK_10KHZ/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.829     1.957    CLK_10KHZ/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  CLK_10KHZ/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.105     1.818    CLK_10KHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 unit_mouse/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit_mouse/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.646     1.530    unit_mouse/clk_IBUF_BUFG
    SLICE_X11Y103        FDRE                                         r  unit_mouse/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y103        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  unit_mouse/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.076     1.747    unit_mouse/Inst_Ps2Interface/out[2]
    SLICE_X10Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  unit_mouse/Inst_Ps2Interface/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.792    unit_mouse/Inst_Ps2Interface_n_10
    SLICE_X10Y103        FDRE                                         r  unit_mouse/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.921     2.049    unit_mouse/clk_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  unit_mouse/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.506     1.543    
    SLICE_X10Y103        FDRE (Hold_fdre_C_D)         0.121     1.664    unit_mouse/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CLK_25MHZ/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_25MHZ/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.447    CLK_25MHZ/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  CLK_25MHZ/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  CLK_25MHZ/COUNT_reg[22]/Q
                         net (fo=2, routed)           0.125     1.737    CLK_25MHZ/COUNT_reg[22]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  CLK_25MHZ/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.893    CLK_25MHZ/COUNT_reg[20]_i_1__0_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  CLK_25MHZ/COUNT_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.982    CLK_25MHZ/COUNT_reg[24]_i_1__0_n_6
    SLICE_X38Y50         FDRE                                         r  CLK_25MHZ/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=301, routed)         0.830     1.958    CLK_25MHZ/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  CLK_25MHZ/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    CLK_25MHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   CLK_10KHZ/COUNT_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   CLK_10KHZ/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   CLK_10KHZ/COUNT_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y50   CLK_10KHZ/COUNT_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   CLK_10KHZ/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   CLK_10KHZ/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   CLK_10KHZ/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   CLK_10KHZ/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   CLK_10KHZ/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   unit_mouse/timeout_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   unit_mouse/timeout_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   unit_mouse/timeout_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   unit_mouse/timeout_cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100   unit_mouse/timeout_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   unit_mouse/timeout_cnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   unit_mouse/timeout_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y44   CLK_25MHZ/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   CLK_25MHZ/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   CLK_25MHZ/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107   unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107   unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   unit_mouse/Inst_Ps2Interface/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y106   unit_mouse/Inst_Ps2Interface/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106   unit_mouse/Inst_Ps2Interface/bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y106   unit_mouse/Inst_Ps2Interface/bit_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   unit_mouse/Inst_Ps2Interface/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   unit_mouse/Inst_Ps2Interface/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   unit_mouse/Inst_Ps2Interface/clk_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y111   unit_mouse/Inst_Ps2Interface/clk_count_reg[3]/C



