#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Jan 16 14:31:19 2024
# Process ID: 21536
# Current directory: D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.runs/synth_1
# Command line: vivado.exe -log display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source display.tcl
# Log file: D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.runs/synth_1/display.vds
# Journal file: D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source display.tcl -notrace
Command: synth_design -top display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 289.535 ; gain = 79.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'display' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:19]
INFO: [Synth 8-3491] module 'mpg' declared at 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/mpg.vhd:6' bound to instance 'mpg_portmap' of component 'mpg' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:74]
INFO: [Synth 8-638] synthesizing module 'mpg' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/mpg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mpg' (1#1) [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/mpg.vhd:17]
INFO: [Synth 8-3491] module 'ssd' declared at 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/ssd.vhd:6' bound to instance 'ssd_portmap' of component 'ssd' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ssd' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/ssd.vhd:20]
INFO: [Synth 8-226] default block is never used [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/ssd.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ssd' (2#1) [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/ssd.vhd:20]
	Parameter n bound to: 8 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'filter' declared at 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/filter.vhd:6' bound to instance 'filter_portmap' of component 'filter' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:82]
INFO: [Synth 8-638] synthesizing module 'filter' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/filter.vhd:22]
	Parameter n bound to: 8 - type: integer 
	Parameter m bound to: 4 - type: integer 
	Parameter n bound to: 8 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multiplier' declared at 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'prod_1' of component 'multiplier' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/filter.vhd:85]
INFO: [Synth 8-638] synthesizing module 'multiplier' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/multiplier.vhd:20]
	Parameter n bound to: 8 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier' (3#1) [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/multiplier.vhd:20]
	Parameter n bound to: 8 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multiplier' declared at 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'prod_2' of component 'multiplier' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/filter.vhd:89]
	Parameter n bound to: 8 - type: integer 
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multiplier' declared at 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'prod_3' of component 'multiplier' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/filter.vhd:93]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/adder.vhd:6' bound to instance 'add' of component 'adder' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/filter.vhd:97]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/adder.vhd:21]
	Parameter n bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (4#1) [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/adder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter' (5#1) [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/filter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'display' (6#1) [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:19]
WARNING: [Synth 8-3331] design display has unconnected port led[15]
WARNING: [Synth 8-3331] design display has unconnected port led[14]
WARNING: [Synth 8-3331] design display has unconnected port led[13]
WARNING: [Synth 8-3331] design display has unconnected port led[12]
WARNING: [Synth 8-3331] design display has unconnected port led[11]
WARNING: [Synth 8-3331] design display has unconnected port led[10]
WARNING: [Synth 8-3331] design display has unconnected port led[9]
WARNING: [Synth 8-3331] design display has unconnected port led[8]
WARNING: [Synth 8-3331] design display has unconnected port led[7]
WARNING: [Synth 8-3331] design display has unconnected port led[6]
WARNING: [Synth 8-3331] design display has unconnected port led[5]
WARNING: [Synth 8-3331] design display has unconnected port led[4]
WARNING: [Synth 8-3331] design display has unconnected port led[3]
WARNING: [Synth 8-3331] design display has unconnected port led[2]
WARNING: [Synth 8-3331] design display has unconnected port led[1]
WARNING: [Synth 8-3331] design display has unconnected port sw[15]
WARNING: [Synth 8-3331] design display has unconnected port sw[14]
WARNING: [Synth 8-3331] design display has unconnected port sw[13]
WARNING: [Synth 8-3331] design display has unconnected port sw[12]
WARNING: [Synth 8-3331] design display has unconnected port sw[11]
WARNING: [Synth 8-3331] design display has unconnected port sw[10]
WARNING: [Synth 8-3331] design display has unconnected port sw[9]
WARNING: [Synth 8-3331] design display has unconnected port sw[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.066 ; gain = 116.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ssd_portmap:digit_3[3] to constant 0 [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin ssd_portmap:digit_3[2] to constant 0 [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin ssd_portmap:digit_3[1] to constant 0 [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:75]
WARNING: [Synth 8-3295] tying undriven pin ssd_portmap:digit_3[0] to constant 0 [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/sources_1/new/display.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.066 ; gain = 116.785
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/constrs_1/imports/proiect/constraints.xdc]
Finished Parsing XDC File [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/constrs_1/imports/proiect/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.srcs/constrs_1/imports/proiect/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 618.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 9     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module ssd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module filter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design display has unconnected port led[15]
WARNING: [Synth 8-3331] design display has unconnected port led[14]
WARNING: [Synth 8-3331] design display has unconnected port led[13]
WARNING: [Synth 8-3331] design display has unconnected port led[12]
WARNING: [Synth 8-3331] design display has unconnected port led[11]
WARNING: [Synth 8-3331] design display has unconnected port led[10]
WARNING: [Synth 8-3331] design display has unconnected port led[9]
WARNING: [Synth 8-3331] design display has unconnected port led[8]
WARNING: [Synth 8-3331] design display has unconnected port led[7]
WARNING: [Synth 8-3331] design display has unconnected port led[6]
WARNING: [Synth 8-3331] design display has unconnected port led[5]
WARNING: [Synth 8-3331] design display has unconnected port led[4]
WARNING: [Synth 8-3331] design display has unconnected port led[3]
WARNING: [Synth 8-3331] design display has unconnected port led[2]
WARNING: [Synth 8-3331] design display has unconnected port led[1]
WARNING: [Synth 8-3331] design display has unconnected port sw[15]
WARNING: [Synth 8-3331] design display has unconnected port sw[14]
WARNING: [Synth 8-3331] design display has unconnected port sw[13]
WARNING: [Synth 8-3331] design display has unconnected port sw[12]
WARNING: [Synth 8-3331] design display has unconnected port sw[11]
WARNING: [Synth 8-3331] design display has unconnected port sw[10]
WARNING: [Synth 8-3331] design display has unconnected port sw[9]
WARNING: [Synth 8-3331] design display has unconnected port sw[8]
WARNING: [Synth 8-3332] Sequential element (mpg_portmap/q1_reg[4]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (mpg_portmap/q1_reg[3]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (mpg_portmap/q1_reg[2]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (mpg_portmap/q2_reg[4]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (mpg_portmap/q2_reg[3]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (mpg_portmap/q2_reg[2]) is unused and will be removed from module display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    25|
|4     |LUT2   |    11|
|5     |LUT3   |    12|
|6     |LUT4   |    10|
|7     |LUT5   |     9|
|8     |LUT6   |     9|
|9     |FDCE   |    24|
|10    |FDRE   |    20|
|11    |IBUF   |    11|
|12    |OBUF   |    12|
|13    |OBUFT  |    15|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |   171|
|2     |  filter_portmap |filter       |    79|
|3     |    add          |adder        |    35|
|4     |    prod_1       |multiplier   |     6|
|5     |    prod_2       |multiplier_0 |     7|
|6     |    prod_3       |multiplier_1 |     3|
|7     |  mpg_portmap    |mpg          |     6|
|8     |  ssd_portmap    |ssd          |    47|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 618.246 ; gain = 111.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 618.246 ; gain = 407.965
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 618.246 ; gain = 407.965
INFO: [Common 17-1381] The checkpoint 'D:/Maria/facultate/SSC/proiect/Signals_filter/Signals_filter.runs/synth_1/display.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 618.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 14:31:50 2024...
