Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 14:25:02 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              32 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+
|                Clock Signal                |            Enable Signal            |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+
|  design_1_i/clock_divider_0/U0/divided_clk |                                     |                                               |                3 |              5 |
|  clk_IBUF_BUFG                             | design_1_i/AverageFSM_0/U0/C_S      | btnC_IBUF                                     |                3 |              8 |
|  design_1_i/clock_divider_0/U0/divided_clk | design_1_i/wordToRegisto_0/U0/B0    |                                               |                3 |              8 |
|  design_1_i/clock_divider_0/U0/divided_clk | design_1_i/wordToRegisto_0/U0/count |                                               |                4 |             24 |
|  clk_IBUF_BUFG                             |                                     | design_1_i/AverageFSM_0/U0/average[0]_i_1_n_0 |                9 |             33 |
|  clk_IBUF_BUFG                             |                                     |                                               |               10 |             34 |
+--------------------------------------------+-------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 8      |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


