	component Test_1kHz is
		port (
			aud_bclk_export                                  : inout std_logic := 'X'; -- export
			aud_dacdat_export                                : out   std_logic;        -- export
			aud_daclrck_export                               : inout std_logic := 'X'; -- export
			audio_and_video_config_0_external_interface_SDAT : inout std_logic := 'X'; -- SDAT
			audio_and_video_config_0_external_interface_SCLK : out   std_logic;        -- SCLK
			clk_clk                                          : in    std_logic := 'X'; -- clk
			reset_reset_n                                    : in    std_logic := 'X'  -- reset_n
		);
	end component Test_1kHz;

