// Seed: 1471175457
module module_0 (
    input wor id_0
    , id_24,
    output wire id_1,
    input wor id_2,
    output tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    output uwire id_11,
    input tri0 id_12,
    output supply1 id_13#(
        .id_25(1),
        .id_26(1 <-> 1),
        .id_27(-1),
        .id_28(1),
        .id_29(1),
        .id_30(1 <-> 1)
    ),
    input wand id_14,
    output wand id_15,
    input tri1 id_16,
    output tri id_17,
    input uwire id_18,
    input wand id_19,
    input uwire id_20,
    input wand id_21,
    input tri1 id_22
);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd46,
    parameter id_6 = 32'd49
) (
    output wand  id_0,
    input  tri0  id_1,
    output wire  id_2,
    output tri1  id_3,
    input  uwire id_4,
    input  uwire _id_5,
    input  uwire _id_6,
    input  uwire id_7,
    input  wand  id_8,
    input  wire  id_9,
    output tri0  id_10,
    input  wire  id_11,
    output tri1  id_12,
    input  tri0  id_13
    , id_17,
    input  tri   id_14,
    output wire  id_15
);
  assign id_2 = -1;
  wire [id_6 : id_5] id_18;
  assign id_3 = -1;
  parameter id_19 = 1 - -1'h0 & 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_13,
      id_3,
      id_1,
      id_14,
      id_8,
      id_1,
      id_8,
      id_7,
      id_9,
      id_15,
      id_11,
      id_0,
      id_1,
      id_12,
      id_7,
      id_15,
      id_1,
      id_9,
      id_14,
      id_7,
      id_14
  );
  assign id_0 = id_17[1'b0 : 1==-1];
endmodule
