// Seed: 2227808721
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  tri  id_5
);
  logic id_7;
  assign id_3 = -1;
  logic [1 : -1] id_8;
  assign id_8[1'b0] = &id_7;
  assign id_0 = 1 == 1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output supply1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wire id_9,
    input uwire id_10,
    output wand id_11,
    output wire id_12,
    input wor id_13,
    input uwire id_14
);
  initial {id_13, id_7 - id_6} = id_8;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_14,
      id_4,
      id_9,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
