Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 065c3d06f6714d6192ff1f3152a80743 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_clk_behav xil_defaultlib.test_clk xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net O is not permitted [C:/Users/Abhishek/Desktop/DLD Lab/HomeWork_Stopwatch/HomeWork_Stopwatch.srcs/sim_1/new/test_clk.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
