                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.3.1 #8898 (Nov 27 2013) (Linux)
                                      4 ; This file was generated Wed Nov 27 12:27:53 2013
                                      5 ;--------------------------------------------------------
                                      6 	.module _divuint
                                      7 	.optsdcc -mmcs51 --model-medium
                                      8 	
                                      9 ;--------------------------------------------------------
                                     10 ; Public variables in this module
                                     11 ;--------------------------------------------------------
                                     12 	.globl __divuint_PARM_2
                                     13 	.globl __divuint
                                     14 ;--------------------------------------------------------
                                     15 ; special function registers
                                     16 ;--------------------------------------------------------
                                     17 	.area RSEG    (ABS,DATA)
      000000                         18 	.org 0x0000
                                     19 ;--------------------------------------------------------
                                     20 ; special function bits
                                     21 ;--------------------------------------------------------
                                     22 	.area RSEG    (ABS,DATA)
      000000                         23 	.org 0x0000
                                     24 ;--------------------------------------------------------
                                     25 ; overlayable register banks
                                     26 ;--------------------------------------------------------
                                     27 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         28 	.ds 8
                                     29 ;--------------------------------------------------------
                                     30 ; internal ram data
                                     31 ;--------------------------------------------------------
                                     32 	.area DSEG    (DATA)
                                     33 ;--------------------------------------------------------
                                     34 ; overlayable items in internal ram 
                                     35 ;--------------------------------------------------------
                                     36 ;--------------------------------------------------------
                                     37 ; indirectly addressable internal ram data
                                     38 ;--------------------------------------------------------
                                     39 	.area ISEG    (DATA)
                                     40 ;--------------------------------------------------------
                                     41 ; absolute internal ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area IABS    (ABS,DATA)
                                     44 	.area IABS    (ABS,DATA)
                                     45 ;--------------------------------------------------------
                                     46 ; bit data
                                     47 ;--------------------------------------------------------
                                     48 	.area BSEG    (BIT)
      000000                         49 __divuint_c_1_2:
      000000                         50 	.ds 1
                                     51 ;--------------------------------------------------------
                                     52 ; paged external ram data
                                     53 ;--------------------------------------------------------
                                     54 	.area PSEG    (PAG,XDATA)
      000000                         55 __divuint_PARM_2:
      000000                         56 	.ds 2
                                     57 ;--------------------------------------------------------
                                     58 ; external ram data
                                     59 ;--------------------------------------------------------
                                     60 	.area XSEG    (XDATA)
                                     61 ;--------------------------------------------------------
                                     62 ; absolute external ram data
                                     63 ;--------------------------------------------------------
                                     64 	.area XABS    (ABS,XDATA)
                                     65 ;--------------------------------------------------------
                                     66 ; external initialized ram data
                                     67 ;--------------------------------------------------------
                                     68 	.area XISEG   (XDATA)
                                     69 	.area HOME    (CODE)
                                     70 	.area GSINIT0 (CODE)
                                     71 	.area GSINIT1 (CODE)
                                     72 	.area GSINIT2 (CODE)
                                     73 	.area GSINIT3 (CODE)
                                     74 	.area GSINIT4 (CODE)
                                     75 	.area GSINIT5 (CODE)
                                     76 	.area GSINIT  (CODE)
                                     77 	.area GSFINAL (CODE)
                                     78 	.area CSEG    (CODE)
                                     79 ;--------------------------------------------------------
                                     80 ; global & static initialisations
                                     81 ;--------------------------------------------------------
                                     82 	.area HOME    (CODE)
                                     83 	.area GSINIT  (CODE)
                                     84 	.area GSFINAL (CODE)
                                     85 	.area GSINIT  (CODE)
                                     86 ;--------------------------------------------------------
                                     87 ; Home
                                     88 ;--------------------------------------------------------
                                     89 	.area HOME    (CODE)
                                     90 	.area HOME    (CODE)
                                     91 ;--------------------------------------------------------
                                     92 ; code
                                     93 ;--------------------------------------------------------
                                     94 	.area CSEG    (CODE)
                                     95 ;------------------------------------------------------------
                                     96 ;Allocation info for local variables in function '_divuint'
                                     97 ;------------------------------------------------------------
                                     98 ;	_divuint.c:155: _divuint (unsigned int x, unsigned int y)
                                     99 ;	-----------------------------------------
                                    100 ;	 function _divuint
                                    101 ;	-----------------------------------------
      000000                        102 __divuint:
                           000007   103 	ar7 = 0x07
                           000006   104 	ar6 = 0x06
                           000005   105 	ar5 = 0x05
                           000004   106 	ar4 = 0x04
                           000003   107 	ar3 = 0x03
                           000002   108 	ar2 = 0x02
                           000001   109 	ar1 = 0x01
                           000000   110 	ar0 = 0x00
      000000 AE 82            [24]  111 	mov	r6,dpl
      000002 AF 83            [24]  112 	mov	r7,dph
                                    113 ;	_divuint.c:157: unsigned int reste = 0;
      000004 7C 00            [12]  114 	mov	r4,#0x00
      000006 7D 00            [12]  115 	mov	r5,#0x00
                                    116 ;	_divuint.c:161: do
      000008 7B 10            [12]  117 	mov	r3,#0x10
      00000A                        118 00105$:
                                    119 ;	_divuint.c:164: c = MSB_SET(x);
      00000A EF               [12]  120 	mov	a,r7
      00000B 33               [12]  121 	rlc	a
      00000C 92*00            [24]  122 	mov	__divuint_c_1_2,c
                                    123 ;	_divuint.c:165: x <<= 1;
      00000E EF               [12]  124 	mov	a,r7
      00000F CE               [12]  125 	xch	a,r6
      000010 25 E0            [12]  126 	add	a,acc
      000012 CE               [12]  127 	xch	a,r6
      000013 33               [12]  128 	rlc	a
      000014 FF               [12]  129 	mov	r7,a
                                    130 ;	_divuint.c:166: reste <<= 1;
      000015 ED               [12]  131 	mov	a,r5
      000016 CC               [12]  132 	xch	a,r4
      000017 25 E0            [12]  133 	add	a,acc
      000019 CC               [12]  134 	xch	a,r4
      00001A 33               [12]  135 	rlc	a
      00001B FD               [12]  136 	mov	r5,a
                                    137 ;	_divuint.c:167: if (c)
      00001C 30*00 03         [24]  138 	jnb	__divuint_c_1_2,00102$
                                    139 ;	_divuint.c:168: reste |= 1;
      00001F 43 04 01         [24]  140 	orl	ar4,#0x01
      000022                        141 00102$:
                                    142 ;	_divuint.c:170: if (reste >= y)
      000022 78r00            [12]  143 	mov	r0,#__divuint_PARM_2
      000024 C3               [12]  144 	clr	c
      000025 E2               [24]  145 	movx	a,@r0
      000026 F5 F0            [12]  146 	mov	b,a
      000028 EC               [12]  147 	mov	a,r4
      000029 95 F0            [12]  148 	subb	a,b
      00002B 08               [12]  149 	inc	r0
      00002C E2               [24]  150 	movx	a,@r0
      00002D F5 F0            [12]  151 	mov	b,a
      00002F ED               [12]  152 	mov	a,r5
      000030 95 F0            [12]  153 	subb	a,b
      000032 40 11            [24]  154 	jc	00106$
                                    155 ;	_divuint.c:172: reste -= y;
      000034 78r00            [12]  156 	mov	r0,#__divuint_PARM_2
      000036 D3               [12]  157 	setb	c
      000037 E2               [24]  158 	movx	a,@r0
      000038 9C               [12]  159 	subb	a,r4
      000039 F4               [12]  160 	cpl	a
      00003A B3               [12]  161 	cpl	c
      00003B FC               [12]  162 	mov	r4,a
      00003C B3               [12]  163 	cpl	c
      00003D 08               [12]  164 	inc	r0
      00003E E2               [24]  165 	movx	a,@r0
      00003F 9D               [12]  166 	subb	a,r5
      000040 F4               [12]  167 	cpl	a
      000041 FD               [12]  168 	mov	r5,a
                                    169 ;	_divuint.c:174: x |= 1;
      000042 43 06 01         [24]  170 	orl	ar6,#0x01
      000045                        171 00106$:
                                    172 ;	_divuint.c:177: while (--count);
      000045 DB C3            [24]  173 	djnz	r3,00105$
                                    174 ;	_divuint.c:178: return x;
      000047 8E 82            [24]  175 	mov	dpl,r6
      000049 8F 83            [24]  176 	mov	dph,r7
      00004B 22               [24]  177 	ret
                                    178 	.area CSEG    (CODE)
                                    179 	.area CONST   (CODE)
                                    180 	.area XINIT   (CODE)
                                    181 	.area CABS    (ABS,CODE)
