TimeQuest Timing Analyzer report for top
Tue Jul 04 13:57:27 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 15. Hold: 'clk'
 16. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 17. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 18. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 19. Recovery: 'rs232_rx'
 20. Recovery: 'clk'
 21. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 22. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 23. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 24. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 25. Removal: 'clk'
 26. Removal: 'rs232_rx'
 27. Minimum Pulse Width: 'clk'
 28. Minimum Pulse Width: 'rs232_rx'
 29. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 30. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 80.07 MHz  ; 80.07 MHz       ; clk                                       ;      ;
; 96.02 MHz  ; 96.02 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 125.8 MHz  ; 125.8 MHz       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 447.63 MHz ; 447.63 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -11.489 ; -755.770      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -6.949  ; -241.542      ;
; speed_select:speed_select|buad_clk_rx_reg ; -4.707  ; -85.433       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.234  ; -1.234        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.417 ; -2.417        ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.710 ; -5.680        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.680  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.692  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rs232_rx                                  ; -4.791 ; -4.791        ;
; clk                                       ; -3.735 ; -240.955      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -2.017 ; -68.261       ;
; speed_select:speed_select|buad_clk_rx_reg ; 2.414  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -2.468 ; -2.468        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.813  ; 0.000         ;
; clk                                       ; 2.971  ; 0.000         ;
; rs232_rx                                  ; 5.237  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -11.489 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 12.156     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.787 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.454     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.635 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.302     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -10.617 ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 11.284     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.968  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.635     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.394  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.061     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.364  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 10.031     ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.312  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.979      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.188  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.855      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.138  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.805      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -9.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.803      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.936  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 9.603      ;
; -8.164  ; Rx_cmd[4]                                                  ; spi_rst                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 8.831      ;
; -8.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.803      ;
; -8.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.803      ;
; -8.136  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 8.803      ;
+---------+------------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.616      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.869 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.536      ;
; -6.788 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.455      ;
; -6.788 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.455      ;
; -6.788 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.455      ;
; -6.788 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.455      ;
; -6.788 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.455      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.756 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.423      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.710 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.377      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.572 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.239      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.530 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.197      ;
; -6.528 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.195      ;
; -6.528 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.195      ;
; -6.528 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.195      ;
; -6.528 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.195      ;
; -6.528 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.195      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.401 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.068      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.326 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.993      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.174 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.841      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.165 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.832      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.163 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.830      ;
; -6.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.819      ;
; -6.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.819      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.707 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.874      ;
; -4.682 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.849      ;
; -4.682 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.849      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.622 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.789      ;
; -4.618 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.785      ;
; -4.586 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.753      ;
; -4.523 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.690      ;
; -4.510 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.677      ;
; -4.503 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.670      ;
; -4.483 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.650      ;
; -4.443 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.610      ;
; -4.443 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.610      ;
; -4.423 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.590      ;
; -4.354 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.521      ;
; -4.348 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.515      ;
; -4.338 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.505      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.267 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.434      ;
; -4.263 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.430      ;
; -4.231 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.398      ;
; -4.154 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.321      ;
; -4.122 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.289      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.098 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.265      ;
; -4.075 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.242      ;
; -4.075 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.242      ;
; -4.072 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.239      ;
; -4.068 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.235      ;
; -4.067 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.234      ;
; -4.066 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.233      ;
; -4.046 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.213      ;
; -4.018 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.185      ;
; -3.771 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.938      ;
; -3.767 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.934      ;
; -3.764 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.931      ;
; -3.730 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.897      ;
; -3.624 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.291      ;
; -3.477 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.644      ;
; -3.465 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.632      ;
; -3.452 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.619      ;
; -3.171 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.338      ;
; -2.936 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.603      ;
; -2.860 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.027      ;
; -2.851 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.518      ;
; -2.764 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.431      ;
; -2.328 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.995      ;
; -2.320 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.987      ;
; -2.251 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.918      ;
; -2.247 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.914      ;
; -2.073 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.740      ;
; -2.068 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.735      ;
; -2.059 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.726      ;
; -2.049 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.716      ;
; -2.007 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.674      ;
; -1.987 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.654      ;
; -1.911 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.578      ;
; -1.899 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.566      ;
; -1.898 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.565      ;
; -1.898 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.565      ;
; -1.885 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.552      ;
; -1.860 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.527      ;
; -1.787 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.454      ;
; -1.772 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.439      ;
; -1.770 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.437      ;
; -1.769 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.436      ;
; -1.768 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.435      ;
; -1.661 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.328      ;
; -1.588 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.255      ;
; -1.546 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.213      ;
; -1.543 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.210      ;
; -1.538 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.205      ;
; -1.312 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.979      ;
; -1.310 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.977      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.234 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.901      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.417 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 1.861      ;
; -1.917 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 1.861      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.376  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.597      ;
; 1.408  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.629      ;
; 1.416  ; Buff_temp[7]                                               ; Rx_cmd[7]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.637      ;
; 1.424  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.645      ;
; 1.439  ; Buff_temp[6]                                               ; Rx_cmd[6]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.660      ;
; 1.461  ; Buff_temp[0]                                               ; Rx_cmd[0]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.682      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[5]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[3]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[4]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[0]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[1]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.471  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[2]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.749      ;
; 1.599  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 5.877      ;
; 1.640  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.666  ; Buff_temp[5]                                               ; Buff_temp[5]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.667  ; Buff_temp[17]                                              ; Buff_temp[17]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.667  ; Buff_temp[18]                                              ; Buff_temp[18]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.888      ;
; 1.683  ; Buff_temp[3]                                               ; Buff_temp[11]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.904      ;
; 1.684  ; Buff_temp[19]                                              ; Rx_cmd[19]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.905      ;
; 1.684  ; Buff_temp[2]                                               ; Buff_temp[10]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.905      ;
; 1.685  ; Buff_temp[21]                                              ; Buff_temp[21]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.906      ;
; 1.685  ; Buff_temp[1]                                               ; Buff_temp[9]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.906      ;
; 1.686  ; Buff_temp[12]                                              ; Buff_temp[12]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.686  ; Buff_temp[23]                                              ; Buff_temp[23]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.688  ; Buff_temp[12]                                              ; Buff_temp[20]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.909      ;
; 1.691  ; Buff_temp[8]                                               ; Buff_temp[8]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.912      ;
; 1.692  ; Buff_temp[23]                                              ; Rx_cmd[23]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.693  ; Buff_temp[21]                                              ; Rx_cmd[21]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.914      ;
; 1.703  ; Buff_temp[8]                                               ; Rx_cmd[8]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.924      ;
; 1.706  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.927      ;
; 1.707  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.928      ;
; 1.782  ; Buff_temp[3]                                               ; Rx_cmd[3]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.003      ;
; 1.817  ; Buff_temp[4]                                               ; Rx_cmd[4]                                                  ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.038      ;
; 1.858  ; Buff_temp[12]                                              ; Rx_cmd[12]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.079      ;
; 1.875  ; Rx_cmd[3]                                                  ; linkSPS                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.096      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[9]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[8]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[12]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[10]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[11]                       ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[6]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.892  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[7]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; 0.000        ; 3.681      ; 6.170      ;
; 1.899  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.120      ;
; 1.912  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.133      ;
; 1.913  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.134      ;
; 1.916  ; linkSPS                                                    ; linkSPS                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.919  ; Buff_temp[9]                                               ; Buff_temp[9]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.140      ;
; 1.924  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.145      ;
; 1.927  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.928  ; Flag_temp                                                  ; Current.WAIT                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.937  ; Buff_temp[7]                                               ; Buff_temp[7]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.947  ; Buff_temp[7]                                               ; Buff_temp[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 1.955  ; Buff_temp[6]                                               ; Buff_temp[14]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.176      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[5]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[3]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[4]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[0]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[1]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.971  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|cnt_rx[2]                        ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.749      ;
; 1.973  ; Buff_temp[11]                                              ; Buff_temp[11]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.194      ;
; 1.974  ; Buff_temp[0]                                               ; Buff_temp[0]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.195      ;
; 1.983  ; Buff_temp[11]                                              ; Buff_temp[19]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.204      ;
; 2.048  ; Current.IDLE                                               ; Current.WAIT                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]                       ; speed_select:speed_select|cnt_rx[12]                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.049  ; Buff_temp[13]                                              ; Rx_cmd[13]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.270      ;
; 2.060  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.281      ;
; 2.077  ; Buff_temp[15]                                              ; Buff_temp[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.298      ;
; 2.079  ; Buff_temp[16]                                              ; Buff_temp[16]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.300      ;
; 2.094  ; Buff_temp[15]                                              ; Rx_cmd[15]                                                 ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.315      ;
; 2.099  ; my_uart_rx:my_uart_rx|rx_enable_reg                        ; speed_select:speed_select|buad_clk_rx_reg                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 3.681      ; 5.877      ;
; 2.100  ; flag_reg                                                   ; Flag_temp                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.198      ; 2.019      ;
; 2.109  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.330      ;
; 2.122  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.343      ;
; 2.125  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; Buff_temp[22]                                              ; Buff_temp[22]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; speed_select:speed_select|cnt_rx[8]                        ; speed_select:speed_select|cnt_rx[8]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.127  ; speed_select:speed_select|cnt_rx[5]                        ; speed_select:speed_select|cnt_rx[5]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.133  ; speed_select:speed_select|cnt_rx[6]                        ; speed_select:speed_select|cnt_rx[6]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; speed_select:speed_select|cnt_rx[7]                        ; speed_select:speed_select|cnt_rx[7]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.138  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.359      ;
; 2.139  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.360      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.145  ; Buff_temp[3]                                               ; Buff_temp[3]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.145  ; Buff_temp[10]                                              ; Buff_temp[10]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.145  ; Buff_temp[10]                                              ; Buff_temp[18]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.366      ;
; 2.174  ; Buff_temp[8]                                               ; Buff_temp[16]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.395      ;
; 2.221  ; speed_select:speed_select|cnt_rx[9]                        ; speed_select:speed_select|cnt_rx[9]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
; 2.221  ; speed_select:speed_select|cnt_rx[11]                       ; speed_select:speed_select|cnt_rx[11]                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.442      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.710 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; -0.210 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 5.621      ;
; 0.045  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.000      ;
; 0.414  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.369      ;
; 0.521  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.476      ;
; 0.545  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.000      ;
; 0.549  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.504      ;
; 0.556  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.511      ;
; 0.710  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.665      ;
; 0.726  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.681      ;
; 0.732  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 6.687      ;
; 0.914  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.369      ;
; 1.021  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.476      ;
; 1.049  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.504      ;
; 1.056  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.511      ;
; 1.210  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.665      ;
; 1.226  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.681      ;
; 1.232  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 6.687      ;
; 1.756  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.977      ;
; 1.758  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.979      ;
; 1.984  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.205      ;
; 1.989  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.210      ;
; 1.992  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.213      ;
; 2.034  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.255      ;
; 2.107  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.328      ;
; 2.214  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.435      ;
; 2.215  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.436      ;
; 2.216  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.437      ;
; 2.218  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.439      ;
; 2.233  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.454      ;
; 2.306  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.527      ;
; 2.331  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.552      ;
; 2.344  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.565      ;
; 2.344  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.565      ;
; 2.345  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.566      ;
; 2.357  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.578      ;
; 2.433  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.654      ;
; 2.453  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.674      ;
; 2.495  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.716      ;
; 2.502  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.223      ;
; 2.505  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.726      ;
; 2.514  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.735      ;
; 2.519  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.740      ;
; 2.693  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.914      ;
; 2.697  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.918      ;
; 2.732  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.453      ;
; 2.766  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.987      ;
; 2.774  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.995      ;
; 3.109  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.830      ;
; 3.210  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.431      ;
; 3.297  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.518      ;
; 3.298  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.019      ;
; 3.306  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.027      ;
; 3.308  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.029      ;
; 3.382  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.603      ;
; 3.454  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.175      ;
; 3.514  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.235      ;
; 3.617  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.338      ;
; 3.849  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.570      ;
; 3.851  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.572      ;
; 3.875  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.596      ;
; 3.898  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.619      ;
; 3.911  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.632      ;
; 4.002  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.723      ;
; 4.070  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.791      ;
; 4.070  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.291      ;
; 4.176  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.897      ;
; 4.210  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.931      ;
; 4.213  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.934      ;
; 4.390  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.111      ;
; 4.409  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.130      ;
; 4.492  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.213      ;
; 4.507  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.228      ;
; 4.512  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.233      ;
; 4.514  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.235      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.544  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.265      ;
; 4.674  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.395      ;
; 4.677  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.398      ;
; 4.682  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.403      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.680 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.901      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.913      ;
; 1.936 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.157      ;
; 2.107 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.125 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.346      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.135 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.356      ;
; 2.143 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.153 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.374      ;
; 2.167 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.388      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.238 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.459      ;
; 2.241 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.251 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.472      ;
; 2.259 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.480      ;
; 2.259 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.480      ;
; 2.260 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.481      ;
; 2.261 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.482      ;
; 2.363 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.115      ;
; 2.634 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.855      ;
; 2.636 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.857      ;
; 2.644 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.865      ;
; 2.648 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.869      ;
; 2.665 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.886      ;
; 2.697 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.918      ;
; 2.867 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.088      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.957 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.178      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.959 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.180      ;
; 2.975 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.196      ;
; 2.976 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 2.985 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.206      ;
; 3.011 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.232      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.061 ; linkSIO                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.813      ;
; 3.068 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.289      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.086 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.307      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.096 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.317      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.178 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.399      ;
; 3.179 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.400      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.190 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.411      ;
; 3.191 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.412      ;
; 3.197 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.418      ;
; 3.199 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.420      ;
; 3.199 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.420      ;
; 3.227 ; linkSIO                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.979      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.289 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.041      ;
; 3.290 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.042      ;
; 3.290 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.511      ;
; 3.303 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.055      ;
; 3.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.531      ;
; 3.310 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.531      ;
; 3.314 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.535      ;
; 3.334 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.086      ;
; 3.342 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.094      ;
; 3.350 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.571      ;
; 3.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.593      ;
; 3.375 ; linkSIO                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.127      ;
; 3.381 ; linkSIO                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.133      ;
; 3.414 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 5.166      ;
; 3.421 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.642      ;
; 3.421 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.642      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.791 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.934     ; 3.524      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.735 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.402      ;
; -3.735 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.402      ;
; -3.700 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.680 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.347      ;
; -3.680 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.347      ;
; -3.680 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.347      ;
; -3.680 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.347      ;
; -3.661 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.328      ;
; -3.661 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.328      ;
; -3.661 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.328      ;
; -3.661 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.328      ;
; -3.661 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.328      ;
; -3.660 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.327      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.620 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.287      ;
; -3.616 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.283      ;
; -3.616 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.283      ;
; -3.616 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.283      ;
; -3.616 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.283      ;
; -3.616 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.283      ;
; -3.616 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.283      ;
; -3.616 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.283      ;
; -3.598 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.265      ;
; -3.598 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.265      ;
; -3.598 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.265      ;
; -3.561 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.228      ;
; -3.540 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.207      ;
; -3.540 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.207      ;
; -3.540 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.207      ;
; -3.540 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.207      ;
; -3.540 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.207      ;
; -3.540 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.207      ;
; -3.540 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.207      ;
; -3.510 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.177      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.495 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.162      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -3.037 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.704      ;
; -2.927 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 1.000        ; 0.000      ; 3.594      ;
; -2.927 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.594      ;
; -2.927 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.594      ;
; -2.927 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.594      ;
; -2.927 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.594      ;
; -2.927 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.594      ;
; -2.538 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -2.538 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -2.538 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -2.538 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -2.538 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -2.538 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -2.538 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.205      ;
; -2.525 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.192      ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -2.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.215      ;
; -2.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.215      ;
; -2.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.215      ;
; -2.017 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.215      ;
; -2.007 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.205      ;
; -2.007 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.205      ;
; -2.007 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.205      ;
; -2.007 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.205      ;
; -2.007 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.205      ;
; -2.007 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.205      ;
; -2.007 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.205      ;
; -1.987 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.185      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.920 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 4.118      ;
; -1.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.675      ;
; -1.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.675      ;
; -1.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.675      ;
; -1.477 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.675      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.425 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.623      ;
; -1.367 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.565      ;
; -1.367 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.565      ;
; -1.367 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.565      ;
; -1.367 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.565      ;
; -1.367 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.565      ;
; -1.367 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.565      ;
; -1.367 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 1.531      ; 3.565      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.414 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.734      ; 3.863      ;
; 2.914 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.734      ; 3.863      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.468 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.734      ; 3.863      ;
; -1.968 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.734      ; 3.863      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.813 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.565      ;
; 1.813 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.565      ;
; 1.813 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.565      ;
; 1.813 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.565      ;
; 1.813 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.565      ;
; 1.813 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.565      ;
; 1.813 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.565      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.871 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.623      ;
; 1.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.675      ;
; 1.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.675      ;
; 1.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.675      ;
; 1.923 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 3.675      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.366 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.118      ;
; 2.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.185      ;
; 2.453 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.205      ;
; 2.453 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.205      ;
; 2.453 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.205      ;
; 2.453 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.205      ;
; 2.453 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.205      ;
; 2.453 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.205      ;
; 2.453 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.205      ;
; 2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.215      ;
; 2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.215      ;
; 2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.215      ;
; 2.463 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 1.531      ; 4.215      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                               ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.971 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.192      ;
; 2.984 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.205      ;
; 2.984 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.205      ;
; 2.984 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.205      ;
; 2.984 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.205      ;
; 2.984 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.205      ;
; 2.984 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.205      ;
; 2.984 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.205      ;
; 3.373 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.594      ;
; 3.373 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.594      ;
; 3.373 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.594      ;
; 3.373 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.594      ;
; 3.373 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.594      ;
; 3.373 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.594      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.483 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.704      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.941 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.162      ;
; 3.956 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.177      ;
; 3.986 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.207      ;
; 3.986 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.207      ;
; 3.986 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.207      ;
; 3.986 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.207      ;
; 3.986 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.207      ;
; 3.986 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.207      ;
; 3.986 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.207      ;
; 4.007 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.228      ;
; 4.044 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.265      ;
; 4.044 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.265      ;
; 4.044 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.265      ;
; 4.062 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.283      ;
; 4.062 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.283      ;
; 4.062 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.283      ;
; 4.062 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.283      ;
; 4.062 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.283      ;
; 4.062 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.283      ;
; 4.062 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.283      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.066 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.287      ;
; 4.106 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.327      ;
; 4.107 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.328      ;
; 4.126 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.347      ;
; 4.126 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.347      ;
; 4.126 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.347      ;
; 4.126 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.347      ;
; 4.146 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.181 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.402      ;
; 4.181 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.402      ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.237 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.934     ; 3.524      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; 2.806 ; 2.806 ; Rise       ; clk                                       ;
;  BusB[77] ; clk                                       ; 2.202 ; 2.202 ; Rise       ; clk                                       ;
;  BusB[78] ; clk                                       ; 2.180 ; 2.180 ; Rise       ; clk                                       ;
;  BusB[82] ; clk                                       ; 2.806 ; 2.806 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 3.411 ; 3.411 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.286 ; 1.286 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.141 ; 5.141 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[77] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.141 ; 5.141 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; -1.626 ; -1.626 ; Rise       ; clk                                       ;
;  BusB[77] ; clk                                       ; -1.648 ; -1.648 ; Rise       ; clk                                       ;
;  BusB[78] ; clk                                       ; -1.626 ; -1.626 ; Rise       ; clk                                       ;
;  BusB[82] ; clk                                       ; -2.252 ; -2.252 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.836 ; -2.836 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.045 ; -0.045 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.951 ; -3.951 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[77] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.951 ; -3.951 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 12.387 ; 12.387 ; Rise       ; clk                                ;
;  BusA[68] ; clk                                ; 12.387 ; 12.387 ; Rise       ; clk                                ;
; BusB[*]   ; clk                                ; 12.507 ; 12.507 ; Rise       ; clk                                ;
;  BusB[76] ; clk                                ; 12.507 ; 12.507 ; Rise       ; clk                                ;
;  BusB[78] ; clk                                ; 10.061 ; 10.061 ; Rise       ; clk                                ;
; led       ; clk                                ; 8.915  ; 8.915  ; Rise       ; clk                                ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.900 ; 12.900 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusA[68] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.900 ; 12.900 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.602 ; 13.602 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[76] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.602 ; 13.602 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[82] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.486 ; 10.486 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 10.520 ; 10.520 ; Rise       ; clk                                ;
;  BusA[68] ; clk                                ; 10.520 ; 10.520 ; Rise       ; clk                                ;
; BusB[*]   ; clk                                ; 10.061 ; 10.061 ; Rise       ; clk                                ;
;  BusB[76] ; clk                                ; 11.011 ; 11.011 ; Rise       ; clk                                ;
;  BusB[78] ; clk                                ; 10.061 ; 10.061 ; Rise       ; clk                                ;
; led       ; clk                                ; 8.915  ; 8.915  ; Rise       ; clk                                ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.900 ; 12.900 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusA[68] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.900 ; 12.900 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.486 ; 10.486 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[76] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 13.602 ; 13.602 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusB[82] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 10.486 ; 10.486 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 11.375 ;      ; Rise       ; clk             ;
;  BusA[68] ; clk        ; 11.375 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.403  ;      ; Rise       ; clk             ;
;  BusB[76] ; clk        ; 11.125 ;      ; Rise       ; clk             ;
;  BusB[78] ; clk        ; 8.417  ;      ; Rise       ; clk             ;
;  BusB[82] ; clk        ; 7.403  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 10.787 ;      ; Rise       ; clk             ;
;  BusA[68] ; clk        ; 10.787 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.403  ;      ; Rise       ; clk             ;
;  BusB[76] ; clk        ; 10.537 ;      ; Rise       ; clk             ;
;  BusB[78] ; clk        ; 8.417  ;      ; Rise       ; clk             ;
;  BusB[82] ; clk        ; 7.403  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 11.375    ;           ; Rise       ; clk             ;
;  BusA[68] ; clk        ; 11.375    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.403     ;           ; Rise       ; clk             ;
;  BusB[76] ; clk        ; 11.125    ;           ; Rise       ; clk             ;
;  BusB[78] ; clk        ; 8.417     ;           ; Rise       ; clk             ;
;  BusB[82] ; clk        ; 7.403     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 10.787    ;           ; Rise       ; clk             ;
;  BusA[68] ; clk        ; 10.787    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 7.403     ;           ; Rise       ; clk             ;
;  BusB[76] ; clk        ; 10.537    ;           ; Rise       ; clk             ;
;  BusB[78] ; clk        ; 8.417     ;           ; Rise       ; clk             ;
;  BusB[82] ; clk        ; 7.403     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 2681     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 2681     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 106   ; 106  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue Jul 04 13:57:25 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.489            -755.770 clk 
    Info (332119):    -6.949            -241.542 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -4.707             -85.433 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.234              -1.234 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.417              -2.417 clk 
    Info (332119):    -0.710              -5.680 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.680               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     1.692               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332146): Worst-case recovery slack is -4.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.791              -4.791 rs232_rx 
    Info (332119):    -3.735            -240.955 clk 
    Info (332119):    -2.017             -68.261 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.414               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -2.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.468              -2.468 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.813               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.971               0.000 clk 
    Info (332119):     5.237               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Tue Jul 04 13:57:27 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


