<profile>

<section name = "Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'" level="0">
<item name = "Date">Fri Mar 17 13:50:44 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7189, 7189, 71.890 us, 71.890 us, 7189, 7189, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH">7187, 7187, 13, 1, 1, 7176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 448, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 57, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 750, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_2ns_22ns_23_1_1_U1">mul_2ns_22ns_23_1_1, 0, 0, 0, 24, 0</column>
<column name="mul_2ns_7ns_8_1_1_U2">mul_2ns_7ns_8_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3">ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1, (i0 + i1) * i2 + i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln33_1_fu_513_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln33_2_fu_233_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln33_fu_284_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln36_1_fu_251_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln36_fu_321_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln39_fu_358_p2">+, 0, 0, 14, 6, 1</column>
<column name="add_ln50_1_fu_352_p2">+, 0, 0, 14, 7, 3</column>
<column name="add_ln50_fu_469_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln53_1_fu_504_p2">+, 0, 0, 23, 23, 23</column>
<column name="add_ln53_2_fu_521_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln53_fu_498_p2">+, 0, 0, 23, 23, 23</column>
<column name="empty_fu_382_p2">+, 0, 0, 12, 11, 11</column>
<column name="p_mid1_fu_417_p2">+, 0, 0, 12, 11, 11</column>
<column name="and_ln33_fu_315_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op114_read_state12">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op97_readreq_state5">and, 0, 0, 2, 1, 1</column>
<column name="empty_35_fu_387_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="icmp_ln33_fu_227_p2">icmp, 0, 0, 12, 13, 11</column>
<column name="icmp_ln36_fu_242_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln39_fu_309_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln50_fu_474_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="p_mid17_fu_422_p2">icmp, 0, 0, 11, 11, 10</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln36_fu_327_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln50_fu_480_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln33_1_fu_297_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln33_2_fu_402_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln33_3_fu_408_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln33_fu_290_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln36_1_fu_340_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln36_2_fu_428_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln36_3_fu_435_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln36_4_fu_257_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln36_fu_332_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln33_fu_304_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge5_phi_fu_187_p4">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter3_storemerge5_reg_183">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_indvar_flatten42_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 12, 24</column>
<column name="ap_sig_allocacmp_indvar_flatten_load_1">9, 2, 12, 24</column>
<column name="c_fu_126">9, 2, 2, 4</column>
<column name="fm_blk_n_AR">9, 2, 1, 2</column>
<column name="fm_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_118">9, 2, 6, 12</column>
<column name="indvar_flatten42_fu_130">9, 2, 13, 26</column>
<column name="indvar_flatten_fu_122">9, 2, 12, 24</column>
<column name="j_fu_114">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln36_reg_666">6, 0, 6, 0</column>
<column name="add_ln50_1_reg_681">7, 0, 7, 0</column>
<column name="add_ln53_1_reg_695">22, 0, 23, 1</column>
<column name="and_ln33_reg_660">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter10_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter11_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter12_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter3_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter4_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter5_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter6_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter7_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter8_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter9_storemerge5_reg_183">16, 0, 16, 0</column>
<column name="c_fu_126">2, 0, 2, 0</column>
<column name="fm_addr_read_reg_711">16, 0, 16, 0</column>
<column name="fm_addr_reg_700">64, 0, 64, 0</column>
<column name="i_3_reg_649">6, 0, 6, 0</column>
<column name="i_fu_118">6, 0, 6, 0</column>
<column name="icmp_ln33_reg_635">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_639">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_639_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten42_fu_130">13, 0, 13, 0</column>
<column name="indvar_flatten_fu_122">12, 0, 12, 0</column>
<column name="j_fu_114">6, 0, 6, 0</column>
<column name="mul_ln33_reg_686">23, 0, 23, 0</column>
<column name="or_ln50_reg_691">1, 0, 1, 0</column>
<column name="select_ln24_3_cast_reg_630">11, 0, 12, 1</column>
<column name="select_ln33_1_reg_654">2, 0, 2, 0</column>
<column name="select_ln36_1_reg_676">6, 0, 6, 0</column>
<column name="select_ln36_reg_671">6, 0, 6, 0</column>
<column name="icmp_ln33_reg_635">64, 32, 1, 0</column>
<column name="or_ln50_reg_691">64, 32, 1, 0</column>
<column name="select_ln33_1_reg_654">64, 32, 2, 0</column>
<column name="select_ln36_1_reg_676">64, 32, 6, 0</column>
<column name="select_ln36_reg_671">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, return value</column>
<column name="m_axi_fm_AWVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLEN">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_AWUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WDATA">out, 16, m_axi, fm, pointer</column>
<column name="m_axi_fm_WSTRB">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_WLAST">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_WUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARVALID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREADY">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARADDR">out, 64, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARID">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLEN">out, 32, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARSIZE">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARBURST">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARLOCK">out, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARCACHE">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARPROT">out, 3, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARQOS">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARREGION">out, 4, m_axi, fm, pointer</column>
<column name="m_axi_fm_ARUSER">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RDATA">in, 16, m_axi, fm, pointer</column>
<column name="m_axi_fm_RLAST">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RFIFONUM">in, 10, m_axi, fm, pointer</column>
<column name="m_axi_fm_RUSER">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_RRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BVALID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BREADY">out, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BRESP">in, 2, m_axi, fm, pointer</column>
<column name="m_axi_fm_BID">in, 1, m_axi, fm, pointer</column>
<column name="m_axi_fm_BUSER">in, 1, m_axi, fm, pointer</column>
<column name="p_mid2258">in, 11, ap_none, p_mid2258, scalar</column>
<column name="input_feature_map">in, 64, ap_none, input_feature_map, scalar</column>
<column name="p_mid130">in, 1, ap_none, p_mid130, scalar</column>
<column name="conv_in_buf_V_address0">out, 13, ap_memory, conv_in_buf_V, array</column>
<column name="conv_in_buf_V_ce0">out, 1, ap_memory, conv_in_buf_V, array</column>
<column name="conv_in_buf_V_we0">out, 1, ap_memory, conv_in_buf_V, array</column>
<column name="conv_in_buf_V_d0">out, 16, ap_memory, conv_in_buf_V, array</column>
<column name="select_ln24_3">in, 11, ap_none, select_ln24_3, scalar</column>
</table>
</item>
</section>
</profile>
