-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

-- DATE "06/02/2024 20:55:14"

-- 
-- Device: Altera EP4CE115F29C9L Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	fft IS
    PORT (
	EN : IN std_logic;
	CLK : IN std_logic;
	RESET : IN std_logic;
	INV : IN std_logic;
	I0_real : IN std_logic_vector(15 DOWNTO 0);
	I1_real : IN std_logic_vector(15 DOWNTO 0);
	I2_real : IN std_logic_vector(15 DOWNTO 0);
	I3_real : IN std_logic_vector(15 DOWNTO 0);
	I4_real : IN std_logic_vector(15 DOWNTO 0);
	I5_real : IN std_logic_vector(15 DOWNTO 0);
	I6_real : IN std_logic_vector(15 DOWNTO 0);
	I7_real : IN std_logic_vector(15 DOWNTO 0);
	I0_imag : IN std_logic_vector(15 DOWNTO 0);
	I1_imag : IN std_logic_vector(15 DOWNTO 0);
	I2_imag : IN std_logic_vector(15 DOWNTO 0);
	I3_imag : IN std_logic_vector(15 DOWNTO 0);
	I4_imag : IN std_logic_vector(15 DOWNTO 0);
	I5_imag : IN std_logic_vector(15 DOWNTO 0);
	I6_imag : IN std_logic_vector(15 DOWNTO 0);
	I7_imag : IN std_logic_vector(15 DOWNTO 0);
	O0_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O1_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O2_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O3_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O4_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O5_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O6_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O7_real : BUFFER std_logic_vector(15 DOWNTO 0);
	O0_imag : BUFFER std_logic_vector(15 DOWNTO 0);
	O1_imag : BUFFER std_logic_vector(15 DOWNTO 0);
	O2_imag : BUFFER std_logic_vector(15 DOWNTO 0);
	O3_imag : BUFFER std_logic_vector(15 DOWNTO 0);
	O4_imag : BUFFER std_logic_vector(15 DOWNTO 0);
	O5_imag : BUFFER std_logic_vector(15 DOWNTO 0);
	O6_imag : BUFFER std_logic_vector(15 DOWNTO 0);
	O7_imag : BUFFER std_logic_vector(15 DOWNTO 0)
	);
END fft;

-- Design Ports Information
-- O0_real[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[1]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[2]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[3]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[4]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[5]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[7]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[8]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[9]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[10]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[11]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[12]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[13]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[14]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_real[15]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[5]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[6]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[7]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[8]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[9]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[10]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[11]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[12]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[13]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[14]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_real[15]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[0]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[1]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[2]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[6]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[9]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[10]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[11]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[12]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[13]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[14]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_real[15]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[3]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[4]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[5]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[6]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[7]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[8]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[10]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[11]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[12]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[13]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[14]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_real[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[0]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[1]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[3]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[4]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[5]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[6]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[8]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[9]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[11]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[12]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[13]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[14]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_real[15]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[0]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[1]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[3]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[4]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[7]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[8]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[9]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[10]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[11]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[13]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_real[15]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[0]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[1]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[2]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[7]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[8]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[11]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[12]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[13]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_real[15]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[3]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[6]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[9]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[10]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[12]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[13]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[14]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_real[15]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[0]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[1]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[2]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[3]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[5]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[8]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[9]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[10]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[11]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[12]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[14]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O0_imag[15]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[1]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[3]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[5]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[6]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[7]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[8]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[9]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[10]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[11]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[12]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[13]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[14]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O1_imag[15]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[0]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[3]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[4]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[5]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[6]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[8]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[9]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[10]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[11]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[12]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[13]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[14]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O2_imag[15]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[2]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[5]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[6]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[7]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[8]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[9]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[11]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[12]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[13]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[14]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O3_imag[15]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[2]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[4]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[5]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[6]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[7]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[8]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[9]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[10]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[11]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[12]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[13]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[14]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O4_imag[15]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[2]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[4]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[5]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[7]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[8]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[9]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[10]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[11]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[13]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[14]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O5_imag[15]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[0]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[1]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[4]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[6]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[8]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[9]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[10]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[11]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[12]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[13]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[14]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O6_imag[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[0]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[1]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[4]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[5]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[6]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[8]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[10]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[11]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[13]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[14]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- O7_imag[15]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- INV	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RESET	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EN	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[3]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[2]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[2]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[1]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[0]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[3]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[3]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[2]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[1]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[1]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[3]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[2]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[1]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[0]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[2]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[1]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[0]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[0]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[4]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[4]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[4]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[5]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[5]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[5]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[5]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[5]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[6]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[6]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[6]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[6]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[6]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[7]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[7]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[7]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[7]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[7]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[7]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[7]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[7]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[8]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[8]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[8]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[8]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[8]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[8]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[8]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[9]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[9]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[9]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[9]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[9]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[9]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[9]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[10]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[10]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[10]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[10]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[10]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[10]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[10]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[11]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[11]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[11]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[11]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[11]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[11]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[11]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[11]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[12]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[12]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[12]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[12]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[12]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[12]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[12]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[12]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[13]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[13]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[13]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[13]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[13]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[13]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[14]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[14]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[14]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[14]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[14]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[14]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[14]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_real[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_real[15]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_real[15]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_real[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_real[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_real[15]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_real[15]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_real[15]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[0]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[0]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[1]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[1]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[2]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[1]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[2]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[1]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[3]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[3]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[3]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[4]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[4]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[4]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[5]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[5]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[5]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[5]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[6]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[6]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[7]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[7]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[7]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[7]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[8]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[8]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[8]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[8]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[9]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[9]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[9]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[9]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[10]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[10]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[10]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[10]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[11]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[11]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[11]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[11]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[12]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[12]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[12]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[12]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[13]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[13]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[13]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[13]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[14]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[14]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[14]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[14]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I7_imag[15]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I6_imag[15]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I5_imag[15]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I4_imag[15]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[3]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[1]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[0]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[2]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[1]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[3]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[0]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[3]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[2]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[1]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[0]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[4]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[5]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[5]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[6]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[6]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[7]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[8]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[8]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[8]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[8]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[9]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[9]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[9]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[10]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[10]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[10]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[10]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[11]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[11]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[11]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[12]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[12]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[12]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[13]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[13]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[13]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[13]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[14]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[14]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[14]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I3_imag[15]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I2_imag[15]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I1_imag[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- I0_imag[15]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF fft IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_EN : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_INV : std_logic;
SIGNAL ww_I0_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I1_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I2_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I3_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I4_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I5_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I6_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I7_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I0_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I1_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I2_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I3_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I4_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I5_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I6_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_I7_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O0_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O1_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O2_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O3_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O4_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O5_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O6_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O7_real : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O0_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O1_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O2_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O3_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O4_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O5_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O6_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_O7_imag : std_logic_vector(15 DOWNTO 0);
SIGNAL \RESET~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \O0_real[0]~output_o\ : std_logic;
SIGNAL \O0_real[1]~output_o\ : std_logic;
SIGNAL \O0_real[2]~output_o\ : std_logic;
SIGNAL \O0_real[3]~output_o\ : std_logic;
SIGNAL \O0_real[4]~output_o\ : std_logic;
SIGNAL \O0_real[5]~output_o\ : std_logic;
SIGNAL \O0_real[6]~output_o\ : std_logic;
SIGNAL \O0_real[7]~output_o\ : std_logic;
SIGNAL \O0_real[8]~output_o\ : std_logic;
SIGNAL \O0_real[9]~output_o\ : std_logic;
SIGNAL \O0_real[10]~output_o\ : std_logic;
SIGNAL \O0_real[11]~output_o\ : std_logic;
SIGNAL \O0_real[12]~output_o\ : std_logic;
SIGNAL \O0_real[13]~output_o\ : std_logic;
SIGNAL \O0_real[14]~output_o\ : std_logic;
SIGNAL \O0_real[15]~output_o\ : std_logic;
SIGNAL \O1_real[0]~output_o\ : std_logic;
SIGNAL \O1_real[1]~output_o\ : std_logic;
SIGNAL \O1_real[2]~output_o\ : std_logic;
SIGNAL \O1_real[3]~output_o\ : std_logic;
SIGNAL \O1_real[4]~output_o\ : std_logic;
SIGNAL \O1_real[5]~output_o\ : std_logic;
SIGNAL \O1_real[6]~output_o\ : std_logic;
SIGNAL \O1_real[7]~output_o\ : std_logic;
SIGNAL \O1_real[8]~output_o\ : std_logic;
SIGNAL \O1_real[9]~output_o\ : std_logic;
SIGNAL \O1_real[10]~output_o\ : std_logic;
SIGNAL \O1_real[11]~output_o\ : std_logic;
SIGNAL \O1_real[12]~output_o\ : std_logic;
SIGNAL \O1_real[13]~output_o\ : std_logic;
SIGNAL \O1_real[14]~output_o\ : std_logic;
SIGNAL \O1_real[15]~output_o\ : std_logic;
SIGNAL \O2_real[0]~output_o\ : std_logic;
SIGNAL \O2_real[1]~output_o\ : std_logic;
SIGNAL \O2_real[2]~output_o\ : std_logic;
SIGNAL \O2_real[3]~output_o\ : std_logic;
SIGNAL \O2_real[4]~output_o\ : std_logic;
SIGNAL \O2_real[5]~output_o\ : std_logic;
SIGNAL \O2_real[6]~output_o\ : std_logic;
SIGNAL \O2_real[7]~output_o\ : std_logic;
SIGNAL \O2_real[8]~output_o\ : std_logic;
SIGNAL \O2_real[9]~output_o\ : std_logic;
SIGNAL \O2_real[10]~output_o\ : std_logic;
SIGNAL \O2_real[11]~output_o\ : std_logic;
SIGNAL \O2_real[12]~output_o\ : std_logic;
SIGNAL \O2_real[13]~output_o\ : std_logic;
SIGNAL \O2_real[14]~output_o\ : std_logic;
SIGNAL \O2_real[15]~output_o\ : std_logic;
SIGNAL \O3_real[0]~output_o\ : std_logic;
SIGNAL \O3_real[1]~output_o\ : std_logic;
SIGNAL \O3_real[2]~output_o\ : std_logic;
SIGNAL \O3_real[3]~output_o\ : std_logic;
SIGNAL \O3_real[4]~output_o\ : std_logic;
SIGNAL \O3_real[5]~output_o\ : std_logic;
SIGNAL \O3_real[6]~output_o\ : std_logic;
SIGNAL \O3_real[7]~output_o\ : std_logic;
SIGNAL \O3_real[8]~output_o\ : std_logic;
SIGNAL \O3_real[9]~output_o\ : std_logic;
SIGNAL \O3_real[10]~output_o\ : std_logic;
SIGNAL \O3_real[11]~output_o\ : std_logic;
SIGNAL \O3_real[12]~output_o\ : std_logic;
SIGNAL \O3_real[13]~output_o\ : std_logic;
SIGNAL \O3_real[14]~output_o\ : std_logic;
SIGNAL \O3_real[15]~output_o\ : std_logic;
SIGNAL \O4_real[0]~output_o\ : std_logic;
SIGNAL \O4_real[1]~output_o\ : std_logic;
SIGNAL \O4_real[2]~output_o\ : std_logic;
SIGNAL \O4_real[3]~output_o\ : std_logic;
SIGNAL \O4_real[4]~output_o\ : std_logic;
SIGNAL \O4_real[5]~output_o\ : std_logic;
SIGNAL \O4_real[6]~output_o\ : std_logic;
SIGNAL \O4_real[7]~output_o\ : std_logic;
SIGNAL \O4_real[8]~output_o\ : std_logic;
SIGNAL \O4_real[9]~output_o\ : std_logic;
SIGNAL \O4_real[10]~output_o\ : std_logic;
SIGNAL \O4_real[11]~output_o\ : std_logic;
SIGNAL \O4_real[12]~output_o\ : std_logic;
SIGNAL \O4_real[13]~output_o\ : std_logic;
SIGNAL \O4_real[14]~output_o\ : std_logic;
SIGNAL \O4_real[15]~output_o\ : std_logic;
SIGNAL \O5_real[0]~output_o\ : std_logic;
SIGNAL \O5_real[1]~output_o\ : std_logic;
SIGNAL \O5_real[2]~output_o\ : std_logic;
SIGNAL \O5_real[3]~output_o\ : std_logic;
SIGNAL \O5_real[4]~output_o\ : std_logic;
SIGNAL \O5_real[5]~output_o\ : std_logic;
SIGNAL \O5_real[6]~output_o\ : std_logic;
SIGNAL \O5_real[7]~output_o\ : std_logic;
SIGNAL \O5_real[8]~output_o\ : std_logic;
SIGNAL \O5_real[9]~output_o\ : std_logic;
SIGNAL \O5_real[10]~output_o\ : std_logic;
SIGNAL \O5_real[11]~output_o\ : std_logic;
SIGNAL \O5_real[12]~output_o\ : std_logic;
SIGNAL \O5_real[13]~output_o\ : std_logic;
SIGNAL \O5_real[14]~output_o\ : std_logic;
SIGNAL \O5_real[15]~output_o\ : std_logic;
SIGNAL \O6_real[0]~output_o\ : std_logic;
SIGNAL \O6_real[1]~output_o\ : std_logic;
SIGNAL \O6_real[2]~output_o\ : std_logic;
SIGNAL \O6_real[3]~output_o\ : std_logic;
SIGNAL \O6_real[4]~output_o\ : std_logic;
SIGNAL \O6_real[5]~output_o\ : std_logic;
SIGNAL \O6_real[6]~output_o\ : std_logic;
SIGNAL \O6_real[7]~output_o\ : std_logic;
SIGNAL \O6_real[8]~output_o\ : std_logic;
SIGNAL \O6_real[9]~output_o\ : std_logic;
SIGNAL \O6_real[10]~output_o\ : std_logic;
SIGNAL \O6_real[11]~output_o\ : std_logic;
SIGNAL \O6_real[12]~output_o\ : std_logic;
SIGNAL \O6_real[13]~output_o\ : std_logic;
SIGNAL \O6_real[14]~output_o\ : std_logic;
SIGNAL \O6_real[15]~output_o\ : std_logic;
SIGNAL \O7_real[0]~output_o\ : std_logic;
SIGNAL \O7_real[1]~output_o\ : std_logic;
SIGNAL \O7_real[2]~output_o\ : std_logic;
SIGNAL \O7_real[3]~output_o\ : std_logic;
SIGNAL \O7_real[4]~output_o\ : std_logic;
SIGNAL \O7_real[5]~output_o\ : std_logic;
SIGNAL \O7_real[6]~output_o\ : std_logic;
SIGNAL \O7_real[7]~output_o\ : std_logic;
SIGNAL \O7_real[8]~output_o\ : std_logic;
SIGNAL \O7_real[9]~output_o\ : std_logic;
SIGNAL \O7_real[10]~output_o\ : std_logic;
SIGNAL \O7_real[11]~output_o\ : std_logic;
SIGNAL \O7_real[12]~output_o\ : std_logic;
SIGNAL \O7_real[13]~output_o\ : std_logic;
SIGNAL \O7_real[14]~output_o\ : std_logic;
SIGNAL \O7_real[15]~output_o\ : std_logic;
SIGNAL \O0_imag[0]~output_o\ : std_logic;
SIGNAL \O0_imag[1]~output_o\ : std_logic;
SIGNAL \O0_imag[2]~output_o\ : std_logic;
SIGNAL \O0_imag[3]~output_o\ : std_logic;
SIGNAL \O0_imag[4]~output_o\ : std_logic;
SIGNAL \O0_imag[5]~output_o\ : std_logic;
SIGNAL \O0_imag[6]~output_o\ : std_logic;
SIGNAL \O0_imag[7]~output_o\ : std_logic;
SIGNAL \O0_imag[8]~output_o\ : std_logic;
SIGNAL \O0_imag[9]~output_o\ : std_logic;
SIGNAL \O0_imag[10]~output_o\ : std_logic;
SIGNAL \O0_imag[11]~output_o\ : std_logic;
SIGNAL \O0_imag[12]~output_o\ : std_logic;
SIGNAL \O0_imag[13]~output_o\ : std_logic;
SIGNAL \O0_imag[14]~output_o\ : std_logic;
SIGNAL \O0_imag[15]~output_o\ : std_logic;
SIGNAL \O1_imag[0]~output_o\ : std_logic;
SIGNAL \O1_imag[1]~output_o\ : std_logic;
SIGNAL \O1_imag[2]~output_o\ : std_logic;
SIGNAL \O1_imag[3]~output_o\ : std_logic;
SIGNAL \O1_imag[4]~output_o\ : std_logic;
SIGNAL \O1_imag[5]~output_o\ : std_logic;
SIGNAL \O1_imag[6]~output_o\ : std_logic;
SIGNAL \O1_imag[7]~output_o\ : std_logic;
SIGNAL \O1_imag[8]~output_o\ : std_logic;
SIGNAL \O1_imag[9]~output_o\ : std_logic;
SIGNAL \O1_imag[10]~output_o\ : std_logic;
SIGNAL \O1_imag[11]~output_o\ : std_logic;
SIGNAL \O1_imag[12]~output_o\ : std_logic;
SIGNAL \O1_imag[13]~output_o\ : std_logic;
SIGNAL \O1_imag[14]~output_o\ : std_logic;
SIGNAL \O1_imag[15]~output_o\ : std_logic;
SIGNAL \O2_imag[0]~output_o\ : std_logic;
SIGNAL \O2_imag[1]~output_o\ : std_logic;
SIGNAL \O2_imag[2]~output_o\ : std_logic;
SIGNAL \O2_imag[3]~output_o\ : std_logic;
SIGNAL \O2_imag[4]~output_o\ : std_logic;
SIGNAL \O2_imag[5]~output_o\ : std_logic;
SIGNAL \O2_imag[6]~output_o\ : std_logic;
SIGNAL \O2_imag[7]~output_o\ : std_logic;
SIGNAL \O2_imag[8]~output_o\ : std_logic;
SIGNAL \O2_imag[9]~output_o\ : std_logic;
SIGNAL \O2_imag[10]~output_o\ : std_logic;
SIGNAL \O2_imag[11]~output_o\ : std_logic;
SIGNAL \O2_imag[12]~output_o\ : std_logic;
SIGNAL \O2_imag[13]~output_o\ : std_logic;
SIGNAL \O2_imag[14]~output_o\ : std_logic;
SIGNAL \O2_imag[15]~output_o\ : std_logic;
SIGNAL \O3_imag[0]~output_o\ : std_logic;
SIGNAL \O3_imag[1]~output_o\ : std_logic;
SIGNAL \O3_imag[2]~output_o\ : std_logic;
SIGNAL \O3_imag[3]~output_o\ : std_logic;
SIGNAL \O3_imag[4]~output_o\ : std_logic;
SIGNAL \O3_imag[5]~output_o\ : std_logic;
SIGNAL \O3_imag[6]~output_o\ : std_logic;
SIGNAL \O3_imag[7]~output_o\ : std_logic;
SIGNAL \O3_imag[8]~output_o\ : std_logic;
SIGNAL \O3_imag[9]~output_o\ : std_logic;
SIGNAL \O3_imag[10]~output_o\ : std_logic;
SIGNAL \O3_imag[11]~output_o\ : std_logic;
SIGNAL \O3_imag[12]~output_o\ : std_logic;
SIGNAL \O3_imag[13]~output_o\ : std_logic;
SIGNAL \O3_imag[14]~output_o\ : std_logic;
SIGNAL \O3_imag[15]~output_o\ : std_logic;
SIGNAL \O4_imag[0]~output_o\ : std_logic;
SIGNAL \O4_imag[1]~output_o\ : std_logic;
SIGNAL \O4_imag[2]~output_o\ : std_logic;
SIGNAL \O4_imag[3]~output_o\ : std_logic;
SIGNAL \O4_imag[4]~output_o\ : std_logic;
SIGNAL \O4_imag[5]~output_o\ : std_logic;
SIGNAL \O4_imag[6]~output_o\ : std_logic;
SIGNAL \O4_imag[7]~output_o\ : std_logic;
SIGNAL \O4_imag[8]~output_o\ : std_logic;
SIGNAL \O4_imag[9]~output_o\ : std_logic;
SIGNAL \O4_imag[10]~output_o\ : std_logic;
SIGNAL \O4_imag[11]~output_o\ : std_logic;
SIGNAL \O4_imag[12]~output_o\ : std_logic;
SIGNAL \O4_imag[13]~output_o\ : std_logic;
SIGNAL \O4_imag[14]~output_o\ : std_logic;
SIGNAL \O4_imag[15]~output_o\ : std_logic;
SIGNAL \O5_imag[0]~output_o\ : std_logic;
SIGNAL \O5_imag[1]~output_o\ : std_logic;
SIGNAL \O5_imag[2]~output_o\ : std_logic;
SIGNAL \O5_imag[3]~output_o\ : std_logic;
SIGNAL \O5_imag[4]~output_o\ : std_logic;
SIGNAL \O5_imag[5]~output_o\ : std_logic;
SIGNAL \O5_imag[6]~output_o\ : std_logic;
SIGNAL \O5_imag[7]~output_o\ : std_logic;
SIGNAL \O5_imag[8]~output_o\ : std_logic;
SIGNAL \O5_imag[9]~output_o\ : std_logic;
SIGNAL \O5_imag[10]~output_o\ : std_logic;
SIGNAL \O5_imag[11]~output_o\ : std_logic;
SIGNAL \O5_imag[12]~output_o\ : std_logic;
SIGNAL \O5_imag[13]~output_o\ : std_logic;
SIGNAL \O5_imag[14]~output_o\ : std_logic;
SIGNAL \O5_imag[15]~output_o\ : std_logic;
SIGNAL \O6_imag[0]~output_o\ : std_logic;
SIGNAL \O6_imag[1]~output_o\ : std_logic;
SIGNAL \O6_imag[2]~output_o\ : std_logic;
SIGNAL \O6_imag[3]~output_o\ : std_logic;
SIGNAL \O6_imag[4]~output_o\ : std_logic;
SIGNAL \O6_imag[5]~output_o\ : std_logic;
SIGNAL \O6_imag[6]~output_o\ : std_logic;
SIGNAL \O6_imag[7]~output_o\ : std_logic;
SIGNAL \O6_imag[8]~output_o\ : std_logic;
SIGNAL \O6_imag[9]~output_o\ : std_logic;
SIGNAL \O6_imag[10]~output_o\ : std_logic;
SIGNAL \O6_imag[11]~output_o\ : std_logic;
SIGNAL \O6_imag[12]~output_o\ : std_logic;
SIGNAL \O6_imag[13]~output_o\ : std_logic;
SIGNAL \O6_imag[14]~output_o\ : std_logic;
SIGNAL \O6_imag[15]~output_o\ : std_logic;
SIGNAL \O7_imag[0]~output_o\ : std_logic;
SIGNAL \O7_imag[1]~output_o\ : std_logic;
SIGNAL \O7_imag[2]~output_o\ : std_logic;
SIGNAL \O7_imag[3]~output_o\ : std_logic;
SIGNAL \O7_imag[4]~output_o\ : std_logic;
SIGNAL \O7_imag[5]~output_o\ : std_logic;
SIGNAL \O7_imag[6]~output_o\ : std_logic;
SIGNAL \O7_imag[7]~output_o\ : std_logic;
SIGNAL \O7_imag[8]~output_o\ : std_logic;
SIGNAL \O7_imag[9]~output_o\ : std_logic;
SIGNAL \O7_imag[10]~output_o\ : std_logic;
SIGNAL \O7_imag[11]~output_o\ : std_logic;
SIGNAL \O7_imag[12]~output_o\ : std_logic;
SIGNAL \O7_imag[13]~output_o\ : std_logic;
SIGNAL \O7_imag[14]~output_o\ : std_logic;
SIGNAL \O7_imag[15]~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \INV~input_o\ : std_logic;
SIGNAL \I5_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[0]~feeder_combout\ : std_logic;
SIGNAL \RESET~input_o\ : std_logic;
SIGNAL \RESET~inputclkctrl_outclk\ : std_logic;
SIGNAL \EN~input_o\ : std_logic;
SIGNAL \R2|Q5_real[0]~feeder_combout\ : std_logic;
SIGNAL \I4_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[0]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[0]~16_combout\ : std_logic;
SIGNAL \I6_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[0]~feeder_combout\ : std_logic;
SIGNAL \I7_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[0]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[0]~16_combout\ : std_logic;
SIGNAL \R4|Q4_real[0]~16_combout\ : std_logic;
SIGNAL \I1_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[0]~feeder_combout\ : std_logic;
SIGNAL \I0_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[0]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[0]~16_combout\ : std_logic;
SIGNAL \I3_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[0]~feeder_combout\ : std_logic;
SIGNAL \I2_real[0]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[0]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[0]~16_combout\ : std_logic;
SIGNAL \R4|Q0_real[0]~16_combout\ : std_logic;
SIGNAL \R5|Q0_real[0]~16_combout\ : std_logic;
SIGNAL \I2_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[3]~feeder_combout\ : std_logic;
SIGNAL \I3_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[3]~feeder_combout\ : std_logic;
SIGNAL \I2_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[2]~feeder_combout\ : std_logic;
SIGNAL \I3_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[2]~feeder_combout\ : std_logic;
SIGNAL \I2_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[1]~feeder_combout\ : std_logic;
SIGNAL \I3_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[1]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[0]~17\ : std_logic;
SIGNAL \R3|Q2_real[1]~19\ : std_logic;
SIGNAL \R3|Q2_real[2]~21\ : std_logic;
SIGNAL \R3|Q2_real[3]~22_combout\ : std_logic;
SIGNAL \I1_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[3]~feeder_combout\ : std_logic;
SIGNAL \I0_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[3]~feeder_combout\ : std_logic;
SIGNAL \I0_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[2]~feeder_combout\ : std_logic;
SIGNAL \I1_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[2]~feeder_combout\ : std_logic;
SIGNAL \I1_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[1]~feeder_combout\ : std_logic;
SIGNAL \I0_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[1]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[0]~17\ : std_logic;
SIGNAL \R3|Q0_real[1]~19\ : std_logic;
SIGNAL \R3|Q0_real[2]~21\ : std_logic;
SIGNAL \R3|Q0_real[3]~22_combout\ : std_logic;
SIGNAL \R3|Q2_real[2]~20_combout\ : std_logic;
SIGNAL \R3|Q0_real[2]~20_combout\ : std_logic;
SIGNAL \R3|Q0_real[1]~18_combout\ : std_logic;
SIGNAL \R3|Q2_real[1]~18_combout\ : std_logic;
SIGNAL \R4|Q0_real[0]~17\ : std_logic;
SIGNAL \R4|Q0_real[1]~19\ : std_logic;
SIGNAL \R4|Q0_real[2]~21\ : std_logic;
SIGNAL \R4|Q0_real[3]~22_combout\ : std_logic;
SIGNAL \I6_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[3]~feeder_combout\ : std_logic;
SIGNAL \I7_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[3]~feeder_combout\ : std_logic;
SIGNAL \I6_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[2]~feeder_combout\ : std_logic;
SIGNAL \I7_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[2]~feeder_combout\ : std_logic;
SIGNAL \I7_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[1]~feeder_combout\ : std_logic;
SIGNAL \I6_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[1]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[0]~17\ : std_logic;
SIGNAL \R3|Q6_real[1]~19\ : std_logic;
SIGNAL \R3|Q6_real[2]~21\ : std_logic;
SIGNAL \R3|Q6_real[3]~22_combout\ : std_logic;
SIGNAL \I4_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[3]~feeder_combout\ : std_logic;
SIGNAL \I5_real[3]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[3]~feeder_combout\ : std_logic;
SIGNAL \I4_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[2]~feeder_combout\ : std_logic;
SIGNAL \I5_real[2]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[2]~feeder_combout\ : std_logic;
SIGNAL \I4_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[1]~feeder_combout\ : std_logic;
SIGNAL \I5_real[1]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[1]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[0]~17\ : std_logic;
SIGNAL \R3|Q4_real[1]~19\ : std_logic;
SIGNAL \R3|Q4_real[2]~21\ : std_logic;
SIGNAL \R3|Q4_real[3]~22_combout\ : std_logic;
SIGNAL \R3|Q4_real[2]~20_combout\ : std_logic;
SIGNAL \R3|Q6_real[2]~20_combout\ : std_logic;
SIGNAL \R3|Q4_real[1]~18_combout\ : std_logic;
SIGNAL \R3|Q6_real[1]~18_combout\ : std_logic;
SIGNAL \R4|Q4_real[0]~17\ : std_logic;
SIGNAL \R4|Q4_real[1]~19\ : std_logic;
SIGNAL \R4|Q4_real[2]~21\ : std_logic;
SIGNAL \R4|Q4_real[3]~22_combout\ : std_logic;
SIGNAL \R4|Q4_real[2]~20_combout\ : std_logic;
SIGNAL \R4|Q0_real[2]~20_combout\ : std_logic;
SIGNAL \R4|Q0_real[1]~18_combout\ : std_logic;
SIGNAL \R4|Q4_real[1]~18_combout\ : std_logic;
SIGNAL \R5|Q0_real[0]~17\ : std_logic;
SIGNAL \R5|Q0_real[1]~19\ : std_logic;
SIGNAL \R5|Q0_real[2]~21\ : std_logic;
SIGNAL \R5|Q0_real[3]~22_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[0]~0_combout\ : std_logic;
SIGNAL \I4_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[4]~feeder_combout\ : std_logic;
SIGNAL \I5_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[4]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[3]~23\ : std_logic;
SIGNAL \R3|Q4_real[4]~24_combout\ : std_logic;
SIGNAL \I6_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[4]~feeder_combout\ : std_logic;
SIGNAL \I7_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[4]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[3]~23\ : std_logic;
SIGNAL \R3|Q6_real[4]~24_combout\ : std_logic;
SIGNAL \R4|Q4_real[3]~23\ : std_logic;
SIGNAL \R4|Q4_real[4]~24_combout\ : std_logic;
SIGNAL \I0_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[4]~feeder_combout\ : std_logic;
SIGNAL \I1_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[4]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[3]~23\ : std_logic;
SIGNAL \R3|Q0_real[4]~24_combout\ : std_logic;
SIGNAL \I2_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[4]~feeder_combout\ : std_logic;
SIGNAL \I3_real[4]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[4]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[3]~23\ : std_logic;
SIGNAL \R3|Q2_real[4]~24_combout\ : std_logic;
SIGNAL \R4|Q0_real[3]~23\ : std_logic;
SIGNAL \R4|Q0_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q0_real[3]~23\ : std_logic;
SIGNAL \R5|Q0_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q0_real[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[1]~1_combout\ : std_logic;
SIGNAL \I6_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[5]~feeder_combout\ : std_logic;
SIGNAL \I7_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[5]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[4]~25\ : std_logic;
SIGNAL \R3|Q6_real[5]~26_combout\ : std_logic;
SIGNAL \I5_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[5]~feeder_combout\ : std_logic;
SIGNAL \I4_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[5]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[4]~25\ : std_logic;
SIGNAL \R3|Q4_real[5]~26_combout\ : std_logic;
SIGNAL \R4|Q4_real[4]~25\ : std_logic;
SIGNAL \R4|Q4_real[5]~26_combout\ : std_logic;
SIGNAL \I0_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[5]~feeder_combout\ : std_logic;
SIGNAL \I1_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[5]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[4]~25\ : std_logic;
SIGNAL \R3|Q0_real[5]~26_combout\ : std_logic;
SIGNAL \I2_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[5]~feeder_combout\ : std_logic;
SIGNAL \I3_real[5]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[5]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[4]~25\ : std_logic;
SIGNAL \R3|Q2_real[5]~26_combout\ : std_logic;
SIGNAL \R4|Q0_real[4]~25\ : std_logic;
SIGNAL \R4|Q0_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q0_real[4]~25\ : std_logic;
SIGNAL \R5|Q0_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q0_real[2]~20_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[2]~2_combout\ : std_logic;
SIGNAL \I7_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[6]~feeder_combout\ : std_logic;
SIGNAL \I6_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[6]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[5]~27\ : std_logic;
SIGNAL \R3|Q6_real[6]~28_combout\ : std_logic;
SIGNAL \I5_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[6]~feeder_combout\ : std_logic;
SIGNAL \I4_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[6]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[5]~27\ : std_logic;
SIGNAL \R3|Q4_real[6]~28_combout\ : std_logic;
SIGNAL \R4|Q4_real[5]~27\ : std_logic;
SIGNAL \R4|Q4_real[6]~28_combout\ : std_logic;
SIGNAL \I0_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[6]~feeder_combout\ : std_logic;
SIGNAL \I1_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[6]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[5]~27\ : std_logic;
SIGNAL \R3|Q0_real[6]~28_combout\ : std_logic;
SIGNAL \I3_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[6]~feeder_combout\ : std_logic;
SIGNAL \I2_real[6]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[6]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[5]~27\ : std_logic;
SIGNAL \R3|Q2_real[6]~28_combout\ : std_logic;
SIGNAL \R4|Q0_real[5]~27\ : std_logic;
SIGNAL \R4|Q0_real[6]~28_combout\ : std_logic;
SIGNAL \R5|Q0_real[5]~27\ : std_logic;
SIGNAL \R5|Q0_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[3]~3_combout\ : std_logic;
SIGNAL \I4_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[7]~feeder_combout\ : std_logic;
SIGNAL \I5_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[7]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[6]~29\ : std_logic;
SIGNAL \R3|Q4_real[7]~30_combout\ : std_logic;
SIGNAL \I7_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[7]~feeder_combout\ : std_logic;
SIGNAL \I6_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[7]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[6]~29\ : std_logic;
SIGNAL \R3|Q6_real[7]~30_combout\ : std_logic;
SIGNAL \R4|Q4_real[6]~29\ : std_logic;
SIGNAL \R4|Q4_real[7]~30_combout\ : std_logic;
SIGNAL \I0_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[7]~feeder_combout\ : std_logic;
SIGNAL \I1_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[7]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[6]~29\ : std_logic;
SIGNAL \R3|Q0_real[7]~30_combout\ : std_logic;
SIGNAL \I3_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[7]~feeder_combout\ : std_logic;
SIGNAL \I2_real[7]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[7]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[6]~29\ : std_logic;
SIGNAL \R3|Q2_real[7]~30_combout\ : std_logic;
SIGNAL \R4|Q0_real[6]~29\ : std_logic;
SIGNAL \R4|Q0_real[7]~30_combout\ : std_logic;
SIGNAL \R5|Q0_real[6]~29\ : std_logic;
SIGNAL \R5|Q0_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[4]~4_combout\ : std_logic;
SIGNAL \I0_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[8]~feeder_combout\ : std_logic;
SIGNAL \I1_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[8]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[7]~31\ : std_logic;
SIGNAL \R3|Q0_real[8]~32_combout\ : std_logic;
SIGNAL \I2_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[8]~feeder_combout\ : std_logic;
SIGNAL \I3_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[8]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[7]~31\ : std_logic;
SIGNAL \R3|Q2_real[8]~32_combout\ : std_logic;
SIGNAL \R4|Q0_real[7]~31\ : std_logic;
SIGNAL \R4|Q0_real[8]~32_combout\ : std_logic;
SIGNAL \I4_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[8]~feeder_combout\ : std_logic;
SIGNAL \I5_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[8]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[7]~31\ : std_logic;
SIGNAL \R3|Q4_real[8]~32_combout\ : std_logic;
SIGNAL \I6_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[8]~feeder_combout\ : std_logic;
SIGNAL \I7_real[8]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[8]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[7]~31\ : std_logic;
SIGNAL \R3|Q6_real[8]~32_combout\ : std_logic;
SIGNAL \R4|Q4_real[7]~31\ : std_logic;
SIGNAL \R4|Q4_real[8]~32_combout\ : std_logic;
SIGNAL \R5|Q0_real[7]~31\ : std_logic;
SIGNAL \R5|Q0_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[5]~5_combout\ : std_logic;
SIGNAL \I6_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[9]~feeder_combout\ : std_logic;
SIGNAL \I7_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[9]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[8]~33\ : std_logic;
SIGNAL \R3|Q6_real[9]~34_combout\ : std_logic;
SIGNAL \I4_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[9]~feeder_combout\ : std_logic;
SIGNAL \I5_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[9]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[8]~33\ : std_logic;
SIGNAL \R3|Q4_real[9]~34_combout\ : std_logic;
SIGNAL \R4|Q4_real[8]~33\ : std_logic;
SIGNAL \R4|Q4_real[9]~34_combout\ : std_logic;
SIGNAL \I0_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[9]~feeder_combout\ : std_logic;
SIGNAL \I1_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[9]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[8]~33\ : std_logic;
SIGNAL \R3|Q0_real[9]~34_combout\ : std_logic;
SIGNAL \I2_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[9]~feeder_combout\ : std_logic;
SIGNAL \I3_real[9]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[9]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[8]~33\ : std_logic;
SIGNAL \R3|Q2_real[9]~34_combout\ : std_logic;
SIGNAL \R4|Q0_real[8]~33\ : std_logic;
SIGNAL \R4|Q0_real[9]~34_combout\ : std_logic;
SIGNAL \R5|Q0_real[8]~33\ : std_logic;
SIGNAL \R5|Q0_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[6]~6_combout\ : std_logic;
SIGNAL \I3_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[10]~feeder_combout\ : std_logic;
SIGNAL \I2_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[10]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[9]~35\ : std_logic;
SIGNAL \R3|Q2_real[10]~36_combout\ : std_logic;
SIGNAL \I1_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[10]~feeder_combout\ : std_logic;
SIGNAL \I0_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[10]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[9]~35\ : std_logic;
SIGNAL \R3|Q0_real[10]~36_combout\ : std_logic;
SIGNAL \R4|Q0_real[9]~35\ : std_logic;
SIGNAL \R4|Q0_real[10]~36_combout\ : std_logic;
SIGNAL \I4_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[10]~feeder_combout\ : std_logic;
SIGNAL \I5_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[10]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[9]~35\ : std_logic;
SIGNAL \R3|Q4_real[10]~36_combout\ : std_logic;
SIGNAL \I6_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[10]~feeder_combout\ : std_logic;
SIGNAL \I7_real[10]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[10]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[9]~35\ : std_logic;
SIGNAL \R3|Q6_real[10]~36_combout\ : std_logic;
SIGNAL \R4|Q4_real[9]~35\ : std_logic;
SIGNAL \R4|Q4_real[10]~36_combout\ : std_logic;
SIGNAL \R5|Q0_real[9]~35\ : std_logic;
SIGNAL \R5|Q0_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[7]~7_combout\ : std_logic;
SIGNAL \I6_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[11]~feeder_combout\ : std_logic;
SIGNAL \I7_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[11]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[10]~37\ : std_logic;
SIGNAL \R3|Q6_real[11]~38_combout\ : std_logic;
SIGNAL \I4_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[11]~feeder_combout\ : std_logic;
SIGNAL \I5_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[11]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[10]~37\ : std_logic;
SIGNAL \R3|Q4_real[11]~38_combout\ : std_logic;
SIGNAL \R4|Q4_real[10]~37\ : std_logic;
SIGNAL \R4|Q4_real[11]~38_combout\ : std_logic;
SIGNAL \I3_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[11]~feeder_combout\ : std_logic;
SIGNAL \I2_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[11]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[10]~37\ : std_logic;
SIGNAL \R3|Q2_real[11]~38_combout\ : std_logic;
SIGNAL \I1_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[11]~feeder_combout\ : std_logic;
SIGNAL \I0_real[11]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[11]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[10]~37\ : std_logic;
SIGNAL \R3|Q0_real[11]~38_combout\ : std_logic;
SIGNAL \R4|Q0_real[10]~37\ : std_logic;
SIGNAL \R4|Q0_real[11]~38_combout\ : std_logic;
SIGNAL \R5|Q0_real[10]~37\ : std_logic;
SIGNAL \R5|Q0_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[8]~8_combout\ : std_logic;
SIGNAL \I1_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[12]~feeder_combout\ : std_logic;
SIGNAL \I0_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[12]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[11]~39\ : std_logic;
SIGNAL \R3|Q0_real[12]~40_combout\ : std_logic;
SIGNAL \I3_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[12]~feeder_combout\ : std_logic;
SIGNAL \I2_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[12]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[11]~39\ : std_logic;
SIGNAL \R3|Q2_real[12]~40_combout\ : std_logic;
SIGNAL \R4|Q0_real[11]~39\ : std_logic;
SIGNAL \R4|Q0_real[12]~40_combout\ : std_logic;
SIGNAL \I7_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[12]~feeder_combout\ : std_logic;
SIGNAL \I6_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[12]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[11]~39\ : std_logic;
SIGNAL \R3|Q6_real[12]~40_combout\ : std_logic;
SIGNAL \I5_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[12]~feeder_combout\ : std_logic;
SIGNAL \I4_real[12]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[12]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[11]~39\ : std_logic;
SIGNAL \R3|Q4_real[12]~40_combout\ : std_logic;
SIGNAL \R4|Q4_real[11]~39\ : std_logic;
SIGNAL \R4|Q4_real[12]~40_combout\ : std_logic;
SIGNAL \R5|Q0_real[11]~39\ : std_logic;
SIGNAL \R5|Q0_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[9]~9_combout\ : std_logic;
SIGNAL \I6_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[13]~feeder_combout\ : std_logic;
SIGNAL \I7_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[13]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[12]~41\ : std_logic;
SIGNAL \R3|Q6_real[13]~42_combout\ : std_logic;
SIGNAL \I4_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[13]~feeder_combout\ : std_logic;
SIGNAL \I5_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[13]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[12]~41\ : std_logic;
SIGNAL \R3|Q4_real[13]~42_combout\ : std_logic;
SIGNAL \R4|Q4_real[12]~41\ : std_logic;
SIGNAL \R4|Q4_real[13]~42_combout\ : std_logic;
SIGNAL \I0_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[13]~feeder_combout\ : std_logic;
SIGNAL \I1_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[13]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[12]~41\ : std_logic;
SIGNAL \R3|Q0_real[13]~42_combout\ : std_logic;
SIGNAL \I2_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[13]~feeder_combout\ : std_logic;
SIGNAL \I3_real[13]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[13]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[12]~41\ : std_logic;
SIGNAL \R3|Q2_real[13]~42_combout\ : std_logic;
SIGNAL \R4|Q0_real[12]~41\ : std_logic;
SIGNAL \R4|Q0_real[13]~42_combout\ : std_logic;
SIGNAL \R5|Q0_real[12]~41\ : std_logic;
SIGNAL \R5|Q0_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[10]~10_combout\ : std_logic;
SIGNAL \I1_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[14]~feeder_combout\ : std_logic;
SIGNAL \I0_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[14]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[13]~43\ : std_logic;
SIGNAL \R3|Q0_real[14]~44_combout\ : std_logic;
SIGNAL \I3_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[14]~feeder_combout\ : std_logic;
SIGNAL \I2_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[14]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[13]~43\ : std_logic;
SIGNAL \R3|Q2_real[14]~44_combout\ : std_logic;
SIGNAL \R4|Q0_real[13]~43\ : std_logic;
SIGNAL \R4|Q0_real[14]~44_combout\ : std_logic;
SIGNAL \I5_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[14]~feeder_combout\ : std_logic;
SIGNAL \I4_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[14]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[13]~43\ : std_logic;
SIGNAL \R3|Q4_real[14]~44_combout\ : std_logic;
SIGNAL \I6_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[14]~feeder_combout\ : std_logic;
SIGNAL \I7_real[14]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[14]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[13]~43\ : std_logic;
SIGNAL \R3|Q6_real[14]~44_combout\ : std_logic;
SIGNAL \R4|Q4_real[13]~43\ : std_logic;
SIGNAL \R4|Q4_real[14]~44_combout\ : std_logic;
SIGNAL \R5|Q0_real[13]~43\ : std_logic;
SIGNAL \R5|Q0_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[11]~11_combout\ : std_logic;
SIGNAL \I6_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q6_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_real[15]~feeder_combout\ : std_logic;
SIGNAL \I7_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q7_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_real[15]~feeder_combout\ : std_logic;
SIGNAL \R3|Q6_real[14]~45\ : std_logic;
SIGNAL \R3|Q6_real[15]~46_combout\ : std_logic;
SIGNAL \I4_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q4_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_real[15]~feeder_combout\ : std_logic;
SIGNAL \I5_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q5_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_real[15]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_real[14]~45\ : std_logic;
SIGNAL \R3|Q4_real[15]~46_combout\ : std_logic;
SIGNAL \R4|Q4_real[14]~45\ : std_logic;
SIGNAL \R4|Q4_real[15]~46_combout\ : std_logic;
SIGNAL \I1_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q1_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_real[15]~feeder_combout\ : std_logic;
SIGNAL \I0_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q0_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_real[15]~feeder_combout\ : std_logic;
SIGNAL \R3|Q0_real[14]~45\ : std_logic;
SIGNAL \R3|Q0_real[15]~46_combout\ : std_logic;
SIGNAL \I2_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q2_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_real[15]~feeder_combout\ : std_logic;
SIGNAL \I3_real[15]~input_o\ : std_logic;
SIGNAL \R1|Q3_real[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_real[15]~feeder_combout\ : std_logic;
SIGNAL \R3|Q2_real[14]~45\ : std_logic;
SIGNAL \R3|Q2_real[15]~46_combout\ : std_logic;
SIGNAL \R4|Q0_real[14]~45\ : std_logic;
SIGNAL \R4|Q0_real[15]~46_combout\ : std_logic;
SIGNAL \R5|Q0_real[14]~45\ : std_logic;
SIGNAL \R5|Q0_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O0_real[14]~14_combout\ : std_logic;
SIGNAL \R6|Q0_real[15]~feeder_combout\ : std_logic;
SIGNAL \R3|Q3_real[0]~16_combout\ : std_logic;
SIGNAL \R3|Q1_real[0]~16_combout\ : std_logic;
SIGNAL \R4|Q1_real[0]~16_combout\ : std_logic;
SIGNAL \I7_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add7~0_combout\ : std_logic;
SIGNAL \R2|Q7_imag[0]~16_combout\ : std_logic;
SIGNAL \I6_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add6~0_combout\ : std_logic;
SIGNAL \R2|Q6_imag[0]~16_combout\ : std_logic;
SIGNAL \R3|Q7_imag[0]~16_combout\ : std_logic;
SIGNAL \I5_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add5~0_combout\ : std_logic;
SIGNAL \R2|Q5_imag[0]~16_combout\ : std_logic;
SIGNAL \I4_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add4~0_combout\ : std_logic;
SIGNAL \R2|Q4_imag[0]~16_combout\ : std_logic;
SIGNAL \R3|Q5_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q5_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q5_imag[0]~feeder_combout\ : std_logic;
SIGNAL \R5|Q1_real[0]~16_combout\ : std_logic;
SIGNAL \I7_imag[1]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[0]~17\ : std_logic;
SIGNAL \R2|Q7_imag[1]~18_combout\ : std_logic;
SIGNAL \I6_imag[1]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[0]~17\ : std_logic;
SIGNAL \R2|Q6_imag[1]~18_combout\ : std_logic;
SIGNAL \R3|Q7_imag[0]~17\ : std_logic;
SIGNAL \R3|Q7_imag[1]~18_combout\ : std_logic;
SIGNAL \I7_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[1]~19\ : std_logic;
SIGNAL \R2|Q7_imag[2]~20_combout\ : std_logic;
SIGNAL \I6_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[2]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[1]~19\ : std_logic;
SIGNAL \R2|Q6_imag[2]~20_combout\ : std_logic;
SIGNAL \R3|Q7_imag[1]~19\ : std_logic;
SIGNAL \R3|Q7_imag[2]~20_combout\ : std_logic;
SIGNAL \I6_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[2]~21\ : std_logic;
SIGNAL \R2|Q6_imag[3]~22_combout\ : std_logic;
SIGNAL \I7_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[3]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[2]~21\ : std_logic;
SIGNAL \R2|Q7_imag[3]~22_combout\ : std_logic;
SIGNAL \R3|Q7_imag[2]~21\ : std_logic;
SIGNAL \R3|Q7_imag[3]~22_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ : std_logic;
SIGNAL \I5_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[3]~feeder_combout\ : std_logic;
SIGNAL \I5_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[2]~feeder_combout\ : std_logic;
SIGNAL \I5_imag[1]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[0]~17\ : std_logic;
SIGNAL \R2|Q5_imag[1]~19\ : std_logic;
SIGNAL \R2|Q5_imag[2]~21\ : std_logic;
SIGNAL \R2|Q5_imag[3]~22_combout\ : std_logic;
SIGNAL \I4_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[3]~feeder_combout\ : std_logic;
SIGNAL \I4_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[2]~feeder_combout\ : std_logic;
SIGNAL \I4_imag[1]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[1]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[0]~17\ : std_logic;
SIGNAL \R2|Q4_imag[1]~19\ : std_logic;
SIGNAL \R2|Q4_imag[2]~21\ : std_logic;
SIGNAL \R2|Q4_imag[3]~22_combout\ : std_logic;
SIGNAL \R2|Q4_imag[2]~20_combout\ : std_logic;
SIGNAL \R2|Q5_imag[2]~20_combout\ : std_logic;
SIGNAL \R2|Q5_imag[1]~18_combout\ : std_logic;
SIGNAL \R2|Q4_imag[1]~18_combout\ : std_logic;
SIGNAL \R3|Q5_imag[0]~17\ : std_logic;
SIGNAL \R3|Q5_imag[1]~19\ : std_logic;
SIGNAL \R3|Q5_imag[2]~21\ : std_logic;
SIGNAL \R3|Q5_imag[3]~22_combout\ : std_logic;
SIGNAL \R3|Q5_imag[2]~20_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\ : std_logic;
SIGNAL \R3|Q5_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q5_imag[0]~17\ : std_logic;
SIGNAL \R4|Q5_imag[1]~19\ : std_logic;
SIGNAL \R4|Q5_imag[2]~21\ : std_logic;
SIGNAL \R4|Q5_imag[3]~22_combout\ : std_logic;
SIGNAL \R4|Q5_imag[3]~feeder_combout\ : std_logic;
SIGNAL \R4|Q5_imag[2]~20_combout\ : std_logic;
SIGNAL \R4|Q5_imag[2]~feeder_combout\ : std_logic;
SIGNAL \R4|Q5_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q5_imag[1]~feeder_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[0][16]~0_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[0][15]~1_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~1\ : std_logic;
SIGNAL \L3|b2|u1|Add0~3\ : std_logic;
SIGNAL \L3|b2|u1|Add0~4_combout\ : std_logic;
SIGNAL \R3|Q3_real[0]~17\ : std_logic;
SIGNAL \R3|Q3_real[1]~19\ : std_logic;
SIGNAL \R3|Q3_real[2]~21\ : std_logic;
SIGNAL \R3|Q3_real[3]~22_combout\ : std_logic;
SIGNAL \R3|Q3_real[2]~20_combout\ : std_logic;
SIGNAL \R3|Q3_real[1]~18_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ : std_logic;
SIGNAL \R3|Q1_real[0]~17\ : std_logic;
SIGNAL \R3|Q1_real[1]~19\ : std_logic;
SIGNAL \R3|Q1_real[2]~21\ : std_logic;
SIGNAL \R3|Q1_real[3]~22_combout\ : std_logic;
SIGNAL \R3|Q1_real[2]~20_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\ : std_logic;
SIGNAL \R3|Q1_real[1]~18_combout\ : std_logic;
SIGNAL \R4|Q1_real[0]~17\ : std_logic;
SIGNAL \R4|Q1_real[1]~19\ : std_logic;
SIGNAL \R4|Q1_real[2]~21\ : std_logic;
SIGNAL \R4|Q1_real[3]~22_combout\ : std_logic;
SIGNAL \R4|Q1_real[2]~20_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~2_combout\ : std_logic;
SIGNAL \R4|Q1_real[1]~18_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~0_combout\ : std_logic;
SIGNAL \R5|Q1_real[0]~17\ : std_logic;
SIGNAL \R5|Q1_real[1]~19\ : std_logic;
SIGNAL \R5|Q1_real[2]~21\ : std_logic;
SIGNAL \R5|Q1_real[3]~22_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[0]~0_combout\ : std_logic;
SIGNAL \R3|Q3_real[3]~23\ : std_logic;
SIGNAL \R3|Q3_real[4]~24_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R3|Q1_real[3]~23\ : std_logic;
SIGNAL \R3|Q1_real[4]~24_combout\ : std_logic;
SIGNAL \R4|Q1_real[3]~23\ : std_logic;
SIGNAL \R4|Q1_real[4]~24_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \I4_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[3]~23\ : std_logic;
SIGNAL \R2|Q4_imag[4]~24_combout\ : std_logic;
SIGNAL \I5_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[3]~23\ : std_logic;
SIGNAL \R2|Q5_imag[4]~24_combout\ : std_logic;
SIGNAL \R3|Q5_imag[3]~23\ : std_logic;
SIGNAL \R3|Q5_imag[4]~24_combout\ : std_logic;
SIGNAL \I7_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[3]~23\ : std_logic;
SIGNAL \R2|Q7_imag[4]~24_combout\ : std_logic;
SIGNAL \I6_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[3]~23\ : std_logic;
SIGNAL \R2|Q6_imag[4]~24_combout\ : std_logic;
SIGNAL \R3|Q7_imag[3]~23\ : std_logic;
SIGNAL \R3|Q7_imag[4]~24_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R4|Q5_imag[3]~23\ : std_logic;
SIGNAL \R4|Q5_imag[4]~24_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~5\ : std_logic;
SIGNAL \L3|b2|u1|Add0~6_combout\ : std_logic;
SIGNAL \R5|Q1_real[3]~23\ : std_logic;
SIGNAL \R5|Q1_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q1_real[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[1]~1_combout\ : std_logic;
SIGNAL \R5|Q1_real[2]~20_combout\ : std_logic;
SIGNAL \R3|Q1_real[4]~25\ : std_logic;
SIGNAL \R3|Q1_real[5]~26_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \R3|Q3_real[4]~25\ : std_logic;
SIGNAL \R3|Q3_real[5]~26_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q1_real[4]~25\ : std_logic;
SIGNAL \R4|Q1_real[5]~26_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \I6_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[4]~25\ : std_logic;
SIGNAL \R2|Q6_imag[5]~26_combout\ : std_logic;
SIGNAL \I7_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[4]~25\ : std_logic;
SIGNAL \R2|Q7_imag[5]~26_combout\ : std_logic;
SIGNAL \R3|Q7_imag[4]~25\ : std_logic;
SIGNAL \R3|Q7_imag[5]~26_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \I4_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[4]~25\ : std_logic;
SIGNAL \R2|Q4_imag[5]~26_combout\ : std_logic;
SIGNAL \I5_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[4]~25\ : std_logic;
SIGNAL \R2|Q5_imag[5]~26_combout\ : std_logic;
SIGNAL \R3|Q5_imag[4]~25\ : std_logic;
SIGNAL \R3|Q5_imag[5]~26_combout\ : std_logic;
SIGNAL \R4|Q5_imag[4]~25\ : std_logic;
SIGNAL \R4|Q5_imag[5]~26_combout\ : std_logic;
SIGNAL \R4|Q5_imag[5]~feeder_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~7\ : std_logic;
SIGNAL \L3|b2|u1|Add0~8_combout\ : std_logic;
SIGNAL \R5|Q1_real[4]~25\ : std_logic;
SIGNAL \R5|Q1_real[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[2]~2_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \I4_imag[6]~input_o\ : std_logic;
SIGNAL \R2|Q4_imag[5]~27\ : std_logic;
SIGNAL \R2|Q4_imag[6]~28_combout\ : std_logic;
SIGNAL \I5_imag[6]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[5]~27\ : std_logic;
SIGNAL \R2|Q5_imag[6]~28_combout\ : std_logic;
SIGNAL \R3|Q5_imag[5]~27\ : std_logic;
SIGNAL \R3|Q5_imag[6]~28_combout\ : std_logic;
SIGNAL \I6_imag[6]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[5]~27\ : std_logic;
SIGNAL \R2|Q6_imag[6]~28_combout\ : std_logic;
SIGNAL \I7_imag[6]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[5]~27\ : std_logic;
SIGNAL \R2|Q7_imag[6]~28_combout\ : std_logic;
SIGNAL \R3|Q7_imag[5]~27\ : std_logic;
SIGNAL \R3|Q7_imag[6]~28_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q5_imag[5]~27\ : std_logic;
SIGNAL \R4|Q5_imag[6]~28_combout\ : std_logic;
SIGNAL \R4|Q5_imag[6]~feeder_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~9\ : std_logic;
SIGNAL \L3|b2|u1|Add0~10_combout\ : std_logic;
SIGNAL \R3|Q1_real[5]~27\ : std_logic;
SIGNAL \R3|Q1_real[6]~28_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \R3|Q3_real[5]~27\ : std_logic;
SIGNAL \R3|Q3_real[6]~28_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q1_real[5]~27\ : std_logic;
SIGNAL \R4|Q1_real[6]~28_combout\ : std_logic;
SIGNAL \R5|Q1_real[5]~27\ : std_logic;
SIGNAL \R5|Q1_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[3]~3_combout\ : std_logic;
SIGNAL \R3|Q1_real[6]~29\ : std_logic;
SIGNAL \R3|Q1_real[7]~30_combout\ : std_logic;
SIGNAL \R3|Q3_real[6]~29\ : std_logic;
SIGNAL \R3|Q3_real[7]~30_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q1_real[6]~29\ : std_logic;
SIGNAL \R4|Q1_real[7]~30_combout\ : std_logic;
SIGNAL \I4_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[6]~29\ : std_logic;
SIGNAL \R2|Q4_imag[7]~30_combout\ : std_logic;
SIGNAL \I5_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[6]~29\ : std_logic;
SIGNAL \R2|Q5_imag[7]~30_combout\ : std_logic;
SIGNAL \R3|Q5_imag[6]~29\ : std_logic;
SIGNAL \R3|Q5_imag[7]~30_combout\ : std_logic;
SIGNAL \I6_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[6]~29\ : std_logic;
SIGNAL \R2|Q6_imag[7]~30_combout\ : std_logic;
SIGNAL \I7_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[6]~29\ : std_logic;
SIGNAL \R2|Q7_imag[7]~30_combout\ : std_logic;
SIGNAL \R3|Q7_imag[6]~29\ : std_logic;
SIGNAL \R3|Q7_imag[7]~30_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q5_imag[6]~29\ : std_logic;
SIGNAL \R4|Q5_imag[7]~30_combout\ : std_logic;
SIGNAL \R4|Q5_imag[7]~feeder_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~11\ : std_logic;
SIGNAL \L3|b2|u1|Add0~12_combout\ : std_logic;
SIGNAL \R5|Q1_real[6]~29\ : std_logic;
SIGNAL \R5|Q1_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[4]~4_combout\ : std_logic;
SIGNAL \I4_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[7]~31\ : std_logic;
SIGNAL \R2|Q4_imag[8]~32_combout\ : std_logic;
SIGNAL \I5_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[7]~31\ : std_logic;
SIGNAL \R2|Q5_imag[8]~32_combout\ : std_logic;
SIGNAL \R3|Q5_imag[7]~31\ : std_logic;
SIGNAL \R3|Q5_imag[8]~32_combout\ : std_logic;
SIGNAL \I7_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[7]~31\ : std_logic;
SIGNAL \R2|Q7_imag[8]~32_combout\ : std_logic;
SIGNAL \I6_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[7]~31\ : std_logic;
SIGNAL \R2|Q6_imag[8]~32_combout\ : std_logic;
SIGNAL \R3|Q7_imag[7]~31\ : std_logic;
SIGNAL \R3|Q7_imag[8]~32_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R4|Q5_imag[7]~31\ : std_logic;
SIGNAL \R4|Q5_imag[8]~32_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~13\ : std_logic;
SIGNAL \L3|b2|u1|Add0~14_combout\ : std_logic;
SIGNAL \R3|Q3_real[7]~31\ : std_logic;
SIGNAL \R3|Q3_real[8]~32_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R3|Q1_real[7]~31\ : std_logic;
SIGNAL \R3|Q1_real[8]~32_combout\ : std_logic;
SIGNAL \R4|Q1_real[7]~31\ : std_logic;
SIGNAL \R4|Q1_real[8]~32_combout\ : std_logic;
SIGNAL \R5|Q1_real[7]~31\ : std_logic;
SIGNAL \R5|Q1_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[5]~5_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R3|Q3_real[8]~33\ : std_logic;
SIGNAL \R3|Q3_real[9]~34_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R3|Q1_real[8]~33\ : std_logic;
SIGNAL \R3|Q1_real[9]~34_combout\ : std_logic;
SIGNAL \R4|Q1_real[8]~33\ : std_logic;
SIGNAL \R4|Q1_real[9]~34_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \I4_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[8]~33\ : std_logic;
SIGNAL \R2|Q4_imag[9]~34_combout\ : std_logic;
SIGNAL \I5_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[8]~33\ : std_logic;
SIGNAL \R2|Q5_imag[9]~34_combout\ : std_logic;
SIGNAL \R3|Q5_imag[8]~33\ : std_logic;
SIGNAL \R3|Q5_imag[9]~34_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \I7_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[8]~33\ : std_logic;
SIGNAL \R2|Q7_imag[9]~34_combout\ : std_logic;
SIGNAL \I6_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[8]~33\ : std_logic;
SIGNAL \R2|Q6_imag[9]~34_combout\ : std_logic;
SIGNAL \R3|Q7_imag[8]~33\ : std_logic;
SIGNAL \R3|Q7_imag[9]~34_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q5_imag[8]~33\ : std_logic;
SIGNAL \R4|Q5_imag[9]~34_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~15\ : std_logic;
SIGNAL \L3|b2|u1|Add0~16_combout\ : std_logic;
SIGNAL \R5|Q1_real[8]~33\ : std_logic;
SIGNAL \R5|Q1_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[6]~6_combout\ : std_logic;
SIGNAL \I4_imag[10]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[9]~35\ : std_logic;
SIGNAL \R2|Q4_imag[10]~36_combout\ : std_logic;
SIGNAL \I5_imag[10]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[9]~35\ : std_logic;
SIGNAL \R2|Q5_imag[10]~36_combout\ : std_logic;
SIGNAL \R3|Q5_imag[9]~35\ : std_logic;
SIGNAL \R3|Q5_imag[10]~36_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \I7_imag[10]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[9]~35\ : std_logic;
SIGNAL \R2|Q7_imag[10]~36_combout\ : std_logic;
SIGNAL \I6_imag[10]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[9]~35\ : std_logic;
SIGNAL \R2|Q6_imag[10]~36_combout\ : std_logic;
SIGNAL \R3|Q7_imag[9]~35\ : std_logic;
SIGNAL \R3|Q7_imag[10]~36_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q5_imag[9]~35\ : std_logic;
SIGNAL \R4|Q5_imag[10]~36_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~17\ : std_logic;
SIGNAL \L3|b2|u1|Add0~18_combout\ : std_logic;
SIGNAL \R3|Q1_real[9]~35\ : std_logic;
SIGNAL \R3|Q1_real[10]~36_combout\ : std_logic;
SIGNAL \R3|Q3_real[9]~35\ : std_logic;
SIGNAL \R3|Q3_real[10]~36_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q1_real[9]~35\ : std_logic;
SIGNAL \R4|Q1_real[10]~36_combout\ : std_logic;
SIGNAL \R5|Q1_real[9]~35\ : std_logic;
SIGNAL \R5|Q1_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[7]~7_combout\ : std_logic;
SIGNAL \R3|Q1_real[10]~37\ : std_logic;
SIGNAL \R3|Q1_real[11]~38_combout\ : std_logic;
SIGNAL \R3|Q3_real[10]~37\ : std_logic;
SIGNAL \R3|Q3_real[11]~38_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q1_real[10]~37\ : std_logic;
SIGNAL \R4|Q1_real[11]~38_combout\ : std_logic;
SIGNAL \I4_imag[11]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[10]~37\ : std_logic;
SIGNAL \R2|Q4_imag[11]~38_combout\ : std_logic;
SIGNAL \I5_imag[11]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[10]~37\ : std_logic;
SIGNAL \R2|Q5_imag[11]~38_combout\ : std_logic;
SIGNAL \R3|Q5_imag[10]~37\ : std_logic;
SIGNAL \R3|Q5_imag[11]~38_combout\ : std_logic;
SIGNAL \I7_imag[11]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[10]~37\ : std_logic;
SIGNAL \R2|Q7_imag[11]~38_combout\ : std_logic;
SIGNAL \I6_imag[11]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[10]~37\ : std_logic;
SIGNAL \R2|Q6_imag[11]~38_combout\ : std_logic;
SIGNAL \R3|Q7_imag[10]~37\ : std_logic;
SIGNAL \R3|Q7_imag[11]~38_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q5_imag[10]~37\ : std_logic;
SIGNAL \R4|Q5_imag[11]~38_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~19\ : std_logic;
SIGNAL \L3|b2|u1|Add0~20_combout\ : std_logic;
SIGNAL \R5|Q1_real[10]~37\ : std_logic;
SIGNAL \R5|Q1_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[8]~8_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \I7_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[11]~39\ : std_logic;
SIGNAL \R2|Q7_imag[12]~40_combout\ : std_logic;
SIGNAL \I6_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[11]~39\ : std_logic;
SIGNAL \R2|Q6_imag[12]~40_combout\ : std_logic;
SIGNAL \R3|Q7_imag[11]~39\ : std_logic;
SIGNAL \R3|Q7_imag[12]~40_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \I5_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[11]~39\ : std_logic;
SIGNAL \R2|Q5_imag[12]~40_combout\ : std_logic;
SIGNAL \I4_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[11]~39\ : std_logic;
SIGNAL \R2|Q4_imag[12]~40_combout\ : std_logic;
SIGNAL \R3|Q5_imag[11]~39\ : std_logic;
SIGNAL \R3|Q5_imag[12]~40_combout\ : std_logic;
SIGNAL \R4|Q5_imag[11]~39\ : std_logic;
SIGNAL \R4|Q5_imag[12]~40_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~21\ : std_logic;
SIGNAL \L3|b2|u1|Add0~22_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \R3|Q3_real[11]~39\ : std_logic;
SIGNAL \R3|Q3_real[12]~40_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R3|Q1_real[11]~39\ : std_logic;
SIGNAL \R3|Q1_real[12]~40_combout\ : std_logic;
SIGNAL \R4|Q1_real[11]~39\ : std_logic;
SIGNAL \R4|Q1_real[12]~40_combout\ : std_logic;
SIGNAL \R5|Q1_real[11]~39\ : std_logic;
SIGNAL \R5|Q1_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[9]~9_combout\ : std_logic;
SIGNAL \I5_imag[13]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[12]~41\ : std_logic;
SIGNAL \R2|Q5_imag[13]~42_combout\ : std_logic;
SIGNAL \I4_imag[13]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[12]~41\ : std_logic;
SIGNAL \R2|Q4_imag[13]~42_combout\ : std_logic;
SIGNAL \R3|Q5_imag[12]~41\ : std_logic;
SIGNAL \R3|Q5_imag[13]~42_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \I6_imag[13]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[12]~41\ : std_logic;
SIGNAL \R2|Q6_imag[13]~42_combout\ : std_logic;
SIGNAL \I7_imag[13]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[12]~41\ : std_logic;
SIGNAL \R2|Q7_imag[13]~42_combout\ : std_logic;
SIGNAL \R3|Q7_imag[12]~41\ : std_logic;
SIGNAL \R3|Q7_imag[13]~42_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R4|Q5_imag[12]~41\ : std_logic;
SIGNAL \R4|Q5_imag[13]~42_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~23\ : std_logic;
SIGNAL \L3|b2|u1|Add0~24_combout\ : std_logic;
SIGNAL \R3|Q3_real[12]~41\ : std_logic;
SIGNAL \R3|Q3_real[13]~42_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R3|Q1_real[12]~41\ : std_logic;
SIGNAL \R3|Q1_real[13]~42_combout\ : std_logic;
SIGNAL \R4|Q1_real[12]~41\ : std_logic;
SIGNAL \R4|Q1_real[13]~42_combout\ : std_logic;
SIGNAL \R5|Q1_real[12]~41\ : std_logic;
SIGNAL \R5|Q1_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[10]~10_combout\ : std_logic;
SIGNAL \R6|Q1_real[10]~feeder_combout\ : std_logic;
SIGNAL \I4_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[13]~43\ : std_logic;
SIGNAL \R2|Q4_imag[14]~44_combout\ : std_logic;
SIGNAL \I5_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[13]~43\ : std_logic;
SIGNAL \R2|Q5_imag[14]~44_combout\ : std_logic;
SIGNAL \R3|Q5_imag[13]~43\ : std_logic;
SIGNAL \R3|Q5_imag[14]~44_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \I6_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[13]~43\ : std_logic;
SIGNAL \R2|Q6_imag[14]~44_combout\ : std_logic;
SIGNAL \I7_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[13]~43\ : std_logic;
SIGNAL \R2|Q7_imag[14]~44_combout\ : std_logic;
SIGNAL \R3|Q7_imag[13]~43\ : std_logic;
SIGNAL \R3|Q7_imag[14]~44_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R4|Q5_imag[13]~43\ : std_logic;
SIGNAL \R4|Q5_imag[14]~44_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~25\ : std_logic;
SIGNAL \L3|b2|u1|Add0~26_combout\ : std_logic;
SIGNAL \R3|Q3_real[13]~43\ : std_logic;
SIGNAL \R3|Q3_real[14]~44_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R3|Q1_real[13]~43\ : std_logic;
SIGNAL \R3|Q1_real[14]~44_combout\ : std_logic;
SIGNAL \R4|Q1_real[13]~43\ : std_logic;
SIGNAL \R4|Q1_real[14]~44_combout\ : std_logic;
SIGNAL \R5|Q1_real[13]~43\ : std_logic;
SIGNAL \R5|Q1_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[11]~11_combout\ : std_logic;
SIGNAL \R3|Q1_real[14]~45\ : std_logic;
SIGNAL \R3|Q1_real[15]~46_combout\ : std_logic;
SIGNAL \R3|Q3_real[14]~45\ : std_logic;
SIGNAL \R3|Q3_real[15]~46_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \R4|Q1_real[14]~45\ : std_logic;
SIGNAL \R4|Q1_real[15]~46_combout\ : std_logic;
SIGNAL \I5_imag[15]~input_o\ : std_logic;
SIGNAL \R1|Q5_imag[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q5_imag[14]~45\ : std_logic;
SIGNAL \R2|Q5_imag[15]~46_combout\ : std_logic;
SIGNAL \I4_imag[15]~input_o\ : std_logic;
SIGNAL \R1|Q4_imag[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q4_imag[14]~45\ : std_logic;
SIGNAL \R2|Q4_imag[15]~46_combout\ : std_logic;
SIGNAL \R3|Q5_imag[14]~45\ : std_logic;
SIGNAL \R3|Q5_imag[15]~46_combout\ : std_logic;
SIGNAL \I7_imag[15]~input_o\ : std_logic;
SIGNAL \R1|Q7_imag[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q7_imag[14]~45\ : std_logic;
SIGNAL \R2|Q7_imag[15]~46_combout\ : std_logic;
SIGNAL \I6_imag[15]~input_o\ : std_logic;
SIGNAL \R1|Q6_imag[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q6_imag[14]~45\ : std_logic;
SIGNAL \R2|Q6_imag[15]~46_combout\ : std_logic;
SIGNAL \R3|Q7_imag[14]~45\ : std_logic;
SIGNAL \R3|Q7_imag[15]~46_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \R4|Q5_imag[14]~45\ : std_logic;
SIGNAL \R4|Q5_imag[15]~46_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \L3|b2|u1|Add0~27\ : std_logic;
SIGNAL \L3|b2|u1|Add0~28_combout\ : std_logic;
SIGNAL \R5|Q1_real[14]~45\ : std_logic;
SIGNAL \R5|Q1_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O1_real[14]~14_combout\ : std_logic;
SIGNAL \R6|Q1_real[15]~feeder_combout\ : std_logic;
SIGNAL \R4|Q2_real[0]~17\ : std_logic;
SIGNAL \R4|Q2_real[1]~19\ : std_logic;
SIGNAL \R4|Q2_real[2]~21\ : std_logic;
SIGNAL \R4|Q2_real[3]~22_combout\ : std_logic;
SIGNAL \R4|Q6_real[0]~17\ : std_logic;
SIGNAL \R4|Q6_real[1]~19\ : std_logic;
SIGNAL \R4|Q6_real[2]~21\ : std_logic;
SIGNAL \R4|Q6_real[3]~22_combout\ : std_logic;
SIGNAL \R4|Q6_real[2]~20_combout\ : std_logic;
SIGNAL \R4|Q6_real[0]~16_combout\ : std_logic;
SIGNAL \R4|Q6_real[1]~18_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ : std_logic;
SIGNAL \R4|Q2_real[2]~20_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\ : std_logic;
SIGNAL \R4|Q2_real[1]~18_combout\ : std_logic;
SIGNAL \R4|Q2_real[0]~16_combout\ : std_logic;
SIGNAL \R5|Q2_real[0]~17\ : std_logic;
SIGNAL \R5|Q2_real[1]~19\ : std_logic;
SIGNAL \R5|Q2_real[2]~21\ : std_logic;
SIGNAL \R5|Q2_real[3]~22_combout\ : std_logic;
SIGNAL \R5|Q2_real[0]~16_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[0]~0_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \R4|Q6_real[3]~23\ : std_logic;
SIGNAL \R4|Q6_real[4]~24_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R4|Q2_real[3]~23\ : std_logic;
SIGNAL \R4|Q2_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q2_real[3]~23\ : std_logic;
SIGNAL \R5|Q2_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q2_real[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[1]~1_combout\ : std_logic;
SIGNAL \R6|Q2_real[1]~feeder_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \R4|Q6_real[4]~25\ : std_logic;
SIGNAL \R4|Q6_real[5]~26_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q2_real[4]~25\ : std_logic;
SIGNAL \R4|Q2_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q2_real[4]~25\ : std_logic;
SIGNAL \R5|Q2_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q2_real[2]~20_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[2]~2_combout\ : std_logic;
SIGNAL \R4|Q2_real[5]~27\ : std_logic;
SIGNAL \R4|Q2_real[6]~28_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \R4|Q6_real[5]~27\ : std_logic;
SIGNAL \R4|Q6_real[6]~28_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R5|Q2_real[5]~27\ : std_logic;
SIGNAL \R5|Q2_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[3]~3_combout\ : std_logic;
SIGNAL \R4|Q2_real[6]~29\ : std_logic;
SIGNAL \R4|Q2_real[7]~30_combout\ : std_logic;
SIGNAL \R4|Q6_real[6]~29\ : std_logic;
SIGNAL \R4|Q6_real[7]~30_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R5|Q2_real[6]~29\ : std_logic;
SIGNAL \R5|Q2_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[4]~4_combout\ : std_logic;
SIGNAL \R4|Q6_real[7]~31\ : std_logic;
SIGNAL \R4|Q6_real[8]~32_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R4|Q2_real[7]~31\ : std_logic;
SIGNAL \R4|Q2_real[8]~32_combout\ : std_logic;
SIGNAL \R5|Q2_real[7]~31\ : std_logic;
SIGNAL \R5|Q2_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[5]~5_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R4|Q6_real[8]~33\ : std_logic;
SIGNAL \R4|Q6_real[9]~34_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q2_real[8]~33\ : std_logic;
SIGNAL \R4|Q2_real[9]~34_combout\ : std_logic;
SIGNAL \R5|Q2_real[8]~33\ : std_logic;
SIGNAL \R5|Q2_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[6]~6_combout\ : std_logic;
SIGNAL \R4|Q2_real[9]~35\ : std_logic;
SIGNAL \R4|Q2_real[10]~36_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R4|Q6_real[9]~35\ : std_logic;
SIGNAL \R4|Q6_real[10]~36_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R5|Q2_real[9]~35\ : std_logic;
SIGNAL \R5|Q2_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[7]~7_combout\ : std_logic;
SIGNAL \R4|Q6_real[10]~37\ : std_logic;
SIGNAL \R4|Q6_real[11]~38_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q2_real[10]~37\ : std_logic;
SIGNAL \R4|Q2_real[11]~38_combout\ : std_logic;
SIGNAL \R5|Q2_real[10]~37\ : std_logic;
SIGNAL \R5|Q2_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[8]~8_combout\ : std_logic;
SIGNAL \R4|Q2_real[11]~39\ : std_logic;
SIGNAL \R4|Q2_real[12]~40_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \R4|Q6_real[11]~39\ : std_logic;
SIGNAL \R4|Q6_real[12]~40_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R5|Q2_real[11]~39\ : std_logic;
SIGNAL \R5|Q2_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[9]~9_combout\ : std_logic;
SIGNAL \R4|Q2_real[12]~41\ : std_logic;
SIGNAL \R4|Q2_real[13]~42_combout\ : std_logic;
SIGNAL \R4|Q6_real[12]~41\ : std_logic;
SIGNAL \R4|Q6_real[13]~42_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R5|Q2_real[12]~41\ : std_logic;
SIGNAL \R5|Q2_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[10]~10_combout\ : std_logic;
SIGNAL \R6|Q2_real[10]~feeder_combout\ : std_logic;
SIGNAL \R4|Q6_real[13]~43\ : std_logic;
SIGNAL \R4|Q6_real[14]~44_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R4|Q2_real[13]~43\ : std_logic;
SIGNAL \R4|Q2_real[14]~44_combout\ : std_logic;
SIGNAL \R5|Q2_real[13]~43\ : std_logic;
SIGNAL \R5|Q2_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[11]~11_combout\ : std_logic;
SIGNAL \R4|Q2_real[14]~45\ : std_logic;
SIGNAL \R4|Q2_real[15]~46_combout\ : std_logic;
SIGNAL \R4|Q6_real[14]~45\ : std_logic;
SIGNAL \R4|Q6_real[15]~46_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \R5|Q2_real[14]~45\ : std_logic;
SIGNAL \R5|Q2_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O2_real[14]~14_combout\ : std_logic;
SIGNAL \R6|Q2_real[15]~feeder_combout\ : std_logic;
SIGNAL \R4|Q3_real[0]~17\ : std_logic;
SIGNAL \R4|Q3_real[1]~19\ : std_logic;
SIGNAL \R4|Q3_real[2]~21\ : std_logic;
SIGNAL \R4|Q3_real[3]~22_combout\ : std_logic;
SIGNAL \R3|Q5_real[0]~17\ : std_logic;
SIGNAL \R3|Q5_real[1]~19\ : std_logic;
SIGNAL \R3|Q5_real[2]~21\ : std_logic;
SIGNAL \R3|Q5_real[3]~22_combout\ : std_logic;
SIGNAL \R3|Q7_real[0]~17\ : std_logic;
SIGNAL \R3|Q7_real[1]~19\ : std_logic;
SIGNAL \R3|Q7_real[2]~21\ : std_logic;
SIGNAL \R3|Q7_real[3]~22_combout\ : std_logic;
SIGNAL \R3|Q7_real[2]~20_combout\ : std_logic;
SIGNAL \R3|Q7_real[0]~16_combout\ : std_logic;
SIGNAL \R3|Q7_real[1]~18_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ : std_logic;
SIGNAL \R3|Q5_real[2]~20_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\ : std_logic;
SIGNAL \R3|Q5_real[1]~18_combout\ : std_logic;
SIGNAL \R3|Q5_real[0]~16_combout\ : std_logic;
SIGNAL \R3|Q5_real[0]~feeder_combout\ : std_logic;
SIGNAL \R4|Q7_real[0]~17\ : std_logic;
SIGNAL \R4|Q7_real[1]~19\ : std_logic;
SIGNAL \R4|Q7_real[2]~21\ : std_logic;
SIGNAL \R4|Q7_real[3]~22_combout\ : std_logic;
SIGNAL \R4|Q7_imag[0]~17\ : std_logic;
SIGNAL \R4|Q7_imag[1]~19\ : std_logic;
SIGNAL \R4|Q7_imag[2]~21\ : std_logic;
SIGNAL \R4|Q7_imag[3]~22_combout\ : std_logic;
SIGNAL \R4|Q7_imag[2]~20_combout\ : std_logic;
SIGNAL \R4|Q7_real[2]~20_combout\ : std_logic;
SIGNAL \R4|Q7_real[1]~18_combout\ : std_logic;
SIGNAL \R4|Q7_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q7_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q7_real[0]~16_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~1\ : std_logic;
SIGNAL \L3|b4|u1|Add0~3\ : std_logic;
SIGNAL \L3|b4|u1|Add0~5\ : std_logic;
SIGNAL \L3|b4|u1|Add0~6_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~4_combout\ : std_logic;
SIGNAL \R4|Q3_real[2]~20_combout\ : std_logic;
SIGNAL \R4|Q3_real[1]~18_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~2_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~0_combout\ : std_logic;
SIGNAL \R4|Q3_real[0]~16_combout\ : std_logic;
SIGNAL \R5|Q3_real[0]~17\ : std_logic;
SIGNAL \R5|Q3_real[1]~19\ : std_logic;
SIGNAL \R5|Q3_real[2]~21\ : std_logic;
SIGNAL \R5|Q3_real[3]~22_combout\ : std_logic;
SIGNAL \R5|Q3_real[0]~16_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[0]~0_combout\ : std_logic;
SIGNAL \R5|Q3_real[1]~18_combout\ : std_logic;
SIGNAL \R4|Q7_imag[3]~23\ : std_logic;
SIGNAL \R4|Q7_imag[4]~24_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \R3|Q7_real[3]~23\ : std_logic;
SIGNAL \R3|Q7_real[4]~24_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R3|Q5_real[3]~23\ : std_logic;
SIGNAL \R3|Q5_real[4]~24_combout\ : std_logic;
SIGNAL \R4|Q7_real[3]~23\ : std_logic;
SIGNAL \R4|Q7_real[4]~24_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~7\ : std_logic;
SIGNAL \L3|b4|u1|Add0~8_combout\ : std_logic;
SIGNAL \R4|Q3_real[3]~23\ : std_logic;
SIGNAL \R4|Q3_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q3_real[3]~23\ : std_logic;
SIGNAL \R5|Q3_real[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[1]~1_combout\ : std_logic;
SIGNAL \R3|Q5_real[4]~25\ : std_logic;
SIGNAL \R3|Q5_real[5]~26_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \R3|Q7_real[4]~25\ : std_logic;
SIGNAL \R3|Q7_real[5]~26_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q7_real[4]~25\ : std_logic;
SIGNAL \R4|Q7_real[5]~26_combout\ : std_logic;
SIGNAL \R4|Q7_imag[4]~25\ : std_logic;
SIGNAL \R4|Q7_imag[5]~26_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~9\ : std_logic;
SIGNAL \L3|b4|u1|Add0~10_combout\ : std_logic;
SIGNAL \R4|Q3_real[4]~25\ : std_logic;
SIGNAL \R4|Q3_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q3_real[4]~25\ : std_logic;
SIGNAL \R5|Q3_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q3_real[2]~20_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[2]~2_combout\ : std_logic;
SIGNAL \R4|Q3_real[5]~27\ : std_logic;
SIGNAL \R4|Q3_real[6]~28_combout\ : std_logic;
SIGNAL \R4|Q7_imag[5]~27\ : std_logic;
SIGNAL \R4|Q7_imag[6]~28_combout\ : std_logic;
SIGNAL \R3|Q5_real[5]~27\ : std_logic;
SIGNAL \R3|Q5_real[6]~28_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \R3|Q7_real[5]~27\ : std_logic;
SIGNAL \R3|Q7_real[6]~28_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q7_real[5]~27\ : std_logic;
SIGNAL \R4|Q7_real[6]~28_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~11\ : std_logic;
SIGNAL \L3|b4|u1|Add0~12_combout\ : std_logic;
SIGNAL \R5|Q3_real[5]~27\ : std_logic;
SIGNAL \R5|Q3_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[3]~3_combout\ : std_logic;
SIGNAL \R4|Q3_real[6]~29\ : std_logic;
SIGNAL \R4|Q3_real[7]~30_combout\ : std_logic;
SIGNAL \R4|Q7_imag[6]~29\ : std_logic;
SIGNAL \R4|Q7_imag[7]~30_combout\ : std_logic;
SIGNAL \R3|Q5_real[6]~29\ : std_logic;
SIGNAL \R3|Q5_real[7]~30_combout\ : std_logic;
SIGNAL \R3|Q7_real[6]~29\ : std_logic;
SIGNAL \R3|Q7_real[7]~30_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q7_real[6]~29\ : std_logic;
SIGNAL \R4|Q7_real[7]~30_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~13\ : std_logic;
SIGNAL \L3|b4|u1|Add0~14_combout\ : std_logic;
SIGNAL \R5|Q3_real[6]~29\ : std_logic;
SIGNAL \R5|Q3_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[4]~4_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R3|Q7_real[7]~31\ : std_logic;
SIGNAL \R3|Q7_real[8]~32_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R3|Q5_real[7]~31\ : std_logic;
SIGNAL \R3|Q5_real[8]~32_combout\ : std_logic;
SIGNAL \R4|Q7_real[7]~31\ : std_logic;
SIGNAL \R4|Q7_real[8]~32_combout\ : std_logic;
SIGNAL \R4|Q7_imag[7]~31\ : std_logic;
SIGNAL \R4|Q7_imag[8]~32_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~15\ : std_logic;
SIGNAL \L3|b4|u1|Add0~16_combout\ : std_logic;
SIGNAL \R4|Q3_real[7]~31\ : std_logic;
SIGNAL \R4|Q3_real[8]~32_combout\ : std_logic;
SIGNAL \R5|Q3_real[7]~31\ : std_logic;
SIGNAL \R5|Q3_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[5]~5_combout\ : std_logic;
SIGNAL \R4|Q3_real[8]~33\ : std_logic;
SIGNAL \R4|Q3_real[9]~34_combout\ : std_logic;
SIGNAL \R3|Q5_real[8]~33\ : std_logic;
SIGNAL \R3|Q5_real[9]~34_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R3|Q7_real[8]~33\ : std_logic;
SIGNAL \R3|Q7_real[9]~34_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q7_real[8]~33\ : std_logic;
SIGNAL \R4|Q7_real[9]~34_combout\ : std_logic;
SIGNAL \R4|Q7_imag[8]~33\ : std_logic;
SIGNAL \R4|Q7_imag[9]~34_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~17\ : std_logic;
SIGNAL \L3|b4|u1|Add0~18_combout\ : std_logic;
SIGNAL \R5|Q3_real[8]~33\ : std_logic;
SIGNAL \R5|Q3_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[6]~6_combout\ : std_logic;
SIGNAL \R4|Q3_real[9]~35\ : std_logic;
SIGNAL \R4|Q3_real[10]~36_combout\ : std_logic;
SIGNAL \R4|Q7_imag[9]~35\ : std_logic;
SIGNAL \R4|Q7_imag[10]~36_combout\ : std_logic;
SIGNAL \R3|Q5_real[9]~35\ : std_logic;
SIGNAL \R3|Q5_real[10]~36_combout\ : std_logic;
SIGNAL \R3|Q7_real[9]~35\ : std_logic;
SIGNAL \R3|Q7_real[10]~36_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q7_real[9]~35\ : std_logic;
SIGNAL \R4|Q7_real[10]~36_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~19\ : std_logic;
SIGNAL \L3|b4|u1|Add0~20_combout\ : std_logic;
SIGNAL \R5|Q3_real[9]~35\ : std_logic;
SIGNAL \R5|Q3_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[7]~7_combout\ : std_logic;
SIGNAL \R3|Q7_real[10]~37\ : std_logic;
SIGNAL \R3|Q7_real[11]~38_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R3|Q5_real[10]~37\ : std_logic;
SIGNAL \R3|Q5_real[11]~38_combout\ : std_logic;
SIGNAL \R4|Q7_real[10]~37\ : std_logic;
SIGNAL \R4|Q7_real[11]~38_combout\ : std_logic;
SIGNAL \R4|Q7_imag[10]~37\ : std_logic;
SIGNAL \R4|Q7_imag[11]~38_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~21\ : std_logic;
SIGNAL \L3|b4|u1|Add0~22_combout\ : std_logic;
SIGNAL \R4|Q3_real[10]~37\ : std_logic;
SIGNAL \R4|Q3_real[11]~38_combout\ : std_logic;
SIGNAL \R5|Q3_real[10]~37\ : std_logic;
SIGNAL \R5|Q3_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[8]~8_combout\ : std_logic;
SIGNAL \R4|Q3_real[11]~39\ : std_logic;
SIGNAL \R4|Q3_real[12]~40_combout\ : std_logic;
SIGNAL \R3|Q5_real[11]~39\ : std_logic;
SIGNAL \R3|Q5_real[12]~40_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \R3|Q7_real[11]~39\ : std_logic;
SIGNAL \R3|Q7_real[12]~40_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R4|Q7_real[11]~39\ : std_logic;
SIGNAL \R4|Q7_real[12]~40_combout\ : std_logic;
SIGNAL \R4|Q7_imag[11]~39\ : std_logic;
SIGNAL \R4|Q7_imag[12]~40_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~23\ : std_logic;
SIGNAL \L3|b4|u1|Add0~24_combout\ : std_logic;
SIGNAL \R5|Q3_real[11]~39\ : std_logic;
SIGNAL \R5|Q3_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[9]~9_combout\ : std_logic;
SIGNAL \R3|Q5_real[12]~41\ : std_logic;
SIGNAL \R3|Q5_real[13]~42_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \R3|Q7_real[12]~41\ : std_logic;
SIGNAL \R3|Q7_real[13]~42_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R4|Q7_real[12]~41\ : std_logic;
SIGNAL \R4|Q7_real[13]~42_combout\ : std_logic;
SIGNAL \R4|Q7_imag[12]~41\ : std_logic;
SIGNAL \R4|Q7_imag[13]~42_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~25\ : std_logic;
SIGNAL \L3|b4|u1|Add0~26_combout\ : std_logic;
SIGNAL \R4|Q3_real[12]~41\ : std_logic;
SIGNAL \R4|Q3_real[13]~42_combout\ : std_logic;
SIGNAL \R5|Q3_real[12]~41\ : std_logic;
SIGNAL \R5|Q3_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[10]~10_combout\ : std_logic;
SIGNAL \R4|Q3_real[13]~43\ : std_logic;
SIGNAL \R4|Q3_real[14]~44_combout\ : std_logic;
SIGNAL \R4|Q7_imag[13]~43\ : std_logic;
SIGNAL \R4|Q7_imag[14]~44_combout\ : std_logic;
SIGNAL \R3|Q5_real[13]~43\ : std_logic;
SIGNAL \R3|Q5_real[14]~44_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \R3|Q7_real[13]~43\ : std_logic;
SIGNAL \R3|Q7_real[14]~44_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R4|Q7_real[13]~43\ : std_logic;
SIGNAL \R4|Q7_real[14]~44_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~27\ : std_logic;
SIGNAL \L3|b4|u1|Add0~28_combout\ : std_logic;
SIGNAL \R5|Q3_real[13]~43\ : std_logic;
SIGNAL \R5|Q3_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[11]~11_combout\ : std_logic;
SIGNAL \R4|Q3_real[14]~45\ : std_logic;
SIGNAL \R4|Q3_real[15]~46_combout\ : std_logic;
SIGNAL \R3|Q5_real[14]~45\ : std_logic;
SIGNAL \R3|Q5_real[15]~46_combout\ : std_logic;
SIGNAL \R3|Q7_real[14]~45\ : std_logic;
SIGNAL \R3|Q7_real[15]~46_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \R4|Q7_real[14]~45\ : std_logic;
SIGNAL \R4|Q7_real[15]~46_combout\ : std_logic;
SIGNAL \R4|Q7_imag[14]~45\ : std_logic;
SIGNAL \R4|Q7_imag[15]~46_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add0~29\ : std_logic;
SIGNAL \L3|b4|u1|Add0~30_combout\ : std_logic;
SIGNAL \R5|Q3_real[14]~45\ : std_logic;
SIGNAL \R5|Q3_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O3_real[14]~14_combout\ : std_logic;
SIGNAL \R5|Q4_real[0]~16_combout\ : std_logic;
SIGNAL \R5|Q4_real[0]~17\ : std_logic;
SIGNAL \R5|Q4_real[1]~19\ : std_logic;
SIGNAL \R5|Q4_real[2]~21\ : std_logic;
SIGNAL \R5|Q4_real[3]~22_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[0]~0_combout\ : std_logic;
SIGNAL \R5|Q4_real[1]~18_combout\ : std_logic;
SIGNAL \R5|Q4_real[3]~23\ : std_logic;
SIGNAL \R5|Q4_real[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[1]~1_combout\ : std_logic;
SIGNAL \R5|Q4_real[2]~20_combout\ : std_logic;
SIGNAL \R5|Q4_real[4]~25\ : std_logic;
SIGNAL \R5|Q4_real[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[2]~2_combout\ : std_logic;
SIGNAL \R5|Q4_real[5]~27\ : std_logic;
SIGNAL \R5|Q4_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[3]~3_combout\ : std_logic;
SIGNAL \R5|Q4_real[6]~29\ : std_logic;
SIGNAL \R5|Q4_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[4]~4_combout\ : std_logic;
SIGNAL \R5|Q4_real[7]~31\ : std_logic;
SIGNAL \R5|Q4_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[5]~5_combout\ : std_logic;
SIGNAL \R5|Q4_real[8]~33\ : std_logic;
SIGNAL \R5|Q4_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[6]~6_combout\ : std_logic;
SIGNAL \R5|Q4_real[9]~35\ : std_logic;
SIGNAL \R5|Q4_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[7]~7_combout\ : std_logic;
SIGNAL \R5|Q4_real[10]~37\ : std_logic;
SIGNAL \R5|Q4_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[8]~8_combout\ : std_logic;
SIGNAL \R5|Q4_real[11]~39\ : std_logic;
SIGNAL \R5|Q4_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[9]~9_combout\ : std_logic;
SIGNAL \R5|Q4_real[12]~41\ : std_logic;
SIGNAL \R5|Q4_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[10]~10_combout\ : std_logic;
SIGNAL \R5|Q4_real[13]~43\ : std_logic;
SIGNAL \R5|Q4_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[11]~11_combout\ : std_logic;
SIGNAL \R5|Q4_real[14]~45\ : std_logic;
SIGNAL \R5|Q4_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O4_real[14]~14_combout\ : std_logic;
SIGNAL \R6|Q4_real[15]~feeder_combout\ : std_logic;
SIGNAL \R5|Q5_real[0]~17\ : std_logic;
SIGNAL \R5|Q5_real[1]~19\ : std_logic;
SIGNAL \R5|Q5_real[2]~21\ : std_logic;
SIGNAL \R5|Q5_real[3]~22_combout\ : std_logic;
SIGNAL \R5|Q5_real[0]~16_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[0]~0_combout\ : std_logic;
SIGNAL \R5|Q5_real[3]~23\ : std_logic;
SIGNAL \R5|Q5_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q5_real[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[1]~1_combout\ : std_logic;
SIGNAL \R5|Q5_real[4]~25\ : std_logic;
SIGNAL \R5|Q5_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q5_real[2]~20_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[2]~2_combout\ : std_logic;
SIGNAL \R5|Q5_real[5]~27\ : std_logic;
SIGNAL \R5|Q5_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[3]~3_combout\ : std_logic;
SIGNAL \R5|Q5_real[6]~29\ : std_logic;
SIGNAL \R5|Q5_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[4]~4_combout\ : std_logic;
SIGNAL \R5|Q5_real[7]~31\ : std_logic;
SIGNAL \R5|Q5_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[5]~5_combout\ : std_logic;
SIGNAL \R5|Q5_real[8]~33\ : std_logic;
SIGNAL \R5|Q5_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[6]~6_combout\ : std_logic;
SIGNAL \R5|Q5_real[9]~35\ : std_logic;
SIGNAL \R5|Q5_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[7]~7_combout\ : std_logic;
SIGNAL \R5|Q5_real[10]~37\ : std_logic;
SIGNAL \R5|Q5_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[8]~8_combout\ : std_logic;
SIGNAL \R5|Q5_real[11]~39\ : std_logic;
SIGNAL \R5|Q5_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[9]~9_combout\ : std_logic;
SIGNAL \R5|Q5_real[12]~41\ : std_logic;
SIGNAL \R5|Q5_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[10]~10_combout\ : std_logic;
SIGNAL \R5|Q5_real[13]~43\ : std_logic;
SIGNAL \R5|Q5_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[11]~11_combout\ : std_logic;
SIGNAL \R5|Q5_real[14]~45\ : std_logic;
SIGNAL \R5|Q5_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O5_real[14]~14_combout\ : std_logic;
SIGNAL \R6|Q5_real[15]~feeder_combout\ : std_logic;
SIGNAL \R5|Q6_real[0]~17\ : std_logic;
SIGNAL \R5|Q6_real[1]~19\ : std_logic;
SIGNAL \R5|Q6_real[2]~21\ : std_logic;
SIGNAL \R5|Q6_real[3]~22_combout\ : std_logic;
SIGNAL \R5|Q6_real[0]~16_combout\ : std_logic;
SIGNAL \R5|Q6_real[0]~feeder_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[0]~0_combout\ : std_logic;
SIGNAL \R5|Q6_real[3]~23\ : std_logic;
SIGNAL \R5|Q6_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q6_real[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[1]~1_combout\ : std_logic;
SIGNAL \R5|Q6_real[2]~20_combout\ : std_logic;
SIGNAL \R5|Q6_real[4]~25\ : std_logic;
SIGNAL \R5|Q6_real[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[2]~2_combout\ : std_logic;
SIGNAL \R5|Q6_real[5]~27\ : std_logic;
SIGNAL \R5|Q6_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[3]~3_combout\ : std_logic;
SIGNAL \R6|Q6_real[3]~feeder_combout\ : std_logic;
SIGNAL \R5|Q6_real[6]~29\ : std_logic;
SIGNAL \R5|Q6_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[4]~4_combout\ : std_logic;
SIGNAL \R6|Q6_real[4]~feeder_combout\ : std_logic;
SIGNAL \R5|Q6_real[7]~31\ : std_logic;
SIGNAL \R5|Q6_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[5]~5_combout\ : std_logic;
SIGNAL \R5|Q6_real[8]~33\ : std_logic;
SIGNAL \R5|Q6_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[6]~6_combout\ : std_logic;
SIGNAL \R5|Q6_real[9]~35\ : std_logic;
SIGNAL \R5|Q6_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[7]~7_combout\ : std_logic;
SIGNAL \R5|Q6_real[10]~37\ : std_logic;
SIGNAL \R5|Q6_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[8]~8_combout\ : std_logic;
SIGNAL \R5|Q6_real[11]~39\ : std_logic;
SIGNAL \R5|Q6_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[9]~9_combout\ : std_logic;
SIGNAL \R5|Q6_real[12]~41\ : std_logic;
SIGNAL \R5|Q6_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[10]~10_combout\ : std_logic;
SIGNAL \R5|Q6_real[13]~43\ : std_logic;
SIGNAL \R5|Q6_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[11]~11_combout\ : std_logic;
SIGNAL \R5|Q6_real[14]~45\ : std_logic;
SIGNAL \R5|Q6_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O6_real[14]~14_combout\ : std_logic;
SIGNAL \R5|Q7_real[0]~16_combout\ : std_logic;
SIGNAL \R5|Q7_real[0]~17\ : std_logic;
SIGNAL \R5|Q7_real[1]~19\ : std_logic;
SIGNAL \R5|Q7_real[2]~21\ : std_logic;
SIGNAL \R5|Q7_real[3]~22_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[0]~0_combout\ : std_logic;
SIGNAL \R5|Q7_real[3]~23\ : std_logic;
SIGNAL \R5|Q7_real[4]~24_combout\ : std_logic;
SIGNAL \R5|Q7_real[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[1]~1_combout\ : std_logic;
SIGNAL \R5|Q7_real[4]~25\ : std_logic;
SIGNAL \R5|Q7_real[5]~26_combout\ : std_logic;
SIGNAL \R5|Q7_real[2]~20_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[2]~2_combout\ : std_logic;
SIGNAL \R5|Q7_real[5]~27\ : std_logic;
SIGNAL \R5|Q7_real[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[3]~3_combout\ : std_logic;
SIGNAL \R5|Q7_real[6]~29\ : std_logic;
SIGNAL \R5|Q7_real[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[4]~4_combout\ : std_logic;
SIGNAL \R5|Q7_real[7]~31\ : std_logic;
SIGNAL \R5|Q7_real[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[5]~5_combout\ : std_logic;
SIGNAL \R5|Q7_real[8]~33\ : std_logic;
SIGNAL \R5|Q7_real[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[6]~6_combout\ : std_logic;
SIGNAL \R5|Q7_real[9]~35\ : std_logic;
SIGNAL \R5|Q7_real[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[7]~7_combout\ : std_logic;
SIGNAL \R5|Q7_real[10]~37\ : std_logic;
SIGNAL \R5|Q7_real[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[8]~8_combout\ : std_logic;
SIGNAL \R5|Q7_real[11]~39\ : std_logic;
SIGNAL \R5|Q7_real[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[9]~9_combout\ : std_logic;
SIGNAL \R5|Q7_real[12]~41\ : std_logic;
SIGNAL \R5|Q7_real[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[10]~10_combout\ : std_logic;
SIGNAL \R5|Q7_real[13]~43\ : std_logic;
SIGNAL \R5|Q7_real[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[11]~11_combout\ : std_logic;
SIGNAL \R5|Q7_real[14]~45\ : std_logic;
SIGNAL \R5|Q7_real[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O7_real[14]~14_combout\ : std_logic;
SIGNAL \R6|Q7_real[15]~feeder_combout\ : std_logic;
SIGNAL \R3|Q4_imag[0]~17\ : std_logic;
SIGNAL \R3|Q4_imag[1]~19\ : std_logic;
SIGNAL \R3|Q4_imag[2]~21\ : std_logic;
SIGNAL \R3|Q4_imag[3]~22_combout\ : std_logic;
SIGNAL \R3|Q6_imag[0]~17\ : std_logic;
SIGNAL \R3|Q6_imag[1]~19\ : std_logic;
SIGNAL \R3|Q6_imag[2]~21\ : std_logic;
SIGNAL \R3|Q6_imag[3]~22_combout\ : std_logic;
SIGNAL \R3|Q6_imag[2]~20_combout\ : std_logic;
SIGNAL \R3|Q4_imag[2]~20_combout\ : std_logic;
SIGNAL \R3|Q6_imag[1]~18_combout\ : std_logic;
SIGNAL \R3|Q4_imag[1]~18_combout\ : std_logic;
SIGNAL \R3|Q4_imag[0]~16_combout\ : std_logic;
SIGNAL \R3|Q6_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q4_imag[0]~17\ : std_logic;
SIGNAL \R4|Q4_imag[1]~19\ : std_logic;
SIGNAL \R4|Q4_imag[2]~21\ : std_logic;
SIGNAL \R4|Q4_imag[3]~22_combout\ : std_logic;
SIGNAL \I1_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[3]~feeder_combout\ : std_logic;
SIGNAL \I1_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[2]~feeder_combout\ : std_logic;
SIGNAL \I1_imag[1]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[1]~feeder_combout\ : std_logic;
SIGNAL \I1_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add1~0_combout\ : std_logic;
SIGNAL \R2|Q1_imag[0]~17\ : std_logic;
SIGNAL \R2|Q1_imag[1]~19\ : std_logic;
SIGNAL \R2|Q1_imag[2]~21\ : std_logic;
SIGNAL \R2|Q1_imag[3]~22_combout\ : std_logic;
SIGNAL \I0_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[3]~feeder_combout\ : std_logic;
SIGNAL \I0_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[2]~feeder_combout\ : std_logic;
SIGNAL \I0_imag[1]~input_o\ : std_logic;
SIGNAL \I0_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add0~0_combout\ : std_logic;
SIGNAL \R2|Q0_imag[0]~17\ : std_logic;
SIGNAL \R2|Q0_imag[1]~19\ : std_logic;
SIGNAL \R2|Q0_imag[2]~21\ : std_logic;
SIGNAL \R2|Q0_imag[3]~22_combout\ : std_logic;
SIGNAL \R2|Q1_imag[2]~20_combout\ : std_logic;
SIGNAL \R2|Q0_imag[2]~20_combout\ : std_logic;
SIGNAL \R2|Q0_imag[1]~18_combout\ : std_logic;
SIGNAL \R2|Q1_imag[1]~18_combout\ : std_logic;
SIGNAL \R2|Q0_imag[0]~16_combout\ : std_logic;
SIGNAL \R2|Q0_imag[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[0]~16_combout\ : std_logic;
SIGNAL \R3|Q0_imag[0]~17\ : std_logic;
SIGNAL \R3|Q0_imag[1]~19\ : std_logic;
SIGNAL \R3|Q0_imag[2]~21\ : std_logic;
SIGNAL \R3|Q0_imag[3]~22_combout\ : std_logic;
SIGNAL \I2_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[3]~feeder_combout\ : std_logic;
SIGNAL \I2_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[2]~feeder_combout\ : std_logic;
SIGNAL \I2_imag[1]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[1]~feeder_combout\ : std_logic;
SIGNAL \I2_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add2~0_combout\ : std_logic;
SIGNAL \R2|Q2_imag[0]~17\ : std_logic;
SIGNAL \R2|Q2_imag[1]~19\ : std_logic;
SIGNAL \R2|Q2_imag[2]~21\ : std_logic;
SIGNAL \R2|Q2_imag[3]~22_combout\ : std_logic;
SIGNAL \I3_imag[3]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[3]~feeder_combout\ : std_logic;
SIGNAL \I3_imag[2]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[2]~feeder_combout\ : std_logic;
SIGNAL \I3_imag[1]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[1]~feeder_combout\ : std_logic;
SIGNAL \I3_imag[0]~input_o\ : std_logic;
SIGNAL \IN_COV|Add3~0_combout\ : std_logic;
SIGNAL \R2|Q3_imag[0]~17\ : std_logic;
SIGNAL \R2|Q3_imag[1]~19\ : std_logic;
SIGNAL \R2|Q3_imag[2]~21\ : std_logic;
SIGNAL \R2|Q3_imag[3]~22_combout\ : std_logic;
SIGNAL \R2|Q2_imag[2]~20_combout\ : std_logic;
SIGNAL \R2|Q3_imag[2]~20_combout\ : std_logic;
SIGNAL \R2|Q3_imag[1]~18_combout\ : std_logic;
SIGNAL \R2|Q2_imag[1]~18_combout\ : std_logic;
SIGNAL \R2|Q2_imag[0]~16_combout\ : std_logic;
SIGNAL \R2|Q2_imag[0]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[0]~16_combout\ : std_logic;
SIGNAL \R3|Q2_imag[0]~17\ : std_logic;
SIGNAL \R3|Q2_imag[1]~19\ : std_logic;
SIGNAL \R3|Q2_imag[2]~21\ : std_logic;
SIGNAL \R3|Q2_imag[3]~22_combout\ : std_logic;
SIGNAL \R3|Q0_imag[2]~20_combout\ : std_logic;
SIGNAL \R3|Q2_imag[2]~20_combout\ : std_logic;
SIGNAL \R3|Q2_imag[1]~18_combout\ : std_logic;
SIGNAL \R3|Q0_imag[1]~18_combout\ : std_logic;
SIGNAL \R3|Q2_imag[0]~16_combout\ : std_logic;
SIGNAL \R3|Q0_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q0_imag[0]~17\ : std_logic;
SIGNAL \R4|Q0_imag[1]~19\ : std_logic;
SIGNAL \R4|Q0_imag[2]~21\ : std_logic;
SIGNAL \R4|Q0_imag[3]~22_combout\ : std_logic;
SIGNAL \R4|Q4_imag[2]~20_combout\ : std_logic;
SIGNAL \R4|Q0_imag[2]~20_combout\ : std_logic;
SIGNAL \R4|Q0_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q4_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q4_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q0_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q0_imag[0]~17\ : std_logic;
SIGNAL \R5|Q0_imag[1]~19\ : std_logic;
SIGNAL \R5|Q0_imag[2]~21\ : std_logic;
SIGNAL \R5|Q0_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q0_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q0_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q0_imag[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add0~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add0~4_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[0]~0_combout\ : std_logic;
SIGNAL \R3|Q6_imag[3]~23\ : std_logic;
SIGNAL \R3|Q6_imag[4]~24_combout\ : std_logic;
SIGNAL \R3|Q4_imag[3]~23\ : std_logic;
SIGNAL \R3|Q4_imag[4]~24_combout\ : std_logic;
SIGNAL \R4|Q4_imag[3]~23\ : std_logic;
SIGNAL \R4|Q4_imag[4]~24_combout\ : std_logic;
SIGNAL \I1_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[3]~23\ : std_logic;
SIGNAL \R2|Q1_imag[4]~24_combout\ : std_logic;
SIGNAL \I0_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[3]~23\ : std_logic;
SIGNAL \R2|Q0_imag[4]~24_combout\ : std_logic;
SIGNAL \R3|Q0_imag[3]~23\ : std_logic;
SIGNAL \R3|Q0_imag[4]~24_combout\ : std_logic;
SIGNAL \I3_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[3]~23\ : std_logic;
SIGNAL \R2|Q3_imag[4]~24_combout\ : std_logic;
SIGNAL \I2_imag[4]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[4]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[3]~23\ : std_logic;
SIGNAL \R2|Q2_imag[4]~24_combout\ : std_logic;
SIGNAL \R3|Q2_imag[3]~23\ : std_logic;
SIGNAL \R3|Q2_imag[4]~24_combout\ : std_logic;
SIGNAL \R4|Q0_imag[3]~23\ : std_logic;
SIGNAL \R4|Q0_imag[4]~24_combout\ : std_logic;
SIGNAL \R5|Q0_imag[3]~23\ : std_logic;
SIGNAL \R5|Q0_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~5\ : std_logic;
SIGNAL \OUT_COV|Add0~6_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[1]~1_combout\ : std_logic;
SIGNAL \R3|Q6_imag[4]~25\ : std_logic;
SIGNAL \R3|Q6_imag[5]~26_combout\ : std_logic;
SIGNAL \R3|Q4_imag[4]~25\ : std_logic;
SIGNAL \R3|Q4_imag[5]~26_combout\ : std_logic;
SIGNAL \R4|Q4_imag[4]~25\ : std_logic;
SIGNAL \R4|Q4_imag[5]~26_combout\ : std_logic;
SIGNAL \I2_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[4]~25\ : std_logic;
SIGNAL \R2|Q2_imag[5]~26_combout\ : std_logic;
SIGNAL \I3_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[4]~25\ : std_logic;
SIGNAL \R2|Q3_imag[5]~26_combout\ : std_logic;
SIGNAL \R3|Q2_imag[4]~25\ : std_logic;
SIGNAL \R3|Q2_imag[5]~26_combout\ : std_logic;
SIGNAL \I1_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[4]~25\ : std_logic;
SIGNAL \R2|Q1_imag[5]~26_combout\ : std_logic;
SIGNAL \I0_imag[5]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[5]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[4]~25\ : std_logic;
SIGNAL \R2|Q0_imag[5]~26_combout\ : std_logic;
SIGNAL \R3|Q0_imag[4]~25\ : std_logic;
SIGNAL \R3|Q0_imag[5]~26_combout\ : std_logic;
SIGNAL \R4|Q0_imag[4]~25\ : std_logic;
SIGNAL \R4|Q0_imag[5]~26_combout\ : std_logic;
SIGNAL \R5|Q0_imag[4]~25\ : std_logic;
SIGNAL \R5|Q0_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~7\ : std_logic;
SIGNAL \OUT_COV|Add0~8_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[2]~2_combout\ : std_logic;
SIGNAL \I3_imag[6]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[5]~27\ : std_logic;
SIGNAL \R2|Q3_imag[6]~28_combout\ : std_logic;
SIGNAL \I2_imag[6]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[5]~27\ : std_logic;
SIGNAL \R2|Q2_imag[6]~28_combout\ : std_logic;
SIGNAL \R3|Q2_imag[5]~27\ : std_logic;
SIGNAL \R3|Q2_imag[6]~28_combout\ : std_logic;
SIGNAL \I1_imag[6]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[5]~27\ : std_logic;
SIGNAL \R2|Q1_imag[6]~28_combout\ : std_logic;
SIGNAL \I0_imag[6]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[6]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[5]~27\ : std_logic;
SIGNAL \R2|Q0_imag[6]~28_combout\ : std_logic;
SIGNAL \R3|Q0_imag[5]~27\ : std_logic;
SIGNAL \R3|Q0_imag[6]~28_combout\ : std_logic;
SIGNAL \R4|Q0_imag[5]~27\ : std_logic;
SIGNAL \R4|Q0_imag[6]~28_combout\ : std_logic;
SIGNAL \R3|Q6_imag[5]~27\ : std_logic;
SIGNAL \R3|Q6_imag[6]~28_combout\ : std_logic;
SIGNAL \R3|Q4_imag[5]~27\ : std_logic;
SIGNAL \R3|Q4_imag[6]~28_combout\ : std_logic;
SIGNAL \R4|Q4_imag[5]~27\ : std_logic;
SIGNAL \R4|Q4_imag[6]~28_combout\ : std_logic;
SIGNAL \R5|Q0_imag[5]~27\ : std_logic;
SIGNAL \R5|Q0_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~9\ : std_logic;
SIGNAL \OUT_COV|Add0~10_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[3]~3_combout\ : std_logic;
SIGNAL \R3|Q6_imag[6]~29\ : std_logic;
SIGNAL \R3|Q6_imag[7]~30_combout\ : std_logic;
SIGNAL \R3|Q4_imag[6]~29\ : std_logic;
SIGNAL \R3|Q4_imag[7]~30_combout\ : std_logic;
SIGNAL \R4|Q4_imag[6]~29\ : std_logic;
SIGNAL \R4|Q4_imag[7]~30_combout\ : std_logic;
SIGNAL \I3_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[6]~29\ : std_logic;
SIGNAL \R2|Q3_imag[7]~30_combout\ : std_logic;
SIGNAL \I2_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[6]~29\ : std_logic;
SIGNAL \R2|Q2_imag[7]~30_combout\ : std_logic;
SIGNAL \R3|Q2_imag[6]~29\ : std_logic;
SIGNAL \R3|Q2_imag[7]~30_combout\ : std_logic;
SIGNAL \I0_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[6]~29\ : std_logic;
SIGNAL \R2|Q0_imag[7]~30_combout\ : std_logic;
SIGNAL \I1_imag[7]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[7]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[6]~29\ : std_logic;
SIGNAL \R2|Q1_imag[7]~30_combout\ : std_logic;
SIGNAL \R3|Q0_imag[6]~29\ : std_logic;
SIGNAL \R3|Q0_imag[7]~30_combout\ : std_logic;
SIGNAL \R4|Q0_imag[6]~29\ : std_logic;
SIGNAL \R4|Q0_imag[7]~30_combout\ : std_logic;
SIGNAL \R5|Q0_imag[6]~29\ : std_logic;
SIGNAL \R5|Q0_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~11\ : std_logic;
SIGNAL \OUT_COV|Add0~12_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[4]~4_combout\ : std_logic;
SIGNAL \I1_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[7]~31\ : std_logic;
SIGNAL \R2|Q1_imag[8]~32_combout\ : std_logic;
SIGNAL \I0_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[7]~31\ : std_logic;
SIGNAL \R2|Q0_imag[8]~32_combout\ : std_logic;
SIGNAL \R3|Q0_imag[7]~31\ : std_logic;
SIGNAL \R3|Q0_imag[8]~32_combout\ : std_logic;
SIGNAL \I3_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[7]~31\ : std_logic;
SIGNAL \R2|Q3_imag[8]~32_combout\ : std_logic;
SIGNAL \I2_imag[8]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[8]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[7]~31\ : std_logic;
SIGNAL \R2|Q2_imag[8]~32_combout\ : std_logic;
SIGNAL \R3|Q2_imag[7]~31\ : std_logic;
SIGNAL \R3|Q2_imag[8]~32_combout\ : std_logic;
SIGNAL \R4|Q0_imag[7]~31\ : std_logic;
SIGNAL \R4|Q0_imag[8]~32_combout\ : std_logic;
SIGNAL \R3|Q4_imag[7]~31\ : std_logic;
SIGNAL \R3|Q4_imag[8]~32_combout\ : std_logic;
SIGNAL \R3|Q6_imag[7]~31\ : std_logic;
SIGNAL \R3|Q6_imag[8]~32_combout\ : std_logic;
SIGNAL \R4|Q4_imag[7]~31\ : std_logic;
SIGNAL \R4|Q4_imag[8]~32_combout\ : std_logic;
SIGNAL \R5|Q0_imag[7]~31\ : std_logic;
SIGNAL \R5|Q0_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~13\ : std_logic;
SIGNAL \OUT_COV|Add0~14_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[5]~5_combout\ : std_logic;
SIGNAL \R3|Q4_imag[8]~33\ : std_logic;
SIGNAL \R3|Q4_imag[9]~34_combout\ : std_logic;
SIGNAL \R3|Q6_imag[8]~33\ : std_logic;
SIGNAL \R3|Q6_imag[9]~34_combout\ : std_logic;
SIGNAL \R4|Q4_imag[8]~33\ : std_logic;
SIGNAL \R4|Q4_imag[9]~34_combout\ : std_logic;
SIGNAL \I1_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[8]~33\ : std_logic;
SIGNAL \R2|Q1_imag[9]~34_combout\ : std_logic;
SIGNAL \I0_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[8]~33\ : std_logic;
SIGNAL \R2|Q0_imag[9]~34_combout\ : std_logic;
SIGNAL \R3|Q0_imag[8]~33\ : std_logic;
SIGNAL \R3|Q0_imag[9]~34_combout\ : std_logic;
SIGNAL \I2_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[8]~33\ : std_logic;
SIGNAL \R2|Q2_imag[9]~34_combout\ : std_logic;
SIGNAL \I3_imag[9]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[9]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[8]~33\ : std_logic;
SIGNAL \R2|Q3_imag[9]~34_combout\ : std_logic;
SIGNAL \R3|Q2_imag[8]~33\ : std_logic;
SIGNAL \R3|Q2_imag[9]~34_combout\ : std_logic;
SIGNAL \R4|Q0_imag[8]~33\ : std_logic;
SIGNAL \R4|Q0_imag[9]~34_combout\ : std_logic;
SIGNAL \R5|Q0_imag[8]~33\ : std_logic;
SIGNAL \R5|Q0_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~15\ : std_logic;
SIGNAL \OUT_COV|Add0~16_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[6]~6_combout\ : std_logic;
SIGNAL \R3|Q4_imag[9]~35\ : std_logic;
SIGNAL \R3|Q4_imag[10]~36_combout\ : std_logic;
SIGNAL \R3|Q6_imag[9]~35\ : std_logic;
SIGNAL \R3|Q6_imag[10]~36_combout\ : std_logic;
SIGNAL \R4|Q4_imag[9]~35\ : std_logic;
SIGNAL \R4|Q4_imag[10]~36_combout\ : std_logic;
SIGNAL \I1_imag[10]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[9]~35\ : std_logic;
SIGNAL \R2|Q1_imag[10]~36_combout\ : std_logic;
SIGNAL \I0_imag[10]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[9]~35\ : std_logic;
SIGNAL \R2|Q0_imag[10]~36_combout\ : std_logic;
SIGNAL \R3|Q0_imag[9]~35\ : std_logic;
SIGNAL \R3|Q0_imag[10]~36_combout\ : std_logic;
SIGNAL \I2_imag[10]~input_o\ : std_logic;
SIGNAL \R2|Q2_imag[9]~35\ : std_logic;
SIGNAL \R2|Q2_imag[10]~36_combout\ : std_logic;
SIGNAL \I3_imag[10]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[10]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[9]~35\ : std_logic;
SIGNAL \R2|Q3_imag[10]~36_combout\ : std_logic;
SIGNAL \R3|Q2_imag[9]~35\ : std_logic;
SIGNAL \R3|Q2_imag[10]~36_combout\ : std_logic;
SIGNAL \R4|Q0_imag[9]~35\ : std_logic;
SIGNAL \R4|Q0_imag[10]~36_combout\ : std_logic;
SIGNAL \R5|Q0_imag[9]~35\ : std_logic;
SIGNAL \R5|Q0_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~17\ : std_logic;
SIGNAL \OUT_COV|Add0~18_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[7]~7_combout\ : std_logic;
SIGNAL \R3|Q6_imag[10]~37\ : std_logic;
SIGNAL \R3|Q6_imag[11]~38_combout\ : std_logic;
SIGNAL \R3|Q4_imag[10]~37\ : std_logic;
SIGNAL \R3|Q4_imag[11]~38_combout\ : std_logic;
SIGNAL \R4|Q4_imag[10]~37\ : std_logic;
SIGNAL \R4|Q4_imag[11]~38_combout\ : std_logic;
SIGNAL \I2_imag[11]~input_o\ : std_logic;
SIGNAL \R2|Q2_imag[10]~37\ : std_logic;
SIGNAL \R2|Q2_imag[11]~38_combout\ : std_logic;
SIGNAL \I3_imag[11]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[10]~37\ : std_logic;
SIGNAL \R2|Q3_imag[11]~38_combout\ : std_logic;
SIGNAL \R3|Q2_imag[10]~37\ : std_logic;
SIGNAL \R3|Q2_imag[11]~38_combout\ : std_logic;
SIGNAL \I0_imag[11]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[10]~37\ : std_logic;
SIGNAL \R2|Q0_imag[11]~38_combout\ : std_logic;
SIGNAL \I1_imag[11]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[11]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[10]~37\ : std_logic;
SIGNAL \R2|Q1_imag[11]~38_combout\ : std_logic;
SIGNAL \R3|Q0_imag[10]~37\ : std_logic;
SIGNAL \R3|Q0_imag[11]~38_combout\ : std_logic;
SIGNAL \R4|Q0_imag[10]~37\ : std_logic;
SIGNAL \R4|Q0_imag[11]~38_combout\ : std_logic;
SIGNAL \R5|Q0_imag[10]~37\ : std_logic;
SIGNAL \R5|Q0_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~19\ : std_logic;
SIGNAL \OUT_COV|Add0~20_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[8]~8_combout\ : std_logic;
SIGNAL \R3|Q4_imag[11]~39\ : std_logic;
SIGNAL \R3|Q4_imag[12]~40_combout\ : std_logic;
SIGNAL \R3|Q6_imag[11]~39\ : std_logic;
SIGNAL \R3|Q6_imag[12]~40_combout\ : std_logic;
SIGNAL \R4|Q4_imag[11]~39\ : std_logic;
SIGNAL \R4|Q4_imag[12]~40_combout\ : std_logic;
SIGNAL \I2_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[11]~39\ : std_logic;
SIGNAL \R2|Q2_imag[12]~40_combout\ : std_logic;
SIGNAL \I3_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[11]~39\ : std_logic;
SIGNAL \R2|Q3_imag[12]~40_combout\ : std_logic;
SIGNAL \R3|Q2_imag[11]~39\ : std_logic;
SIGNAL \R3|Q2_imag[12]~40_combout\ : std_logic;
SIGNAL \I0_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[11]~39\ : std_logic;
SIGNAL \R2|Q0_imag[12]~40_combout\ : std_logic;
SIGNAL \I1_imag[12]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[12]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[11]~39\ : std_logic;
SIGNAL \R2|Q1_imag[12]~40_combout\ : std_logic;
SIGNAL \R3|Q0_imag[11]~39\ : std_logic;
SIGNAL \R3|Q0_imag[12]~40_combout\ : std_logic;
SIGNAL \R4|Q0_imag[11]~39\ : std_logic;
SIGNAL \R4|Q0_imag[12]~40_combout\ : std_logic;
SIGNAL \R5|Q0_imag[11]~39\ : std_logic;
SIGNAL \R5|Q0_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~21\ : std_logic;
SIGNAL \OUT_COV|Add0~22_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[9]~9_combout\ : std_logic;
SIGNAL \I1_imag[13]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[12]~41\ : std_logic;
SIGNAL \R2|Q1_imag[13]~42_combout\ : std_logic;
SIGNAL \I0_imag[13]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[12]~41\ : std_logic;
SIGNAL \R2|Q0_imag[13]~42_combout\ : std_logic;
SIGNAL \R3|Q0_imag[12]~41\ : std_logic;
SIGNAL \R3|Q0_imag[13]~42_combout\ : std_logic;
SIGNAL \I3_imag[13]~input_o\ : std_logic;
SIGNAL \R2|Q3_imag[12]~41\ : std_logic;
SIGNAL \R2|Q3_imag[13]~42_combout\ : std_logic;
SIGNAL \I2_imag[13]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[13]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[12]~41\ : std_logic;
SIGNAL \R2|Q2_imag[13]~42_combout\ : std_logic;
SIGNAL \R3|Q2_imag[12]~41\ : std_logic;
SIGNAL \R3|Q2_imag[13]~42_combout\ : std_logic;
SIGNAL \R4|Q0_imag[12]~41\ : std_logic;
SIGNAL \R4|Q0_imag[13]~42_combout\ : std_logic;
SIGNAL \R3|Q6_imag[12]~41\ : std_logic;
SIGNAL \R3|Q6_imag[13]~42_combout\ : std_logic;
SIGNAL \R3|Q4_imag[12]~41\ : std_logic;
SIGNAL \R3|Q4_imag[13]~42_combout\ : std_logic;
SIGNAL \R4|Q4_imag[12]~41\ : std_logic;
SIGNAL \R4|Q4_imag[13]~42_combout\ : std_logic;
SIGNAL \R5|Q0_imag[12]~41\ : std_logic;
SIGNAL \R5|Q0_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~23\ : std_logic;
SIGNAL \OUT_COV|Add0~24_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[10]~10_combout\ : std_logic;
SIGNAL \R3|Q6_imag[13]~43\ : std_logic;
SIGNAL \R3|Q6_imag[14]~44_combout\ : std_logic;
SIGNAL \R3|Q4_imag[13]~43\ : std_logic;
SIGNAL \R3|Q4_imag[14]~44_combout\ : std_logic;
SIGNAL \R4|Q4_imag[13]~43\ : std_logic;
SIGNAL \R4|Q4_imag[14]~44_combout\ : std_logic;
SIGNAL \I0_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[13]~43\ : std_logic;
SIGNAL \R2|Q0_imag[14]~44_combout\ : std_logic;
SIGNAL \I1_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[13]~43\ : std_logic;
SIGNAL \R2|Q1_imag[14]~44_combout\ : std_logic;
SIGNAL \R3|Q0_imag[13]~43\ : std_logic;
SIGNAL \R3|Q0_imag[14]~44_combout\ : std_logic;
SIGNAL \I2_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[13]~43\ : std_logic;
SIGNAL \R2|Q2_imag[14]~44_combout\ : std_logic;
SIGNAL \I3_imag[14]~input_o\ : std_logic;
SIGNAL \R1|Q3_imag[14]~feeder_combout\ : std_logic;
SIGNAL \R2|Q3_imag[13]~43\ : std_logic;
SIGNAL \R2|Q3_imag[14]~44_combout\ : std_logic;
SIGNAL \R3|Q2_imag[13]~43\ : std_logic;
SIGNAL \R3|Q2_imag[14]~44_combout\ : std_logic;
SIGNAL \R4|Q0_imag[13]~43\ : std_logic;
SIGNAL \R4|Q0_imag[14]~44_combout\ : std_logic;
SIGNAL \R5|Q0_imag[13]~43\ : std_logic;
SIGNAL \R5|Q0_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~25\ : std_logic;
SIGNAL \OUT_COV|Add0~26_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[11]~11_combout\ : std_logic;
SIGNAL \I1_imag[15]~input_o\ : std_logic;
SIGNAL \R1|Q1_imag[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q1_imag[14]~45\ : std_logic;
SIGNAL \R2|Q1_imag[15]~46_combout\ : std_logic;
SIGNAL \I0_imag[15]~input_o\ : std_logic;
SIGNAL \R1|Q0_imag[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q0_imag[14]~45\ : std_logic;
SIGNAL \R2|Q0_imag[15]~46_combout\ : std_logic;
SIGNAL \R3|Q0_imag[14]~45\ : std_logic;
SIGNAL \R3|Q0_imag[15]~46_combout\ : std_logic;
SIGNAL \I3_imag[15]~input_o\ : std_logic;
SIGNAL \R2|Q3_imag[14]~45\ : std_logic;
SIGNAL \R2|Q3_imag[15]~46_combout\ : std_logic;
SIGNAL \I2_imag[15]~input_o\ : std_logic;
SIGNAL \R1|Q2_imag[15]~feeder_combout\ : std_logic;
SIGNAL \R2|Q2_imag[14]~45\ : std_logic;
SIGNAL \R2|Q2_imag[15]~46_combout\ : std_logic;
SIGNAL \R3|Q2_imag[14]~45\ : std_logic;
SIGNAL \R3|Q2_imag[15]~46_combout\ : std_logic;
SIGNAL \R4|Q0_imag[14]~45\ : std_logic;
SIGNAL \R4|Q0_imag[15]~46_combout\ : std_logic;
SIGNAL \R3|Q6_imag[14]~45\ : std_logic;
SIGNAL \R3|Q6_imag[15]~46_combout\ : std_logic;
SIGNAL \R3|Q4_imag[14]~45\ : std_logic;
SIGNAL \R3|Q4_imag[15]~46_combout\ : std_logic;
SIGNAL \R4|Q4_imag[14]~45\ : std_logic;
SIGNAL \R4|Q4_imag[15]~46_combout\ : std_logic;
SIGNAL \R5|Q0_imag[14]~45\ : std_logic;
SIGNAL \R5|Q0_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add0~27\ : std_logic;
SIGNAL \OUT_COV|Add0~28_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O0_imag[15]~15_combout\ : std_logic;
SIGNAL \R4|Q5_real[0]~16_combout\ : std_logic;
SIGNAL \R3|Q3_imag[0]~16_combout\ : std_logic;
SIGNAL \R3|Q1_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q1_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q1_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q5_real[0]~17\ : std_logic;
SIGNAL \R4|Q5_real[1]~19\ : std_logic;
SIGNAL \R4|Q5_real[2]~21\ : std_logic;
SIGNAL \R4|Q5_real[3]~22_combout\ : std_logic;
SIGNAL \R4|Q5_real[2]~20_combout\ : std_logic;
SIGNAL \R4|Q5_real[1]~18_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ : std_logic;
SIGNAL \R3|Q1_imag[0]~17\ : std_logic;
SIGNAL \R3|Q1_imag[1]~19\ : std_logic;
SIGNAL \R3|Q1_imag[2]~21\ : std_logic;
SIGNAL \R3|Q1_imag[3]~22_combout\ : std_logic;
SIGNAL \R3|Q3_imag[0]~17\ : std_logic;
SIGNAL \R3|Q3_imag[1]~19\ : std_logic;
SIGNAL \R3|Q3_imag[2]~20_combout\ : std_logic;
SIGNAL \R3|Q3_imag[1]~18_combout\ : std_logic;
SIGNAL \R3|Q3_imag[2]~21\ : std_logic;
SIGNAL \R3|Q3_imag[3]~22_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ : std_logic;
SIGNAL \R3|Q1_imag[2]~20_combout\ : std_logic;
SIGNAL \R3|Q1_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q1_imag[0]~17\ : std_logic;
SIGNAL \R4|Q1_imag[1]~19\ : std_logic;
SIGNAL \R4|Q1_imag[2]~21\ : std_logic;
SIGNAL \R4|Q1_imag[3]~22_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\ : std_logic;
SIGNAL \R4|Q1_imag[2]~20_combout\ : std_logic;
SIGNAL \R4|Q1_imag[1]~18_combout\ : std_logic;
SIGNAL \R5|Q1_imag[0]~17\ : std_logic;
SIGNAL \R5|Q1_imag[1]~19\ : std_logic;
SIGNAL \R5|Q1_imag[2]~21\ : std_logic;
SIGNAL \R5|Q1_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q1_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q1_imag[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add1~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add1~4_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[0]~0_combout\ : std_logic;
SIGNAL \R3|Q1_imag[3]~23\ : std_logic;
SIGNAL \R3|Q1_imag[4]~24_combout\ : std_logic;
SIGNAL \R3|Q3_imag[3]~23\ : std_logic;
SIGNAL \R3|Q3_imag[4]~24_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R4|Q1_imag[3]~23\ : std_logic;
SIGNAL \R4|Q1_imag[4]~24_combout\ : std_logic;
SIGNAL \R4|Q5_real[3]~23\ : std_logic;
SIGNAL \R4|Q5_real[4]~24_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R5|Q1_imag[3]~23\ : std_logic;
SIGNAL \R5|Q1_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~5\ : std_logic;
SIGNAL \OUT_COV|Add1~6_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[1]~1_combout\ : std_logic;
SIGNAL \R4|Q5_real[4]~25\ : std_logic;
SIGNAL \R4|Q5_real[5]~26_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R3|Q3_imag[4]~25\ : std_logic;
SIGNAL \R3|Q3_imag[5]~26_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R3|Q1_imag[4]~25\ : std_logic;
SIGNAL \R3|Q1_imag[5]~26_combout\ : std_logic;
SIGNAL \R4|Q1_imag[4]~25\ : std_logic;
SIGNAL \R4|Q1_imag[5]~26_combout\ : std_logic;
SIGNAL \R5|Q1_imag[4]~25\ : std_logic;
SIGNAL \R5|Q1_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~7\ : std_logic;
SIGNAL \OUT_COV|Add1~8_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[2]~2_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \R3|Q3_imag[5]~27\ : std_logic;
SIGNAL \R3|Q3_imag[6]~28_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R3|Q1_imag[5]~27\ : std_logic;
SIGNAL \R3|Q1_imag[6]~28_combout\ : std_logic;
SIGNAL \R4|Q1_imag[5]~27\ : std_logic;
SIGNAL \R4|Q1_imag[6]~28_combout\ : std_logic;
SIGNAL \R4|Q5_real[5]~27\ : std_logic;
SIGNAL \R4|Q5_real[6]~28_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R5|Q1_imag[5]~27\ : std_logic;
SIGNAL \R5|Q1_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~9\ : std_logic;
SIGNAL \OUT_COV|Add1~10_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[3]~3_combout\ : std_logic;
SIGNAL \R3|Q3_imag[6]~29\ : std_logic;
SIGNAL \R3|Q3_imag[7]~30_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R3|Q1_imag[6]~29\ : std_logic;
SIGNAL \R3|Q1_imag[7]~30_combout\ : std_logic;
SIGNAL \R4|Q1_imag[6]~29\ : std_logic;
SIGNAL \R4|Q1_imag[7]~30_combout\ : std_logic;
SIGNAL \R4|Q5_real[6]~29\ : std_logic;
SIGNAL \R4|Q5_real[7]~30_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R5|Q1_imag[6]~29\ : std_logic;
SIGNAL \R5|Q1_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~11\ : std_logic;
SIGNAL \OUT_COV|Add1~12_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[4]~4_combout\ : std_logic;
SIGNAL \R3|Q1_imag[7]~31\ : std_logic;
SIGNAL \R3|Q1_imag[8]~32_combout\ : std_logic;
SIGNAL \R3|Q3_imag[7]~31\ : std_logic;
SIGNAL \R3|Q3_imag[8]~32_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R4|Q1_imag[7]~31\ : std_logic;
SIGNAL \R4|Q1_imag[8]~32_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R4|Q5_real[7]~31\ : std_logic;
SIGNAL \R4|Q5_real[8]~32_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R5|Q1_imag[7]~31\ : std_logic;
SIGNAL \R5|Q1_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~13\ : std_logic;
SIGNAL \OUT_COV|Add1~14_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[5]~5_combout\ : std_logic;
SIGNAL \R4|Q5_real[8]~33\ : std_logic;
SIGNAL \R4|Q5_real[9]~34_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R3|Q1_imag[8]~33\ : std_logic;
SIGNAL \R3|Q1_imag[9]~34_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R3|Q3_imag[8]~33\ : std_logic;
SIGNAL \R3|Q3_imag[9]~34_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q1_imag[8]~33\ : std_logic;
SIGNAL \R4|Q1_imag[9]~34_combout\ : std_logic;
SIGNAL \R5|Q1_imag[8]~33\ : std_logic;
SIGNAL \R5|Q1_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~15\ : std_logic;
SIGNAL \OUT_COV|Add1~16_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[6]~6_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R4|Q5_real[9]~35\ : std_logic;
SIGNAL \R4|Q5_real[10]~36_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R3|Q3_imag[9]~35\ : std_logic;
SIGNAL \R3|Q3_imag[10]~36_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R3|Q1_imag[9]~35\ : std_logic;
SIGNAL \R3|Q1_imag[10]~36_combout\ : std_logic;
SIGNAL \R4|Q1_imag[9]~35\ : std_logic;
SIGNAL \R4|Q1_imag[10]~36_combout\ : std_logic;
SIGNAL \R5|Q1_imag[9]~35\ : std_logic;
SIGNAL \R5|Q1_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~17\ : std_logic;
SIGNAL \OUT_COV|Add1~18_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[7]~7_combout\ : std_logic;
SIGNAL \R4|Q5_real[10]~37\ : std_logic;
SIGNAL \R4|Q5_real[11]~38_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R3|Q1_imag[10]~37\ : std_logic;
SIGNAL \R3|Q1_imag[11]~38_combout\ : std_logic;
SIGNAL \R3|Q3_imag[10]~37\ : std_logic;
SIGNAL \R3|Q3_imag[11]~38_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q1_imag[10]~37\ : std_logic;
SIGNAL \R4|Q1_imag[11]~38_combout\ : std_logic;
SIGNAL \R5|Q1_imag[10]~37\ : std_logic;
SIGNAL \R5|Q1_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~19\ : std_logic;
SIGNAL \OUT_COV|Add1~20_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[8]~8_combout\ : std_logic;
SIGNAL \R3|Q1_imag[11]~39\ : std_logic;
SIGNAL \R3|Q1_imag[12]~40_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \R3|Q3_imag[11]~39\ : std_logic;
SIGNAL \R3|Q3_imag[12]~40_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R4|Q1_imag[11]~39\ : std_logic;
SIGNAL \R4|Q1_imag[12]~40_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \R4|Q5_real[11]~39\ : std_logic;
SIGNAL \R4|Q5_real[12]~40_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R5|Q1_imag[11]~39\ : std_logic;
SIGNAL \R5|Q1_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~21\ : std_logic;
SIGNAL \OUT_COV|Add1~22_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[9]~9_combout\ : std_logic;
SIGNAL \R3|Q1_imag[12]~41\ : std_logic;
SIGNAL \R3|Q1_imag[13]~42_combout\ : std_logic;
SIGNAL \R3|Q3_imag[12]~41\ : std_logic;
SIGNAL \R3|Q3_imag[13]~42_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R4|Q1_imag[12]~41\ : std_logic;
SIGNAL \R4|Q1_imag[13]~42_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \R4|Q5_real[12]~41\ : std_logic;
SIGNAL \R4|Q5_real[13]~42_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R5|Q1_imag[12]~41\ : std_logic;
SIGNAL \R5|Q1_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~23\ : std_logic;
SIGNAL \OUT_COV|Add1~24_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[10]~10_combout\ : std_logic;
SIGNAL \R3|Q1_imag[13]~43\ : std_logic;
SIGNAL \R3|Q1_imag[14]~44_combout\ : std_logic;
SIGNAL \R3|Q3_imag[13]~43\ : std_logic;
SIGNAL \R3|Q3_imag[14]~44_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R4|Q1_imag[13]~43\ : std_logic;
SIGNAL \R4|Q1_imag[14]~44_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \R4|Q5_real[13]~43\ : std_logic;
SIGNAL \R4|Q5_real[14]~44_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R5|Q1_imag[13]~43\ : std_logic;
SIGNAL \R5|Q1_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~25\ : std_logic;
SIGNAL \OUT_COV|Add1~26_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[11]~11_combout\ : std_logic;
SIGNAL \R3|Q3_imag[14]~45\ : std_logic;
SIGNAL \R3|Q3_imag[15]~46_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \R3|Q1_imag[14]~45\ : std_logic;
SIGNAL \R3|Q1_imag[15]~46_combout\ : std_logic;
SIGNAL \R4|Q1_imag[14]~45\ : std_logic;
SIGNAL \R4|Q1_imag[15]~46_combout\ : std_logic;
SIGNAL \R4|Q5_real[14]~45\ : std_logic;
SIGNAL \R4|Q5_real[15]~46_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \R5|Q1_imag[14]~45\ : std_logic;
SIGNAL \R5|Q1_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add1~27\ : std_logic;
SIGNAL \OUT_COV|Add1~28_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O1_imag[15]~15_combout\ : std_logic;
SIGNAL \R4|Q6_imag[0]~17\ : std_logic;
SIGNAL \R4|Q6_imag[1]~19\ : std_logic;
SIGNAL \R4|Q6_imag[2]~20_combout\ : std_logic;
SIGNAL \R4|Q6_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q6_imag[0]~16_combout\ : std_logic;
SIGNAL \R4|Q6_imag[2]~21\ : std_logic;
SIGNAL \R4|Q6_imag[3]~22_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ : std_logic;
SIGNAL \R4|Q2_imag[0]~17\ : std_logic;
SIGNAL \R4|Q2_imag[1]~19\ : std_logic;
SIGNAL \R4|Q2_imag[2]~21\ : std_logic;
SIGNAL \R4|Q2_imag[3]~22_combout\ : std_logic;
SIGNAL \R4|Q2_imag[2]~20_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\ : std_logic;
SIGNAL \R4|Q2_imag[1]~18_combout\ : std_logic;
SIGNAL \R4|Q2_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q2_imag[0]~17\ : std_logic;
SIGNAL \R5|Q2_imag[1]~19\ : std_logic;
SIGNAL \R5|Q2_imag[2]~21\ : std_logic;
SIGNAL \R5|Q2_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q2_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q2_imag[1]~18_combout\ : std_logic;
SIGNAL \R5|Q2_imag[0]~16_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add2~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add2~4_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[0]~0_combout\ : std_logic;
SIGNAL \R4|Q2_imag[3]~23\ : std_logic;
SIGNAL \R4|Q2_imag[4]~24_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[0][17]~2_combout\ : std_logic;
SIGNAL \R4|Q6_imag[3]~23\ : std_logic;
SIGNAL \R4|Q6_imag[4]~24_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R5|Q2_imag[3]~23\ : std_logic;
SIGNAL \R5|Q2_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~5\ : std_logic;
SIGNAL \OUT_COV|Add2~6_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[1]~1_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\ : std_logic;
SIGNAL \R4|Q6_imag[4]~25\ : std_logic;
SIGNAL \R4|Q6_imag[5]~26_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R4|Q2_imag[4]~25\ : std_logic;
SIGNAL \R4|Q2_imag[5]~26_combout\ : std_logic;
SIGNAL \R5|Q2_imag[4]~25\ : std_logic;
SIGNAL \R5|Q2_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~7\ : std_logic;
SIGNAL \OUT_COV|Add2~8_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[2]~2_combout\ : std_logic;
SIGNAL \R4|Q6_imag[5]~27\ : std_logic;
SIGNAL \R4|Q6_imag[6]~28_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[1][15]~4_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q2_imag[5]~27\ : std_logic;
SIGNAL \R4|Q2_imag[6]~28_combout\ : std_logic;
SIGNAL \R5|Q2_imag[5]~27\ : std_logic;
SIGNAL \R5|Q2_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~9\ : std_logic;
SIGNAL \OUT_COV|Add2~10_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[3]~3_combout\ : std_logic;
SIGNAL \R4|Q6_imag[6]~29\ : std_logic;
SIGNAL \R4|Q6_imag[7]~30_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R4|Q2_imag[6]~29\ : std_logic;
SIGNAL \R4|Q2_imag[7]~30_combout\ : std_logic;
SIGNAL \R5|Q2_imag[6]~29\ : std_logic;
SIGNAL \R5|Q2_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~11\ : std_logic;
SIGNAL \OUT_COV|Add2~12_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[4]~4_combout\ : std_logic;
SIGNAL \R4|Q2_imag[7]~31\ : std_logic;
SIGNAL \R4|Q2_imag[8]~32_combout\ : std_logic;
SIGNAL \R4|Q6_imag[7]~31\ : std_logic;
SIGNAL \R4|Q6_imag[8]~32_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[1][17]~6_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \R5|Q2_imag[7]~31\ : std_logic;
SIGNAL \R5|Q2_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~13\ : std_logic;
SIGNAL \OUT_COV|Add2~14_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[5]~5_combout\ : std_logic;
SIGNAL \R4|Q2_imag[8]~33\ : std_logic;
SIGNAL \R4|Q2_imag[9]~34_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R4|Q6_imag[8]~33\ : std_logic;
SIGNAL \R4|Q6_imag[9]~34_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \R5|Q2_imag[8]~33\ : std_logic;
SIGNAL \R5|Q2_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~15\ : std_logic;
SIGNAL \OUT_COV|Add2~16_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[6]~6_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[1][19]~8_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R4|Q6_imag[9]~35\ : std_logic;
SIGNAL \R4|Q6_imag[10]~36_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[2][15]~9_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \R4|Q2_imag[9]~35\ : std_logic;
SIGNAL \R4|Q2_imag[10]~36_combout\ : std_logic;
SIGNAL \R5|Q2_imag[9]~35\ : std_logic;
SIGNAL \R5|Q2_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~17\ : std_logic;
SIGNAL \OUT_COV|Add2~18_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[7]~7_combout\ : std_logic;
SIGNAL \R4|Q2_imag[10]~37\ : std_logic;
SIGNAL \R4|Q2_imag[11]~38_combout\ : std_logic;
SIGNAL \R4|Q6_imag[10]~37\ : std_logic;
SIGNAL \R4|Q6_imag[11]~38_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \R5|Q2_imag[10]~37\ : std_logic;
SIGNAL \R5|Q2_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~19\ : std_logic;
SIGNAL \OUT_COV|Add2~20_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[8]~8_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[2][17]~10_combout\ : std_logic;
SIGNAL \R4|Q6_imag[11]~39\ : std_logic;
SIGNAL \R4|Q6_imag[12]~40_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \R4|Q2_imag[11]~39\ : std_logic;
SIGNAL \R4|Q2_imag[12]~40_combout\ : std_logic;
SIGNAL \R5|Q2_imag[11]~39\ : std_logic;
SIGNAL \R5|Q2_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~21\ : std_logic;
SIGNAL \OUT_COV|Add2~22_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[9]~9_combout\ : std_logic;
SIGNAL \R4|Q2_imag[12]~41\ : std_logic;
SIGNAL \R4|Q2_imag[13]~42_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\ : std_logic;
SIGNAL \R4|Q6_imag[12]~41\ : std_logic;
SIGNAL \R4|Q6_imag[13]~42_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \R5|Q2_imag[12]~41\ : std_logic;
SIGNAL \R5|Q2_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~23\ : std_logic;
SIGNAL \OUT_COV|Add2~24_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[10]~10_combout\ : std_logic;
SIGNAL \R4|Q2_imag[13]~43\ : std_logic;
SIGNAL \R4|Q2_imag[14]~44_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\ : std_logic;
SIGNAL \R4|Q6_imag[13]~43\ : std_logic;
SIGNAL \R4|Q6_imag[14]~44_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[3][15]~12_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \R5|Q2_imag[13]~43\ : std_logic;
SIGNAL \R5|Q2_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~25\ : std_logic;
SIGNAL \OUT_COV|Add2~26_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[11]~11_combout\ : std_logic;
SIGNAL \R4|Q2_imag[14]~45\ : std_logic;
SIGNAL \R4|Q2_imag[15]~46_combout\ : std_logic;
SIGNAL \R4|Q6_imag[14]~45\ : std_logic;
SIGNAL \R4|Q6_imag[15]~46_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|romout[3][16]~14_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \R5|Q2_imag[14]~45\ : std_logic;
SIGNAL \R5|Q2_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add2~27\ : std_logic;
SIGNAL \OUT_COV|Add2~28_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O2_imag[15]~15_combout\ : std_logic;
SIGNAL \R4|Q3_imag[0]~16_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~0_combout\ : std_logic;
SIGNAL \R5|Q3_imag[0]~16_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~1\ : std_logic;
SIGNAL \L3|b4|u1|Add1~3\ : std_logic;
SIGNAL \L3|b4|u1|Add1~5\ : std_logic;
SIGNAL \L3|b4|u1|Add1~6_combout\ : std_logic;
SIGNAL \R4|Q3_imag[0]~17\ : std_logic;
SIGNAL \R4|Q3_imag[1]~19\ : std_logic;
SIGNAL \R4|Q3_imag[2]~21\ : std_logic;
SIGNAL \R4|Q3_imag[3]~22_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~4_combout\ : std_logic;
SIGNAL \R4|Q3_imag[2]~20_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~2_combout\ : std_logic;
SIGNAL \R4|Q3_imag[1]~18_combout\ : std_logic;
SIGNAL \R5|Q3_imag[0]~17\ : std_logic;
SIGNAL \R5|Q3_imag[1]~19\ : std_logic;
SIGNAL \R5|Q3_imag[2]~21\ : std_logic;
SIGNAL \R5|Q3_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q3_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q3_imag[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add3~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add3~4_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[0]~0_combout\ : std_logic;
SIGNAL \R4|Q3_imag[3]~23\ : std_logic;
SIGNAL \R4|Q3_imag[4]~24_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~7\ : std_logic;
SIGNAL \L3|b4|u1|Add1~8_combout\ : std_logic;
SIGNAL \R5|Q3_imag[3]~23\ : std_logic;
SIGNAL \R5|Q3_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~5\ : std_logic;
SIGNAL \OUT_COV|Add3~6_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[1]~1_combout\ : std_logic;
SIGNAL \R4|Q3_imag[4]~25\ : std_logic;
SIGNAL \R4|Q3_imag[5]~26_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~9\ : std_logic;
SIGNAL \L3|b4|u1|Add1~10_combout\ : std_logic;
SIGNAL \R5|Q3_imag[4]~25\ : std_logic;
SIGNAL \R5|Q3_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~7\ : std_logic;
SIGNAL \OUT_COV|Add3~8_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[2]~2_combout\ : std_logic;
SIGNAL \R4|Q3_imag[5]~27\ : std_logic;
SIGNAL \R4|Q3_imag[6]~28_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~11\ : std_logic;
SIGNAL \L3|b4|u1|Add1~12_combout\ : std_logic;
SIGNAL \R5|Q3_imag[5]~27\ : std_logic;
SIGNAL \R5|Q3_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~9\ : std_logic;
SIGNAL \OUT_COV|Add3~10_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[3]~3_combout\ : std_logic;
SIGNAL \R4|Q3_imag[6]~29\ : std_logic;
SIGNAL \R4|Q3_imag[7]~30_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~13\ : std_logic;
SIGNAL \L3|b4|u1|Add1~14_combout\ : std_logic;
SIGNAL \R5|Q3_imag[6]~29\ : std_logic;
SIGNAL \R5|Q3_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~11\ : std_logic;
SIGNAL \OUT_COV|Add3~12_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[4]~4_combout\ : std_logic;
SIGNAL \R4|Q3_imag[7]~31\ : std_logic;
SIGNAL \R4|Q3_imag[8]~32_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~15\ : std_logic;
SIGNAL \L3|b4|u1|Add1~16_combout\ : std_logic;
SIGNAL \R5|Q3_imag[7]~31\ : std_logic;
SIGNAL \R5|Q3_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~13\ : std_logic;
SIGNAL \OUT_COV|Add3~14_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[5]~5_combout\ : std_logic;
SIGNAL \R4|Q3_imag[8]~33\ : std_logic;
SIGNAL \R4|Q3_imag[9]~34_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~17\ : std_logic;
SIGNAL \L3|b4|u1|Add1~18_combout\ : std_logic;
SIGNAL \R5|Q3_imag[8]~33\ : std_logic;
SIGNAL \R5|Q3_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~15\ : std_logic;
SIGNAL \OUT_COV|Add3~16_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[6]~6_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~19\ : std_logic;
SIGNAL \L3|b4|u1|Add1~20_combout\ : std_logic;
SIGNAL \R4|Q3_imag[9]~35\ : std_logic;
SIGNAL \R4|Q3_imag[10]~36_combout\ : std_logic;
SIGNAL \R5|Q3_imag[9]~35\ : std_logic;
SIGNAL \R5|Q3_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~17\ : std_logic;
SIGNAL \OUT_COV|Add3~18_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[7]~7_combout\ : std_logic;
SIGNAL \R4|Q3_imag[10]~37\ : std_logic;
SIGNAL \R4|Q3_imag[11]~38_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~21\ : std_logic;
SIGNAL \L3|b4|u1|Add1~22_combout\ : std_logic;
SIGNAL \R5|Q3_imag[10]~37\ : std_logic;
SIGNAL \R5|Q3_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~19\ : std_logic;
SIGNAL \OUT_COV|Add3~20_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[8]~8_combout\ : std_logic;
SIGNAL \R4|Q3_imag[11]~39\ : std_logic;
SIGNAL \R4|Q3_imag[12]~40_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~23\ : std_logic;
SIGNAL \L3|b4|u1|Add1~24_combout\ : std_logic;
SIGNAL \R5|Q3_imag[11]~39\ : std_logic;
SIGNAL \R5|Q3_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~21\ : std_logic;
SIGNAL \OUT_COV|Add3~22_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[9]~9_combout\ : std_logic;
SIGNAL \R4|Q3_imag[12]~41\ : std_logic;
SIGNAL \R4|Q3_imag[13]~42_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~25\ : std_logic;
SIGNAL \L3|b4|u1|Add1~26_combout\ : std_logic;
SIGNAL \R5|Q3_imag[12]~41\ : std_logic;
SIGNAL \R5|Q3_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~23\ : std_logic;
SIGNAL \OUT_COV|Add3~24_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[10]~10_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~27\ : std_logic;
SIGNAL \L3|b4|u1|Add1~28_combout\ : std_logic;
SIGNAL \R4|Q3_imag[13]~43\ : std_logic;
SIGNAL \R4|Q3_imag[14]~44_combout\ : std_logic;
SIGNAL \R5|Q3_imag[13]~43\ : std_logic;
SIGNAL \R5|Q3_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~25\ : std_logic;
SIGNAL \OUT_COV|Add3~26_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[11]~11_combout\ : std_logic;
SIGNAL \R4|Q3_imag[14]~45\ : std_logic;
SIGNAL \R4|Q3_imag[15]~46_combout\ : std_logic;
SIGNAL \L3|b4|u1|Add1~29\ : std_logic;
SIGNAL \L3|b4|u1|Add1~30_combout\ : std_logic;
SIGNAL \R5|Q3_imag[14]~45\ : std_logic;
SIGNAL \R5|Q3_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add3~27\ : std_logic;
SIGNAL \OUT_COV|Add3~28_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O3_imag[15]~15_combout\ : std_logic;
SIGNAL \R5|Q4_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q4_imag[0]~17\ : std_logic;
SIGNAL \R5|Q4_imag[1]~19\ : std_logic;
SIGNAL \R5|Q4_imag[2]~21\ : std_logic;
SIGNAL \R5|Q4_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q4_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q4_imag[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add4~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add4~4_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[0]~0_combout\ : std_logic;
SIGNAL \R5|Q4_imag[3]~23\ : std_logic;
SIGNAL \R5|Q4_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~5\ : std_logic;
SIGNAL \OUT_COV|Add4~6_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[1]~1_combout\ : std_logic;
SIGNAL \R5|Q4_imag[4]~25\ : std_logic;
SIGNAL \R5|Q4_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~7\ : std_logic;
SIGNAL \OUT_COV|Add4~8_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[2]~2_combout\ : std_logic;
SIGNAL \R5|Q4_imag[5]~27\ : std_logic;
SIGNAL \R5|Q4_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~9\ : std_logic;
SIGNAL \OUT_COV|Add4~10_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[3]~3_combout\ : std_logic;
SIGNAL \R5|Q4_imag[6]~29\ : std_logic;
SIGNAL \R5|Q4_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~11\ : std_logic;
SIGNAL \OUT_COV|Add4~12_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[4]~4_combout\ : std_logic;
SIGNAL \R5|Q4_imag[7]~31\ : std_logic;
SIGNAL \R5|Q4_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~13\ : std_logic;
SIGNAL \OUT_COV|Add4~14_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[5]~5_combout\ : std_logic;
SIGNAL \R5|Q4_imag[8]~33\ : std_logic;
SIGNAL \R5|Q4_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~15\ : std_logic;
SIGNAL \OUT_COV|Add4~16_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[6]~6_combout\ : std_logic;
SIGNAL \R5|Q4_imag[9]~35\ : std_logic;
SIGNAL \R5|Q4_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~17\ : std_logic;
SIGNAL \OUT_COV|Add4~18_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[7]~7_combout\ : std_logic;
SIGNAL \R5|Q4_imag[10]~37\ : std_logic;
SIGNAL \R5|Q4_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~19\ : std_logic;
SIGNAL \OUT_COV|Add4~20_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[8]~8_combout\ : std_logic;
SIGNAL \R5|Q4_imag[11]~39\ : std_logic;
SIGNAL \R5|Q4_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~21\ : std_logic;
SIGNAL \OUT_COV|Add4~22_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[9]~9_combout\ : std_logic;
SIGNAL \R5|Q4_imag[12]~41\ : std_logic;
SIGNAL \R5|Q4_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~23\ : std_logic;
SIGNAL \OUT_COV|Add4~24_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[10]~10_combout\ : std_logic;
SIGNAL \R5|Q4_imag[13]~43\ : std_logic;
SIGNAL \R5|Q4_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~25\ : std_logic;
SIGNAL \OUT_COV|Add4~26_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[11]~11_combout\ : std_logic;
SIGNAL \R5|Q4_imag[14]~45\ : std_logic;
SIGNAL \R5|Q4_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add4~27\ : std_logic;
SIGNAL \OUT_COV|Add4~28_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O4_imag[15]~15_combout\ : std_logic;
SIGNAL \R5|Q5_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q5_imag[0]~17\ : std_logic;
SIGNAL \R5|Q5_imag[1]~19\ : std_logic;
SIGNAL \R5|Q5_imag[2]~21\ : std_logic;
SIGNAL \R5|Q5_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q5_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q5_imag[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add5~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add5~4_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[0]~0_combout\ : std_logic;
SIGNAL \R5|Q5_imag[3]~23\ : std_logic;
SIGNAL \R5|Q5_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~5\ : std_logic;
SIGNAL \OUT_COV|Add5~6_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[1]~1_combout\ : std_logic;
SIGNAL \R5|Q5_imag[4]~25\ : std_logic;
SIGNAL \R5|Q5_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~7\ : std_logic;
SIGNAL \OUT_COV|Add5~8_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[2]~2_combout\ : std_logic;
SIGNAL \R5|Q5_imag[5]~27\ : std_logic;
SIGNAL \R5|Q5_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~9\ : std_logic;
SIGNAL \OUT_COV|Add5~10_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[3]~3_combout\ : std_logic;
SIGNAL \R5|Q5_imag[6]~29\ : std_logic;
SIGNAL \R5|Q5_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~11\ : std_logic;
SIGNAL \OUT_COV|Add5~12_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[4]~4_combout\ : std_logic;
SIGNAL \R5|Q5_imag[7]~31\ : std_logic;
SIGNAL \R5|Q5_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~13\ : std_logic;
SIGNAL \OUT_COV|Add5~14_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[5]~5_combout\ : std_logic;
SIGNAL \R5|Q5_imag[8]~33\ : std_logic;
SIGNAL \R5|Q5_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~15\ : std_logic;
SIGNAL \OUT_COV|Add5~16_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[6]~6_combout\ : std_logic;
SIGNAL \R5|Q5_imag[9]~35\ : std_logic;
SIGNAL \R5|Q5_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~17\ : std_logic;
SIGNAL \OUT_COV|Add5~18_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[7]~7_combout\ : std_logic;
SIGNAL \R5|Q5_imag[10]~37\ : std_logic;
SIGNAL \R5|Q5_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~19\ : std_logic;
SIGNAL \OUT_COV|Add5~20_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[8]~8_combout\ : std_logic;
SIGNAL \R5|Q5_imag[11]~39\ : std_logic;
SIGNAL \R5|Q5_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~21\ : std_logic;
SIGNAL \OUT_COV|Add5~22_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[9]~9_combout\ : std_logic;
SIGNAL \R5|Q5_imag[12]~41\ : std_logic;
SIGNAL \R5|Q5_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~23\ : std_logic;
SIGNAL \OUT_COV|Add5~24_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[10]~10_combout\ : std_logic;
SIGNAL \R5|Q5_imag[13]~43\ : std_logic;
SIGNAL \R5|Q5_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~25\ : std_logic;
SIGNAL \OUT_COV|Add5~26_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[11]~11_combout\ : std_logic;
SIGNAL \R5|Q5_imag[14]~45\ : std_logic;
SIGNAL \R5|Q5_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add5~27\ : std_logic;
SIGNAL \OUT_COV|Add5~28_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O5_imag[15]~15_combout\ : std_logic;
SIGNAL \R5|Q6_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q6_imag[0]~17\ : std_logic;
SIGNAL \R5|Q6_imag[1]~19\ : std_logic;
SIGNAL \R5|Q6_imag[2]~21\ : std_logic;
SIGNAL \R5|Q6_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q6_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q6_imag[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add6~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add6~4_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[0]~0_combout\ : std_logic;
SIGNAL \R5|Q6_imag[3]~23\ : std_logic;
SIGNAL \R5|Q6_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~5\ : std_logic;
SIGNAL \OUT_COV|Add6~6_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[1]~1_combout\ : std_logic;
SIGNAL \R5|Q6_imag[4]~25\ : std_logic;
SIGNAL \R5|Q6_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~7\ : std_logic;
SIGNAL \OUT_COV|Add6~8_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[2]~2_combout\ : std_logic;
SIGNAL \R5|Q6_imag[5]~27\ : std_logic;
SIGNAL \R5|Q6_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~9\ : std_logic;
SIGNAL \OUT_COV|Add6~10_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[3]~3_combout\ : std_logic;
SIGNAL \R5|Q6_imag[6]~29\ : std_logic;
SIGNAL \R5|Q6_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~11\ : std_logic;
SIGNAL \OUT_COV|Add6~12_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[4]~4_combout\ : std_logic;
SIGNAL \R5|Q6_imag[7]~31\ : std_logic;
SIGNAL \R5|Q6_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~13\ : std_logic;
SIGNAL \OUT_COV|Add6~14_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[5]~5_combout\ : std_logic;
SIGNAL \R5|Q6_imag[8]~33\ : std_logic;
SIGNAL \R5|Q6_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~15\ : std_logic;
SIGNAL \OUT_COV|Add6~16_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[6]~6_combout\ : std_logic;
SIGNAL \R5|Q6_imag[9]~35\ : std_logic;
SIGNAL \R5|Q6_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~17\ : std_logic;
SIGNAL \OUT_COV|Add6~18_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[7]~7_combout\ : std_logic;
SIGNAL \R5|Q6_imag[10]~37\ : std_logic;
SIGNAL \R5|Q6_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~19\ : std_logic;
SIGNAL \OUT_COV|Add6~20_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[8]~8_combout\ : std_logic;
SIGNAL \R5|Q6_imag[11]~39\ : std_logic;
SIGNAL \R5|Q6_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~21\ : std_logic;
SIGNAL \OUT_COV|Add6~22_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[9]~9_combout\ : std_logic;
SIGNAL \R5|Q6_imag[12]~41\ : std_logic;
SIGNAL \R5|Q6_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~23\ : std_logic;
SIGNAL \OUT_COV|Add6~24_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[10]~10_combout\ : std_logic;
SIGNAL \R5|Q6_imag[13]~43\ : std_logic;
SIGNAL \R5|Q6_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~25\ : std_logic;
SIGNAL \OUT_COV|Add6~26_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[11]~11_combout\ : std_logic;
SIGNAL \R5|Q6_imag[14]~45\ : std_logic;
SIGNAL \R5|Q6_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add6~27\ : std_logic;
SIGNAL \OUT_COV|Add6~28_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O6_imag[15]~15_combout\ : std_logic;
SIGNAL \R5|Q7_imag[0]~17\ : std_logic;
SIGNAL \R5|Q7_imag[1]~19\ : std_logic;
SIGNAL \R5|Q7_imag[2]~21\ : std_logic;
SIGNAL \R5|Q7_imag[3]~22_combout\ : std_logic;
SIGNAL \R5|Q7_imag[2]~20_combout\ : std_logic;
SIGNAL \R5|Q7_imag[0]~16_combout\ : std_logic;
SIGNAL \R5|Q7_imag[1]~18_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~1_cout\ : std_logic;
SIGNAL \OUT_COV|Add7~3_cout\ : std_logic;
SIGNAL \OUT_COV|Add7~4_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[0]~0_combout\ : std_logic;
SIGNAL \R5|Q7_imag[3]~23\ : std_logic;
SIGNAL \R5|Q7_imag[4]~24_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~5\ : std_logic;
SIGNAL \OUT_COV|Add7~6_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[1]~1_combout\ : std_logic;
SIGNAL \R5|Q7_imag[4]~25\ : std_logic;
SIGNAL \R5|Q7_imag[5]~26_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~7\ : std_logic;
SIGNAL \OUT_COV|Add7~8_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[2]~2_combout\ : std_logic;
SIGNAL \R5|Q7_imag[5]~27\ : std_logic;
SIGNAL \R5|Q7_imag[6]~28_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~9\ : std_logic;
SIGNAL \OUT_COV|Add7~10_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[3]~3_combout\ : std_logic;
SIGNAL \R5|Q7_imag[6]~29\ : std_logic;
SIGNAL \R5|Q7_imag[7]~30_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~11\ : std_logic;
SIGNAL \OUT_COV|Add7~12_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[4]~4_combout\ : std_logic;
SIGNAL \R5|Q7_imag[7]~31\ : std_logic;
SIGNAL \R5|Q7_imag[8]~32_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~13\ : std_logic;
SIGNAL \OUT_COV|Add7~14_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[5]~5_combout\ : std_logic;
SIGNAL \R5|Q7_imag[8]~33\ : std_logic;
SIGNAL \R5|Q7_imag[9]~34_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~15\ : std_logic;
SIGNAL \OUT_COV|Add7~16_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[6]~6_combout\ : std_logic;
SIGNAL \R5|Q7_imag[9]~35\ : std_logic;
SIGNAL \R5|Q7_imag[10]~36_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~17\ : std_logic;
SIGNAL \OUT_COV|Add7~18_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[7]~7_combout\ : std_logic;
SIGNAL \R5|Q7_imag[10]~37\ : std_logic;
SIGNAL \R5|Q7_imag[11]~38_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~19\ : std_logic;
SIGNAL \OUT_COV|Add7~20_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[8]~8_combout\ : std_logic;
SIGNAL \R5|Q7_imag[11]~39\ : std_logic;
SIGNAL \R5|Q7_imag[12]~40_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~21\ : std_logic;
SIGNAL \OUT_COV|Add7~22_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[9]~9_combout\ : std_logic;
SIGNAL \R5|Q7_imag[12]~41\ : std_logic;
SIGNAL \R5|Q7_imag[13]~42_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~23\ : std_logic;
SIGNAL \OUT_COV|Add7~24_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[10]~10_combout\ : std_logic;
SIGNAL \R5|Q7_imag[13]~43\ : std_logic;
SIGNAL \R5|Q7_imag[14]~44_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~25\ : std_logic;
SIGNAL \OUT_COV|Add7~26_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[11]~11_combout\ : std_logic;
SIGNAL \R5|Q7_imag[14]~45\ : std_logic;
SIGNAL \R5|Q7_imag[15]~46_combout\ : std_logic;
SIGNAL \OUT_COV|Add7~27\ : std_logic;
SIGNAL \OUT_COV|Add7~28_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[12]~12_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[13]~13_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[14]~14_combout\ : std_logic;
SIGNAL \OUT_COV|O7_imag[15]~15_combout\ : std_logic;
SIGNAL \R2|Q7_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q6_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q5_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q4_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q3_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q2_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q1_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q0_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q7_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q6_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q5_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q4_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q3_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q2_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q1_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R2|Q0_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q7_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q6_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q5_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q4_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q3_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q2_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q1_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q0_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q7_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q6_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q5_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q4_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q3_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q2_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q1_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R3|Q0_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q7_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q6_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q5_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q4_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q3_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q2_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q1_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q0_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q7_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q6_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q5_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q4_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q3_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q2_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q1_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R4|Q0_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q7_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q6_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q5_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q4_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q3_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q2_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q1_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q0_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q7_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q6_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q5_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q4_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q3_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q2_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q1_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R5|Q0_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q7_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q6_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q5_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q4_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q3_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q2_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q1_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q0_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q7_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q6_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q5_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q4_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q3_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q2_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q1_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R6|Q0_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q7_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q7_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q6_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q6_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q5_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q5_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q4_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q4_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q3_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q3_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q2_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q2_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q1_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q1_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q0_real\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \R1|Q0_imag\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_RESET~inputclkctrl_outclk\ : std_logic;

BEGIN

ww_EN <= EN;
ww_CLK <= CLK;
ww_RESET <= RESET;
ww_INV <= INV;
ww_I0_real <= I0_real;
ww_I1_real <= I1_real;
ww_I2_real <= I2_real;
ww_I3_real <= I3_real;
ww_I4_real <= I4_real;
ww_I5_real <= I5_real;
ww_I6_real <= I6_real;
ww_I7_real <= I7_real;
ww_I0_imag <= I0_imag;
ww_I1_imag <= I1_imag;
ww_I2_imag <= I2_imag;
ww_I3_imag <= I3_imag;
ww_I4_imag <= I4_imag;
ww_I5_imag <= I5_imag;
ww_I6_imag <= I6_imag;
ww_I7_imag <= I7_imag;
O0_real <= ww_O0_real;
O1_real <= ww_O1_real;
O2_real <= ww_O2_real;
O3_real <= ww_O3_real;
O4_real <= ww_O4_real;
O5_real <= ww_O5_real;
O6_real <= ww_O6_real;
O7_real <= ww_O7_real;
O0_imag <= ww_O0_imag;
O1_imag <= ww_O1_imag;
O2_imag <= ww_O2_imag;
O3_imag <= ww_O3_imag;
O4_imag <= ww_O4_imag;
O5_imag <= ww_O5_imag;
O6_imag <= ww_O6_imag;
O7_imag <= ww_O7_imag;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\RESET~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RESET~input_o\);

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\ALT_INV_RESET~inputclkctrl_outclk\ <= NOT \RESET~inputclkctrl_outclk\;

-- Location: IOOBUF_X0_Y32_N16
\O0_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(0),
	devoe => ww_devoe,
	o => \O0_real[0]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\O0_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(1),
	devoe => ww_devoe,
	o => \O0_real[1]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\O0_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(2),
	devoe => ww_devoe,
	o => \O0_real[2]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\O0_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(3),
	devoe => ww_devoe,
	o => \O0_real[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\O0_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(4),
	devoe => ww_devoe,
	o => \O0_real[4]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\O0_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(5),
	devoe => ww_devoe,
	o => \O0_real[5]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\O0_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(6),
	devoe => ww_devoe,
	o => \O0_real[6]~output_o\);

-- Location: IOOBUF_X0_Y8_N23
\O0_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(7),
	devoe => ww_devoe,
	o => \O0_real[7]~output_o\);

-- Location: IOOBUF_X9_Y73_N9
\O0_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(8),
	devoe => ww_devoe,
	o => \O0_real[8]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\O0_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(9),
	devoe => ww_devoe,
	o => \O0_real[9]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\O0_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(10),
	devoe => ww_devoe,
	o => \O0_real[10]~output_o\);

-- Location: IOOBUF_X9_Y0_N9
\O0_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(11),
	devoe => ww_devoe,
	o => \O0_real[11]~output_o\);

-- Location: IOOBUF_X47_Y0_N9
\O0_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(12),
	devoe => ww_devoe,
	o => \O0_real[12]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\O0_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(13),
	devoe => ww_devoe,
	o => \O0_real[13]~output_o\);

-- Location: IOOBUF_X47_Y0_N2
\O0_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(14),
	devoe => ww_devoe,
	o => \O0_real[14]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\O0_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_real\(15),
	devoe => ww_devoe,
	o => \O0_real[15]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\O1_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(0),
	devoe => ww_devoe,
	o => \O1_real[0]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\O1_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(1),
	devoe => ww_devoe,
	o => \O1_real[1]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\O1_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(2),
	devoe => ww_devoe,
	o => \O1_real[2]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\O1_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(3),
	devoe => ww_devoe,
	o => \O1_real[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\O1_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(4),
	devoe => ww_devoe,
	o => \O1_real[4]~output_o\);

-- Location: IOOBUF_X109_Y73_N2
\O1_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(5),
	devoe => ww_devoe,
	o => \O1_real[5]~output_o\);

-- Location: IOOBUF_X115_Y62_N23
\O1_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(6),
	devoe => ww_devoe,
	o => \O1_real[6]~output_o\);

-- Location: IOOBUF_X115_Y62_N16
\O1_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(7),
	devoe => ww_devoe,
	o => \O1_real[7]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\O1_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(8),
	devoe => ww_devoe,
	o => \O1_real[8]~output_o\);

-- Location: IOOBUF_X115_Y61_N16
\O1_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(9),
	devoe => ww_devoe,
	o => \O1_real[9]~output_o\);

-- Location: IOOBUF_X91_Y0_N16
\O1_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(10),
	devoe => ww_devoe,
	o => \O1_real[10]~output_o\);

-- Location: IOOBUF_X87_Y0_N23
\O1_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(11),
	devoe => ww_devoe,
	o => \O1_real[11]~output_o\);

-- Location: IOOBUF_X113_Y73_N2
\O1_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(12),
	devoe => ww_devoe,
	o => \O1_real[12]~output_o\);

-- Location: IOOBUF_X115_Y62_N9
\O1_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(13),
	devoe => ww_devoe,
	o => \O1_real[13]~output_o\);

-- Location: IOOBUF_X115_Y58_N16
\O1_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(14),
	devoe => ww_devoe,
	o => \O1_real[14]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\O1_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_real\(15),
	devoe => ww_devoe,
	o => \O1_real[15]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\O2_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(0),
	devoe => ww_devoe,
	o => \O2_real[0]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\O2_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(1),
	devoe => ww_devoe,
	o => \O2_real[1]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\O2_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(2),
	devoe => ww_devoe,
	o => \O2_real[2]~output_o\);

-- Location: IOOBUF_X115_Y26_N16
\O2_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(3),
	devoe => ww_devoe,
	o => \O2_real[3]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\O2_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(4),
	devoe => ww_devoe,
	o => \O2_real[4]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\O2_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(5),
	devoe => ww_devoe,
	o => \O2_real[5]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\O2_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(6),
	devoe => ww_devoe,
	o => \O2_real[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\O2_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(7),
	devoe => ww_devoe,
	o => \O2_real[7]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\O2_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(8),
	devoe => ww_devoe,
	o => \O2_real[8]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\O2_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(9),
	devoe => ww_devoe,
	o => \O2_real[9]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\O2_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(10),
	devoe => ww_devoe,
	o => \O2_real[10]~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\O2_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(11),
	devoe => ww_devoe,
	o => \O2_real[11]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\O2_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(12),
	devoe => ww_devoe,
	o => \O2_real[12]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\O2_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(13),
	devoe => ww_devoe,
	o => \O2_real[13]~output_o\);

-- Location: IOOBUF_X7_Y73_N23
\O2_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(14),
	devoe => ww_devoe,
	o => \O2_real[14]~output_o\);

-- Location: IOOBUF_X115_Y14_N2
\O2_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_real\(15),
	devoe => ww_devoe,
	o => \O2_real[15]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\O3_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(0),
	devoe => ww_devoe,
	o => \O3_real[0]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\O3_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(1),
	devoe => ww_devoe,
	o => \O3_real[1]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\O3_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(2),
	devoe => ww_devoe,
	o => \O3_real[2]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\O3_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(3),
	devoe => ww_devoe,
	o => \O3_real[3]~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\O3_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(4),
	devoe => ww_devoe,
	o => \O3_real[4]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\O3_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(5),
	devoe => ww_devoe,
	o => \O3_real[5]~output_o\);

-- Location: IOOBUF_X115_Y15_N2
\O3_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(6),
	devoe => ww_devoe,
	o => \O3_real[6]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\O3_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(7),
	devoe => ww_devoe,
	o => \O3_real[7]~output_o\);

-- Location: IOOBUF_X115_Y15_N9
\O3_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(8),
	devoe => ww_devoe,
	o => \O3_real[8]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\O3_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(9),
	devoe => ww_devoe,
	o => \O3_real[9]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\O3_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(10),
	devoe => ww_devoe,
	o => \O3_real[10]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\O3_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(11),
	devoe => ww_devoe,
	o => \O3_real[11]~output_o\);

-- Location: IOOBUF_X115_Y13_N9
\O3_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(12),
	devoe => ww_devoe,
	o => \O3_real[12]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\O3_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(13),
	devoe => ww_devoe,
	o => \O3_real[13]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\O3_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(14),
	devoe => ww_devoe,
	o => \O3_real[14]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\O3_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_real\(15),
	devoe => ww_devoe,
	o => \O3_real[15]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\O4_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(0),
	devoe => ww_devoe,
	o => \O4_real[0]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\O4_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(1),
	devoe => ww_devoe,
	o => \O4_real[1]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\O4_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(2),
	devoe => ww_devoe,
	o => \O4_real[2]~output_o\);

-- Location: IOOBUF_X0_Y16_N16
\O4_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(3),
	devoe => ww_devoe,
	o => \O4_real[3]~output_o\);

-- Location: IOOBUF_X20_Y0_N2
\O4_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(4),
	devoe => ww_devoe,
	o => \O4_real[4]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\O4_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(5),
	devoe => ww_devoe,
	o => \O4_real[5]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\O4_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(6),
	devoe => ww_devoe,
	o => \O4_real[6]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\O4_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(7),
	devoe => ww_devoe,
	o => \O4_real[7]~output_o\);

-- Location: IOOBUF_X42_Y0_N16
\O4_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(8),
	devoe => ww_devoe,
	o => \O4_real[8]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\O4_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(9),
	devoe => ww_devoe,
	o => \O4_real[9]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\O4_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(10),
	devoe => ww_devoe,
	o => \O4_real[10]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\O4_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(11),
	devoe => ww_devoe,
	o => \O4_real[11]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\O4_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(12),
	devoe => ww_devoe,
	o => \O4_real[12]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\O4_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(13),
	devoe => ww_devoe,
	o => \O4_real[13]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\O4_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(14),
	devoe => ww_devoe,
	o => \O4_real[14]~output_o\);

-- Location: IOOBUF_X0_Y16_N23
\O4_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_real\(15),
	devoe => ww_devoe,
	o => \O4_real[15]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\O5_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(0),
	devoe => ww_devoe,
	o => \O5_real[0]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\O5_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(1),
	devoe => ww_devoe,
	o => \O5_real[1]~output_o\);

-- Location: IOOBUF_X85_Y0_N16
\O5_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(2),
	devoe => ww_devoe,
	o => \O5_real[2]~output_o\);

-- Location: IOOBUF_X115_Y12_N9
\O5_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(3),
	devoe => ww_devoe,
	o => \O5_real[3]~output_o\);

-- Location: IOOBUF_X85_Y0_N23
\O5_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(4),
	devoe => ww_devoe,
	o => \O5_real[4]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\O5_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(5),
	devoe => ww_devoe,
	o => \O5_real[5]~output_o\);

-- Location: IOOBUF_X115_Y6_N16
\O5_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(6),
	devoe => ww_devoe,
	o => \O5_real[6]~output_o\);

-- Location: IOOBUF_X115_Y5_N16
\O5_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(7),
	devoe => ww_devoe,
	o => \O5_real[7]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\O5_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(8),
	devoe => ww_devoe,
	o => \O5_real[8]~output_o\);

-- Location: IOOBUF_X115_Y23_N9
\O5_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(9),
	devoe => ww_devoe,
	o => \O5_real[9]~output_o\);

-- Location: IOOBUF_X115_Y27_N2
\O5_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(10),
	devoe => ww_devoe,
	o => \O5_real[10]~output_o\);

-- Location: IOOBUF_X81_Y0_N23
\O5_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(11),
	devoe => ww_devoe,
	o => \O5_real[11]~output_o\);

-- Location: IOOBUF_X115_Y7_N16
\O5_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(12),
	devoe => ww_devoe,
	o => \O5_real[12]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\O5_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(13),
	devoe => ww_devoe,
	o => \O5_real[13]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\O5_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(14),
	devoe => ww_devoe,
	o => \O5_real[14]~output_o\);

-- Location: IOOBUF_X111_Y73_N2
\O5_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_real\(15),
	devoe => ww_devoe,
	o => \O5_real[15]~output_o\);

-- Location: IOOBUF_X0_Y19_N2
\O6_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(0),
	devoe => ww_devoe,
	o => \O6_real[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N2
\O6_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(1),
	devoe => ww_devoe,
	o => \O6_real[1]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\O6_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(2),
	devoe => ww_devoe,
	o => \O6_real[2]~output_o\);

-- Location: IOOBUF_X11_Y73_N2
\O6_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(3),
	devoe => ww_devoe,
	o => \O6_real[3]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\O6_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(4),
	devoe => ww_devoe,
	o => \O6_real[4]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\O6_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(5),
	devoe => ww_devoe,
	o => \O6_real[5]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\O6_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(6),
	devoe => ww_devoe,
	o => \O6_real[6]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\O6_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(7),
	devoe => ww_devoe,
	o => \O6_real[7]~output_o\);

-- Location: IOOBUF_X91_Y0_N23
\O6_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(8),
	devoe => ww_devoe,
	o => \O6_real[8]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\O6_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(9),
	devoe => ww_devoe,
	o => \O6_real[9]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\O6_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(10),
	devoe => ww_devoe,
	o => \O6_real[10]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\O6_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(11),
	devoe => ww_devoe,
	o => \O6_real[11]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\O6_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(12),
	devoe => ww_devoe,
	o => \O6_real[12]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\O6_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(13),
	devoe => ww_devoe,
	o => \O6_real[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\O6_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(14),
	devoe => ww_devoe,
	o => \O6_real[14]~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\O6_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_real\(15),
	devoe => ww_devoe,
	o => \O6_real[15]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\O7_real[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(0),
	devoe => ww_devoe,
	o => \O7_real[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\O7_real[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(1),
	devoe => ww_devoe,
	o => \O7_real[1]~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\O7_real[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(2),
	devoe => ww_devoe,
	o => \O7_real[2]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\O7_real[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(3),
	devoe => ww_devoe,
	o => \O7_real[3]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\O7_real[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(4),
	devoe => ww_devoe,
	o => \O7_real[4]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\O7_real[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(5),
	devoe => ww_devoe,
	o => \O7_real[5]~output_o\);

-- Location: IOOBUF_X1_Y0_N23
\O7_real[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(6),
	devoe => ww_devoe,
	o => \O7_real[6]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\O7_real[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(7),
	devoe => ww_devoe,
	o => \O7_real[7]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\O7_real[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(8),
	devoe => ww_devoe,
	o => \O7_real[8]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\O7_real[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(9),
	devoe => ww_devoe,
	o => \O7_real[9]~output_o\);

-- Location: IOOBUF_X102_Y0_N16
\O7_real[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(10),
	devoe => ww_devoe,
	o => \O7_real[10]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\O7_real[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(11),
	devoe => ww_devoe,
	o => \O7_real[11]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\O7_real[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(12),
	devoe => ww_devoe,
	o => \O7_real[12]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\O7_real[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(13),
	devoe => ww_devoe,
	o => \O7_real[13]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\O7_real[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(14),
	devoe => ww_devoe,
	o => \O7_real[14]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\O7_real[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_real\(15),
	devoe => ww_devoe,
	o => \O7_real[15]~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\O0_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(0),
	devoe => ww_devoe,
	o => \O0_imag[0]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\O0_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(1),
	devoe => ww_devoe,
	o => \O0_imag[1]~output_o\);

-- Location: IOOBUF_X115_Y8_N23
\O0_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(2),
	devoe => ww_devoe,
	o => \O0_imag[2]~output_o\);

-- Location: IOOBUF_X115_Y10_N2
\O0_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(3),
	devoe => ww_devoe,
	o => \O0_imag[3]~output_o\);

-- Location: IOOBUF_X96_Y0_N16
\O0_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(4),
	devoe => ww_devoe,
	o => \O0_imag[4]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\O0_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(5),
	devoe => ww_devoe,
	o => \O0_imag[5]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\O0_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(6),
	devoe => ww_devoe,
	o => \O0_imag[6]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\O0_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(7),
	devoe => ww_devoe,
	o => \O0_imag[7]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\O0_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(8),
	devoe => ww_devoe,
	o => \O0_imag[8]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\O0_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(9),
	devoe => ww_devoe,
	o => \O0_imag[9]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\O0_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(10),
	devoe => ww_devoe,
	o => \O0_imag[10]~output_o\);

-- Location: IOOBUF_X3_Y0_N23
\O0_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(11),
	devoe => ww_devoe,
	o => \O0_imag[11]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\O0_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(12),
	devoe => ww_devoe,
	o => \O0_imag[12]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\O0_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(13),
	devoe => ww_devoe,
	o => \O0_imag[13]~output_o\);

-- Location: IOOBUF_X109_Y0_N9
\O0_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(14),
	devoe => ww_devoe,
	o => \O0_imag[14]~output_o\);

-- Location: IOOBUF_X115_Y22_N23
\O0_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q0_imag\(15),
	devoe => ww_devoe,
	o => \O0_imag[15]~output_o\);

-- Location: IOOBUF_X94_Y0_N2
\O1_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(0),
	devoe => ww_devoe,
	o => \O1_imag[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\O1_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(1),
	devoe => ww_devoe,
	o => \O1_imag[1]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\O1_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(2),
	devoe => ww_devoe,
	o => \O1_imag[2]~output_o\);

-- Location: IOOBUF_X91_Y73_N16
\O1_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(3),
	devoe => ww_devoe,
	o => \O1_imag[3]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\O1_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(4),
	devoe => ww_devoe,
	o => \O1_imag[4]~output_o\);

-- Location: IOOBUF_X115_Y52_N9
\O1_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(5),
	devoe => ww_devoe,
	o => \O1_imag[5]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\O1_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(6),
	devoe => ww_devoe,
	o => \O1_imag[6]~output_o\);

-- Location: IOOBUF_X115_Y56_N23
\O1_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(7),
	devoe => ww_devoe,
	o => \O1_imag[7]~output_o\);

-- Location: IOOBUF_X54_Y0_N9
\O1_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(8),
	devoe => ww_devoe,
	o => \O1_imag[8]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\O1_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(9),
	devoe => ww_devoe,
	o => \O1_imag[9]~output_o\);

-- Location: IOOBUF_X115_Y59_N16
\O1_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(10),
	devoe => ww_devoe,
	o => \O1_imag[10]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\O1_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(11),
	devoe => ww_devoe,
	o => \O1_imag[11]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\O1_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(12),
	devoe => ww_devoe,
	o => \O1_imag[12]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\O1_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(13),
	devoe => ww_devoe,
	o => \O1_imag[13]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\O1_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(14),
	devoe => ww_devoe,
	o => \O1_imag[14]~output_o\);

-- Location: IOOBUF_X115_Y17_N2
\O1_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q1_imag\(15),
	devoe => ww_devoe,
	o => \O1_imag[15]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\O2_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(0),
	devoe => ww_devoe,
	o => \O2_imag[0]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\O2_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(1),
	devoe => ww_devoe,
	o => \O2_imag[1]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\O2_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(2),
	devoe => ww_devoe,
	o => \O2_imag[2]~output_o\);

-- Location: IOOBUF_X115_Y56_N16
\O2_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(3),
	devoe => ww_devoe,
	o => \O2_imag[3]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\O2_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(4),
	devoe => ww_devoe,
	o => \O2_imag[4]~output_o\);

-- Location: IOOBUF_X115_Y68_N16
\O2_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(5),
	devoe => ww_devoe,
	o => \O2_imag[5]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\O2_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(6),
	devoe => ww_devoe,
	o => \O2_imag[6]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\O2_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(7),
	devoe => ww_devoe,
	o => \O2_imag[7]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\O2_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(8),
	devoe => ww_devoe,
	o => \O2_imag[8]~output_o\);

-- Location: IOOBUF_X102_Y0_N23
\O2_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(9),
	devoe => ww_devoe,
	o => \O2_imag[9]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\O2_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(10),
	devoe => ww_devoe,
	o => \O2_imag[10]~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\O2_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(11),
	devoe => ww_devoe,
	o => \O2_imag[11]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\O2_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(12),
	devoe => ww_devoe,
	o => \O2_imag[12]~output_o\);

-- Location: IOOBUF_X115_Y12_N2
\O2_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(13),
	devoe => ww_devoe,
	o => \O2_imag[13]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\O2_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(14),
	devoe => ww_devoe,
	o => \O2_imag[14]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\O2_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q2_imag\(15),
	devoe => ww_devoe,
	o => \O2_imag[15]~output_o\);

-- Location: IOOBUF_X33_Y0_N2
\O3_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(0),
	devoe => ww_devoe,
	o => \O3_imag[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N16
\O3_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(1),
	devoe => ww_devoe,
	o => \O3_imag[1]~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\O3_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(2),
	devoe => ww_devoe,
	o => \O3_imag[2]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\O3_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(3),
	devoe => ww_devoe,
	o => \O3_imag[3]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\O3_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(4),
	devoe => ww_devoe,
	o => \O3_imag[4]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\O3_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(5),
	devoe => ww_devoe,
	o => \O3_imag[5]~output_o\);

-- Location: IOOBUF_X109_Y0_N2
\O3_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(6),
	devoe => ww_devoe,
	o => \O3_imag[6]~output_o\);

-- Location: IOOBUF_X115_Y65_N23
\O3_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(7),
	devoe => ww_devoe,
	o => \O3_imag[7]~output_o\);

-- Location: IOOBUF_X115_Y58_N23
\O3_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(8),
	devoe => ww_devoe,
	o => \O3_imag[8]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\O3_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(9),
	devoe => ww_devoe,
	o => \O3_imag[9]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\O3_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(10),
	devoe => ww_devoe,
	o => \O3_imag[10]~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\O3_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(11),
	devoe => ww_devoe,
	o => \O3_imag[11]~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\O3_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(12),
	devoe => ww_devoe,
	o => \O3_imag[12]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\O3_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(13),
	devoe => ww_devoe,
	o => \O3_imag[13]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\O3_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(14),
	devoe => ww_devoe,
	o => \O3_imag[14]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\O3_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q3_imag\(15),
	devoe => ww_devoe,
	o => \O3_imag[15]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\O4_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(0),
	devoe => ww_devoe,
	o => \O4_imag[0]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\O4_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(1),
	devoe => ww_devoe,
	o => \O4_imag[1]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\O4_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(2),
	devoe => ww_devoe,
	o => \O4_imag[2]~output_o\);

-- Location: IOOBUF_X96_Y0_N9
\O4_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(3),
	devoe => ww_devoe,
	o => \O4_imag[3]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\O4_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(4),
	devoe => ww_devoe,
	o => \O4_imag[4]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\O4_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(5),
	devoe => ww_devoe,
	o => \O4_imag[5]~output_o\);

-- Location: IOOBUF_X115_Y13_N2
\O4_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(6),
	devoe => ww_devoe,
	o => \O4_imag[6]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\O4_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(7),
	devoe => ww_devoe,
	o => \O4_imag[7]~output_o\);

-- Location: IOOBUF_X96_Y0_N2
\O4_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(8),
	devoe => ww_devoe,
	o => \O4_imag[8]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\O4_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(9),
	devoe => ww_devoe,
	o => \O4_imag[9]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\O4_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(10),
	devoe => ww_devoe,
	o => \O4_imag[10]~output_o\);

-- Location: IOOBUF_X115_Y69_N23
\O4_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(11),
	devoe => ww_devoe,
	o => \O4_imag[11]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\O4_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(12),
	devoe => ww_devoe,
	o => \O4_imag[12]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\O4_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(13),
	devoe => ww_devoe,
	o => \O4_imag[13]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\O4_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(14),
	devoe => ww_devoe,
	o => \O4_imag[14]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\O4_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q4_imag\(15),
	devoe => ww_devoe,
	o => \O4_imag[15]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\O5_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(0),
	devoe => ww_devoe,
	o => \O5_imag[0]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\O5_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(1),
	devoe => ww_devoe,
	o => \O5_imag[1]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\O5_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(2),
	devoe => ww_devoe,
	o => \O5_imag[2]~output_o\);

-- Location: IOOBUF_X56_Y0_N9
\O5_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(3),
	devoe => ww_devoe,
	o => \O5_imag[3]~output_o\);

-- Location: IOOBUF_X0_Y63_N16
\O5_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(4),
	devoe => ww_devoe,
	o => \O5_imag[4]~output_o\);

-- Location: IOOBUF_X1_Y73_N9
\O5_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(5),
	devoe => ww_devoe,
	o => \O5_imag[5]~output_o\);

-- Location: IOOBUF_X5_Y73_N9
\O5_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(6),
	devoe => ww_devoe,
	o => \O5_imag[6]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\O5_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(7),
	devoe => ww_devoe,
	o => \O5_imag[7]~output_o\);

-- Location: IOOBUF_X0_Y63_N23
\O5_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(8),
	devoe => ww_devoe,
	o => \O5_imag[8]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\O5_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(9),
	devoe => ww_devoe,
	o => \O5_imag[9]~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\O5_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(10),
	devoe => ww_devoe,
	o => \O5_imag[10]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\O5_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(11),
	devoe => ww_devoe,
	o => \O5_imag[11]~output_o\);

-- Location: IOOBUF_X56_Y0_N2
\O5_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(12),
	devoe => ww_devoe,
	o => \O5_imag[12]~output_o\);

-- Location: IOOBUF_X115_Y63_N9
\O5_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(13),
	devoe => ww_devoe,
	o => \O5_imag[13]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\O5_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(14),
	devoe => ww_devoe,
	o => \O5_imag[14]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\O5_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q5_imag\(15),
	devoe => ww_devoe,
	o => \O5_imag[15]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\O6_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(0),
	devoe => ww_devoe,
	o => \O6_imag[0]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\O6_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(1),
	devoe => ww_devoe,
	o => \O6_imag[1]~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\O6_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(2),
	devoe => ww_devoe,
	o => \O6_imag[2]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\O6_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(3),
	devoe => ww_devoe,
	o => \O6_imag[3]~output_o\);

-- Location: IOOBUF_X3_Y73_N9
\O6_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(4),
	devoe => ww_devoe,
	o => \O6_imag[4]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\O6_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(5),
	devoe => ww_devoe,
	o => \O6_imag[5]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\O6_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(6),
	devoe => ww_devoe,
	o => \O6_imag[6]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\O6_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(7),
	devoe => ww_devoe,
	o => \O6_imag[7]~output_o\);

-- Location: IOOBUF_X115_Y4_N16
\O6_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(8),
	devoe => ww_devoe,
	o => \O6_imag[8]~output_o\);

-- Location: IOOBUF_X0_Y68_N16
\O6_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(9),
	devoe => ww_devoe,
	o => \O6_imag[9]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\O6_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(10),
	devoe => ww_devoe,
	o => \O6_imag[10]~output_o\);

-- Location: IOOBUF_X100_Y73_N16
\O6_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(11),
	devoe => ww_devoe,
	o => \O6_imag[11]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\O6_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(12),
	devoe => ww_devoe,
	o => \O6_imag[12]~output_o\);

-- Location: IOOBUF_X0_Y68_N9
\O6_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(13),
	devoe => ww_devoe,
	o => \O6_imag[13]~output_o\);

-- Location: IOOBUF_X115_Y52_N2
\O6_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(14),
	devoe => ww_devoe,
	o => \O6_imag[14]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\O6_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q6_imag\(15),
	devoe => ww_devoe,
	o => \O6_imag[15]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\O7_imag[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(0),
	devoe => ww_devoe,
	o => \O7_imag[0]~output_o\);

-- Location: IOOBUF_X60_Y0_N9
\O7_imag[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(1),
	devoe => ww_devoe,
	o => \O7_imag[1]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\O7_imag[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(2),
	devoe => ww_devoe,
	o => \O7_imag[2]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\O7_imag[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(3),
	devoe => ww_devoe,
	o => \O7_imag[3]~output_o\);

-- Location: IOOBUF_X3_Y73_N2
\O7_imag[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(4),
	devoe => ww_devoe,
	o => \O7_imag[4]~output_o\);

-- Location: IOOBUF_X0_Y68_N2
\O7_imag[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(5),
	devoe => ww_devoe,
	o => \O7_imag[5]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\O7_imag[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(6),
	devoe => ww_devoe,
	o => \O7_imag[6]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\O7_imag[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(7),
	devoe => ww_devoe,
	o => \O7_imag[7]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\O7_imag[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(8),
	devoe => ww_devoe,
	o => \O7_imag[8]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\O7_imag[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(9),
	devoe => ww_devoe,
	o => \O7_imag[9]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\O7_imag[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(10),
	devoe => ww_devoe,
	o => \O7_imag[10]~output_o\);

-- Location: IOOBUF_X60_Y0_N23
\O7_imag[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(11),
	devoe => ww_devoe,
	o => \O7_imag[11]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\O7_imag[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(12),
	devoe => ww_devoe,
	o => \O7_imag[12]~output_o\);

-- Location: IOOBUF_X3_Y0_N16
\O7_imag[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(13),
	devoe => ww_devoe,
	o => \O7_imag[13]~output_o\);

-- Location: IOOBUF_X5_Y73_N2
\O7_imag[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(14),
	devoe => ww_devoe,
	o => \O7_imag[14]~output_o\);

-- Location: IOOBUF_X60_Y0_N2
\O7_imag[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \R6|Q7_imag\(15),
	devoe => ww_devoe,
	o => \O7_imag[15]~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G2
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y36_N22
\INV~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_INV,
	o => \INV~input_o\);

-- Location: IOIBUF_X0_Y35_N15
\I5_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(0),
	o => \I5_real[0]~input_o\);

-- Location: LCCOMB_X49_Y49_N2
\R1|Q5_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[0]~feeder_combout\ = \I5_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[0]~input_o\,
	combout => \R1|Q5_real[0]~feeder_combout\);

-- Location: IOIBUF_X0_Y36_N15
\RESET~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET,
	o => \RESET~input_o\);

-- Location: CLKCTRL_G4
\RESET~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RESET~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RESET~inputclkctrl_outclk\);

-- Location: IOIBUF_X83_Y73_N15
\EN~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EN,
	o => \EN~input_o\);

-- Location: FF_X49_Y49_N3
\R1|Q5_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(0));

-- Location: LCCOMB_X50_Y49_N0
\R2|Q5_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[0]~feeder_combout\ = \R1|Q5_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(0),
	combout => \R2|Q5_real[0]~feeder_combout\);

-- Location: FF_X50_Y49_N1
\R2|Q5_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(0));

-- Location: IOIBUF_X18_Y0_N15
\I4_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(0),
	o => \I4_real[0]~input_o\);

-- Location: LCCOMB_X50_Y50_N0
\R1|Q4_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[0]~feeder_combout\ = \I4_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[0]~input_o\,
	combout => \R1|Q4_real[0]~feeder_combout\);

-- Location: FF_X50_Y50_N1
\R1|Q4_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(0));

-- Location: LCCOMB_X50_Y50_N12
\R2|Q4_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[0]~feeder_combout\ = \R1|Q4_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(0),
	combout => \R2|Q4_real[0]~feeder_combout\);

-- Location: FF_X50_Y50_N13
\R2|Q4_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(0));

-- Location: LCCOMB_X53_Y49_N0
\R3|Q4_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[0]~16_combout\ = (\R2|Q5_real\(0) & (\R2|Q4_real\(0) $ (VCC))) # (!\R2|Q5_real\(0) & (\R2|Q4_real\(0) & VCC))
-- \R3|Q4_real[0]~17\ = CARRY((\R2|Q5_real\(0) & \R2|Q4_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(0),
	datab => \R2|Q4_real\(0),
	datad => VCC,
	combout => \R3|Q4_real[0]~16_combout\,
	cout => \R3|Q4_real[0]~17\);

-- Location: FF_X53_Y49_N1
\R3|Q4_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(0));

-- Location: IOIBUF_X0_Y44_N22
\I6_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(0),
	o => \I6_real[0]~input_o\);

-- Location: LCCOMB_X52_Y48_N20
\R1|Q6_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[0]~feeder_combout\ = \I6_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[0]~input_o\,
	combout => \R1|Q6_real[0]~feeder_combout\);

-- Location: FF_X52_Y48_N21
\R1|Q6_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(0));

-- Location: LCCOMB_X52_Y48_N16
\R2|Q6_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[0]~feeder_combout\ = \R1|Q6_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(0),
	combout => \R2|Q6_real[0]~feeder_combout\);

-- Location: FF_X52_Y48_N17
\R2|Q6_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(0));

-- Location: IOIBUF_X0_Y49_N8
\I7_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(0),
	o => \I7_real[0]~input_o\);

-- Location: LCCOMB_X55_Y49_N20
\R1|Q7_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[0]~feeder_combout\ = \I7_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[0]~input_o\,
	combout => \R1|Q7_real[0]~feeder_combout\);

-- Location: FF_X55_Y49_N21
\R1|Q7_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(0));

-- Location: LCCOMB_X55_Y49_N6
\R2|Q7_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[0]~feeder_combout\ = \R1|Q7_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(0),
	combout => \R2|Q7_real[0]~feeder_combout\);

-- Location: FF_X55_Y49_N7
\R2|Q7_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(0));

-- Location: LCCOMB_X53_Y50_N0
\R3|Q6_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[0]~16_combout\ = (\R2|Q6_real\(0) & (\R2|Q7_real\(0) $ (VCC))) # (!\R2|Q6_real\(0) & (\R2|Q7_real\(0) & VCC))
-- \R3|Q6_real[0]~17\ = CARRY((\R2|Q6_real\(0) & \R2|Q7_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(0),
	datab => \R2|Q7_real\(0),
	datad => VCC,
	combout => \R3|Q6_real[0]~16_combout\,
	cout => \R3|Q6_real[0]~17\);

-- Location: FF_X53_Y50_N1
\R3|Q6_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(0));

-- Location: LCCOMB_X54_Y48_N0
\R4|Q4_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[0]~16_combout\ = (\R3|Q4_real\(0) & (\R3|Q6_real\(0) $ (VCC))) # (!\R3|Q4_real\(0) & (\R3|Q6_real\(0) & VCC))
-- \R4|Q4_real[0]~17\ = CARRY((\R3|Q4_real\(0) & \R3|Q6_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(0),
	datab => \R3|Q6_real\(0),
	datad => VCC,
	combout => \R4|Q4_real[0]~16_combout\,
	cout => \R4|Q4_real[0]~17\);

-- Location: FF_X54_Y48_N1
\R4|Q4_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(0));

-- Location: IOIBUF_X0_Y33_N15
\I1_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(0),
	o => \I1_real[0]~input_o\);

-- Location: LCCOMB_X52_Y49_N0
\R1|Q1_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[0]~feeder_combout\ = \I1_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[0]~input_o\,
	combout => \R1|Q1_real[0]~feeder_combout\);

-- Location: FF_X52_Y49_N1
\R1|Q1_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(0));

-- Location: LCCOMB_X52_Y49_N4
\R2|Q1_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[0]~feeder_combout\ = \R1|Q1_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(0),
	combout => \R2|Q1_real[0]~feeder_combout\);

-- Location: FF_X52_Y49_N5
\R2|Q1_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(0));

-- Location: IOIBUF_X0_Y13_N8
\I0_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(0),
	o => \I0_real[0]~input_o\);

-- Location: LCCOMB_X52_Y49_N10
\R1|Q0_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[0]~feeder_combout\ = \I0_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[0]~input_o\,
	combout => \R1|Q0_real[0]~feeder_combout\);

-- Location: FF_X52_Y49_N11
\R1|Q0_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(0));

-- Location: LCCOMB_X56_Y49_N6
\R2|Q0_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[0]~feeder_combout\ = \R1|Q0_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(0),
	combout => \R2|Q0_real[0]~feeder_combout\);

-- Location: FF_X56_Y49_N7
\R2|Q0_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(0));

-- Location: LCCOMB_X58_Y49_N0
\R3|Q0_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[0]~16_combout\ = (\R2|Q1_real\(0) & (\R2|Q0_real\(0) $ (VCC))) # (!\R2|Q1_real\(0) & (\R2|Q0_real\(0) & VCC))
-- \R3|Q0_real[0]~17\ = CARRY((\R2|Q1_real\(0) & \R2|Q0_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(0),
	datab => \R2|Q0_real\(0),
	datad => VCC,
	combout => \R3|Q0_real[0]~16_combout\,
	cout => \R3|Q0_real[0]~17\);

-- Location: FF_X58_Y49_N1
\R3|Q0_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(0));

-- Location: IOIBUF_X54_Y0_N22
\I3_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(0),
	o => \I3_real[0]~input_o\);

-- Location: LCCOMB_X57_Y46_N2
\R1|Q3_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[0]~feeder_combout\ = \I3_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[0]~input_o\,
	combout => \R1|Q3_real[0]~feeder_combout\);

-- Location: FF_X57_Y46_N3
\R1|Q3_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(0));

-- Location: LCCOMB_X60_Y48_N6
\R2|Q3_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[0]~feeder_combout\ = \R1|Q3_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(0),
	combout => \R2|Q3_real[0]~feeder_combout\);

-- Location: FF_X60_Y48_N7
\R2|Q3_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(0));

-- Location: IOIBUF_X0_Y14_N1
\I2_real[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(0),
	o => \I2_real[0]~input_o\);

-- Location: LCCOMB_X56_Y46_N0
\R1|Q2_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[0]~feeder_combout\ = \I2_real[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I2_real[0]~input_o\,
	combout => \R1|Q2_real[0]~feeder_combout\);

-- Location: FF_X56_Y46_N1
\R1|Q2_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(0));

-- Location: LCCOMB_X56_Y46_N30
\R2|Q2_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[0]~feeder_combout\ = \R1|Q2_real\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(0),
	combout => \R2|Q2_real[0]~feeder_combout\);

-- Location: FF_X56_Y46_N31
\R2|Q2_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(0));

-- Location: LCCOMB_X58_Y48_N0
\R3|Q2_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[0]~16_combout\ = (\R2|Q3_real\(0) & (\R2|Q2_real\(0) $ (VCC))) # (!\R2|Q3_real\(0) & (\R2|Q2_real\(0) & VCC))
-- \R3|Q2_real[0]~17\ = CARRY((\R2|Q3_real\(0) & \R2|Q2_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(0),
	datab => \R2|Q2_real\(0),
	datad => VCC,
	combout => \R3|Q2_real[0]~16_combout\,
	cout => \R3|Q2_real[0]~17\);

-- Location: FF_X58_Y48_N1
\R3|Q2_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(0));

-- Location: LCCOMB_X57_Y48_N0
\R4|Q0_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[0]~16_combout\ = (\R3|Q0_real\(0) & (\R3|Q2_real\(0) $ (VCC))) # (!\R3|Q0_real\(0) & (\R3|Q2_real\(0) & VCC))
-- \R4|Q0_real[0]~17\ = CARRY((\R3|Q0_real\(0) & \R3|Q2_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(0),
	datab => \R3|Q2_real\(0),
	datad => VCC,
	combout => \R4|Q0_real[0]~16_combout\,
	cout => \R4|Q0_real[0]~17\);

-- Location: FF_X57_Y48_N1
\R4|Q0_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(0));

-- Location: LCCOMB_X56_Y48_N0
\R5|Q0_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[0]~16_combout\ = (\R4|Q4_real\(0) & (\R4|Q0_real\(0) $ (VCC))) # (!\R4|Q4_real\(0) & (\R4|Q0_real\(0) & VCC))
-- \R5|Q0_real[0]~17\ = CARRY((\R4|Q4_real\(0) & \R4|Q0_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(0),
	datab => \R4|Q0_real\(0),
	datad => VCC,
	combout => \R5|Q0_real[0]~16_combout\,
	cout => \R5|Q0_real[0]~17\);

-- Location: FF_X56_Y48_N1
\R5|Q0_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(0));

-- Location: IOIBUF_X27_Y73_N22
\I2_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(3),
	o => \I2_real[3]~input_o\);

-- Location: LCCOMB_X56_Y46_N18
\R1|Q2_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[3]~feeder_combout\ = \I2_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[3]~input_o\,
	combout => \R1|Q2_real[3]~feeder_combout\);

-- Location: FF_X56_Y46_N19
\R1|Q2_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(3));

-- Location: LCCOMB_X56_Y46_N12
\R2|Q2_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[3]~feeder_combout\ = \R1|Q2_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(3),
	combout => \R2|Q2_real[3]~feeder_combout\);

-- Location: FF_X56_Y46_N13
\R2|Q2_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(3));

-- Location: IOIBUF_X0_Y23_N15
\I3_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(3),
	o => \I3_real[3]~input_o\);

-- Location: LCCOMB_X56_Y46_N24
\R1|Q3_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[3]~feeder_combout\ = \I3_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_real[3]~input_o\,
	combout => \R1|Q3_real[3]~feeder_combout\);

-- Location: FF_X56_Y46_N25
\R1|Q3_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(3));

-- Location: LCCOMB_X60_Y48_N30
\R2|Q3_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[3]~feeder_combout\ = \R1|Q3_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(3),
	combout => \R2|Q3_real[3]~feeder_combout\);

-- Location: FF_X60_Y48_N31
\R2|Q3_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(3));

-- Location: IOIBUF_X0_Y14_N8
\I2_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(2),
	o => \I2_real[2]~input_o\);

-- Location: LCCOMB_X56_Y46_N10
\R1|Q2_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[2]~feeder_combout\ = \I2_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[2]~input_o\,
	combout => \R1|Q2_real[2]~feeder_combout\);

-- Location: FF_X56_Y46_N11
\R1|Q2_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(2));

-- Location: LCCOMB_X56_Y46_N8
\R2|Q2_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[2]~feeder_combout\ = \R1|Q2_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(2),
	combout => \R2|Q2_real[2]~feeder_combout\);

-- Location: FF_X56_Y46_N9
\R2|Q2_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(2));

-- Location: IOIBUF_X52_Y0_N8
\I3_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(2),
	o => \I3_real[2]~input_o\);

-- Location: LCCOMB_X56_Y46_N20
\R1|Q3_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[2]~feeder_combout\ = \I3_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_real[2]~input_o\,
	combout => \R1|Q3_real[2]~feeder_combout\);

-- Location: FF_X56_Y46_N21
\R1|Q3_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(2));

-- Location: LCCOMB_X56_Y46_N26
\R2|Q3_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[2]~feeder_combout\ = \R1|Q3_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(2),
	combout => \R2|Q3_real[2]~feeder_combout\);

-- Location: FF_X56_Y46_N27
\R2|Q3_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(2));

-- Location: IOIBUF_X0_Y46_N22
\I2_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(1),
	o => \I2_real[1]~input_o\);

-- Location: LCCOMB_X56_Y46_N14
\R1|Q2_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[1]~feeder_combout\ = \I2_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[1]~input_o\,
	combout => \R1|Q2_real[1]~feeder_combout\);

-- Location: FF_X56_Y46_N15
\R1|Q2_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(1));

-- Location: LCCOMB_X57_Y46_N12
\R2|Q2_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[1]~feeder_combout\ = \R1|Q2_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(1),
	combout => \R2|Q2_real[1]~feeder_combout\);

-- Location: FF_X57_Y46_N13
\R2|Q2_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(1));

-- Location: IOIBUF_X52_Y0_N1
\I3_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(1),
	o => \I3_real[1]~input_o\);

-- Location: LCCOMB_X56_Y46_N16
\R1|Q3_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[1]~feeder_combout\ = \I3_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_real[1]~input_o\,
	combout => \R1|Q3_real[1]~feeder_combout\);

-- Location: FF_X56_Y46_N17
\R1|Q3_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(1));

-- Location: LCCOMB_X60_Y48_N8
\R2|Q3_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[1]~feeder_combout\ = \R1|Q3_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(1),
	combout => \R2|Q3_real[1]~feeder_combout\);

-- Location: FF_X60_Y48_N9
\R2|Q3_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(1));

-- Location: LCCOMB_X58_Y48_N2
\R3|Q2_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[1]~18_combout\ = (\R2|Q2_real\(1) & ((\R2|Q3_real\(1) & (\R3|Q2_real[0]~17\ & VCC)) # (!\R2|Q3_real\(1) & (!\R3|Q2_real[0]~17\)))) # (!\R2|Q2_real\(1) & ((\R2|Q3_real\(1) & (!\R3|Q2_real[0]~17\)) # (!\R2|Q3_real\(1) & ((\R3|Q2_real[0]~17\) # 
-- (GND)))))
-- \R3|Q2_real[1]~19\ = CARRY((\R2|Q2_real\(1) & (!\R2|Q3_real\(1) & !\R3|Q2_real[0]~17\)) # (!\R2|Q2_real\(1) & ((!\R3|Q2_real[0]~17\) # (!\R2|Q3_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(1),
	datab => \R2|Q3_real\(1),
	datad => VCC,
	cin => \R3|Q2_real[0]~17\,
	combout => \R3|Q2_real[1]~18_combout\,
	cout => \R3|Q2_real[1]~19\);

-- Location: LCCOMB_X58_Y48_N4
\R3|Q2_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[2]~20_combout\ = ((\R2|Q2_real\(2) $ (\R2|Q3_real\(2) $ (!\R3|Q2_real[1]~19\)))) # (GND)
-- \R3|Q2_real[2]~21\ = CARRY((\R2|Q2_real\(2) & ((\R2|Q3_real\(2)) # (!\R3|Q2_real[1]~19\))) # (!\R2|Q2_real\(2) & (\R2|Q3_real\(2) & !\R3|Q2_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(2),
	datab => \R2|Q3_real\(2),
	datad => VCC,
	cin => \R3|Q2_real[1]~19\,
	combout => \R3|Q2_real[2]~20_combout\,
	cout => \R3|Q2_real[2]~21\);

-- Location: LCCOMB_X58_Y48_N6
\R3|Q2_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[3]~22_combout\ = (\R2|Q2_real\(3) & ((\R2|Q3_real\(3) & (\R3|Q2_real[2]~21\ & VCC)) # (!\R2|Q3_real\(3) & (!\R3|Q2_real[2]~21\)))) # (!\R2|Q2_real\(3) & ((\R2|Q3_real\(3) & (!\R3|Q2_real[2]~21\)) # (!\R2|Q3_real\(3) & ((\R3|Q2_real[2]~21\) # 
-- (GND)))))
-- \R3|Q2_real[3]~23\ = CARRY((\R2|Q2_real\(3) & (!\R2|Q3_real\(3) & !\R3|Q2_real[2]~21\)) # (!\R2|Q2_real\(3) & ((!\R3|Q2_real[2]~21\) # (!\R2|Q3_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(3),
	datab => \R2|Q3_real\(3),
	datad => VCC,
	cin => \R3|Q2_real[2]~21\,
	combout => \R3|Q2_real[3]~22_combout\,
	cout => \R3|Q2_real[3]~23\);

-- Location: FF_X58_Y48_N7
\R3|Q2_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(3));

-- Location: IOIBUF_X56_Y0_N15
\I1_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(3),
	o => \I1_real[3]~input_o\);

-- Location: LCCOMB_X56_Y49_N14
\R1|Q1_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[3]~feeder_combout\ = \I1_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[3]~input_o\,
	combout => \R1|Q1_real[3]~feeder_combout\);

-- Location: FF_X56_Y49_N15
\R1|Q1_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(3));

-- Location: LCCOMB_X57_Y49_N12
\R2|Q1_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[3]~feeder_combout\ = \R1|Q1_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(3),
	combout => \R2|Q1_real[3]~feeder_combout\);

-- Location: FF_X57_Y49_N13
\R2|Q1_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(3));

-- Location: IOIBUF_X49_Y73_N22
\I0_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(3),
	o => \I0_real[3]~input_o\);

-- Location: LCCOMB_X56_Y49_N28
\R1|Q0_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[3]~feeder_combout\ = \I0_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[3]~input_o\,
	combout => \R1|Q0_real[3]~feeder_combout\);

-- Location: FF_X56_Y49_N29
\R1|Q0_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(3));

-- Location: LCCOMB_X56_Y49_N20
\R2|Q0_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[3]~feeder_combout\ = \R1|Q0_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(3),
	combout => \R2|Q0_real[3]~feeder_combout\);

-- Location: FF_X56_Y49_N21
\R2|Q0_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(3));

-- Location: IOIBUF_X49_Y73_N15
\I0_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(2),
	o => \I0_real[2]~input_o\);

-- Location: LCCOMB_X56_Y49_N2
\R1|Q0_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[2]~feeder_combout\ = \I0_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[2]~input_o\,
	combout => \R1|Q0_real[2]~feeder_combout\);

-- Location: FF_X56_Y49_N3
\R1|Q0_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(2));

-- Location: LCCOMB_X57_Y49_N8
\R2|Q0_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[2]~feeder_combout\ = \R1|Q0_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(2),
	combout => \R2|Q0_real[2]~feeder_combout\);

-- Location: FF_X57_Y49_N9
\R2|Q0_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(2));

-- Location: IOIBUF_X49_Y0_N15
\I1_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(2),
	o => \I1_real[2]~input_o\);

-- Location: LCCOMB_X50_Y49_N4
\R1|Q1_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[2]~feeder_combout\ = \I1_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[2]~input_o\,
	combout => \R1|Q1_real[2]~feeder_combout\);

-- Location: FF_X50_Y49_N5
\R1|Q1_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(2));

-- Location: LCCOMB_X57_Y49_N14
\R2|Q1_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[2]~feeder_combout\ = \R1|Q1_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(2),
	combout => \R2|Q1_real[2]~feeder_combout\);

-- Location: FF_X57_Y49_N15
\R2|Q1_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(2));

-- Location: IOIBUF_X29_Y0_N15
\I1_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(1),
	o => \I1_real[1]~input_o\);

-- Location: LCCOMB_X57_Y49_N18
\R1|Q1_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[1]~feeder_combout\ = \I1_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_real[1]~input_o\,
	combout => \R1|Q1_real[1]~feeder_combout\);

-- Location: FF_X57_Y49_N19
\R1|Q1_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(1));

-- Location: LCCOMB_X57_Y49_N2
\R2|Q1_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[1]~feeder_combout\ = \R1|Q1_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(1),
	combout => \R2|Q1_real[1]~feeder_combout\);

-- Location: FF_X57_Y49_N3
\R2|Q1_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(1));

-- Location: IOIBUF_X52_Y73_N15
\I0_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(1),
	o => \I0_real[1]~input_o\);

-- Location: LCCOMB_X56_Y49_N12
\R1|Q0_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[1]~feeder_combout\ = \I0_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[1]~input_o\,
	combout => \R1|Q0_real[1]~feeder_combout\);

-- Location: FF_X56_Y49_N13
\R1|Q0_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(1));

-- Location: LCCOMB_X57_Y49_N0
\R2|Q0_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[1]~feeder_combout\ = \R1|Q0_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(1),
	combout => \R2|Q0_real[1]~feeder_combout\);

-- Location: FF_X57_Y49_N1
\R2|Q0_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(1));

-- Location: LCCOMB_X58_Y49_N2
\R3|Q0_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[1]~18_combout\ = (\R2|Q1_real\(1) & ((\R2|Q0_real\(1) & (\R3|Q0_real[0]~17\ & VCC)) # (!\R2|Q0_real\(1) & (!\R3|Q0_real[0]~17\)))) # (!\R2|Q1_real\(1) & ((\R2|Q0_real\(1) & (!\R3|Q0_real[0]~17\)) # (!\R2|Q0_real\(1) & ((\R3|Q0_real[0]~17\) # 
-- (GND)))))
-- \R3|Q0_real[1]~19\ = CARRY((\R2|Q1_real\(1) & (!\R2|Q0_real\(1) & !\R3|Q0_real[0]~17\)) # (!\R2|Q1_real\(1) & ((!\R3|Q0_real[0]~17\) # (!\R2|Q0_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(1),
	datab => \R2|Q0_real\(1),
	datad => VCC,
	cin => \R3|Q0_real[0]~17\,
	combout => \R3|Q0_real[1]~18_combout\,
	cout => \R3|Q0_real[1]~19\);

-- Location: LCCOMB_X58_Y49_N4
\R3|Q0_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[2]~20_combout\ = ((\R2|Q0_real\(2) $ (\R2|Q1_real\(2) $ (!\R3|Q0_real[1]~19\)))) # (GND)
-- \R3|Q0_real[2]~21\ = CARRY((\R2|Q0_real\(2) & ((\R2|Q1_real\(2)) # (!\R3|Q0_real[1]~19\))) # (!\R2|Q0_real\(2) & (\R2|Q1_real\(2) & !\R3|Q0_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(2),
	datab => \R2|Q1_real\(2),
	datad => VCC,
	cin => \R3|Q0_real[1]~19\,
	combout => \R3|Q0_real[2]~20_combout\,
	cout => \R3|Q0_real[2]~21\);

-- Location: LCCOMB_X58_Y49_N6
\R3|Q0_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[3]~22_combout\ = (\R2|Q1_real\(3) & ((\R2|Q0_real\(3) & (\R3|Q0_real[2]~21\ & VCC)) # (!\R2|Q0_real\(3) & (!\R3|Q0_real[2]~21\)))) # (!\R2|Q1_real\(3) & ((\R2|Q0_real\(3) & (!\R3|Q0_real[2]~21\)) # (!\R2|Q0_real\(3) & ((\R3|Q0_real[2]~21\) # 
-- (GND)))))
-- \R3|Q0_real[3]~23\ = CARRY((\R2|Q1_real\(3) & (!\R2|Q0_real\(3) & !\R3|Q0_real[2]~21\)) # (!\R2|Q1_real\(3) & ((!\R3|Q0_real[2]~21\) # (!\R2|Q0_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(3),
	datab => \R2|Q0_real\(3),
	datad => VCC,
	cin => \R3|Q0_real[2]~21\,
	combout => \R3|Q0_real[3]~22_combout\,
	cout => \R3|Q0_real[3]~23\);

-- Location: FF_X58_Y49_N7
\R3|Q0_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(3));

-- Location: FF_X58_Y48_N5
\R3|Q2_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(2));

-- Location: FF_X58_Y49_N5
\R3|Q0_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(2));

-- Location: FF_X58_Y49_N3
\R3|Q0_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(1));

-- Location: FF_X58_Y48_N3
\R3|Q2_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(1));

-- Location: LCCOMB_X57_Y48_N2
\R4|Q0_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[1]~18_combout\ = (\R3|Q0_real\(1) & ((\R3|Q2_real\(1) & (\R4|Q0_real[0]~17\ & VCC)) # (!\R3|Q2_real\(1) & (!\R4|Q0_real[0]~17\)))) # (!\R3|Q0_real\(1) & ((\R3|Q2_real\(1) & (!\R4|Q0_real[0]~17\)) # (!\R3|Q2_real\(1) & ((\R4|Q0_real[0]~17\) # 
-- (GND)))))
-- \R4|Q0_real[1]~19\ = CARRY((\R3|Q0_real\(1) & (!\R3|Q2_real\(1) & !\R4|Q0_real[0]~17\)) # (!\R3|Q0_real\(1) & ((!\R4|Q0_real[0]~17\) # (!\R3|Q2_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(1),
	datab => \R3|Q2_real\(1),
	datad => VCC,
	cin => \R4|Q0_real[0]~17\,
	combout => \R4|Q0_real[1]~18_combout\,
	cout => \R4|Q0_real[1]~19\);

-- Location: LCCOMB_X57_Y48_N4
\R4|Q0_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[2]~20_combout\ = ((\R3|Q2_real\(2) $ (\R3|Q0_real\(2) $ (!\R4|Q0_real[1]~19\)))) # (GND)
-- \R4|Q0_real[2]~21\ = CARRY((\R3|Q2_real\(2) & ((\R3|Q0_real\(2)) # (!\R4|Q0_real[1]~19\))) # (!\R3|Q2_real\(2) & (\R3|Q0_real\(2) & !\R4|Q0_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(2),
	datab => \R3|Q0_real\(2),
	datad => VCC,
	cin => \R4|Q0_real[1]~19\,
	combout => \R4|Q0_real[2]~20_combout\,
	cout => \R4|Q0_real[2]~21\);

-- Location: LCCOMB_X57_Y48_N6
\R4|Q0_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[3]~22_combout\ = (\R3|Q2_real\(3) & ((\R3|Q0_real\(3) & (\R4|Q0_real[2]~21\ & VCC)) # (!\R3|Q0_real\(3) & (!\R4|Q0_real[2]~21\)))) # (!\R3|Q2_real\(3) & ((\R3|Q0_real\(3) & (!\R4|Q0_real[2]~21\)) # (!\R3|Q0_real\(3) & ((\R4|Q0_real[2]~21\) # 
-- (GND)))))
-- \R4|Q0_real[3]~23\ = CARRY((\R3|Q2_real\(3) & (!\R3|Q0_real\(3) & !\R4|Q0_real[2]~21\)) # (!\R3|Q2_real\(3) & ((!\R4|Q0_real[2]~21\) # (!\R3|Q0_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(3),
	datab => \R3|Q0_real\(3),
	datad => VCC,
	cin => \R4|Q0_real[2]~21\,
	combout => \R4|Q0_real[3]~22_combout\,
	cout => \R4|Q0_real[3]~23\);

-- Location: FF_X57_Y48_N7
\R4|Q0_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(3));

-- Location: IOIBUF_X0_Y28_N22
\I6_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(3),
	o => \I6_real[3]~input_o\);

-- Location: LCCOMB_X52_Y48_N2
\R1|Q6_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[3]~feeder_combout\ = \I6_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I6_real[3]~input_o\,
	combout => \R1|Q6_real[3]~feeder_combout\);

-- Location: FF_X52_Y48_N3
\R1|Q6_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(3));

-- Location: LCCOMB_X52_Y48_N14
\R2|Q6_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[3]~feeder_combout\ = \R1|Q6_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(3),
	combout => \R2|Q6_real[3]~feeder_combout\);

-- Location: FF_X52_Y48_N15
\R2|Q6_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(3));

-- Location: IOIBUF_X0_Y24_N15
\I7_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(3),
	o => \I7_real[3]~input_o\);

-- Location: LCCOMB_X52_Y48_N12
\R1|Q7_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[3]~feeder_combout\ = \I7_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[3]~input_o\,
	combout => \R1|Q7_real[3]~feeder_combout\);

-- Location: FF_X52_Y48_N13
\R1|Q7_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(3));

-- Location: LCCOMB_X52_Y48_N4
\R2|Q7_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[3]~feeder_combout\ = \R1|Q7_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(3),
	combout => \R2|Q7_real[3]~feeder_combout\);

-- Location: FF_X52_Y48_N5
\R2|Q7_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(3));

-- Location: IOIBUF_X0_Y5_N15
\I6_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(2),
	o => \I6_real[2]~input_o\);

-- Location: LCCOMB_X52_Y48_N30
\R1|Q6_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[2]~feeder_combout\ = \I6_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[2]~input_o\,
	combout => \R1|Q6_real[2]~feeder_combout\);

-- Location: FF_X52_Y48_N31
\R1|Q6_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(2));

-- Location: LCCOMB_X52_Y48_N18
\R2|Q6_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[2]~feeder_combout\ = \R1|Q6_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q6_real\(2),
	combout => \R2|Q6_real[2]~feeder_combout\);

-- Location: FF_X52_Y48_N19
\R2|Q6_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(2));

-- Location: IOIBUF_X23_Y0_N22
\I7_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(2),
	o => \I7_real[2]~input_o\);

-- Location: LCCOMB_X52_Y48_N0
\R1|Q7_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[2]~feeder_combout\ = \I7_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[2]~input_o\,
	combout => \R1|Q7_real[2]~feeder_combout\);

-- Location: FF_X52_Y48_N1
\R1|Q7_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(2));

-- Location: LCCOMB_X52_Y48_N28
\R2|Q7_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[2]~feeder_combout\ = \R1|Q7_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(2),
	combout => \R2|Q7_real[2]~feeder_combout\);

-- Location: FF_X52_Y48_N29
\R2|Q7_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(2));

-- Location: IOIBUF_X0_Y24_N1
\I7_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(1),
	o => \I7_real[1]~input_o\);

-- Location: LCCOMB_X52_Y48_N24
\R1|Q7_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[1]~feeder_combout\ = \I7_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[1]~input_o\,
	combout => \R1|Q7_real[1]~feeder_combout\);

-- Location: FF_X52_Y48_N25
\R1|Q7_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(1));

-- Location: LCCOMB_X52_Y48_N8
\R2|Q7_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[1]~feeder_combout\ = \R1|Q7_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(1),
	combout => \R2|Q7_real[1]~feeder_combout\);

-- Location: FF_X52_Y48_N9
\R2|Q7_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(1));

-- Location: IOIBUF_X0_Y25_N22
\I6_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(1),
	o => \I6_real[1]~input_o\);

-- Location: LCCOMB_X52_Y48_N26
\R1|Q6_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[1]~feeder_combout\ = \I6_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[1]~input_o\,
	combout => \R1|Q6_real[1]~feeder_combout\);

-- Location: FF_X52_Y48_N27
\R1|Q6_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(1));

-- Location: LCCOMB_X52_Y48_N22
\R2|Q6_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[1]~feeder_combout\ = \R1|Q6_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q6_real\(1),
	combout => \R2|Q6_real[1]~feeder_combout\);

-- Location: FF_X52_Y48_N23
\R2|Q6_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(1));

-- Location: LCCOMB_X53_Y50_N2
\R3|Q6_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[1]~18_combout\ = (\R2|Q7_real\(1) & ((\R2|Q6_real\(1) & (\R3|Q6_real[0]~17\ & VCC)) # (!\R2|Q6_real\(1) & (!\R3|Q6_real[0]~17\)))) # (!\R2|Q7_real\(1) & ((\R2|Q6_real\(1) & (!\R3|Q6_real[0]~17\)) # (!\R2|Q6_real\(1) & ((\R3|Q6_real[0]~17\) # 
-- (GND)))))
-- \R3|Q6_real[1]~19\ = CARRY((\R2|Q7_real\(1) & (!\R2|Q6_real\(1) & !\R3|Q6_real[0]~17\)) # (!\R2|Q7_real\(1) & ((!\R3|Q6_real[0]~17\) # (!\R2|Q6_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(1),
	datab => \R2|Q6_real\(1),
	datad => VCC,
	cin => \R3|Q6_real[0]~17\,
	combout => \R3|Q6_real[1]~18_combout\,
	cout => \R3|Q6_real[1]~19\);

-- Location: LCCOMB_X53_Y50_N4
\R3|Q6_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[2]~20_combout\ = ((\R2|Q6_real\(2) $ (\R2|Q7_real\(2) $ (!\R3|Q6_real[1]~19\)))) # (GND)
-- \R3|Q6_real[2]~21\ = CARRY((\R2|Q6_real\(2) & ((\R2|Q7_real\(2)) # (!\R3|Q6_real[1]~19\))) # (!\R2|Q6_real\(2) & (\R2|Q7_real\(2) & !\R3|Q6_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(2),
	datab => \R2|Q7_real\(2),
	datad => VCC,
	cin => \R3|Q6_real[1]~19\,
	combout => \R3|Q6_real[2]~20_combout\,
	cout => \R3|Q6_real[2]~21\);

-- Location: LCCOMB_X53_Y50_N6
\R3|Q6_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[3]~22_combout\ = (\R2|Q6_real\(3) & ((\R2|Q7_real\(3) & (\R3|Q6_real[2]~21\ & VCC)) # (!\R2|Q7_real\(3) & (!\R3|Q6_real[2]~21\)))) # (!\R2|Q6_real\(3) & ((\R2|Q7_real\(3) & (!\R3|Q6_real[2]~21\)) # (!\R2|Q7_real\(3) & ((\R3|Q6_real[2]~21\) # 
-- (GND)))))
-- \R3|Q6_real[3]~23\ = CARRY((\R2|Q6_real\(3) & (!\R2|Q7_real\(3) & !\R3|Q6_real[2]~21\)) # (!\R2|Q6_real\(3) & ((!\R3|Q6_real[2]~21\) # (!\R2|Q7_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(3),
	datab => \R2|Q7_real\(3),
	datad => VCC,
	cin => \R3|Q6_real[2]~21\,
	combout => \R3|Q6_real[3]~22_combout\,
	cout => \R3|Q6_real[3]~23\);

-- Location: FF_X53_Y50_N7
\R3|Q6_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(3));

-- Location: IOIBUF_X0_Y34_N22
\I4_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(3),
	o => \I4_real[3]~input_o\);

-- Location: LCCOMB_X50_Y50_N2
\R1|Q4_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[3]~feeder_combout\ = \I4_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_real[3]~input_o\,
	combout => \R1|Q4_real[3]~feeder_combout\);

-- Location: FF_X50_Y50_N3
\R1|Q4_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(3));

-- Location: LCCOMB_X50_Y50_N6
\R2|Q4_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[3]~feeder_combout\ = \R1|Q4_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(3),
	combout => \R2|Q4_real[3]~feeder_combout\);

-- Location: FF_X50_Y50_N7
\R2|Q4_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(3));

-- Location: IOIBUF_X0_Y58_N15
\I5_real[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(3),
	o => \I5_real[3]~input_o\);

-- Location: LCCOMB_X50_Y50_N28
\R1|Q5_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[3]~feeder_combout\ = \I5_real[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[3]~input_o\,
	combout => \R1|Q5_real[3]~feeder_combout\);

-- Location: FF_X50_Y50_N29
\R1|Q5_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(3));

-- Location: LCCOMB_X50_Y50_N4
\R2|Q5_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[3]~feeder_combout\ = \R1|Q5_real\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(3),
	combout => \R2|Q5_real[3]~feeder_combout\);

-- Location: FF_X50_Y50_N5
\R2|Q5_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(3));

-- Location: IOIBUF_X23_Y73_N22
\I4_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(2),
	o => \I4_real[2]~input_o\);

-- Location: LCCOMB_X50_Y50_N16
\R1|Q4_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[2]~feeder_combout\ = \I4_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_real[2]~input_o\,
	combout => \R1|Q4_real[2]~feeder_combout\);

-- Location: FF_X50_Y50_N17
\R1|Q4_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(2));

-- Location: LCCOMB_X50_Y50_N8
\R2|Q4_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[2]~feeder_combout\ = \R1|Q4_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(2),
	combout => \R2|Q4_real[2]~feeder_combout\);

-- Location: FF_X50_Y50_N9
\R2|Q4_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(2));

-- Location: IOIBUF_X0_Y47_N1
\I5_real[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(2),
	o => \I5_real[2]~input_o\);

-- Location: LCCOMB_X50_Y47_N2
\R1|Q5_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[2]~feeder_combout\ = \I5_real[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[2]~input_o\,
	combout => \R1|Q5_real[2]~feeder_combout\);

-- Location: FF_X50_Y47_N3
\R1|Q5_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(2));

-- Location: LCCOMB_X50_Y47_N20
\R2|Q5_real[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[2]~feeder_combout\ = \R1|Q5_real\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(2),
	combout => \R2|Q5_real[2]~feeder_combout\);

-- Location: FF_X50_Y47_N21
\R2|Q5_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(2));

-- Location: IOIBUF_X49_Y0_N8
\I4_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(1),
	o => \I4_real[1]~input_o\);

-- Location: LCCOMB_X50_Y50_N10
\R1|Q4_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[1]~feeder_combout\ = \I4_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_real[1]~input_o\,
	combout => \R1|Q4_real[1]~feeder_combout\);

-- Location: FF_X50_Y50_N11
\R1|Q4_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(1));

-- Location: LCCOMB_X50_Y50_N22
\R2|Q4_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[1]~feeder_combout\ = \R1|Q4_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(1),
	combout => \R2|Q4_real[1]~feeder_combout\);

-- Location: FF_X50_Y50_N23
\R2|Q4_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(1));

-- Location: IOIBUF_X0_Y15_N15
\I5_real[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(1),
	o => \I5_real[1]~input_o\);

-- Location: LCCOMB_X48_Y49_N2
\R1|Q5_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[1]~feeder_combout\ = \I5_real[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[1]~input_o\,
	combout => \R1|Q5_real[1]~feeder_combout\);

-- Location: FF_X48_Y49_N3
\R1|Q5_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(1));

-- Location: LCCOMB_X49_Y49_N20
\R2|Q5_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[1]~feeder_combout\ = \R1|Q5_real\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(1),
	combout => \R2|Q5_real[1]~feeder_combout\);

-- Location: FF_X49_Y49_N21
\R2|Q5_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(1));

-- Location: LCCOMB_X53_Y49_N2
\R3|Q4_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[1]~18_combout\ = (\R2|Q4_real\(1) & ((\R2|Q5_real\(1) & (\R3|Q4_real[0]~17\ & VCC)) # (!\R2|Q5_real\(1) & (!\R3|Q4_real[0]~17\)))) # (!\R2|Q4_real\(1) & ((\R2|Q5_real\(1) & (!\R3|Q4_real[0]~17\)) # (!\R2|Q5_real\(1) & ((\R3|Q4_real[0]~17\) # 
-- (GND)))))
-- \R3|Q4_real[1]~19\ = CARRY((\R2|Q4_real\(1) & (!\R2|Q5_real\(1) & !\R3|Q4_real[0]~17\)) # (!\R2|Q4_real\(1) & ((!\R3|Q4_real[0]~17\) # (!\R2|Q5_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(1),
	datab => \R2|Q5_real\(1),
	datad => VCC,
	cin => \R3|Q4_real[0]~17\,
	combout => \R3|Q4_real[1]~18_combout\,
	cout => \R3|Q4_real[1]~19\);

-- Location: LCCOMB_X53_Y49_N4
\R3|Q4_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[2]~20_combout\ = ((\R2|Q4_real\(2) $ (\R2|Q5_real\(2) $ (!\R3|Q4_real[1]~19\)))) # (GND)
-- \R3|Q4_real[2]~21\ = CARRY((\R2|Q4_real\(2) & ((\R2|Q5_real\(2)) # (!\R3|Q4_real[1]~19\))) # (!\R2|Q4_real\(2) & (\R2|Q5_real\(2) & !\R3|Q4_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(2),
	datab => \R2|Q5_real\(2),
	datad => VCC,
	cin => \R3|Q4_real[1]~19\,
	combout => \R3|Q4_real[2]~20_combout\,
	cout => \R3|Q4_real[2]~21\);

-- Location: LCCOMB_X53_Y49_N6
\R3|Q4_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[3]~22_combout\ = (\R2|Q4_real\(3) & ((\R2|Q5_real\(3) & (\R3|Q4_real[2]~21\ & VCC)) # (!\R2|Q5_real\(3) & (!\R3|Q4_real[2]~21\)))) # (!\R2|Q4_real\(3) & ((\R2|Q5_real\(3) & (!\R3|Q4_real[2]~21\)) # (!\R2|Q5_real\(3) & ((\R3|Q4_real[2]~21\) # 
-- (GND)))))
-- \R3|Q4_real[3]~23\ = CARRY((\R2|Q4_real\(3) & (!\R2|Q5_real\(3) & !\R3|Q4_real[2]~21\)) # (!\R2|Q4_real\(3) & ((!\R3|Q4_real[2]~21\) # (!\R2|Q5_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(3),
	datab => \R2|Q5_real\(3),
	datad => VCC,
	cin => \R3|Q4_real[2]~21\,
	combout => \R3|Q4_real[3]~22_combout\,
	cout => \R3|Q4_real[3]~23\);

-- Location: FF_X53_Y49_N7
\R3|Q4_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(3));

-- Location: FF_X53_Y49_N5
\R3|Q4_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(2));

-- Location: FF_X53_Y50_N5
\R3|Q6_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(2));

-- Location: FF_X53_Y49_N3
\R3|Q4_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(1));

-- Location: FF_X53_Y50_N3
\R3|Q6_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(1));

-- Location: LCCOMB_X54_Y48_N2
\R4|Q4_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[1]~18_combout\ = (\R3|Q4_real\(1) & ((\R3|Q6_real\(1) & (\R4|Q4_real[0]~17\ & VCC)) # (!\R3|Q6_real\(1) & (!\R4|Q4_real[0]~17\)))) # (!\R3|Q4_real\(1) & ((\R3|Q6_real\(1) & (!\R4|Q4_real[0]~17\)) # (!\R3|Q6_real\(1) & ((\R4|Q4_real[0]~17\) # 
-- (GND)))))
-- \R4|Q4_real[1]~19\ = CARRY((\R3|Q4_real\(1) & (!\R3|Q6_real\(1) & !\R4|Q4_real[0]~17\)) # (!\R3|Q4_real\(1) & ((!\R4|Q4_real[0]~17\) # (!\R3|Q6_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(1),
	datab => \R3|Q6_real\(1),
	datad => VCC,
	cin => \R4|Q4_real[0]~17\,
	combout => \R4|Q4_real[1]~18_combout\,
	cout => \R4|Q4_real[1]~19\);

-- Location: LCCOMB_X54_Y48_N4
\R4|Q4_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[2]~20_combout\ = ((\R3|Q4_real\(2) $ (\R3|Q6_real\(2) $ (!\R4|Q4_real[1]~19\)))) # (GND)
-- \R4|Q4_real[2]~21\ = CARRY((\R3|Q4_real\(2) & ((\R3|Q6_real\(2)) # (!\R4|Q4_real[1]~19\))) # (!\R3|Q4_real\(2) & (\R3|Q6_real\(2) & !\R4|Q4_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(2),
	datab => \R3|Q6_real\(2),
	datad => VCC,
	cin => \R4|Q4_real[1]~19\,
	combout => \R4|Q4_real[2]~20_combout\,
	cout => \R4|Q4_real[2]~21\);

-- Location: LCCOMB_X54_Y48_N6
\R4|Q4_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[3]~22_combout\ = (\R3|Q6_real\(3) & ((\R3|Q4_real\(3) & (\R4|Q4_real[2]~21\ & VCC)) # (!\R3|Q4_real\(3) & (!\R4|Q4_real[2]~21\)))) # (!\R3|Q6_real\(3) & ((\R3|Q4_real\(3) & (!\R4|Q4_real[2]~21\)) # (!\R3|Q4_real\(3) & ((\R4|Q4_real[2]~21\) # 
-- (GND)))))
-- \R4|Q4_real[3]~23\ = CARRY((\R3|Q6_real\(3) & (!\R3|Q4_real\(3) & !\R4|Q4_real[2]~21\)) # (!\R3|Q6_real\(3) & ((!\R4|Q4_real[2]~21\) # (!\R3|Q4_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(3),
	datab => \R3|Q4_real\(3),
	datad => VCC,
	cin => \R4|Q4_real[2]~21\,
	combout => \R4|Q4_real[3]~22_combout\,
	cout => \R4|Q4_real[3]~23\);

-- Location: FF_X54_Y48_N7
\R4|Q4_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(3));

-- Location: FF_X54_Y48_N5
\R4|Q4_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(2));

-- Location: FF_X57_Y48_N5
\R4|Q0_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(2));

-- Location: FF_X57_Y48_N3
\R4|Q0_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(1));

-- Location: FF_X54_Y48_N3
\R4|Q4_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(1));

-- Location: LCCOMB_X56_Y48_N2
\R5|Q0_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[1]~18_combout\ = (\R4|Q0_real\(1) & ((\R4|Q4_real\(1) & (\R5|Q0_real[0]~17\ & VCC)) # (!\R4|Q4_real\(1) & (!\R5|Q0_real[0]~17\)))) # (!\R4|Q0_real\(1) & ((\R4|Q4_real\(1) & (!\R5|Q0_real[0]~17\)) # (!\R4|Q4_real\(1) & ((\R5|Q0_real[0]~17\) # 
-- (GND)))))
-- \R5|Q0_real[1]~19\ = CARRY((\R4|Q0_real\(1) & (!\R4|Q4_real\(1) & !\R5|Q0_real[0]~17\)) # (!\R4|Q0_real\(1) & ((!\R5|Q0_real[0]~17\) # (!\R4|Q4_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(1),
	datab => \R4|Q4_real\(1),
	datad => VCC,
	cin => \R5|Q0_real[0]~17\,
	combout => \R5|Q0_real[1]~18_combout\,
	cout => \R5|Q0_real[1]~19\);

-- Location: LCCOMB_X56_Y48_N4
\R5|Q0_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[2]~20_combout\ = ((\R4|Q4_real\(2) $ (\R4|Q0_real\(2) $ (!\R5|Q0_real[1]~19\)))) # (GND)
-- \R5|Q0_real[2]~21\ = CARRY((\R4|Q4_real\(2) & ((\R4|Q0_real\(2)) # (!\R5|Q0_real[1]~19\))) # (!\R4|Q4_real\(2) & (\R4|Q0_real\(2) & !\R5|Q0_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(2),
	datab => \R4|Q0_real\(2),
	datad => VCC,
	cin => \R5|Q0_real[1]~19\,
	combout => \R5|Q0_real[2]~20_combout\,
	cout => \R5|Q0_real[2]~21\);

-- Location: LCCOMB_X56_Y48_N6
\R5|Q0_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[3]~22_combout\ = (\R4|Q0_real\(3) & ((\R4|Q4_real\(3) & (\R5|Q0_real[2]~21\ & VCC)) # (!\R4|Q4_real\(3) & (!\R5|Q0_real[2]~21\)))) # (!\R4|Q0_real\(3) & ((\R4|Q4_real\(3) & (!\R5|Q0_real[2]~21\)) # (!\R4|Q4_real\(3) & ((\R5|Q0_real[2]~21\) # 
-- (GND)))))
-- \R5|Q0_real[3]~23\ = CARRY((\R4|Q0_real\(3) & (!\R4|Q4_real\(3) & !\R5|Q0_real[2]~21\)) # (!\R4|Q0_real\(3) & ((!\R5|Q0_real[2]~21\) # (!\R4|Q4_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(3),
	datab => \R4|Q4_real\(3),
	datad => VCC,
	cin => \R5|Q0_real[2]~21\,
	combout => \R5|Q0_real[3]~22_combout\,
	cout => \R5|Q0_real[3]~23\);

-- Location: FF_X56_Y48_N7
\R5|Q0_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(3));

-- Location: LCCOMB_X55_Y48_N16
\OUT_COV|O0_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[0]~0_combout\ = (\INV~input_o\ & ((\R5|Q0_real\(3)))) # (!\INV~input_o\ & (\R5|Q0_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(0),
	datad => \R5|Q0_real\(3),
	combout => \OUT_COV|O0_real[0]~0_combout\);

-- Location: FF_X55_Y48_N17
\R6|Q0_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(0));

-- Location: IOIBUF_X0_Y29_N22
\I4_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(4),
	o => \I4_real[4]~input_o\);

-- Location: LCCOMB_X52_Y49_N26
\R1|Q4_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[4]~feeder_combout\ = \I4_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[4]~input_o\,
	combout => \R1|Q4_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N27
\R1|Q4_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(4));

-- Location: LCCOMB_X52_Y49_N12
\R2|Q4_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[4]~feeder_combout\ = \R1|Q4_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q4_real\(4),
	combout => \R2|Q4_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N13
\R2|Q4_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(4));

-- Location: IOIBUF_X45_Y73_N8
\I5_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(4),
	o => \I5_real[4]~input_o\);

-- Location: LCCOMB_X52_Y49_N24
\R1|Q5_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[4]~feeder_combout\ = \I5_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[4]~input_o\,
	combout => \R1|Q5_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N25
\R1|Q5_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(4));

-- Location: LCCOMB_X52_Y49_N30
\R2|Q5_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[4]~feeder_combout\ = \R1|Q5_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(4),
	combout => \R2|Q5_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N31
\R2|Q5_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(4));

-- Location: LCCOMB_X53_Y49_N8
\R3|Q4_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[4]~24_combout\ = ((\R2|Q4_real\(4) $ (\R2|Q5_real\(4) $ (!\R3|Q4_real[3]~23\)))) # (GND)
-- \R3|Q4_real[4]~25\ = CARRY((\R2|Q4_real\(4) & ((\R2|Q5_real\(4)) # (!\R3|Q4_real[3]~23\))) # (!\R2|Q4_real\(4) & (\R2|Q5_real\(4) & !\R3|Q4_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(4),
	datab => \R2|Q5_real\(4),
	datad => VCC,
	cin => \R3|Q4_real[3]~23\,
	combout => \R3|Q4_real[4]~24_combout\,
	cout => \R3|Q4_real[4]~25\);

-- Location: FF_X53_Y49_N9
\R3|Q4_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(4));

-- Location: IOIBUF_X16_Y73_N15
\I6_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(4),
	o => \I6_real[4]~input_o\);

-- Location: LCCOMB_X52_Y49_N14
\R1|Q6_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[4]~feeder_combout\ = \I6_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[4]~input_o\,
	combout => \R1|Q6_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N15
\R1|Q6_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(4));

-- Location: LCCOMB_X52_Y49_N28
\R2|Q6_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[4]~feeder_combout\ = \R1|Q6_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q6_real\(4),
	combout => \R2|Q6_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N29
\R2|Q6_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(4));

-- Location: IOIBUF_X9_Y0_N15
\I7_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(4),
	o => \I7_real[4]~input_o\);

-- Location: LCCOMB_X52_Y49_N20
\R1|Q7_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[4]~feeder_combout\ = \I7_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_real[4]~input_o\,
	combout => \R1|Q7_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N21
\R1|Q7_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(4));

-- Location: LCCOMB_X52_Y49_N2
\R2|Q7_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[4]~feeder_combout\ = \R1|Q7_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(4),
	combout => \R2|Q7_real[4]~feeder_combout\);

-- Location: FF_X52_Y49_N3
\R2|Q7_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(4));

-- Location: LCCOMB_X53_Y50_N8
\R3|Q6_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[4]~24_combout\ = ((\R2|Q6_real\(4) $ (\R2|Q7_real\(4) $ (!\R3|Q6_real[3]~23\)))) # (GND)
-- \R3|Q6_real[4]~25\ = CARRY((\R2|Q6_real\(4) & ((\R2|Q7_real\(4)) # (!\R3|Q6_real[3]~23\))) # (!\R2|Q6_real\(4) & (\R2|Q7_real\(4) & !\R3|Q6_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(4),
	datab => \R2|Q7_real\(4),
	datad => VCC,
	cin => \R3|Q6_real[3]~23\,
	combout => \R3|Q6_real[4]~24_combout\,
	cout => \R3|Q6_real[4]~25\);

-- Location: FF_X53_Y50_N9
\R3|Q6_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(4));

-- Location: LCCOMB_X54_Y48_N8
\R4|Q4_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[4]~24_combout\ = ((\R3|Q4_real\(4) $ (\R3|Q6_real\(4) $ (!\R4|Q4_real[3]~23\)))) # (GND)
-- \R4|Q4_real[4]~25\ = CARRY((\R3|Q4_real\(4) & ((\R3|Q6_real\(4)) # (!\R4|Q4_real[3]~23\))) # (!\R3|Q4_real\(4) & (\R3|Q6_real\(4) & !\R4|Q4_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(4),
	datab => \R3|Q6_real\(4),
	datad => VCC,
	cin => \R4|Q4_real[3]~23\,
	combout => \R4|Q4_real[4]~24_combout\,
	cout => \R4|Q4_real[4]~25\);

-- Location: FF_X54_Y48_N9
\R4|Q4_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(4));

-- Location: IOIBUF_X0_Y55_N8
\I0_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(4),
	o => \I0_real[4]~input_o\);

-- Location: LCCOMB_X47_Y49_N14
\R1|Q0_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[4]~feeder_combout\ = \I0_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[4]~input_o\,
	combout => \R1|Q0_real[4]~feeder_combout\);

-- Location: FF_X47_Y49_N15
\R1|Q0_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(4));

-- Location: LCCOMB_X48_Y49_N28
\R2|Q0_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[4]~feeder_combout\ = \R1|Q0_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(4),
	combout => \R2|Q0_real[4]~feeder_combout\);

-- Location: FF_X48_Y49_N29
\R2|Q0_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(4));

-- Location: IOIBUF_X0_Y29_N15
\I1_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(4),
	o => \I1_real[4]~input_o\);

-- Location: LCCOMB_X48_Y49_N30
\R1|Q1_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[4]~feeder_combout\ = \I1_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[4]~input_o\,
	combout => \R1|Q1_real[4]~feeder_combout\);

-- Location: FF_X48_Y49_N31
\R1|Q1_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(4));

-- Location: LCCOMB_X56_Y49_N4
\R2|Q1_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[4]~feeder_combout\ = \R1|Q1_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(4),
	combout => \R2|Q1_real[4]~feeder_combout\);

-- Location: FF_X56_Y49_N5
\R2|Q1_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(4));

-- Location: LCCOMB_X58_Y49_N8
\R3|Q0_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[4]~24_combout\ = ((\R2|Q0_real\(4) $ (\R2|Q1_real\(4) $ (!\R3|Q0_real[3]~23\)))) # (GND)
-- \R3|Q0_real[4]~25\ = CARRY((\R2|Q0_real\(4) & ((\R2|Q1_real\(4)) # (!\R3|Q0_real[3]~23\))) # (!\R2|Q0_real\(4) & (\R2|Q1_real\(4) & !\R3|Q0_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(4),
	datab => \R2|Q1_real\(4),
	datad => VCC,
	cin => \R3|Q0_real[3]~23\,
	combout => \R3|Q0_real[4]~24_combout\,
	cout => \R3|Q0_real[4]~25\);

-- Location: FF_X58_Y49_N9
\R3|Q0_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(4));

-- Location: IOIBUF_X18_Y73_N22
\I2_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(4),
	o => \I2_real[4]~input_o\);

-- Location: LCCOMB_X50_Y49_N10
\R1|Q2_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[4]~feeder_combout\ = \I2_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[4]~input_o\,
	combout => \R1|Q2_real[4]~feeder_combout\);

-- Location: FF_X50_Y49_N11
\R1|Q2_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(4));

-- Location: LCCOMB_X57_Y49_N30
\R2|Q2_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[4]~feeder_combout\ = \R1|Q2_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(4),
	combout => \R2|Q2_real[4]~feeder_combout\);

-- Location: FF_X57_Y49_N31
\R2|Q2_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(4));

-- Location: IOIBUF_X40_Y73_N8
\I3_real[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(4),
	o => \I3_real[4]~input_o\);

-- Location: LCCOMB_X48_Y49_N12
\R1|Q3_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[4]~feeder_combout\ = \I3_real[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[4]~input_o\,
	combout => \R1|Q3_real[4]~feeder_combout\);

-- Location: FF_X48_Y49_N13
\R1|Q3_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(4));

-- Location: LCCOMB_X49_Y49_N30
\R2|Q3_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[4]~feeder_combout\ = \R1|Q3_real\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(4),
	combout => \R2|Q3_real[4]~feeder_combout\);

-- Location: FF_X49_Y49_N31
\R2|Q3_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(4));

-- Location: LCCOMB_X58_Y48_N8
\R3|Q2_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[4]~24_combout\ = ((\R2|Q2_real\(4) $ (\R2|Q3_real\(4) $ (!\R3|Q2_real[3]~23\)))) # (GND)
-- \R3|Q2_real[4]~25\ = CARRY((\R2|Q2_real\(4) & ((\R2|Q3_real\(4)) # (!\R3|Q2_real[3]~23\))) # (!\R2|Q2_real\(4) & (\R2|Q3_real\(4) & !\R3|Q2_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(4),
	datab => \R2|Q3_real\(4),
	datad => VCC,
	cin => \R3|Q2_real[3]~23\,
	combout => \R3|Q2_real[4]~24_combout\,
	cout => \R3|Q2_real[4]~25\);

-- Location: FF_X58_Y48_N9
\R3|Q2_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(4));

-- Location: LCCOMB_X57_Y48_N8
\R4|Q0_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[4]~24_combout\ = ((\R3|Q0_real\(4) $ (\R3|Q2_real\(4) $ (!\R4|Q0_real[3]~23\)))) # (GND)
-- \R4|Q0_real[4]~25\ = CARRY((\R3|Q0_real\(4) & ((\R3|Q2_real\(4)) # (!\R4|Q0_real[3]~23\))) # (!\R3|Q0_real\(4) & (\R3|Q2_real\(4) & !\R4|Q0_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(4),
	datab => \R3|Q2_real\(4),
	datad => VCC,
	cin => \R4|Q0_real[3]~23\,
	combout => \R4|Q0_real[4]~24_combout\,
	cout => \R4|Q0_real[4]~25\);

-- Location: FF_X57_Y48_N9
\R4|Q0_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(4));

-- Location: LCCOMB_X56_Y48_N8
\R5|Q0_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[4]~24_combout\ = ((\R4|Q4_real\(4) $ (\R4|Q0_real\(4) $ (!\R5|Q0_real[3]~23\)))) # (GND)
-- \R5|Q0_real[4]~25\ = CARRY((\R4|Q4_real\(4) & ((\R4|Q0_real\(4)) # (!\R5|Q0_real[3]~23\))) # (!\R4|Q4_real\(4) & (\R4|Q0_real\(4) & !\R5|Q0_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(4),
	datab => \R4|Q0_real\(4),
	datad => VCC,
	cin => \R5|Q0_real[3]~23\,
	combout => \R5|Q0_real[4]~24_combout\,
	cout => \R5|Q0_real[4]~25\);

-- Location: FF_X56_Y48_N9
\R5|Q0_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(4));

-- Location: FF_X56_Y48_N3
\R5|Q0_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(1));

-- Location: LCCOMB_X55_Y48_N14
\OUT_COV|O0_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[1]~1_combout\ = (\INV~input_o\ & (\R5|Q0_real\(4))) # (!\INV~input_o\ & ((\R5|Q0_real\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(4),
	datad => \R5|Q0_real\(1),
	combout => \OUT_COV|O0_real[1]~1_combout\);

-- Location: FF_X55_Y48_N15
\R6|Q0_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(1));

-- Location: IOIBUF_X42_Y73_N8
\I6_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(5),
	o => \I6_real[5]~input_o\);

-- Location: LCCOMB_X49_Y49_N18
\R1|Q6_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[5]~feeder_combout\ = \I6_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I6_real[5]~input_o\,
	combout => \R1|Q6_real[5]~feeder_combout\);

-- Location: FF_X49_Y49_N19
\R1|Q6_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(5));

-- Location: LCCOMB_X49_Y49_N26
\R2|Q6_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[5]~feeder_combout\ = \R1|Q6_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(5),
	combout => \R2|Q6_real[5]~feeder_combout\);

-- Location: FF_X49_Y49_N27
\R2|Q6_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(5));

-- Location: IOIBUF_X45_Y0_N22
\I7_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(5),
	o => \I7_real[5]~input_o\);

-- Location: LCCOMB_X49_Y49_N12
\R1|Q7_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[5]~feeder_combout\ = \I7_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_real[5]~input_o\,
	combout => \R1|Q7_real[5]~feeder_combout\);

-- Location: FF_X49_Y49_N13
\R1|Q7_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(5));

-- Location: LCCOMB_X49_Y49_N0
\R2|Q7_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[5]~feeder_combout\ = \R1|Q7_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(5),
	combout => \R2|Q7_real[5]~feeder_combout\);

-- Location: FF_X49_Y49_N1
\R2|Q7_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(5));

-- Location: LCCOMB_X53_Y50_N10
\R3|Q6_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[5]~26_combout\ = (\R2|Q6_real\(5) & ((\R2|Q7_real\(5) & (\R3|Q6_real[4]~25\ & VCC)) # (!\R2|Q7_real\(5) & (!\R3|Q6_real[4]~25\)))) # (!\R2|Q6_real\(5) & ((\R2|Q7_real\(5) & (!\R3|Q6_real[4]~25\)) # (!\R2|Q7_real\(5) & ((\R3|Q6_real[4]~25\) # 
-- (GND)))))
-- \R3|Q6_real[5]~27\ = CARRY((\R2|Q6_real\(5) & (!\R2|Q7_real\(5) & !\R3|Q6_real[4]~25\)) # (!\R2|Q6_real\(5) & ((!\R3|Q6_real[4]~25\) # (!\R2|Q7_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(5),
	datab => \R2|Q7_real\(5),
	datad => VCC,
	cin => \R3|Q6_real[4]~25\,
	combout => \R3|Q6_real[5]~26_combout\,
	cout => \R3|Q6_real[5]~27\);

-- Location: FF_X53_Y50_N11
\R3|Q6_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(5));

-- Location: IOIBUF_X11_Y0_N15
\I5_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(5),
	o => \I5_real[5]~input_o\);

-- Location: LCCOMB_X48_Y49_N8
\R1|Q5_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[5]~feeder_combout\ = \I5_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[5]~input_o\,
	combout => \R1|Q5_real[5]~feeder_combout\);

-- Location: FF_X48_Y49_N9
\R1|Q5_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(5));

-- Location: LCCOMB_X49_Y49_N16
\R2|Q5_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[5]~feeder_combout\ = \R1|Q5_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(5),
	combout => \R2|Q5_real[5]~feeder_combout\);

-- Location: FF_X49_Y49_N17
\R2|Q5_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(5));

-- Location: IOIBUF_X0_Y9_N15
\I4_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(5),
	o => \I4_real[5]~input_o\);

-- Location: LCCOMB_X49_Y49_N24
\R1|Q4_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[5]~feeder_combout\ = \I4_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_real[5]~input_o\,
	combout => \R1|Q4_real[5]~feeder_combout\);

-- Location: FF_X49_Y49_N25
\R1|Q4_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(5));

-- Location: LCCOMB_X50_Y49_N14
\R2|Q4_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[5]~feeder_combout\ = \R1|Q4_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(5),
	combout => \R2|Q4_real[5]~feeder_combout\);

-- Location: FF_X50_Y49_N15
\R2|Q4_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(5));

-- Location: LCCOMB_X53_Y49_N10
\R3|Q4_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[5]~26_combout\ = (\R2|Q5_real\(5) & ((\R2|Q4_real\(5) & (\R3|Q4_real[4]~25\ & VCC)) # (!\R2|Q4_real\(5) & (!\R3|Q4_real[4]~25\)))) # (!\R2|Q5_real\(5) & ((\R2|Q4_real\(5) & (!\R3|Q4_real[4]~25\)) # (!\R2|Q4_real\(5) & ((\R3|Q4_real[4]~25\) # 
-- (GND)))))
-- \R3|Q4_real[5]~27\ = CARRY((\R2|Q5_real\(5) & (!\R2|Q4_real\(5) & !\R3|Q4_real[4]~25\)) # (!\R2|Q5_real\(5) & ((!\R3|Q4_real[4]~25\) # (!\R2|Q4_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(5),
	datab => \R2|Q4_real\(5),
	datad => VCC,
	cin => \R3|Q4_real[4]~25\,
	combout => \R3|Q4_real[5]~26_combout\,
	cout => \R3|Q4_real[5]~27\);

-- Location: FF_X53_Y49_N11
\R3|Q4_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(5));

-- Location: LCCOMB_X54_Y48_N10
\R4|Q4_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[5]~26_combout\ = (\R3|Q6_real\(5) & ((\R3|Q4_real\(5) & (\R4|Q4_real[4]~25\ & VCC)) # (!\R3|Q4_real\(5) & (!\R4|Q4_real[4]~25\)))) # (!\R3|Q6_real\(5) & ((\R3|Q4_real\(5) & (!\R4|Q4_real[4]~25\)) # (!\R3|Q4_real\(5) & ((\R4|Q4_real[4]~25\) # 
-- (GND)))))
-- \R4|Q4_real[5]~27\ = CARRY((\R3|Q6_real\(5) & (!\R3|Q4_real\(5) & !\R4|Q4_real[4]~25\)) # (!\R3|Q6_real\(5) & ((!\R4|Q4_real[4]~25\) # (!\R3|Q4_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(5),
	datab => \R3|Q4_real\(5),
	datad => VCC,
	cin => \R4|Q4_real[4]~25\,
	combout => \R4|Q4_real[5]~26_combout\,
	cout => \R4|Q4_real[5]~27\);

-- Location: FF_X54_Y48_N11
\R4|Q4_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(5));

-- Location: IOIBUF_X18_Y0_N22
\I0_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(5),
	o => \I0_real[5]~input_o\);

-- Location: LCCOMB_X47_Y49_N24
\R1|Q0_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[5]~feeder_combout\ = \I0_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[5]~input_o\,
	combout => \R1|Q0_real[5]~feeder_combout\);

-- Location: FF_X47_Y49_N25
\R1|Q0_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(5));

-- Location: LCCOMB_X48_Y49_N18
\R2|Q0_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[5]~feeder_combout\ = \R1|Q0_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(5),
	combout => \R2|Q0_real[5]~feeder_combout\);

-- Location: FF_X48_Y49_N19
\R2|Q0_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(5));

-- Location: IOIBUF_X0_Y12_N22
\I1_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(5),
	o => \I1_real[5]~input_o\);

-- Location: LCCOMB_X47_Y49_N18
\R1|Q1_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[5]~feeder_combout\ = \I1_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[5]~input_o\,
	combout => \R1|Q1_real[5]~feeder_combout\);

-- Location: FF_X47_Y49_N19
\R1|Q1_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(5));

-- Location: LCCOMB_X47_Y49_N16
\R2|Q1_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[5]~feeder_combout\ = \R1|Q1_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(5),
	combout => \R2|Q1_real[5]~feeder_combout\);

-- Location: FF_X47_Y49_N17
\R2|Q1_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(5));

-- Location: LCCOMB_X58_Y49_N10
\R3|Q0_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[5]~26_combout\ = (\R2|Q0_real\(5) & ((\R2|Q1_real\(5) & (\R3|Q0_real[4]~25\ & VCC)) # (!\R2|Q1_real\(5) & (!\R3|Q0_real[4]~25\)))) # (!\R2|Q0_real\(5) & ((\R2|Q1_real\(5) & (!\R3|Q0_real[4]~25\)) # (!\R2|Q1_real\(5) & ((\R3|Q0_real[4]~25\) # 
-- (GND)))))
-- \R3|Q0_real[5]~27\ = CARRY((\R2|Q0_real\(5) & (!\R2|Q1_real\(5) & !\R3|Q0_real[4]~25\)) # (!\R2|Q0_real\(5) & ((!\R3|Q0_real[4]~25\) # (!\R2|Q1_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(5),
	datab => \R2|Q1_real\(5),
	datad => VCC,
	cin => \R3|Q0_real[4]~25\,
	combout => \R3|Q0_real[5]~26_combout\,
	cout => \R3|Q0_real[5]~27\);

-- Location: FF_X58_Y49_N11
\R3|Q0_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(5));

-- Location: IOIBUF_X20_Y73_N15
\I2_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(5),
	o => \I2_real[5]~input_o\);

-- Location: LCCOMB_X48_Y49_N22
\R1|Q2_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[5]~feeder_combout\ = \I2_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I2_real[5]~input_o\,
	combout => \R1|Q2_real[5]~feeder_combout\);

-- Location: FF_X48_Y49_N23
\R1|Q2_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(5));

-- Location: LCCOMB_X49_Y49_N6
\R2|Q2_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[5]~feeder_combout\ = \R1|Q2_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(5),
	combout => \R2|Q2_real[5]~feeder_combout\);

-- Location: FF_X49_Y49_N7
\R2|Q2_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(5));

-- Location: IOIBUF_X18_Y0_N1
\I3_real[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(5),
	o => \I3_real[5]~input_o\);

-- Location: LCCOMB_X47_Y49_N12
\R1|Q3_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[5]~feeder_combout\ = \I3_real[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[5]~input_o\,
	combout => \R1|Q3_real[5]~feeder_combout\);

-- Location: FF_X47_Y49_N13
\R1|Q3_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(5));

-- Location: LCCOMB_X50_Y49_N20
\R2|Q3_real[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[5]~feeder_combout\ = \R1|Q3_real\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(5),
	combout => \R2|Q3_real[5]~feeder_combout\);

-- Location: FF_X50_Y49_N21
\R2|Q3_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(5));

-- Location: LCCOMB_X58_Y48_N10
\R3|Q2_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[5]~26_combout\ = (\R2|Q2_real\(5) & ((\R2|Q3_real\(5) & (\R3|Q2_real[4]~25\ & VCC)) # (!\R2|Q3_real\(5) & (!\R3|Q2_real[4]~25\)))) # (!\R2|Q2_real\(5) & ((\R2|Q3_real\(5) & (!\R3|Q2_real[4]~25\)) # (!\R2|Q3_real\(5) & ((\R3|Q2_real[4]~25\) # 
-- (GND)))))
-- \R3|Q2_real[5]~27\ = CARRY((\R2|Q2_real\(5) & (!\R2|Q3_real\(5) & !\R3|Q2_real[4]~25\)) # (!\R2|Q2_real\(5) & ((!\R3|Q2_real[4]~25\) # (!\R2|Q3_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(5),
	datab => \R2|Q3_real\(5),
	datad => VCC,
	cin => \R3|Q2_real[4]~25\,
	combout => \R3|Q2_real[5]~26_combout\,
	cout => \R3|Q2_real[5]~27\);

-- Location: FF_X58_Y48_N11
\R3|Q2_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(5));

-- Location: LCCOMB_X57_Y48_N10
\R4|Q0_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[5]~26_combout\ = (\R3|Q0_real\(5) & ((\R3|Q2_real\(5) & (\R4|Q0_real[4]~25\ & VCC)) # (!\R3|Q2_real\(5) & (!\R4|Q0_real[4]~25\)))) # (!\R3|Q0_real\(5) & ((\R3|Q2_real\(5) & (!\R4|Q0_real[4]~25\)) # (!\R3|Q2_real\(5) & ((\R4|Q0_real[4]~25\) # 
-- (GND)))))
-- \R4|Q0_real[5]~27\ = CARRY((\R3|Q0_real\(5) & (!\R3|Q2_real\(5) & !\R4|Q0_real[4]~25\)) # (!\R3|Q0_real\(5) & ((!\R4|Q0_real[4]~25\) # (!\R3|Q2_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(5),
	datab => \R3|Q2_real\(5),
	datad => VCC,
	cin => \R4|Q0_real[4]~25\,
	combout => \R4|Q0_real[5]~26_combout\,
	cout => \R4|Q0_real[5]~27\);

-- Location: FF_X57_Y48_N11
\R4|Q0_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(5));

-- Location: LCCOMB_X56_Y48_N10
\R5|Q0_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[5]~26_combout\ = (\R4|Q4_real\(5) & ((\R4|Q0_real\(5) & (\R5|Q0_real[4]~25\ & VCC)) # (!\R4|Q0_real\(5) & (!\R5|Q0_real[4]~25\)))) # (!\R4|Q4_real\(5) & ((\R4|Q0_real\(5) & (!\R5|Q0_real[4]~25\)) # (!\R4|Q0_real\(5) & ((\R5|Q0_real[4]~25\) # 
-- (GND)))))
-- \R5|Q0_real[5]~27\ = CARRY((\R4|Q4_real\(5) & (!\R4|Q0_real\(5) & !\R5|Q0_real[4]~25\)) # (!\R4|Q4_real\(5) & ((!\R5|Q0_real[4]~25\) # (!\R4|Q0_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(5),
	datab => \R4|Q0_real\(5),
	datad => VCC,
	cin => \R5|Q0_real[4]~25\,
	combout => \R5|Q0_real[5]~26_combout\,
	cout => \R5|Q0_real[5]~27\);

-- Location: FF_X56_Y48_N11
\R5|Q0_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(5));

-- Location: FF_X56_Y48_N5
\R5|Q0_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(2));

-- Location: LCCOMB_X55_Y48_N8
\OUT_COV|O0_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[2]~2_combout\ = (\INV~input_o\ & (\R5|Q0_real\(5))) # (!\INV~input_o\ & ((\R5|Q0_real\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(5),
	datad => \R5|Q0_real\(2),
	combout => \OUT_COV|O0_real[2]~2_combout\);

-- Location: FF_X55_Y48_N9
\R6|Q0_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(2));

-- Location: IOIBUF_X20_Y0_N22
\I7_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(6),
	o => \I7_real[6]~input_o\);

-- Location: LCCOMB_X48_Y49_N24
\R1|Q7_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[6]~feeder_combout\ = \I7_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[6]~input_o\,
	combout => \R1|Q7_real[6]~feeder_combout\);

-- Location: FF_X48_Y49_N25
\R1|Q7_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(6));

-- Location: LCCOMB_X49_Y49_N4
\R2|Q7_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[6]~feeder_combout\ = \R1|Q7_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(6),
	combout => \R2|Q7_real[6]~feeder_combout\);

-- Location: FF_X49_Y49_N5
\R2|Q7_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(6));

-- Location: IOIBUF_X18_Y0_N8
\I6_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(6),
	o => \I6_real[6]~input_o\);

-- Location: LCCOMB_X49_Y49_N14
\R1|Q6_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[6]~feeder_combout\ = \I6_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[6]~input_o\,
	combout => \R1|Q6_real[6]~feeder_combout\);

-- Location: FF_X49_Y49_N15
\R1|Q6_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(6));

-- Location: LCCOMB_X50_Y49_N26
\R2|Q6_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[6]~feeder_combout\ = \R1|Q6_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(6),
	combout => \R2|Q6_real[6]~feeder_combout\);

-- Location: FF_X50_Y49_N27
\R2|Q6_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(6));

-- Location: LCCOMB_X53_Y50_N12
\R3|Q6_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[6]~28_combout\ = ((\R2|Q7_real\(6) $ (\R2|Q6_real\(6) $ (!\R3|Q6_real[5]~27\)))) # (GND)
-- \R3|Q6_real[6]~29\ = CARRY((\R2|Q7_real\(6) & ((\R2|Q6_real\(6)) # (!\R3|Q6_real[5]~27\))) # (!\R2|Q7_real\(6) & (\R2|Q6_real\(6) & !\R3|Q6_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(6),
	datab => \R2|Q6_real\(6),
	datad => VCC,
	cin => \R3|Q6_real[5]~27\,
	combout => \R3|Q6_real[6]~28_combout\,
	cout => \R3|Q6_real[6]~29\);

-- Location: FF_X53_Y50_N13
\R3|Q6_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(6));

-- Location: IOIBUF_X0_Y31_N15
\I5_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(6),
	o => \I5_real[6]~input_o\);

-- Location: LCCOMB_X55_Y49_N14
\R1|Q5_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[6]~feeder_combout\ = \I5_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[6]~input_o\,
	combout => \R1|Q5_real[6]~feeder_combout\);

-- Location: FF_X55_Y49_N15
\R1|Q5_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(6));

-- Location: LCCOMB_X55_Y49_N12
\R2|Q5_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[6]~feeder_combout\ = \R1|Q5_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q5_real\(6),
	combout => \R2|Q5_real[6]~feeder_combout\);

-- Location: FF_X55_Y49_N13
\R2|Q5_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(6));

-- Location: IOIBUF_X7_Y73_N15
\I4_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(6),
	o => \I4_real[6]~input_o\);

-- Location: LCCOMB_X50_Y50_N26
\R1|Q4_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[6]~feeder_combout\ = \I4_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[6]~input_o\,
	combout => \R1|Q4_real[6]~feeder_combout\);

-- Location: FF_X50_Y50_N27
\R1|Q4_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(6));

-- Location: LCCOMB_X50_Y50_N14
\R2|Q4_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[6]~feeder_combout\ = \R1|Q4_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q4_real\(6),
	combout => \R2|Q4_real[6]~feeder_combout\);

-- Location: FF_X50_Y50_N15
\R2|Q4_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(6));

-- Location: LCCOMB_X53_Y49_N12
\R3|Q4_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[6]~28_combout\ = ((\R2|Q5_real\(6) $ (\R2|Q4_real\(6) $ (!\R3|Q4_real[5]~27\)))) # (GND)
-- \R3|Q4_real[6]~29\ = CARRY((\R2|Q5_real\(6) & ((\R2|Q4_real\(6)) # (!\R3|Q4_real[5]~27\))) # (!\R2|Q5_real\(6) & (\R2|Q4_real\(6) & !\R3|Q4_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(6),
	datab => \R2|Q4_real\(6),
	datad => VCC,
	cin => \R3|Q4_real[5]~27\,
	combout => \R3|Q4_real[6]~28_combout\,
	cout => \R3|Q4_real[6]~29\);

-- Location: FF_X53_Y49_N13
\R3|Q4_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(6));

-- Location: LCCOMB_X54_Y48_N12
\R4|Q4_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[6]~28_combout\ = ((\R3|Q6_real\(6) $ (\R3|Q4_real\(6) $ (!\R4|Q4_real[5]~27\)))) # (GND)
-- \R4|Q4_real[6]~29\ = CARRY((\R3|Q6_real\(6) & ((\R3|Q4_real\(6)) # (!\R4|Q4_real[5]~27\))) # (!\R3|Q6_real\(6) & (\R3|Q4_real\(6) & !\R4|Q4_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(6),
	datab => \R3|Q4_real\(6),
	datad => VCC,
	cin => \R4|Q4_real[5]~27\,
	combout => \R4|Q4_real[6]~28_combout\,
	cout => \R4|Q4_real[6]~29\);

-- Location: FF_X54_Y48_N13
\R4|Q4_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(6));

-- Location: IOIBUF_X0_Y10_N22
\I0_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(6),
	o => \I0_real[6]~input_o\);

-- Location: LCCOMB_X48_Y49_N10
\R1|Q0_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[6]~feeder_combout\ = \I0_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[6]~input_o\,
	combout => \R1|Q0_real[6]~feeder_combout\);

-- Location: FF_X48_Y49_N11
\R1|Q0_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(6));

-- Location: LCCOMB_X56_Y49_N18
\R2|Q0_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[6]~feeder_combout\ = \R1|Q0_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q0_real\(6),
	combout => \R2|Q0_real[6]~feeder_combout\);

-- Location: FF_X56_Y49_N19
\R2|Q0_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(6));

-- Location: IOIBUF_X0_Y25_N15
\I1_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(6),
	o => \I1_real[6]~input_o\);

-- Location: LCCOMB_X47_Y49_N28
\R1|Q1_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[6]~feeder_combout\ = \I1_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[6]~input_o\,
	combout => \R1|Q1_real[6]~feeder_combout\);

-- Location: FF_X47_Y49_N29
\R1|Q1_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(6));

-- Location: LCCOMB_X57_Y49_N16
\R2|Q1_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[6]~feeder_combout\ = \R1|Q1_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(6),
	combout => \R2|Q1_real[6]~feeder_combout\);

-- Location: FF_X57_Y49_N17
\R2|Q1_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(6));

-- Location: LCCOMB_X58_Y49_N12
\R3|Q0_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[6]~28_combout\ = ((\R2|Q0_real\(6) $ (\R2|Q1_real\(6) $ (!\R3|Q0_real[5]~27\)))) # (GND)
-- \R3|Q0_real[6]~29\ = CARRY((\R2|Q0_real\(6) & ((\R2|Q1_real\(6)) # (!\R3|Q0_real[5]~27\))) # (!\R2|Q0_real\(6) & (\R2|Q1_real\(6) & !\R3|Q0_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(6),
	datab => \R2|Q1_real\(6),
	datad => VCC,
	cin => \R3|Q0_real[5]~27\,
	combout => \R3|Q0_real[6]~28_combout\,
	cout => \R3|Q0_real[6]~29\);

-- Location: FF_X58_Y49_N13
\R3|Q0_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(6));

-- Location: IOIBUF_X0_Y21_N15
\I3_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(6),
	o => \I3_real[6]~input_o\);

-- Location: LCCOMB_X47_Y49_N6
\R1|Q3_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[6]~feeder_combout\ = \I3_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[6]~input_o\,
	combout => \R1|Q3_real[6]~feeder_combout\);

-- Location: FF_X47_Y49_N7
\R1|Q3_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(6));

-- Location: LCCOMB_X55_Y49_N2
\R2|Q3_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[6]~feeder_combout\ = \R1|Q3_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(6),
	combout => \R2|Q3_real[6]~feeder_combout\);

-- Location: FF_X55_Y49_N3
\R2|Q3_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(6));

-- Location: IOIBUF_X0_Y17_N15
\I2_real[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(6),
	o => \I2_real[6]~input_o\);

-- Location: LCCOMB_X48_Y48_N16
\R1|Q2_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[6]~feeder_combout\ = \I2_real[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[6]~input_o\,
	combout => \R1|Q2_real[6]~feeder_combout\);

-- Location: FF_X48_Y48_N17
\R1|Q2_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(6));

-- Location: LCCOMB_X52_Y48_N10
\R2|Q2_real[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[6]~feeder_combout\ = \R1|Q2_real\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(6),
	combout => \R2|Q2_real[6]~feeder_combout\);

-- Location: FF_X52_Y48_N11
\R2|Q2_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(6));

-- Location: LCCOMB_X58_Y48_N12
\R3|Q2_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[6]~28_combout\ = ((\R2|Q3_real\(6) $ (\R2|Q2_real\(6) $ (!\R3|Q2_real[5]~27\)))) # (GND)
-- \R3|Q2_real[6]~29\ = CARRY((\R2|Q3_real\(6) & ((\R2|Q2_real\(6)) # (!\R3|Q2_real[5]~27\))) # (!\R2|Q3_real\(6) & (\R2|Q2_real\(6) & !\R3|Q2_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(6),
	datab => \R2|Q2_real\(6),
	datad => VCC,
	cin => \R3|Q2_real[5]~27\,
	combout => \R3|Q2_real[6]~28_combout\,
	cout => \R3|Q2_real[6]~29\);

-- Location: FF_X58_Y48_N13
\R3|Q2_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(6));

-- Location: LCCOMB_X57_Y48_N12
\R4|Q0_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[6]~28_combout\ = ((\R3|Q0_real\(6) $ (\R3|Q2_real\(6) $ (!\R4|Q0_real[5]~27\)))) # (GND)
-- \R4|Q0_real[6]~29\ = CARRY((\R3|Q0_real\(6) & ((\R3|Q2_real\(6)) # (!\R4|Q0_real[5]~27\))) # (!\R3|Q0_real\(6) & (\R3|Q2_real\(6) & !\R4|Q0_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(6),
	datab => \R3|Q2_real\(6),
	datad => VCC,
	cin => \R4|Q0_real[5]~27\,
	combout => \R4|Q0_real[6]~28_combout\,
	cout => \R4|Q0_real[6]~29\);

-- Location: FF_X57_Y48_N13
\R4|Q0_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(6));

-- Location: LCCOMB_X56_Y48_N12
\R5|Q0_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[6]~28_combout\ = ((\R4|Q4_real\(6) $ (\R4|Q0_real\(6) $ (!\R5|Q0_real[5]~27\)))) # (GND)
-- \R5|Q0_real[6]~29\ = CARRY((\R4|Q4_real\(6) & ((\R4|Q0_real\(6)) # (!\R5|Q0_real[5]~27\))) # (!\R4|Q4_real\(6) & (\R4|Q0_real\(6) & !\R5|Q0_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(6),
	datab => \R4|Q0_real\(6),
	datad => VCC,
	cin => \R5|Q0_real[5]~27\,
	combout => \R5|Q0_real[6]~28_combout\,
	cout => \R5|Q0_real[6]~29\);

-- Location: FF_X56_Y48_N13
\R5|Q0_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(6));

-- Location: LCCOMB_X55_Y48_N10
\OUT_COV|O0_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[3]~3_combout\ = (\INV~input_o\ & (\R5|Q0_real\(6))) # (!\INV~input_o\ & ((\R5|Q0_real\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(6),
	datad => \R5|Q0_real\(3),
	combout => \OUT_COV|O0_real[3]~3_combout\);

-- Location: FF_X55_Y48_N11
\R6|Q0_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(3));

-- Location: IOIBUF_X0_Y4_N8
\I4_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(7),
	o => \I4_real[7]~input_o\);

-- Location: LCCOMB_X47_Y49_N30
\R1|Q4_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[7]~feeder_combout\ = \I4_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_real[7]~input_o\,
	combout => \R1|Q4_real[7]~feeder_combout\);

-- Location: FF_X47_Y49_N31
\R1|Q4_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(7));

-- Location: LCCOMB_X48_Y49_N20
\R2|Q4_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[7]~feeder_combout\ = \R1|Q4_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(7),
	combout => \R2|Q4_real[7]~feeder_combout\);

-- Location: FF_X48_Y49_N21
\R2|Q4_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(7));

-- Location: IOIBUF_X5_Y0_N15
\I5_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(7),
	o => \I5_real[7]~input_o\);

-- Location: LCCOMB_X50_Y49_N28
\R1|Q5_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[7]~feeder_combout\ = \I5_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[7]~input_o\,
	combout => \R1|Q5_real[7]~feeder_combout\);

-- Location: FF_X50_Y49_N29
\R1|Q5_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(7));

-- Location: LCCOMB_X50_Y49_N12
\R2|Q5_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[7]~feeder_combout\ = \R1|Q5_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(7),
	combout => \R2|Q5_real[7]~feeder_combout\);

-- Location: FF_X50_Y49_N13
\R2|Q5_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(7));

-- Location: LCCOMB_X53_Y49_N14
\R3|Q4_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[7]~30_combout\ = (\R2|Q4_real\(7) & ((\R2|Q5_real\(7) & (\R3|Q4_real[6]~29\ & VCC)) # (!\R2|Q5_real\(7) & (!\R3|Q4_real[6]~29\)))) # (!\R2|Q4_real\(7) & ((\R2|Q5_real\(7) & (!\R3|Q4_real[6]~29\)) # (!\R2|Q5_real\(7) & ((\R3|Q4_real[6]~29\) # 
-- (GND)))))
-- \R3|Q4_real[7]~31\ = CARRY((\R2|Q4_real\(7) & (!\R2|Q5_real\(7) & !\R3|Q4_real[6]~29\)) # (!\R2|Q4_real\(7) & ((!\R3|Q4_real[6]~29\) # (!\R2|Q5_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(7),
	datab => \R2|Q5_real\(7),
	datad => VCC,
	cin => \R3|Q4_real[6]~29\,
	combout => \R3|Q4_real[7]~30_combout\,
	cout => \R3|Q4_real[7]~31\);

-- Location: FF_X53_Y49_N15
\R3|Q4_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(7));

-- Location: IOIBUF_X20_Y0_N15
\I7_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(7),
	o => \I7_real[7]~input_o\);

-- Location: LCCOMB_X47_Y49_N2
\R1|Q7_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[7]~feeder_combout\ = \I7_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_real[7]~input_o\,
	combout => \R1|Q7_real[7]~feeder_combout\);

-- Location: FF_X47_Y49_N3
\R1|Q7_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(7));

-- Location: LCCOMB_X48_Y49_N4
\R2|Q7_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[7]~feeder_combout\ = \R1|Q7_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(7),
	combout => \R2|Q7_real[7]~feeder_combout\);

-- Location: FF_X48_Y49_N5
\R2|Q7_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(7));

-- Location: IOIBUF_X0_Y12_N15
\I6_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(7),
	o => \I6_real[7]~input_o\);

-- Location: LCCOMB_X47_Y49_N8
\R1|Q6_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[7]~feeder_combout\ = \I6_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[7]~input_o\,
	combout => \R1|Q6_real[7]~feeder_combout\);

-- Location: FF_X47_Y49_N9
\R1|Q6_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(7));

-- Location: LCCOMB_X48_Y49_N14
\R2|Q6_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[7]~feeder_combout\ = \R1|Q6_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(7),
	combout => \R2|Q6_real[7]~feeder_combout\);

-- Location: FF_X48_Y49_N15
\R2|Q6_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(7));

-- Location: LCCOMB_X53_Y50_N14
\R3|Q6_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[7]~30_combout\ = (\R2|Q7_real\(7) & ((\R2|Q6_real\(7) & (\R3|Q6_real[6]~29\ & VCC)) # (!\R2|Q6_real\(7) & (!\R3|Q6_real[6]~29\)))) # (!\R2|Q7_real\(7) & ((\R2|Q6_real\(7) & (!\R3|Q6_real[6]~29\)) # (!\R2|Q6_real\(7) & ((\R3|Q6_real[6]~29\) # 
-- (GND)))))
-- \R3|Q6_real[7]~31\ = CARRY((\R2|Q7_real\(7) & (!\R2|Q6_real\(7) & !\R3|Q6_real[6]~29\)) # (!\R2|Q7_real\(7) & ((!\R3|Q6_real[6]~29\) # (!\R2|Q6_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(7),
	datab => \R2|Q6_real\(7),
	datad => VCC,
	cin => \R3|Q6_real[6]~29\,
	combout => \R3|Q6_real[7]~30_combout\,
	cout => \R3|Q6_real[7]~31\);

-- Location: FF_X53_Y50_N15
\R3|Q6_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(7));

-- Location: LCCOMB_X54_Y48_N14
\R4|Q4_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[7]~30_combout\ = (\R3|Q4_real\(7) & ((\R3|Q6_real\(7) & (\R4|Q4_real[6]~29\ & VCC)) # (!\R3|Q6_real\(7) & (!\R4|Q4_real[6]~29\)))) # (!\R3|Q4_real\(7) & ((\R3|Q6_real\(7) & (!\R4|Q4_real[6]~29\)) # (!\R3|Q6_real\(7) & ((\R4|Q4_real[6]~29\) # 
-- (GND)))))
-- \R4|Q4_real[7]~31\ = CARRY((\R3|Q4_real\(7) & (!\R3|Q6_real\(7) & !\R4|Q4_real[6]~29\)) # (!\R3|Q4_real\(7) & ((!\R4|Q4_real[6]~29\) # (!\R3|Q6_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(7),
	datab => \R3|Q6_real\(7),
	datad => VCC,
	cin => \R4|Q4_real[6]~29\,
	combout => \R4|Q4_real[7]~30_combout\,
	cout => \R4|Q4_real[7]~31\);

-- Location: FF_X54_Y48_N15
\R4|Q4_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(7));

-- Location: IOIBUF_X7_Y0_N15
\I0_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(7),
	o => \I0_real[7]~input_o\);

-- Location: LCCOMB_X49_Y49_N22
\R1|Q0_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[7]~feeder_combout\ = \I0_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[7]~input_o\,
	combout => \R1|Q0_real[7]~feeder_combout\);

-- Location: FF_X49_Y49_N23
\R1|Q0_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(7));

-- Location: LCCOMB_X50_Y49_N24
\R2|Q0_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[7]~feeder_combout\ = \R1|Q0_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(7),
	combout => \R2|Q0_real[7]~feeder_combout\);

-- Location: FF_X50_Y49_N25
\R2|Q0_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(7));

-- Location: IOIBUF_X40_Y0_N15
\I1_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(7),
	o => \I1_real[7]~input_o\);

-- Location: LCCOMB_X48_Y49_N0
\R1|Q1_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[7]~feeder_combout\ = \I1_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[7]~input_o\,
	combout => \R1|Q1_real[7]~feeder_combout\);

-- Location: FF_X48_Y49_N1
\R1|Q1_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(7));

-- Location: LCCOMB_X48_Y49_N6
\R2|Q1_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[7]~feeder_combout\ = \R1|Q1_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(7),
	combout => \R2|Q1_real[7]~feeder_combout\);

-- Location: FF_X48_Y49_N7
\R2|Q1_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(7));

-- Location: LCCOMB_X58_Y49_N14
\R3|Q0_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[7]~30_combout\ = (\R2|Q0_real\(7) & ((\R2|Q1_real\(7) & (\R3|Q0_real[6]~29\ & VCC)) # (!\R2|Q1_real\(7) & (!\R3|Q0_real[6]~29\)))) # (!\R2|Q0_real\(7) & ((\R2|Q1_real\(7) & (!\R3|Q0_real[6]~29\)) # (!\R2|Q1_real\(7) & ((\R3|Q0_real[6]~29\) # 
-- (GND)))))
-- \R3|Q0_real[7]~31\ = CARRY((\R2|Q0_real\(7) & (!\R2|Q1_real\(7) & !\R3|Q0_real[6]~29\)) # (!\R2|Q0_real\(7) & ((!\R3|Q0_real[6]~29\) # (!\R2|Q1_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(7),
	datab => \R2|Q1_real\(7),
	datad => VCC,
	cin => \R3|Q0_real[6]~29\,
	combout => \R3|Q0_real[7]~30_combout\,
	cout => \R3|Q0_real[7]~31\);

-- Location: FF_X58_Y49_N15
\R3|Q0_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(7));

-- Location: IOIBUF_X49_Y0_N1
\I3_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(7),
	o => \I3_real[7]~input_o\);

-- Location: LCCOMB_X49_Y49_N8
\R1|Q3_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[7]~feeder_combout\ = \I3_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[7]~input_o\,
	combout => \R1|Q3_real[7]~feeder_combout\);

-- Location: FF_X49_Y49_N9
\R1|Q3_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(7));

-- Location: LCCOMB_X50_Y49_N18
\R2|Q3_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[7]~feeder_combout\ = \R1|Q3_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(7),
	combout => \R2|Q3_real[7]~feeder_combout\);

-- Location: FF_X50_Y49_N19
\R2|Q3_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(7));

-- Location: IOIBUF_X115_Y29_N1
\I2_real[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(7),
	o => \I2_real[7]~input_o\);

-- Location: LCCOMB_X57_Y49_N28
\R1|Q2_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[7]~feeder_combout\ = \I2_real[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[7]~input_o\,
	combout => \R1|Q2_real[7]~feeder_combout\);

-- Location: FF_X57_Y49_N29
\R1|Q2_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(7));

-- Location: LCCOMB_X57_Y49_N6
\R2|Q2_real[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[7]~feeder_combout\ = \R1|Q2_real\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(7),
	combout => \R2|Q2_real[7]~feeder_combout\);

-- Location: FF_X57_Y49_N7
\R2|Q2_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(7));

-- Location: LCCOMB_X58_Y48_N14
\R3|Q2_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[7]~30_combout\ = (\R2|Q3_real\(7) & ((\R2|Q2_real\(7) & (\R3|Q2_real[6]~29\ & VCC)) # (!\R2|Q2_real\(7) & (!\R3|Q2_real[6]~29\)))) # (!\R2|Q3_real\(7) & ((\R2|Q2_real\(7) & (!\R3|Q2_real[6]~29\)) # (!\R2|Q2_real\(7) & ((\R3|Q2_real[6]~29\) # 
-- (GND)))))
-- \R3|Q2_real[7]~31\ = CARRY((\R2|Q3_real\(7) & (!\R2|Q2_real\(7) & !\R3|Q2_real[6]~29\)) # (!\R2|Q3_real\(7) & ((!\R3|Q2_real[6]~29\) # (!\R2|Q2_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(7),
	datab => \R2|Q2_real\(7),
	datad => VCC,
	cin => \R3|Q2_real[6]~29\,
	combout => \R3|Q2_real[7]~30_combout\,
	cout => \R3|Q2_real[7]~31\);

-- Location: FF_X58_Y48_N15
\R3|Q2_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(7));

-- Location: LCCOMB_X57_Y48_N14
\R4|Q0_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[7]~30_combout\ = (\R3|Q0_real\(7) & ((\R3|Q2_real\(7) & (\R4|Q0_real[6]~29\ & VCC)) # (!\R3|Q2_real\(7) & (!\R4|Q0_real[6]~29\)))) # (!\R3|Q0_real\(7) & ((\R3|Q2_real\(7) & (!\R4|Q0_real[6]~29\)) # (!\R3|Q2_real\(7) & ((\R4|Q0_real[6]~29\) # 
-- (GND)))))
-- \R4|Q0_real[7]~31\ = CARRY((\R3|Q0_real\(7) & (!\R3|Q2_real\(7) & !\R4|Q0_real[6]~29\)) # (!\R3|Q0_real\(7) & ((!\R4|Q0_real[6]~29\) # (!\R3|Q2_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(7),
	datab => \R3|Q2_real\(7),
	datad => VCC,
	cin => \R4|Q0_real[6]~29\,
	combout => \R4|Q0_real[7]~30_combout\,
	cout => \R4|Q0_real[7]~31\);

-- Location: FF_X57_Y48_N15
\R4|Q0_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(7));

-- Location: LCCOMB_X56_Y48_N14
\R5|Q0_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[7]~30_combout\ = (\R4|Q4_real\(7) & ((\R4|Q0_real\(7) & (\R5|Q0_real[6]~29\ & VCC)) # (!\R4|Q0_real\(7) & (!\R5|Q0_real[6]~29\)))) # (!\R4|Q4_real\(7) & ((\R4|Q0_real\(7) & (!\R5|Q0_real[6]~29\)) # (!\R4|Q0_real\(7) & ((\R5|Q0_real[6]~29\) # 
-- (GND)))))
-- \R5|Q0_real[7]~31\ = CARRY((\R4|Q4_real\(7) & (!\R4|Q0_real\(7) & !\R5|Q0_real[6]~29\)) # (!\R4|Q4_real\(7) & ((!\R5|Q0_real[6]~29\) # (!\R4|Q0_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(7),
	datab => \R4|Q0_real\(7),
	datad => VCC,
	cin => \R5|Q0_real[6]~29\,
	combout => \R5|Q0_real[7]~30_combout\,
	cout => \R5|Q0_real[7]~31\);

-- Location: FF_X56_Y48_N15
\R5|Q0_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(7));

-- Location: LCCOMB_X55_Y48_N28
\OUT_COV|O0_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q0_real\(7))) # (!\INV~input_o\ & ((\R5|Q0_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q0_real\(7),
	datac => \R5|Q0_real\(4),
	combout => \OUT_COV|O0_real[4]~4_combout\);

-- Location: FF_X55_Y48_N29
\R6|Q0_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(4));

-- Location: IOIBUF_X0_Y20_N15
\I0_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(8),
	o => \I0_real[8]~input_o\);

-- Location: LCCOMB_X58_Y50_N28
\R1|Q0_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[8]~feeder_combout\ = \I0_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[8]~input_o\,
	combout => \R1|Q0_real[8]~feeder_combout\);

-- Location: FF_X58_Y50_N29
\R1|Q0_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(8));

-- Location: LCCOMB_X58_Y50_N6
\R2|Q0_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[8]~feeder_combout\ = \R1|Q0_real\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(8),
	combout => \R2|Q0_real[8]~feeder_combout\);

-- Location: FF_X58_Y50_N7
\R2|Q0_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(8));

-- Location: IOIBUF_X54_Y0_N1
\I1_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(8),
	o => \I1_real[8]~input_o\);

-- Location: LCCOMB_X58_Y50_N2
\R1|Q1_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[8]~feeder_combout\ = \I1_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[8]~input_o\,
	combout => \R1|Q1_real[8]~feeder_combout\);

-- Location: FF_X58_Y50_N3
\R1|Q1_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(8));

-- Location: LCCOMB_X58_Y50_N24
\R2|Q1_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[8]~feeder_combout\ = \R1|Q1_real\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(8),
	combout => \R2|Q1_real[8]~feeder_combout\);

-- Location: FF_X58_Y50_N25
\R2|Q1_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(8));

-- Location: LCCOMB_X58_Y49_N16
\R3|Q0_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[8]~32_combout\ = ((\R2|Q0_real\(8) $ (\R2|Q1_real\(8) $ (!\R3|Q0_real[7]~31\)))) # (GND)
-- \R3|Q0_real[8]~33\ = CARRY((\R2|Q0_real\(8) & ((\R2|Q1_real\(8)) # (!\R3|Q0_real[7]~31\))) # (!\R2|Q0_real\(8) & (\R2|Q1_real\(8) & !\R3|Q0_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(8),
	datab => \R2|Q1_real\(8),
	datad => VCC,
	cin => \R3|Q0_real[7]~31\,
	combout => \R3|Q0_real[8]~32_combout\,
	cout => \R3|Q0_real[8]~33\);

-- Location: FF_X58_Y49_N17
\R3|Q0_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(8));

-- Location: IOIBUF_X9_Y0_N22
\I2_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(8),
	o => \I2_real[8]~input_o\);

-- Location: LCCOMB_X52_Y48_N6
\R1|Q2_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[8]~feeder_combout\ = \I2_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[8]~input_o\,
	combout => \R1|Q2_real[8]~feeder_combout\);

-- Location: FF_X52_Y48_N7
\R1|Q2_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(8));

-- Location: FF_X59_Y48_N1
\R2|Q2_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R1|Q2_real\(8),
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(8));

-- Location: IOIBUF_X115_Y65_N15
\I3_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(8),
	o => \I3_real[8]~input_o\);

-- Location: LCCOMB_X62_Y50_N6
\R1|Q3_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[8]~feeder_combout\ = \I3_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[8]~input_o\,
	combout => \R1|Q3_real[8]~feeder_combout\);

-- Location: FF_X62_Y50_N7
\R1|Q3_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(8));

-- Location: FF_X59_Y50_N5
\R2|Q3_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R1|Q3_real\(8),
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(8));

-- Location: LCCOMB_X58_Y48_N16
\R3|Q2_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[8]~32_combout\ = ((\R2|Q2_real\(8) $ (\R2|Q3_real\(8) $ (!\R3|Q2_real[7]~31\)))) # (GND)
-- \R3|Q2_real[8]~33\ = CARRY((\R2|Q2_real\(8) & ((\R2|Q3_real\(8)) # (!\R3|Q2_real[7]~31\))) # (!\R2|Q2_real\(8) & (\R2|Q3_real\(8) & !\R3|Q2_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(8),
	datab => \R2|Q3_real\(8),
	datad => VCC,
	cin => \R3|Q2_real[7]~31\,
	combout => \R3|Q2_real[8]~32_combout\,
	cout => \R3|Q2_real[8]~33\);

-- Location: FF_X58_Y48_N17
\R3|Q2_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(8));

-- Location: LCCOMB_X57_Y48_N16
\R4|Q0_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[8]~32_combout\ = ((\R3|Q0_real\(8) $ (\R3|Q2_real\(8) $ (!\R4|Q0_real[7]~31\)))) # (GND)
-- \R4|Q0_real[8]~33\ = CARRY((\R3|Q0_real\(8) & ((\R3|Q2_real\(8)) # (!\R4|Q0_real[7]~31\))) # (!\R3|Q0_real\(8) & (\R3|Q2_real\(8) & !\R4|Q0_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(8),
	datab => \R3|Q2_real\(8),
	datad => VCC,
	cin => \R4|Q0_real[7]~31\,
	combout => \R4|Q0_real[8]~32_combout\,
	cout => \R4|Q0_real[8]~33\);

-- Location: FF_X57_Y48_N17
\R4|Q0_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(8));

-- Location: IOIBUF_X23_Y73_N8
\I4_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(8),
	o => \I4_real[8]~input_o\);

-- Location: LCCOMB_X50_Y49_N2
\R1|Q4_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[8]~feeder_combout\ = \I4_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_real[8]~input_o\,
	combout => \R1|Q4_real[8]~feeder_combout\);

-- Location: FF_X50_Y49_N3
\R1|Q4_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(8));

-- Location: LCCOMB_X50_Y49_N6
\R2|Q4_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[8]~feeder_combout\ = \R1|Q4_real\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(8),
	combout => \R2|Q4_real[8]~feeder_combout\);

-- Location: FF_X50_Y49_N7
\R2|Q4_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(8));

-- Location: IOIBUF_X0_Y7_N8
\I5_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(8),
	o => \I5_real[8]~input_o\);

-- Location: LCCOMB_X52_Y49_N8
\R1|Q5_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[8]~feeder_combout\ = \I5_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[8]~input_o\,
	combout => \R1|Q5_real[8]~feeder_combout\);

-- Location: FF_X52_Y49_N9
\R1|Q5_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(8));

-- Location: LCCOMB_X52_Y49_N18
\R2|Q5_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[8]~feeder_combout\ = \R1|Q5_real\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q5_real\(8),
	combout => \R2|Q5_real[8]~feeder_combout\);

-- Location: FF_X52_Y49_N19
\R2|Q5_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(8));

-- Location: LCCOMB_X53_Y49_N16
\R3|Q4_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[8]~32_combout\ = ((\R2|Q4_real\(8) $ (\R2|Q5_real\(8) $ (!\R3|Q4_real[7]~31\)))) # (GND)
-- \R3|Q4_real[8]~33\ = CARRY((\R2|Q4_real\(8) & ((\R2|Q5_real\(8)) # (!\R3|Q4_real[7]~31\))) # (!\R2|Q4_real\(8) & (\R2|Q5_real\(8) & !\R3|Q4_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(8),
	datab => \R2|Q5_real\(8),
	datad => VCC,
	cin => \R3|Q4_real[7]~31\,
	combout => \R3|Q4_real[8]~32_combout\,
	cout => \R3|Q4_real[8]~33\);

-- Location: FF_X53_Y49_N17
\R3|Q4_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(8));

-- Location: IOIBUF_X0_Y18_N22
\I6_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(8),
	o => \I6_real[8]~input_o\);

-- Location: LCCOMB_X47_Y50_N4
\R1|Q6_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[8]~feeder_combout\ = \I6_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[8]~input_o\,
	combout => \R1|Q6_real[8]~feeder_combout\);

-- Location: FF_X47_Y50_N5
\R1|Q6_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(8));

-- Location: LCCOMB_X50_Y50_N24
\R2|Q6_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[8]~feeder_combout\ = \R1|Q6_real\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(8),
	combout => \R2|Q6_real[8]~feeder_combout\);

-- Location: FF_X50_Y50_N25
\R2|Q6_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(8));

-- Location: IOIBUF_X11_Y73_N22
\I7_real[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(8),
	o => \I7_real[8]~input_o\);

-- Location: LCCOMB_X56_Y50_N12
\R1|Q7_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[8]~feeder_combout\ = \I7_real[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[8]~input_o\,
	combout => \R1|Q7_real[8]~feeder_combout\);

-- Location: FF_X56_Y50_N13
\R1|Q7_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(8));

-- Location: LCCOMB_X54_Y50_N0
\R2|Q7_real[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[8]~feeder_combout\ = \R1|Q7_real\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(8),
	combout => \R2|Q7_real[8]~feeder_combout\);

-- Location: FF_X54_Y50_N1
\R2|Q7_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(8));

-- Location: LCCOMB_X53_Y50_N16
\R3|Q6_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[8]~32_combout\ = ((\R2|Q6_real\(8) $ (\R2|Q7_real\(8) $ (!\R3|Q6_real[7]~31\)))) # (GND)
-- \R3|Q6_real[8]~33\ = CARRY((\R2|Q6_real\(8) & ((\R2|Q7_real\(8)) # (!\R3|Q6_real[7]~31\))) # (!\R2|Q6_real\(8) & (\R2|Q7_real\(8) & !\R3|Q6_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(8),
	datab => \R2|Q7_real\(8),
	datad => VCC,
	cin => \R3|Q6_real[7]~31\,
	combout => \R3|Q6_real[8]~32_combout\,
	cout => \R3|Q6_real[8]~33\);

-- Location: FF_X53_Y50_N17
\R3|Q6_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(8));

-- Location: LCCOMB_X54_Y48_N16
\R4|Q4_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[8]~32_combout\ = ((\R3|Q4_real\(8) $ (\R3|Q6_real\(8) $ (!\R4|Q4_real[7]~31\)))) # (GND)
-- \R4|Q4_real[8]~33\ = CARRY((\R3|Q4_real\(8) & ((\R3|Q6_real\(8)) # (!\R4|Q4_real[7]~31\))) # (!\R3|Q4_real\(8) & (\R3|Q6_real\(8) & !\R4|Q4_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(8),
	datab => \R3|Q6_real\(8),
	datad => VCC,
	cin => \R4|Q4_real[7]~31\,
	combout => \R4|Q4_real[8]~32_combout\,
	cout => \R4|Q4_real[8]~33\);

-- Location: FF_X54_Y48_N17
\R4|Q4_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(8));

-- Location: LCCOMB_X56_Y48_N16
\R5|Q0_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[8]~32_combout\ = ((\R4|Q0_real\(8) $ (\R4|Q4_real\(8) $ (!\R5|Q0_real[7]~31\)))) # (GND)
-- \R5|Q0_real[8]~33\ = CARRY((\R4|Q0_real\(8) & ((\R4|Q4_real\(8)) # (!\R5|Q0_real[7]~31\))) # (!\R4|Q0_real\(8) & (\R4|Q4_real\(8) & !\R5|Q0_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(8),
	datab => \R4|Q4_real\(8),
	datad => VCC,
	cin => \R5|Q0_real[7]~31\,
	combout => \R5|Q0_real[8]~32_combout\,
	cout => \R5|Q0_real[8]~33\);

-- Location: FF_X56_Y48_N17
\R5|Q0_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(8));

-- Location: LCCOMB_X55_Y48_N18
\OUT_COV|O0_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[5]~5_combout\ = (\INV~input_o\ & ((\R5|Q0_real\(8)))) # (!\INV~input_o\ & (\R5|Q0_real\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(5),
	datad => \R5|Q0_real\(8),
	combout => \OUT_COV|O0_real[5]~5_combout\);

-- Location: FF_X55_Y48_N19
\R6|Q0_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(5));

-- Location: IOIBUF_X0_Y33_N22
\I6_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(9),
	o => \I6_real[9]~input_o\);

-- Location: LCCOMB_X55_Y49_N28
\R1|Q6_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[9]~feeder_combout\ = \I6_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[9]~input_o\,
	combout => \R1|Q6_real[9]~feeder_combout\);

-- Location: FF_X55_Y49_N29
\R1|Q6_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(9));

-- Location: LCCOMB_X55_Y49_N0
\R2|Q6_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[9]~feeder_combout\ = \R1|Q6_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(9),
	combout => \R2|Q6_real[9]~feeder_combout\);

-- Location: FF_X55_Y49_N1
\R2|Q6_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(9));

-- Location: IOIBUF_X0_Y19_N8
\I7_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(9),
	o => \I7_real[9]~input_o\);

-- Location: LCCOMB_X54_Y50_N16
\R1|Q7_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[9]~feeder_combout\ = \I7_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_real[9]~input_o\,
	combout => \R1|Q7_real[9]~feeder_combout\);

-- Location: FF_X54_Y50_N17
\R1|Q7_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(9));

-- Location: LCCOMB_X54_Y50_N14
\R2|Q7_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[9]~feeder_combout\ = \R1|Q7_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(9),
	combout => \R2|Q7_real[9]~feeder_combout\);

-- Location: FF_X54_Y50_N15
\R2|Q7_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(9));

-- Location: LCCOMB_X53_Y50_N18
\R3|Q6_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[9]~34_combout\ = (\R2|Q6_real\(9) & ((\R2|Q7_real\(9) & (\R3|Q6_real[8]~33\ & VCC)) # (!\R2|Q7_real\(9) & (!\R3|Q6_real[8]~33\)))) # (!\R2|Q6_real\(9) & ((\R2|Q7_real\(9) & (!\R3|Q6_real[8]~33\)) # (!\R2|Q7_real\(9) & ((\R3|Q6_real[8]~33\) # 
-- (GND)))))
-- \R3|Q6_real[9]~35\ = CARRY((\R2|Q6_real\(9) & (!\R2|Q7_real\(9) & !\R3|Q6_real[8]~33\)) # (!\R2|Q6_real\(9) & ((!\R3|Q6_real[8]~33\) # (!\R2|Q7_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(9),
	datab => \R2|Q7_real\(9),
	datad => VCC,
	cin => \R3|Q6_real[8]~33\,
	combout => \R3|Q6_real[9]~34_combout\,
	cout => \R3|Q6_real[9]~35\);

-- Location: FF_X53_Y50_N19
\R3|Q6_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(9));

-- Location: IOIBUF_X56_Y73_N8
\I4_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(9),
	o => \I4_real[9]~input_o\);

-- Location: LCCOMB_X56_Y49_N0
\R1|Q4_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[9]~feeder_combout\ = \I4_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[9]~input_o\,
	combout => \R1|Q4_real[9]~feeder_combout\);

-- Location: FF_X56_Y49_N1
\R1|Q4_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(9));

-- Location: LCCOMB_X56_Y49_N26
\R2|Q4_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[9]~feeder_combout\ = \R1|Q4_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(9),
	combout => \R2|Q4_real[9]~feeder_combout\);

-- Location: FF_X56_Y49_N27
\R2|Q4_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(9));

-- Location: IOIBUF_X56_Y73_N1
\I5_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(9),
	o => \I5_real[9]~input_o\);

-- Location: LCCOMB_X56_Y49_N10
\R1|Q5_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[9]~feeder_combout\ = \I5_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[9]~input_o\,
	combout => \R1|Q5_real[9]~feeder_combout\);

-- Location: FF_X56_Y49_N11
\R1|Q5_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(9));

-- Location: LCCOMB_X56_Y49_N24
\R2|Q5_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[9]~feeder_combout\ = \R1|Q5_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(9),
	combout => \R2|Q5_real[9]~feeder_combout\);

-- Location: FF_X56_Y49_N25
\R2|Q5_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(9));

-- Location: LCCOMB_X53_Y49_N18
\R3|Q4_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[9]~34_combout\ = (\R2|Q4_real\(9) & ((\R2|Q5_real\(9) & (\R3|Q4_real[8]~33\ & VCC)) # (!\R2|Q5_real\(9) & (!\R3|Q4_real[8]~33\)))) # (!\R2|Q4_real\(9) & ((\R2|Q5_real\(9) & (!\R3|Q4_real[8]~33\)) # (!\R2|Q5_real\(9) & ((\R3|Q4_real[8]~33\) # 
-- (GND)))))
-- \R3|Q4_real[9]~35\ = CARRY((\R2|Q4_real\(9) & (!\R2|Q5_real\(9) & !\R3|Q4_real[8]~33\)) # (!\R2|Q4_real\(9) & ((!\R3|Q4_real[8]~33\) # (!\R2|Q5_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(9),
	datab => \R2|Q5_real\(9),
	datad => VCC,
	cin => \R3|Q4_real[8]~33\,
	combout => \R3|Q4_real[9]~34_combout\,
	cout => \R3|Q4_real[9]~35\);

-- Location: FF_X53_Y49_N19
\R3|Q4_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(9));

-- Location: LCCOMB_X54_Y48_N18
\R4|Q4_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[9]~34_combout\ = (\R3|Q6_real\(9) & ((\R3|Q4_real\(9) & (\R4|Q4_real[8]~33\ & VCC)) # (!\R3|Q4_real\(9) & (!\R4|Q4_real[8]~33\)))) # (!\R3|Q6_real\(9) & ((\R3|Q4_real\(9) & (!\R4|Q4_real[8]~33\)) # (!\R3|Q4_real\(9) & ((\R4|Q4_real[8]~33\) # 
-- (GND)))))
-- \R4|Q4_real[9]~35\ = CARRY((\R3|Q6_real\(9) & (!\R3|Q4_real\(9) & !\R4|Q4_real[8]~33\)) # (!\R3|Q6_real\(9) & ((!\R4|Q4_real[8]~33\) # (!\R3|Q4_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(9),
	datab => \R3|Q4_real\(9),
	datad => VCC,
	cin => \R4|Q4_real[8]~33\,
	combout => \R4|Q4_real[9]~34_combout\,
	cout => \R4|Q4_real[9]~35\);

-- Location: FF_X54_Y48_N19
\R4|Q4_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(9));

-- Location: IOIBUF_X56_Y73_N15
\I0_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(9),
	o => \I0_real[9]~input_o\);

-- Location: LCCOMB_X57_Y50_N12
\R1|Q0_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[9]~feeder_combout\ = \I0_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[9]~input_o\,
	combout => \R1|Q0_real[9]~feeder_combout\);

-- Location: FF_X57_Y50_N13
\R1|Q0_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(9));

-- Location: LCCOMB_X58_Y50_N4
\R2|Q0_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[9]~feeder_combout\ = \R1|Q0_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(9),
	combout => \R2|Q0_real[9]~feeder_combout\);

-- Location: FF_X58_Y50_N5
\R2|Q0_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(9));

-- Location: IOIBUF_X115_Y18_N8
\I1_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(9),
	o => \I1_real[9]~input_o\);

-- Location: LCCOMB_X57_Y50_N2
\R1|Q1_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[9]~feeder_combout\ = \I1_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[9]~input_o\,
	combout => \R1|Q1_real[9]~feeder_combout\);

-- Location: FF_X57_Y50_N3
\R1|Q1_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(9));

-- Location: LCCOMB_X57_Y50_N8
\R2|Q1_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[9]~feeder_combout\ = \R1|Q1_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(9),
	combout => \R2|Q1_real[9]~feeder_combout\);

-- Location: FF_X57_Y50_N9
\R2|Q1_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(9));

-- Location: LCCOMB_X58_Y49_N18
\R3|Q0_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[9]~34_combout\ = (\R2|Q0_real\(9) & ((\R2|Q1_real\(9) & (\R3|Q0_real[8]~33\ & VCC)) # (!\R2|Q1_real\(9) & (!\R3|Q0_real[8]~33\)))) # (!\R2|Q0_real\(9) & ((\R2|Q1_real\(9) & (!\R3|Q0_real[8]~33\)) # (!\R2|Q1_real\(9) & ((\R3|Q0_real[8]~33\) # 
-- (GND)))))
-- \R3|Q0_real[9]~35\ = CARRY((\R2|Q0_real\(9) & (!\R2|Q1_real\(9) & !\R3|Q0_real[8]~33\)) # (!\R2|Q0_real\(9) & ((!\R3|Q0_real[8]~33\) # (!\R2|Q1_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(9),
	datab => \R2|Q1_real\(9),
	datad => VCC,
	cin => \R3|Q0_real[8]~33\,
	combout => \R3|Q0_real[9]~34_combout\,
	cout => \R3|Q0_real[9]~35\);

-- Location: FF_X58_Y49_N19
\R3|Q0_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(9));

-- Location: IOIBUF_X25_Y73_N22
\I2_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(9),
	o => \I2_real[9]~input_o\);

-- Location: LCCOMB_X56_Y50_N4
\R1|Q2_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[9]~feeder_combout\ = \I2_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I2_real[9]~input_o\,
	combout => \R1|Q2_real[9]~feeder_combout\);

-- Location: FF_X56_Y50_N5
\R1|Q2_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(9));

-- Location: LCCOMB_X56_Y50_N26
\R2|Q2_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[9]~feeder_combout\ = \R1|Q2_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q2_real\(9),
	combout => \R2|Q2_real[9]~feeder_combout\);

-- Location: FF_X56_Y50_N27
\R2|Q2_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(9));

-- Location: IOIBUF_X5_Y73_N22
\I3_real[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(9),
	o => \I3_real[9]~input_o\);

-- Location: LCCOMB_X56_Y50_N2
\R1|Q3_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[9]~feeder_combout\ = \I3_real[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[9]~input_o\,
	combout => \R1|Q3_real[9]~feeder_combout\);

-- Location: FF_X56_Y50_N3
\R1|Q3_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(9));

-- Location: LCCOMB_X56_Y50_N28
\R2|Q3_real[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[9]~feeder_combout\ = \R1|Q3_real\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(9),
	combout => \R2|Q3_real[9]~feeder_combout\);

-- Location: FF_X56_Y50_N29
\R2|Q3_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(9));

-- Location: LCCOMB_X58_Y48_N18
\R3|Q2_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[9]~34_combout\ = (\R2|Q2_real\(9) & ((\R2|Q3_real\(9) & (\R3|Q2_real[8]~33\ & VCC)) # (!\R2|Q3_real\(9) & (!\R3|Q2_real[8]~33\)))) # (!\R2|Q2_real\(9) & ((\R2|Q3_real\(9) & (!\R3|Q2_real[8]~33\)) # (!\R2|Q3_real\(9) & ((\R3|Q2_real[8]~33\) # 
-- (GND)))))
-- \R3|Q2_real[9]~35\ = CARRY((\R2|Q2_real\(9) & (!\R2|Q3_real\(9) & !\R3|Q2_real[8]~33\)) # (!\R2|Q2_real\(9) & ((!\R3|Q2_real[8]~33\) # (!\R2|Q3_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(9),
	datab => \R2|Q3_real\(9),
	datad => VCC,
	cin => \R3|Q2_real[8]~33\,
	combout => \R3|Q2_real[9]~34_combout\,
	cout => \R3|Q2_real[9]~35\);

-- Location: FF_X58_Y48_N19
\R3|Q2_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(9));

-- Location: LCCOMB_X57_Y48_N18
\R4|Q0_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[9]~34_combout\ = (\R3|Q0_real\(9) & ((\R3|Q2_real\(9) & (\R4|Q0_real[8]~33\ & VCC)) # (!\R3|Q2_real\(9) & (!\R4|Q0_real[8]~33\)))) # (!\R3|Q0_real\(9) & ((\R3|Q2_real\(9) & (!\R4|Q0_real[8]~33\)) # (!\R3|Q2_real\(9) & ((\R4|Q0_real[8]~33\) # 
-- (GND)))))
-- \R4|Q0_real[9]~35\ = CARRY((\R3|Q0_real\(9) & (!\R3|Q2_real\(9) & !\R4|Q0_real[8]~33\)) # (!\R3|Q0_real\(9) & ((!\R4|Q0_real[8]~33\) # (!\R3|Q2_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(9),
	datab => \R3|Q2_real\(9),
	datad => VCC,
	cin => \R4|Q0_real[8]~33\,
	combout => \R4|Q0_real[9]~34_combout\,
	cout => \R4|Q0_real[9]~35\);

-- Location: FF_X57_Y48_N19
\R4|Q0_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(9));

-- Location: LCCOMB_X56_Y48_N18
\R5|Q0_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[9]~34_combout\ = (\R4|Q4_real\(9) & ((\R4|Q0_real\(9) & (\R5|Q0_real[8]~33\ & VCC)) # (!\R4|Q0_real\(9) & (!\R5|Q0_real[8]~33\)))) # (!\R4|Q4_real\(9) & ((\R4|Q0_real\(9) & (!\R5|Q0_real[8]~33\)) # (!\R4|Q0_real\(9) & ((\R5|Q0_real[8]~33\) # 
-- (GND)))))
-- \R5|Q0_real[9]~35\ = CARRY((\R4|Q4_real\(9) & (!\R4|Q0_real\(9) & !\R5|Q0_real[8]~33\)) # (!\R4|Q4_real\(9) & ((!\R5|Q0_real[8]~33\) # (!\R4|Q0_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(9),
	datab => \R4|Q0_real\(9),
	datad => VCC,
	cin => \R5|Q0_real[8]~33\,
	combout => \R5|Q0_real[9]~34_combout\,
	cout => \R5|Q0_real[9]~35\);

-- Location: FF_X56_Y48_N19
\R5|Q0_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(9));

-- Location: LCCOMB_X55_Y48_N24
\OUT_COV|O0_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[6]~6_combout\ = (\INV~input_o\ & ((\R5|Q0_real\(9)))) # (!\INV~input_o\ & (\R5|Q0_real\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(6),
	datad => \R5|Q0_real\(9),
	combout => \OUT_COV|O0_real[6]~6_combout\);

-- Location: FF_X55_Y48_N25
\R6|Q0_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(6));

-- Location: IOIBUF_X115_Y49_N1
\I3_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(10),
	o => \I3_real[10]~input_o\);

-- Location: LCCOMB_X57_Y49_N10
\R1|Q3_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[10]~feeder_combout\ = \I3_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_real[10]~input_o\,
	combout => \R1|Q3_real[10]~feeder_combout\);

-- Location: FF_X57_Y49_N11
\R1|Q3_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(10));

-- Location: LCCOMB_X57_Y49_N4
\R2|Q3_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[10]~feeder_combout\ = \R1|Q3_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(10),
	combout => \R2|Q3_real[10]~feeder_combout\);

-- Location: FF_X57_Y49_N5
\R2|Q3_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(10));

-- Location: IOIBUF_X0_Y62_N15
\I2_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(10),
	o => \I2_real[10]~input_o\);

-- Location: LCCOMB_X58_Y50_N10
\R1|Q2_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[10]~feeder_combout\ = \I2_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I2_real[10]~input_o\,
	combout => \R1|Q2_real[10]~feeder_combout\);

-- Location: FF_X58_Y50_N11
\R1|Q2_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(10));

-- Location: LCCOMB_X58_Y50_N22
\R2|Q2_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[10]~feeder_combout\ = \R1|Q2_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(10),
	combout => \R2|Q2_real[10]~feeder_combout\);

-- Location: FF_X58_Y50_N23
\R2|Q2_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(10));

-- Location: LCCOMB_X58_Y48_N20
\R3|Q2_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[10]~36_combout\ = ((\R2|Q3_real\(10) $ (\R2|Q2_real\(10) $ (!\R3|Q2_real[9]~35\)))) # (GND)
-- \R3|Q2_real[10]~37\ = CARRY((\R2|Q3_real\(10) & ((\R2|Q2_real\(10)) # (!\R3|Q2_real[9]~35\))) # (!\R2|Q3_real\(10) & (\R2|Q2_real\(10) & !\R3|Q2_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(10),
	datab => \R2|Q2_real\(10),
	datad => VCC,
	cin => \R3|Q2_real[9]~35\,
	combout => \R3|Q2_real[10]~36_combout\,
	cout => \R3|Q2_real[10]~37\);

-- Location: FF_X58_Y48_N21
\R3|Q2_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(10));

-- Location: IOIBUF_X52_Y0_N22
\I1_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(10),
	o => \I1_real[10]~input_o\);

-- Location: LCCOMB_X56_Y49_N22
\R1|Q1_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[10]~feeder_combout\ = \I1_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[10]~input_o\,
	combout => \R1|Q1_real[10]~feeder_combout\);

-- Location: FF_X56_Y49_N23
\R1|Q1_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(10));

-- Location: LCCOMB_X57_Y49_N26
\R2|Q1_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[10]~feeder_combout\ = \R1|Q1_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(10),
	combout => \R2|Q1_real[10]~feeder_combout\);

-- Location: FF_X57_Y49_N27
\R2|Q1_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(10));

-- Location: IOIBUF_X0_Y22_N22
\I0_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(10),
	o => \I0_real[10]~input_o\);

-- Location: LCCOMB_X56_Y49_N8
\R1|Q0_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[10]~feeder_combout\ = \I0_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[10]~input_o\,
	combout => \R1|Q0_real[10]~feeder_combout\);

-- Location: FF_X56_Y49_N9
\R1|Q0_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(10));

-- Location: LCCOMB_X57_Y49_N20
\R2|Q0_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[10]~feeder_combout\ = \R1|Q0_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(10),
	combout => \R2|Q0_real[10]~feeder_combout\);

-- Location: FF_X57_Y49_N21
\R2|Q0_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(10));

-- Location: LCCOMB_X58_Y49_N20
\R3|Q0_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[10]~36_combout\ = ((\R2|Q1_real\(10) $ (\R2|Q0_real\(10) $ (!\R3|Q0_real[9]~35\)))) # (GND)
-- \R3|Q0_real[10]~37\ = CARRY((\R2|Q1_real\(10) & ((\R2|Q0_real\(10)) # (!\R3|Q0_real[9]~35\))) # (!\R2|Q1_real\(10) & (\R2|Q0_real\(10) & !\R3|Q0_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(10),
	datab => \R2|Q0_real\(10),
	datad => VCC,
	cin => \R3|Q0_real[9]~35\,
	combout => \R3|Q0_real[10]~36_combout\,
	cout => \R3|Q0_real[10]~37\);

-- Location: FF_X58_Y49_N21
\R3|Q0_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(10));

-- Location: LCCOMB_X57_Y48_N20
\R4|Q0_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[10]~36_combout\ = ((\R3|Q2_real\(10) $ (\R3|Q0_real\(10) $ (!\R4|Q0_real[9]~35\)))) # (GND)
-- \R4|Q0_real[10]~37\ = CARRY((\R3|Q2_real\(10) & ((\R3|Q0_real\(10)) # (!\R4|Q0_real[9]~35\))) # (!\R3|Q2_real\(10) & (\R3|Q0_real\(10) & !\R4|Q0_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(10),
	datab => \R3|Q0_real\(10),
	datad => VCC,
	cin => \R4|Q0_real[9]~35\,
	combout => \R4|Q0_real[10]~36_combout\,
	cout => \R4|Q0_real[10]~37\);

-- Location: FF_X57_Y48_N21
\R4|Q0_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(10));

-- Location: IOIBUF_X18_Y73_N15
\I4_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(10),
	o => \I4_real[10]~input_o\);

-- Location: LCCOMB_X47_Y49_N22
\R1|Q4_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[10]~feeder_combout\ = \I4_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[10]~input_o\,
	combout => \R1|Q4_real[10]~feeder_combout\);

-- Location: FF_X47_Y49_N23
\R1|Q4_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(10));

-- Location: LCCOMB_X48_Y49_N16
\R2|Q4_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[10]~feeder_combout\ = \R1|Q4_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(10),
	combout => \R2|Q4_real[10]~feeder_combout\);

-- Location: FF_X48_Y49_N17
\R2|Q4_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(10));

-- Location: IOIBUF_X16_Y73_N22
\I5_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(10),
	o => \I5_real[10]~input_o\);

-- Location: LCCOMB_X47_Y49_N20
\R1|Q5_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[10]~feeder_combout\ = \I5_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[10]~input_o\,
	combout => \R1|Q5_real[10]~feeder_combout\);

-- Location: FF_X47_Y49_N21
\R1|Q5_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(10));

-- Location: LCCOMB_X47_Y49_N10
\R2|Q5_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[10]~feeder_combout\ = \R1|Q5_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(10),
	combout => \R2|Q5_real[10]~feeder_combout\);

-- Location: FF_X47_Y49_N11
\R2|Q5_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(10));

-- Location: LCCOMB_X53_Y49_N20
\R3|Q4_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[10]~36_combout\ = ((\R2|Q4_real\(10) $ (\R2|Q5_real\(10) $ (!\R3|Q4_real[9]~35\)))) # (GND)
-- \R3|Q4_real[10]~37\ = CARRY((\R2|Q4_real\(10) & ((\R2|Q5_real\(10)) # (!\R3|Q4_real[9]~35\))) # (!\R2|Q4_real\(10) & (\R2|Q5_real\(10) & !\R3|Q4_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(10),
	datab => \R2|Q5_real\(10),
	datad => VCC,
	cin => \R3|Q4_real[9]~35\,
	combout => \R3|Q4_real[10]~36_combout\,
	cout => \R3|Q4_real[10]~37\);

-- Location: FF_X53_Y49_N21
\R3|Q4_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(10));

-- Location: IOIBUF_X0_Y67_N15
\I6_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(10),
	o => \I6_real[10]~input_o\);

-- Location: LCCOMB_X56_Y50_N16
\R1|Q6_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[10]~feeder_combout\ = \I6_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[10]~input_o\,
	combout => \R1|Q6_real[10]~feeder_combout\);

-- Location: FF_X56_Y50_N17
\R1|Q6_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(10));

-- Location: LCCOMB_X56_Y50_N10
\R2|Q6_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[10]~feeder_combout\ = \R1|Q6_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(10),
	combout => \R2|Q6_real[10]~feeder_combout\);

-- Location: FF_X56_Y50_N11
\R2|Q6_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(10));

-- Location: IOIBUF_X56_Y73_N22
\I7_real[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(10),
	o => \I7_real[10]~input_o\);

-- Location: LCCOMB_X56_Y50_N14
\R1|Q7_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[10]~feeder_combout\ = \I7_real[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[10]~input_o\,
	combout => \R1|Q7_real[10]~feeder_combout\);

-- Location: FF_X56_Y50_N15
\R1|Q7_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(10));

-- Location: LCCOMB_X56_Y50_N24
\R2|Q7_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[10]~feeder_combout\ = \R1|Q7_real\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q7_real\(10),
	combout => \R2|Q7_real[10]~feeder_combout\);

-- Location: FF_X56_Y50_N25
\R2|Q7_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(10));

-- Location: LCCOMB_X53_Y50_N20
\R3|Q6_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[10]~36_combout\ = ((\R2|Q6_real\(10) $ (\R2|Q7_real\(10) $ (!\R3|Q6_real[9]~35\)))) # (GND)
-- \R3|Q6_real[10]~37\ = CARRY((\R2|Q6_real\(10) & ((\R2|Q7_real\(10)) # (!\R3|Q6_real[9]~35\))) # (!\R2|Q6_real\(10) & (\R2|Q7_real\(10) & !\R3|Q6_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(10),
	datab => \R2|Q7_real\(10),
	datad => VCC,
	cin => \R3|Q6_real[9]~35\,
	combout => \R3|Q6_real[10]~36_combout\,
	cout => \R3|Q6_real[10]~37\);

-- Location: FF_X53_Y50_N21
\R3|Q6_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(10));

-- Location: LCCOMB_X54_Y48_N20
\R4|Q4_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[10]~36_combout\ = ((\R3|Q4_real\(10) $ (\R3|Q6_real\(10) $ (!\R4|Q4_real[9]~35\)))) # (GND)
-- \R4|Q4_real[10]~37\ = CARRY((\R3|Q4_real\(10) & ((\R3|Q6_real\(10)) # (!\R4|Q4_real[9]~35\))) # (!\R3|Q4_real\(10) & (\R3|Q6_real\(10) & !\R4|Q4_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(10),
	datab => \R3|Q6_real\(10),
	datad => VCC,
	cin => \R4|Q4_real[9]~35\,
	combout => \R4|Q4_real[10]~36_combout\,
	cout => \R4|Q4_real[10]~37\);

-- Location: FF_X54_Y48_N21
\R4|Q4_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(10));

-- Location: LCCOMB_X56_Y48_N20
\R5|Q0_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[10]~36_combout\ = ((\R4|Q0_real\(10) $ (\R4|Q4_real\(10) $ (!\R5|Q0_real[9]~35\)))) # (GND)
-- \R5|Q0_real[10]~37\ = CARRY((\R4|Q0_real\(10) & ((\R4|Q4_real\(10)) # (!\R5|Q0_real[9]~35\))) # (!\R4|Q0_real\(10) & (\R4|Q4_real\(10) & !\R5|Q0_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(10),
	datab => \R4|Q4_real\(10),
	datad => VCC,
	cin => \R5|Q0_real[9]~35\,
	combout => \R5|Q0_real[10]~36_combout\,
	cout => \R5|Q0_real[10]~37\);

-- Location: FF_X56_Y48_N21
\R5|Q0_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(10));

-- Location: LCCOMB_X55_Y48_N2
\OUT_COV|O0_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[7]~7_combout\ = (\INV~input_o\ & ((\R5|Q0_real\(10)))) # (!\INV~input_o\ & (\R5|Q0_real\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q0_real\(7),
	datac => \R5|Q0_real\(10),
	combout => \OUT_COV|O0_real[7]~7_combout\);

-- Location: FF_X55_Y48_N3
\R6|Q0_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(7));

-- Location: IOIBUF_X1_Y73_N22
\I6_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(11),
	o => \I6_real[11]~input_o\);

-- Location: LCCOMB_X55_Y49_N4
\R1|Q6_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[11]~feeder_combout\ = \I6_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[11]~input_o\,
	combout => \R1|Q6_real[11]~feeder_combout\);

-- Location: FF_X55_Y49_N5
\R1|Q6_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(11));

-- Location: LCCOMB_X52_Y49_N16
\R2|Q6_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[11]~feeder_combout\ = \R1|Q6_real\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(11),
	combout => \R2|Q6_real[11]~feeder_combout\);

-- Location: FF_X52_Y49_N17
\R2|Q6_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(11));

-- Location: IOIBUF_X0_Y34_N1
\I7_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(11),
	o => \I7_real[11]~input_o\);

-- Location: LCCOMB_X55_Y49_N30
\R1|Q7_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[11]~feeder_combout\ = \I7_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[11]~input_o\,
	combout => \R1|Q7_real[11]~feeder_combout\);

-- Location: FF_X55_Y49_N31
\R1|Q7_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(11));

-- Location: FF_X54_Y49_N1
\R2|Q7_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R1|Q7_real\(11),
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(11));

-- Location: LCCOMB_X53_Y50_N22
\R3|Q6_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[11]~38_combout\ = (\R2|Q6_real\(11) & ((\R2|Q7_real\(11) & (\R3|Q6_real[10]~37\ & VCC)) # (!\R2|Q7_real\(11) & (!\R3|Q6_real[10]~37\)))) # (!\R2|Q6_real\(11) & ((\R2|Q7_real\(11) & (!\R3|Q6_real[10]~37\)) # (!\R2|Q7_real\(11) & 
-- ((\R3|Q6_real[10]~37\) # (GND)))))
-- \R3|Q6_real[11]~39\ = CARRY((\R2|Q6_real\(11) & (!\R2|Q7_real\(11) & !\R3|Q6_real[10]~37\)) # (!\R2|Q6_real\(11) & ((!\R3|Q6_real[10]~37\) # (!\R2|Q7_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(11),
	datab => \R2|Q7_real\(11),
	datad => VCC,
	cin => \R3|Q6_real[10]~37\,
	combout => \R3|Q6_real[11]~38_combout\,
	cout => \R3|Q6_real[11]~39\);

-- Location: FF_X53_Y50_N23
\R3|Q6_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(11));

-- Location: IOIBUF_X16_Y0_N1
\I4_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(11),
	o => \I4_real[11]~input_o\);

-- Location: LCCOMB_X47_Y49_N0
\R1|Q4_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[11]~feeder_combout\ = \I4_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[11]~input_o\,
	combout => \R1|Q4_real[11]~feeder_combout\);

-- Location: FF_X47_Y49_N1
\R1|Q4_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(11));

-- Location: LCCOMB_X47_Y49_N4
\R2|Q4_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[11]~feeder_combout\ = \R1|Q4_real\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(11),
	combout => \R2|Q4_real[11]~feeder_combout\);

-- Location: FF_X47_Y49_N5
\R2|Q4_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(11));

-- Location: IOIBUF_X27_Y0_N22
\I5_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(11),
	o => \I5_real[11]~input_o\);

-- Location: LCCOMB_X55_Y49_N22
\R1|Q5_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[11]~feeder_combout\ = \I5_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[11]~input_o\,
	combout => \R1|Q5_real[11]~feeder_combout\);

-- Location: FF_X55_Y49_N23
\R1|Q5_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(11));

-- Location: LCCOMB_X55_Y49_N26
\R2|Q5_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[11]~feeder_combout\ = \R1|Q5_real\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q5_real\(11),
	combout => \R2|Q5_real[11]~feeder_combout\);

-- Location: FF_X55_Y49_N27
\R2|Q5_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(11));

-- Location: LCCOMB_X53_Y49_N22
\R3|Q4_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[11]~38_combout\ = (\R2|Q4_real\(11) & ((\R2|Q5_real\(11) & (\R3|Q4_real[10]~37\ & VCC)) # (!\R2|Q5_real\(11) & (!\R3|Q4_real[10]~37\)))) # (!\R2|Q4_real\(11) & ((\R2|Q5_real\(11) & (!\R3|Q4_real[10]~37\)) # (!\R2|Q5_real\(11) & 
-- ((\R3|Q4_real[10]~37\) # (GND)))))
-- \R3|Q4_real[11]~39\ = CARRY((\R2|Q4_real\(11) & (!\R2|Q5_real\(11) & !\R3|Q4_real[10]~37\)) # (!\R2|Q4_real\(11) & ((!\R3|Q4_real[10]~37\) # (!\R2|Q5_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(11),
	datab => \R2|Q5_real\(11),
	datad => VCC,
	cin => \R3|Q4_real[10]~37\,
	combout => \R3|Q4_real[11]~38_combout\,
	cout => \R3|Q4_real[11]~39\);

-- Location: FF_X53_Y49_N23
\R3|Q4_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(11));

-- Location: LCCOMB_X54_Y48_N22
\R4|Q4_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[11]~38_combout\ = (\R3|Q6_real\(11) & ((\R3|Q4_real\(11) & (\R4|Q4_real[10]~37\ & VCC)) # (!\R3|Q4_real\(11) & (!\R4|Q4_real[10]~37\)))) # (!\R3|Q6_real\(11) & ((\R3|Q4_real\(11) & (!\R4|Q4_real[10]~37\)) # (!\R3|Q4_real\(11) & 
-- ((\R4|Q4_real[10]~37\) # (GND)))))
-- \R4|Q4_real[11]~39\ = CARRY((\R3|Q6_real\(11) & (!\R3|Q4_real\(11) & !\R4|Q4_real[10]~37\)) # (!\R3|Q6_real\(11) & ((!\R4|Q4_real[10]~37\) # (!\R3|Q4_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(11),
	datab => \R3|Q4_real\(11),
	datad => VCC,
	cin => \R4|Q4_real[10]~37\,
	combout => \R4|Q4_real[11]~38_combout\,
	cout => \R4|Q4_real[11]~39\);

-- Location: FF_X54_Y48_N23
\R4|Q4_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(11));

-- Location: IOIBUF_X0_Y18_N15
\I3_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(11),
	o => \I3_real[11]~input_o\);

-- Location: LCCOMB_X57_Y50_N22
\R1|Q3_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[11]~feeder_combout\ = \I3_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[11]~input_o\,
	combout => \R1|Q3_real[11]~feeder_combout\);

-- Location: FF_X57_Y50_N23
\R1|Q3_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(11));

-- Location: LCCOMB_X58_Y50_N12
\R2|Q3_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[11]~feeder_combout\ = \R1|Q3_real\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(11),
	combout => \R2|Q3_real[11]~feeder_combout\);

-- Location: FF_X58_Y50_N13
\R2|Q3_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(11));

-- Location: IOIBUF_X0_Y69_N8
\I2_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(11),
	o => \I2_real[11]~input_o\);

-- Location: LCCOMB_X52_Y50_N24
\R1|Q2_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[11]~feeder_combout\ = \I2_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[11]~input_o\,
	combout => \R1|Q2_real[11]~feeder_combout\);

-- Location: FF_X52_Y50_N25
\R1|Q2_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(11));

-- Location: LCCOMB_X56_Y50_N8
\R2|Q2_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[11]~feeder_combout\ = \R1|Q2_real\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(11),
	combout => \R2|Q2_real[11]~feeder_combout\);

-- Location: FF_X56_Y50_N9
\R2|Q2_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(11));

-- Location: LCCOMB_X58_Y48_N22
\R3|Q2_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[11]~38_combout\ = (\R2|Q3_real\(11) & ((\R2|Q2_real\(11) & (\R3|Q2_real[10]~37\ & VCC)) # (!\R2|Q2_real\(11) & (!\R3|Q2_real[10]~37\)))) # (!\R2|Q3_real\(11) & ((\R2|Q2_real\(11) & (!\R3|Q2_real[10]~37\)) # (!\R2|Q2_real\(11) & 
-- ((\R3|Q2_real[10]~37\) # (GND)))))
-- \R3|Q2_real[11]~39\ = CARRY((\R2|Q3_real\(11) & (!\R2|Q2_real\(11) & !\R3|Q2_real[10]~37\)) # (!\R2|Q3_real\(11) & ((!\R3|Q2_real[10]~37\) # (!\R2|Q2_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(11),
	datab => \R2|Q2_real\(11),
	datad => VCC,
	cin => \R3|Q2_real[10]~37\,
	combout => \R3|Q2_real[11]~38_combout\,
	cout => \R3|Q2_real[11]~39\);

-- Location: FF_X58_Y48_N23
\R3|Q2_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(11));

-- Location: IOIBUF_X9_Y73_N1
\I1_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(11),
	o => \I1_real[11]~input_o\);

-- Location: LCCOMB_X56_Y50_N6
\R1|Q1_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[11]~feeder_combout\ = \I1_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[11]~input_o\,
	combout => \R1|Q1_real[11]~feeder_combout\);

-- Location: FF_X56_Y50_N7
\R1|Q1_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(11));

-- Location: LCCOMB_X56_Y50_N30
\R2|Q1_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[11]~feeder_combout\ = \R1|Q1_real\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(11),
	combout => \R2|Q1_real[11]~feeder_combout\);

-- Location: FF_X56_Y50_N31
\R2|Q1_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(11));

-- Location: IOIBUF_X25_Y73_N15
\I0_real[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(11),
	o => \I0_real[11]~input_o\);

-- Location: LCCOMB_X56_Y50_N20
\R1|Q0_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[11]~feeder_combout\ = \I0_real[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[11]~input_o\,
	combout => \R1|Q0_real[11]~feeder_combout\);

-- Location: FF_X56_Y50_N21
\R1|Q0_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(11));

-- Location: LCCOMB_X56_Y50_N0
\R2|Q0_real[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[11]~feeder_combout\ = \R1|Q0_real\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(11),
	combout => \R2|Q0_real[11]~feeder_combout\);

-- Location: FF_X56_Y50_N1
\R2|Q0_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(11));

-- Location: LCCOMB_X58_Y49_N22
\R3|Q0_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[11]~38_combout\ = (\R2|Q1_real\(11) & ((\R2|Q0_real\(11) & (\R3|Q0_real[10]~37\ & VCC)) # (!\R2|Q0_real\(11) & (!\R3|Q0_real[10]~37\)))) # (!\R2|Q1_real\(11) & ((\R2|Q0_real\(11) & (!\R3|Q0_real[10]~37\)) # (!\R2|Q0_real\(11) & 
-- ((\R3|Q0_real[10]~37\) # (GND)))))
-- \R3|Q0_real[11]~39\ = CARRY((\R2|Q1_real\(11) & (!\R2|Q0_real\(11) & !\R3|Q0_real[10]~37\)) # (!\R2|Q1_real\(11) & ((!\R3|Q0_real[10]~37\) # (!\R2|Q0_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(11),
	datab => \R2|Q0_real\(11),
	datad => VCC,
	cin => \R3|Q0_real[10]~37\,
	combout => \R3|Q0_real[11]~38_combout\,
	cout => \R3|Q0_real[11]~39\);

-- Location: FF_X58_Y49_N23
\R3|Q0_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(11));

-- Location: LCCOMB_X57_Y48_N22
\R4|Q0_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[11]~38_combout\ = (\R3|Q2_real\(11) & ((\R3|Q0_real\(11) & (\R4|Q0_real[10]~37\ & VCC)) # (!\R3|Q0_real\(11) & (!\R4|Q0_real[10]~37\)))) # (!\R3|Q2_real\(11) & ((\R3|Q0_real\(11) & (!\R4|Q0_real[10]~37\)) # (!\R3|Q0_real\(11) & 
-- ((\R4|Q0_real[10]~37\) # (GND)))))
-- \R4|Q0_real[11]~39\ = CARRY((\R3|Q2_real\(11) & (!\R3|Q0_real\(11) & !\R4|Q0_real[10]~37\)) # (!\R3|Q2_real\(11) & ((!\R4|Q0_real[10]~37\) # (!\R3|Q0_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(11),
	datab => \R3|Q0_real\(11),
	datad => VCC,
	cin => \R4|Q0_real[10]~37\,
	combout => \R4|Q0_real[11]~38_combout\,
	cout => \R4|Q0_real[11]~39\);

-- Location: FF_X57_Y48_N23
\R4|Q0_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(11));

-- Location: LCCOMB_X56_Y48_N22
\R5|Q0_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[11]~38_combout\ = (\R4|Q4_real\(11) & ((\R4|Q0_real\(11) & (\R5|Q0_real[10]~37\ & VCC)) # (!\R4|Q0_real\(11) & (!\R5|Q0_real[10]~37\)))) # (!\R4|Q4_real\(11) & ((\R4|Q0_real\(11) & (!\R5|Q0_real[10]~37\)) # (!\R4|Q0_real\(11) & 
-- ((\R5|Q0_real[10]~37\) # (GND)))))
-- \R5|Q0_real[11]~39\ = CARRY((\R4|Q4_real\(11) & (!\R4|Q0_real\(11) & !\R5|Q0_real[10]~37\)) # (!\R4|Q4_real\(11) & ((!\R5|Q0_real[10]~37\) # (!\R4|Q0_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(11),
	datab => \R4|Q0_real\(11),
	datad => VCC,
	cin => \R5|Q0_real[10]~37\,
	combout => \R5|Q0_real[11]~38_combout\,
	cout => \R5|Q0_real[11]~39\);

-- Location: FF_X56_Y48_N23
\R5|Q0_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(11));

-- Location: LCCOMB_X55_Y48_N0
\OUT_COV|O0_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[8]~8_combout\ = (\INV~input_o\ & ((\R5|Q0_real\(11)))) # (!\INV~input_o\ & (\R5|Q0_real\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_real\(8),
	datac => \INV~input_o\,
	datad => \R5|Q0_real\(11),
	combout => \OUT_COV|O0_real[8]~8_combout\);

-- Location: FF_X55_Y48_N1
\R6|Q0_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(8));

-- Location: IOIBUF_X23_Y0_N15
\I1_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(12),
	o => \I1_real[12]~input_o\);

-- Location: LCCOMB_X54_Y50_N6
\R1|Q1_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[12]~feeder_combout\ = \I1_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_real[12]~input_o\,
	combout => \R1|Q1_real[12]~feeder_combout\);

-- Location: FF_X54_Y50_N7
\R1|Q1_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(12));

-- Location: LCCOMB_X58_Y50_N30
\R2|Q1_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[12]~feeder_combout\ = \R1|Q1_real\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q1_real\(12),
	combout => \R2|Q1_real[12]~feeder_combout\);

-- Location: FF_X58_Y50_N31
\R2|Q1_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(12));

-- Location: IOIBUF_X52_Y73_N8
\I0_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(12),
	o => \I0_real[12]~input_o\);

-- Location: LCCOMB_X56_Y49_N30
\R1|Q0_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[12]~feeder_combout\ = \I0_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[12]~input_o\,
	combout => \R1|Q0_real[12]~feeder_combout\);

-- Location: FF_X56_Y49_N31
\R1|Q0_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(12));

-- Location: LCCOMB_X57_Y49_N22
\R2|Q0_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[12]~feeder_combout\ = \R1|Q0_real\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(12),
	combout => \R2|Q0_real[12]~feeder_combout\);

-- Location: FF_X57_Y49_N23
\R2|Q0_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(12));

-- Location: LCCOMB_X58_Y49_N24
\R3|Q0_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[12]~40_combout\ = ((\R2|Q1_real\(12) $ (\R2|Q0_real\(12) $ (!\R3|Q0_real[11]~39\)))) # (GND)
-- \R3|Q0_real[12]~41\ = CARRY((\R2|Q1_real\(12) & ((\R2|Q0_real\(12)) # (!\R3|Q0_real[11]~39\))) # (!\R2|Q1_real\(12) & (\R2|Q0_real\(12) & !\R3|Q0_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(12),
	datab => \R2|Q0_real\(12),
	datad => VCC,
	cin => \R3|Q0_real[11]~39\,
	combout => \R3|Q0_real[12]~40_combout\,
	cout => \R3|Q0_real[12]~41\);

-- Location: FF_X58_Y49_N25
\R3|Q0_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(12));

-- Location: IOIBUF_X115_Y50_N8
\I3_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(12),
	o => \I3_real[12]~input_o\);

-- Location: LCCOMB_X60_Y50_N6
\R1|Q3_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[12]~feeder_combout\ = \I3_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[12]~input_o\,
	combout => \R1|Q3_real[12]~feeder_combout\);

-- Location: FF_X60_Y50_N7
\R1|Q3_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(12));

-- Location: LCCOMB_X59_Y50_N20
\R2|Q3_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[12]~feeder_combout\ = \R1|Q3_real\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(12),
	combout => \R2|Q3_real[12]~feeder_combout\);

-- Location: FF_X59_Y50_N21
\R2|Q3_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(12));

-- Location: IOIBUF_X29_Y0_N22
\I2_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(12),
	o => \I2_real[12]~input_o\);

-- Location: LCCOMB_X58_Y50_N0
\R1|Q2_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[12]~feeder_combout\ = \I2_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[12]~input_o\,
	combout => \R1|Q2_real[12]~feeder_combout\);

-- Location: FF_X58_Y50_N1
\R1|Q2_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(12));

-- Location: FF_X59_Y50_N15
\R2|Q2_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R1|Q2_real\(12),
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(12));

-- Location: LCCOMB_X58_Y48_N24
\R3|Q2_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[12]~40_combout\ = ((\R2|Q3_real\(12) $ (\R2|Q2_real\(12) $ (!\R3|Q2_real[11]~39\)))) # (GND)
-- \R3|Q2_real[12]~41\ = CARRY((\R2|Q3_real\(12) & ((\R2|Q2_real\(12)) # (!\R3|Q2_real[11]~39\))) # (!\R2|Q3_real\(12) & (\R2|Q2_real\(12) & !\R3|Q2_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(12),
	datab => \R2|Q2_real\(12),
	datad => VCC,
	cin => \R3|Q2_real[11]~39\,
	combout => \R3|Q2_real[12]~40_combout\,
	cout => \R3|Q2_real[12]~41\);

-- Location: FF_X58_Y48_N25
\R3|Q2_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(12));

-- Location: LCCOMB_X57_Y48_N24
\R4|Q0_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[12]~40_combout\ = ((\R3|Q0_real\(12) $ (\R3|Q2_real\(12) $ (!\R4|Q0_real[11]~39\)))) # (GND)
-- \R4|Q0_real[12]~41\ = CARRY((\R3|Q0_real\(12) & ((\R3|Q2_real\(12)) # (!\R4|Q0_real[11]~39\))) # (!\R3|Q0_real\(12) & (\R3|Q2_real\(12) & !\R4|Q0_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(12),
	datab => \R3|Q2_real\(12),
	datad => VCC,
	cin => \R4|Q0_real[11]~39\,
	combout => \R4|Q0_real[12]~40_combout\,
	cout => \R4|Q0_real[12]~41\);

-- Location: FF_X57_Y48_N25
\R4|Q0_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(12));

-- Location: IOIBUF_X0_Y66_N22
\I7_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(12),
	o => \I7_real[12]~input_o\);

-- Location: LCCOMB_X52_Y50_N18
\R1|Q7_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[12]~feeder_combout\ = \I7_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_real[12]~input_o\,
	combout => \R1|Q7_real[12]~feeder_combout\);

-- Location: FF_X52_Y50_N19
\R1|Q7_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(12));

-- Location: LCCOMB_X52_Y50_N12
\R2|Q7_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[12]~feeder_combout\ = \R1|Q7_real\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(12),
	combout => \R2|Q7_real[12]~feeder_combout\);

-- Location: FF_X52_Y50_N13
\R2|Q7_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(12));

-- Location: IOIBUF_X16_Y73_N1
\I6_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(12),
	o => \I6_real[12]~input_o\);

-- Location: LCCOMB_X52_Y50_N16
\R1|Q6_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[12]~feeder_combout\ = \I6_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I6_real[12]~input_o\,
	combout => \R1|Q6_real[12]~feeder_combout\);

-- Location: FF_X52_Y50_N17
\R1|Q6_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(12));

-- Location: LCCOMB_X52_Y50_N2
\R2|Q6_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[12]~feeder_combout\ = \R1|Q6_real\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(12),
	combout => \R2|Q6_real[12]~feeder_combout\);

-- Location: FF_X52_Y50_N3
\R2|Q6_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(12));

-- Location: LCCOMB_X53_Y50_N24
\R3|Q6_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[12]~40_combout\ = ((\R2|Q7_real\(12) $ (\R2|Q6_real\(12) $ (!\R3|Q6_real[11]~39\)))) # (GND)
-- \R3|Q6_real[12]~41\ = CARRY((\R2|Q7_real\(12) & ((\R2|Q6_real\(12)) # (!\R3|Q6_real[11]~39\))) # (!\R2|Q7_real\(12) & (\R2|Q6_real\(12) & !\R3|Q6_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(12),
	datab => \R2|Q6_real\(12),
	datad => VCC,
	cin => \R3|Q6_real[11]~39\,
	combout => \R3|Q6_real[12]~40_combout\,
	cout => \R3|Q6_real[12]~41\);

-- Location: FF_X53_Y50_N25
\R3|Q6_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(12));

-- Location: IOIBUF_X0_Y34_N15
\I5_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(12),
	o => \I5_real[12]~input_o\);

-- Location: LCCOMB_X52_Y50_N26
\R1|Q5_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[12]~feeder_combout\ = \I5_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[12]~input_o\,
	combout => \R1|Q5_real[12]~feeder_combout\);

-- Location: FF_X52_Y50_N27
\R1|Q5_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(12));

-- Location: LCCOMB_X52_Y50_N28
\R2|Q5_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[12]~feeder_combout\ = \R1|Q5_real\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q5_real\(12),
	combout => \R2|Q5_real[12]~feeder_combout\);

-- Location: FF_X52_Y50_N29
\R2|Q5_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(12));

-- Location: IOIBUF_X0_Y62_N22
\I4_real[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(12),
	o => \I4_real[12]~input_o\);

-- Location: LCCOMB_X50_Y50_N20
\R1|Q4_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[12]~feeder_combout\ = \I4_real[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[12]~input_o\,
	combout => \R1|Q4_real[12]~feeder_combout\);

-- Location: FF_X50_Y50_N21
\R1|Q4_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(12));

-- Location: LCCOMB_X50_Y50_N30
\R2|Q4_real[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[12]~feeder_combout\ = \R1|Q4_real\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(12),
	combout => \R2|Q4_real[12]~feeder_combout\);

-- Location: FF_X50_Y50_N31
\R2|Q4_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(12));

-- Location: LCCOMB_X53_Y49_N24
\R3|Q4_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[12]~40_combout\ = ((\R2|Q5_real\(12) $ (\R2|Q4_real\(12) $ (!\R3|Q4_real[11]~39\)))) # (GND)
-- \R3|Q4_real[12]~41\ = CARRY((\R2|Q5_real\(12) & ((\R2|Q4_real\(12)) # (!\R3|Q4_real[11]~39\))) # (!\R2|Q5_real\(12) & (\R2|Q4_real\(12) & !\R3|Q4_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(12),
	datab => \R2|Q4_real\(12),
	datad => VCC,
	cin => \R3|Q4_real[11]~39\,
	combout => \R3|Q4_real[12]~40_combout\,
	cout => \R3|Q4_real[12]~41\);

-- Location: FF_X53_Y49_N25
\R3|Q4_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(12));

-- Location: LCCOMB_X54_Y48_N24
\R4|Q4_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[12]~40_combout\ = ((\R3|Q6_real\(12) $ (\R3|Q4_real\(12) $ (!\R4|Q4_real[11]~39\)))) # (GND)
-- \R4|Q4_real[12]~41\ = CARRY((\R3|Q6_real\(12) & ((\R3|Q4_real\(12)) # (!\R4|Q4_real[11]~39\))) # (!\R3|Q6_real\(12) & (\R3|Q4_real\(12) & !\R4|Q4_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(12),
	datab => \R3|Q4_real\(12),
	datad => VCC,
	cin => \R4|Q4_real[11]~39\,
	combout => \R4|Q4_real[12]~40_combout\,
	cout => \R4|Q4_real[12]~41\);

-- Location: FF_X54_Y48_N25
\R4|Q4_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(12));

-- Location: LCCOMB_X56_Y48_N24
\R5|Q0_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[12]~40_combout\ = ((\R4|Q0_real\(12) $ (\R4|Q4_real\(12) $ (!\R5|Q0_real[11]~39\)))) # (GND)
-- \R5|Q0_real[12]~41\ = CARRY((\R4|Q0_real\(12) & ((\R4|Q4_real\(12)) # (!\R5|Q0_real[11]~39\))) # (!\R4|Q0_real\(12) & (\R4|Q4_real\(12) & !\R5|Q0_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(12),
	datab => \R4|Q4_real\(12),
	datad => VCC,
	cin => \R5|Q0_real[11]~39\,
	combout => \R5|Q0_real[12]~40_combout\,
	cout => \R5|Q0_real[12]~41\);

-- Location: FF_X56_Y48_N25
\R5|Q0_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(12));

-- Location: LCCOMB_X55_Y48_N22
\OUT_COV|O0_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[9]~9_combout\ = (\INV~input_o\ & (\R5|Q0_real\(12))) # (!\INV~input_o\ & ((\R5|Q0_real\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_real\(12),
	datac => \INV~input_o\,
	datad => \R5|Q0_real\(9),
	combout => \OUT_COV|O0_real[9]~9_combout\);

-- Location: FF_X55_Y48_N23
\R6|Q0_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(9));

-- Location: IOIBUF_X0_Y64_N1
\I6_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(13),
	o => \I6_real[13]~input_o\);

-- Location: LCCOMB_X54_Y50_N24
\R1|Q6_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[13]~feeder_combout\ = \I6_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[13]~input_o\,
	combout => \R1|Q6_real[13]~feeder_combout\);

-- Location: FF_X54_Y50_N25
\R1|Q6_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(13));

-- Location: LCCOMB_X54_Y50_N20
\R2|Q6_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[13]~feeder_combout\ = \R1|Q6_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q6_real\(13),
	combout => \R2|Q6_real[13]~feeder_combout\);

-- Location: FF_X54_Y50_N21
\R2|Q6_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(13));

-- Location: IOIBUF_X7_Y0_N22
\I7_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(13),
	o => \I7_real[13]~input_o\);

-- Location: LCCOMB_X52_Y50_N0
\R1|Q7_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[13]~feeder_combout\ = \I7_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[13]~input_o\,
	combout => \R1|Q7_real[13]~feeder_combout\);

-- Location: FF_X52_Y50_N1
\R1|Q7_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(13));

-- Location: LCCOMB_X52_Y50_N14
\R2|Q7_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[13]~feeder_combout\ = \R1|Q7_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(13),
	combout => \R2|Q7_real[13]~feeder_combout\);

-- Location: FF_X52_Y50_N15
\R2|Q7_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(13));

-- Location: LCCOMB_X53_Y50_N26
\R3|Q6_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[13]~42_combout\ = (\R2|Q6_real\(13) & ((\R2|Q7_real\(13) & (\R3|Q6_real[12]~41\ & VCC)) # (!\R2|Q7_real\(13) & (!\R3|Q6_real[12]~41\)))) # (!\R2|Q6_real\(13) & ((\R2|Q7_real\(13) & (!\R3|Q6_real[12]~41\)) # (!\R2|Q7_real\(13) & 
-- ((\R3|Q6_real[12]~41\) # (GND)))))
-- \R3|Q6_real[13]~43\ = CARRY((\R2|Q6_real\(13) & (!\R2|Q7_real\(13) & !\R3|Q6_real[12]~41\)) # (!\R2|Q6_real\(13) & ((!\R3|Q6_real[12]~41\) # (!\R2|Q7_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(13),
	datab => \R2|Q7_real\(13),
	datad => VCC,
	cin => \R3|Q6_real[12]~41\,
	combout => \R3|Q6_real[13]~42_combout\,
	cout => \R3|Q6_real[13]~43\);

-- Location: FF_X53_Y50_N27
\R3|Q6_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(13));

-- Location: IOIBUF_X0_Y4_N22
\I4_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(13),
	o => \I4_real[13]~input_o\);

-- Location: LCCOMB_X49_Y49_N28
\R1|Q4_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[13]~feeder_combout\ = \I4_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_real[13]~input_o\,
	combout => \R1|Q4_real[13]~feeder_combout\);

-- Location: FF_X49_Y49_N29
\R1|Q4_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(13));

-- Location: LCCOMB_X50_Y49_N22
\R2|Q4_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[13]~feeder_combout\ = \R1|Q4_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(13),
	combout => \R2|Q4_real[13]~feeder_combout\);

-- Location: FF_X50_Y49_N23
\R2|Q4_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(13));

-- Location: IOIBUF_X0_Y23_N22
\I5_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(13),
	o => \I5_real[13]~input_o\);

-- Location: LCCOMB_X50_Y49_N8
\R1|Q5_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[13]~feeder_combout\ = \I5_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[13]~input_o\,
	combout => \R1|Q5_real[13]~feeder_combout\);

-- Location: FF_X50_Y49_N9
\R1|Q5_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(13));

-- Location: LCCOMB_X50_Y49_N16
\R2|Q5_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[13]~feeder_combout\ = \R1|Q5_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q5_real\(13),
	combout => \R2|Q5_real[13]~feeder_combout\);

-- Location: FF_X50_Y49_N17
\R2|Q5_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(13));

-- Location: LCCOMB_X53_Y49_N26
\R3|Q4_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[13]~42_combout\ = (\R2|Q4_real\(13) & ((\R2|Q5_real\(13) & (\R3|Q4_real[12]~41\ & VCC)) # (!\R2|Q5_real\(13) & (!\R3|Q4_real[12]~41\)))) # (!\R2|Q4_real\(13) & ((\R2|Q5_real\(13) & (!\R3|Q4_real[12]~41\)) # (!\R2|Q5_real\(13) & 
-- ((\R3|Q4_real[12]~41\) # (GND)))))
-- \R3|Q4_real[13]~43\ = CARRY((\R2|Q4_real\(13) & (!\R2|Q5_real\(13) & !\R3|Q4_real[12]~41\)) # (!\R2|Q4_real\(13) & ((!\R3|Q4_real[12]~41\) # (!\R2|Q5_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(13),
	datab => \R2|Q5_real\(13),
	datad => VCC,
	cin => \R3|Q4_real[12]~41\,
	combout => \R3|Q4_real[13]~42_combout\,
	cout => \R3|Q4_real[13]~43\);

-- Location: FF_X53_Y49_N27
\R3|Q4_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(13));

-- Location: LCCOMB_X54_Y48_N26
\R4|Q4_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[13]~42_combout\ = (\R3|Q6_real\(13) & ((\R3|Q4_real\(13) & (\R4|Q4_real[12]~41\ & VCC)) # (!\R3|Q4_real\(13) & (!\R4|Q4_real[12]~41\)))) # (!\R3|Q6_real\(13) & ((\R3|Q4_real\(13) & (!\R4|Q4_real[12]~41\)) # (!\R3|Q4_real\(13) & 
-- ((\R4|Q4_real[12]~41\) # (GND)))))
-- \R4|Q4_real[13]~43\ = CARRY((\R3|Q6_real\(13) & (!\R3|Q4_real\(13) & !\R4|Q4_real[12]~41\)) # (!\R3|Q6_real\(13) & ((!\R4|Q4_real[12]~41\) # (!\R3|Q4_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(13),
	datab => \R3|Q4_real\(13),
	datad => VCC,
	cin => \R4|Q4_real[12]~41\,
	combout => \R4|Q4_real[13]~42_combout\,
	cout => \R4|Q4_real[13]~43\);

-- Location: FF_X54_Y48_N27
\R4|Q4_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(13));

-- Location: IOIBUF_X31_Y73_N1
\I0_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(13),
	o => \I0_real[13]~input_o\);

-- Location: LCCOMB_X60_Y50_N10
\R1|Q0_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[13]~feeder_combout\ = \I0_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[13]~input_o\,
	combout => \R1|Q0_real[13]~feeder_combout\);

-- Location: FF_X60_Y50_N11
\R1|Q0_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(13));

-- Location: LCCOMB_X60_Y50_N8
\R2|Q0_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[13]~feeder_combout\ = \R1|Q0_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(13),
	combout => \R2|Q0_real[13]~feeder_combout\);

-- Location: FF_X60_Y50_N9
\R2|Q0_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(13));

-- Location: IOIBUF_X47_Y73_N15
\I1_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(13),
	o => \I1_real[13]~input_o\);

-- Location: LCCOMB_X50_Y50_N18
\R1|Q1_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[13]~feeder_combout\ = \I1_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[13]~input_o\,
	combout => \R1|Q1_real[13]~feeder_combout\);

-- Location: FF_X50_Y50_N19
\R1|Q1_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(13));

-- Location: LCCOMB_X58_Y50_N26
\R2|Q1_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[13]~feeder_combout\ = \R1|Q1_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(13),
	combout => \R2|Q1_real[13]~feeder_combout\);

-- Location: FF_X58_Y50_N27
\R2|Q1_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(13));

-- Location: LCCOMB_X58_Y49_N26
\R3|Q0_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[13]~42_combout\ = (\R2|Q0_real\(13) & ((\R2|Q1_real\(13) & (\R3|Q0_real[12]~41\ & VCC)) # (!\R2|Q1_real\(13) & (!\R3|Q0_real[12]~41\)))) # (!\R2|Q0_real\(13) & ((\R2|Q1_real\(13) & (!\R3|Q0_real[12]~41\)) # (!\R2|Q1_real\(13) & 
-- ((\R3|Q0_real[12]~41\) # (GND)))))
-- \R3|Q0_real[13]~43\ = CARRY((\R2|Q0_real\(13) & (!\R2|Q1_real\(13) & !\R3|Q0_real[12]~41\)) # (!\R2|Q0_real\(13) & ((!\R3|Q0_real[12]~41\) # (!\R2|Q1_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(13),
	datab => \R2|Q1_real\(13),
	datad => VCC,
	cin => \R3|Q0_real[12]~41\,
	combout => \R3|Q0_real[13]~42_combout\,
	cout => \R3|Q0_real[13]~43\);

-- Location: FF_X58_Y49_N27
\R3|Q0_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(13));

-- Location: IOIBUF_X60_Y73_N15
\I2_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(13),
	o => \I2_real[13]~input_o\);

-- Location: LCCOMB_X60_Y50_N4
\R1|Q2_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[13]~feeder_combout\ = \I2_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[13]~input_o\,
	combout => \R1|Q2_real[13]~feeder_combout\);

-- Location: FF_X60_Y50_N5
\R1|Q2_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(13));

-- Location: LCCOMB_X59_Y50_N30
\R2|Q2_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[13]~feeder_combout\ = \R1|Q2_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(13),
	combout => \R2|Q2_real[13]~feeder_combout\);

-- Location: FF_X59_Y50_N31
\R2|Q2_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(13));

-- Location: IOIBUF_X0_Y66_N15
\I3_real[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(13),
	o => \I3_real[13]~input_o\);

-- Location: LCCOMB_X57_Y50_N28
\R1|Q3_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[13]~feeder_combout\ = \I3_real[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[13]~input_o\,
	combout => \R1|Q3_real[13]~feeder_combout\);

-- Location: FF_X57_Y50_N29
\R1|Q3_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(13));

-- Location: LCCOMB_X58_Y50_N20
\R2|Q3_real[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[13]~feeder_combout\ = \R1|Q3_real\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(13),
	combout => \R2|Q3_real[13]~feeder_combout\);

-- Location: FF_X58_Y50_N21
\R2|Q3_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(13));

-- Location: LCCOMB_X58_Y48_N26
\R3|Q2_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[13]~42_combout\ = (\R2|Q2_real\(13) & ((\R2|Q3_real\(13) & (\R3|Q2_real[12]~41\ & VCC)) # (!\R2|Q3_real\(13) & (!\R3|Q2_real[12]~41\)))) # (!\R2|Q2_real\(13) & ((\R2|Q3_real\(13) & (!\R3|Q2_real[12]~41\)) # (!\R2|Q3_real\(13) & 
-- ((\R3|Q2_real[12]~41\) # (GND)))))
-- \R3|Q2_real[13]~43\ = CARRY((\R2|Q2_real\(13) & (!\R2|Q3_real\(13) & !\R3|Q2_real[12]~41\)) # (!\R2|Q2_real\(13) & ((!\R3|Q2_real[12]~41\) # (!\R2|Q3_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(13),
	datab => \R2|Q3_real\(13),
	datad => VCC,
	cin => \R3|Q2_real[12]~41\,
	combout => \R3|Q2_real[13]~42_combout\,
	cout => \R3|Q2_real[13]~43\);

-- Location: FF_X58_Y48_N27
\R3|Q2_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(13));

-- Location: LCCOMB_X57_Y48_N26
\R4|Q0_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[13]~42_combout\ = (\R3|Q0_real\(13) & ((\R3|Q2_real\(13) & (\R4|Q0_real[12]~41\ & VCC)) # (!\R3|Q2_real\(13) & (!\R4|Q0_real[12]~41\)))) # (!\R3|Q0_real\(13) & ((\R3|Q2_real\(13) & (!\R4|Q0_real[12]~41\)) # (!\R3|Q2_real\(13) & 
-- ((\R4|Q0_real[12]~41\) # (GND)))))
-- \R4|Q0_real[13]~43\ = CARRY((\R3|Q0_real\(13) & (!\R3|Q2_real\(13) & !\R4|Q0_real[12]~41\)) # (!\R3|Q0_real\(13) & ((!\R4|Q0_real[12]~41\) # (!\R3|Q2_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(13),
	datab => \R3|Q2_real\(13),
	datad => VCC,
	cin => \R4|Q0_real[12]~41\,
	combout => \R4|Q0_real[13]~42_combout\,
	cout => \R4|Q0_real[13]~43\);

-- Location: FF_X57_Y48_N27
\R4|Q0_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(13));

-- Location: LCCOMB_X56_Y48_N26
\R5|Q0_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[13]~42_combout\ = (\R4|Q4_real\(13) & ((\R4|Q0_real\(13) & (\R5|Q0_real[12]~41\ & VCC)) # (!\R4|Q0_real\(13) & (!\R5|Q0_real[12]~41\)))) # (!\R4|Q4_real\(13) & ((\R4|Q0_real\(13) & (!\R5|Q0_real[12]~41\)) # (!\R4|Q0_real\(13) & 
-- ((\R5|Q0_real[12]~41\) # (GND)))))
-- \R5|Q0_real[13]~43\ = CARRY((\R4|Q4_real\(13) & (!\R4|Q0_real\(13) & !\R5|Q0_real[12]~41\)) # (!\R4|Q4_real\(13) & ((!\R5|Q0_real[12]~41\) # (!\R4|Q0_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(13),
	datab => \R4|Q0_real\(13),
	datad => VCC,
	cin => \R5|Q0_real[12]~41\,
	combout => \R5|Q0_real[13]~42_combout\,
	cout => \R5|Q0_real[13]~43\);

-- Location: FF_X56_Y48_N27
\R5|Q0_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(13));

-- Location: LCCOMB_X55_Y48_N20
\OUT_COV|O0_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[10]~10_combout\ = (\INV~input_o\ & ((\R5|Q0_real\(13)))) # (!\INV~input_o\ & (\R5|Q0_real\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(10),
	datad => \R5|Q0_real\(13),
	combout => \OUT_COV|O0_real[10]~10_combout\);

-- Location: FF_X55_Y48_N21
\R6|Q0_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(10));

-- Location: IOIBUF_X27_Y73_N15
\I1_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(14),
	o => \I1_real[14]~input_o\);

-- Location: LCCOMB_X55_Y49_N10
\R1|Q1_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[14]~feeder_combout\ = \I1_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_real[14]~input_o\,
	combout => \R1|Q1_real[14]~feeder_combout\);

-- Location: FF_X55_Y49_N11
\R1|Q1_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(14));

-- Location: LCCOMB_X56_Y49_N16
\R2|Q1_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[14]~feeder_combout\ = \R1|Q1_real\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(14),
	combout => \R2|Q1_real[14]~feeder_combout\);

-- Location: FF_X56_Y49_N17
\R2|Q1_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(14));

-- Location: IOIBUF_X13_Y73_N15
\I0_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(14),
	o => \I0_real[14]~input_o\);

-- Location: LCCOMB_X58_Y50_N18
\R1|Q0_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[14]~feeder_combout\ = \I0_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_real[14]~input_o\,
	combout => \R1|Q0_real[14]~feeder_combout\);

-- Location: FF_X58_Y50_N19
\R1|Q0_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(14));

-- Location: LCCOMB_X58_Y50_N16
\R2|Q0_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[14]~feeder_combout\ = \R1|Q0_real\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q0_real\(14),
	combout => \R2|Q0_real[14]~feeder_combout\);

-- Location: FF_X58_Y50_N17
\R2|Q0_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(14));

-- Location: LCCOMB_X58_Y49_N28
\R3|Q0_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[14]~44_combout\ = ((\R2|Q1_real\(14) $ (\R2|Q0_real\(14) $ (!\R3|Q0_real[13]~43\)))) # (GND)
-- \R3|Q0_real[14]~45\ = CARRY((\R2|Q1_real\(14) & ((\R2|Q0_real\(14)) # (!\R3|Q0_real[13]~43\))) # (!\R2|Q1_real\(14) & (\R2|Q0_real\(14) & !\R3|Q0_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(14),
	datab => \R2|Q0_real\(14),
	datad => VCC,
	cin => \R3|Q0_real[13]~43\,
	combout => \R3|Q0_real[14]~44_combout\,
	cout => \R3|Q0_real[14]~45\);

-- Location: FF_X58_Y49_N29
\R3|Q0_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(14));

-- Location: IOIBUF_X27_Y73_N8
\I3_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(14),
	o => \I3_real[14]~input_o\);

-- Location: LCCOMB_X56_Y50_N18
\R1|Q3_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[14]~feeder_combout\ = \I3_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[14]~input_o\,
	combout => \R1|Q3_real[14]~feeder_combout\);

-- Location: FF_X56_Y50_N19
\R1|Q3_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(14));

-- Location: LCCOMB_X56_Y50_N22
\R2|Q3_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[14]~feeder_combout\ = \R1|Q3_real\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(14),
	combout => \R2|Q3_real[14]~feeder_combout\);

-- Location: FF_X56_Y50_N23
\R2|Q3_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(14));

-- Location: IOIBUF_X0_Y13_N1
\I2_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(14),
	o => \I2_real[14]~input_o\);

-- Location: LCCOMB_X55_Y49_N16
\R1|Q2_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[14]~feeder_combout\ = \I2_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I2_real[14]~input_o\,
	combout => \R1|Q2_real[14]~feeder_combout\);

-- Location: FF_X55_Y49_N17
\R1|Q2_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(14));

-- Location: LCCOMB_X55_Y49_N8
\R2|Q2_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[14]~feeder_combout\ = \R1|Q2_real\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(14),
	combout => \R2|Q2_real[14]~feeder_combout\);

-- Location: FF_X55_Y49_N9
\R2|Q2_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(14));

-- Location: LCCOMB_X58_Y48_N28
\R3|Q2_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[14]~44_combout\ = ((\R2|Q3_real\(14) $ (\R2|Q2_real\(14) $ (!\R3|Q2_real[13]~43\)))) # (GND)
-- \R3|Q2_real[14]~45\ = CARRY((\R2|Q3_real\(14) & ((\R2|Q2_real\(14)) # (!\R3|Q2_real[13]~43\))) # (!\R2|Q3_real\(14) & (\R2|Q2_real\(14) & !\R3|Q2_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(14),
	datab => \R2|Q2_real\(14),
	datad => VCC,
	cin => \R3|Q2_real[13]~43\,
	combout => \R3|Q2_real[14]~44_combout\,
	cout => \R3|Q2_real[14]~45\);

-- Location: FF_X58_Y48_N29
\R3|Q2_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(14));

-- Location: LCCOMB_X57_Y48_N28
\R4|Q0_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[14]~44_combout\ = ((\R3|Q0_real\(14) $ (\R3|Q2_real\(14) $ (!\R4|Q0_real[13]~43\)))) # (GND)
-- \R4|Q0_real[14]~45\ = CARRY((\R3|Q0_real\(14) & ((\R3|Q2_real\(14)) # (!\R4|Q0_real[13]~43\))) # (!\R3|Q0_real\(14) & (\R3|Q2_real\(14) & !\R4|Q0_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(14),
	datab => \R3|Q2_real\(14),
	datad => VCC,
	cin => \R4|Q0_real[13]~43\,
	combout => \R4|Q0_real[14]~44_combout\,
	cout => \R4|Q0_real[14]~45\);

-- Location: FF_X57_Y48_N29
\R4|Q0_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(14));

-- Location: IOIBUF_X40_Y73_N1
\I5_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(14),
	o => \I5_real[14]~input_o\);

-- Location: LCCOMB_X60_Y50_N24
\R1|Q5_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[14]~feeder_combout\ = \I5_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I5_real[14]~input_o\,
	combout => \R1|Q5_real[14]~feeder_combout\);

-- Location: FF_X60_Y50_N25
\R1|Q5_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(14));

-- Location: LCCOMB_X60_Y50_N30
\R2|Q5_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[14]~feeder_combout\ = \R1|Q5_real\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(14),
	combout => \R2|Q5_real[14]~feeder_combout\);

-- Location: FF_X60_Y50_N31
\R2|Q5_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(14));

-- Location: IOIBUF_X27_Y0_N8
\I4_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(14),
	o => \I4_real[14]~input_o\);

-- Location: LCCOMB_X54_Y50_N26
\R1|Q4_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[14]~feeder_combout\ = \I4_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[14]~input_o\,
	combout => \R1|Q4_real[14]~feeder_combout\);

-- Location: FF_X54_Y50_N27
\R1|Q4_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(14));

-- Location: LCCOMB_X54_Y50_N30
\R2|Q4_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[14]~feeder_combout\ = \R1|Q4_real\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q4_real\(14),
	combout => \R2|Q4_real[14]~feeder_combout\);

-- Location: FF_X54_Y50_N31
\R2|Q4_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(14));

-- Location: LCCOMB_X53_Y49_N28
\R3|Q4_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[14]~44_combout\ = ((\R2|Q5_real\(14) $ (\R2|Q4_real\(14) $ (!\R3|Q4_real[13]~43\)))) # (GND)
-- \R3|Q4_real[14]~45\ = CARRY((\R2|Q5_real\(14) & ((\R2|Q4_real\(14)) # (!\R3|Q4_real[13]~43\))) # (!\R2|Q5_real\(14) & (\R2|Q4_real\(14) & !\R3|Q4_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(14),
	datab => \R2|Q4_real\(14),
	datad => VCC,
	cin => \R3|Q4_real[13]~43\,
	combout => \R3|Q4_real[14]~44_combout\,
	cout => \R3|Q4_real[14]~45\);

-- Location: FF_X53_Y49_N29
\R3|Q4_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(14));

-- Location: IOIBUF_X115_Y11_N8
\I6_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(14),
	o => \I6_real[14]~input_o\);

-- Location: LCCOMB_X61_Y50_N0
\R1|Q6_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[14]~feeder_combout\ = \I6_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[14]~input_o\,
	combout => \R1|Q6_real[14]~feeder_combout\);

-- Location: FF_X61_Y50_N1
\R1|Q6_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(14));

-- Location: FF_X61_Y50_N9
\R2|Q6_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R1|Q6_real\(14),
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(14));

-- Location: IOIBUF_X35_Y0_N22
\I7_real[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(14),
	o => \I7_real[14]~input_o\);

-- Location: LCCOMB_X59_Y50_N22
\R1|Q7_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[14]~feeder_combout\ = \I7_real[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_real[14]~input_o\,
	combout => \R1|Q7_real[14]~feeder_combout\);

-- Location: FF_X59_Y50_N23
\R1|Q7_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(14));

-- Location: LCCOMB_X59_Y50_N12
\R2|Q7_real[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[14]~feeder_combout\ = \R1|Q7_real\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q7_real\(14),
	combout => \R2|Q7_real[14]~feeder_combout\);

-- Location: FF_X59_Y50_N13
\R2|Q7_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(14));

-- Location: LCCOMB_X53_Y50_N28
\R3|Q6_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[14]~44_combout\ = ((\R2|Q6_real\(14) $ (\R2|Q7_real\(14) $ (!\R3|Q6_real[13]~43\)))) # (GND)
-- \R3|Q6_real[14]~45\ = CARRY((\R2|Q6_real\(14) & ((\R2|Q7_real\(14)) # (!\R3|Q6_real[13]~43\))) # (!\R2|Q6_real\(14) & (\R2|Q7_real\(14) & !\R3|Q6_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(14),
	datab => \R2|Q7_real\(14),
	datad => VCC,
	cin => \R3|Q6_real[13]~43\,
	combout => \R3|Q6_real[14]~44_combout\,
	cout => \R3|Q6_real[14]~45\);

-- Location: FF_X53_Y50_N29
\R3|Q6_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(14));

-- Location: LCCOMB_X54_Y48_N28
\R4|Q4_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[14]~44_combout\ = ((\R3|Q4_real\(14) $ (\R3|Q6_real\(14) $ (!\R4|Q4_real[13]~43\)))) # (GND)
-- \R4|Q4_real[14]~45\ = CARRY((\R3|Q4_real\(14) & ((\R3|Q6_real\(14)) # (!\R4|Q4_real[13]~43\))) # (!\R3|Q4_real\(14) & (\R3|Q6_real\(14) & !\R4|Q4_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(14),
	datab => \R3|Q6_real\(14),
	datad => VCC,
	cin => \R4|Q4_real[13]~43\,
	combout => \R4|Q4_real[14]~44_combout\,
	cout => \R4|Q4_real[14]~45\);

-- Location: FF_X54_Y48_N29
\R4|Q4_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(14));

-- Location: LCCOMB_X56_Y48_N28
\R5|Q0_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[14]~44_combout\ = ((\R4|Q0_real\(14) $ (\R4|Q4_real\(14) $ (!\R5|Q0_real[13]~43\)))) # (GND)
-- \R5|Q0_real[14]~45\ = CARRY((\R4|Q0_real\(14) & ((\R4|Q4_real\(14)) # (!\R5|Q0_real[13]~43\))) # (!\R4|Q0_real\(14) & (\R4|Q4_real\(14) & !\R5|Q0_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(14),
	datab => \R4|Q4_real\(14),
	datad => VCC,
	cin => \R5|Q0_real[13]~43\,
	combout => \R5|Q0_real[14]~44_combout\,
	cout => \R5|Q0_real[14]~45\);

-- Location: FF_X56_Y48_N29
\R5|Q0_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(14));

-- Location: LCCOMB_X55_Y48_N30
\OUT_COV|O0_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[11]~11_combout\ = (\INV~input_o\ & (\R5|Q0_real\(14))) # (!\INV~input_o\ & ((\R5|Q0_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_real\(14),
	datac => \INV~input_o\,
	datad => \R5|Q0_real\(11),
	combout => \OUT_COV|O0_real[11]~11_combout\);

-- Location: FF_X55_Y48_N31
\R6|Q0_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(11));

-- Location: IOIBUF_X49_Y0_N22
\I6_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_real(15),
	o => \I6_real[15]~input_o\);

-- Location: LCCOMB_X52_Y50_N8
\R1|Q6_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_real[15]~feeder_combout\ = \I6_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_real[15]~input_o\,
	combout => \R1|Q6_real[15]~feeder_combout\);

-- Location: FF_X52_Y50_N9
\R1|Q6_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_real\(15));

-- Location: LCCOMB_X52_Y50_N22
\R2|Q6_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_real[15]~feeder_combout\ = \R1|Q6_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q6_real\(15),
	combout => \R2|Q6_real[15]~feeder_combout\);

-- Location: FF_X52_Y50_N23
\R2|Q6_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_real\(15));

-- Location: IOIBUF_X23_Y73_N15
\I7_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_real(15),
	o => \I7_real[15]~input_o\);

-- Location: LCCOMB_X52_Y50_N10
\R1|Q7_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_real[15]~feeder_combout\ = \I7_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_real[15]~input_o\,
	combout => \R1|Q7_real[15]~feeder_combout\);

-- Location: FF_X52_Y50_N11
\R1|Q7_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_real\(15));

-- Location: LCCOMB_X52_Y50_N20
\R2|Q7_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_real[15]~feeder_combout\ = \R1|Q7_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q7_real\(15),
	combout => \R2|Q7_real[15]~feeder_combout\);

-- Location: FF_X52_Y50_N21
\R2|Q7_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_real\(15));

-- Location: LCCOMB_X53_Y50_N30
\R3|Q6_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_real[15]~46_combout\ = \R2|Q6_real\(15) $ (\R2|Q7_real\(15) $ (\R3|Q6_real[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(15),
	datab => \R2|Q7_real\(15),
	cin => \R3|Q6_real[14]~45\,
	combout => \R3|Q6_real[15]~46_combout\);

-- Location: FF_X53_Y50_N31
\R3|Q6_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_real\(15));

-- Location: IOIBUF_X0_Y54_N8
\I4_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_real(15),
	o => \I4_real[15]~input_o\);

-- Location: LCCOMB_X54_Y50_N10
\R1|Q4_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_real[15]~feeder_combout\ = \I4_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_real[15]~input_o\,
	combout => \R1|Q4_real[15]~feeder_combout\);

-- Location: FF_X54_Y50_N11
\R1|Q4_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_real\(15));

-- Location: LCCOMB_X54_Y50_N22
\R2|Q4_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_real[15]~feeder_combout\ = \R1|Q4_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q4_real\(15),
	combout => \R2|Q4_real[15]~feeder_combout\);

-- Location: FF_X54_Y50_N23
\R2|Q4_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_real\(15));

-- Location: IOIBUF_X0_Y35_N8
\I5_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_real(15),
	o => \I5_real[15]~input_o\);

-- Location: LCCOMB_X54_Y50_N12
\R1|Q5_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_real[15]~feeder_combout\ = \I5_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_real[15]~input_o\,
	combout => \R1|Q5_real[15]~feeder_combout\);

-- Location: FF_X54_Y50_N13
\R1|Q5_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_real\(15));

-- Location: LCCOMB_X54_Y50_N8
\R2|Q5_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_real[15]~feeder_combout\ = \R1|Q5_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q5_real\(15),
	combout => \R2|Q5_real[15]~feeder_combout\);

-- Location: FF_X54_Y50_N9
\R2|Q5_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_real\(15));

-- Location: LCCOMB_X53_Y49_N30
\R3|Q4_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_real[15]~46_combout\ = \R2|Q4_real\(15) $ (\R3|Q4_real[14]~45\ $ (\R2|Q5_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(15),
	datad => \R2|Q5_real\(15),
	cin => \R3|Q4_real[14]~45\,
	combout => \R3|Q4_real[15]~46_combout\);

-- Location: FF_X53_Y49_N31
\R3|Q4_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_real\(15));

-- Location: LCCOMB_X54_Y48_N30
\R4|Q4_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_real[15]~46_combout\ = \R3|Q6_real\(15) $ (\R4|Q4_real[14]~45\ $ (\R3|Q4_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(15),
	datad => \R3|Q4_real\(15),
	cin => \R4|Q4_real[14]~45\,
	combout => \R4|Q4_real[15]~46_combout\);

-- Location: FF_X54_Y48_N31
\R4|Q4_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_real\(15));

-- Location: IOIBUF_X0_Y45_N22
\I1_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_real(15),
	o => \I1_real[15]~input_o\);

-- Location: LCCOMB_X47_Y49_N26
\R1|Q1_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_real[15]~feeder_combout\ = \I1_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_real[15]~input_o\,
	combout => \R1|Q1_real[15]~feeder_combout\);

-- Location: FF_X47_Y49_N27
\R1|Q1_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_real\(15));

-- Location: LCCOMB_X55_Y49_N18
\R2|Q1_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_real[15]~feeder_combout\ = \R1|Q1_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q1_real\(15),
	combout => \R2|Q1_real[15]~feeder_combout\);

-- Location: FF_X55_Y49_N19
\R2|Q1_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_real\(15));

-- Location: IOIBUF_X0_Y65_N15
\I0_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_real(15),
	o => \I0_real[15]~input_o\);

-- Location: LCCOMB_X52_Y49_N22
\R1|Q0_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_real[15]~feeder_combout\ = \I0_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_real[15]~input_o\,
	combout => \R1|Q0_real[15]~feeder_combout\);

-- Location: FF_X52_Y49_N23
\R1|Q0_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_real\(15));

-- Location: LCCOMB_X52_Y49_N6
\R2|Q0_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_real[15]~feeder_combout\ = \R1|Q0_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q0_real\(15),
	combout => \R2|Q0_real[15]~feeder_combout\);

-- Location: FF_X52_Y49_N7
\R2|Q0_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_real\(15));

-- Location: LCCOMB_X58_Y49_N30
\R3|Q0_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_real[15]~46_combout\ = \R2|Q1_real\(15) $ (\R2|Q0_real\(15) $ (\R3|Q0_real[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(15),
	datab => \R2|Q0_real\(15),
	cin => \R3|Q0_real[14]~45\,
	combout => \R3|Q0_real[15]~46_combout\);

-- Location: FF_X58_Y49_N31
\R3|Q0_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_real\(15));

-- Location: IOIBUF_X0_Y45_N15
\I2_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_real(15),
	o => \I2_real[15]~input_o\);

-- Location: LCCOMB_X49_Y49_N10
\R1|Q2_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_real[15]~feeder_combout\ = \I2_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_real[15]~input_o\,
	combout => \R1|Q2_real[15]~feeder_combout\);

-- Location: FF_X49_Y49_N11
\R1|Q2_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_real\(15));

-- Location: LCCOMB_X57_Y49_N24
\R2|Q2_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_real[15]~feeder_combout\ = \R1|Q2_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q2_real\(15),
	combout => \R2|Q2_real[15]~feeder_combout\);

-- Location: FF_X57_Y49_N25
\R2|Q2_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_real\(15));

-- Location: IOIBUF_X16_Y0_N22
\I3_real[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_real(15),
	o => \I3_real[15]~input_o\);

-- Location: LCCOMB_X60_Y50_N2
\R1|Q3_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_real[15]~feeder_combout\ = \I3_real[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_real[15]~input_o\,
	combout => \R1|Q3_real[15]~feeder_combout\);

-- Location: FF_X60_Y50_N3
\R1|Q3_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_real\(15));

-- Location: LCCOMB_X60_Y50_N20
\R2|Q3_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_real[15]~feeder_combout\ = \R1|Q3_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R1|Q3_real\(15),
	combout => \R2|Q3_real[15]~feeder_combout\);

-- Location: FF_X60_Y50_N21
\R2|Q3_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_real\(15));

-- Location: LCCOMB_X58_Y48_N30
\R3|Q2_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_real[15]~46_combout\ = \R2|Q2_real\(15) $ (\R3|Q2_real[14]~45\ $ (\R2|Q3_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(15),
	datad => \R2|Q3_real\(15),
	cin => \R3|Q2_real[14]~45\,
	combout => \R3|Q2_real[15]~46_combout\);

-- Location: FF_X58_Y48_N31
\R3|Q2_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_real\(15));

-- Location: LCCOMB_X57_Y48_N30
\R4|Q0_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_real[15]~46_combout\ = \R3|Q0_real\(15) $ (\R4|Q0_real[14]~45\ $ (\R3|Q2_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q0_real\(15),
	datad => \R3|Q2_real\(15),
	cin => \R4|Q0_real[14]~45\,
	combout => \R4|Q0_real[15]~46_combout\);

-- Location: FF_X57_Y48_N31
\R4|Q0_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_real\(15));

-- Location: LCCOMB_X56_Y48_N30
\R5|Q0_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_real[15]~46_combout\ = \R4|Q4_real\(15) $ (\R5|Q0_real[14]~45\ $ (\R4|Q0_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q4_real\(15),
	datad => \R4|Q0_real\(15),
	cin => \R5|Q0_real[14]~45\,
	combout => \R5|Q0_real[15]~46_combout\);

-- Location: FF_X56_Y48_N31
\R5|Q0_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_real\(15));

-- Location: LCCOMB_X55_Y48_N4
\OUT_COV|O0_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[12]~12_combout\ = (\INV~input_o\ & (\R5|Q0_real\(15))) # (!\INV~input_o\ & ((\R5|Q0_real\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(15),
	datad => \R5|Q0_real\(12),
	combout => \OUT_COV|O0_real[12]~12_combout\);

-- Location: FF_X55_Y48_N5
\R6|Q0_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(12));

-- Location: LCCOMB_X55_Y48_N6
\OUT_COV|O0_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[13]~13_combout\ = (\INV~input_o\ & (\R5|Q0_real\(15))) # (!\INV~input_o\ & ((\R5|Q0_real\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(15),
	datad => \R5|Q0_real\(13),
	combout => \OUT_COV|O0_real[13]~13_combout\);

-- Location: FF_X55_Y48_N7
\R6|Q0_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(13));

-- Location: LCCOMB_X55_Y48_N12
\OUT_COV|O0_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_real[14]~14_combout\ = (\INV~input_o\ & (\R5|Q0_real\(15))) # (!\INV~input_o\ & ((\R5|Q0_real\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_real\(15),
	datad => \R5|Q0_real\(14),
	combout => \OUT_COV|O0_real[14]~14_combout\);

-- Location: FF_X55_Y48_N13
\R6|Q0_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(14));

-- Location: LCCOMB_X55_Y48_N26
\R6|Q0_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q0_real[15]~feeder_combout\ = \R5|Q0_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R5|Q0_real\(15),
	combout => \R6|Q0_real[15]~feeder_combout\);

-- Location: FF_X55_Y48_N27
\R6|Q0_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q0_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_real\(15));

-- Location: LCCOMB_X59_Y48_N0
\R3|Q3_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[0]~16_combout\ = (\R2|Q3_real\(0) & (\R2|Q2_real\(0) $ (VCC))) # (!\R2|Q3_real\(0) & ((\R2|Q2_real\(0)) # (GND)))
-- \R3|Q3_real[0]~17\ = CARRY((\R2|Q2_real\(0)) # (!\R2|Q3_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(0),
	datab => \R2|Q2_real\(0),
	datad => VCC,
	combout => \R3|Q3_real[0]~16_combout\,
	cout => \R3|Q3_real[0]~17\);

-- Location: FF_X60_Y48_N25
\R3|Q3_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R3|Q3_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(0));

-- Location: LCCOMB_X59_Y49_N0
\R3|Q1_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[0]~16_combout\ = (\R2|Q1_real\(0) & (\R2|Q0_real\(0) $ (VCC))) # (!\R2|Q1_real\(0) & ((\R2|Q0_real\(0)) # (GND)))
-- \R3|Q1_real[0]~17\ = CARRY((\R2|Q0_real\(0)) # (!\R2|Q1_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(0),
	datab => \R2|Q0_real\(0),
	datad => VCC,
	combout => \R3|Q1_real[0]~16_combout\,
	cout => \R3|Q1_real[0]~17\);

-- Location: FF_X59_Y49_N1
\R3|Q1_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(0));

-- Location: LCCOMB_X62_Y48_N0
\R4|Q1_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[0]~16_combout\ = (\R3|Q3_real\(0) & (\R3|Q1_real\(0) $ (VCC))) # (!\R3|Q3_real\(0) & (\R3|Q1_real\(0) & VCC))
-- \R4|Q1_real[0]~17\ = CARRY((\R3|Q3_real\(0) & \R3|Q1_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(0),
	datab => \R3|Q1_real\(0),
	datad => VCC,
	combout => \R4|Q1_real[0]~16_combout\,
	cout => \R4|Q1_real[0]~17\);

-- Location: FF_X62_Y48_N1
\R4|Q1_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(0));

-- Location: IOIBUF_X0_Y51_N15
\I7_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(0),
	o => \I7_imag[0]~input_o\);

-- Location: FF_X75_Y51_N17
\R1|Q7_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I7_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(0));

-- Location: LCCOMB_X75_Y51_N16
\IN_COV|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add7~0_combout\ = \R1|Q7_imag\(0) $ (\INV~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q7_imag\(0),
	datad => \INV~input_o\,
	combout => \IN_COV|Add7~0_combout\);

-- Location: LCCOMB_X76_Y51_N0
\R2|Q7_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[0]~16_combout\ = (\IN_COV|Add7~0_combout\ & (\INV~input_o\ $ (VCC))) # (!\IN_COV|Add7~0_combout\ & (\INV~input_o\ & VCC))
-- \R2|Q7_imag[0]~17\ = CARRY((\IN_COV|Add7~0_combout\ & \INV~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IN_COV|Add7~0_combout\,
	datab => \INV~input_o\,
	datad => VCC,
	combout => \R2|Q7_imag[0]~16_combout\,
	cout => \R2|Q7_imag[0]~17\);

-- Location: FF_X76_Y51_N1
\R2|Q7_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(0));

-- Location: IOIBUF_X83_Y0_N8
\I6_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(0),
	o => \I6_imag[0]~input_o\);

-- Location: FF_X75_Y51_N7
\R1|Q6_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I6_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(0));

-- Location: LCCOMB_X75_Y51_N6
\IN_COV|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add6~0_combout\ = \R1|Q6_imag\(0) $ (\INV~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q6_imag\(0),
	datad => \INV~input_o\,
	combout => \IN_COV|Add6~0_combout\);

-- Location: LCCOMB_X74_Y51_N0
\R2|Q6_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[0]~16_combout\ = (\IN_COV|Add6~0_combout\ & (\INV~input_o\ $ (VCC))) # (!\IN_COV|Add6~0_combout\ & (\INV~input_o\ & VCC))
-- \R2|Q6_imag[0]~17\ = CARRY((\IN_COV|Add6~0_combout\ & \INV~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IN_COV|Add6~0_combout\,
	datab => \INV~input_o\,
	datad => VCC,
	combout => \R2|Q6_imag[0]~16_combout\,
	cout => \R2|Q6_imag[0]~17\);

-- Location: FF_X74_Y51_N1
\R2|Q6_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(0));

-- Location: LCCOMB_X73_Y53_N0
\R3|Q7_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[0]~16_combout\ = (\R2|Q7_imag\(0) & (\R2|Q6_imag\(0) $ (VCC))) # (!\R2|Q7_imag\(0) & ((\R2|Q6_imag\(0)) # (GND)))
-- \R3|Q7_imag[0]~17\ = CARRY((\R2|Q6_imag\(0)) # (!\R2|Q7_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(0),
	datab => \R2|Q6_imag\(0),
	datad => VCC,
	combout => \R3|Q7_imag[0]~16_combout\,
	cout => \R3|Q7_imag[0]~17\);

-- Location: FF_X74_Y53_N21
\R3|Q7_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R3|Q7_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(0));

-- Location: IOIBUF_X115_Y31_N8
\I5_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(0),
	o => \I5_imag[0]~input_o\);

-- Location: FF_X81_Y50_N25
\R1|Q5_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I5_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(0));

-- Location: LCCOMB_X81_Y50_N24
\IN_COV|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add5~0_combout\ = \R1|Q5_imag\(0) $ (\INV~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q5_imag\(0),
	datad => \INV~input_o\,
	combout => \IN_COV|Add5~0_combout\);

-- Location: LCCOMB_X76_Y50_N0
\R2|Q5_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[0]~16_combout\ = (\IN_COV|Add5~0_combout\ & (\INV~input_o\ $ (VCC))) # (!\IN_COV|Add5~0_combout\ & (\INV~input_o\ & VCC))
-- \R2|Q5_imag[0]~17\ = CARRY((\IN_COV|Add5~0_combout\ & \INV~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IN_COV|Add5~0_combout\,
	datab => \INV~input_o\,
	datad => VCC,
	combout => \R2|Q5_imag[0]~16_combout\,
	cout => \R2|Q5_imag[0]~17\);

-- Location: FF_X76_Y50_N1
\R2|Q5_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(0));

-- Location: IOIBUF_X107_Y0_N1
\I4_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(0),
	o => \I4_imag[0]~input_o\);

-- Location: FF_X81_Y50_N3
\R1|Q4_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I4_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(0));

-- Location: LCCOMB_X81_Y50_N2
\IN_COV|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add4~0_combout\ = \R1|Q4_imag\(0) $ (\INV~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q4_imag\(0),
	datad => \INV~input_o\,
	combout => \IN_COV|Add4~0_combout\);

-- Location: LCCOMB_X77_Y50_N0
\R2|Q4_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[0]~16_combout\ = (\IN_COV|Add4~0_combout\ & (\INV~input_o\ $ (VCC))) # (!\IN_COV|Add4~0_combout\ & (\INV~input_o\ & VCC))
-- \R2|Q4_imag[0]~17\ = CARRY((\IN_COV|Add4~0_combout\ & \INV~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IN_COV|Add4~0_combout\,
	datab => \INV~input_o\,
	datad => VCC,
	combout => \R2|Q4_imag[0]~16_combout\,
	cout => \R2|Q4_imag[0]~17\);

-- Location: FF_X77_Y50_N1
\R2|Q4_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(0));

-- Location: LCCOMB_X75_Y50_N0
\R3|Q5_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[0]~16_combout\ = (\R2|Q5_imag\(0) & (\R2|Q4_imag\(0) $ (VCC))) # (!\R2|Q5_imag\(0) & ((\R2|Q4_imag\(0)) # (GND)))
-- \R3|Q5_imag[0]~17\ = CARRY((\R2|Q4_imag\(0)) # (!\R2|Q5_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(0),
	datab => \R2|Q4_imag\(0),
	datad => VCC,
	combout => \R3|Q5_imag[0]~16_combout\,
	cout => \R3|Q5_imag[0]~17\);

-- Location: FF_X75_Y50_N1
\R3|Q5_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(0));

-- Location: LCCOMB_X74_Y54_N0
\R4|Q5_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[0]~16_combout\ = (\R3|Q7_imag\(0) & (\R3|Q5_imag\(0) $ (VCC))) # (!\R3|Q7_imag\(0) & (\R3|Q5_imag\(0) & VCC))
-- \R4|Q5_imag[0]~17\ = CARRY((\R3|Q7_imag\(0) & \R3|Q5_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(0),
	datab => \R3|Q5_imag\(0),
	datad => VCC,
	combout => \R4|Q5_imag[0]~16_combout\,
	cout => \R4|Q5_imag[0]~17\);

-- Location: LCCOMB_X77_Y54_N4
\R4|Q5_imag[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[0]~feeder_combout\ = \R4|Q5_imag[0]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R4|Q5_imag[0]~16_combout\,
	combout => \R4|Q5_imag[0]~feeder_combout\);

-- Location: FF_X77_Y54_N5
\R4|Q5_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(0));

-- Location: LCCOMB_X82_Y54_N0
\R5|Q1_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[0]~16_combout\ = (\R4|Q1_real\(0) & (\R4|Q5_imag\(0) $ (VCC))) # (!\R4|Q1_real\(0) & (\R4|Q5_imag\(0) & VCC))
-- \R5|Q1_real[0]~17\ = CARRY((\R4|Q1_real\(0) & \R4|Q5_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(0),
	datab => \R4|Q5_imag\(0),
	datad => VCC,
	combout => \R5|Q1_real[0]~16_combout\,
	cout => \R5|Q1_real[0]~17\);

-- Location: FF_X82_Y54_N1
\R5|Q1_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(0));

-- Location: IOIBUF_X105_Y73_N1
\I7_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(1),
	o => \I7_imag[1]~input_o\);

-- Location: LCCOMB_X77_Y51_N6
\R1|Q7_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[1]~feeder_combout\ = \I7_imag[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[1]~input_o\,
	combout => \R1|Q7_imag[1]~feeder_combout\);

-- Location: FF_X77_Y51_N7
\R1|Q7_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(1));

-- Location: LCCOMB_X76_Y51_N2
\R2|Q7_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[1]~18_combout\ = (\R2|Q7_imag[0]~17\ & (\R1|Q7_imag\(1) $ ((!\INV~input_o\)))) # (!\R2|Q7_imag[0]~17\ & ((\R1|Q7_imag\(1) $ (\INV~input_o\)) # (GND)))
-- \R2|Q7_imag[1]~19\ = CARRY((\R1|Q7_imag\(1) $ (!\INV~input_o\)) # (!\R2|Q7_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q7_imag\(1),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q7_imag[0]~17\,
	combout => \R2|Q7_imag[1]~18_combout\,
	cout => \R2|Q7_imag[1]~19\);

-- Location: FF_X76_Y51_N3
\R2|Q7_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(1));

-- Location: IOIBUF_X115_Y19_N1
\I6_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(1),
	o => \I6_imag[1]~input_o\);

-- Location: LCCOMB_X81_Y51_N4
\R1|Q6_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[1]~feeder_combout\ = \I6_imag[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I6_imag[1]~input_o\,
	combout => \R1|Q6_imag[1]~feeder_combout\);

-- Location: FF_X81_Y51_N5
\R1|Q6_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(1));

-- Location: LCCOMB_X74_Y51_N2
\R2|Q6_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[1]~18_combout\ = (\R2|Q6_imag[0]~17\ & (\INV~input_o\ $ ((!\R1|Q6_imag\(1))))) # (!\R2|Q6_imag[0]~17\ & ((\INV~input_o\ $ (\R1|Q6_imag\(1))) # (GND)))
-- \R2|Q6_imag[1]~19\ = CARRY((\INV~input_o\ $ (!\R1|Q6_imag\(1))) # (!\R2|Q6_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q6_imag\(1),
	datad => VCC,
	cin => \R2|Q6_imag[0]~17\,
	combout => \R2|Q6_imag[1]~18_combout\,
	cout => \R2|Q6_imag[1]~19\);

-- Location: FF_X74_Y51_N3
\R2|Q6_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(1));

-- Location: LCCOMB_X73_Y53_N2
\R3|Q7_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[1]~18_combout\ = (\R2|Q7_imag\(1) & ((\R2|Q6_imag\(1) & (!\R3|Q7_imag[0]~17\)) # (!\R2|Q6_imag\(1) & ((\R3|Q7_imag[0]~17\) # (GND))))) # (!\R2|Q7_imag\(1) & ((\R2|Q6_imag\(1) & (\R3|Q7_imag[0]~17\ & VCC)) # (!\R2|Q6_imag\(1) & 
-- (!\R3|Q7_imag[0]~17\))))
-- \R3|Q7_imag[1]~19\ = CARRY((\R2|Q7_imag\(1) & ((!\R3|Q7_imag[0]~17\) # (!\R2|Q6_imag\(1)))) # (!\R2|Q7_imag\(1) & (!\R2|Q6_imag\(1) & !\R3|Q7_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(1),
	datab => \R2|Q6_imag\(1),
	datad => VCC,
	cin => \R3|Q7_imag[0]~17\,
	combout => \R3|Q7_imag[1]~18_combout\,
	cout => \R3|Q7_imag[1]~19\);

-- Location: FF_X73_Y53_N3
\R3|Q7_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(1));

-- Location: IOIBUF_X100_Y0_N1
\I7_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(2),
	o => \I7_imag[2]~input_o\);

-- Location: LCCOMB_X77_Y51_N28
\R1|Q7_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[2]~feeder_combout\ = \I7_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[2]~input_o\,
	combout => \R1|Q7_imag[2]~feeder_combout\);

-- Location: FF_X77_Y51_N29
\R1|Q7_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(2));

-- Location: LCCOMB_X76_Y51_N4
\R2|Q7_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[2]~20_combout\ = (\R2|Q7_imag[1]~19\ & ((\INV~input_o\ $ (\R1|Q7_imag\(2))))) # (!\R2|Q7_imag[1]~19\ & (\INV~input_o\ $ (\R1|Q7_imag\(2) $ (VCC))))
-- \R2|Q7_imag[2]~21\ = CARRY((!\R2|Q7_imag[1]~19\ & (\INV~input_o\ $ (\R1|Q7_imag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q7_imag\(2),
	datad => VCC,
	cin => \R2|Q7_imag[1]~19\,
	combout => \R2|Q7_imag[2]~20_combout\,
	cout => \R2|Q7_imag[2]~21\);

-- Location: FF_X76_Y51_N5
\R2|Q7_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(2));

-- Location: IOIBUF_X79_Y0_N8
\I6_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(2),
	o => \I6_imag[2]~input_o\);

-- Location: LCCOMB_X75_Y51_N20
\R1|Q6_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[2]~feeder_combout\ = \I6_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[2]~input_o\,
	combout => \R1|Q6_imag[2]~feeder_combout\);

-- Location: FF_X75_Y51_N21
\R1|Q6_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(2));

-- Location: LCCOMB_X74_Y51_N4
\R2|Q6_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[2]~20_combout\ = (\R2|Q6_imag[1]~19\ & ((\R1|Q6_imag\(2) $ (\INV~input_o\)))) # (!\R2|Q6_imag[1]~19\ & (\R1|Q6_imag\(2) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q6_imag[2]~21\ = CARRY((!\R2|Q6_imag[1]~19\ & (\R1|Q6_imag\(2) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q6_imag\(2),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q6_imag[1]~19\,
	combout => \R2|Q6_imag[2]~20_combout\,
	cout => \R2|Q6_imag[2]~21\);

-- Location: FF_X74_Y51_N5
\R2|Q6_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(2));

-- Location: LCCOMB_X73_Y53_N4
\R3|Q7_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[2]~20_combout\ = ((\R2|Q7_imag\(2) $ (\R2|Q6_imag\(2) $ (\R3|Q7_imag[1]~19\)))) # (GND)
-- \R3|Q7_imag[2]~21\ = CARRY((\R2|Q7_imag\(2) & (\R2|Q6_imag\(2) & !\R3|Q7_imag[1]~19\)) # (!\R2|Q7_imag\(2) & ((\R2|Q6_imag\(2)) # (!\R3|Q7_imag[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(2),
	datab => \R2|Q6_imag\(2),
	datad => VCC,
	cin => \R3|Q7_imag[1]~19\,
	combout => \R3|Q7_imag[2]~20_combout\,
	cout => \R3|Q7_imag[2]~21\);

-- Location: FF_X73_Y53_N5
\R3|Q7_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(2));

-- Location: IOIBUF_X115_Y63_N1
\I6_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(3),
	o => \I6_imag[3]~input_o\);

-- Location: LCCOMB_X79_Y51_N16
\R1|Q6_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[3]~feeder_combout\ = \I6_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[3]~input_o\,
	combout => \R1|Q6_imag[3]~feeder_combout\);

-- Location: FF_X79_Y51_N17
\R1|Q6_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(3));

-- Location: LCCOMB_X74_Y51_N6
\R2|Q6_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[3]~22_combout\ = (\R2|Q6_imag[2]~21\ & (\INV~input_o\ $ ((!\R1|Q6_imag\(3))))) # (!\R2|Q6_imag[2]~21\ & ((\INV~input_o\ $ (\R1|Q6_imag\(3))) # (GND)))
-- \R2|Q6_imag[3]~23\ = CARRY((\INV~input_o\ $ (!\R1|Q6_imag\(3))) # (!\R2|Q6_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q6_imag\(3),
	datad => VCC,
	cin => \R2|Q6_imag[2]~21\,
	combout => \R2|Q6_imag[3]~22_combout\,
	cout => \R2|Q6_imag[3]~23\);

-- Location: FF_X74_Y51_N7
\R2|Q6_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(3));

-- Location: IOIBUF_X115_Y21_N15
\I7_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(3),
	o => \I7_imag[3]~input_o\);

-- Location: LCCOMB_X77_Y51_N0
\R1|Q7_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[3]~feeder_combout\ = \I7_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[3]~input_o\,
	combout => \R1|Q7_imag[3]~feeder_combout\);

-- Location: FF_X77_Y51_N1
\R1|Q7_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(3));

-- Location: LCCOMB_X76_Y51_N6
\R2|Q7_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[3]~22_combout\ = (\R2|Q7_imag[2]~21\ & (\INV~input_o\ $ ((!\R1|Q7_imag\(3))))) # (!\R2|Q7_imag[2]~21\ & ((\INV~input_o\ $ (\R1|Q7_imag\(3))) # (GND)))
-- \R2|Q7_imag[3]~23\ = CARRY((\INV~input_o\ $ (!\R1|Q7_imag\(3))) # (!\R2|Q7_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q7_imag\(3),
	datad => VCC,
	cin => \R2|Q7_imag[2]~21\,
	combout => \R2|Q7_imag[3]~22_combout\,
	cout => \R2|Q7_imag[3]~23\);

-- Location: FF_X76_Y51_N7
\R2|Q7_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(3));

-- Location: LCCOMB_X73_Y53_N6
\R3|Q7_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[3]~22_combout\ = (\R2|Q6_imag\(3) & ((\R2|Q7_imag\(3) & (!\R3|Q7_imag[2]~21\)) # (!\R2|Q7_imag\(3) & (\R3|Q7_imag[2]~21\ & VCC)))) # (!\R2|Q6_imag\(3) & ((\R2|Q7_imag\(3) & ((\R3|Q7_imag[2]~21\) # (GND))) # (!\R2|Q7_imag\(3) & 
-- (!\R3|Q7_imag[2]~21\))))
-- \R3|Q7_imag[3]~23\ = CARRY((\R2|Q6_imag\(3) & (\R2|Q7_imag\(3) & !\R3|Q7_imag[2]~21\)) # (!\R2|Q6_imag\(3) & ((\R2|Q7_imag\(3)) # (!\R3|Q7_imag[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(3),
	datab => \R2|Q7_imag\(3),
	datad => VCC,
	cin => \R3|Q7_imag[2]~21\,
	combout => \R3|Q7_imag[3]~22_combout\,
	cout => \R3|Q7_imag[3]~23\);

-- Location: FF_X73_Y53_N7
\R3|Q7_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(3));

-- Location: LCCOMB_X74_Y53_N22
\L2|b4|u1|Mult3|mult_core|romout[0][16]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ = \R3|Q7_imag\(1) $ (\R3|Q7_imag\(3) $ (((!\R3|Q7_imag\(2) & \R3|Q7_imag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(1),
	datab => \R3|Q7_imag\(2),
	datac => \R3|Q7_imag\(3),
	datad => \R3|Q7_imag\(0),
	combout => \L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\);

-- Location: IOIBUF_X115_Y8_N15
\I5_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(3),
	o => \I5_imag[3]~input_o\);

-- Location: LCCOMB_X83_Y50_N22
\R1|Q5_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[3]~feeder_combout\ = \I5_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I5_imag[3]~input_o\,
	combout => \R1|Q5_imag[3]~feeder_combout\);

-- Location: FF_X83_Y50_N23
\R1|Q5_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(3));

-- Location: IOIBUF_X89_Y0_N1
\I5_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(2),
	o => \I5_imag[2]~input_o\);

-- Location: LCCOMB_X83_Y50_N30
\R1|Q5_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[2]~feeder_combout\ = \I5_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[2]~input_o\,
	combout => \R1|Q5_imag[2]~feeder_combout\);

-- Location: FF_X83_Y50_N31
\R1|Q5_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(2));

-- Location: IOIBUF_X111_Y0_N8
\I5_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(1),
	o => \I5_imag[1]~input_o\);

-- Location: LCCOMB_X83_Y50_N28
\R1|Q5_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[1]~feeder_combout\ = \I5_imag[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[1]~input_o\,
	combout => \R1|Q5_imag[1]~feeder_combout\);

-- Location: FF_X83_Y50_N29
\R1|Q5_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(1));

-- Location: LCCOMB_X76_Y50_N2
\R2|Q5_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[1]~18_combout\ = (\R2|Q5_imag[0]~17\ & (\INV~input_o\ $ ((!\R1|Q5_imag\(1))))) # (!\R2|Q5_imag[0]~17\ & ((\INV~input_o\ $ (\R1|Q5_imag\(1))) # (GND)))
-- \R2|Q5_imag[1]~19\ = CARRY((\INV~input_o\ $ (!\R1|Q5_imag\(1))) # (!\R2|Q5_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(1),
	datad => VCC,
	cin => \R2|Q5_imag[0]~17\,
	combout => \R2|Q5_imag[1]~18_combout\,
	cout => \R2|Q5_imag[1]~19\);

-- Location: LCCOMB_X76_Y50_N4
\R2|Q5_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[2]~20_combout\ = (\R2|Q5_imag[1]~19\ & ((\INV~input_o\ $ (\R1|Q5_imag\(2))))) # (!\R2|Q5_imag[1]~19\ & (\INV~input_o\ $ (\R1|Q5_imag\(2) $ (VCC))))
-- \R2|Q5_imag[2]~21\ = CARRY((!\R2|Q5_imag[1]~19\ & (\INV~input_o\ $ (\R1|Q5_imag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(2),
	datad => VCC,
	cin => \R2|Q5_imag[1]~19\,
	combout => \R2|Q5_imag[2]~20_combout\,
	cout => \R2|Q5_imag[2]~21\);

-- Location: LCCOMB_X76_Y50_N6
\R2|Q5_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[3]~22_combout\ = (\R2|Q5_imag[2]~21\ & (\INV~input_o\ $ ((!\R1|Q5_imag\(3))))) # (!\R2|Q5_imag[2]~21\ & ((\INV~input_o\ $ (\R1|Q5_imag\(3))) # (GND)))
-- \R2|Q5_imag[3]~23\ = CARRY((\INV~input_o\ $ (!\R1|Q5_imag\(3))) # (!\R2|Q5_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(3),
	datad => VCC,
	cin => \R2|Q5_imag[2]~21\,
	combout => \R2|Q5_imag[3]~22_combout\,
	cout => \R2|Q5_imag[3]~23\);

-- Location: FF_X76_Y50_N7
\R2|Q5_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(3));

-- Location: IOIBUF_X115_Y18_N1
\I4_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(3),
	o => \I4_imag[3]~input_o\);

-- Location: LCCOMB_X83_Y50_N4
\R1|Q4_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[3]~feeder_combout\ = \I4_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[3]~input_o\,
	combout => \R1|Q4_imag[3]~feeder_combout\);

-- Location: FF_X83_Y50_N5
\R1|Q4_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(3));

-- Location: IOIBUF_X115_Y9_N22
\I4_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(2),
	o => \I4_imag[2]~input_o\);

-- Location: LCCOMB_X81_Y50_N16
\R1|Q4_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[2]~feeder_combout\ = \I4_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[2]~input_o\,
	combout => \R1|Q4_imag[2]~feeder_combout\);

-- Location: FF_X81_Y50_N17
\R1|Q4_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(2));

-- Location: IOIBUF_X113_Y0_N1
\I4_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(1),
	o => \I4_imag[1]~input_o\);

-- Location: LCCOMB_X81_Y50_N14
\R1|Q4_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[1]~feeder_combout\ = \I4_imag[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_imag[1]~input_o\,
	combout => \R1|Q4_imag[1]~feeder_combout\);

-- Location: FF_X81_Y50_N15
\R1|Q4_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(1));

-- Location: LCCOMB_X77_Y50_N2
\R2|Q4_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[1]~18_combout\ = (\R2|Q4_imag[0]~17\ & (\R1|Q4_imag\(1) $ ((!\INV~input_o\)))) # (!\R2|Q4_imag[0]~17\ & ((\R1|Q4_imag\(1) $ (\INV~input_o\)) # (GND)))
-- \R2|Q4_imag[1]~19\ = CARRY((\R1|Q4_imag\(1) $ (!\INV~input_o\)) # (!\R2|Q4_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q4_imag\(1),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q4_imag[0]~17\,
	combout => \R2|Q4_imag[1]~18_combout\,
	cout => \R2|Q4_imag[1]~19\);

-- Location: LCCOMB_X77_Y50_N4
\R2|Q4_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[2]~20_combout\ = (\R2|Q4_imag[1]~19\ & ((\R1|Q4_imag\(2) $ (\INV~input_o\)))) # (!\R2|Q4_imag[1]~19\ & (\R1|Q4_imag\(2) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q4_imag[2]~21\ = CARRY((!\R2|Q4_imag[1]~19\ & (\R1|Q4_imag\(2) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q4_imag\(2),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q4_imag[1]~19\,
	combout => \R2|Q4_imag[2]~20_combout\,
	cout => \R2|Q4_imag[2]~21\);

-- Location: LCCOMB_X77_Y50_N6
\R2|Q4_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[3]~22_combout\ = (\R2|Q4_imag[2]~21\ & (\INV~input_o\ $ ((!\R1|Q4_imag\(3))))) # (!\R2|Q4_imag[2]~21\ & ((\INV~input_o\ $ (\R1|Q4_imag\(3))) # (GND)))
-- \R2|Q4_imag[3]~23\ = CARRY((\INV~input_o\ $ (!\R1|Q4_imag\(3))) # (!\R2|Q4_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q4_imag\(3),
	datad => VCC,
	cin => \R2|Q4_imag[2]~21\,
	combout => \R2|Q4_imag[3]~22_combout\,
	cout => \R2|Q4_imag[3]~23\);

-- Location: FF_X77_Y50_N7
\R2|Q4_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(3));

-- Location: FF_X77_Y50_N5
\R2|Q4_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(2));

-- Location: FF_X76_Y50_N5
\R2|Q5_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(2));

-- Location: FF_X76_Y50_N3
\R2|Q5_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(1));

-- Location: FF_X77_Y50_N3
\R2|Q4_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(1));

-- Location: LCCOMB_X75_Y50_N2
\R3|Q5_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[1]~18_combout\ = (\R2|Q5_imag\(1) & ((\R2|Q4_imag\(1) & (!\R3|Q5_imag[0]~17\)) # (!\R2|Q4_imag\(1) & ((\R3|Q5_imag[0]~17\) # (GND))))) # (!\R2|Q5_imag\(1) & ((\R2|Q4_imag\(1) & (\R3|Q5_imag[0]~17\ & VCC)) # (!\R2|Q4_imag\(1) & 
-- (!\R3|Q5_imag[0]~17\))))
-- \R3|Q5_imag[1]~19\ = CARRY((\R2|Q5_imag\(1) & ((!\R3|Q5_imag[0]~17\) # (!\R2|Q4_imag\(1)))) # (!\R2|Q5_imag\(1) & (!\R2|Q4_imag\(1) & !\R3|Q5_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(1),
	datab => \R2|Q4_imag\(1),
	datad => VCC,
	cin => \R3|Q5_imag[0]~17\,
	combout => \R3|Q5_imag[1]~18_combout\,
	cout => \R3|Q5_imag[1]~19\);

-- Location: LCCOMB_X75_Y50_N4
\R3|Q5_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[2]~20_combout\ = ((\R2|Q4_imag\(2) $ (\R2|Q5_imag\(2) $ (\R3|Q5_imag[1]~19\)))) # (GND)
-- \R3|Q5_imag[2]~21\ = CARRY((\R2|Q4_imag\(2) & ((!\R3|Q5_imag[1]~19\) # (!\R2|Q5_imag\(2)))) # (!\R2|Q4_imag\(2) & (!\R2|Q5_imag\(2) & !\R3|Q5_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(2),
	datab => \R2|Q5_imag\(2),
	datad => VCC,
	cin => \R3|Q5_imag[1]~19\,
	combout => \R3|Q5_imag[2]~20_combout\,
	cout => \R3|Q5_imag[2]~21\);

-- Location: LCCOMB_X75_Y50_N6
\R3|Q5_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[3]~22_combout\ = (\R2|Q5_imag\(3) & ((\R2|Q4_imag\(3) & (!\R3|Q5_imag[2]~21\)) # (!\R2|Q4_imag\(3) & ((\R3|Q5_imag[2]~21\) # (GND))))) # (!\R2|Q5_imag\(3) & ((\R2|Q4_imag\(3) & (\R3|Q5_imag[2]~21\ & VCC)) # (!\R2|Q4_imag\(3) & 
-- (!\R3|Q5_imag[2]~21\))))
-- \R3|Q5_imag[3]~23\ = CARRY((\R2|Q5_imag\(3) & ((!\R3|Q5_imag[2]~21\) # (!\R2|Q4_imag\(3)))) # (!\R2|Q5_imag\(3) & (!\R2|Q4_imag\(3) & !\R3|Q5_imag[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(3),
	datab => \R2|Q4_imag\(3),
	datad => VCC,
	cin => \R3|Q5_imag[2]~21\,
	combout => \R3|Q5_imag[3]~22_combout\,
	cout => \R3|Q5_imag[3]~23\);

-- Location: FF_X75_Y50_N7
\R3|Q5_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(3));

-- Location: FF_X75_Y50_N5
\R3|Q5_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(2));

-- Location: LCCOMB_X74_Y53_N20
\L2|b4|u1|Mult3|mult_core|romout[0][15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\ = \R3|Q7_imag\(2) $ (\R3|Q7_imag\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q7_imag\(2),
	datac => \R3|Q7_imag\(0),
	combout => \L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\);

-- Location: FF_X75_Y50_N3
\R3|Q5_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(1));

-- Location: LCCOMB_X74_Y54_N2
\R4|Q5_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[1]~18_combout\ = (\R3|Q5_imag\(1) & ((\R3|Q7_imag\(1) & (\R4|Q5_imag[0]~17\ & VCC)) # (!\R3|Q7_imag\(1) & (!\R4|Q5_imag[0]~17\)))) # (!\R3|Q5_imag\(1) & ((\R3|Q7_imag\(1) & (!\R4|Q5_imag[0]~17\)) # (!\R3|Q7_imag\(1) & ((\R4|Q5_imag[0]~17\) # 
-- (GND)))))
-- \R4|Q5_imag[1]~19\ = CARRY((\R3|Q5_imag\(1) & (!\R3|Q7_imag\(1) & !\R4|Q5_imag[0]~17\)) # (!\R3|Q5_imag\(1) & ((!\R4|Q5_imag[0]~17\) # (!\R3|Q7_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(1),
	datab => \R3|Q7_imag\(1),
	datad => VCC,
	cin => \R4|Q5_imag[0]~17\,
	combout => \R4|Q5_imag[1]~18_combout\,
	cout => \R4|Q5_imag[1]~19\);

-- Location: LCCOMB_X74_Y54_N4
\R4|Q5_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[2]~20_combout\ = ((\R3|Q5_imag\(2) $ (\L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\ $ (!\R4|Q5_imag[1]~19\)))) # (GND)
-- \R4|Q5_imag[2]~21\ = CARRY((\R3|Q5_imag\(2) & ((\L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\) # (!\R4|Q5_imag[1]~19\))) # (!\R3|Q5_imag\(2) & (\L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\ & !\R4|Q5_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(2),
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[1]~19\,
	combout => \R4|Q5_imag[2]~20_combout\,
	cout => \R4|Q5_imag[2]~21\);

-- Location: LCCOMB_X74_Y54_N6
\R4|Q5_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[3]~22_combout\ = (\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & ((\R3|Q5_imag\(3) & (\R4|Q5_imag[2]~21\ & VCC)) # (!\R3|Q5_imag\(3) & (!\R4|Q5_imag[2]~21\)))) # (!\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & ((\R3|Q5_imag\(3) & 
-- (!\R4|Q5_imag[2]~21\)) # (!\R3|Q5_imag\(3) & ((\R4|Q5_imag[2]~21\) # (GND)))))
-- \R4|Q5_imag[3]~23\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & (!\R3|Q5_imag\(3) & !\R4|Q5_imag[2]~21\)) # (!\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & ((!\R4|Q5_imag[2]~21\) # (!\R3|Q5_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\,
	datab => \R3|Q5_imag\(3),
	datad => VCC,
	cin => \R4|Q5_imag[2]~21\,
	combout => \R4|Q5_imag[3]~22_combout\,
	cout => \R4|Q5_imag[3]~23\);

-- Location: LCCOMB_X77_Y54_N24
\R4|Q5_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[3]~feeder_combout\ = \R4|Q5_imag[3]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R4|Q5_imag[3]~22_combout\,
	combout => \R4|Q5_imag[3]~feeder_combout\);

-- Location: FF_X77_Y54_N25
\R4|Q5_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(3));

-- Location: LCCOMB_X77_Y54_N10
\R4|Q5_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[2]~feeder_combout\ = \R4|Q5_imag[2]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R4|Q5_imag[2]~20_combout\,
	combout => \R4|Q5_imag[2]~feeder_combout\);

-- Location: FF_X77_Y54_N11
\R4|Q5_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(2));

-- Location: LCCOMB_X77_Y54_N14
\R4|Q5_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[1]~feeder_combout\ = \R4|Q5_imag[1]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q5_imag[1]~18_combout\,
	combout => \R4|Q5_imag[1]~feeder_combout\);

-- Location: FF_X77_Y54_N15
\R4|Q5_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(1));

-- Location: LCCOMB_X77_Y54_N28
\L3|b2|u1|Mult1|mult_core|romout[0][16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[0][16]~0_combout\ = \R4|Q5_imag\(3) $ (\R4|Q5_imag\(1) $ (((\R4|Q5_imag\(0) & !\R4|Q5_imag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(3),
	datab => \R4|Q5_imag\(0),
	datac => \R4|Q5_imag\(2),
	datad => \R4|Q5_imag\(1),
	combout => \L3|b2|u1|Mult1|mult_core|romout[0][16]~0_combout\);

-- Location: LCCOMB_X77_Y54_N0
\L3|b2|u1|Mult1|mult_core|romout[0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[0][15]~1_combout\ = \R4|Q5_imag\(0) $ (\R4|Q5_imag\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q5_imag\(0),
	datad => \R4|Q5_imag\(2),
	combout => \L3|b2|u1|Mult1|mult_core|romout[0][15]~1_combout\);

-- Location: LCCOMB_X80_Y54_N2
\L3|b2|u1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~0_combout\ = (\R4|Q5_imag\(0) & (!\R4|Q5_imag\(1) & VCC)) # (!\R4|Q5_imag\(0) & (\R4|Q5_imag\(1) $ (GND)))
-- \L3|b2|u1|Add0~1\ = CARRY((!\R4|Q5_imag\(0) & !\R4|Q5_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(0),
	datab => \R4|Q5_imag\(1),
	datad => VCC,
	combout => \L3|b2|u1|Add0~0_combout\,
	cout => \L3|b2|u1|Add0~1\);

-- Location: LCCOMB_X80_Y54_N4
\L3|b2|u1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~2_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[0][15]~1_combout\ & ((\L3|b2|u1|Add0~1\) # (GND))) # (!\L3|b2|u1|Mult1|mult_core|romout[0][15]~1_combout\ & (!\L3|b2|u1|Add0~1\))
-- \L3|b2|u1|Add0~3\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[0][15]~1_combout\) # (!\L3|b2|u1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~1\,
	combout => \L3|b2|u1|Add0~2_combout\,
	cout => \L3|b2|u1|Add0~3\);

-- Location: LCCOMB_X80_Y54_N6
\L3|b2|u1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~4_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[0][16]~0_combout\ & (!\L3|b2|u1|Add0~3\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|romout[0][16]~0_combout\ & (\L3|b2|u1|Add0~3\ $ (GND)))
-- \L3|b2|u1|Add0~5\ = CARRY((!\L3|b2|u1|Mult1|mult_core|romout[0][16]~0_combout\ & !\L3|b2|u1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[0][16]~0_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~3\,
	combout => \L3|b2|u1|Add0~4_combout\,
	cout => \L3|b2|u1|Add0~5\);

-- Location: LCCOMB_X59_Y48_N2
\R3|Q3_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[1]~18_combout\ = (\R2|Q2_real\(1) & ((\R2|Q3_real\(1) & (!\R3|Q3_real[0]~17\)) # (!\R2|Q3_real\(1) & (\R3|Q3_real[0]~17\ & VCC)))) # (!\R2|Q2_real\(1) & ((\R2|Q3_real\(1) & ((\R3|Q3_real[0]~17\) # (GND))) # (!\R2|Q3_real\(1) & 
-- (!\R3|Q3_real[0]~17\))))
-- \R3|Q3_real[1]~19\ = CARRY((\R2|Q2_real\(1) & (\R2|Q3_real\(1) & !\R3|Q3_real[0]~17\)) # (!\R2|Q2_real\(1) & ((\R2|Q3_real\(1)) # (!\R3|Q3_real[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(1),
	datab => \R2|Q3_real\(1),
	datad => VCC,
	cin => \R3|Q3_real[0]~17\,
	combout => \R3|Q3_real[1]~18_combout\,
	cout => \R3|Q3_real[1]~19\);

-- Location: LCCOMB_X59_Y48_N4
\R3|Q3_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[2]~20_combout\ = ((\R2|Q2_real\(2) $ (\R2|Q3_real\(2) $ (\R3|Q3_real[1]~19\)))) # (GND)
-- \R3|Q3_real[2]~21\ = CARRY((\R2|Q2_real\(2) & ((!\R3|Q3_real[1]~19\) # (!\R2|Q3_real\(2)))) # (!\R2|Q2_real\(2) & (!\R2|Q3_real\(2) & !\R3|Q3_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(2),
	datab => \R2|Q3_real\(2),
	datad => VCC,
	cin => \R3|Q3_real[1]~19\,
	combout => \R3|Q3_real[2]~20_combout\,
	cout => \R3|Q3_real[2]~21\);

-- Location: LCCOMB_X59_Y48_N6
\R3|Q3_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[3]~22_combout\ = (\R2|Q3_real\(3) & ((\R2|Q2_real\(3) & (!\R3|Q3_real[2]~21\)) # (!\R2|Q2_real\(3) & ((\R3|Q3_real[2]~21\) # (GND))))) # (!\R2|Q3_real\(3) & ((\R2|Q2_real\(3) & (\R3|Q3_real[2]~21\ & VCC)) # (!\R2|Q2_real\(3) & 
-- (!\R3|Q3_real[2]~21\))))
-- \R3|Q3_real[3]~23\ = CARRY((\R2|Q3_real\(3) & ((!\R3|Q3_real[2]~21\) # (!\R2|Q2_real\(3)))) # (!\R2|Q3_real\(3) & (!\R2|Q2_real\(3) & !\R3|Q3_real[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(3),
	datab => \R2|Q2_real\(3),
	datad => VCC,
	cin => \R3|Q3_real[2]~21\,
	combout => \R3|Q3_real[3]~22_combout\,
	cout => \R3|Q3_real[3]~23\);

-- Location: FF_X59_Y48_N7
\R3|Q3_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(3));

-- Location: FF_X59_Y48_N5
\R3|Q3_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(2));

-- Location: FF_X59_Y48_N3
\R3|Q3_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(1));

-- Location: LCCOMB_X60_Y48_N24
\L2|b2|u1|Mult0|mult_core|romout[0][16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ = \R3|Q3_real\(3) $ (\R3|Q3_real\(1) $ (((!\R3|Q3_real\(2) & \R3|Q3_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(3),
	datab => \R3|Q3_real\(2),
	datac => \R3|Q3_real\(0),
	datad => \R3|Q3_real\(1),
	combout => \L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\);

-- Location: LCCOMB_X59_Y49_N2
\R3|Q1_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[1]~18_combout\ = (\R2|Q1_real\(1) & ((\R2|Q0_real\(1) & (!\R3|Q1_real[0]~17\)) # (!\R2|Q0_real\(1) & ((\R3|Q1_real[0]~17\) # (GND))))) # (!\R2|Q1_real\(1) & ((\R2|Q0_real\(1) & (\R3|Q1_real[0]~17\ & VCC)) # (!\R2|Q0_real\(1) & 
-- (!\R3|Q1_real[0]~17\))))
-- \R3|Q1_real[1]~19\ = CARRY((\R2|Q1_real\(1) & ((!\R3|Q1_real[0]~17\) # (!\R2|Q0_real\(1)))) # (!\R2|Q1_real\(1) & (!\R2|Q0_real\(1) & !\R3|Q1_real[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(1),
	datab => \R2|Q0_real\(1),
	datad => VCC,
	cin => \R3|Q1_real[0]~17\,
	combout => \R3|Q1_real[1]~18_combout\,
	cout => \R3|Q1_real[1]~19\);

-- Location: LCCOMB_X59_Y49_N4
\R3|Q1_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[2]~20_combout\ = ((\R2|Q0_real\(2) $ (\R2|Q1_real\(2) $ (\R3|Q1_real[1]~19\)))) # (GND)
-- \R3|Q1_real[2]~21\ = CARRY((\R2|Q0_real\(2) & ((!\R3|Q1_real[1]~19\) # (!\R2|Q1_real\(2)))) # (!\R2|Q0_real\(2) & (!\R2|Q1_real\(2) & !\R3|Q1_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(2),
	datab => \R2|Q1_real\(2),
	datad => VCC,
	cin => \R3|Q1_real[1]~19\,
	combout => \R3|Q1_real[2]~20_combout\,
	cout => \R3|Q1_real[2]~21\);

-- Location: LCCOMB_X59_Y49_N6
\R3|Q1_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[3]~22_combout\ = (\R2|Q1_real\(3) & ((\R2|Q0_real\(3) & (!\R3|Q1_real[2]~21\)) # (!\R2|Q0_real\(3) & ((\R3|Q1_real[2]~21\) # (GND))))) # (!\R2|Q1_real\(3) & ((\R2|Q0_real\(3) & (\R3|Q1_real[2]~21\ & VCC)) # (!\R2|Q0_real\(3) & 
-- (!\R3|Q1_real[2]~21\))))
-- \R3|Q1_real[3]~23\ = CARRY((\R2|Q1_real\(3) & ((!\R3|Q1_real[2]~21\) # (!\R2|Q0_real\(3)))) # (!\R2|Q1_real\(3) & (!\R2|Q0_real\(3) & !\R3|Q1_real[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(3),
	datab => \R2|Q0_real\(3),
	datad => VCC,
	cin => \R3|Q1_real[2]~21\,
	combout => \R3|Q1_real[3]~22_combout\,
	cout => \R3|Q1_real[3]~23\);

-- Location: FF_X59_Y49_N7
\R3|Q1_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(3));

-- Location: FF_X59_Y49_N5
\R3|Q1_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(2));

-- Location: LCCOMB_X60_Y48_N14
\L2|b2|u1|Mult0|mult_core|romout[0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\ = \R3|Q3_real\(2) $ (\R3|Q3_real\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q3_real\(2),
	datad => \R3|Q3_real\(0),
	combout => \L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\);

-- Location: FF_X59_Y49_N3
\R3|Q1_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(1));

-- Location: LCCOMB_X62_Y48_N2
\R4|Q1_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[1]~18_combout\ = (\R3|Q1_real\(1) & ((\R3|Q3_real\(1) & (\R4|Q1_real[0]~17\ & VCC)) # (!\R3|Q3_real\(1) & (!\R4|Q1_real[0]~17\)))) # (!\R3|Q1_real\(1) & ((\R3|Q3_real\(1) & (!\R4|Q1_real[0]~17\)) # (!\R3|Q3_real\(1) & ((\R4|Q1_real[0]~17\) # 
-- (GND)))))
-- \R4|Q1_real[1]~19\ = CARRY((\R3|Q1_real\(1) & (!\R3|Q3_real\(1) & !\R4|Q1_real[0]~17\)) # (!\R3|Q1_real\(1) & ((!\R4|Q1_real[0]~17\) # (!\R3|Q3_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(1),
	datab => \R3|Q3_real\(1),
	datad => VCC,
	cin => \R4|Q1_real[0]~17\,
	combout => \R4|Q1_real[1]~18_combout\,
	cout => \R4|Q1_real[1]~19\);

-- Location: LCCOMB_X62_Y48_N4
\R4|Q1_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[2]~20_combout\ = ((\R3|Q1_real\(2) $ (\L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\ $ (!\R4|Q1_real[1]~19\)))) # (GND)
-- \R4|Q1_real[2]~21\ = CARRY((\R3|Q1_real\(2) & ((\L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\) # (!\R4|Q1_real[1]~19\))) # (!\R3|Q1_real\(2) & (\L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\ & !\R4|Q1_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(2),
	datab => \L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R4|Q1_real[1]~19\,
	combout => \R4|Q1_real[2]~20_combout\,
	cout => \R4|Q1_real[2]~21\);

-- Location: LCCOMB_X62_Y48_N6
\R4|Q1_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[3]~22_combout\ = (\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R3|Q1_real\(3) & (\R4|Q1_real[2]~21\ & VCC)) # (!\R3|Q1_real\(3) & (!\R4|Q1_real[2]~21\)))) # (!\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R3|Q1_real\(3) & 
-- (!\R4|Q1_real[2]~21\)) # (!\R3|Q1_real\(3) & ((\R4|Q1_real[2]~21\) # (GND)))))
-- \R4|Q1_real[3]~23\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R3|Q1_real\(3) & !\R4|Q1_real[2]~21\)) # (!\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((!\R4|Q1_real[2]~21\) # (!\R3|Q1_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\,
	datab => \R3|Q1_real\(3),
	datad => VCC,
	cin => \R4|Q1_real[2]~21\,
	combout => \R4|Q1_real[3]~22_combout\,
	cout => \R4|Q1_real[3]~23\);

-- Location: FF_X62_Y48_N7
\R4|Q1_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(3));

-- Location: FF_X62_Y48_N5
\R4|Q1_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(2));

-- Location: FF_X62_Y48_N3
\R4|Q1_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(1));

-- Location: LCCOMB_X82_Y54_N2
\R5|Q1_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[1]~18_combout\ = (\R4|Q1_real\(1) & ((\L3|b2|u1|Add0~0_combout\ & (\R5|Q1_real[0]~17\ & VCC)) # (!\L3|b2|u1|Add0~0_combout\ & (!\R5|Q1_real[0]~17\)))) # (!\R4|Q1_real\(1) & ((\L3|b2|u1|Add0~0_combout\ & (!\R5|Q1_real[0]~17\)) # 
-- (!\L3|b2|u1|Add0~0_combout\ & ((\R5|Q1_real[0]~17\) # (GND)))))
-- \R5|Q1_real[1]~19\ = CARRY((\R4|Q1_real\(1) & (!\L3|b2|u1|Add0~0_combout\ & !\R5|Q1_real[0]~17\)) # (!\R4|Q1_real\(1) & ((!\R5|Q1_real[0]~17\) # (!\L3|b2|u1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(1),
	datab => \L3|b2|u1|Add0~0_combout\,
	datad => VCC,
	cin => \R5|Q1_real[0]~17\,
	combout => \R5|Q1_real[1]~18_combout\,
	cout => \R5|Q1_real[1]~19\);

-- Location: LCCOMB_X82_Y54_N4
\R5|Q1_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[2]~20_combout\ = ((\R4|Q1_real\(2) $ (\L3|b2|u1|Add0~2_combout\ $ (!\R5|Q1_real[1]~19\)))) # (GND)
-- \R5|Q1_real[2]~21\ = CARRY((\R4|Q1_real\(2) & ((\L3|b2|u1|Add0~2_combout\) # (!\R5|Q1_real[1]~19\))) # (!\R4|Q1_real\(2) & (\L3|b2|u1|Add0~2_combout\ & !\R5|Q1_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(2),
	datab => \L3|b2|u1|Add0~2_combout\,
	datad => VCC,
	cin => \R5|Q1_real[1]~19\,
	combout => \R5|Q1_real[2]~20_combout\,
	cout => \R5|Q1_real[2]~21\);

-- Location: LCCOMB_X82_Y54_N6
\R5|Q1_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[3]~22_combout\ = (\L3|b2|u1|Add0~4_combout\ & ((\R4|Q1_real\(3) & (\R5|Q1_real[2]~21\ & VCC)) # (!\R4|Q1_real\(3) & (!\R5|Q1_real[2]~21\)))) # (!\L3|b2|u1|Add0~4_combout\ & ((\R4|Q1_real\(3) & (!\R5|Q1_real[2]~21\)) # (!\R4|Q1_real\(3) & 
-- ((\R5|Q1_real[2]~21\) # (GND)))))
-- \R5|Q1_real[3]~23\ = CARRY((\L3|b2|u1|Add0~4_combout\ & (!\R4|Q1_real\(3) & !\R5|Q1_real[2]~21\)) # (!\L3|b2|u1|Add0~4_combout\ & ((!\R5|Q1_real[2]~21\) # (!\R4|Q1_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~4_combout\,
	datab => \R4|Q1_real\(3),
	datad => VCC,
	cin => \R5|Q1_real[2]~21\,
	combout => \R5|Q1_real[3]~22_combout\,
	cout => \R5|Q1_real[3]~23\);

-- Location: FF_X82_Y54_N7
\R5|Q1_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(3));

-- Location: LCCOMB_X83_Y54_N0
\OUT_COV|O1_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[0]~0_combout\ = (\INV~input_o\ & ((\R5|Q1_real\(3)))) # (!\INV~input_o\ & (\R5|Q1_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_real\(0),
	datab => \INV~input_o\,
	datac => \R5|Q1_real\(3),
	combout => \OUT_COV|O1_real[0]~0_combout\);

-- Location: FF_X83_Y54_N1
\R6|Q1_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(0));

-- Location: LCCOMB_X59_Y48_N8
\R3|Q3_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[4]~24_combout\ = ((\R2|Q2_real\(4) $ (\R2|Q3_real\(4) $ (\R3|Q3_real[3]~23\)))) # (GND)
-- \R3|Q3_real[4]~25\ = CARRY((\R2|Q2_real\(4) & ((!\R3|Q3_real[3]~23\) # (!\R2|Q3_real\(4)))) # (!\R2|Q2_real\(4) & (!\R2|Q3_real\(4) & !\R3|Q3_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(4),
	datab => \R2|Q3_real\(4),
	datad => VCC,
	cin => \R3|Q3_real[3]~23\,
	combout => \R3|Q3_real[4]~24_combout\,
	cout => \R3|Q3_real[4]~25\);

-- Location: FF_X59_Y48_N9
\R3|Q3_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(4));

-- Location: LCCOMB_X60_Y48_N4
\L2|b2|u1|Mult0|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[0][17]~2_combout\ = (\R3|Q3_real\(1) & ((\R3|Q3_real\(2) & (\R3|Q3_real\(3))) # (!\R3|Q3_real\(2) & ((\R3|Q3_real\(0)) # (!\R3|Q3_real\(3)))))) # (!\R3|Q3_real\(1) & ((\R3|Q3_real\(2)) # ((!\R3|Q3_real\(3) & 
-- \R3|Q3_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(1),
	datab => \R3|Q3_real\(2),
	datac => \R3|Q3_real\(3),
	datad => \R3|Q3_real\(0),
	combout => \L2|b2|u1|Mult0|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X61_Y48_N16
\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\R3|Q3_real\(4) & (\L2|b2|u1|Mult0|mult_core|romout[0][17]~2_combout\ $ (VCC))) # (!\R3|Q3_real\(4) & (\L2|b2|u1|Mult0|mult_core|romout[0][17]~2_combout\ & VCC))
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\R3|Q3_real\(4) & \L2|b2|u1|Mult0|mult_core|romout[0][17]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(4),
	datab => \L2|b2|u1|Mult0|mult_core|romout[0][17]~2_combout\,
	datad => VCC,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X59_Y49_N8
\R3|Q1_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[4]~24_combout\ = ((\R2|Q0_real\(4) $ (\R2|Q1_real\(4) $ (\R3|Q1_real[3]~23\)))) # (GND)
-- \R3|Q1_real[4]~25\ = CARRY((\R2|Q0_real\(4) & ((!\R3|Q1_real[3]~23\) # (!\R2|Q1_real\(4)))) # (!\R2|Q0_real\(4) & (!\R2|Q1_real\(4) & !\R3|Q1_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(4),
	datab => \R2|Q1_real\(4),
	datad => VCC,
	cin => \R3|Q1_real[3]~23\,
	combout => \R3|Q1_real[4]~24_combout\,
	cout => \R3|Q1_real[4]~25\);

-- Location: FF_X59_Y49_N9
\R3|Q1_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(4));

-- Location: LCCOMB_X62_Y48_N8
\R4|Q1_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[4]~24_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q1_real\(4) $ (!\R4|Q1_real[3]~23\)))) # (GND)
-- \R4|Q1_real[4]~25\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\R3|Q1_real\(4)) # (!\R4|Q1_real[3]~23\))) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q1_real\(4) & 
-- !\R4|Q1_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q1_real\(4),
	datad => VCC,
	cin => \R4|Q1_real[3]~23\,
	combout => \R4|Q1_real[4]~24_combout\,
	cout => \R4|Q1_real[4]~25\);

-- Location: FF_X62_Y48_N9
\R4|Q1_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(4));

-- Location: LCCOMB_X77_Y54_N30
\L3|b2|u1|Mult1|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[0][17]~2_combout\ = (\R4|Q5_imag\(3) & ((\R4|Q5_imag\(2)) # ((\R4|Q5_imag\(0) & \R4|Q5_imag\(1))))) # (!\R4|Q5_imag\(3) & ((\R4|Q5_imag\(1) & ((!\R4|Q5_imag\(2)))) # (!\R4|Q5_imag\(1) & ((\R4|Q5_imag\(0)) # 
-- (\R4|Q5_imag\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(3),
	datab => \R4|Q5_imag\(0),
	datac => \R4|Q5_imag\(1),
	datad => \R4|Q5_imag\(2),
	combout => \L3|b2|u1|Mult1|mult_core|romout[0][17]~2_combout\);

-- Location: IOIBUF_X115_Y30_N1
\I4_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(4),
	o => \I4_imag[4]~input_o\);

-- Location: LCCOMB_X81_Y50_N18
\R1|Q4_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[4]~feeder_combout\ = \I4_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_imag[4]~input_o\,
	combout => \R1|Q4_imag[4]~feeder_combout\);

-- Location: FF_X81_Y50_N19
\R1|Q4_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(4));

-- Location: LCCOMB_X77_Y50_N8
\R2|Q4_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[4]~24_combout\ = (\R2|Q4_imag[3]~23\ & ((\INV~input_o\ $ (\R1|Q4_imag\(4))))) # (!\R2|Q4_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q4_imag\(4) $ (VCC))))
-- \R2|Q4_imag[4]~25\ = CARRY((!\R2|Q4_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q4_imag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q4_imag\(4),
	datad => VCC,
	cin => \R2|Q4_imag[3]~23\,
	combout => \R2|Q4_imag[4]~24_combout\,
	cout => \R2|Q4_imag[4]~25\);

-- Location: FF_X77_Y50_N9
\R2|Q4_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(4));

-- Location: IOIBUF_X115_Y16_N8
\I5_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(4),
	o => \I5_imag[4]~input_o\);

-- Location: LCCOMB_X83_Y50_N8
\R1|Q5_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[4]~feeder_combout\ = \I5_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[4]~input_o\,
	combout => \R1|Q5_imag[4]~feeder_combout\);

-- Location: FF_X83_Y50_N9
\R1|Q5_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(4));

-- Location: LCCOMB_X76_Y50_N8
\R2|Q5_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[4]~24_combout\ = (\R2|Q5_imag[3]~23\ & ((\INV~input_o\ $ (\R1|Q5_imag\(4))))) # (!\R2|Q5_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q5_imag\(4) $ (VCC))))
-- \R2|Q5_imag[4]~25\ = CARRY((!\R2|Q5_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q5_imag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(4),
	datad => VCC,
	cin => \R2|Q5_imag[3]~23\,
	combout => \R2|Q5_imag[4]~24_combout\,
	cout => \R2|Q5_imag[4]~25\);

-- Location: FF_X76_Y50_N9
\R2|Q5_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(4));

-- Location: LCCOMB_X75_Y50_N8
\R3|Q5_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[4]~24_combout\ = ((\R2|Q4_imag\(4) $ (\R2|Q5_imag\(4) $ (\R3|Q5_imag[3]~23\)))) # (GND)
-- \R3|Q5_imag[4]~25\ = CARRY((\R2|Q4_imag\(4) & ((!\R3|Q5_imag[3]~23\) # (!\R2|Q5_imag\(4)))) # (!\R2|Q4_imag\(4) & (!\R2|Q5_imag\(4) & !\R3|Q5_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(4),
	datab => \R2|Q5_imag\(4),
	datad => VCC,
	cin => \R3|Q5_imag[3]~23\,
	combout => \R3|Q5_imag[4]~24_combout\,
	cout => \R3|Q5_imag[4]~25\);

-- Location: FF_X75_Y50_N9
\R3|Q5_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(4));

-- Location: IOIBUF_X115_Y26_N22
\I7_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(4),
	o => \I7_imag[4]~input_o\);

-- Location: LCCOMB_X83_Y50_N2
\R1|Q7_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[4]~feeder_combout\ = \I7_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[4]~input_o\,
	combout => \R1|Q7_imag[4]~feeder_combout\);

-- Location: FF_X83_Y50_N3
\R1|Q7_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(4));

-- Location: LCCOMB_X76_Y51_N8
\R2|Q7_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[4]~24_combout\ = (\R2|Q7_imag[3]~23\ & ((\INV~input_o\ $ (\R1|Q7_imag\(4))))) # (!\R2|Q7_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q7_imag\(4) $ (VCC))))
-- \R2|Q7_imag[4]~25\ = CARRY((!\R2|Q7_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q7_imag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q7_imag\(4),
	datad => VCC,
	cin => \R2|Q7_imag[3]~23\,
	combout => \R2|Q7_imag[4]~24_combout\,
	cout => \R2|Q7_imag[4]~25\);

-- Location: FF_X76_Y51_N9
\R2|Q7_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(4));

-- Location: IOIBUF_X115_Y4_N22
\I6_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(4),
	o => \I6_imag[4]~input_o\);

-- Location: LCCOMB_X81_Y50_N0
\R1|Q6_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[4]~feeder_combout\ = \I6_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I6_imag[4]~input_o\,
	combout => \R1|Q6_imag[4]~feeder_combout\);

-- Location: FF_X81_Y50_N1
\R1|Q6_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(4));

-- Location: LCCOMB_X74_Y51_N8
\R2|Q6_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[4]~24_combout\ = (\R2|Q6_imag[3]~23\ & ((\R1|Q6_imag\(4) $ (\INV~input_o\)))) # (!\R2|Q6_imag[3]~23\ & (\R1|Q6_imag\(4) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q6_imag[4]~25\ = CARRY((!\R2|Q6_imag[3]~23\ & (\R1|Q6_imag\(4) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q6_imag\(4),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q6_imag[3]~23\,
	combout => \R2|Q6_imag[4]~24_combout\,
	cout => \R2|Q6_imag[4]~25\);

-- Location: FF_X74_Y51_N9
\R2|Q6_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(4));

-- Location: LCCOMB_X73_Y53_N8
\R3|Q7_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[4]~24_combout\ = ((\R2|Q7_imag\(4) $ (\R2|Q6_imag\(4) $ (\R3|Q7_imag[3]~23\)))) # (GND)
-- \R3|Q7_imag[4]~25\ = CARRY((\R2|Q7_imag\(4) & (\R2|Q6_imag\(4) & !\R3|Q7_imag[3]~23\)) # (!\R2|Q7_imag\(4) & ((\R2|Q6_imag\(4)) # (!\R3|Q7_imag[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(4),
	datab => \R2|Q6_imag\(4),
	datad => VCC,
	cin => \R3|Q7_imag[3]~23\,
	combout => \R3|Q7_imag[4]~24_combout\,
	cout => \R3|Q7_imag[4]~25\);

-- Location: FF_X73_Y53_N9
\R3|Q7_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(4));

-- Location: LCCOMB_X74_Y53_N24
\L2|b4|u1|Mult3|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[0][17]~2_combout\ = (\R3|Q7_imag\(1) & ((\R3|Q7_imag\(2) & (\R3|Q7_imag\(3))) # (!\R3|Q7_imag\(2) & ((\R3|Q7_imag\(0)) # (!\R3|Q7_imag\(3)))))) # (!\R3|Q7_imag\(1) & ((\R3|Q7_imag\(2)) # ((!\R3|Q7_imag\(3) & 
-- \R3|Q7_imag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(1),
	datab => \R3|Q7_imag\(2),
	datac => \R3|Q7_imag\(3),
	datad => \R3|Q7_imag\(0),
	combout => \L2|b4|u1|Mult3|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X75_Y53_N0
\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\R3|Q7_imag\(4) & (\L2|b4|u1|Mult3|mult_core|romout[0][17]~2_combout\ $ (VCC))) # (!\R3|Q7_imag\(4) & (\L2|b4|u1|Mult3|mult_core|romout[0][17]~2_combout\ & VCC))
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\R3|Q7_imag\(4) & \L2|b4|u1|Mult3|mult_core|romout[0][17]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(4),
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][17]~2_combout\,
	datad => VCC,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X74_Y54_N8
\R4|Q5_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[4]~24_combout\ = ((\R3|Q5_imag\(4) $ (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (!\R4|Q5_imag[3]~23\)))) # (GND)
-- \R4|Q5_imag[4]~25\ = CARRY((\R3|Q5_imag\(4) & ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\) # (!\R4|Q5_imag[3]~23\))) # (!\R3|Q5_imag\(4) & (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\R4|Q5_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(4),
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[3]~23\,
	combout => \R4|Q5_imag[4]~24_combout\,
	cout => \R4|Q5_imag[4]~25\);

-- Location: FF_X77_Y54_N1
\R4|Q5_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R4|Q5_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(4));

-- Location: LCCOMB_X79_Y54_N16
\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[0][17]~2_combout\ & (\R4|Q5_imag\(4) $ (VCC))) # (!\L3|b2|u1|Mult1|mult_core|romout[0][17]~2_combout\ & (\R4|Q5_imag\(4) & VCC))
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[0][17]~2_combout\ & \R4|Q5_imag\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[0][17]~2_combout\,
	datab => \R4|Q5_imag\(4),
	datad => VCC,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X80_Y54_N8
\L3|b2|u1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~6_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\L3|b2|u1|Add0~5\) # (GND))) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (!\L3|b2|u1|Add0~5\))
-- \L3|b2|u1|Add0~7\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\) # (!\L3|b2|u1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~5\,
	combout => \L3|b2|u1|Add0~6_combout\,
	cout => \L3|b2|u1|Add0~7\);

-- Location: LCCOMB_X82_Y54_N8
\R5|Q1_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[4]~24_combout\ = ((\R4|Q1_real\(4) $ (\L3|b2|u1|Add0~6_combout\ $ (!\R5|Q1_real[3]~23\)))) # (GND)
-- \R5|Q1_real[4]~25\ = CARRY((\R4|Q1_real\(4) & ((\L3|b2|u1|Add0~6_combout\) # (!\R5|Q1_real[3]~23\))) # (!\R4|Q1_real\(4) & (\L3|b2|u1|Add0~6_combout\ & !\R5|Q1_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(4),
	datab => \L3|b2|u1|Add0~6_combout\,
	datad => VCC,
	cin => \R5|Q1_real[3]~23\,
	combout => \R5|Q1_real[4]~24_combout\,
	cout => \R5|Q1_real[4]~25\);

-- Location: FF_X82_Y54_N9
\R5|Q1_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(4));

-- Location: FF_X82_Y54_N3
\R5|Q1_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(1));

-- Location: LCCOMB_X83_Y54_N14
\OUT_COV|O1_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[1]~1_combout\ = (\INV~input_o\ & (\R5|Q1_real\(4))) # (!\INV~input_o\ & ((\R5|Q1_real\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_real\(4),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(1),
	combout => \OUT_COV|O1_real[1]~1_combout\);

-- Location: FF_X83_Y54_N15
\R6|Q1_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(1));

-- Location: FF_X82_Y54_N5
\R5|Q1_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(2));

-- Location: LCCOMB_X59_Y49_N10
\R3|Q1_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[5]~26_combout\ = (\R2|Q0_real\(5) & ((\R2|Q1_real\(5) & (!\R3|Q1_real[4]~25\)) # (!\R2|Q1_real\(5) & (\R3|Q1_real[4]~25\ & VCC)))) # (!\R2|Q0_real\(5) & ((\R2|Q1_real\(5) & ((\R3|Q1_real[4]~25\) # (GND))) # (!\R2|Q1_real\(5) & 
-- (!\R3|Q1_real[4]~25\))))
-- \R3|Q1_real[5]~27\ = CARRY((\R2|Q0_real\(5) & (\R2|Q1_real\(5) & !\R3|Q1_real[4]~25\)) # (!\R2|Q0_real\(5) & ((\R2|Q1_real\(5)) # (!\R3|Q1_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(5),
	datab => \R2|Q1_real\(5),
	datad => VCC,
	cin => \R3|Q1_real[4]~25\,
	combout => \R3|Q1_real[5]~26_combout\,
	cout => \R3|Q1_real[5]~27\);

-- Location: FF_X59_Y49_N11
\R3|Q1_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(5));

-- Location: LCCOMB_X60_Y48_N2
\L2|b2|u1|Mult0|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\ = (\R3|Q3_real\(2) & (((!\R3|Q3_real\(3))))) # (!\R3|Q3_real\(2) & ((\R3|Q3_real\(1) & ((!\R3|Q3_real\(0)) # (!\R3|Q3_real\(3)))) # (!\R3|Q3_real\(1) & ((\R3|Q3_real\(3)) # (\R3|Q3_real\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(1),
	datab => \R3|Q3_real\(2),
	datac => \R3|Q3_real\(3),
	datad => \R3|Q3_real\(0),
	combout => \L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\);

-- Location: LCCOMB_X59_Y48_N10
\R3|Q3_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[5]~26_combout\ = (\R2|Q3_real\(5) & ((\R2|Q2_real\(5) & (!\R3|Q3_real[4]~25\)) # (!\R2|Q2_real\(5) & ((\R3|Q3_real[4]~25\) # (GND))))) # (!\R2|Q3_real\(5) & ((\R2|Q2_real\(5) & (\R3|Q3_real[4]~25\ & VCC)) # (!\R2|Q2_real\(5) & 
-- (!\R3|Q3_real[4]~25\))))
-- \R3|Q3_real[5]~27\ = CARRY((\R2|Q3_real\(5) & ((!\R3|Q3_real[4]~25\) # (!\R2|Q2_real\(5)))) # (!\R2|Q3_real\(5) & (!\R2|Q2_real\(5) & !\R3|Q3_real[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(5),
	datab => \R2|Q2_real\(5),
	datad => VCC,
	cin => \R3|Q3_real[4]~25\,
	combout => \R3|Q3_real[5]~26_combout\,
	cout => \R3|Q3_real[5]~27\);

-- Location: FF_X59_Y48_N11
\R3|Q3_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(5));

-- Location: LCCOMB_X61_Y48_N18
\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((\R3|Q3_real\(5) & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q3_real\(5) & 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((\R3|Q3_real\(5) & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q3_real\(5) & 
-- ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\ & (!\R3|Q3_real\(5) & !\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\R3|Q3_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[0][18]~3_combout\,
	datab => \R3|Q3_real\(5),
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X62_Y48_N10
\R4|Q1_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[5]~26_combout\ = (\R3|Q1_real\(5) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\R4|Q1_real[4]~25\ & VCC)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R4|Q1_real[4]~25\)))) # (!\R3|Q1_real\(5) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q1_real[4]~25\)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q1_real[4]~25\) # 
-- (GND)))))
-- \R4|Q1_real[5]~27\ = CARRY((\R3|Q1_real\(5) & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q1_real[4]~25\)) # (!\R3|Q1_real\(5) & ((!\R4|Q1_real[4]~25\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(5),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q1_real[4]~25\,
	combout => \R4|Q1_real[5]~26_combout\,
	cout => \R4|Q1_real[5]~27\);

-- Location: FF_X62_Y48_N11
\R4|Q1_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(5));

-- Location: LCCOMB_X77_Y54_N20
\L3|b2|u1|Mult1|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\ = (\R4|Q5_imag\(2) & (((!\R4|Q5_imag\(3))))) # (!\R4|Q5_imag\(2) & ((\R4|Q5_imag\(1) & ((!\R4|Q5_imag\(3)) # (!\R4|Q5_imag\(0)))) # (!\R4|Q5_imag\(1) & ((\R4|Q5_imag\(0)) # (\R4|Q5_imag\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(2),
	datab => \R4|Q5_imag\(1),
	datac => \R4|Q5_imag\(0),
	datad => \R4|Q5_imag\(3),
	combout => \L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\);

-- Location: LCCOMB_X74_Y53_N26
\L2|b4|u1|Mult3|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\ = (\R3|Q7_imag\(2) & (((!\R3|Q7_imag\(3))))) # (!\R3|Q7_imag\(2) & ((\R3|Q7_imag\(1) & ((!\R3|Q7_imag\(0)) # (!\R3|Q7_imag\(3)))) # (!\R3|Q7_imag\(1) & ((\R3|Q7_imag\(3)) # (\R3|Q7_imag\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(1),
	datab => \R3|Q7_imag\(2),
	datac => \R3|Q7_imag\(3),
	datad => \R3|Q7_imag\(0),
	combout => \L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\);

-- Location: IOIBUF_X79_Y0_N1
\I6_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(5),
	o => \I6_imag[5]~input_o\);

-- Location: LCCOMB_X75_Y51_N26
\R1|Q6_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[5]~feeder_combout\ = \I6_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[5]~input_o\,
	combout => \R1|Q6_imag[5]~feeder_combout\);

-- Location: FF_X75_Y51_N27
\R1|Q6_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(5));

-- Location: LCCOMB_X74_Y51_N10
\R2|Q6_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[5]~26_combout\ = (\R2|Q6_imag[4]~25\ & (\INV~input_o\ $ ((!\R1|Q6_imag\(5))))) # (!\R2|Q6_imag[4]~25\ & ((\INV~input_o\ $ (\R1|Q6_imag\(5))) # (GND)))
-- \R2|Q6_imag[5]~27\ = CARRY((\INV~input_o\ $ (!\R1|Q6_imag\(5))) # (!\R2|Q6_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q6_imag\(5),
	datad => VCC,
	cin => \R2|Q6_imag[4]~25\,
	combout => \R2|Q6_imag[5]~26_combout\,
	cout => \R2|Q6_imag[5]~27\);

-- Location: FF_X74_Y51_N11
\R2|Q6_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(5));

-- Location: IOIBUF_X113_Y0_N8
\I7_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(5),
	o => \I7_imag[5]~input_o\);

-- Location: LCCOMB_X84_Y51_N16
\R1|Q7_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[5]~feeder_combout\ = \I7_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[5]~input_o\,
	combout => \R1|Q7_imag[5]~feeder_combout\);

-- Location: FF_X84_Y51_N17
\R1|Q7_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(5));

-- Location: LCCOMB_X76_Y51_N10
\R2|Q7_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[5]~26_combout\ = (\R2|Q7_imag[4]~25\ & (\R1|Q7_imag\(5) $ ((!\INV~input_o\)))) # (!\R2|Q7_imag[4]~25\ & ((\R1|Q7_imag\(5) $ (\INV~input_o\)) # (GND)))
-- \R2|Q7_imag[5]~27\ = CARRY((\R1|Q7_imag\(5) $ (!\INV~input_o\)) # (!\R2|Q7_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q7_imag\(5),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q7_imag[4]~25\,
	combout => \R2|Q7_imag[5]~26_combout\,
	cout => \R2|Q7_imag[5]~27\);

-- Location: FF_X76_Y51_N11
\R2|Q7_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(5));

-- Location: LCCOMB_X73_Y53_N10
\R3|Q7_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[5]~26_combout\ = (\R2|Q6_imag\(5) & ((\R2|Q7_imag\(5) & (!\R3|Q7_imag[4]~25\)) # (!\R2|Q7_imag\(5) & (\R3|Q7_imag[4]~25\ & VCC)))) # (!\R2|Q6_imag\(5) & ((\R2|Q7_imag\(5) & ((\R3|Q7_imag[4]~25\) # (GND))) # (!\R2|Q7_imag\(5) & 
-- (!\R3|Q7_imag[4]~25\))))
-- \R3|Q7_imag[5]~27\ = CARRY((\R2|Q6_imag\(5) & (\R2|Q7_imag\(5) & !\R3|Q7_imag[4]~25\)) # (!\R2|Q6_imag\(5) & ((\R2|Q7_imag\(5)) # (!\R3|Q7_imag[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(5),
	datab => \R2|Q7_imag\(5),
	datad => VCC,
	cin => \R3|Q7_imag[4]~25\,
	combout => \R3|Q7_imag[5]~26_combout\,
	cout => \R3|Q7_imag[5]~27\);

-- Location: FF_X73_Y53_N11
\R3|Q7_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(5));

-- Location: LCCOMB_X75_Y53_N2
\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\ & ((\R3|Q7_imag\(5) & (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q7_imag\(5) & 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\ & ((\R3|Q7_imag\(5) & (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q7_imag\(5) & 
-- ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\ & (!\R3|Q7_imag\(5) & !\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\ & ((!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\R3|Q7_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[0][18]~3_combout\,
	datab => \R3|Q7_imag\(5),
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: IOIBUF_X115_Y37_N1
\I4_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(5),
	o => \I4_imag[5]~input_o\);

-- Location: LCCOMB_X84_Y50_N8
\R1|Q4_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[5]~feeder_combout\ = \I4_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[5]~input_o\,
	combout => \R1|Q4_imag[5]~feeder_combout\);

-- Location: FF_X84_Y50_N9
\R1|Q4_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(5));

-- Location: LCCOMB_X77_Y50_N10
\R2|Q4_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[5]~26_combout\ = (\R2|Q4_imag[4]~25\ & (\INV~input_o\ $ ((!\R1|Q4_imag\(5))))) # (!\R2|Q4_imag[4]~25\ & ((\INV~input_o\ $ (\R1|Q4_imag\(5))) # (GND)))
-- \R2|Q4_imag[5]~27\ = CARRY((\INV~input_o\ $ (!\R1|Q4_imag\(5))) # (!\R2|Q4_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q4_imag\(5),
	datad => VCC,
	cin => \R2|Q4_imag[4]~25\,
	combout => \R2|Q4_imag[5]~26_combout\,
	cout => \R2|Q4_imag[5]~27\);

-- Location: FF_X77_Y50_N11
\R2|Q4_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(5));

-- Location: IOIBUF_X115_Y37_N8
\I5_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(5),
	o => \I5_imag[5]~input_o\);

-- Location: LCCOMB_X79_Y50_N28
\R1|Q5_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[5]~feeder_combout\ = \I5_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[5]~input_o\,
	combout => \R1|Q5_imag[5]~feeder_combout\);

-- Location: FF_X79_Y50_N29
\R1|Q5_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(5));

-- Location: LCCOMB_X76_Y50_N10
\R2|Q5_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[5]~26_combout\ = (\R2|Q5_imag[4]~25\ & (\INV~input_o\ $ ((!\R1|Q5_imag\(5))))) # (!\R2|Q5_imag[4]~25\ & ((\INV~input_o\ $ (\R1|Q5_imag\(5))) # (GND)))
-- \R2|Q5_imag[5]~27\ = CARRY((\INV~input_o\ $ (!\R1|Q5_imag\(5))) # (!\R2|Q5_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(5),
	datad => VCC,
	cin => \R2|Q5_imag[4]~25\,
	combout => \R2|Q5_imag[5]~26_combout\,
	cout => \R2|Q5_imag[5]~27\);

-- Location: FF_X76_Y50_N11
\R2|Q5_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(5));

-- Location: LCCOMB_X75_Y50_N10
\R3|Q5_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[5]~26_combout\ = (\R2|Q4_imag\(5) & ((\R2|Q5_imag\(5) & (!\R3|Q5_imag[4]~25\)) # (!\R2|Q5_imag\(5) & (\R3|Q5_imag[4]~25\ & VCC)))) # (!\R2|Q4_imag\(5) & ((\R2|Q5_imag\(5) & ((\R3|Q5_imag[4]~25\) # (GND))) # (!\R2|Q5_imag\(5) & 
-- (!\R3|Q5_imag[4]~25\))))
-- \R3|Q5_imag[5]~27\ = CARRY((\R2|Q4_imag\(5) & (\R2|Q5_imag\(5) & !\R3|Q5_imag[4]~25\)) # (!\R2|Q4_imag\(5) & ((\R2|Q5_imag\(5)) # (!\R3|Q5_imag[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(5),
	datab => \R2|Q5_imag\(5),
	datad => VCC,
	cin => \R3|Q5_imag[4]~25\,
	combout => \R3|Q5_imag[5]~26_combout\,
	cout => \R3|Q5_imag[5]~27\);

-- Location: FF_X75_Y50_N11
\R3|Q5_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(5));

-- Location: LCCOMB_X74_Y54_N10
\R4|Q5_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[5]~26_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_imag\(5) & (\R4|Q5_imag[4]~25\ & VCC)) # (!\R3|Q5_imag\(5) & (!\R4|Q5_imag[4]~25\)))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_imag\(5) & (!\R4|Q5_imag[4]~25\)) # (!\R3|Q5_imag\(5) & ((\R4|Q5_imag[4]~25\) # (GND)))))
-- \R4|Q5_imag[5]~27\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R3|Q5_imag\(5) & !\R4|Q5_imag[4]~25\)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R4|Q5_imag[4]~25\) # 
-- (!\R3|Q5_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R3|Q5_imag\(5),
	datad => VCC,
	cin => \R4|Q5_imag[4]~25\,
	combout => \R4|Q5_imag[5]~26_combout\,
	cout => \R4|Q5_imag[5]~27\);

-- Location: LCCOMB_X77_Y54_N22
\R4|Q5_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[5]~feeder_combout\ = \R4|Q5_imag[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R4|Q5_imag[5]~26_combout\,
	combout => \R4|Q5_imag[5]~feeder_combout\);

-- Location: FF_X77_Y54_N23
\R4|Q5_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(5));

-- Location: LCCOMB_X79_Y54_N18
\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\ & ((\R4|Q5_imag\(5) & (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q5_imag\(5) & 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\ & ((\R4|Q5_imag\(5) & (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q5_imag\(5) & 
-- ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\ & (!\R4|Q5_imag\(5) & !\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\ & ((!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\R4|Q5_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[0][18]~3_combout\,
	datab => \R4|Q5_imag\(5),
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X80_Y54_N10
\L3|b2|u1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~8_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\L3|b2|u1|Add0~7\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\L3|b2|u1|Add0~7\ $ (GND)))
-- \L3|b2|u1|Add0~9\ = CARRY((!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\L3|b2|u1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~7\,
	combout => \L3|b2|u1|Add0~8_combout\,
	cout => \L3|b2|u1|Add0~9\);

-- Location: LCCOMB_X82_Y54_N10
\R5|Q1_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[5]~26_combout\ = (\R4|Q1_real\(5) & ((\L3|b2|u1|Add0~8_combout\ & (\R5|Q1_real[4]~25\ & VCC)) # (!\L3|b2|u1|Add0~8_combout\ & (!\R5|Q1_real[4]~25\)))) # (!\R4|Q1_real\(5) & ((\L3|b2|u1|Add0~8_combout\ & (!\R5|Q1_real[4]~25\)) # 
-- (!\L3|b2|u1|Add0~8_combout\ & ((\R5|Q1_real[4]~25\) # (GND)))))
-- \R5|Q1_real[5]~27\ = CARRY((\R4|Q1_real\(5) & (!\L3|b2|u1|Add0~8_combout\ & !\R5|Q1_real[4]~25\)) # (!\R4|Q1_real\(5) & ((!\R5|Q1_real[4]~25\) # (!\L3|b2|u1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(5),
	datab => \L3|b2|u1|Add0~8_combout\,
	datad => VCC,
	cin => \R5|Q1_real[4]~25\,
	combout => \R5|Q1_real[5]~26_combout\,
	cout => \R5|Q1_real[5]~27\);

-- Location: FF_X82_Y54_N11
\R5|Q1_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(5));

-- Location: LCCOMB_X83_Y54_N20
\OUT_COV|O1_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[2]~2_combout\ = (\INV~input_o\ & ((\R5|Q1_real\(5)))) # (!\INV~input_o\ & (\R5|Q1_real\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q1_real\(2),
	datad => \R5|Q1_real\(5),
	combout => \OUT_COV|O1_real[2]~2_combout\);

-- Location: FF_X83_Y54_N21
\R6|Q1_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(2));

-- Location: LCCOMB_X79_Y54_N30
\L3|b2|u1|Mult1|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ = (\R4|Q5_imag\(3)) # ((\R4|Q5_imag\(0)) # ((\R4|Q5_imag\(2)) # (\R4|Q5_imag\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(3),
	datab => \R4|Q5_imag\(0),
	datac => \R4|Q5_imag\(2),
	datad => \R4|Q5_imag\(1),
	combout => \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\);

-- Location: IOIBUF_X87_Y73_N1
\I4_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(6),
	o => \I4_imag[6]~input_o\);

-- Location: FF_X83_Y54_N27
\R1|Q4_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I4_imag[6]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(6));

-- Location: LCCOMB_X77_Y50_N12
\R2|Q4_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[6]~28_combout\ = (\R2|Q4_imag[5]~27\ & ((\R1|Q4_imag\(6) $ (\INV~input_o\)))) # (!\R2|Q4_imag[5]~27\ & (\R1|Q4_imag\(6) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q4_imag[6]~29\ = CARRY((!\R2|Q4_imag[5]~27\ & (\R1|Q4_imag\(6) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q4_imag\(6),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q4_imag[5]~27\,
	combout => \R2|Q4_imag[6]~28_combout\,
	cout => \R2|Q4_imag[6]~29\);

-- Location: FF_X77_Y50_N13
\R2|Q4_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(6));

-- Location: IOIBUF_X87_Y0_N15
\I5_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(6),
	o => \I5_imag[6]~input_o\);

-- Location: LCCOMB_X80_Y50_N8
\R1|Q5_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[6]~feeder_combout\ = \I5_imag[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I5_imag[6]~input_o\,
	combout => \R1|Q5_imag[6]~feeder_combout\);

-- Location: FF_X80_Y50_N9
\R1|Q5_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(6));

-- Location: LCCOMB_X76_Y50_N12
\R2|Q5_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[6]~28_combout\ = (\R2|Q5_imag[5]~27\ & ((\INV~input_o\ $ (\R1|Q5_imag\(6))))) # (!\R2|Q5_imag[5]~27\ & (\INV~input_o\ $ (\R1|Q5_imag\(6) $ (VCC))))
-- \R2|Q5_imag[6]~29\ = CARRY((!\R2|Q5_imag[5]~27\ & (\INV~input_o\ $ (\R1|Q5_imag\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(6),
	datad => VCC,
	cin => \R2|Q5_imag[5]~27\,
	combout => \R2|Q5_imag[6]~28_combout\,
	cout => \R2|Q5_imag[6]~29\);

-- Location: FF_X76_Y50_N13
\R2|Q5_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(6));

-- Location: LCCOMB_X75_Y50_N12
\R3|Q5_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[6]~28_combout\ = ((\R2|Q4_imag\(6) $ (\R2|Q5_imag\(6) $ (\R3|Q5_imag[5]~27\)))) # (GND)
-- \R3|Q5_imag[6]~29\ = CARRY((\R2|Q4_imag\(6) & ((!\R3|Q5_imag[5]~27\) # (!\R2|Q5_imag\(6)))) # (!\R2|Q4_imag\(6) & (!\R2|Q5_imag\(6) & !\R3|Q5_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(6),
	datab => \R2|Q5_imag\(6),
	datad => VCC,
	cin => \R3|Q5_imag[5]~27\,
	combout => \R3|Q5_imag[6]~28_combout\,
	cout => \R3|Q5_imag[6]~29\);

-- Location: FF_X75_Y50_N13
\R3|Q5_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(6));

-- Location: IOIBUF_X115_Y69_N15
\I6_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(6),
	o => \I6_imag[6]~input_o\);

-- Location: LCCOMB_X84_Y51_N8
\R1|Q6_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[6]~feeder_combout\ = \I6_imag[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I6_imag[6]~input_o\,
	combout => \R1|Q6_imag[6]~feeder_combout\);

-- Location: FF_X84_Y51_N9
\R1|Q6_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(6));

-- Location: LCCOMB_X74_Y51_N12
\R2|Q6_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[6]~28_combout\ = (\R2|Q6_imag[5]~27\ & ((\INV~input_o\ $ (\R1|Q6_imag\(6))))) # (!\R2|Q6_imag[5]~27\ & (\INV~input_o\ $ (\R1|Q6_imag\(6) $ (VCC))))
-- \R2|Q6_imag[6]~29\ = CARRY((!\R2|Q6_imag[5]~27\ & (\INV~input_o\ $ (\R1|Q6_imag\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q6_imag\(6),
	datad => VCC,
	cin => \R2|Q6_imag[5]~27\,
	combout => \R2|Q6_imag[6]~28_combout\,
	cout => \R2|Q6_imag[6]~29\);

-- Location: FF_X74_Y51_N13
\R2|Q6_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(6));

-- Location: IOIBUF_X115_Y24_N8
\I7_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(6),
	o => \I7_imag[6]~input_o\);

-- Location: LCCOMB_X84_Y51_N30
\R1|Q7_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[6]~feeder_combout\ = \I7_imag[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[6]~input_o\,
	combout => \R1|Q7_imag[6]~feeder_combout\);

-- Location: FF_X84_Y51_N31
\R1|Q7_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(6));

-- Location: LCCOMB_X76_Y51_N12
\R2|Q7_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[6]~28_combout\ = (\R2|Q7_imag[5]~27\ & ((\R1|Q7_imag\(6) $ (\INV~input_o\)))) # (!\R2|Q7_imag[5]~27\ & (\R1|Q7_imag\(6) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q7_imag[6]~29\ = CARRY((!\R2|Q7_imag[5]~27\ & (\R1|Q7_imag\(6) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q7_imag\(6),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q7_imag[5]~27\,
	combout => \R2|Q7_imag[6]~28_combout\,
	cout => \R2|Q7_imag[6]~29\);

-- Location: FF_X76_Y51_N13
\R2|Q7_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(6));

-- Location: LCCOMB_X73_Y53_N12
\R3|Q7_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[6]~28_combout\ = ((\R2|Q6_imag\(6) $ (\R2|Q7_imag\(6) $ (\R3|Q7_imag[5]~27\)))) # (GND)
-- \R3|Q7_imag[6]~29\ = CARRY((\R2|Q6_imag\(6) & ((!\R3|Q7_imag[5]~27\) # (!\R2|Q7_imag\(6)))) # (!\R2|Q6_imag\(6) & (!\R2|Q7_imag\(6) & !\R3|Q7_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(6),
	datab => \R2|Q7_imag\(6),
	datad => VCC,
	cin => \R3|Q7_imag[5]~27\,
	combout => \R3|Q7_imag[6]~28_combout\,
	cout => \R3|Q7_imag[6]~29\);

-- Location: FF_X73_Y53_N13
\R3|Q7_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(6));

-- Location: LCCOMB_X74_Y53_N0
\L2|b4|u1|Mult3|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[1][15]~4_combout\ = \R3|Q7_imag\(4) $ (\R3|Q7_imag\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(4),
	datad => \R3|Q7_imag\(6),
	combout => \L2|b4|u1|Mult3|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X74_Y53_N18
\L2|b4|u1|Mult3|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ = (\R3|Q7_imag\(1)) # ((\R3|Q7_imag\(2)) # ((\R3|Q7_imag\(3)) # (\R3|Q7_imag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(1),
	datab => \R3|Q7_imag\(2),
	datac => \R3|Q7_imag\(3),
	datad => \R3|Q7_imag\(0),
	combout => \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\);

-- Location: LCCOMB_X75_Y53_N4
\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b4|u1|Mult3|mult_core|romout[1][15]~4_combout\ $ (\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[1][15]~4_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[1][15]~4_combout\ & (\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[1][15]~4_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X74_Y54_N12
\R4|Q5_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[6]~28_combout\ = ((\R3|Q5_imag\(6) $ (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (!\R4|Q5_imag[5]~27\)))) # (GND)
-- \R4|Q5_imag[6]~29\ = CARRY((\R3|Q5_imag\(6) & ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\) # (!\R4|Q5_imag[5]~27\))) # (!\R3|Q5_imag\(6) & (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R4|Q5_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(6),
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[5]~27\,
	combout => \R4|Q5_imag[6]~28_combout\,
	cout => \R4|Q5_imag[6]~29\);

-- Location: LCCOMB_X77_Y54_N8
\R4|Q5_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[6]~feeder_combout\ = \R4|Q5_imag[6]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q5_imag[6]~28_combout\,
	combout => \R4|Q5_imag[6]~feeder_combout\);

-- Location: FF_X77_Y54_N9
\R4|Q5_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(6));

-- Location: LCCOMB_X77_Y54_N26
\L3|b2|u1|Mult1|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[1][15]~4_combout\ = \R4|Q5_imag\(6) $ (\R4|Q5_imag\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q5_imag\(6),
	datad => \R4|Q5_imag\(4),
	combout => \L3|b2|u1|Mult1|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X79_Y54_N20
\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ $ (\L3|b2|u1|Mult1|mult_core|romout[1][15]~4_combout\ $ (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & ((\L3|b2|u1|Mult1|mult_core|romout[1][15]~4_combout\) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & (\L3|b2|u1|Mult1|mult_core|romout[1][15]~4_combout\ & !\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|romout[1][15]~4_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X80_Y54_N12
\L3|b2|u1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~10_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\L3|b2|u1|Add0~9\) # (GND))) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (!\L3|b2|u1|Add0~9\))
-- \L3|b2|u1|Add0~11\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\) # (!\L3|b2|u1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~9\,
	combout => \L3|b2|u1|Add0~10_combout\,
	cout => \L3|b2|u1|Add0~11\);

-- Location: LCCOMB_X59_Y49_N12
\R3|Q1_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[6]~28_combout\ = ((\R2|Q0_real\(6) $ (\R2|Q1_real\(6) $ (\R3|Q1_real[5]~27\)))) # (GND)
-- \R3|Q1_real[6]~29\ = CARRY((\R2|Q0_real\(6) & ((!\R3|Q1_real[5]~27\) # (!\R2|Q1_real\(6)))) # (!\R2|Q0_real\(6) & (!\R2|Q1_real\(6) & !\R3|Q1_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_real\(6),
	datab => \R2|Q1_real\(6),
	datad => VCC,
	cin => \R3|Q1_real[5]~27\,
	combout => \R3|Q1_real[6]~28_combout\,
	cout => \R3|Q1_real[6]~29\);

-- Location: FF_X59_Y49_N13
\R3|Q1_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(6));

-- Location: LCCOMB_X60_Y48_N22
\L2|b2|u1|Mult0|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ = (\R3|Q3_real\(1)) # ((\R3|Q3_real\(3)) # ((\R3|Q3_real\(2)) # (\R3|Q3_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(1),
	datab => \R3|Q3_real\(3),
	datac => \R3|Q3_real\(2),
	datad => \R3|Q3_real\(0),
	combout => \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\);

-- Location: LCCOMB_X59_Y48_N12
\R3|Q3_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[6]~28_combout\ = ((\R2|Q3_real\(6) $ (\R2|Q2_real\(6) $ (\R3|Q3_real[5]~27\)))) # (GND)
-- \R3|Q3_real[6]~29\ = CARRY((\R2|Q3_real\(6) & (\R2|Q2_real\(6) & !\R3|Q3_real[5]~27\)) # (!\R2|Q3_real\(6) & ((\R2|Q2_real\(6)) # (!\R3|Q3_real[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(6),
	datab => \R2|Q2_real\(6),
	datad => VCC,
	cin => \R3|Q3_real[5]~27\,
	combout => \R3|Q3_real[6]~28_combout\,
	cout => \R3|Q3_real[6]~29\);

-- Location: FF_X59_Y48_N13
\R3|Q3_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(6));

-- Location: LCCOMB_X60_Y48_N28
\L2|b2|u1|Mult0|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[1][15]~4_combout\ = \R3|Q3_real\(6) $ (\R3|Q3_real\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(6),
	datad => \R3|Q3_real\(4),
	combout => \L2|b2|u1|Mult0|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X61_Y48_N20
\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L2|b2|u1|Mult0|mult_core|romout[1][15]~4_combout\ $ (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult0|mult_core|romout[1][15]~4_combout\) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (\L2|b2|u1|Mult0|mult_core|romout[1][15]~4_combout\ & !\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|romout[1][15]~4_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X62_Y48_N12
\R4|Q1_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[6]~28_combout\ = ((\R3|Q1_real\(6) $ (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (!\R4|Q1_real[5]~27\)))) # (GND)
-- \R4|Q1_real[6]~29\ = CARRY((\R3|Q1_real\(6) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\) # (!\R4|Q1_real[5]~27\))) # (!\R3|Q1_real\(6) & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R4|Q1_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(6),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q1_real[5]~27\,
	combout => \R4|Q1_real[6]~28_combout\,
	cout => \R4|Q1_real[6]~29\);

-- Location: FF_X62_Y48_N13
\R4|Q1_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(6));

-- Location: LCCOMB_X82_Y54_N12
\R5|Q1_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[6]~28_combout\ = ((\L3|b2|u1|Add0~10_combout\ $ (\R4|Q1_real\(6) $ (!\R5|Q1_real[5]~27\)))) # (GND)
-- \R5|Q1_real[6]~29\ = CARRY((\L3|b2|u1|Add0~10_combout\ & ((\R4|Q1_real\(6)) # (!\R5|Q1_real[5]~27\))) # (!\L3|b2|u1|Add0~10_combout\ & (\R4|Q1_real\(6) & !\R5|Q1_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~10_combout\,
	datab => \R4|Q1_real\(6),
	datad => VCC,
	cin => \R5|Q1_real[5]~27\,
	combout => \R5|Q1_real[6]~28_combout\,
	cout => \R5|Q1_real[6]~29\);

-- Location: FF_X82_Y54_N13
\R5|Q1_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(6));

-- Location: LCCOMB_X83_Y54_N10
\OUT_COV|O1_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[3]~3_combout\ = (\INV~input_o\ & ((\R5|Q1_real\(6)))) # (!\INV~input_o\ & (\R5|Q1_real\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q1_real\(3),
	datad => \R5|Q1_real\(6),
	combout => \OUT_COV|O1_real[3]~3_combout\);

-- Location: FF_X83_Y54_N11
\R6|Q1_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(3));

-- Location: LCCOMB_X59_Y49_N14
\R3|Q1_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[7]~30_combout\ = (\R2|Q1_real\(7) & ((\R2|Q0_real\(7) & (!\R3|Q1_real[6]~29\)) # (!\R2|Q0_real\(7) & ((\R3|Q1_real[6]~29\) # (GND))))) # (!\R2|Q1_real\(7) & ((\R2|Q0_real\(7) & (\R3|Q1_real[6]~29\ & VCC)) # (!\R2|Q0_real\(7) & 
-- (!\R3|Q1_real[6]~29\))))
-- \R3|Q1_real[7]~31\ = CARRY((\R2|Q1_real\(7) & ((!\R3|Q1_real[6]~29\) # (!\R2|Q0_real\(7)))) # (!\R2|Q1_real\(7) & (!\R2|Q0_real\(7) & !\R3|Q1_real[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(7),
	datab => \R2|Q0_real\(7),
	datad => VCC,
	cin => \R3|Q1_real[6]~29\,
	combout => \R3|Q1_real[7]~30_combout\,
	cout => \R3|Q1_real[7]~31\);

-- Location: FF_X59_Y49_N15
\R3|Q1_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(7));

-- Location: LCCOMB_X59_Y48_N14
\R3|Q3_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[7]~30_combout\ = (\R2|Q3_real\(7) & ((\R2|Q2_real\(7) & (!\R3|Q3_real[6]~29\)) # (!\R2|Q2_real\(7) & ((\R3|Q3_real[6]~29\) # (GND))))) # (!\R2|Q3_real\(7) & ((\R2|Q2_real\(7) & (\R3|Q3_real[6]~29\ & VCC)) # (!\R2|Q2_real\(7) & 
-- (!\R3|Q3_real[6]~29\))))
-- \R3|Q3_real[7]~31\ = CARRY((\R2|Q3_real\(7) & ((!\R3|Q3_real[6]~29\) # (!\R2|Q2_real\(7)))) # (!\R2|Q3_real\(7) & (!\R2|Q2_real\(7) & !\R3|Q3_real[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(7),
	datab => \R2|Q2_real\(7),
	datad => VCC,
	cin => \R3|Q3_real[6]~29\,
	combout => \R3|Q3_real[7]~30_combout\,
	cout => \R3|Q3_real[7]~31\);

-- Location: FF_X59_Y48_N15
\R3|Q3_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(7));

-- Location: LCCOMB_X60_Y48_N12
\L2|b2|u1|Mult0|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\ = \R3|Q3_real\(7) $ (\R3|Q3_real\(5) $ (((!\R3|Q3_real\(6) & \R3|Q3_real\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(6),
	datab => \R3|Q3_real\(7),
	datac => \R3|Q3_real\(4),
	datad => \R3|Q3_real\(5),
	combout => \L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X61_Y48_N22
\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\ & ((\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\ & ((\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\ & (!\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & !\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\ & ((!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[1][16]~combout\,
	datab => \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X62_Y48_N14
\R4|Q1_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[7]~30_combout\ = (\R3|Q1_real\(7) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q1_real[6]~29\ & VCC)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R4|Q1_real[6]~29\)))) # (!\R3|Q1_real\(7) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q1_real[6]~29\)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q1_real[6]~29\) # 
-- (GND)))))
-- \R4|Q1_real[7]~31\ = CARRY((\R3|Q1_real\(7) & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q1_real[6]~29\)) # (!\R3|Q1_real\(7) & ((!\R4|Q1_real[6]~29\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(7),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q1_real[6]~29\,
	combout => \R4|Q1_real[7]~30_combout\,
	cout => \R4|Q1_real[7]~31\);

-- Location: FF_X62_Y48_N15
\R4|Q1_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(7));

-- Location: IOIBUF_X0_Y47_N15
\I4_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(7),
	o => \I4_imag[7]~input_o\);

-- Location: LCCOMB_X76_Y47_N4
\R1|Q4_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[7]~feeder_combout\ = \I4_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[7]~input_o\,
	combout => \R1|Q4_imag[7]~feeder_combout\);

-- Location: FF_X76_Y47_N5
\R1|Q4_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(7));

-- Location: LCCOMB_X77_Y50_N14
\R2|Q4_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[7]~30_combout\ = (\R2|Q4_imag[6]~29\ & (\R1|Q4_imag\(7) $ ((!\INV~input_o\)))) # (!\R2|Q4_imag[6]~29\ & ((\R1|Q4_imag\(7) $ (\INV~input_o\)) # (GND)))
-- \R2|Q4_imag[7]~31\ = CARRY((\R1|Q4_imag\(7) $ (!\INV~input_o\)) # (!\R2|Q4_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q4_imag\(7),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q4_imag[6]~29\,
	combout => \R2|Q4_imag[7]~30_combout\,
	cout => \R2|Q4_imag[7]~31\);

-- Location: FF_X77_Y50_N15
\R2|Q4_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(7));

-- Location: IOIBUF_X89_Y0_N8
\I5_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(7),
	o => \I5_imag[7]~input_o\);

-- Location: LCCOMB_X84_Y50_N10
\R1|Q5_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[7]~feeder_combout\ = \I5_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I5_imag[7]~input_o\,
	combout => \R1|Q5_imag[7]~feeder_combout\);

-- Location: FF_X84_Y50_N11
\R1|Q5_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(7));

-- Location: LCCOMB_X76_Y50_N14
\R2|Q5_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[7]~30_combout\ = (\R2|Q5_imag[6]~29\ & (\INV~input_o\ $ ((!\R1|Q5_imag\(7))))) # (!\R2|Q5_imag[6]~29\ & ((\INV~input_o\ $ (\R1|Q5_imag\(7))) # (GND)))
-- \R2|Q5_imag[7]~31\ = CARRY((\INV~input_o\ $ (!\R1|Q5_imag\(7))) # (!\R2|Q5_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(7),
	datad => VCC,
	cin => \R2|Q5_imag[6]~29\,
	combout => \R2|Q5_imag[7]~30_combout\,
	cout => \R2|Q5_imag[7]~31\);

-- Location: FF_X76_Y50_N15
\R2|Q5_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(7));

-- Location: LCCOMB_X75_Y50_N14
\R3|Q5_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[7]~30_combout\ = (\R2|Q4_imag\(7) & ((\R2|Q5_imag\(7) & (!\R3|Q5_imag[6]~29\)) # (!\R2|Q5_imag\(7) & (\R3|Q5_imag[6]~29\ & VCC)))) # (!\R2|Q4_imag\(7) & ((\R2|Q5_imag\(7) & ((\R3|Q5_imag[6]~29\) # (GND))) # (!\R2|Q5_imag\(7) & 
-- (!\R3|Q5_imag[6]~29\))))
-- \R3|Q5_imag[7]~31\ = CARRY((\R2|Q4_imag\(7) & (\R2|Q5_imag\(7) & !\R3|Q5_imag[6]~29\)) # (!\R2|Q4_imag\(7) & ((\R2|Q5_imag\(7)) # (!\R3|Q5_imag[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(7),
	datab => \R2|Q5_imag\(7),
	datad => VCC,
	cin => \R3|Q5_imag[6]~29\,
	combout => \R3|Q5_imag[7]~30_combout\,
	cout => \R3|Q5_imag[7]~31\);

-- Location: FF_X75_Y50_N15
\R3|Q5_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(7));

-- Location: IOIBUF_X115_Y20_N8
\I6_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(7),
	o => \I6_imag[7]~input_o\);

-- Location: LCCOMB_X84_Y51_N12
\R1|Q6_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[7]~feeder_combout\ = \I6_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I6_imag[7]~input_o\,
	combout => \R1|Q6_imag[7]~feeder_combout\);

-- Location: FF_X84_Y51_N13
\R1|Q6_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(7));

-- Location: LCCOMB_X74_Y51_N14
\R2|Q6_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[7]~30_combout\ = (\R2|Q6_imag[6]~29\ & (\R1|Q6_imag\(7) $ ((!\INV~input_o\)))) # (!\R2|Q6_imag[6]~29\ & ((\R1|Q6_imag\(7) $ (\INV~input_o\)) # (GND)))
-- \R2|Q6_imag[7]~31\ = CARRY((\R1|Q6_imag\(7) $ (!\INV~input_o\)) # (!\R2|Q6_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q6_imag\(7),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q6_imag[6]~29\,
	combout => \R2|Q6_imag[7]~30_combout\,
	cout => \R2|Q6_imag[7]~31\);

-- Location: FF_X74_Y51_N15
\R2|Q6_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(7));

-- Location: IOIBUF_X115_Y44_N1
\I7_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(7),
	o => \I7_imag[7]~input_o\);

-- Location: LCCOMB_X84_Y51_N22
\R1|Q7_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[7]~feeder_combout\ = \I7_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[7]~input_o\,
	combout => \R1|Q7_imag[7]~feeder_combout\);

-- Location: FF_X84_Y51_N23
\R1|Q7_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(7));

-- Location: LCCOMB_X76_Y51_N14
\R2|Q7_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[7]~30_combout\ = (\R2|Q7_imag[6]~29\ & (\INV~input_o\ $ ((!\R1|Q7_imag\(7))))) # (!\R2|Q7_imag[6]~29\ & ((\INV~input_o\ $ (\R1|Q7_imag\(7))) # (GND)))
-- \R2|Q7_imag[7]~31\ = CARRY((\INV~input_o\ $ (!\R1|Q7_imag\(7))) # (!\R2|Q7_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q7_imag\(7),
	datad => VCC,
	cin => \R2|Q7_imag[6]~29\,
	combout => \R2|Q7_imag[7]~30_combout\,
	cout => \R2|Q7_imag[7]~31\);

-- Location: FF_X76_Y51_N15
\R2|Q7_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(7));

-- Location: LCCOMB_X73_Y53_N14
\R3|Q7_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[7]~30_combout\ = (\R2|Q6_imag\(7) & ((\R2|Q7_imag\(7) & (!\R3|Q7_imag[6]~29\)) # (!\R2|Q7_imag\(7) & (\R3|Q7_imag[6]~29\ & VCC)))) # (!\R2|Q6_imag\(7) & ((\R2|Q7_imag\(7) & ((\R3|Q7_imag[6]~29\) # (GND))) # (!\R2|Q7_imag\(7) & 
-- (!\R3|Q7_imag[6]~29\))))
-- \R3|Q7_imag[7]~31\ = CARRY((\R2|Q6_imag\(7) & (\R2|Q7_imag\(7) & !\R3|Q7_imag[6]~29\)) # (!\R2|Q6_imag\(7) & ((\R2|Q7_imag\(7)) # (!\R3|Q7_imag[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(7),
	datab => \R2|Q7_imag\(7),
	datad => VCC,
	cin => \R3|Q7_imag[6]~29\,
	combout => \R3|Q7_imag[7]~30_combout\,
	cout => \R3|Q7_imag[7]~31\);

-- Location: FF_X73_Y53_N15
\R3|Q7_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(7));

-- Location: LCCOMB_X74_Y53_N16
\L2|b4|u1|Mult3|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\ = \R3|Q7_imag\(5) $ (\R3|Q7_imag\(7) $ (((\R3|Q7_imag\(4) & !\R3|Q7_imag\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(4),
	datab => \R3|Q7_imag\(6),
	datac => \R3|Q7_imag\(5),
	datad => \R3|Q7_imag\(7),
	combout => \L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X75_Y53_N6
\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\ & (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\ & ((!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[1][16]~combout\,
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X74_Y54_N14
\R4|Q5_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[7]~30_combout\ = (\R3|Q5_imag\(7) & ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q5_imag[6]~29\ & VCC)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R4|Q5_imag[6]~29\)))) # (!\R3|Q5_imag\(7) & ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q5_imag[6]~29\)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q5_imag[6]~29\) # 
-- (GND)))))
-- \R4|Q5_imag[7]~31\ = CARRY((\R3|Q5_imag\(7) & (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q5_imag[6]~29\)) # (!\R3|Q5_imag\(7) & ((!\R4|Q5_imag[6]~29\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(7),
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[6]~29\,
	combout => \R4|Q5_imag[7]~30_combout\,
	cout => \R4|Q5_imag[7]~31\);

-- Location: LCCOMB_X77_Y54_N6
\R4|Q5_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[7]~feeder_combout\ = \R4|Q5_imag[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R4|Q5_imag[7]~30_combout\,
	combout => \R4|Q5_imag[7]~feeder_combout\);

-- Location: FF_X77_Y54_N7
\R4|Q5_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(7));

-- Location: LCCOMB_X77_Y54_N12
\L3|b2|u1|Mult1|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\ = \R4|Q5_imag\(5) $ (\R4|Q5_imag\(7) $ (((\R4|Q5_imag\(4) & !\R4|Q5_imag\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(5),
	datab => \R4|Q5_imag\(4),
	datac => \R4|Q5_imag\(6),
	datad => \R4|Q5_imag\(7),
	combout => \L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X79_Y54_N22
\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & ((\L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\ & (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & ((\L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\ & 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & (!\L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\ & !\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & ((!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X80_Y54_N14
\L3|b2|u1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~12_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\L3|b2|u1|Add0~11\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\L3|b2|u1|Add0~11\ $ (GND)))
-- \L3|b2|u1|Add0~13\ = CARRY((!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\L3|b2|u1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~11\,
	combout => \L3|b2|u1|Add0~12_combout\,
	cout => \L3|b2|u1|Add0~13\);

-- Location: LCCOMB_X82_Y54_N14
\R5|Q1_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[7]~30_combout\ = (\R4|Q1_real\(7) & ((\L3|b2|u1|Add0~12_combout\ & (\R5|Q1_real[6]~29\ & VCC)) # (!\L3|b2|u1|Add0~12_combout\ & (!\R5|Q1_real[6]~29\)))) # (!\R4|Q1_real\(7) & ((\L3|b2|u1|Add0~12_combout\ & (!\R5|Q1_real[6]~29\)) # 
-- (!\L3|b2|u1|Add0~12_combout\ & ((\R5|Q1_real[6]~29\) # (GND)))))
-- \R5|Q1_real[7]~31\ = CARRY((\R4|Q1_real\(7) & (!\L3|b2|u1|Add0~12_combout\ & !\R5|Q1_real[6]~29\)) # (!\R4|Q1_real\(7) & ((!\R5|Q1_real[6]~29\) # (!\L3|b2|u1|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(7),
	datab => \L3|b2|u1|Add0~12_combout\,
	datad => VCC,
	cin => \R5|Q1_real[6]~29\,
	combout => \R5|Q1_real[7]~30_combout\,
	cout => \R5|Q1_real[7]~31\);

-- Location: FF_X82_Y54_N15
\R5|Q1_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(7));

-- Location: LCCOMB_X83_Y54_N16
\OUT_COV|O1_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q1_real\(7))) # (!\INV~input_o\ & ((\R5|Q1_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_real\(7),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(4),
	combout => \OUT_COV|O1_real[4]~4_combout\);

-- Location: FF_X83_Y54_N17
\R6|Q1_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(4));

-- Location: IOIBUF_X115_Y17_N8
\I4_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(8),
	o => \I4_imag[8]~input_o\);

-- Location: LCCOMB_X81_Y50_N28
\R1|Q4_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[8]~feeder_combout\ = \I4_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[8]~input_o\,
	combout => \R1|Q4_imag[8]~feeder_combout\);

-- Location: FF_X81_Y50_N29
\R1|Q4_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(8));

-- Location: LCCOMB_X77_Y50_N16
\R2|Q4_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[8]~32_combout\ = (\R2|Q4_imag[7]~31\ & ((\INV~input_o\ $ (\R1|Q4_imag\(8))))) # (!\R2|Q4_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q4_imag\(8) $ (VCC))))
-- \R2|Q4_imag[8]~33\ = CARRY((!\R2|Q4_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q4_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q4_imag\(8),
	datad => VCC,
	cin => \R2|Q4_imag[7]~31\,
	combout => \R2|Q4_imag[8]~32_combout\,
	cout => \R2|Q4_imag[8]~33\);

-- Location: FF_X77_Y50_N17
\R2|Q4_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(8));

-- Location: IOIBUF_X115_Y34_N15
\I5_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(8),
	o => \I5_imag[8]~input_o\);

-- Location: LCCOMB_X84_Y50_N20
\R1|Q5_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[8]~feeder_combout\ = \I5_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[8]~input_o\,
	combout => \R1|Q5_imag[8]~feeder_combout\);

-- Location: FF_X84_Y50_N21
\R1|Q5_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(8));

-- Location: LCCOMB_X76_Y50_N16
\R2|Q5_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[8]~32_combout\ = (\R2|Q5_imag[7]~31\ & ((\INV~input_o\ $ (\R1|Q5_imag\(8))))) # (!\R2|Q5_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q5_imag\(8) $ (VCC))))
-- \R2|Q5_imag[8]~33\ = CARRY((!\R2|Q5_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q5_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q5_imag\(8),
	datad => VCC,
	cin => \R2|Q5_imag[7]~31\,
	combout => \R2|Q5_imag[8]~32_combout\,
	cout => \R2|Q5_imag[8]~33\);

-- Location: FF_X76_Y50_N17
\R2|Q5_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(8));

-- Location: LCCOMB_X75_Y50_N16
\R3|Q5_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[8]~32_combout\ = ((\R2|Q4_imag\(8) $ (\R2|Q5_imag\(8) $ (\R3|Q5_imag[7]~31\)))) # (GND)
-- \R3|Q5_imag[8]~33\ = CARRY((\R2|Q4_imag\(8) & ((!\R3|Q5_imag[7]~31\) # (!\R2|Q5_imag\(8)))) # (!\R2|Q4_imag\(8) & (!\R2|Q5_imag\(8) & !\R3|Q5_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(8),
	datab => \R2|Q5_imag\(8),
	datad => VCC,
	cin => \R3|Q5_imag[7]~31\,
	combout => \R3|Q5_imag[8]~32_combout\,
	cout => \R3|Q5_imag[8]~33\);

-- Location: FF_X75_Y50_N17
\R3|Q5_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(8));

-- Location: IOIBUF_X115_Y28_N1
\I7_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(8),
	o => \I7_imag[8]~input_o\);

-- Location: LCCOMB_X84_Y51_N2
\R1|Q7_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[8]~feeder_combout\ = \I7_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_imag[8]~input_o\,
	combout => \R1|Q7_imag[8]~feeder_combout\);

-- Location: FF_X84_Y51_N3
\R1|Q7_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(8));

-- Location: LCCOMB_X76_Y51_N16
\R2|Q7_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[8]~32_combout\ = (\R2|Q7_imag[7]~31\ & ((\INV~input_o\ $ (\R1|Q7_imag\(8))))) # (!\R2|Q7_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q7_imag\(8) $ (VCC))))
-- \R2|Q7_imag[8]~33\ = CARRY((!\R2|Q7_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q7_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q7_imag\(8),
	datad => VCC,
	cin => \R2|Q7_imag[7]~31\,
	combout => \R2|Q7_imag[8]~32_combout\,
	cout => \R2|Q7_imag[8]~33\);

-- Location: FF_X76_Y51_N17
\R2|Q7_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(8));

-- Location: IOIBUF_X85_Y73_N8
\I6_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(8),
	o => \I6_imag[8]~input_o\);

-- Location: LCCOMB_X77_Y51_N18
\R1|Q6_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[8]~feeder_combout\ = \I6_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[8]~input_o\,
	combout => \R1|Q6_imag[8]~feeder_combout\);

-- Location: FF_X77_Y51_N19
\R1|Q6_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(8));

-- Location: LCCOMB_X74_Y51_N16
\R2|Q6_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[8]~32_combout\ = (\R2|Q6_imag[7]~31\ & ((\R1|Q6_imag\(8) $ (\INV~input_o\)))) # (!\R2|Q6_imag[7]~31\ & (\R1|Q6_imag\(8) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q6_imag[8]~33\ = CARRY((!\R2|Q6_imag[7]~31\ & (\R1|Q6_imag\(8) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q6_imag\(8),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q6_imag[7]~31\,
	combout => \R2|Q6_imag[8]~32_combout\,
	cout => \R2|Q6_imag[8]~33\);

-- Location: FF_X74_Y51_N17
\R2|Q6_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(8));

-- Location: LCCOMB_X73_Y53_N16
\R3|Q7_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[8]~32_combout\ = ((\R2|Q7_imag\(8) $ (\R2|Q6_imag\(8) $ (\R3|Q7_imag[7]~31\)))) # (GND)
-- \R3|Q7_imag[8]~33\ = CARRY((\R2|Q7_imag\(8) & (\R2|Q6_imag\(8) & !\R3|Q7_imag[7]~31\)) # (!\R2|Q7_imag\(8) & ((\R2|Q6_imag\(8)) # (!\R3|Q7_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(8),
	datab => \R2|Q6_imag\(8),
	datad => VCC,
	cin => \R3|Q7_imag[7]~31\,
	combout => \R3|Q7_imag[8]~32_combout\,
	cout => \R3|Q7_imag[8]~33\);

-- Location: FF_X73_Y53_N17
\R3|Q7_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(8));

-- Location: LCCOMB_X74_Y53_N10
\L2|b4|u1|Mult3|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[1][17]~6_combout\ = (\R3|Q7_imag\(7) & ((\R3|Q7_imag\(6)) # ((\R3|Q7_imag\(4) & \R3|Q7_imag\(5))))) # (!\R3|Q7_imag\(7) & ((\R3|Q7_imag\(5) & ((!\R3|Q7_imag\(6)))) # (!\R3|Q7_imag\(5) & ((\R3|Q7_imag\(4)) # 
-- (\R3|Q7_imag\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(4),
	datab => \R3|Q7_imag\(7),
	datac => \R3|Q7_imag\(5),
	datad => \R3|Q7_imag\(6),
	combout => \L2|b4|u1|Mult3|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X75_Y53_N8
\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b4|u1|Mult3|mult_core|romout[1][17]~6_combout\ $ (\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[1][17]~6_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[1][17]~6_combout\ & (\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[1][17]~6_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X75_Y53_N16
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\R3|Q7_imag\(8) & (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\R3|Q7_imag\(8) & 
-- (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\R3|Q7_imag\(8) & \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(8),
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X74_Y54_N16
\R4|Q5_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[8]~32_combout\ = ((\R3|Q5_imag\(8) $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (!\R4|Q5_imag[7]~31\)))) # (GND)
-- \R4|Q5_imag[8]~33\ = CARRY((\R3|Q5_imag\(8) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # (!\R4|Q5_imag[7]~31\))) # (!\R3|Q5_imag\(8) & 
-- (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & !\R4|Q5_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(8),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[7]~31\,
	combout => \R4|Q5_imag[8]~32_combout\,
	cout => \R4|Q5_imag[8]~33\);

-- Location: FF_X74_Y54_N17
\R4|Q5_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(8));

-- Location: LCCOMB_X77_Y54_N2
\L3|b2|u1|Mult1|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[1][17]~6_combout\ = (\R4|Q5_imag\(7) & ((\R4|Q5_imag\(6)) # ((\R4|Q5_imag\(5) & \R4|Q5_imag\(4))))) # (!\R4|Q5_imag\(7) & ((\R4|Q5_imag\(6) & (!\R4|Q5_imag\(5))) # (!\R4|Q5_imag\(6) & ((\R4|Q5_imag\(5)) # 
-- (\R4|Q5_imag\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(7),
	datab => \R4|Q5_imag\(6),
	datac => \R4|Q5_imag\(5),
	datad => \R4|Q5_imag\(4),
	combout => \L3|b2|u1|Mult1|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X79_Y54_N24
\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b2|u1|Mult1|mult_core|romout[1][17]~6_combout\ $ (\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ $ (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[1][17]~6_combout\ & ((\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L3|b2|u1|Mult1|mult_core|romout[1][17]~6_combout\ & (\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & !\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[1][17]~6_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X79_Y54_N0
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\R4|Q5_imag\(8) & (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\R4|Q5_imag\(8) & 
-- (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\R4|Q5_imag\(8) & \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(8),
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X80_Y54_N16
\L3|b2|u1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~14_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((\L3|b2|u1|Add0~13\) # (GND))) # (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- (!\L3|b2|u1|Add0~13\))
-- \L3|b2|u1|Add0~15\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # (!\L3|b2|u1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~13\,
	combout => \L3|b2|u1|Add0~14_combout\,
	cout => \L3|b2|u1|Add0~15\);

-- Location: LCCOMB_X59_Y48_N16
\R3|Q3_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[8]~32_combout\ = ((\R2|Q3_real\(8) $ (\R2|Q2_real\(8) $ (\R3|Q3_real[7]~31\)))) # (GND)
-- \R3|Q3_real[8]~33\ = CARRY((\R2|Q3_real\(8) & (\R2|Q2_real\(8) & !\R3|Q3_real[7]~31\)) # (!\R2|Q3_real\(8) & ((\R2|Q2_real\(8)) # (!\R3|Q3_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(8),
	datab => \R2|Q2_real\(8),
	datad => VCC,
	cin => \R3|Q3_real[7]~31\,
	combout => \R3|Q3_real[8]~32_combout\,
	cout => \R3|Q3_real[8]~33\);

-- Location: FF_X59_Y48_N17
\R3|Q3_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(8));

-- Location: LCCOMB_X60_Y48_N26
\L2|b2|u1|Mult0|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[1][17]~6_combout\ = (\R3|Q3_real\(6) & ((\R3|Q3_real\(7)) # ((!\R3|Q3_real\(5))))) # (!\R3|Q3_real\(6) & ((\R3|Q3_real\(7) & (\R3|Q3_real\(4) & \R3|Q3_real\(5))) # (!\R3|Q3_real\(7) & ((\R3|Q3_real\(4)) # 
-- (\R3|Q3_real\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(6),
	datab => \R3|Q3_real\(7),
	datac => \R3|Q3_real\(4),
	datad => \R3|Q3_real\(5),
	combout => \L2|b2|u1|Mult0|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X61_Y48_N24
\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b2|u1|Mult0|mult_core|romout[1][17]~6_combout\ $ (\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[1][17]~6_combout\ & ((\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L2|b2|u1|Mult0|mult_core|romout[1][17]~6_combout\ & (\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & !\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[1][17]~6_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X61_Y48_N0
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\R3|Q3_real\(8) & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\R3|Q3_real\(8) & 
-- (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\R3|Q3_real\(8) & \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(8),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X59_Y49_N16
\R3|Q1_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[8]~32_combout\ = ((\R2|Q1_real\(8) $ (\R2|Q0_real\(8) $ (\R3|Q1_real[7]~31\)))) # (GND)
-- \R3|Q1_real[8]~33\ = CARRY((\R2|Q1_real\(8) & (\R2|Q0_real\(8) & !\R3|Q1_real[7]~31\)) # (!\R2|Q1_real\(8) & ((\R2|Q0_real\(8)) # (!\R3|Q1_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(8),
	datab => \R2|Q0_real\(8),
	datad => VCC,
	cin => \R3|Q1_real[7]~31\,
	combout => \R3|Q1_real[8]~32_combout\,
	cout => \R3|Q1_real[8]~33\);

-- Location: FF_X59_Y49_N17
\R3|Q1_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(8));

-- Location: LCCOMB_X62_Y48_N16
\R4|Q1_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[8]~32_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q1_real\(8) $ (!\R4|Q1_real[7]~31\)))) # (GND)
-- \R4|Q1_real[8]~33\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((\R3|Q1_real\(8)) # (!\R4|Q1_real[7]~31\))) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- (\R3|Q1_real\(8) & !\R4|Q1_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q1_real\(8),
	datad => VCC,
	cin => \R4|Q1_real[7]~31\,
	combout => \R4|Q1_real[8]~32_combout\,
	cout => \R4|Q1_real[8]~33\);

-- Location: FF_X62_Y48_N17
\R4|Q1_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(8));

-- Location: LCCOMB_X82_Y54_N16
\R5|Q1_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[8]~32_combout\ = ((\L3|b2|u1|Add0~14_combout\ $ (\R4|Q1_real\(8) $ (!\R5|Q1_real[7]~31\)))) # (GND)
-- \R5|Q1_real[8]~33\ = CARRY((\L3|b2|u1|Add0~14_combout\ & ((\R4|Q1_real\(8)) # (!\R5|Q1_real[7]~31\))) # (!\L3|b2|u1|Add0~14_combout\ & (\R4|Q1_real\(8) & !\R5|Q1_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~14_combout\,
	datab => \R4|Q1_real\(8),
	datad => VCC,
	cin => \R5|Q1_real[7]~31\,
	combout => \R5|Q1_real[8]~32_combout\,
	cout => \R5|Q1_real[8]~33\);

-- Location: FF_X82_Y54_N17
\R5|Q1_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(8));

-- Location: LCCOMB_X83_Y54_N2
\OUT_COV|O1_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[5]~5_combout\ = (\INV~input_o\ & (\R5|Q1_real\(8))) # (!\INV~input_o\ & ((\R5|Q1_real\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q1_real\(8),
	datad => \R5|Q1_real\(5),
	combout => \OUT_COV|O1_real[5]~5_combout\);

-- Location: FF_X83_Y54_N3
\R6|Q1_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(5));

-- Location: LCCOMB_X60_Y48_N20
\L2|b2|u1|Mult0|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\ = (\R3|Q3_real\(6) & (!\R3|Q3_real\(7))) # (!\R3|Q3_real\(6) & ((\R3|Q3_real\(7) & ((!\R3|Q3_real\(5)) # (!\R3|Q3_real\(4)))) # (!\R3|Q3_real\(7) & ((\R3|Q3_real\(4)) # (\R3|Q3_real\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(6),
	datab => \R3|Q3_real\(7),
	datac => \R3|Q3_real\(4),
	datad => \R3|Q3_real\(5),
	combout => \L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X61_Y48_N26
\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\ & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\ & 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (!\L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\ & !\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|romout[1][18]~7_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X59_Y48_N18
\R3|Q3_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[9]~34_combout\ = (\R2|Q2_real\(9) & ((\R2|Q3_real\(9) & (!\R3|Q3_real[8]~33\)) # (!\R2|Q3_real\(9) & (\R3|Q3_real[8]~33\ & VCC)))) # (!\R2|Q2_real\(9) & ((\R2|Q3_real\(9) & ((\R3|Q3_real[8]~33\) # (GND))) # (!\R2|Q3_real\(9) & 
-- (!\R3|Q3_real[8]~33\))))
-- \R3|Q3_real[9]~35\ = CARRY((\R2|Q2_real\(9) & (\R2|Q3_real\(9) & !\R3|Q3_real[8]~33\)) # (!\R2|Q2_real\(9) & ((\R2|Q3_real\(9)) # (!\R3|Q3_real[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(9),
	datab => \R2|Q3_real\(9),
	datad => VCC,
	cin => \R3|Q3_real[8]~33\,
	combout => \R3|Q3_real[9]~34_combout\,
	cout => \R3|Q3_real[9]~35\);

-- Location: FF_X59_Y48_N19
\R3|Q3_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(9));

-- Location: LCCOMB_X61_Y48_N2
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q3_real\(9) & 
-- (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q3_real\(9) & (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q3_real\(9) & (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q3_real\(9) & 
-- ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\R3|Q3_real\(9) & 
-- !\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\R3|Q3_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R3|Q3_real\(9),
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X59_Y49_N18
\R3|Q1_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[9]~34_combout\ = (\R2|Q1_real\(9) & ((\R2|Q0_real\(9) & (!\R3|Q1_real[8]~33\)) # (!\R2|Q0_real\(9) & ((\R3|Q1_real[8]~33\) # (GND))))) # (!\R2|Q1_real\(9) & ((\R2|Q0_real\(9) & (\R3|Q1_real[8]~33\ & VCC)) # (!\R2|Q0_real\(9) & 
-- (!\R3|Q1_real[8]~33\))))
-- \R3|Q1_real[9]~35\ = CARRY((\R2|Q1_real\(9) & ((!\R3|Q1_real[8]~33\) # (!\R2|Q0_real\(9)))) # (!\R2|Q1_real\(9) & (!\R2|Q0_real\(9) & !\R3|Q1_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(9),
	datab => \R2|Q0_real\(9),
	datad => VCC,
	cin => \R3|Q1_real[8]~33\,
	combout => \R3|Q1_real[9]~34_combout\,
	cout => \R3|Q1_real[9]~35\);

-- Location: FF_X59_Y49_N19
\R3|Q1_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(9));

-- Location: LCCOMB_X62_Y48_N18
\R4|Q1_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[9]~34_combout\ = (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q1_real\(9) & (\R4|Q1_real[8]~33\ & VCC)) # (!\R3|Q1_real\(9) & (!\R4|Q1_real[8]~33\)))) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q1_real\(9) & (!\R4|Q1_real[8]~33\)) # (!\R3|Q1_real\(9) & ((\R4|Q1_real[8]~33\) # (GND)))))
-- \R4|Q1_real[9]~35\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R3|Q1_real\(9) & !\R4|Q1_real[8]~33\)) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((!\R4|Q1_real[8]~33\) # (!\R3|Q1_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R3|Q1_real\(9),
	datad => VCC,
	cin => \R4|Q1_real[8]~33\,
	combout => \R4|Q1_real[9]~34_combout\,
	cout => \R4|Q1_real[9]~35\);

-- Location: FF_X62_Y48_N19
\R4|Q1_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(9));

-- Location: LCCOMB_X77_Y54_N16
\L3|b2|u1|Mult1|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\ = (\R4|Q5_imag\(7) & (!\R4|Q5_imag\(6) & ((!\R4|Q5_imag\(4)) # (!\R4|Q5_imag\(5))))) # (!\R4|Q5_imag\(7) & ((\R4|Q5_imag\(6)) # ((\R4|Q5_imag\(5)) # (\R4|Q5_imag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(7),
	datab => \R4|Q5_imag\(6),
	datac => \R4|Q5_imag\(5),
	datad => \R4|Q5_imag\(4),
	combout => \L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X79_Y54_N26
\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & ((\L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\ & (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & ((\L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\ & 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & (!\L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\ & !\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\ & ((!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|romout[1][18]~7_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: IOIBUF_X115_Y42_N15
\I4_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(9),
	o => \I4_imag[9]~input_o\);

-- Location: LCCOMB_X81_Y50_N22
\R1|Q4_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[9]~feeder_combout\ = \I4_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[9]~input_o\,
	combout => \R1|Q4_imag[9]~feeder_combout\);

-- Location: FF_X81_Y50_N23
\R1|Q4_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(9));

-- Location: LCCOMB_X77_Y50_N18
\R2|Q4_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[9]~34_combout\ = (\R2|Q4_imag[8]~33\ & (\R1|Q4_imag\(9) $ ((!\INV~input_o\)))) # (!\R2|Q4_imag[8]~33\ & ((\R1|Q4_imag\(9) $ (\INV~input_o\)) # (GND)))
-- \R2|Q4_imag[9]~35\ = CARRY((\R1|Q4_imag\(9) $ (!\INV~input_o\)) # (!\R2|Q4_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q4_imag\(9),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q4_imag[8]~33\,
	combout => \R2|Q4_imag[9]~34_combout\,
	cout => \R2|Q4_imag[9]~35\);

-- Location: FF_X77_Y50_N19
\R2|Q4_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(9));

-- Location: IOIBUF_X115_Y10_N8
\I5_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(9),
	o => \I5_imag[9]~input_o\);

-- Location: LCCOMB_X80_Y50_N10
\R1|Q5_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[9]~feeder_combout\ = \I5_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[9]~input_o\,
	combout => \R1|Q5_imag[9]~feeder_combout\);

-- Location: FF_X80_Y50_N11
\R1|Q5_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(9));

-- Location: LCCOMB_X76_Y50_N18
\R2|Q5_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[9]~34_combout\ = (\R2|Q5_imag[8]~33\ & (\R1|Q5_imag\(9) $ ((!\INV~input_o\)))) # (!\R2|Q5_imag[8]~33\ & ((\R1|Q5_imag\(9) $ (\INV~input_o\)) # (GND)))
-- \R2|Q5_imag[9]~35\ = CARRY((\R1|Q5_imag\(9) $ (!\INV~input_o\)) # (!\R2|Q5_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q5_imag\(9),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q5_imag[8]~33\,
	combout => \R2|Q5_imag[9]~34_combout\,
	cout => \R2|Q5_imag[9]~35\);

-- Location: FF_X76_Y50_N19
\R2|Q5_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(9));

-- Location: LCCOMB_X75_Y50_N18
\R3|Q5_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[9]~34_combout\ = (\R2|Q4_imag\(9) & ((\R2|Q5_imag\(9) & (!\R3|Q5_imag[8]~33\)) # (!\R2|Q5_imag\(9) & (\R3|Q5_imag[8]~33\ & VCC)))) # (!\R2|Q4_imag\(9) & ((\R2|Q5_imag\(9) & ((\R3|Q5_imag[8]~33\) # (GND))) # (!\R2|Q5_imag\(9) & 
-- (!\R3|Q5_imag[8]~33\))))
-- \R3|Q5_imag[9]~35\ = CARRY((\R2|Q4_imag\(9) & (\R2|Q5_imag\(9) & !\R3|Q5_imag[8]~33\)) # (!\R2|Q4_imag\(9) & ((\R2|Q5_imag\(9)) # (!\R3|Q5_imag[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(9),
	datab => \R2|Q5_imag\(9),
	datad => VCC,
	cin => \R3|Q5_imag[8]~33\,
	combout => \R3|Q5_imag[9]~34_combout\,
	cout => \R3|Q5_imag[9]~35\);

-- Location: FF_X75_Y50_N19
\R3|Q5_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(9));

-- Location: LCCOMB_X74_Y53_N12
\L2|b4|u1|Mult3|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\ = (\R3|Q7_imag\(6) & (!\R3|Q7_imag\(7))) # (!\R3|Q7_imag\(6) & ((\R3|Q7_imag\(7) & ((!\R3|Q7_imag\(4)) # (!\R3|Q7_imag\(5)))) # (!\R3|Q7_imag\(7) & ((\R3|Q7_imag\(5)) # (\R3|Q7_imag\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(6),
	datab => \R3|Q7_imag\(7),
	datac => \R3|Q7_imag\(5),
	datad => \R3|Q7_imag\(4),
	combout => \L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X75_Y53_N10
\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\ & (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\ & ((!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[1][18]~7_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: IOIBUF_X107_Y73_N8
\I7_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(9),
	o => \I7_imag[9]~input_o\);

-- Location: LCCOMB_X77_Y51_N20
\R1|Q7_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[9]~feeder_combout\ = \I7_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[9]~input_o\,
	combout => \R1|Q7_imag[9]~feeder_combout\);

-- Location: FF_X77_Y51_N21
\R1|Q7_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(9));

-- Location: LCCOMB_X76_Y51_N18
\R2|Q7_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[9]~34_combout\ = (\R2|Q7_imag[8]~33\ & (\R1|Q7_imag\(9) $ ((!\INV~input_o\)))) # (!\R2|Q7_imag[8]~33\ & ((\R1|Q7_imag\(9) $ (\INV~input_o\)) # (GND)))
-- \R2|Q7_imag[9]~35\ = CARRY((\R1|Q7_imag\(9) $ (!\INV~input_o\)) # (!\R2|Q7_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q7_imag\(9),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q7_imag[8]~33\,
	combout => \R2|Q7_imag[9]~34_combout\,
	cout => \R2|Q7_imag[9]~35\);

-- Location: FF_X76_Y51_N19
\R2|Q7_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(9));

-- Location: IOIBUF_X115_Y44_N8
\I6_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(9),
	o => \I6_imag[9]~input_o\);

-- Location: LCCOMB_X79_Y51_N14
\R1|Q6_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[9]~feeder_combout\ = \I6_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[9]~input_o\,
	combout => \R1|Q6_imag[9]~feeder_combout\);

-- Location: FF_X79_Y51_N15
\R1|Q6_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(9));

-- Location: LCCOMB_X74_Y51_N18
\R2|Q6_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[9]~34_combout\ = (\R2|Q6_imag[8]~33\ & (\INV~input_o\ $ ((!\R1|Q6_imag\(9))))) # (!\R2|Q6_imag[8]~33\ & ((\INV~input_o\ $ (\R1|Q6_imag\(9))) # (GND)))
-- \R2|Q6_imag[9]~35\ = CARRY((\INV~input_o\ $ (!\R1|Q6_imag\(9))) # (!\R2|Q6_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q6_imag\(9),
	datad => VCC,
	cin => \R2|Q6_imag[8]~33\,
	combout => \R2|Q6_imag[9]~34_combout\,
	cout => \R2|Q6_imag[9]~35\);

-- Location: FF_X74_Y51_N19
\R2|Q6_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(9));

-- Location: LCCOMB_X73_Y53_N18
\R3|Q7_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[9]~34_combout\ = (\R2|Q7_imag\(9) & ((\R2|Q6_imag\(9) & (!\R3|Q7_imag[8]~33\)) # (!\R2|Q6_imag\(9) & ((\R3|Q7_imag[8]~33\) # (GND))))) # (!\R2|Q7_imag\(9) & ((\R2|Q6_imag\(9) & (\R3|Q7_imag[8]~33\ & VCC)) # (!\R2|Q6_imag\(9) & 
-- (!\R3|Q7_imag[8]~33\))))
-- \R3|Q7_imag[9]~35\ = CARRY((\R2|Q7_imag\(9) & ((!\R3|Q7_imag[8]~33\) # (!\R2|Q6_imag\(9)))) # (!\R2|Q7_imag\(9) & (!\R2|Q6_imag\(9) & !\R3|Q7_imag[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(9),
	datab => \R2|Q6_imag\(9),
	datad => VCC,
	cin => \R3|Q7_imag[8]~33\,
	combout => \R3|Q7_imag[9]~34_combout\,
	cout => \R3|Q7_imag[9]~35\);

-- Location: FF_X73_Y53_N19
\R3|Q7_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(9));

-- Location: LCCOMB_X75_Y53_N18
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q7_imag\(9) & 
-- (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q7_imag\(9) & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q7_imag\(9) & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q7_imag\(9) & 
-- ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\R3|Q7_imag\(9) & 
-- !\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\R3|Q7_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R3|Q7_imag\(9),
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X74_Y54_N18
\R4|Q5_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[9]~34_combout\ = (\R3|Q5_imag\(9) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\R4|Q5_imag[8]~33\ & VCC)) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R4|Q5_imag[8]~33\)))) # (!\R3|Q5_imag\(9) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q5_imag[8]~33\)) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((\R4|Q5_imag[8]~33\) # (GND)))))
-- \R4|Q5_imag[9]~35\ = CARRY((\R3|Q5_imag\(9) & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q5_imag[8]~33\)) # (!\R3|Q5_imag\(9) & ((!\R4|Q5_imag[8]~33\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(9),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[8]~33\,
	combout => \R4|Q5_imag[9]~34_combout\,
	cout => \R4|Q5_imag[9]~35\);

-- Location: FF_X74_Y54_N19
\R4|Q5_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(9));

-- Location: LCCOMB_X79_Y54_N2
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q5_imag\(9) & 
-- (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q5_imag\(9) & (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q5_imag\(9) & (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q5_imag\(9) & 
-- ((\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q5_imag\(9) & 
-- !\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\R4|Q5_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R4|Q5_imag\(9),
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X80_Y54_N18
\L3|b2|u1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~16_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\L3|b2|u1|Add0~15\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\L3|b2|u1|Add0~15\ $ (GND)))
-- \L3|b2|u1|Add0~17\ = CARRY((!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\L3|b2|u1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~15\,
	combout => \L3|b2|u1|Add0~16_combout\,
	cout => \L3|b2|u1|Add0~17\);

-- Location: LCCOMB_X82_Y54_N18
\R5|Q1_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[9]~34_combout\ = (\R4|Q1_real\(9) & ((\L3|b2|u1|Add0~16_combout\ & (\R5|Q1_real[8]~33\ & VCC)) # (!\L3|b2|u1|Add0~16_combout\ & (!\R5|Q1_real[8]~33\)))) # (!\R4|Q1_real\(9) & ((\L3|b2|u1|Add0~16_combout\ & (!\R5|Q1_real[8]~33\)) # 
-- (!\L3|b2|u1|Add0~16_combout\ & ((\R5|Q1_real[8]~33\) # (GND)))))
-- \R5|Q1_real[9]~35\ = CARRY((\R4|Q1_real\(9) & (!\L3|b2|u1|Add0~16_combout\ & !\R5|Q1_real[8]~33\)) # (!\R4|Q1_real\(9) & ((!\R5|Q1_real[8]~33\) # (!\L3|b2|u1|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(9),
	datab => \L3|b2|u1|Add0~16_combout\,
	datad => VCC,
	cin => \R5|Q1_real[8]~33\,
	combout => \R5|Q1_real[9]~34_combout\,
	cout => \R5|Q1_real[9]~35\);

-- Location: FF_X82_Y54_N19
\R5|Q1_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(9));

-- Location: LCCOMB_X83_Y54_N24
\OUT_COV|O1_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[6]~6_combout\ = (\INV~input_o\ & (\R5|Q1_real\(9))) # (!\INV~input_o\ & ((\R5|Q1_real\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_real\(9),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(6),
	combout => \OUT_COV|O1_real[6]~6_combout\);

-- Location: FF_X83_Y54_N25
\R6|Q1_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(6));

-- Location: IOIBUF_X107_Y73_N1
\I4_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(10),
	o => \I4_imag[10]~input_o\);

-- Location: LCCOMB_X79_Y50_N6
\R1|Q4_imag[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[10]~feeder_combout\ = \I4_imag[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[10]~input_o\,
	combout => \R1|Q4_imag[10]~feeder_combout\);

-- Location: FF_X79_Y50_N7
\R1|Q4_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(10));

-- Location: LCCOMB_X77_Y50_N20
\R2|Q4_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[10]~36_combout\ = (\R2|Q4_imag[9]~35\ & ((\INV~input_o\ $ (\R1|Q4_imag\(10))))) # (!\R2|Q4_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q4_imag\(10) $ (VCC))))
-- \R2|Q4_imag[10]~37\ = CARRY((!\R2|Q4_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q4_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q4_imag\(10),
	datad => VCC,
	cin => \R2|Q4_imag[9]~35\,
	combout => \R2|Q4_imag[10]~36_combout\,
	cout => \R2|Q4_imag[10]~37\);

-- Location: FF_X77_Y50_N21
\R2|Q4_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(10));

-- Location: IOIBUF_X85_Y0_N8
\I5_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(10),
	o => \I5_imag[10]~input_o\);

-- Location: LCCOMB_X80_Y50_N0
\R1|Q5_imag[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[10]~feeder_combout\ = \I5_imag[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[10]~input_o\,
	combout => \R1|Q5_imag[10]~feeder_combout\);

-- Location: FF_X80_Y50_N1
\R1|Q5_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(10));

-- Location: LCCOMB_X76_Y50_N20
\R2|Q5_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[10]~36_combout\ = (\R2|Q5_imag[9]~35\ & ((\R1|Q5_imag\(10) $ (\INV~input_o\)))) # (!\R2|Q5_imag[9]~35\ & (\R1|Q5_imag\(10) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q5_imag[10]~37\ = CARRY((!\R2|Q5_imag[9]~35\ & (\R1|Q5_imag\(10) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q5_imag\(10),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q5_imag[9]~35\,
	combout => \R2|Q5_imag[10]~36_combout\,
	cout => \R2|Q5_imag[10]~37\);

-- Location: FF_X76_Y50_N21
\R2|Q5_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(10));

-- Location: LCCOMB_X75_Y50_N20
\R3|Q5_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[10]~36_combout\ = ((\R2|Q4_imag\(10) $ (\R2|Q5_imag\(10) $ (\R3|Q5_imag[9]~35\)))) # (GND)
-- \R3|Q5_imag[10]~37\ = CARRY((\R2|Q4_imag\(10) & ((!\R3|Q5_imag[9]~35\) # (!\R2|Q5_imag\(10)))) # (!\R2|Q4_imag\(10) & (!\R2|Q5_imag\(10) & !\R3|Q5_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(10),
	datab => \R2|Q5_imag\(10),
	datad => VCC,
	cin => \R3|Q5_imag[9]~35\,
	combout => \R3|Q5_imag[10]~36_combout\,
	cout => \R3|Q5_imag[10]~37\);

-- Location: FF_X75_Y50_N21
\R3|Q5_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(10));

-- Location: LCCOMB_X74_Y53_N14
\L2|b4|u1|Mult3|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[1][19]~8_combout\ = (\R3|Q7_imag\(4)) # ((\R3|Q7_imag\(6)) # ((\R3|Q7_imag\(5)) # (\R3|Q7_imag\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(4),
	datab => \R3|Q7_imag\(6),
	datac => \R3|Q7_imag\(5),
	datad => \R3|Q7_imag\(7),
	combout => \L2|b4|u1|Mult3|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X75_Y53_N12
\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L2|b4|u1|Mult3|mult_core|romout[1][19]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => \L2|b4|u1|Mult3|mult_core|romout[1][19]~8_combout\,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: IOIBUF_X105_Y0_N22
\I7_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(10),
	o => \I7_imag[10]~input_o\);

-- Location: LCCOMB_X77_Y51_N22
\R1|Q7_imag[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[10]~feeder_combout\ = \I7_imag[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[10]~input_o\,
	combout => \R1|Q7_imag[10]~feeder_combout\);

-- Location: FF_X77_Y51_N23
\R1|Q7_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(10));

-- Location: LCCOMB_X76_Y51_N20
\R2|Q7_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[10]~36_combout\ = (\R2|Q7_imag[9]~35\ & ((\INV~input_o\ $ (\R1|Q7_imag\(10))))) # (!\R2|Q7_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q7_imag\(10) $ (VCC))))
-- \R2|Q7_imag[10]~37\ = CARRY((!\R2|Q7_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q7_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q7_imag\(10),
	datad => VCC,
	cin => \R2|Q7_imag[9]~35\,
	combout => \R2|Q7_imag[10]~36_combout\,
	cout => \R2|Q7_imag[10]~37\);

-- Location: FF_X76_Y51_N21
\R2|Q7_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(10));

-- Location: IOIBUF_X107_Y0_N8
\I6_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(10),
	o => \I6_imag[10]~input_o\);

-- Location: LCCOMB_X79_Y51_N4
\R1|Q6_imag[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[10]~feeder_combout\ = \I6_imag[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[10]~input_o\,
	combout => \R1|Q6_imag[10]~feeder_combout\);

-- Location: FF_X79_Y51_N5
\R1|Q6_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(10));

-- Location: LCCOMB_X74_Y51_N20
\R2|Q6_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[10]~36_combout\ = (\R2|Q6_imag[9]~35\ & ((\INV~input_o\ $ (\R1|Q6_imag\(10))))) # (!\R2|Q6_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q6_imag\(10) $ (VCC))))
-- \R2|Q6_imag[10]~37\ = CARRY((!\R2|Q6_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q6_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q6_imag\(10),
	datad => VCC,
	cin => \R2|Q6_imag[9]~35\,
	combout => \R2|Q6_imag[10]~36_combout\,
	cout => \R2|Q6_imag[10]~37\);

-- Location: FF_X74_Y51_N21
\R2|Q6_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(10));

-- Location: LCCOMB_X73_Y53_N20
\R3|Q7_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[10]~36_combout\ = ((\R2|Q7_imag\(10) $ (\R2|Q6_imag\(10) $ (\R3|Q7_imag[9]~35\)))) # (GND)
-- \R3|Q7_imag[10]~37\ = CARRY((\R2|Q7_imag\(10) & (\R2|Q6_imag\(10) & !\R3|Q7_imag[9]~35\)) # (!\R2|Q7_imag\(10) & ((\R2|Q6_imag\(10)) # (!\R3|Q7_imag[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(10),
	datab => \R2|Q6_imag\(10),
	datad => VCC,
	cin => \R3|Q7_imag[9]~35\,
	combout => \R3|Q7_imag[10]~36_combout\,
	cout => \R3|Q7_imag[10]~37\);

-- Location: FF_X73_Y53_N21
\R3|Q7_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(10));

-- Location: LCCOMB_X72_Y53_N24
\L2|b4|u1|Mult3|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[2][15]~9_combout\ = \R3|Q7_imag\(10) $ (\R3|Q7_imag\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q7_imag\(10),
	datad => \R3|Q7_imag\(8),
	combout => \L2|b4|u1|Mult3|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X75_Y53_N20
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b4|u1|Mult3|mult_core|romout[2][15]~9_combout\ $ 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[2][15]~9_combout\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L2|b4|u1|Mult3|mult_core|romout[2][15]~9_combout\ & 
-- !\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|romout[2][15]~9_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X74_Y54_N20
\R4|Q5_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[10]~36_combout\ = ((\R3|Q5_imag\(10) $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (!\R4|Q5_imag[9]~35\)))) # (GND)
-- \R4|Q5_imag[10]~37\ = CARRY((\R3|Q5_imag\(10) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\R4|Q5_imag[9]~35\))) # (!\R3|Q5_imag\(10) & 
-- (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R4|Q5_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(10),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[9]~35\,
	combout => \R4|Q5_imag[10]~36_combout\,
	cout => \R4|Q5_imag[10]~37\);

-- Location: FF_X74_Y54_N21
\R4|Q5_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(10));

-- Location: LCCOMB_X75_Y54_N24
\L3|b2|u1|Mult1|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[2][15]~9_combout\ = \R4|Q5_imag\(8) $ (\R4|Q5_imag\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q5_imag\(8),
	datad => \R4|Q5_imag\(10),
	combout => \L3|b2|u1|Mult1|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X77_Y54_N18
\L3|b2|u1|Mult1|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[1][19]~8_combout\ = (\R4|Q5_imag\(6)) # ((\R4|Q5_imag\(4)) # ((\R4|Q5_imag\(5)) # (\R4|Q5_imag\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(6),
	datab => \R4|Q5_imag\(4),
	datac => \R4|Q5_imag\(5),
	datad => \R4|Q5_imag\(7),
	combout => \L3|b2|u1|Mult1|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X79_Y54_N28
\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L3|b2|u1|Mult1|mult_core|romout[1][19]~8_combout\ $ (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|romout[1][19]~8_combout\,
	datad => \L3|b2|u1|Mult1|mult_core|romout[0][19]~5_combout\,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X79_Y54_N4
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b2|u1|Mult1|mult_core|romout[2][15]~9_combout\ $ (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[2][15]~9_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L3|b2|u1|Mult1|mult_core|romout[2][15]~9_combout\ & (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[2][15]~9_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X80_Y54_N20
\L3|b2|u1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~18_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((\L3|b2|u1|Add0~17\) # (GND))) # (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (!\L3|b2|u1|Add0~17\))
-- \L3|b2|u1|Add0~19\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\L3|b2|u1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~17\,
	combout => \L3|b2|u1|Add0~18_combout\,
	cout => \L3|b2|u1|Add0~19\);

-- Location: LCCOMB_X59_Y49_N20
\R3|Q1_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[10]~36_combout\ = ((\R2|Q1_real\(10) $ (\R2|Q0_real\(10) $ (\R3|Q1_real[9]~35\)))) # (GND)
-- \R3|Q1_real[10]~37\ = CARRY((\R2|Q1_real\(10) & (\R2|Q0_real\(10) & !\R3|Q1_real[9]~35\)) # (!\R2|Q1_real\(10) & ((\R2|Q0_real\(10)) # (!\R3|Q1_real[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(10),
	datab => \R2|Q0_real\(10),
	datad => VCC,
	cin => \R3|Q1_real[9]~35\,
	combout => \R3|Q1_real[10]~36_combout\,
	cout => \R3|Q1_real[10]~37\);

-- Location: FF_X59_Y49_N21
\R3|Q1_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(10));

-- Location: LCCOMB_X59_Y48_N20
\R3|Q3_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[10]~36_combout\ = ((\R2|Q3_real\(10) $ (\R2|Q2_real\(10) $ (\R3|Q3_real[9]~35\)))) # (GND)
-- \R3|Q3_real[10]~37\ = CARRY((\R2|Q3_real\(10) & (\R2|Q2_real\(10) & !\R3|Q3_real[9]~35\)) # (!\R2|Q3_real\(10) & ((\R2|Q2_real\(10)) # (!\R3|Q3_real[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(10),
	datab => \R2|Q2_real\(10),
	datad => VCC,
	cin => \R3|Q3_real[9]~35\,
	combout => \R3|Q3_real[10]~36_combout\,
	cout => \R3|Q3_real[10]~37\);

-- Location: FF_X59_Y48_N21
\R3|Q3_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(10));

-- Location: LCCOMB_X60_Y48_N16
\L2|b2|u1|Mult0|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[2][15]~9_combout\ = \R3|Q3_real\(8) $ (\R3|Q3_real\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q3_real\(8),
	datad => \R3|Q3_real\(10),
	combout => \L2|b2|u1|Mult0|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X60_Y48_N18
\L2|b2|u1|Mult0|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[1][19]~8_combout\ = (\R3|Q3_real\(6)) # ((\R3|Q3_real\(7)) # ((\R3|Q3_real\(4)) # (\R3|Q3_real\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(6),
	datab => \R3|Q3_real\(7),
	datac => \R3|Q3_real\(4),
	datad => \R3|Q3_real\(5),
	combout => \L2|b2|u1|Mult0|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X61_Y48_N28
\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L2|b2|u1|Mult0|mult_core|romout[1][19]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b2|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datad => \L2|b2|u1|Mult0|mult_core|romout[1][19]~8_combout\,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X61_Y48_N4
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b2|u1|Mult0|mult_core|romout[2][15]~9_combout\ $ (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[2][15]~9_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L2|b2|u1|Mult0|mult_core|romout[2][15]~9_combout\ & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[2][15]~9_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X62_Y48_N20
\R4|Q1_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[10]~36_combout\ = ((\R3|Q1_real\(10) $ (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (!\R4|Q1_real[9]~35\)))) # (GND)
-- \R4|Q1_real[10]~37\ = CARRY((\R3|Q1_real\(10) & ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\R4|Q1_real[9]~35\))) # (!\R3|Q1_real\(10) & 
-- (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R4|Q1_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(10),
	datab => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q1_real[9]~35\,
	combout => \R4|Q1_real[10]~36_combout\,
	cout => \R4|Q1_real[10]~37\);

-- Location: FF_X62_Y48_N21
\R4|Q1_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(10));

-- Location: LCCOMB_X82_Y54_N20
\R5|Q1_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[10]~36_combout\ = ((\L3|b2|u1|Add0~18_combout\ $ (\R4|Q1_real\(10) $ (!\R5|Q1_real[9]~35\)))) # (GND)
-- \R5|Q1_real[10]~37\ = CARRY((\L3|b2|u1|Add0~18_combout\ & ((\R4|Q1_real\(10)) # (!\R5|Q1_real[9]~35\))) # (!\L3|b2|u1|Add0~18_combout\ & (\R4|Q1_real\(10) & !\R5|Q1_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~18_combout\,
	datab => \R4|Q1_real\(10),
	datad => VCC,
	cin => \R5|Q1_real[9]~35\,
	combout => \R5|Q1_real[10]~36_combout\,
	cout => \R5|Q1_real[10]~37\);

-- Location: FF_X82_Y54_N21
\R5|Q1_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(10));

-- Location: LCCOMB_X83_Y54_N6
\OUT_COV|O1_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[7]~7_combout\ = (\INV~input_o\ & (\R5|Q1_real\(10))) # (!\INV~input_o\ & ((\R5|Q1_real\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_real\(10),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(7),
	combout => \OUT_COV|O1_real[7]~7_combout\);

-- Location: FF_X83_Y54_N7
\R6|Q1_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(7));

-- Location: LCCOMB_X59_Y49_N22
\R3|Q1_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[11]~38_combout\ = (\R2|Q1_real\(11) & ((\R2|Q0_real\(11) & (!\R3|Q1_real[10]~37\)) # (!\R2|Q0_real\(11) & ((\R3|Q1_real[10]~37\) # (GND))))) # (!\R2|Q1_real\(11) & ((\R2|Q0_real\(11) & (\R3|Q1_real[10]~37\ & VCC)) # (!\R2|Q0_real\(11) & 
-- (!\R3|Q1_real[10]~37\))))
-- \R3|Q1_real[11]~39\ = CARRY((\R2|Q1_real\(11) & ((!\R3|Q1_real[10]~37\) # (!\R2|Q0_real\(11)))) # (!\R2|Q1_real\(11) & (!\R2|Q0_real\(11) & !\R3|Q1_real[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(11),
	datab => \R2|Q0_real\(11),
	datad => VCC,
	cin => \R3|Q1_real[10]~37\,
	combout => \R3|Q1_real[11]~38_combout\,
	cout => \R3|Q1_real[11]~39\);

-- Location: FF_X59_Y49_N23
\R3|Q1_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(11));

-- Location: LCCOMB_X59_Y48_N22
\R3|Q3_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[11]~38_combout\ = (\R2|Q3_real\(11) & ((\R2|Q2_real\(11) & (!\R3|Q3_real[10]~37\)) # (!\R2|Q2_real\(11) & ((\R3|Q3_real[10]~37\) # (GND))))) # (!\R2|Q3_real\(11) & ((\R2|Q2_real\(11) & (\R3|Q3_real[10]~37\ & VCC)) # (!\R2|Q2_real\(11) & 
-- (!\R3|Q3_real[10]~37\))))
-- \R3|Q3_real[11]~39\ = CARRY((\R2|Q3_real\(11) & ((!\R3|Q3_real[10]~37\) # (!\R2|Q2_real\(11)))) # (!\R2|Q3_real\(11) & (!\R2|Q2_real\(11) & !\R3|Q3_real[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(11),
	datab => \R2|Q2_real\(11),
	datad => VCC,
	cin => \R3|Q3_real[10]~37\,
	combout => \R3|Q3_real[11]~38_combout\,
	cout => \R3|Q3_real[11]~39\);

-- Location: FF_X59_Y48_N23
\R3|Q3_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(11));

-- Location: LCCOMB_X60_Y48_N10
\L2|b2|u1|Mult0|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\ = \R3|Q3_real\(9) $ (\R3|Q3_real\(11) $ (((\R3|Q3_real\(8) & !\R3|Q3_real\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(8),
	datab => \R3|Q3_real\(10),
	datac => \R3|Q3_real\(9),
	datad => \R3|Q3_real\(11),
	combout => \L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X61_Y48_N6
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\ & ((!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[2][16]~combout\,
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X62_Y48_N22
\R4|Q1_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[11]~38_combout\ = (\R3|Q1_real\(11) & ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q1_real[10]~37\ & VCC)) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q1_real[10]~37\)))) # (!\R3|Q1_real\(11) & ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q1_real[10]~37\)) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q1_real[10]~37\) # (GND)))))
-- \R4|Q1_real[11]~39\ = CARRY((\R3|Q1_real\(11) & (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q1_real[10]~37\)) # (!\R3|Q1_real\(11) & ((!\R4|Q1_real[10]~37\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(11),
	datab => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q1_real[10]~37\,
	combout => \R4|Q1_real[11]~38_combout\,
	cout => \R4|Q1_real[11]~39\);

-- Location: FF_X62_Y48_N23
\R4|Q1_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(11));

-- Location: IOIBUF_X105_Y0_N8
\I4_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(11),
	o => \I4_imag[11]~input_o\);

-- Location: LCCOMB_X81_Y50_N8
\R1|Q4_imag[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[11]~feeder_combout\ = \I4_imag[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[11]~input_o\,
	combout => \R1|Q4_imag[11]~feeder_combout\);

-- Location: FF_X81_Y50_N9
\R1|Q4_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(11));

-- Location: LCCOMB_X77_Y50_N22
\R2|Q4_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[11]~38_combout\ = (\R2|Q4_imag[10]~37\ & (\INV~input_o\ $ ((!\R1|Q4_imag\(11))))) # (!\R2|Q4_imag[10]~37\ & ((\INV~input_o\ $ (\R1|Q4_imag\(11))) # (GND)))
-- \R2|Q4_imag[11]~39\ = CARRY((\INV~input_o\ $ (!\R1|Q4_imag\(11))) # (!\R2|Q4_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q4_imag\(11),
	datad => VCC,
	cin => \R2|Q4_imag[10]~37\,
	combout => \R2|Q4_imag[11]~38_combout\,
	cout => \R2|Q4_imag[11]~39\);

-- Location: FF_X77_Y50_N23
\R2|Q4_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(11));

-- Location: IOIBUF_X115_Y30_N8
\I5_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(11),
	o => \I5_imag[11]~input_o\);

-- Location: LCCOMB_X79_Y50_N24
\R1|Q5_imag[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[11]~feeder_combout\ = \I5_imag[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I5_imag[11]~input_o\,
	combout => \R1|Q5_imag[11]~feeder_combout\);

-- Location: FF_X79_Y50_N25
\R1|Q5_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(11));

-- Location: LCCOMB_X76_Y50_N22
\R2|Q5_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[11]~38_combout\ = (\R2|Q5_imag[10]~37\ & (\R1|Q5_imag\(11) $ ((!\INV~input_o\)))) # (!\R2|Q5_imag[10]~37\ & ((\R1|Q5_imag\(11) $ (\INV~input_o\)) # (GND)))
-- \R2|Q5_imag[11]~39\ = CARRY((\R1|Q5_imag\(11) $ (!\INV~input_o\)) # (!\R2|Q5_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q5_imag\(11),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q5_imag[10]~37\,
	combout => \R2|Q5_imag[11]~38_combout\,
	cout => \R2|Q5_imag[11]~39\);

-- Location: FF_X76_Y50_N23
\R2|Q5_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(11));

-- Location: LCCOMB_X75_Y50_N22
\R3|Q5_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[11]~38_combout\ = (\R2|Q4_imag\(11) & ((\R2|Q5_imag\(11) & (!\R3|Q5_imag[10]~37\)) # (!\R2|Q5_imag\(11) & (\R3|Q5_imag[10]~37\ & VCC)))) # (!\R2|Q4_imag\(11) & ((\R2|Q5_imag\(11) & ((\R3|Q5_imag[10]~37\) # (GND))) # (!\R2|Q5_imag\(11) & 
-- (!\R3|Q5_imag[10]~37\))))
-- \R3|Q5_imag[11]~39\ = CARRY((\R2|Q4_imag\(11) & (\R2|Q5_imag\(11) & !\R3|Q5_imag[10]~37\)) # (!\R2|Q4_imag\(11) & ((\R2|Q5_imag\(11)) # (!\R3|Q5_imag[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(11),
	datab => \R2|Q5_imag\(11),
	datad => VCC,
	cin => \R3|Q5_imag[10]~37\,
	combout => \R3|Q5_imag[11]~38_combout\,
	cout => \R3|Q5_imag[11]~39\);

-- Location: FF_X75_Y50_N23
\R3|Q5_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(11));

-- Location: IOIBUF_X85_Y0_N1
\I7_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(11),
	o => \I7_imag[11]~input_o\);

-- Location: LCCOMB_X77_Y51_N4
\R1|Q7_imag[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[11]~feeder_combout\ = \I7_imag[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_imag[11]~input_o\,
	combout => \R1|Q7_imag[11]~feeder_combout\);

-- Location: FF_X77_Y51_N5
\R1|Q7_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(11));

-- Location: LCCOMB_X76_Y51_N22
\R2|Q7_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[11]~38_combout\ = (\R2|Q7_imag[10]~37\ & (\R1|Q7_imag\(11) $ ((!\INV~input_o\)))) # (!\R2|Q7_imag[10]~37\ & ((\R1|Q7_imag\(11) $ (\INV~input_o\)) # (GND)))
-- \R2|Q7_imag[11]~39\ = CARRY((\R1|Q7_imag\(11) $ (!\INV~input_o\)) # (!\R2|Q7_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q7_imag\(11),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q7_imag[10]~37\,
	combout => \R2|Q7_imag[11]~38_combout\,
	cout => \R2|Q7_imag[11]~39\);

-- Location: FF_X76_Y51_N23
\R2|Q7_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(11));

-- Location: IOIBUF_X0_Y52_N22
\I6_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(11),
	o => \I6_imag[11]~input_o\);

-- Location: LCCOMB_X74_Y52_N30
\R1|Q6_imag[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[11]~feeder_combout\ = \I6_imag[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[11]~input_o\,
	combout => \R1|Q6_imag[11]~feeder_combout\);

-- Location: FF_X74_Y52_N31
\R1|Q6_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(11));

-- Location: LCCOMB_X74_Y51_N22
\R2|Q6_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[11]~38_combout\ = (\R2|Q6_imag[10]~37\ & (\R1|Q6_imag\(11) $ ((!\INV~input_o\)))) # (!\R2|Q6_imag[10]~37\ & ((\R1|Q6_imag\(11) $ (\INV~input_o\)) # (GND)))
-- \R2|Q6_imag[11]~39\ = CARRY((\R1|Q6_imag\(11) $ (!\INV~input_o\)) # (!\R2|Q6_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q6_imag\(11),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q6_imag[10]~37\,
	combout => \R2|Q6_imag[11]~38_combout\,
	cout => \R2|Q6_imag[11]~39\);

-- Location: FF_X74_Y51_N23
\R2|Q6_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(11));

-- Location: LCCOMB_X73_Y53_N22
\R3|Q7_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[11]~38_combout\ = (\R2|Q7_imag\(11) & ((\R2|Q6_imag\(11) & (!\R3|Q7_imag[10]~37\)) # (!\R2|Q6_imag\(11) & ((\R3|Q7_imag[10]~37\) # (GND))))) # (!\R2|Q7_imag\(11) & ((\R2|Q6_imag\(11) & (\R3|Q7_imag[10]~37\ & VCC)) # (!\R2|Q6_imag\(11) & 
-- (!\R3|Q7_imag[10]~37\))))
-- \R3|Q7_imag[11]~39\ = CARRY((\R2|Q7_imag\(11) & ((!\R3|Q7_imag[10]~37\) # (!\R2|Q6_imag\(11)))) # (!\R2|Q7_imag\(11) & (!\R2|Q6_imag\(11) & !\R3|Q7_imag[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(11),
	datab => \R2|Q6_imag\(11),
	datad => VCC,
	cin => \R3|Q7_imag[10]~37\,
	combout => \R3|Q7_imag[11]~38_combout\,
	cout => \R3|Q7_imag[11]~39\);

-- Location: FF_X73_Y53_N23
\R3|Q7_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(11));

-- Location: LCCOMB_X72_Y53_N26
\L2|b4|u1|Mult3|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\ = \R3|Q7_imag\(11) $ (\R3|Q7_imag\(9) $ (((!\R3|Q7_imag\(10) & \R3|Q7_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(11),
	datab => \R3|Q7_imag\(9),
	datac => \R3|Q7_imag\(10),
	datad => \R3|Q7_imag\(8),
	combout => \L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X75_Y53_N22
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\ & 
-- (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\ & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\ & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\ & 
-- !\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|romout[2][16]~combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X74_Y54_N22
\R4|Q5_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[11]~38_combout\ = (\R3|Q5_imag\(11) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q5_imag[10]~37\ & VCC)) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q5_imag[10]~37\)))) # (!\R3|Q5_imag\(11) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q5_imag[10]~37\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q5_imag[10]~37\) # (GND)))))
-- \R4|Q5_imag[11]~39\ = CARRY((\R3|Q5_imag\(11) & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q5_imag[10]~37\)) # (!\R3|Q5_imag\(11) & ((!\R4|Q5_imag[10]~37\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(11),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[10]~37\,
	combout => \R4|Q5_imag[11]~38_combout\,
	cout => \R4|Q5_imag[11]~39\);

-- Location: FF_X74_Y54_N23
\R4|Q5_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(11));

-- Location: LCCOMB_X75_Y54_N6
\L3|b2|u1|Mult1|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\ = \R4|Q5_imag\(11) $ (\R4|Q5_imag\(9) $ (((\R4|Q5_imag\(8) & !\R4|Q5_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(8),
	datab => \R4|Q5_imag\(11),
	datac => \R4|Q5_imag\(9),
	datad => \R4|Q5_imag\(10),
	combout => \L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X79_Y54_N6
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\ & ((!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[2][16]~combout\,
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X80_Y54_N22
\L3|b2|u1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~20_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\L3|b2|u1|Add0~19\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\L3|b2|u1|Add0~19\ $ (GND)))
-- \L3|b2|u1|Add0~21\ = CARRY((!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\L3|b2|u1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~19\,
	combout => \L3|b2|u1|Add0~20_combout\,
	cout => \L3|b2|u1|Add0~21\);

-- Location: LCCOMB_X82_Y54_N22
\R5|Q1_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[11]~38_combout\ = (\R4|Q1_real\(11) & ((\L3|b2|u1|Add0~20_combout\ & (\R5|Q1_real[10]~37\ & VCC)) # (!\L3|b2|u1|Add0~20_combout\ & (!\R5|Q1_real[10]~37\)))) # (!\R4|Q1_real\(11) & ((\L3|b2|u1|Add0~20_combout\ & (!\R5|Q1_real[10]~37\)) # 
-- (!\L3|b2|u1|Add0~20_combout\ & ((\R5|Q1_real[10]~37\) # (GND)))))
-- \R5|Q1_real[11]~39\ = CARRY((\R4|Q1_real\(11) & (!\L3|b2|u1|Add0~20_combout\ & !\R5|Q1_real[10]~37\)) # (!\R4|Q1_real\(11) & ((!\R5|Q1_real[10]~37\) # (!\L3|b2|u1|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(11),
	datab => \L3|b2|u1|Add0~20_combout\,
	datad => VCC,
	cin => \R5|Q1_real[10]~37\,
	combout => \R5|Q1_real[11]~38_combout\,
	cout => \R5|Q1_real[11]~39\);

-- Location: FF_X82_Y54_N23
\R5|Q1_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(11));

-- Location: LCCOMB_X83_Y54_N8
\OUT_COV|O1_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[8]~8_combout\ = (\INV~input_o\ & ((\R5|Q1_real\(11)))) # (!\INV~input_o\ & (\R5|Q1_real\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q1_real\(8),
	datad => \R5|Q1_real\(11),
	combout => \OUT_COV|O1_real[8]~8_combout\);

-- Location: FF_X83_Y54_N9
\R6|Q1_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(8));

-- Location: LCCOMB_X75_Y54_N12
\L3|b2|u1|Mult1|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[2][17]~10_combout\ = (\R4|Q5_imag\(11) & ((\R4|Q5_imag\(10)) # ((\R4|Q5_imag\(8) & \R4|Q5_imag\(9))))) # (!\R4|Q5_imag\(11) & ((\R4|Q5_imag\(9) & ((!\R4|Q5_imag\(10)))) # (!\R4|Q5_imag\(9) & ((\R4|Q5_imag\(8)) # 
-- (\R4|Q5_imag\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(8),
	datab => \R4|Q5_imag\(11),
	datac => \R4|Q5_imag\(9),
	datad => \R4|Q5_imag\(10),
	combout => \L3|b2|u1|Mult1|mult_core|romout[2][17]~10_combout\);

-- Location: LCCOMB_X72_Y53_N12
\L2|b4|u1|Mult3|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[2][17]~10_combout\ = (\R3|Q7_imag\(11) & ((\R3|Q7_imag\(10)) # ((\R3|Q7_imag\(9) & \R3|Q7_imag\(8))))) # (!\R3|Q7_imag\(11) & ((\R3|Q7_imag\(9) & (!\R3|Q7_imag\(10))) # (!\R3|Q7_imag\(9) & ((\R3|Q7_imag\(10)) # 
-- (\R3|Q7_imag\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(11),
	datab => \R3|Q7_imag\(9),
	datac => \R3|Q7_imag\(10),
	datad => \R3|Q7_imag\(8),
	combout => \L2|b4|u1|Mult3|mult_core|romout[2][17]~10_combout\);

-- Location: IOIBUF_X105_Y0_N1
\I7_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(12),
	o => \I7_imag[12]~input_o\);

-- Location: LCCOMB_X77_Y51_N10
\R1|Q7_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[12]~feeder_combout\ = \I7_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_imag[12]~input_o\,
	combout => \R1|Q7_imag[12]~feeder_combout\);

-- Location: FF_X77_Y51_N11
\R1|Q7_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(12));

-- Location: LCCOMB_X76_Y51_N24
\R2|Q7_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[12]~40_combout\ = (\R2|Q7_imag[11]~39\ & ((\INV~input_o\ $ (\R1|Q7_imag\(12))))) # (!\R2|Q7_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q7_imag\(12) $ (VCC))))
-- \R2|Q7_imag[12]~41\ = CARRY((!\R2|Q7_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q7_imag\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q7_imag\(12),
	datad => VCC,
	cin => \R2|Q7_imag[11]~39\,
	combout => \R2|Q7_imag[12]~40_combout\,
	cout => \R2|Q7_imag[12]~41\);

-- Location: FF_X76_Y51_N25
\R2|Q7_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(12));

-- Location: IOIBUF_X115_Y19_N8
\I6_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(12),
	o => \I6_imag[12]~input_o\);

-- Location: LCCOMB_X79_Y51_N26
\R1|Q6_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[12]~feeder_combout\ = \I6_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[12]~input_o\,
	combout => \R1|Q6_imag[12]~feeder_combout\);

-- Location: FF_X79_Y51_N27
\R1|Q6_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(12));

-- Location: LCCOMB_X74_Y51_N24
\R2|Q6_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[12]~40_combout\ = (\R2|Q6_imag[11]~39\ & ((\R1|Q6_imag\(12) $ (\INV~input_o\)))) # (!\R2|Q6_imag[11]~39\ & (\R1|Q6_imag\(12) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q6_imag[12]~41\ = CARRY((!\R2|Q6_imag[11]~39\ & (\R1|Q6_imag\(12) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q6_imag\(12),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q6_imag[11]~39\,
	combout => \R2|Q6_imag[12]~40_combout\,
	cout => \R2|Q6_imag[12]~41\);

-- Location: FF_X74_Y51_N25
\R2|Q6_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(12));

-- Location: LCCOMB_X73_Y53_N24
\R3|Q7_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[12]~40_combout\ = ((\R2|Q7_imag\(12) $ (\R2|Q6_imag\(12) $ (\R3|Q7_imag[11]~39\)))) # (GND)
-- \R3|Q7_imag[12]~41\ = CARRY((\R2|Q7_imag\(12) & (\R2|Q6_imag\(12) & !\R3|Q7_imag[11]~39\)) # (!\R2|Q7_imag\(12) & ((\R2|Q6_imag\(12)) # (!\R3|Q7_imag[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(12),
	datab => \R2|Q6_imag\(12),
	datad => VCC,
	cin => \R3|Q7_imag[11]~39\,
	combout => \R3|Q7_imag[12]~40_combout\,
	cout => \R3|Q7_imag[12]~41\);

-- Location: FF_X73_Y53_N25
\R3|Q7_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(12));

-- Location: LCCOMB_X72_Y53_N2
\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L2|b4|u1|Mult3|mult_core|romout[2][17]~10_combout\ & (\R3|Q7_imag\(12) $ (VCC))) # (!\L2|b4|u1|Mult3|mult_core|romout[2][17]~10_combout\ & (\R3|Q7_imag\(12) & VCC))
-- \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[2][17]~10_combout\ & \R3|Q7_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[2][17]~10_combout\,
	datab => \R3|Q7_imag\(12),
	datad => VCC,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X75_Y53_N24
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: IOIBUF_X83_Y0_N1
\I5_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(12),
	o => \I5_imag[12]~input_o\);

-- Location: LCCOMB_X76_Y47_N18
\R1|Q5_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[12]~feeder_combout\ = \I5_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[12]~input_o\,
	combout => \R1|Q5_imag[12]~feeder_combout\);

-- Location: FF_X76_Y47_N19
\R1|Q5_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(12));

-- Location: LCCOMB_X76_Y50_N24
\R2|Q5_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[12]~40_combout\ = (\R2|Q5_imag[11]~39\ & ((\R1|Q5_imag\(12) $ (\INV~input_o\)))) # (!\R2|Q5_imag[11]~39\ & (\R1|Q5_imag\(12) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q5_imag[12]~41\ = CARRY((!\R2|Q5_imag[11]~39\ & (\R1|Q5_imag\(12) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q5_imag\(12),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q5_imag[11]~39\,
	combout => \R2|Q5_imag[12]~40_combout\,
	cout => \R2|Q5_imag[12]~41\);

-- Location: FF_X76_Y50_N25
\R2|Q5_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(12));

-- Location: IOIBUF_X115_Y11_N1
\I4_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(12),
	o => \I4_imag[12]~input_o\);

-- Location: LCCOMB_X81_Y50_N10
\R1|Q4_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[12]~feeder_combout\ = \I4_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[12]~input_o\,
	combout => \R1|Q4_imag[12]~feeder_combout\);

-- Location: FF_X81_Y50_N11
\R1|Q4_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(12));

-- Location: LCCOMB_X77_Y50_N24
\R2|Q4_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[12]~40_combout\ = (\R2|Q4_imag[11]~39\ & ((\R1|Q4_imag\(12) $ (\INV~input_o\)))) # (!\R2|Q4_imag[11]~39\ & (\R1|Q4_imag\(12) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q4_imag[12]~41\ = CARRY((!\R2|Q4_imag[11]~39\ & (\R1|Q4_imag\(12) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q4_imag\(12),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q4_imag[11]~39\,
	combout => \R2|Q4_imag[12]~40_combout\,
	cout => \R2|Q4_imag[12]~41\);

-- Location: FF_X77_Y50_N25
\R2|Q4_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(12));

-- Location: LCCOMB_X75_Y50_N24
\R3|Q5_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[12]~40_combout\ = ((\R2|Q5_imag\(12) $ (\R2|Q4_imag\(12) $ (\R3|Q5_imag[11]~39\)))) # (GND)
-- \R3|Q5_imag[12]~41\ = CARRY((\R2|Q5_imag\(12) & (\R2|Q4_imag\(12) & !\R3|Q5_imag[11]~39\)) # (!\R2|Q5_imag\(12) & ((\R2|Q4_imag\(12)) # (!\R3|Q5_imag[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(12),
	datab => \R2|Q4_imag\(12),
	datad => VCC,
	cin => \R3|Q5_imag[11]~39\,
	combout => \R3|Q5_imag[12]~40_combout\,
	cout => \R3|Q5_imag[12]~41\);

-- Location: FF_X75_Y50_N25
\R3|Q5_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(12));

-- Location: LCCOMB_X74_Y54_N24
\R4|Q5_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[12]~40_combout\ = ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R3|Q5_imag\(12) $ (!\R4|Q5_imag[11]~39\)))) # (GND)
-- \R4|Q5_imag[12]~41\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\R3|Q5_imag\(12)) # (!\R4|Q5_imag[11]~39\))) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (\R3|Q5_imag\(12) & !\R4|Q5_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R3|Q5_imag\(12),
	datad => VCC,
	cin => \R4|Q5_imag[11]~39\,
	combout => \R4|Q5_imag[12]~40_combout\,
	cout => \R4|Q5_imag[12]~41\);

-- Location: FF_X74_Y54_N25
\R4|Q5_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(12));

-- Location: LCCOMB_X75_Y54_N16
\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L3|b2|u1|Mult1|mult_core|romout[2][17]~10_combout\ & (\R4|Q5_imag\(12) $ (VCC))) # (!\L3|b2|u1|Mult1|mult_core|romout[2][17]~10_combout\ & (\R4|Q5_imag\(12) & VCC))
-- \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[2][17]~10_combout\ & \R4|Q5_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[2][17]~10_combout\,
	datab => \R4|Q5_imag\(12),
	datad => VCC,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X79_Y54_N8
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X80_Y54_N24
\L3|b2|u1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~22_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\L3|b2|u1|Add0~21\) # (GND))) # (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (!\L3|b2|u1|Add0~21\))
-- \L3|b2|u1|Add0~23\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\L3|b2|u1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~21\,
	combout => \L3|b2|u1|Add0~22_combout\,
	cout => \L3|b2|u1|Add0~23\);

-- Location: LCCOMB_X60_Y48_N0
\L2|b2|u1|Mult0|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[2][17]~10_combout\ = (\R3|Q3_real\(10) & (((\R3|Q3_real\(11)) # (!\R3|Q3_real\(9))))) # (!\R3|Q3_real\(10) & ((\R3|Q3_real\(8) & ((\R3|Q3_real\(9)) # (!\R3|Q3_real\(11)))) # (!\R3|Q3_real\(8) & (\R3|Q3_real\(9) & 
-- !\R3|Q3_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(8),
	datab => \R3|Q3_real\(10),
	datac => \R3|Q3_real\(9),
	datad => \R3|Q3_real\(11),
	combout => \L2|b2|u1|Mult0|mult_core|romout[2][17]~10_combout\);

-- Location: LCCOMB_X59_Y48_N24
\R3|Q3_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[12]~40_combout\ = ((\R2|Q3_real\(12) $ (\R2|Q2_real\(12) $ (\R3|Q3_real[11]~39\)))) # (GND)
-- \R3|Q3_real[12]~41\ = CARRY((\R2|Q3_real\(12) & (\R2|Q2_real\(12) & !\R3|Q3_real[11]~39\)) # (!\R2|Q3_real\(12) & ((\R2|Q2_real\(12)) # (!\R3|Q3_real[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(12),
	datab => \R2|Q2_real\(12),
	datad => VCC,
	cin => \R3|Q3_real[11]~39\,
	combout => \R3|Q3_real[12]~40_combout\,
	cout => \R3|Q3_real[12]~41\);

-- Location: FF_X59_Y48_N25
\R3|Q3_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(12));

-- Location: LCCOMB_X60_Y47_N8
\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L2|b2|u1|Mult0|mult_core|romout[2][17]~10_combout\ & (\R3|Q3_real\(12) $ (VCC))) # (!\L2|b2|u1|Mult0|mult_core|romout[2][17]~10_combout\ & (\R3|Q3_real\(12) & VCC))
-- \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[2][17]~10_combout\ & \R3|Q3_real\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[2][17]~10_combout\,
	datab => \R3|Q3_real\(12),
	datad => VCC,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X61_Y48_N8
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X59_Y49_N24
\R3|Q1_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[12]~40_combout\ = ((\R2|Q1_real\(12) $ (\R2|Q0_real\(12) $ (\R3|Q1_real[11]~39\)))) # (GND)
-- \R3|Q1_real[12]~41\ = CARRY((\R2|Q1_real\(12) & (\R2|Q0_real\(12) & !\R3|Q1_real[11]~39\)) # (!\R2|Q1_real\(12) & ((\R2|Q0_real\(12)) # (!\R3|Q1_real[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(12),
	datab => \R2|Q0_real\(12),
	datad => VCC,
	cin => \R3|Q1_real[11]~39\,
	combout => \R3|Q1_real[12]~40_combout\,
	cout => \R3|Q1_real[12]~41\);

-- Location: FF_X59_Y49_N25
\R3|Q1_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(12));

-- Location: LCCOMB_X62_Y48_N24
\R4|Q1_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[12]~40_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R3|Q1_real\(12) $ (!\R4|Q1_real[11]~39\)))) # (GND)
-- \R4|Q1_real[12]~41\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\R3|Q1_real\(12)) # (!\R4|Q1_real[11]~39\))) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (\R3|Q1_real\(12) & !\R4|Q1_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R3|Q1_real\(12),
	datad => VCC,
	cin => \R4|Q1_real[11]~39\,
	combout => \R4|Q1_real[12]~40_combout\,
	cout => \R4|Q1_real[12]~41\);

-- Location: FF_X62_Y48_N25
\R4|Q1_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(12));

-- Location: LCCOMB_X82_Y54_N24
\R5|Q1_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[12]~40_combout\ = ((\L3|b2|u1|Add0~22_combout\ $ (\R4|Q1_real\(12) $ (!\R5|Q1_real[11]~39\)))) # (GND)
-- \R5|Q1_real[12]~41\ = CARRY((\L3|b2|u1|Add0~22_combout\ & ((\R4|Q1_real\(12)) # (!\R5|Q1_real[11]~39\))) # (!\L3|b2|u1|Add0~22_combout\ & (\R4|Q1_real\(12) & !\R5|Q1_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~22_combout\,
	datab => \R4|Q1_real\(12),
	datad => VCC,
	cin => \R5|Q1_real[11]~39\,
	combout => \R5|Q1_real[12]~40_combout\,
	cout => \R5|Q1_real[12]~41\);

-- Location: FF_X82_Y54_N25
\R5|Q1_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(12));

-- Location: LCCOMB_X83_Y54_N30
\OUT_COV|O1_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[9]~9_combout\ = (\INV~input_o\ & (\R5|Q1_real\(12))) # (!\INV~input_o\ & ((\R5|Q1_real\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_real\(12),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(9),
	combout => \OUT_COV|O1_real[9]~9_combout\);

-- Location: FF_X83_Y54_N31
\R6|Q1_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(9));

-- Location: IOIBUF_X115_Y14_N8
\I5_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(13),
	o => \I5_imag[13]~input_o\);

-- Location: LCCOMB_X84_Y50_N22
\R1|Q5_imag[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[13]~feeder_combout\ = \I5_imag[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[13]~input_o\,
	combout => \R1|Q5_imag[13]~feeder_combout\);

-- Location: FF_X84_Y50_N23
\R1|Q5_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(13));

-- Location: LCCOMB_X76_Y50_N26
\R2|Q5_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[13]~42_combout\ = (\R2|Q5_imag[12]~41\ & (\R1|Q5_imag\(13) $ ((!\INV~input_o\)))) # (!\R2|Q5_imag[12]~41\ & ((\R1|Q5_imag\(13) $ (\INV~input_o\)) # (GND)))
-- \R2|Q5_imag[13]~43\ = CARRY((\R1|Q5_imag\(13) $ (!\INV~input_o\)) # (!\R2|Q5_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q5_imag\(13),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q5_imag[12]~41\,
	combout => \R2|Q5_imag[13]~42_combout\,
	cout => \R2|Q5_imag[13]~43\);

-- Location: FF_X76_Y50_N27
\R2|Q5_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(13));

-- Location: IOIBUF_X85_Y73_N22
\I4_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(13),
	o => \I4_imag[13]~input_o\);

-- Location: LCCOMB_X81_Y50_N12
\R1|Q4_imag[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[13]~feeder_combout\ = \I4_imag[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_imag[13]~input_o\,
	combout => \R1|Q4_imag[13]~feeder_combout\);

-- Location: FF_X81_Y50_N13
\R1|Q4_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(13));

-- Location: LCCOMB_X77_Y50_N26
\R2|Q4_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[13]~42_combout\ = (\R2|Q4_imag[12]~41\ & (\R1|Q4_imag\(13) $ ((!\INV~input_o\)))) # (!\R2|Q4_imag[12]~41\ & ((\R1|Q4_imag\(13) $ (\INV~input_o\)) # (GND)))
-- \R2|Q4_imag[13]~43\ = CARRY((\R1|Q4_imag\(13) $ (!\INV~input_o\)) # (!\R2|Q4_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q4_imag\(13),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q4_imag[12]~41\,
	combout => \R2|Q4_imag[13]~42_combout\,
	cout => \R2|Q4_imag[13]~43\);

-- Location: FF_X77_Y50_N27
\R2|Q4_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(13));

-- Location: LCCOMB_X75_Y50_N26
\R3|Q5_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[13]~42_combout\ = (\R2|Q5_imag\(13) & ((\R2|Q4_imag\(13) & (!\R3|Q5_imag[12]~41\)) # (!\R2|Q4_imag\(13) & ((\R3|Q5_imag[12]~41\) # (GND))))) # (!\R2|Q5_imag\(13) & ((\R2|Q4_imag\(13) & (\R3|Q5_imag[12]~41\ & VCC)) # (!\R2|Q4_imag\(13) & 
-- (!\R3|Q5_imag[12]~41\))))
-- \R3|Q5_imag[13]~43\ = CARRY((\R2|Q5_imag\(13) & ((!\R3|Q5_imag[12]~41\) # (!\R2|Q4_imag\(13)))) # (!\R2|Q5_imag\(13) & (!\R2|Q4_imag\(13) & !\R3|Q5_imag[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(13),
	datab => \R2|Q4_imag\(13),
	datad => VCC,
	cin => \R3|Q5_imag[12]~41\,
	combout => \R3|Q5_imag[13]~42_combout\,
	cout => \R3|Q5_imag[13]~43\);

-- Location: FF_X75_Y50_N27
\R3|Q5_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(13));

-- Location: LCCOMB_X72_Y53_N30
\L2|b4|u1|Mult3|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\ = (\R3|Q7_imag\(10) & (((!\R3|Q7_imag\(11))))) # (!\R3|Q7_imag\(10) & ((\R3|Q7_imag\(9) & ((!\R3|Q7_imag\(8)) # (!\R3|Q7_imag\(11)))) # (!\R3|Q7_imag\(9) & ((\R3|Q7_imag\(11)) # (\R3|Q7_imag\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(10),
	datab => \R3|Q7_imag\(9),
	datac => \R3|Q7_imag\(11),
	datad => \R3|Q7_imag\(8),
	combout => \L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\);

-- Location: IOIBUF_X115_Y40_N8
\I6_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(13),
	o => \I6_imag[13]~input_o\);

-- Location: LCCOMB_X79_Y51_N22
\R1|Q6_imag[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[13]~feeder_combout\ = \I6_imag[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[13]~input_o\,
	combout => \R1|Q6_imag[13]~feeder_combout\);

-- Location: FF_X79_Y51_N23
\R1|Q6_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(13));

-- Location: LCCOMB_X74_Y51_N26
\R2|Q6_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[13]~42_combout\ = (\R2|Q6_imag[12]~41\ & (\INV~input_o\ $ ((!\R1|Q6_imag\(13))))) # (!\R2|Q6_imag[12]~41\ & ((\INV~input_o\ $ (\R1|Q6_imag\(13))) # (GND)))
-- \R2|Q6_imag[13]~43\ = CARRY((\INV~input_o\ $ (!\R1|Q6_imag\(13))) # (!\R2|Q6_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q6_imag\(13),
	datad => VCC,
	cin => \R2|Q6_imag[12]~41\,
	combout => \R2|Q6_imag[13]~42_combout\,
	cout => \R2|Q6_imag[13]~43\);

-- Location: FF_X74_Y51_N27
\R2|Q6_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(13));

-- Location: IOIBUF_X115_Y24_N1
\I7_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(13),
	o => \I7_imag[13]~input_o\);

-- Location: LCCOMB_X79_Y51_N12
\R1|Q7_imag[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[13]~feeder_combout\ = \I7_imag[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_imag[13]~input_o\,
	combout => \R1|Q7_imag[13]~feeder_combout\);

-- Location: FF_X79_Y51_N13
\R1|Q7_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(13));

-- Location: LCCOMB_X76_Y51_N26
\R2|Q7_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[13]~42_combout\ = (\R2|Q7_imag[12]~41\ & (\R1|Q7_imag\(13) $ ((!\INV~input_o\)))) # (!\R2|Q7_imag[12]~41\ & ((\R1|Q7_imag\(13) $ (\INV~input_o\)) # (GND)))
-- \R2|Q7_imag[13]~43\ = CARRY((\R1|Q7_imag\(13) $ (!\INV~input_o\)) # (!\R2|Q7_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q7_imag\(13),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q7_imag[12]~41\,
	combout => \R2|Q7_imag[13]~42_combout\,
	cout => \R2|Q7_imag[13]~43\);

-- Location: FF_X76_Y51_N27
\R2|Q7_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(13));

-- Location: LCCOMB_X73_Y53_N26
\R3|Q7_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[13]~42_combout\ = (\R2|Q6_imag\(13) & ((\R2|Q7_imag\(13) & (!\R3|Q7_imag[12]~41\)) # (!\R2|Q7_imag\(13) & (\R3|Q7_imag[12]~41\ & VCC)))) # (!\R2|Q6_imag\(13) & ((\R2|Q7_imag\(13) & ((\R3|Q7_imag[12]~41\) # (GND))) # (!\R2|Q7_imag\(13) & 
-- (!\R3|Q7_imag[12]~41\))))
-- \R3|Q7_imag[13]~43\ = CARRY((\R2|Q6_imag\(13) & (\R2|Q7_imag\(13) & !\R3|Q7_imag[12]~41\)) # (!\R2|Q6_imag\(13) & ((\R2|Q7_imag\(13)) # (!\R3|Q7_imag[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(13),
	datab => \R2|Q7_imag\(13),
	datad => VCC,
	cin => \R3|Q7_imag[12]~41\,
	combout => \R3|Q7_imag[13]~42_combout\,
	cout => \R3|Q7_imag[13]~43\);

-- Location: FF_X73_Y53_N27
\R3|Q7_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(13));

-- Location: LCCOMB_X72_Y53_N4
\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\ & ((\R3|Q7_imag\(13) & (\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q7_imag\(13) & 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\ & ((\R3|Q7_imag\(13) & (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R3|Q7_imag\(13) & 
-- ((\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\ & (!\R3|Q7_imag\(13) & !\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\ & ((!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\R3|Q7_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[2][18]~11_combout\,
	datab => \R3|Q7_imag\(13),
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X75_Y53_N26
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X74_Y54_N26
\R4|Q5_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[13]~42_combout\ = (\R3|Q5_imag\(13) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\R4|Q5_imag[12]~41\ & VCC)) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q5_imag[12]~41\)))) # (!\R3|Q5_imag\(13) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q5_imag[12]~41\)) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q5_imag[12]~41\) # (GND)))))
-- \R4|Q5_imag[13]~43\ = CARRY((\R3|Q5_imag\(13) & (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R4|Q5_imag[12]~41\)) # (!\R3|Q5_imag\(13) & ((!\R4|Q5_imag[12]~41\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(13),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[12]~41\,
	combout => \R4|Q5_imag[13]~42_combout\,
	cout => \R4|Q5_imag[13]~43\);

-- Location: FF_X74_Y54_N27
\R4|Q5_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(13));

-- Location: LCCOMB_X75_Y54_N14
\L3|b2|u1|Mult1|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\ = (\R4|Q5_imag\(10) & (((!\R4|Q5_imag\(11))))) # (!\R4|Q5_imag\(10) & ((\R4|Q5_imag\(8) & ((!\R4|Q5_imag\(11)) # (!\R4|Q5_imag\(9)))) # (!\R4|Q5_imag\(8) & ((\R4|Q5_imag\(9)) # (\R4|Q5_imag\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(8),
	datab => \R4|Q5_imag\(10),
	datac => \R4|Q5_imag\(9),
	datad => \R4|Q5_imag\(11),
	combout => \L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\);

-- Location: LCCOMB_X75_Y54_N18
\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\R4|Q5_imag\(13) & ((\L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\ & (\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\R4|Q5_imag\(13) & ((\L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\ & 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\R4|Q5_imag\(13) & (!\L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\ & !\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R4|Q5_imag\(13) & 
-- ((!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(13),
	datab => \L3|b2|u1|Mult1|mult_core|romout[2][18]~11_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X79_Y54_N10
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X80_Y54_N26
\L3|b2|u1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~24_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\L3|b2|u1|Add0~23\ & VCC)) # (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\L3|b2|u1|Add0~23\ $ (GND)))
-- \L3|b2|u1|Add0~25\ = CARRY((!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\L3|b2|u1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~23\,
	combout => \L3|b2|u1|Add0~24_combout\,
	cout => \L3|b2|u1|Add0~25\);

-- Location: LCCOMB_X59_Y48_N26
\R3|Q3_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[13]~42_combout\ = (\R2|Q3_real\(13) & ((\R2|Q2_real\(13) & (!\R3|Q3_real[12]~41\)) # (!\R2|Q2_real\(13) & ((\R3|Q3_real[12]~41\) # (GND))))) # (!\R2|Q3_real\(13) & ((\R2|Q2_real\(13) & (\R3|Q3_real[12]~41\ & VCC)) # (!\R2|Q2_real\(13) & 
-- (!\R3|Q3_real[12]~41\))))
-- \R3|Q3_real[13]~43\ = CARRY((\R2|Q3_real\(13) & ((!\R3|Q3_real[12]~41\) # (!\R2|Q2_real\(13)))) # (!\R2|Q3_real\(13) & (!\R2|Q2_real\(13) & !\R3|Q3_real[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_real\(13),
	datab => \R2|Q2_real\(13),
	datad => VCC,
	cin => \R3|Q3_real[12]~41\,
	combout => \R3|Q3_real[13]~42_combout\,
	cout => \R3|Q3_real[13]~43\);

-- Location: FF_X59_Y48_N27
\R3|Q3_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(13));

-- Location: LCCOMB_X60_Y47_N0
\L2|b2|u1|Mult0|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\ = (\R3|Q3_real\(10) & (((!\R3|Q3_real\(11))))) # (!\R3|Q3_real\(10) & ((\R3|Q3_real\(8) & ((!\R3|Q3_real\(11)) # (!\R3|Q3_real\(9)))) # (!\R3|Q3_real\(8) & ((\R3|Q3_real\(9)) # (\R3|Q3_real\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(10),
	datab => \R3|Q3_real\(8),
	datac => \R3|Q3_real\(9),
	datad => \R3|Q3_real\(11),
	combout => \L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\);

-- Location: LCCOMB_X60_Y47_N10
\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\R3|Q3_real\(13) & ((\L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\ & (\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\R3|Q3_real\(13) & ((\L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\ & 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\R3|Q3_real\(13) & (!\L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\ & !\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R3|Q3_real\(13) & 
-- ((!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(13),
	datab => \L2|b2|u1|Mult0|mult_core|romout[2][18]~11_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X61_Y48_N10
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X59_Y49_N26
\R3|Q1_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[13]~42_combout\ = (\R2|Q1_real\(13) & ((\R2|Q0_real\(13) & (!\R3|Q1_real[12]~41\)) # (!\R2|Q0_real\(13) & ((\R3|Q1_real[12]~41\) # (GND))))) # (!\R2|Q1_real\(13) & ((\R2|Q0_real\(13) & (\R3|Q1_real[12]~41\ & VCC)) # (!\R2|Q0_real\(13) & 
-- (!\R3|Q1_real[12]~41\))))
-- \R3|Q1_real[13]~43\ = CARRY((\R2|Q1_real\(13) & ((!\R3|Q1_real[12]~41\) # (!\R2|Q0_real\(13)))) # (!\R2|Q1_real\(13) & (!\R2|Q0_real\(13) & !\R3|Q1_real[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(13),
	datab => \R2|Q0_real\(13),
	datad => VCC,
	cin => \R3|Q1_real[12]~41\,
	combout => \R3|Q1_real[13]~42_combout\,
	cout => \R3|Q1_real[13]~43\);

-- Location: FF_X59_Y49_N27
\R3|Q1_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(13));

-- Location: LCCOMB_X62_Y48_N26
\R4|Q1_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[13]~42_combout\ = (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q1_real\(13) & (\R4|Q1_real[12]~41\ & VCC)) # (!\R3|Q1_real\(13) & (!\R4|Q1_real[12]~41\)))) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q1_real\(13) & (!\R4|Q1_real[12]~41\)) # (!\R3|Q1_real\(13) & ((\R4|Q1_real[12]~41\) # (GND)))))
-- \R4|Q1_real[13]~43\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R3|Q1_real\(13) & !\R4|Q1_real[12]~41\)) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- ((!\R4|Q1_real[12]~41\) # (!\R3|Q1_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R3|Q1_real\(13),
	datad => VCC,
	cin => \R4|Q1_real[12]~41\,
	combout => \R4|Q1_real[13]~42_combout\,
	cout => \R4|Q1_real[13]~43\);

-- Location: FF_X62_Y48_N27
\R4|Q1_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(13));

-- Location: LCCOMB_X82_Y54_N26
\R5|Q1_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[13]~42_combout\ = (\L3|b2|u1|Add0~24_combout\ & ((\R4|Q1_real\(13) & (\R5|Q1_real[12]~41\ & VCC)) # (!\R4|Q1_real\(13) & (!\R5|Q1_real[12]~41\)))) # (!\L3|b2|u1|Add0~24_combout\ & ((\R4|Q1_real\(13) & (!\R5|Q1_real[12]~41\)) # 
-- (!\R4|Q1_real\(13) & ((\R5|Q1_real[12]~41\) # (GND)))))
-- \R5|Q1_real[13]~43\ = CARRY((\L3|b2|u1|Add0~24_combout\ & (!\R4|Q1_real\(13) & !\R5|Q1_real[12]~41\)) # (!\L3|b2|u1|Add0~24_combout\ & ((!\R5|Q1_real[12]~41\) # (!\R4|Q1_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~24_combout\,
	datab => \R4|Q1_real\(13),
	datad => VCC,
	cin => \R5|Q1_real[12]~41\,
	combout => \R5|Q1_real[13]~42_combout\,
	cout => \R5|Q1_real[13]~43\);

-- Location: FF_X82_Y54_N27
\R5|Q1_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(13));

-- Location: LCCOMB_X83_Y54_N26
\OUT_COV|O1_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[10]~10_combout\ = (\INV~input_o\ & (\R5|Q1_real\(13))) # (!\INV~input_o\ & ((\R5|Q1_real\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_real\(13),
	datab => \INV~input_o\,
	datad => \R5|Q1_real\(10),
	combout => \OUT_COV|O1_real[10]~10_combout\);

-- Location: LCCOMB_X83_Y50_N12
\R6|Q1_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q1_real[10]~feeder_combout\ = \OUT_COV|O1_real[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \OUT_COV|O1_real[10]~10_combout\,
	combout => \R6|Q1_real[10]~feeder_combout\);

-- Location: FF_X83_Y50_N13
\R6|Q1_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q1_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(10));

-- Location: IOIBUF_X115_Y66_N22
\I4_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(14),
	o => \I4_imag[14]~input_o\);

-- Location: LCCOMB_X81_Y50_N26
\R1|Q4_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[14]~feeder_combout\ = \I4_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I4_imag[14]~input_o\,
	combout => \R1|Q4_imag[14]~feeder_combout\);

-- Location: FF_X81_Y50_N27
\R1|Q4_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(14));

-- Location: LCCOMB_X77_Y50_N28
\R2|Q4_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[14]~44_combout\ = (\R2|Q4_imag[13]~43\ & ((\INV~input_o\ $ (\R1|Q4_imag\(14))))) # (!\R2|Q4_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q4_imag\(14) $ (VCC))))
-- \R2|Q4_imag[14]~45\ = CARRY((!\R2|Q4_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q4_imag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q4_imag\(14),
	datad => VCC,
	cin => \R2|Q4_imag[13]~43\,
	combout => \R2|Q4_imag[14]~44_combout\,
	cout => \R2|Q4_imag[14]~45\);

-- Location: FF_X77_Y50_N29
\R2|Q4_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(14));

-- Location: IOIBUF_X83_Y0_N15
\I5_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(14),
	o => \I5_imag[14]~input_o\);

-- Location: LCCOMB_X80_Y50_N6
\R1|Q5_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[14]~feeder_combout\ = \I5_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I5_imag[14]~input_o\,
	combout => \R1|Q5_imag[14]~feeder_combout\);

-- Location: FF_X80_Y50_N7
\R1|Q5_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(14));

-- Location: LCCOMB_X76_Y50_N28
\R2|Q5_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[14]~44_combout\ = (\R2|Q5_imag[13]~43\ & ((\R1|Q5_imag\(14) $ (\INV~input_o\)))) # (!\R2|Q5_imag[13]~43\ & (\R1|Q5_imag\(14) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q5_imag[14]~45\ = CARRY((!\R2|Q5_imag[13]~43\ & (\R1|Q5_imag\(14) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q5_imag\(14),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q5_imag[13]~43\,
	combout => \R2|Q5_imag[14]~44_combout\,
	cout => \R2|Q5_imag[14]~45\);

-- Location: FF_X76_Y50_N29
\R2|Q5_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(14));

-- Location: LCCOMB_X75_Y50_N28
\R3|Q5_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[14]~44_combout\ = ((\R2|Q4_imag\(14) $ (\R2|Q5_imag\(14) $ (\R3|Q5_imag[13]~43\)))) # (GND)
-- \R3|Q5_imag[14]~45\ = CARRY((\R2|Q4_imag\(14) & ((!\R3|Q5_imag[13]~43\) # (!\R2|Q5_imag\(14)))) # (!\R2|Q4_imag\(14) & (!\R2|Q5_imag\(14) & !\R3|Q5_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(14),
	datab => \R2|Q5_imag\(14),
	datad => VCC,
	cin => \R3|Q5_imag[13]~43\,
	combout => \R3|Q5_imag[14]~44_combout\,
	cout => \R3|Q5_imag[14]~45\);

-- Location: FF_X75_Y50_N29
\R3|Q5_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(14));

-- Location: LCCOMB_X72_Y53_N22
\L2|b4|u1|Mult3|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\ = (\R3|Q7_imag\(11)) # ((\R3|Q7_imag\(9)) # ((\R3|Q7_imag\(10)) # (\R3|Q7_imag\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(11),
	datab => \R3|Q7_imag\(9),
	datac => \R3|Q7_imag\(10),
	datad => \R3|Q7_imag\(8),
	combout => \L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\);

-- Location: IOIBUF_X115_Y59_N22
\I6_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(14),
	o => \I6_imag[14]~input_o\);

-- Location: LCCOMB_X79_Y51_N2
\R1|Q6_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[14]~feeder_combout\ = \I6_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[14]~input_o\,
	combout => \R1|Q6_imag[14]~feeder_combout\);

-- Location: FF_X79_Y51_N3
\R1|Q6_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(14));

-- Location: LCCOMB_X74_Y51_N28
\R2|Q6_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[14]~44_combout\ = (\R2|Q6_imag[13]~43\ & ((\R1|Q6_imag\(14) $ (\INV~input_o\)))) # (!\R2|Q6_imag[13]~43\ & (\R1|Q6_imag\(14) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q6_imag[14]~45\ = CARRY((!\R2|Q6_imag[13]~43\ & (\R1|Q6_imag\(14) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q6_imag\(14),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q6_imag[13]~43\,
	combout => \R2|Q6_imag[14]~44_combout\,
	cout => \R2|Q6_imag[14]~45\);

-- Location: FF_X74_Y51_N29
\R2|Q6_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(14));

-- Location: IOIBUF_X107_Y73_N22
\I7_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(14),
	o => \I7_imag[14]~input_o\);

-- Location: LCCOMB_X79_Y51_N24
\R1|Q7_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[14]~feeder_combout\ = \I7_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I7_imag[14]~input_o\,
	combout => \R1|Q7_imag[14]~feeder_combout\);

-- Location: FF_X79_Y51_N25
\R1|Q7_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(14));

-- Location: LCCOMB_X76_Y51_N28
\R2|Q7_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[14]~44_combout\ = (\R2|Q7_imag[13]~43\ & ((\R1|Q7_imag\(14) $ (\INV~input_o\)))) # (!\R2|Q7_imag[13]~43\ & (\R1|Q7_imag\(14) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q7_imag[14]~45\ = CARRY((!\R2|Q7_imag[13]~43\ & (\R1|Q7_imag\(14) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q7_imag\(14),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q7_imag[13]~43\,
	combout => \R2|Q7_imag[14]~44_combout\,
	cout => \R2|Q7_imag[14]~45\);

-- Location: FF_X76_Y51_N29
\R2|Q7_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(14));

-- Location: LCCOMB_X73_Y53_N28
\R3|Q7_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[14]~44_combout\ = ((\R2|Q6_imag\(14) $ (\R2|Q7_imag\(14) $ (\R3|Q7_imag[13]~43\)))) # (GND)
-- \R3|Q7_imag[14]~45\ = CARRY((\R2|Q6_imag\(14) & ((!\R3|Q7_imag[13]~43\) # (!\R2|Q7_imag\(14)))) # (!\R2|Q6_imag\(14) & (!\R2|Q7_imag\(14) & !\R3|Q7_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(14),
	datab => \R2|Q7_imag\(14),
	datad => VCC,
	cin => \R3|Q7_imag[13]~43\,
	combout => \R3|Q7_imag[14]~44_combout\,
	cout => \R3|Q7_imag[14]~45\);

-- Location: FF_X73_Y53_N29
\R3|Q7_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(14));

-- Location: LCCOMB_X72_Y53_N28
\L2|b4|u1|Mult3|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[3][15]~12_combout\ = \R3|Q7_imag\(14) $ (\R3|Q7_imag\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q7_imag\(14),
	datad => \R3|Q7_imag\(12),
	combout => \L2|b4|u1|Mult3|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X72_Y53_N6
\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\ $ (\L2|b4|u1|Mult3|mult_core|romout[3][15]~12_combout\ $ 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\ & ((\L2|b4|u1|Mult3|mult_core|romout[3][15]~12_combout\) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\ & (\L2|b4|u1|Mult3|mult_core|romout[3][15]~12_combout\ & !\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|romout[3][15]~12_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X75_Y53_N28
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X74_Y54_N28
\R4|Q5_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[14]~44_combout\ = ((\R3|Q5_imag\(14) $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (!\R4|Q5_imag[13]~43\)))) # (GND)
-- \R4|Q5_imag[14]~45\ = CARRY((\R3|Q5_imag\(14) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\R4|Q5_imag[13]~43\))) # (!\R3|Q5_imag\(14) & 
-- (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R4|Q5_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(14),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R4|Q5_imag[13]~43\,
	combout => \R4|Q5_imag[14]~44_combout\,
	cout => \R4|Q5_imag[14]~45\);

-- Location: FF_X74_Y54_N29
\R4|Q5_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(14));

-- Location: LCCOMB_X75_Y54_N4
\L3|b2|u1|Mult1|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[3][15]~12_combout\ = \R4|Q5_imag\(12) $ (\R4|Q5_imag\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q5_imag\(12),
	datad => \R4|Q5_imag\(14),
	combout => \L3|b2|u1|Mult1|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X75_Y54_N2
\L3|b2|u1|Mult1|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\ = (\R4|Q5_imag\(8)) # ((\R4|Q5_imag\(10)) # ((\R4|Q5_imag\(9)) # (\R4|Q5_imag\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(8),
	datab => \R4|Q5_imag\(10),
	datac => \R4|Q5_imag\(9),
	datad => \R4|Q5_imag\(11),
	combout => \L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\);

-- Location: LCCOMB_X75_Y54_N20
\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L3|b2|u1|Mult1|mult_core|romout[3][15]~12_combout\ $ (\L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\ $ 
-- (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L3|b2|u1|Mult1|mult_core|romout[3][15]~12_combout\ & ((\L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L3|b2|u1|Mult1|mult_core|romout[3][15]~12_combout\ & (\L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\ & !\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|romout[3][15]~12_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X79_Y54_N12
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X80_Y54_N28
\L3|b2|u1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~26_combout\ = (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Add0~25\) # (GND))) # (!\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\L3|b2|u1|Add0~25\))
-- \L3|b2|u1|Add0~27\ = CARRY((\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\L3|b2|u1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Add0~25\,
	combout => \L3|b2|u1|Add0~26_combout\,
	cout => \L3|b2|u1|Add0~27\);

-- Location: LCCOMB_X59_Y48_N28
\R3|Q3_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[14]~44_combout\ = ((\R2|Q2_real\(14) $ (\R2|Q3_real\(14) $ (\R3|Q3_real[13]~43\)))) # (GND)
-- \R3|Q3_real[14]~45\ = CARRY((\R2|Q2_real\(14) & ((!\R3|Q3_real[13]~43\) # (!\R2|Q3_real\(14)))) # (!\R2|Q2_real\(14) & (!\R2|Q3_real\(14) & !\R3|Q3_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(14),
	datab => \R2|Q3_real\(14),
	datad => VCC,
	cin => \R3|Q3_real[13]~43\,
	combout => \R3|Q3_real[14]~44_combout\,
	cout => \R3|Q3_real[14]~45\);

-- Location: FF_X59_Y48_N29
\R3|Q3_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(14));

-- Location: LCCOMB_X60_Y47_N30
\L2|b2|u1|Mult0|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[3][15]~12_combout\ = \R3|Q3_real\(14) $ (\R3|Q3_real\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q3_real\(14),
	datad => \R3|Q3_real\(12),
	combout => \L2|b2|u1|Mult0|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X60_Y47_N4
\L2|b2|u1|Mult0|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\ = (\R3|Q3_real\(10)) # ((\R3|Q3_real\(8)) # ((\R3|Q3_real\(9)) # (\R3|Q3_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(10),
	datab => \R3|Q3_real\(8),
	datac => \R3|Q3_real\(9),
	datad => \R3|Q3_real\(11),
	combout => \L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\);

-- Location: LCCOMB_X60_Y47_N12
\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L2|b2|u1|Mult0|mult_core|romout[3][15]~12_combout\ $ (\L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\ $ 
-- (!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[3][15]~12_combout\ & ((\L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L2|b2|u1|Mult0|mult_core|romout[3][15]~12_combout\ & (\L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\ & !\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[3][15]~12_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X61_Y48_N12
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X59_Y49_N28
\R3|Q1_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[14]~44_combout\ = ((\R2|Q1_real\(14) $ (\R2|Q0_real\(14) $ (\R3|Q1_real[13]~43\)))) # (GND)
-- \R3|Q1_real[14]~45\ = CARRY((\R2|Q1_real\(14) & (\R2|Q0_real\(14) & !\R3|Q1_real[13]~43\)) # (!\R2|Q1_real\(14) & ((\R2|Q0_real\(14)) # (!\R3|Q1_real[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_real\(14),
	datab => \R2|Q0_real\(14),
	datad => VCC,
	cin => \R3|Q1_real[13]~43\,
	combout => \R3|Q1_real[14]~44_combout\,
	cout => \R3|Q1_real[14]~45\);

-- Location: FF_X59_Y49_N29
\R3|Q1_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(14));

-- Location: LCCOMB_X62_Y48_N28
\R4|Q1_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[14]~44_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R3|Q1_real\(14) $ (!\R4|Q1_real[13]~43\)))) # (GND)
-- \R4|Q1_real[14]~45\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\R3|Q1_real\(14)) # (!\R4|Q1_real[13]~43\))) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\R3|Q1_real\(14) & !\R4|Q1_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \R3|Q1_real\(14),
	datad => VCC,
	cin => \R4|Q1_real[13]~43\,
	combout => \R4|Q1_real[14]~44_combout\,
	cout => \R4|Q1_real[14]~45\);

-- Location: FF_X62_Y48_N29
\R4|Q1_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(14));

-- Location: LCCOMB_X82_Y54_N28
\R5|Q1_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[14]~44_combout\ = ((\L3|b2|u1|Add0~26_combout\ $ (\R4|Q1_real\(14) $ (!\R5|Q1_real[13]~43\)))) # (GND)
-- \R5|Q1_real[14]~45\ = CARRY((\L3|b2|u1|Add0~26_combout\ & ((\R4|Q1_real\(14)) # (!\R5|Q1_real[13]~43\))) # (!\L3|b2|u1|Add0~26_combout\ & (\R4|Q1_real\(14) & !\R5|Q1_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~26_combout\,
	datab => \R4|Q1_real\(14),
	datad => VCC,
	cin => \R5|Q1_real[13]~43\,
	combout => \R5|Q1_real[14]~44_combout\,
	cout => \R5|Q1_real[14]~45\);

-- Location: FF_X82_Y54_N29
\R5|Q1_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(14));

-- Location: LCCOMB_X83_Y54_N12
\OUT_COV|O1_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[11]~11_combout\ = (\INV~input_o\ & (\R5|Q1_real\(14))) # (!\INV~input_o\ & ((\R5|Q1_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_real\(14),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(11),
	combout => \OUT_COV|O1_real[11]~11_combout\);

-- Location: FF_X83_Y54_N13
\R6|Q1_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(11));

-- Location: LCCOMB_X59_Y49_N30
\R3|Q1_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_real[15]~46_combout\ = \R2|Q0_real\(15) $ (\R3|Q1_real[14]~45\ $ (!\R2|Q1_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q0_real\(15),
	datad => \R2|Q1_real\(15),
	cin => \R3|Q1_real[14]~45\,
	combout => \R3|Q1_real[15]~46_combout\);

-- Location: FF_X59_Y49_N31
\R3|Q1_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_real\(15));

-- Location: LCCOMB_X59_Y48_N30
\R3|Q3_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_real[15]~46_combout\ = \R2|Q2_real\(15) $ (\R2|Q3_real\(15) $ (!\R3|Q3_real[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_real\(15),
	datab => \R2|Q3_real\(15),
	cin => \R3|Q3_real[14]~45\,
	combout => \R3|Q3_real[15]~46_combout\);

-- Location: FF_X59_Y48_N31
\R3|Q3_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_real\(15));

-- Location: LCCOMB_X60_Y47_N2
\L2|b2|u1|Mult0|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|romout[3][16]~14_combout\ = \R3|Q3_real\(13) $ (\R3|Q3_real\(15) $ (((!\R3|Q3_real\(14) & \R3|Q3_real\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(13),
	datab => \R3|Q3_real\(15),
	datac => \R3|Q3_real\(14),
	datad => \R3|Q3_real\(12),
	combout => \L2|b2|u1|Mult0|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X60_Y47_N14
\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\ $ (\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L2|b2|u1|Mult0|mult_core|romout[3][16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b2|u1|Mult0|mult_core|romout[2][19]~13_combout\,
	datad => \L2|b2|u1|Mult0|mult_core|romout[3][16]~14_combout\,
	cin => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X61_Y48_N14
\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => \L2|b2|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cin => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X62_Y48_N30
\R4|Q1_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_real[15]~46_combout\ = \R3|Q1_real\(15) $ (\R4|Q1_real[14]~45\ $ (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q1_real\(15),
	datad => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R4|Q1_real[14]~45\,
	combout => \R4|Q1_real[15]~46_combout\);

-- Location: FF_X62_Y48_N31
\R4|Q1_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_real\(15));

-- Location: IOIBUF_X83_Y0_N22
\I5_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I5_imag(15),
	o => \I5_imag[15]~input_o\);

-- Location: LCCOMB_X80_Y50_N24
\R1|Q5_imag[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q5_imag[15]~feeder_combout\ = \I5_imag[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I5_imag[15]~input_o\,
	combout => \R1|Q5_imag[15]~feeder_combout\);

-- Location: FF_X80_Y50_N25
\R1|Q5_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q5_imag[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q5_imag\(15));

-- Location: LCCOMB_X76_Y50_N30
\R2|Q5_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q5_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q5_imag[14]~45\ $ (\R1|Q5_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datad => \R1|Q5_imag\(15),
	cin => \R2|Q5_imag[14]~45\,
	combout => \R2|Q5_imag[15]~46_combout\);

-- Location: FF_X76_Y50_N31
\R2|Q5_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q5_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q5_imag\(15));

-- Location: IOIBUF_X115_Y66_N15
\I4_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I4_imag(15),
	o => \I4_imag[15]~input_o\);

-- Location: LCCOMB_X79_Y50_N14
\R1|Q4_imag[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q4_imag[15]~feeder_combout\ = \I4_imag[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I4_imag[15]~input_o\,
	combout => \R1|Q4_imag[15]~feeder_combout\);

-- Location: FF_X79_Y50_N15
\R1|Q4_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q4_imag[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q4_imag\(15));

-- Location: LCCOMB_X77_Y50_N30
\R2|Q4_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q4_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q4_imag[14]~45\ $ (\R1|Q4_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datad => \R1|Q4_imag\(15),
	cin => \R2|Q4_imag[14]~45\,
	combout => \R2|Q4_imag[15]~46_combout\);

-- Location: FF_X77_Y50_N31
\R2|Q4_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q4_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q4_imag\(15));

-- Location: LCCOMB_X75_Y50_N30
\R3|Q5_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_imag[15]~46_combout\ = \R2|Q5_imag\(15) $ (\R3|Q5_imag[14]~45\ $ (!\R2|Q4_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(15),
	datad => \R2|Q4_imag\(15),
	cin => \R3|Q5_imag[14]~45\,
	combout => \R3|Q5_imag[15]~46_combout\);

-- Location: FF_X75_Y50_N31
\R3|Q5_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_imag\(15));

-- Location: IOIBUF_X83_Y73_N1
\I7_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I7_imag(15),
	o => \I7_imag[15]~input_o\);

-- Location: LCCOMB_X79_Y51_N28
\R1|Q7_imag[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q7_imag[15]~feeder_combout\ = \I7_imag[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I7_imag[15]~input_o\,
	combout => \R1|Q7_imag[15]~feeder_combout\);

-- Location: FF_X79_Y51_N29
\R1|Q7_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q7_imag[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q7_imag\(15));

-- Location: LCCOMB_X76_Y51_N30
\R2|Q7_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q7_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q7_imag[14]~45\ $ (\R1|Q7_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datad => \R1|Q7_imag\(15),
	cin => \R2|Q7_imag[14]~45\,
	combout => \R2|Q7_imag[15]~46_combout\);

-- Location: FF_X76_Y51_N31
\R2|Q7_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q7_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q7_imag\(15));

-- Location: IOIBUF_X115_Y31_N1
\I6_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I6_imag(15),
	o => \I6_imag[15]~input_o\);

-- Location: LCCOMB_X79_Y51_N10
\R1|Q6_imag[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q6_imag[15]~feeder_combout\ = \I6_imag[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I6_imag[15]~input_o\,
	combout => \R1|Q6_imag[15]~feeder_combout\);

-- Location: FF_X79_Y51_N11
\R1|Q6_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q6_imag[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q6_imag\(15));

-- Location: LCCOMB_X74_Y51_N30
\R2|Q6_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q6_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q6_imag[14]~45\ $ (\R1|Q6_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datad => \R1|Q6_imag\(15),
	cin => \R2|Q6_imag[14]~45\,
	combout => \R2|Q6_imag[15]~46_combout\);

-- Location: FF_X74_Y51_N31
\R2|Q6_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q6_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q6_imag\(15));

-- Location: LCCOMB_X73_Y53_N30
\R3|Q7_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_imag[15]~46_combout\ = \R2|Q7_imag\(15) $ (\R3|Q7_imag[14]~45\ $ (!\R2|Q6_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q7_imag\(15),
	datad => \R2|Q6_imag\(15),
	cin => \R3|Q7_imag[14]~45\,
	combout => \R3|Q7_imag[15]~46_combout\);

-- Location: FF_X73_Y53_N31
\R3|Q7_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_imag\(15));

-- Location: LCCOMB_X72_Y53_N0
\L2|b4|u1|Mult3|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|romout[3][16]~14_combout\ = \R3|Q7_imag\(13) $ (\R3|Q7_imag\(15) $ (((!\R3|Q7_imag\(14) & \R3|Q7_imag\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(14),
	datab => \R3|Q7_imag\(13),
	datac => \R3|Q7_imag\(15),
	datad => \R3|Q7_imag\(12),
	combout => \L2|b4|u1|Mult3|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X72_Y53_N8
\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\ $ (\L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L2|b4|u1|Mult3|mult_core|romout[3][16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|romout[2][19]~13_combout\,
	datad => \L2|b4|u1|Mult3|mult_core|romout[3][16]~14_combout\,
	cin => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X75_Y53_N30
\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b4|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cin => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X74_Y54_N30
\R4|Q5_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_imag[15]~46_combout\ = \R3|Q5_imag\(15) $ (\R4|Q5_imag[14]~45\ $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q5_imag\(15),
	datad => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R4|Q5_imag[14]~45\,
	combout => \R4|Q5_imag[15]~46_combout\);

-- Location: FF_X74_Y54_N31
\R4|Q5_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_imag\(15));

-- Location: LCCOMB_X75_Y54_N0
\L3|b2|u1|Mult1|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|romout[3][16]~14_combout\ = \R4|Q5_imag\(15) $ (\R4|Q5_imag\(13) $ (((\R4|Q5_imag\(12) & !\R4|Q5_imag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(15),
	datab => \R4|Q5_imag\(12),
	datac => \R4|Q5_imag\(13),
	datad => \R4|Q5_imag\(14),
	combout => \L3|b2|u1|Mult1|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X75_Y54_N22
\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\ $ (\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L3|b2|u1|Mult1|mult_core|romout[3][16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|romout[2][19]~13_combout\,
	datad => \L3|b2|u1|Mult1|mult_core|romout[3][16]~14_combout\,
	cin => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X79_Y54_N14
\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b2|u1|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => \L3|b2|u1|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cin => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X80_Y54_N30
\L3|b2|u1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Add0~28_combout\ = \L3|b2|u1|Add0~27\ $ (\L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \L3|b2|u1|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \L3|b2|u1|Add0~27\,
	combout => \L3|b2|u1|Add0~28_combout\);

-- Location: LCCOMB_X82_Y54_N30
\R5|Q1_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_real[15]~46_combout\ = \R4|Q1_real\(15) $ (\R5|Q1_real[14]~45\ $ (\L3|b2|u1|Add0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q1_real\(15),
	datad => \L3|b2|u1|Add0~28_combout\,
	cin => \R5|Q1_real[14]~45\,
	combout => \R5|Q1_real[15]~46_combout\);

-- Location: FF_X82_Y54_N31
\R5|Q1_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_real\(15));

-- Location: LCCOMB_X83_Y54_N18
\OUT_COV|O1_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[12]~12_combout\ = (\INV~input_o\ & (\R5|Q1_real\(15))) # (!\INV~input_o\ & ((\R5|Q1_real\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_real\(15),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(12),
	combout => \OUT_COV|O1_real[12]~12_combout\);

-- Location: FF_X83_Y54_N19
\R6|Q1_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(12));

-- Location: LCCOMB_X83_Y54_N28
\OUT_COV|O1_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[13]~13_combout\ = (\INV~input_o\ & ((\R5|Q1_real\(15)))) # (!\INV~input_o\ & (\R5|Q1_real\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q1_real\(13),
	datad => \R5|Q1_real\(15),
	combout => \OUT_COV|O1_real[13]~13_combout\);

-- Location: FF_X83_Y54_N29
\R6|Q1_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(13));

-- Location: LCCOMB_X83_Y54_N22
\OUT_COV|O1_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_real[14]~14_combout\ = (\INV~input_o\ & (\R5|Q1_real\(15))) # (!\INV~input_o\ & ((\R5|Q1_real\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_real\(15),
	datac => \INV~input_o\,
	datad => \R5|Q1_real\(14),
	combout => \OUT_COV|O1_real[14]~14_combout\);

-- Location: FF_X83_Y54_N23
\R6|Q1_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(14));

-- Location: LCCOMB_X83_Y54_N4
\R6|Q1_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q1_real[15]~feeder_combout\ = \R5|Q1_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q1_real\(15),
	combout => \R6|Q1_real[15]~feeder_combout\);

-- Location: FF_X83_Y54_N5
\R6|Q1_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q1_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_real\(15));

-- Location: LCCOMB_X58_Y47_N0
\R4|Q2_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[0]~16_combout\ = (\R3|Q0_real\(0) & ((GND) # (!\R3|Q2_real\(0)))) # (!\R3|Q0_real\(0) & (\R3|Q2_real\(0) $ (GND)))
-- \R4|Q2_real[0]~17\ = CARRY((\R3|Q0_real\(0)) # (!\R3|Q2_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(0),
	datab => \R3|Q2_real\(0),
	datad => VCC,
	combout => \R4|Q2_real[0]~16_combout\,
	cout => \R4|Q2_real[0]~17\);

-- Location: LCCOMB_X58_Y47_N2
\R4|Q2_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[1]~18_combout\ = (\R3|Q2_real\(1) & ((\R3|Q0_real\(1) & (!\R4|Q2_real[0]~17\)) # (!\R3|Q0_real\(1) & ((\R4|Q2_real[0]~17\) # (GND))))) # (!\R3|Q2_real\(1) & ((\R3|Q0_real\(1) & (\R4|Q2_real[0]~17\ & VCC)) # (!\R3|Q0_real\(1) & 
-- (!\R4|Q2_real[0]~17\))))
-- \R4|Q2_real[1]~19\ = CARRY((\R3|Q2_real\(1) & ((!\R4|Q2_real[0]~17\) # (!\R3|Q0_real\(1)))) # (!\R3|Q2_real\(1) & (!\R3|Q0_real\(1) & !\R4|Q2_real[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(1),
	datab => \R3|Q0_real\(1),
	datad => VCC,
	cin => \R4|Q2_real[0]~17\,
	combout => \R4|Q2_real[1]~18_combout\,
	cout => \R4|Q2_real[1]~19\);

-- Location: LCCOMB_X58_Y47_N4
\R4|Q2_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[2]~20_combout\ = ((\R3|Q2_real\(2) $ (\R3|Q0_real\(2) $ (\R4|Q2_real[1]~19\)))) # (GND)
-- \R4|Q2_real[2]~21\ = CARRY((\R3|Q2_real\(2) & (\R3|Q0_real\(2) & !\R4|Q2_real[1]~19\)) # (!\R3|Q2_real\(2) & ((\R3|Q0_real\(2)) # (!\R4|Q2_real[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(2),
	datab => \R3|Q0_real\(2),
	datad => VCC,
	cin => \R4|Q2_real[1]~19\,
	combout => \R4|Q2_real[2]~20_combout\,
	cout => \R4|Q2_real[2]~21\);

-- Location: LCCOMB_X58_Y47_N6
\R4|Q2_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[3]~22_combout\ = (\R3|Q0_real\(3) & ((\R3|Q2_real\(3) & (!\R4|Q2_real[2]~21\)) # (!\R3|Q2_real\(3) & (\R4|Q2_real[2]~21\ & VCC)))) # (!\R3|Q0_real\(3) & ((\R3|Q2_real\(3) & ((\R4|Q2_real[2]~21\) # (GND))) # (!\R3|Q2_real\(3) & 
-- (!\R4|Q2_real[2]~21\))))
-- \R4|Q2_real[3]~23\ = CARRY((\R3|Q0_real\(3) & (\R3|Q2_real\(3) & !\R4|Q2_real[2]~21\)) # (!\R3|Q0_real\(3) & ((\R3|Q2_real\(3)) # (!\R4|Q2_real[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(3),
	datab => \R3|Q2_real\(3),
	datad => VCC,
	cin => \R4|Q2_real[2]~21\,
	combout => \R4|Q2_real[3]~22_combout\,
	cout => \R4|Q2_real[3]~23\);

-- Location: FF_X58_Y47_N7
\R4|Q2_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(3));

-- Location: LCCOMB_X54_Y47_N0
\R4|Q6_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[0]~16_combout\ = (\R3|Q6_real\(0) & (\R3|Q4_real\(0) $ (VCC))) # (!\R3|Q6_real\(0) & ((\R3|Q4_real\(0)) # (GND)))
-- \R4|Q6_real[0]~17\ = CARRY((\R3|Q4_real\(0)) # (!\R3|Q6_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(0),
	datab => \R3|Q4_real\(0),
	datad => VCC,
	combout => \R4|Q6_real[0]~16_combout\,
	cout => \R4|Q6_real[0]~17\);

-- Location: LCCOMB_X54_Y47_N2
\R4|Q6_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[1]~18_combout\ = (\R3|Q6_real\(1) & ((\R3|Q4_real\(1) & (!\R4|Q6_real[0]~17\)) # (!\R3|Q4_real\(1) & ((\R4|Q6_real[0]~17\) # (GND))))) # (!\R3|Q6_real\(1) & ((\R3|Q4_real\(1) & (\R4|Q6_real[0]~17\ & VCC)) # (!\R3|Q4_real\(1) & 
-- (!\R4|Q6_real[0]~17\))))
-- \R4|Q6_real[1]~19\ = CARRY((\R3|Q6_real\(1) & ((!\R4|Q6_real[0]~17\) # (!\R3|Q4_real\(1)))) # (!\R3|Q6_real\(1) & (!\R3|Q4_real\(1) & !\R4|Q6_real[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(1),
	datab => \R3|Q4_real\(1),
	datad => VCC,
	cin => \R4|Q6_real[0]~17\,
	combout => \R4|Q6_real[1]~18_combout\,
	cout => \R4|Q6_real[1]~19\);

-- Location: LCCOMB_X54_Y47_N4
\R4|Q6_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[2]~20_combout\ = ((\R3|Q4_real\(2) $ (\R3|Q6_real\(2) $ (\R4|Q6_real[1]~19\)))) # (GND)
-- \R4|Q6_real[2]~21\ = CARRY((\R3|Q4_real\(2) & ((!\R4|Q6_real[1]~19\) # (!\R3|Q6_real\(2)))) # (!\R3|Q4_real\(2) & (!\R3|Q6_real\(2) & !\R4|Q6_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(2),
	datab => \R3|Q6_real\(2),
	datad => VCC,
	cin => \R4|Q6_real[1]~19\,
	combout => \R4|Q6_real[2]~20_combout\,
	cout => \R4|Q6_real[2]~21\);

-- Location: LCCOMB_X54_Y47_N6
\R4|Q6_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[3]~22_combout\ = (\R3|Q4_real\(3) & ((\R3|Q6_real\(3) & (!\R4|Q6_real[2]~21\)) # (!\R3|Q6_real\(3) & (\R4|Q6_real[2]~21\ & VCC)))) # (!\R3|Q4_real\(3) & ((\R3|Q6_real\(3) & ((\R4|Q6_real[2]~21\) # (GND))) # (!\R3|Q6_real\(3) & 
-- (!\R4|Q6_real[2]~21\))))
-- \R4|Q6_real[3]~23\ = CARRY((\R3|Q4_real\(3) & (\R3|Q6_real\(3) & !\R4|Q6_real[2]~21\)) # (!\R3|Q4_real\(3) & ((\R3|Q6_real\(3)) # (!\R4|Q6_real[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(3),
	datab => \R3|Q6_real\(3),
	datad => VCC,
	cin => \R4|Q6_real[2]~21\,
	combout => \R4|Q6_real[3]~22_combout\,
	cout => \R4|Q6_real[3]~23\);

-- Location: FF_X54_Y47_N7
\R4|Q6_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(3));

-- Location: FF_X54_Y47_N5
\R4|Q6_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(2));

-- Location: FF_X55_Y47_N29
\R4|Q6_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R4|Q6_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(0));

-- Location: FF_X54_Y47_N3
\R4|Q6_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(1));

-- Location: LCCOMB_X53_Y47_N8
\L3|b3|u1|Mult0|mult_core|romout[0][16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ = \R4|Q6_real\(3) $ (\R4|Q6_real\(1) $ (((!\R4|Q6_real\(2) & \R4|Q6_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(3),
	datab => \R4|Q6_real\(2),
	datac => \R4|Q6_real\(0),
	datad => \R4|Q6_real\(1),
	combout => \L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\);

-- Location: FF_X58_Y47_N5
\R4|Q2_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(2));

-- Location: LCCOMB_X56_Y47_N30
\L3|b3|u1|Mult0|mult_core|romout[0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\ = \R4|Q6_real\(2) $ (\R4|Q6_real\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q6_real\(2),
	datad => \R4|Q6_real\(0),
	combout => \L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\);

-- Location: FF_X58_Y47_N3
\R4|Q2_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(1));

-- Location: FF_X58_Y47_N1
\R4|Q2_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(0));

-- Location: LCCOMB_X57_Y47_N0
\R5|Q2_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[0]~16_combout\ = (\R4|Q6_real\(0) & (\R4|Q2_real\(0) $ (VCC))) # (!\R4|Q6_real\(0) & (\R4|Q2_real\(0) & VCC))
-- \R5|Q2_real[0]~17\ = CARRY((\R4|Q6_real\(0) & \R4|Q2_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(0),
	datab => \R4|Q2_real\(0),
	datad => VCC,
	combout => \R5|Q2_real[0]~16_combout\,
	cout => \R5|Q2_real[0]~17\);

-- Location: LCCOMB_X57_Y47_N2
\R5|Q2_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[1]~18_combout\ = (\R4|Q2_real\(1) & ((\R4|Q6_real\(1) & (\R5|Q2_real[0]~17\ & VCC)) # (!\R4|Q6_real\(1) & (!\R5|Q2_real[0]~17\)))) # (!\R4|Q2_real\(1) & ((\R4|Q6_real\(1) & (!\R5|Q2_real[0]~17\)) # (!\R4|Q6_real\(1) & ((\R5|Q2_real[0]~17\) # 
-- (GND)))))
-- \R5|Q2_real[1]~19\ = CARRY((\R4|Q2_real\(1) & (!\R4|Q6_real\(1) & !\R5|Q2_real[0]~17\)) # (!\R4|Q2_real\(1) & ((!\R5|Q2_real[0]~17\) # (!\R4|Q6_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(1),
	datab => \R4|Q6_real\(1),
	datad => VCC,
	cin => \R5|Q2_real[0]~17\,
	combout => \R5|Q2_real[1]~18_combout\,
	cout => \R5|Q2_real[1]~19\);

-- Location: LCCOMB_X57_Y47_N4
\R5|Q2_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[2]~20_combout\ = ((\R4|Q2_real\(2) $ (\L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\ $ (!\R5|Q2_real[1]~19\)))) # (GND)
-- \R5|Q2_real[2]~21\ = CARRY((\R4|Q2_real\(2) & ((\L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\) # (!\R5|Q2_real[1]~19\))) # (!\R4|Q2_real\(2) & (\L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\ & !\R5|Q2_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(2),
	datab => \L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R5|Q2_real[1]~19\,
	combout => \R5|Q2_real[2]~20_combout\,
	cout => \R5|Q2_real[2]~21\);

-- Location: LCCOMB_X57_Y47_N6
\R5|Q2_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[3]~22_combout\ = (\R4|Q2_real\(3) & ((\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (\R5|Q2_real[2]~21\ & VCC)) # (!\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R5|Q2_real[2]~21\)))) # (!\R4|Q2_real\(3) & 
-- ((\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R5|Q2_real[2]~21\)) # (!\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R5|Q2_real[2]~21\) # (GND)))))
-- \R5|Q2_real[3]~23\ = CARRY((\R4|Q2_real\(3) & (!\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & !\R5|Q2_real[2]~21\)) # (!\R4|Q2_real\(3) & ((!\R5|Q2_real[2]~21\) # (!\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(3),
	datab => \L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\,
	datad => VCC,
	cin => \R5|Q2_real[2]~21\,
	combout => \R5|Q2_real[3]~22_combout\,
	cout => \R5|Q2_real[3]~23\);

-- Location: FF_X57_Y47_N7
\R5|Q2_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(3));

-- Location: FF_X57_Y47_N1
\R5|Q2_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(0));

-- Location: LCCOMB_X57_Y46_N24
\OUT_COV|O2_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[0]~0_combout\ = (\INV~input_o\ & (\R5|Q2_real\(3))) # (!\INV~input_o\ & ((\R5|Q2_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q2_real\(3),
	datad => \R5|Q2_real\(0),
	combout => \OUT_COV|O2_real[0]~0_combout\);

-- Location: FF_X57_Y46_N25
\R6|Q2_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(0));

-- Location: LCCOMB_X55_Y47_N26
\L3|b3|u1|Mult0|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[0][17]~2_combout\ = (\R4|Q6_real\(1) & ((\R4|Q6_real\(2) & (\R4|Q6_real\(3))) # (!\R4|Q6_real\(2) & ((\R4|Q6_real\(0)) # (!\R4|Q6_real\(3)))))) # (!\R4|Q6_real\(1) & ((\R4|Q6_real\(2)) # ((!\R4|Q6_real\(3) & 
-- \R4|Q6_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(1),
	datab => \R4|Q6_real\(2),
	datac => \R4|Q6_real\(3),
	datad => \R4|Q6_real\(0),
	combout => \L3|b3|u1|Mult0|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X54_Y47_N8
\R4|Q6_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[4]~24_combout\ = ((\R3|Q6_real\(4) $ (\R3|Q4_real\(4) $ (\R4|Q6_real[3]~23\)))) # (GND)
-- \R4|Q6_real[4]~25\ = CARRY((\R3|Q6_real\(4) & (\R3|Q4_real\(4) & !\R4|Q6_real[3]~23\)) # (!\R3|Q6_real\(4) & ((\R3|Q4_real\(4)) # (!\R4|Q6_real[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(4),
	datab => \R3|Q4_real\(4),
	datad => VCC,
	cin => \R4|Q6_real[3]~23\,
	combout => \R4|Q6_real[4]~24_combout\,
	cout => \R4|Q6_real[4]~25\);

-- Location: FF_X54_Y47_N9
\R4|Q6_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(4));

-- Location: LCCOMB_X56_Y47_N0
\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\L3|b3|u1|Mult0|mult_core|romout[0][17]~2_combout\ & (\R4|Q6_real\(4) $ (VCC))) # (!\L3|b3|u1|Mult0|mult_core|romout[0][17]~2_combout\ & (\R4|Q6_real\(4) & VCC))
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[0][17]~2_combout\ & \R4|Q6_real\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][17]~2_combout\,
	datab => \R4|Q6_real\(4),
	datad => VCC,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X58_Y47_N8
\R4|Q2_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[4]~24_combout\ = ((\R3|Q2_real\(4) $ (\R3|Q0_real\(4) $ (\R4|Q2_real[3]~23\)))) # (GND)
-- \R4|Q2_real[4]~25\ = CARRY((\R3|Q2_real\(4) & (\R3|Q0_real\(4) & !\R4|Q2_real[3]~23\)) # (!\R3|Q2_real\(4) & ((\R3|Q0_real\(4)) # (!\R4|Q2_real[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(4),
	datab => \R3|Q0_real\(4),
	datad => VCC,
	cin => \R4|Q2_real[3]~23\,
	combout => \R4|Q2_real[4]~24_combout\,
	cout => \R4|Q2_real[4]~25\);

-- Location: FF_X58_Y47_N9
\R4|Q2_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(4));

-- Location: LCCOMB_X57_Y47_N8
\R5|Q2_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[4]~24_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R4|Q2_real\(4) $ (!\R5|Q2_real[3]~23\)))) # (GND)
-- \R5|Q2_real[4]~25\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\R4|Q2_real\(4)) # (!\R5|Q2_real[3]~23\))) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\R4|Q2_real\(4) & 
-- !\R5|Q2_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R4|Q2_real\(4),
	datad => VCC,
	cin => \R5|Q2_real[3]~23\,
	combout => \R5|Q2_real[4]~24_combout\,
	cout => \R5|Q2_real[4]~25\);

-- Location: FF_X57_Y47_N9
\R5|Q2_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(4));

-- Location: FF_X57_Y47_N3
\R5|Q2_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(1));

-- Location: LCCOMB_X57_Y46_N4
\OUT_COV|O2_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[1]~1_combout\ = (\INV~input_o\ & (\R5|Q2_real\(4))) # (!\INV~input_o\ & ((\R5|Q2_real\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_real\(4),
	datac => \INV~input_o\,
	datad => \R5|Q2_real\(1),
	combout => \OUT_COV|O2_real[1]~1_combout\);

-- Location: LCCOMB_X56_Y46_N28
\R6|Q2_real[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q2_real[1]~feeder_combout\ = \OUT_COV|O2_real[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \OUT_COV|O2_real[1]~1_combout\,
	combout => \R6|Q2_real[1]~feeder_combout\);

-- Location: FF_X56_Y46_N29
\R6|Q2_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q2_real[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(1));

-- Location: LCCOMB_X55_Y47_N8
\L3|b3|u1|Mult0|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\ = (\R4|Q6_real\(2) & (((!\R4|Q6_real\(3))))) # (!\R4|Q6_real\(2) & ((\R4|Q6_real\(1) & ((!\R4|Q6_real\(0)) # (!\R4|Q6_real\(3)))) # (!\R4|Q6_real\(1) & ((\R4|Q6_real\(3)) # (\R4|Q6_real\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(1),
	datab => \R4|Q6_real\(2),
	datac => \R4|Q6_real\(3),
	datad => \R4|Q6_real\(0),
	combout => \L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\);

-- Location: LCCOMB_X54_Y47_N10
\R4|Q6_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[5]~26_combout\ = (\R3|Q4_real\(5) & ((\R3|Q6_real\(5) & (!\R4|Q6_real[4]~25\)) # (!\R3|Q6_real\(5) & (\R4|Q6_real[4]~25\ & VCC)))) # (!\R3|Q4_real\(5) & ((\R3|Q6_real\(5) & ((\R4|Q6_real[4]~25\) # (GND))) # (!\R3|Q6_real\(5) & 
-- (!\R4|Q6_real[4]~25\))))
-- \R4|Q6_real[5]~27\ = CARRY((\R3|Q4_real\(5) & (\R3|Q6_real\(5) & !\R4|Q6_real[4]~25\)) # (!\R3|Q4_real\(5) & ((\R3|Q6_real\(5)) # (!\R4|Q6_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(5),
	datab => \R3|Q6_real\(5),
	datad => VCC,
	cin => \R4|Q6_real[4]~25\,
	combout => \R4|Q6_real[5]~26_combout\,
	cout => \R4|Q6_real[5]~27\);

-- Location: FF_X54_Y47_N11
\R4|Q6_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(5));

-- Location: LCCOMB_X56_Y47_N2
\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((\R4|Q6_real\(5) & (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q6_real\(5) & 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((\R4|Q6_real\(5) & (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q6_real\(5) & 
-- ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\ & (!\R4|Q6_real\(5) & !\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\R4|Q6_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][18]~3_combout\,
	datab => \R4|Q6_real\(5),
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X58_Y47_N10
\R4|Q2_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[5]~26_combout\ = (\R3|Q0_real\(5) & ((\R3|Q2_real\(5) & (!\R4|Q2_real[4]~25\)) # (!\R3|Q2_real\(5) & (\R4|Q2_real[4]~25\ & VCC)))) # (!\R3|Q0_real\(5) & ((\R3|Q2_real\(5) & ((\R4|Q2_real[4]~25\) # (GND))) # (!\R3|Q2_real\(5) & 
-- (!\R4|Q2_real[4]~25\))))
-- \R4|Q2_real[5]~27\ = CARRY((\R3|Q0_real\(5) & (\R3|Q2_real\(5) & !\R4|Q2_real[4]~25\)) # (!\R3|Q0_real\(5) & ((\R3|Q2_real\(5)) # (!\R4|Q2_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(5),
	datab => \R3|Q2_real\(5),
	datad => VCC,
	cin => \R4|Q2_real[4]~25\,
	combout => \R4|Q2_real[5]~26_combout\,
	cout => \R4|Q2_real[5]~27\);

-- Location: FF_X58_Y47_N11
\R4|Q2_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(5));

-- Location: LCCOMB_X57_Y47_N10
\R5|Q2_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[5]~26_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_real\(5) & (\R5|Q2_real[4]~25\ & VCC)) # (!\R4|Q2_real\(5) & (!\R5|Q2_real[4]~25\)))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_real\(5) & (!\R5|Q2_real[4]~25\)) # (!\R4|Q2_real\(5) & ((\R5|Q2_real[4]~25\) # (GND)))))
-- \R5|Q2_real[5]~27\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q2_real\(5) & !\R5|Q2_real[4]~25\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R5|Q2_real[4]~25\) # 
-- (!\R4|Q2_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q2_real\(5),
	datad => VCC,
	cin => \R5|Q2_real[4]~25\,
	combout => \R5|Q2_real[5]~26_combout\,
	cout => \R5|Q2_real[5]~27\);

-- Location: FF_X57_Y47_N11
\R5|Q2_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(5));

-- Location: FF_X57_Y47_N5
\R5|Q2_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(2));

-- Location: LCCOMB_X60_Y47_N20
\OUT_COV|O2_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[2]~2_combout\ = (\INV~input_o\ & (\R5|Q2_real\(5))) # (!\INV~input_o\ & ((\R5|Q2_real\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_real\(5),
	datac => \R5|Q2_real\(2),
	datad => \INV~input_o\,
	combout => \OUT_COV|O2_real[2]~2_combout\);

-- Location: FF_X60_Y47_N21
\R6|Q2_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(2));

-- Location: LCCOMB_X58_Y47_N12
\R4|Q2_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[6]~28_combout\ = ((\R3|Q2_real\(6) $ (\R3|Q0_real\(6) $ (\R4|Q2_real[5]~27\)))) # (GND)
-- \R4|Q2_real[6]~29\ = CARRY((\R3|Q2_real\(6) & (\R3|Q0_real\(6) & !\R4|Q2_real[5]~27\)) # (!\R3|Q2_real\(6) & ((\R3|Q0_real\(6)) # (!\R4|Q2_real[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(6),
	datab => \R3|Q0_real\(6),
	datad => VCC,
	cin => \R4|Q2_real[5]~27\,
	combout => \R4|Q2_real[6]~28_combout\,
	cout => \R4|Q2_real[6]~29\);

-- Location: FF_X58_Y47_N13
\R4|Q2_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(6));

-- Location: LCCOMB_X55_Y47_N0
\L3|b3|u1|Mult0|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ = (\R4|Q6_real\(1)) # ((\R4|Q6_real\(3)) # ((\R4|Q6_real\(2)) # (\R4|Q6_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(1),
	datab => \R4|Q6_real\(3),
	datac => \R4|Q6_real\(2),
	datad => \R4|Q6_real\(0),
	combout => \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\);

-- Location: LCCOMB_X54_Y47_N12
\R4|Q6_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[6]~28_combout\ = ((\R3|Q6_real\(6) $ (\R3|Q4_real\(6) $ (\R4|Q6_real[5]~27\)))) # (GND)
-- \R4|Q6_real[6]~29\ = CARRY((\R3|Q6_real\(6) & (\R3|Q4_real\(6) & !\R4|Q6_real[5]~27\)) # (!\R3|Q6_real\(6) & ((\R3|Q4_real\(6)) # (!\R4|Q6_real[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(6),
	datab => \R3|Q4_real\(6),
	datad => VCC,
	cin => \R4|Q6_real[5]~27\,
	combout => \R4|Q6_real[6]~28_combout\,
	cout => \R4|Q6_real[6]~29\);

-- Location: FF_X54_Y47_N13
\R4|Q6_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(6));

-- Location: LCCOMB_X55_Y47_N22
\L3|b3|u1|Mult0|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[1][15]~4_combout\ = \R4|Q6_real\(4) $ (\R4|Q6_real\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q6_real\(4),
	datad => \R4|Q6_real\(6),
	combout => \L3|b3|u1|Mult0|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X56_Y47_N4
\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L3|b3|u1|Mult0|mult_core|romout[1][15]~4_combout\ $ (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[1][15]~4_combout\) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (\L3|b3|u1|Mult0|mult_core|romout[1][15]~4_combout\ & !\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|romout[1][15]~4_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X57_Y47_N12
\R5|Q2_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[6]~28_combout\ = ((\R4|Q2_real\(6) $ (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (!\R5|Q2_real[5]~27\)))) # (GND)
-- \R5|Q2_real[6]~29\ = CARRY((\R4|Q2_real\(6) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\) # (!\R5|Q2_real[5]~27\))) # (!\R4|Q2_real\(6) & (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R5|Q2_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(6),
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R5|Q2_real[5]~27\,
	combout => \R5|Q2_real[6]~28_combout\,
	cout => \R5|Q2_real[6]~29\);

-- Location: FF_X57_Y47_N13
\R5|Q2_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(6));

-- Location: LCCOMB_X57_Y46_N22
\OUT_COV|O2_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[3]~3_combout\ = (\INV~input_o\ & (\R5|Q2_real\(6))) # (!\INV~input_o\ & ((\R5|Q2_real\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q2_real\(6),
	datad => \R5|Q2_real\(3),
	combout => \OUT_COV|O2_real[3]~3_combout\);

-- Location: FF_X57_Y46_N23
\R6|Q2_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(3));

-- Location: LCCOMB_X58_Y47_N14
\R4|Q2_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[7]~30_combout\ = (\R3|Q2_real\(7) & ((\R3|Q0_real\(7) & (!\R4|Q2_real[6]~29\)) # (!\R3|Q0_real\(7) & ((\R4|Q2_real[6]~29\) # (GND))))) # (!\R3|Q2_real\(7) & ((\R3|Q0_real\(7) & (\R4|Q2_real[6]~29\ & VCC)) # (!\R3|Q0_real\(7) & 
-- (!\R4|Q2_real[6]~29\))))
-- \R4|Q2_real[7]~31\ = CARRY((\R3|Q2_real\(7) & ((!\R4|Q2_real[6]~29\) # (!\R3|Q0_real\(7)))) # (!\R3|Q2_real\(7) & (!\R3|Q0_real\(7) & !\R4|Q2_real[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(7),
	datab => \R3|Q0_real\(7),
	datad => VCC,
	cin => \R4|Q2_real[6]~29\,
	combout => \R4|Q2_real[7]~30_combout\,
	cout => \R4|Q2_real[7]~31\);

-- Location: FF_X58_Y47_N15
\R4|Q2_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(7));

-- Location: LCCOMB_X54_Y47_N14
\R4|Q6_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[7]~30_combout\ = (\R3|Q6_real\(7) & ((\R3|Q4_real\(7) & (!\R4|Q6_real[6]~29\)) # (!\R3|Q4_real\(7) & ((\R4|Q6_real[6]~29\) # (GND))))) # (!\R3|Q6_real\(7) & ((\R3|Q4_real\(7) & (\R4|Q6_real[6]~29\ & VCC)) # (!\R3|Q4_real\(7) & 
-- (!\R4|Q6_real[6]~29\))))
-- \R4|Q6_real[7]~31\ = CARRY((\R3|Q6_real\(7) & ((!\R4|Q6_real[6]~29\) # (!\R3|Q4_real\(7)))) # (!\R3|Q6_real\(7) & (!\R3|Q4_real\(7) & !\R4|Q6_real[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(7),
	datab => \R3|Q4_real\(7),
	datad => VCC,
	cin => \R4|Q6_real[6]~29\,
	combout => \R4|Q6_real[7]~30_combout\,
	cout => \R4|Q6_real[7]~31\);

-- Location: FF_X54_Y47_N15
\R4|Q6_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(7));

-- Location: LCCOMB_X55_Y47_N18
\L3|b3|u1|Mult0|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\ = \R4|Q6_real\(7) $ (\R4|Q6_real\(5) $ (((\R4|Q6_real\(4) & !\R4|Q6_real\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(7),
	datab => \R4|Q6_real\(4),
	datac => \R4|Q6_real\(6),
	datad => \R4|Q6_real\(5),
	combout => \L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X56_Y47_N6
\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\ & (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\ & 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (!\L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\ & !\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X57_Y47_N14
\R5|Q2_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[7]~30_combout\ = (\R4|Q2_real\(7) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R5|Q2_real[6]~29\ & VCC)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R5|Q2_real[6]~29\)))) # (!\R4|Q2_real\(7) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q2_real[6]~29\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R5|Q2_real[6]~29\) # 
-- (GND)))))
-- \R5|Q2_real[7]~31\ = CARRY((\R4|Q2_real\(7) & (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R5|Q2_real[6]~29\)) # (!\R4|Q2_real\(7) & ((!\R5|Q2_real[6]~29\) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(7),
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R5|Q2_real[6]~29\,
	combout => \R5|Q2_real[7]~30_combout\,
	cout => \R5|Q2_real[7]~31\);

-- Location: FF_X57_Y47_N15
\R5|Q2_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(7));

-- Location: LCCOMB_X57_Y46_N8
\OUT_COV|O2_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q2_real\(7))) # (!\INV~input_o\ & ((\R5|Q2_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q2_real\(7),
	datad => \R5|Q2_real\(4),
	combout => \OUT_COV|O2_real[4]~4_combout\);

-- Location: FF_X57_Y46_N9
\R6|Q2_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(4));

-- Location: LCCOMB_X54_Y47_N16
\R4|Q6_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[8]~32_combout\ = ((\R3|Q6_real\(8) $ (\R3|Q4_real\(8) $ (\R4|Q6_real[7]~31\)))) # (GND)
-- \R4|Q6_real[8]~33\ = CARRY((\R3|Q6_real\(8) & (\R3|Q4_real\(8) & !\R4|Q6_real[7]~31\)) # (!\R3|Q6_real\(8) & ((\R3|Q4_real\(8)) # (!\R4|Q6_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(8),
	datab => \R3|Q4_real\(8),
	datad => VCC,
	cin => \R4|Q6_real[7]~31\,
	combout => \R4|Q6_real[8]~32_combout\,
	cout => \R4|Q6_real[8]~33\);

-- Location: FF_X54_Y47_N17
\R4|Q6_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(8));

-- Location: LCCOMB_X55_Y47_N24
\L3|b3|u1|Mult0|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[1][17]~6_combout\ = (\R4|Q6_real\(7) & ((\R4|Q6_real\(6)) # ((\R4|Q6_real\(4) & \R4|Q6_real\(5))))) # (!\R4|Q6_real\(7) & ((\R4|Q6_real\(6) & ((!\R4|Q6_real\(5)))) # (!\R4|Q6_real\(6) & ((\R4|Q6_real\(4)) # 
-- (\R4|Q6_real\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(7),
	datab => \R4|Q6_real\(4),
	datac => \R4|Q6_real\(6),
	datad => \R4|Q6_real\(5),
	combout => \L3|b3|u1|Mult0|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X56_Y47_N8
\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L3|b3|u1|Mult0|mult_core|romout[1][17]~6_combout\ $ (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[1][17]~6_combout\) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (\L3|b3|u1|Mult0|mult_core|romout[1][17]~6_combout\ & !\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|romout[1][17]~6_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X56_Y47_N14
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\R4|Q6_real\(8) & (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\R4|Q6_real\(8) & 
-- (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\R4|Q6_real\(8) & \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(8),
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X58_Y47_N16
\R4|Q2_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[8]~32_combout\ = ((\R3|Q2_real\(8) $ (\R3|Q0_real\(8) $ (\R4|Q2_real[7]~31\)))) # (GND)
-- \R4|Q2_real[8]~33\ = CARRY((\R3|Q2_real\(8) & (\R3|Q0_real\(8) & !\R4|Q2_real[7]~31\)) # (!\R3|Q2_real\(8) & ((\R3|Q0_real\(8)) # (!\R4|Q2_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(8),
	datab => \R3|Q0_real\(8),
	datad => VCC,
	cin => \R4|Q2_real[7]~31\,
	combout => \R4|Q2_real[8]~32_combout\,
	cout => \R4|Q2_real[8]~33\);

-- Location: FF_X58_Y47_N17
\R4|Q2_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(8));

-- Location: LCCOMB_X57_Y47_N16
\R5|Q2_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[8]~32_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R4|Q2_real\(8) $ (!\R5|Q2_real[7]~31\)))) # (GND)
-- \R5|Q2_real[8]~33\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & ((\R4|Q2_real\(8)) # (!\R5|Q2_real[7]~31\))) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- (\R4|Q2_real\(8) & !\R5|Q2_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R4|Q2_real\(8),
	datad => VCC,
	cin => \R5|Q2_real[7]~31\,
	combout => \R5|Q2_real[8]~32_combout\,
	cout => \R5|Q2_real[8]~33\);

-- Location: FF_X57_Y47_N17
\R5|Q2_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(8));

-- Location: LCCOMB_X60_Y47_N26
\OUT_COV|O2_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[5]~5_combout\ = (\INV~input_o\ & (\R5|Q2_real\(8))) # (!\INV~input_o\ & ((\R5|Q2_real\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_real\(8),
	datac => \R5|Q2_real\(5),
	datad => \INV~input_o\,
	combout => \OUT_COV|O2_real[5]~5_combout\);

-- Location: FF_X60_Y47_N27
\R6|Q2_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(5));

-- Location: LCCOMB_X55_Y47_N30
\L3|b3|u1|Mult0|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\ = (\R4|Q6_real\(7) & (!\R4|Q6_real\(6) & ((!\R4|Q6_real\(5)) # (!\R4|Q6_real\(4))))) # (!\R4|Q6_real\(7) & ((\R4|Q6_real\(4)) # ((\R4|Q6_real\(5)) # (\R4|Q6_real\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(7),
	datab => \R4|Q6_real\(4),
	datac => \R4|Q6_real\(5),
	datad => \R4|Q6_real\(6),
	combout => \L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X56_Y47_N10
\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\ & (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\ & 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (!\L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\ & !\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|romout[1][18]~7_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X54_Y47_N18
\R4|Q6_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[9]~34_combout\ = (\R3|Q6_real\(9) & ((\R3|Q4_real\(9) & (!\R4|Q6_real[8]~33\)) # (!\R3|Q4_real\(9) & ((\R4|Q6_real[8]~33\) # (GND))))) # (!\R3|Q6_real\(9) & ((\R3|Q4_real\(9) & (\R4|Q6_real[8]~33\ & VCC)) # (!\R3|Q4_real\(9) & 
-- (!\R4|Q6_real[8]~33\))))
-- \R4|Q6_real[9]~35\ = CARRY((\R3|Q6_real\(9) & ((!\R4|Q6_real[8]~33\) # (!\R3|Q4_real\(9)))) # (!\R3|Q6_real\(9) & (!\R3|Q4_real\(9) & !\R4|Q6_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(9),
	datab => \R3|Q4_real\(9),
	datad => VCC,
	cin => \R4|Q6_real[8]~33\,
	combout => \R4|Q6_real[9]~34_combout\,
	cout => \R4|Q6_real[9]~35\);

-- Location: FF_X54_Y47_N19
\R4|Q6_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(9));

-- Location: LCCOMB_X56_Y47_N16
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q6_real\(9) & 
-- (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q6_real\(9) & (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q6_real\(9) & (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q6_real\(9) & 
-- ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q6_real\(9) & 
-- !\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\R4|Q6_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R4|Q6_real\(9),
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X58_Y47_N18
\R4|Q2_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[9]~34_combout\ = (\R3|Q2_real\(9) & ((\R3|Q0_real\(9) & (!\R4|Q2_real[8]~33\)) # (!\R3|Q0_real\(9) & ((\R4|Q2_real[8]~33\) # (GND))))) # (!\R3|Q2_real\(9) & ((\R3|Q0_real\(9) & (\R4|Q2_real[8]~33\ & VCC)) # (!\R3|Q0_real\(9) & 
-- (!\R4|Q2_real[8]~33\))))
-- \R4|Q2_real[9]~35\ = CARRY((\R3|Q2_real\(9) & ((!\R4|Q2_real[8]~33\) # (!\R3|Q0_real\(9)))) # (!\R3|Q2_real\(9) & (!\R3|Q0_real\(9) & !\R4|Q2_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(9),
	datab => \R3|Q0_real\(9),
	datad => VCC,
	cin => \R4|Q2_real[8]~33\,
	combout => \R4|Q2_real[9]~34_combout\,
	cout => \R4|Q2_real[9]~35\);

-- Location: FF_X58_Y47_N19
\R4|Q2_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(9));

-- Location: LCCOMB_X57_Y47_N18
\R5|Q2_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[9]~34_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_real\(9) & (\R5|Q2_real[8]~33\ & VCC)) # (!\R4|Q2_real\(9) & (!\R5|Q2_real[8]~33\)))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_real\(9) & (!\R5|Q2_real[8]~33\)) # (!\R4|Q2_real\(9) & ((\R5|Q2_real[8]~33\) # (GND)))))
-- \R5|Q2_real[9]~35\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q2_real\(9) & !\R5|Q2_real[8]~33\)) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((!\R5|Q2_real[8]~33\) # (!\R4|Q2_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q2_real\(9),
	datad => VCC,
	cin => \R5|Q2_real[8]~33\,
	combout => \R5|Q2_real[9]~34_combout\,
	cout => \R5|Q2_real[9]~35\);

-- Location: FF_X57_Y47_N19
\R5|Q2_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(9));

-- Location: LCCOMB_X57_Y46_N30
\OUT_COV|O2_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[6]~6_combout\ = (\INV~input_o\ & ((\R5|Q2_real\(9)))) # (!\INV~input_o\ & (\R5|Q2_real\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_real\(6),
	datac => \INV~input_o\,
	datad => \R5|Q2_real\(9),
	combout => \OUT_COV|O2_real[6]~6_combout\);

-- Location: FF_X57_Y46_N31
\R6|Q2_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(6));

-- Location: LCCOMB_X58_Y47_N20
\R4|Q2_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[10]~36_combout\ = ((\R3|Q2_real\(10) $ (\R3|Q0_real\(10) $ (\R4|Q2_real[9]~35\)))) # (GND)
-- \R4|Q2_real[10]~37\ = CARRY((\R3|Q2_real\(10) & (\R3|Q0_real\(10) & !\R4|Q2_real[9]~35\)) # (!\R3|Q2_real\(10) & ((\R3|Q0_real\(10)) # (!\R4|Q2_real[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(10),
	datab => \R3|Q0_real\(10),
	datad => VCC,
	cin => \R4|Q2_real[9]~35\,
	combout => \R4|Q2_real[10]~36_combout\,
	cout => \R4|Q2_real[10]~37\);

-- Location: FF_X58_Y47_N21
\R4|Q2_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(10));

-- Location: LCCOMB_X53_Y47_N6
\L3|b3|u1|Mult0|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[1][19]~8_combout\ = (\R4|Q6_real\(4)) # ((\R4|Q6_real\(6)) # ((\R4|Q6_real\(5)) # (\R4|Q6_real\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(4),
	datab => \R4|Q6_real\(6),
	datac => \R4|Q6_real\(5),
	datad => \R4|Q6_real\(7),
	combout => \L3|b3|u1|Mult0|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X56_Y47_N12
\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L3|b3|u1|Mult0|mult_core|romout[1][19]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datad => \L3|b3|u1|Mult0|mult_core|romout[1][19]~8_combout\,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X54_Y47_N20
\R4|Q6_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[10]~36_combout\ = ((\R3|Q4_real\(10) $ (\R3|Q6_real\(10) $ (\R4|Q6_real[9]~35\)))) # (GND)
-- \R4|Q6_real[10]~37\ = CARRY((\R3|Q4_real\(10) & ((!\R4|Q6_real[9]~35\) # (!\R3|Q6_real\(10)))) # (!\R3|Q4_real\(10) & (!\R3|Q6_real\(10) & !\R4|Q6_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(10),
	datab => \R3|Q6_real\(10),
	datad => VCC,
	cin => \R4|Q6_real[9]~35\,
	combout => \R4|Q6_real[10]~36_combout\,
	cout => \R4|Q6_real[10]~37\);

-- Location: FF_X54_Y47_N21
\R4|Q6_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(10));

-- Location: LCCOMB_X55_Y47_N28
\L3|b3|u1|Mult0|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[2][15]~9_combout\ = \R4|Q6_real\(8) $ (\R4|Q6_real\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(8),
	datad => \R4|Q6_real\(10),
	combout => \L3|b3|u1|Mult0|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X56_Y47_N18
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b3|u1|Mult0|mult_core|romout[2][15]~9_combout\ $ 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[2][15]~9_combout\) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b3|u1|Mult0|mult_core|romout[2][15]~9_combout\ & 
-- !\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|romout[2][15]~9_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X57_Y47_N20
\R5|Q2_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[10]~36_combout\ = ((\R4|Q2_real\(10) $ (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (!\R5|Q2_real[9]~35\)))) # (GND)
-- \R5|Q2_real[10]~37\ = CARRY((\R4|Q2_real\(10) & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\) # (!\R5|Q2_real[9]~35\))) # (!\R4|Q2_real\(10) & 
-- (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R5|Q2_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(10),
	datab => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R5|Q2_real[9]~35\,
	combout => \R5|Q2_real[10]~36_combout\,
	cout => \R5|Q2_real[10]~37\);

-- Location: FF_X57_Y47_N21
\R5|Q2_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(10));

-- Location: LCCOMB_X57_Y46_N0
\OUT_COV|O2_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[7]~7_combout\ = (\INV~input_o\ & ((\R5|Q2_real\(10)))) # (!\INV~input_o\ & (\R5|Q2_real\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q2_real\(7),
	datad => \R5|Q2_real\(10),
	combout => \OUT_COV|O2_real[7]~7_combout\);

-- Location: FF_X57_Y46_N1
\R6|Q2_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(7));

-- Location: LCCOMB_X54_Y47_N22
\R4|Q6_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[11]~38_combout\ = (\R3|Q6_real\(11) & ((\R3|Q4_real\(11) & (!\R4|Q6_real[10]~37\)) # (!\R3|Q4_real\(11) & ((\R4|Q6_real[10]~37\) # (GND))))) # (!\R3|Q6_real\(11) & ((\R3|Q4_real\(11) & (\R4|Q6_real[10]~37\ & VCC)) # (!\R3|Q4_real\(11) & 
-- (!\R4|Q6_real[10]~37\))))
-- \R4|Q6_real[11]~39\ = CARRY((\R3|Q6_real\(11) & ((!\R4|Q6_real[10]~37\) # (!\R3|Q4_real\(11)))) # (!\R3|Q6_real\(11) & (!\R3|Q4_real\(11) & !\R4|Q6_real[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_real\(11),
	datab => \R3|Q4_real\(11),
	datad => VCC,
	cin => \R4|Q6_real[10]~37\,
	combout => \R4|Q6_real[11]~38_combout\,
	cout => \R4|Q6_real[11]~39\);

-- Location: FF_X54_Y47_N23
\R4|Q6_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(11));

-- Location: LCCOMB_X55_Y47_N20
\L3|b3|u1|Mult0|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\ = \R4|Q6_real\(11) $ (\R4|Q6_real\(9) $ (((\R4|Q6_real\(8) & !\R4|Q6_real\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(8),
	datab => \R4|Q6_real\(11),
	datac => \R4|Q6_real\(9),
	datad => \R4|Q6_real\(10),
	combout => \L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X56_Y47_N20
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\ & 
-- (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\ & 
-- !\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|romout[2][16]~combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X58_Y47_N22
\R4|Q2_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[11]~38_combout\ = (\R3|Q0_real\(11) & ((\R3|Q2_real\(11) & (!\R4|Q2_real[10]~37\)) # (!\R3|Q2_real\(11) & (\R4|Q2_real[10]~37\ & VCC)))) # (!\R3|Q0_real\(11) & ((\R3|Q2_real\(11) & ((\R4|Q2_real[10]~37\) # (GND))) # (!\R3|Q2_real\(11) & 
-- (!\R4|Q2_real[10]~37\))))
-- \R4|Q2_real[11]~39\ = CARRY((\R3|Q0_real\(11) & (\R3|Q2_real\(11) & !\R4|Q2_real[10]~37\)) # (!\R3|Q0_real\(11) & ((\R3|Q2_real\(11)) # (!\R4|Q2_real[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(11),
	datab => \R3|Q2_real\(11),
	datad => VCC,
	cin => \R4|Q2_real[10]~37\,
	combout => \R4|Q2_real[11]~38_combout\,
	cout => \R4|Q2_real[11]~39\);

-- Location: FF_X58_Y47_N23
\R4|Q2_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(11));

-- Location: LCCOMB_X57_Y47_N22
\R5|Q2_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[11]~38_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q2_real\(11) & (\R5|Q2_real[10]~37\ & VCC)) # (!\R4|Q2_real\(11) & (!\R5|Q2_real[10]~37\)))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q2_real\(11) & (!\R5|Q2_real[10]~37\)) # (!\R4|Q2_real\(11) & ((\R5|Q2_real[10]~37\) # (GND)))))
-- \R5|Q2_real[11]~39\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q2_real\(11) & !\R5|Q2_real[10]~37\)) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- ((!\R5|Q2_real[10]~37\) # (!\R4|Q2_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R4|Q2_real\(11),
	datad => VCC,
	cin => \R5|Q2_real[10]~37\,
	combout => \R5|Q2_real[11]~38_combout\,
	cout => \R5|Q2_real[11]~39\);

-- Location: FF_X57_Y47_N23
\R5|Q2_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(11));

-- Location: LCCOMB_X60_Y47_N24
\OUT_COV|O2_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[8]~8_combout\ = (\INV~input_o\ & (\R5|Q2_real\(11))) # (!\INV~input_o\ & ((\R5|Q2_real\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q2_real\(11),
	datad => \R5|Q2_real\(8),
	combout => \OUT_COV|O2_real[8]~8_combout\);

-- Location: FF_X60_Y47_N25
\R6|Q2_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(8));

-- Location: LCCOMB_X58_Y47_N24
\R4|Q2_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[12]~40_combout\ = ((\R3|Q0_real\(12) $ (\R3|Q2_real\(12) $ (\R4|Q2_real[11]~39\)))) # (GND)
-- \R4|Q2_real[12]~41\ = CARRY((\R3|Q0_real\(12) & ((!\R4|Q2_real[11]~39\) # (!\R3|Q2_real\(12)))) # (!\R3|Q0_real\(12) & (!\R3|Q2_real\(12) & !\R4|Q2_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(12),
	datab => \R3|Q2_real\(12),
	datad => VCC,
	cin => \R4|Q2_real[11]~39\,
	combout => \R4|Q2_real[12]~40_combout\,
	cout => \R4|Q2_real[12]~41\);

-- Location: FF_X58_Y47_N25
\R4|Q2_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(12));

-- Location: LCCOMB_X55_Y47_N6
\L3|b3|u1|Mult0|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[2][17]~10_combout\ = (\R4|Q6_real\(11) & ((\R4|Q6_real\(10)) # ((\R4|Q6_real\(8) & \R4|Q6_real\(9))))) # (!\R4|Q6_real\(11) & ((\R4|Q6_real\(9) & ((!\R4|Q6_real\(10)))) # (!\R4|Q6_real\(9) & ((\R4|Q6_real\(8)) # 
-- (\R4|Q6_real\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(8),
	datab => \R4|Q6_real\(11),
	datac => \R4|Q6_real\(9),
	datad => \R4|Q6_real\(10),
	combout => \L3|b3|u1|Mult0|mult_core|romout[2][17]~10_combout\);

-- Location: LCCOMB_X54_Y47_N24
\R4|Q6_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[12]~40_combout\ = ((\R3|Q4_real\(12) $ (\R3|Q6_real\(12) $ (\R4|Q6_real[11]~39\)))) # (GND)
-- \R4|Q6_real[12]~41\ = CARRY((\R3|Q4_real\(12) & ((!\R4|Q6_real[11]~39\) # (!\R3|Q6_real\(12)))) # (!\R3|Q4_real\(12) & (!\R3|Q6_real\(12) & !\R4|Q6_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(12),
	datab => \R3|Q6_real\(12),
	datad => VCC,
	cin => \R4|Q6_real[11]~39\,
	combout => \R4|Q6_real[12]~40_combout\,
	cout => \R4|Q6_real[12]~41\);

-- Location: FF_X54_Y47_N25
\R4|Q6_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(12));

-- Location: LCCOMB_X55_Y47_N10
\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L3|b3|u1|Mult0|mult_core|romout[2][17]~10_combout\ & (\R4|Q6_real\(12) $ (VCC))) # (!\L3|b3|u1|Mult0|mult_core|romout[2][17]~10_combout\ & (\R4|Q6_real\(12) & VCC))
-- \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[2][17]~10_combout\ & \R4|Q6_real\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[2][17]~10_combout\,
	datab => \R4|Q6_real\(12),
	datad => VCC,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X56_Y47_N22
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X57_Y47_N24
\R5|Q2_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[12]~40_combout\ = ((\R4|Q2_real\(12) $ (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (!\R5|Q2_real[11]~39\)))) # (GND)
-- \R5|Q2_real[12]~41\ = CARRY((\R4|Q2_real\(12) & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\R5|Q2_real[11]~39\))) # (!\R4|Q2_real\(12) & 
-- (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R5|Q2_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(12),
	datab => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R5|Q2_real[11]~39\,
	combout => \R5|Q2_real[12]~40_combout\,
	cout => \R5|Q2_real[12]~41\);

-- Location: FF_X57_Y47_N25
\R5|Q2_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(12));

-- Location: LCCOMB_X57_Y46_N14
\OUT_COV|O2_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[9]~9_combout\ = (\INV~input_o\ & ((\R5|Q2_real\(12)))) # (!\INV~input_o\ & (\R5|Q2_real\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q2_real\(9),
	datad => \R5|Q2_real\(12),
	combout => \OUT_COV|O2_real[9]~9_combout\);

-- Location: FF_X57_Y46_N15
\R6|Q2_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(9));

-- Location: LCCOMB_X58_Y47_N26
\R4|Q2_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[13]~42_combout\ = (\R3|Q0_real\(13) & ((\R3|Q2_real\(13) & (!\R4|Q2_real[12]~41\)) # (!\R3|Q2_real\(13) & (\R4|Q2_real[12]~41\ & VCC)))) # (!\R3|Q0_real\(13) & ((\R3|Q2_real\(13) & ((\R4|Q2_real[12]~41\) # (GND))) # (!\R3|Q2_real\(13) & 
-- (!\R4|Q2_real[12]~41\))))
-- \R4|Q2_real[13]~43\ = CARRY((\R3|Q0_real\(13) & (\R3|Q2_real\(13) & !\R4|Q2_real[12]~41\)) # (!\R3|Q0_real\(13) & ((\R3|Q2_real\(13)) # (!\R4|Q2_real[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_real\(13),
	datab => \R3|Q2_real\(13),
	datad => VCC,
	cin => \R4|Q2_real[12]~41\,
	combout => \R4|Q2_real[13]~42_combout\,
	cout => \R4|Q2_real[13]~43\);

-- Location: FF_X58_Y47_N27
\R4|Q2_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(13));

-- Location: LCCOMB_X54_Y47_N26
\R4|Q6_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[13]~42_combout\ = (\R3|Q4_real\(13) & ((\R3|Q6_real\(13) & (!\R4|Q6_real[12]~41\)) # (!\R3|Q6_real\(13) & (\R4|Q6_real[12]~41\ & VCC)))) # (!\R3|Q4_real\(13) & ((\R3|Q6_real\(13) & ((\R4|Q6_real[12]~41\) # (GND))) # (!\R3|Q6_real\(13) & 
-- (!\R4|Q6_real[12]~41\))))
-- \R4|Q6_real[13]~43\ = CARRY((\R3|Q4_real\(13) & (\R3|Q6_real\(13) & !\R4|Q6_real[12]~41\)) # (!\R3|Q4_real\(13) & ((\R3|Q6_real\(13)) # (!\R4|Q6_real[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(13),
	datab => \R3|Q6_real\(13),
	datad => VCC,
	cin => \R4|Q6_real[12]~41\,
	combout => \R4|Q6_real[13]~42_combout\,
	cout => \R4|Q6_real[13]~43\);

-- Location: FF_X54_Y47_N27
\R4|Q6_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(13));

-- Location: LCCOMB_X55_Y47_N4
\L3|b3|u1|Mult0|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\ = (\R4|Q6_real\(11) & (!\R4|Q6_real\(10) & ((!\R4|Q6_real\(9)) # (!\R4|Q6_real\(8))))) # (!\R4|Q6_real\(11) & ((\R4|Q6_real\(8)) # ((\R4|Q6_real\(9)) # (\R4|Q6_real\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(8),
	datab => \R4|Q6_real\(11),
	datac => \R4|Q6_real\(9),
	datad => \R4|Q6_real\(10),
	combout => \L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\);

-- Location: LCCOMB_X55_Y47_N12
\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\R4|Q6_real\(13) & ((\L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\ & (\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\R4|Q6_real\(13) & ((\L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\ & 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\R4|Q6_real\(13) & (!\L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\ & !\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R4|Q6_real\(13) & 
-- ((!\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(13),
	datab => \L3|b3|u1|Mult0|mult_core|romout[2][18]~11_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X56_Y47_N24
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X57_Y47_N26
\R5|Q2_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[13]~42_combout\ = (\R4|Q2_real\(13) & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\R5|Q2_real[12]~41\ & VCC)) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q2_real[12]~41\)))) # (!\R4|Q2_real\(13) & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q2_real[12]~41\)) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R5|Q2_real[12]~41\) # (GND)))))
-- \R5|Q2_real[13]~43\ = CARRY((\R4|Q2_real\(13) & (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R5|Q2_real[12]~41\)) # (!\R4|Q2_real\(13) & ((!\R5|Q2_real[12]~41\) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(13),
	datab => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R5|Q2_real[12]~41\,
	combout => \R5|Q2_real[13]~42_combout\,
	cout => \R5|Q2_real[13]~43\);

-- Location: FF_X57_Y47_N27
\R5|Q2_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(13));

-- Location: LCCOMB_X57_Y46_N18
\OUT_COV|O2_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[10]~10_combout\ = (\INV~input_o\ & (\R5|Q2_real\(13))) # (!\INV~input_o\ & ((\R5|Q2_real\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_real\(13),
	datac => \INV~input_o\,
	datad => \R5|Q2_real\(10),
	combout => \OUT_COV|O2_real[10]~10_combout\);

-- Location: LCCOMB_X56_Y46_N22
\R6|Q2_real[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q2_real[10]~feeder_combout\ = \OUT_COV|O2_real[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \OUT_COV|O2_real[10]~10_combout\,
	combout => \R6|Q2_real[10]~feeder_combout\);

-- Location: FF_X56_Y46_N23
\R6|Q2_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q2_real[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(10));

-- Location: LCCOMB_X54_Y47_N28
\R4|Q6_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[14]~44_combout\ = ((\R3|Q4_real\(14) $ (\R3|Q6_real\(14) $ (\R4|Q6_real[13]~43\)))) # (GND)
-- \R4|Q6_real[14]~45\ = CARRY((\R3|Q4_real\(14) & ((!\R4|Q6_real[13]~43\) # (!\R3|Q6_real\(14)))) # (!\R3|Q4_real\(14) & (!\R3|Q6_real\(14) & !\R4|Q6_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_real\(14),
	datab => \R3|Q6_real\(14),
	datad => VCC,
	cin => \R4|Q6_real[13]~43\,
	combout => \R4|Q6_real[14]~44_combout\,
	cout => \R4|Q6_real[14]~45\);

-- Location: FF_X54_Y47_N29
\R4|Q6_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(14));

-- Location: LCCOMB_X53_Y47_N4
\L3|b3|u1|Mult0|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[3][15]~12_combout\ = \R4|Q6_real\(14) $ (\R4|Q6_real\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q6_real\(14),
	datad => \R4|Q6_real\(12),
	combout => \L3|b3|u1|Mult0|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X55_Y47_N2
\L3|b3|u1|Mult0|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\ = (\R4|Q6_real\(8)) # ((\R4|Q6_real\(11)) # ((\R4|Q6_real\(9)) # (\R4|Q6_real\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(8),
	datab => \R4|Q6_real\(11),
	datac => \R4|Q6_real\(9),
	datad => \R4|Q6_real\(10),
	combout => \L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\);

-- Location: LCCOMB_X55_Y47_N14
\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L3|b3|u1|Mult0|mult_core|romout[3][15]~12_combout\ $ (\L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\ $ 
-- (!\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[3][15]~12_combout\ & ((\L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L3|b3|u1|Mult0|mult_core|romout[3][15]~12_combout\ & (\L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\ & !\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[3][15]~12_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X56_Y47_N26
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X58_Y47_N28
\R4|Q2_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[14]~44_combout\ = ((\R3|Q2_real\(14) $ (\R3|Q0_real\(14) $ (\R4|Q2_real[13]~43\)))) # (GND)
-- \R4|Q2_real[14]~45\ = CARRY((\R3|Q2_real\(14) & (\R3|Q0_real\(14) & !\R4|Q2_real[13]~43\)) # (!\R3|Q2_real\(14) & ((\R3|Q0_real\(14)) # (!\R4|Q2_real[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(14),
	datab => \R3|Q0_real\(14),
	datad => VCC,
	cin => \R4|Q2_real[13]~43\,
	combout => \R4|Q2_real[14]~44_combout\,
	cout => \R4|Q2_real[14]~45\);

-- Location: FF_X58_Y47_N29
\R4|Q2_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(14));

-- Location: LCCOMB_X57_Y47_N28
\R5|Q2_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[14]~44_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R4|Q2_real\(14) $ (!\R5|Q2_real[13]~43\)))) # (GND)
-- \R5|Q2_real[14]~45\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\R4|Q2_real\(14)) # (!\R5|Q2_real[13]~43\))) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\R4|Q2_real\(14) & !\R5|Q2_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \R4|Q2_real\(14),
	datad => VCC,
	cin => \R5|Q2_real[13]~43\,
	combout => \R5|Q2_real[14]~44_combout\,
	cout => \R5|Q2_real[14]~45\);

-- Location: FF_X57_Y47_N29
\R5|Q2_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(14));

-- Location: LCCOMB_X60_Y47_N6
\OUT_COV|O2_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[11]~11_combout\ = (\INV~input_o\ & ((\R5|Q2_real\(14)))) # (!\INV~input_o\ & (\R5|Q2_real\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_real\(11),
	datac => \R5|Q2_real\(14),
	datad => \INV~input_o\,
	combout => \OUT_COV|O2_real[11]~11_combout\);

-- Location: FF_X60_Y47_N7
\R6|Q2_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(11));

-- Location: LCCOMB_X58_Y47_N30
\R4|Q2_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_real[15]~46_combout\ = \R3|Q2_real\(15) $ (\R3|Q0_real\(15) $ (!\R4|Q2_real[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_real\(15),
	datab => \R3|Q0_real\(15),
	cin => \R4|Q2_real[14]~45\,
	combout => \R4|Q2_real[15]~46_combout\);

-- Location: FF_X58_Y47_N31
\R4|Q2_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_real\(15));

-- Location: LCCOMB_X54_Y47_N30
\R4|Q6_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_real[15]~46_combout\ = \R3|Q4_real\(15) $ (\R4|Q6_real[14]~45\ $ (!\R3|Q6_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q4_real\(15),
	datad => \R3|Q6_real\(15),
	cin => \R4|Q6_real[14]~45\,
	combout => \R4|Q6_real[15]~46_combout\);

-- Location: FF_X54_Y47_N31
\R4|Q6_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_real\(15));

-- Location: LCCOMB_X53_Y47_N10
\L3|b3|u1|Mult0|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|romout[3][16]~14_combout\ = \R4|Q6_real\(13) $ (\R4|Q6_real\(15) $ (((\R4|Q6_real\(12) & !\R4|Q6_real\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_real\(13),
	datab => \R4|Q6_real\(12),
	datac => \R4|Q6_real\(15),
	datad => \R4|Q6_real\(14),
	combout => \L3|b3|u1|Mult0|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X55_Y47_N16
\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L3|b3|u1|Mult0|mult_core|romout[3][16]~14_combout\ $ (\L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[3][16]~14_combout\,
	datad => \L3|b3|u1|Mult0|mult_core|romout[2][19]~13_combout\,
	cin => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X56_Y47_N28
\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ $ (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cin => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X57_Y47_N30
\R5|Q2_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_real[15]~46_combout\ = \R4|Q2_real\(15) $ (\R5|Q2_real[14]~45\ $ (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q2_real\(15),
	datad => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R5|Q2_real[14]~45\,
	combout => \R5|Q2_real[15]~46_combout\);

-- Location: FF_X57_Y47_N31
\R5|Q2_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_real\(15));

-- Location: LCCOMB_X57_Y46_N16
\OUT_COV|O2_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[12]~12_combout\ = (\INV~input_o\ & (\R5|Q2_real\(15))) # (!\INV~input_o\ & ((\R5|Q2_real\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q2_real\(15),
	datad => \R5|Q2_real\(12),
	combout => \OUT_COV|O2_real[12]~12_combout\);

-- Location: FF_X57_Y46_N17
\R6|Q2_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(12));

-- Location: LCCOMB_X57_Y46_N10
\OUT_COV|O2_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[13]~13_combout\ = (\INV~input_o\ & ((\R5|Q2_real\(15)))) # (!\INV~input_o\ & (\R5|Q2_real\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q2_real\(13),
	datac => \R5|Q2_real\(15),
	combout => \OUT_COV|O2_real[13]~13_combout\);

-- Location: FF_X57_Y46_N11
\R6|Q2_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(13));

-- Location: LCCOMB_X57_Y46_N28
\OUT_COV|O2_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_real[14]~14_combout\ = (\INV~input_o\ & (\R5|Q2_real\(15))) # (!\INV~input_o\ & ((\R5|Q2_real\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q2_real\(15),
	datad => \R5|Q2_real\(14),
	combout => \OUT_COV|O2_real[14]~14_combout\);

-- Location: FF_X57_Y46_N29
\R6|Q2_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(14));

-- Location: LCCOMB_X57_Y46_N26
\R6|Q2_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q2_real[15]~feeder_combout\ = \R5|Q2_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R5|Q2_real\(15),
	combout => \R6|Q2_real[15]~feeder_combout\);

-- Location: FF_X57_Y46_N27
\R6|Q2_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q2_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_real\(15));

-- Location: LCCOMB_X63_Y48_N0
\R4|Q3_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[0]~16_combout\ = (\R3|Q3_real\(0) & (\R3|Q1_real\(0) $ (VCC))) # (!\R3|Q3_real\(0) & ((\R3|Q1_real\(0)) # (GND)))
-- \R4|Q3_real[0]~17\ = CARRY((\R3|Q1_real\(0)) # (!\R3|Q3_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(0),
	datab => \R3|Q1_real\(0),
	datad => VCC,
	combout => \R4|Q3_real[0]~16_combout\,
	cout => \R4|Q3_real[0]~17\);

-- Location: LCCOMB_X63_Y48_N2
\R4|Q3_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[1]~18_combout\ = (\R3|Q3_real\(1) & ((\R3|Q1_real\(1) & (!\R4|Q3_real[0]~17\)) # (!\R3|Q1_real\(1) & ((\R4|Q3_real[0]~17\) # (GND))))) # (!\R3|Q3_real\(1) & ((\R3|Q1_real\(1) & (\R4|Q3_real[0]~17\ & VCC)) # (!\R3|Q1_real\(1) & 
-- (!\R4|Q3_real[0]~17\))))
-- \R4|Q3_real[1]~19\ = CARRY((\R3|Q3_real\(1) & ((!\R4|Q3_real[0]~17\) # (!\R3|Q1_real\(1)))) # (!\R3|Q3_real\(1) & (!\R3|Q1_real\(1) & !\R4|Q3_real[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_real\(1),
	datab => \R3|Q1_real\(1),
	datad => VCC,
	cin => \R4|Q3_real[0]~17\,
	combout => \R4|Q3_real[1]~18_combout\,
	cout => \R4|Q3_real[1]~19\);

-- Location: LCCOMB_X63_Y48_N4
\R4|Q3_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[2]~20_combout\ = ((\R3|Q1_real\(2) $ (\L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\ $ (\R4|Q3_real[1]~19\)))) # (GND)
-- \R4|Q3_real[2]~21\ = CARRY((\R3|Q1_real\(2) & ((!\R4|Q3_real[1]~19\) # (!\L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\))) # (!\R3|Q1_real\(2) & (!\L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\ & !\R4|Q3_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(2),
	datab => \L2|b2|u1|Mult0|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R4|Q3_real[1]~19\,
	combout => \R4|Q3_real[2]~20_combout\,
	cout => \R4|Q3_real[2]~21\);

-- Location: LCCOMB_X63_Y48_N6
\R4|Q3_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[3]~22_combout\ = (\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R3|Q1_real\(3) & (!\R4|Q3_real[2]~21\)) # (!\R3|Q1_real\(3) & ((\R4|Q3_real[2]~21\) # (GND))))) # (!\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & 
-- ((\R3|Q1_real\(3) & (\R4|Q3_real[2]~21\ & VCC)) # (!\R3|Q1_real\(3) & (!\R4|Q3_real[2]~21\))))
-- \R4|Q3_real[3]~23\ = CARRY((\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((!\R4|Q3_real[2]~21\) # (!\R3|Q1_real\(3)))) # (!\L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R3|Q1_real\(3) & !\R4|Q3_real[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|romout[0][16]~0_combout\,
	datab => \R3|Q1_real\(3),
	datad => VCC,
	cin => \R4|Q3_real[2]~21\,
	combout => \R4|Q3_real[3]~22_combout\,
	cout => \R4|Q3_real[3]~23\);

-- Location: FF_X63_Y48_N7
\R4|Q3_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(3));

-- Location: LCCOMB_X54_Y49_N0
\R3|Q5_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[0]~16_combout\ = (\R2|Q4_real\(0) & ((GND) # (!\R2|Q5_real\(0)))) # (!\R2|Q4_real\(0) & (\R2|Q5_real\(0) $ (GND)))
-- \R3|Q5_real[0]~17\ = CARRY((\R2|Q4_real\(0)) # (!\R2|Q5_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(0),
	datab => \R2|Q5_real\(0),
	datad => VCC,
	combout => \R3|Q5_real[0]~16_combout\,
	cout => \R3|Q5_real[0]~17\);

-- Location: LCCOMB_X54_Y49_N2
\R3|Q5_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[1]~18_combout\ = (\R2|Q4_real\(1) & ((\R2|Q5_real\(1) & (!\R3|Q5_real[0]~17\)) # (!\R2|Q5_real\(1) & (\R3|Q5_real[0]~17\ & VCC)))) # (!\R2|Q4_real\(1) & ((\R2|Q5_real\(1) & ((\R3|Q5_real[0]~17\) # (GND))) # (!\R2|Q5_real\(1) & 
-- (!\R3|Q5_real[0]~17\))))
-- \R3|Q5_real[1]~19\ = CARRY((\R2|Q4_real\(1) & (\R2|Q5_real\(1) & !\R3|Q5_real[0]~17\)) # (!\R2|Q4_real\(1) & ((\R2|Q5_real\(1)) # (!\R3|Q5_real[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(1),
	datab => \R2|Q5_real\(1),
	datad => VCC,
	cin => \R3|Q5_real[0]~17\,
	combout => \R3|Q5_real[1]~18_combout\,
	cout => \R3|Q5_real[1]~19\);

-- Location: LCCOMB_X54_Y49_N4
\R3|Q5_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[2]~20_combout\ = ((\R2|Q5_real\(2) $ (\R2|Q4_real\(2) $ (\R3|Q5_real[1]~19\)))) # (GND)
-- \R3|Q5_real[2]~21\ = CARRY((\R2|Q5_real\(2) & (\R2|Q4_real\(2) & !\R3|Q5_real[1]~19\)) # (!\R2|Q5_real\(2) & ((\R2|Q4_real\(2)) # (!\R3|Q5_real[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(2),
	datab => \R2|Q4_real\(2),
	datad => VCC,
	cin => \R3|Q5_real[1]~19\,
	combout => \R3|Q5_real[2]~20_combout\,
	cout => \R3|Q5_real[2]~21\);

-- Location: LCCOMB_X54_Y49_N6
\R3|Q5_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[3]~22_combout\ = (\R2|Q5_real\(3) & ((\R2|Q4_real\(3) & (!\R3|Q5_real[2]~21\)) # (!\R2|Q4_real\(3) & ((\R3|Q5_real[2]~21\) # (GND))))) # (!\R2|Q5_real\(3) & ((\R2|Q4_real\(3) & (\R3|Q5_real[2]~21\ & VCC)) # (!\R2|Q4_real\(3) & 
-- (!\R3|Q5_real[2]~21\))))
-- \R3|Q5_real[3]~23\ = CARRY((\R2|Q5_real\(3) & ((!\R3|Q5_real[2]~21\) # (!\R2|Q4_real\(3)))) # (!\R2|Q5_real\(3) & (!\R2|Q4_real\(3) & !\R3|Q5_real[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(3),
	datab => \R2|Q4_real\(3),
	datad => VCC,
	cin => \R3|Q5_real[2]~21\,
	combout => \R3|Q5_real[3]~22_combout\,
	cout => \R3|Q5_real[3]~23\);

-- Location: FF_X54_Y49_N7
\R3|Q5_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(3));

-- Location: LCCOMB_X53_Y51_N0
\R3|Q7_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[0]~16_combout\ = (\R2|Q6_real\(0) & ((GND) # (!\R2|Q7_real\(0)))) # (!\R2|Q6_real\(0) & (\R2|Q7_real\(0) $ (GND)))
-- \R3|Q7_real[0]~17\ = CARRY((\R2|Q6_real\(0)) # (!\R2|Q7_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(0),
	datab => \R2|Q7_real\(0),
	datad => VCC,
	combout => \R3|Q7_real[0]~16_combout\,
	cout => \R3|Q7_real[0]~17\);

-- Location: LCCOMB_X53_Y51_N2
\R3|Q7_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[1]~18_combout\ = (\R2|Q7_real\(1) & ((\R2|Q6_real\(1) & (!\R3|Q7_real[0]~17\)) # (!\R2|Q6_real\(1) & ((\R3|Q7_real[0]~17\) # (GND))))) # (!\R2|Q7_real\(1) & ((\R2|Q6_real\(1) & (\R3|Q7_real[0]~17\ & VCC)) # (!\R2|Q6_real\(1) & 
-- (!\R3|Q7_real[0]~17\))))
-- \R3|Q7_real[1]~19\ = CARRY((\R2|Q7_real\(1) & ((!\R3|Q7_real[0]~17\) # (!\R2|Q6_real\(1)))) # (!\R2|Q7_real\(1) & (!\R2|Q6_real\(1) & !\R3|Q7_real[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(1),
	datab => \R2|Q6_real\(1),
	datad => VCC,
	cin => \R3|Q7_real[0]~17\,
	combout => \R3|Q7_real[1]~18_combout\,
	cout => \R3|Q7_real[1]~19\);

-- Location: LCCOMB_X53_Y51_N4
\R3|Q7_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[2]~20_combout\ = ((\R2|Q7_real\(2) $ (\R2|Q6_real\(2) $ (\R3|Q7_real[1]~19\)))) # (GND)
-- \R3|Q7_real[2]~21\ = CARRY((\R2|Q7_real\(2) & (\R2|Q6_real\(2) & !\R3|Q7_real[1]~19\)) # (!\R2|Q7_real\(2) & ((\R2|Q6_real\(2)) # (!\R3|Q7_real[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(2),
	datab => \R2|Q6_real\(2),
	datad => VCC,
	cin => \R3|Q7_real[1]~19\,
	combout => \R3|Q7_real[2]~20_combout\,
	cout => \R3|Q7_real[2]~21\);

-- Location: LCCOMB_X53_Y51_N6
\R3|Q7_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[3]~22_combout\ = (\R2|Q6_real\(3) & ((\R2|Q7_real\(3) & (!\R3|Q7_real[2]~21\)) # (!\R2|Q7_real\(3) & (\R3|Q7_real[2]~21\ & VCC)))) # (!\R2|Q6_real\(3) & ((\R2|Q7_real\(3) & ((\R3|Q7_real[2]~21\) # (GND))) # (!\R2|Q7_real\(3) & 
-- (!\R3|Q7_real[2]~21\))))
-- \R3|Q7_real[3]~23\ = CARRY((\R2|Q6_real\(3) & (\R2|Q7_real\(3) & !\R3|Q7_real[2]~21\)) # (!\R2|Q6_real\(3) & ((\R2|Q7_real\(3)) # (!\R3|Q7_real[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(3),
	datab => \R2|Q7_real\(3),
	datad => VCC,
	cin => \R3|Q7_real[2]~21\,
	combout => \R3|Q7_real[3]~22_combout\,
	cout => \R3|Q7_real[3]~23\);

-- Location: FF_X53_Y51_N7
\R3|Q7_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(3));

-- Location: FF_X53_Y51_N5
\R3|Q7_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(2));

-- Location: FF_X54_Y51_N21
\R3|Q7_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R3|Q7_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(0));

-- Location: FF_X53_Y51_N3
\R3|Q7_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(1));

-- Location: LCCOMB_X54_Y51_N20
\L2|b4|u1|Mult0|mult_core|romout[0][16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ = \R3|Q7_real\(3) $ (\R3|Q7_real\(1) $ (((!\R3|Q7_real\(2) & \R3|Q7_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(3),
	datab => \R3|Q7_real\(2),
	datac => \R3|Q7_real\(0),
	datad => \R3|Q7_real\(1),
	combout => \L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\);

-- Location: FF_X54_Y49_N5
\R3|Q5_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(2));

-- Location: LCCOMB_X54_Y51_N22
\L2|b4|u1|Mult0|mult_core|romout[0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\ = \R3|Q7_real\(2) $ (\R3|Q7_real\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q7_real\(2),
	datad => \R3|Q7_real\(0),
	combout => \L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\);

-- Location: FF_X54_Y49_N3
\R3|Q5_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(1));

-- Location: LCCOMB_X55_Y49_N24
\R3|Q5_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[0]~feeder_combout\ = \R3|Q5_real[0]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q5_real[0]~16_combout\,
	combout => \R3|Q5_real[0]~feeder_combout\);

-- Location: FF_X55_Y49_N25
\R3|Q5_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(0));

-- Location: LCCOMB_X55_Y50_N0
\R4|Q7_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[0]~16_combout\ = (\R3|Q7_real\(0) & (\R3|Q5_real\(0) $ (VCC))) # (!\R3|Q7_real\(0) & ((\R3|Q5_real\(0)) # (GND)))
-- \R4|Q7_real[0]~17\ = CARRY((\R3|Q5_real\(0)) # (!\R3|Q7_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(0),
	datab => \R3|Q5_real\(0),
	datad => VCC,
	combout => \R4|Q7_real[0]~16_combout\,
	cout => \R4|Q7_real[0]~17\);

-- Location: LCCOMB_X55_Y50_N2
\R4|Q7_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[1]~18_combout\ = (\R3|Q5_real\(1) & ((\R3|Q7_real\(1) & (!\R4|Q7_real[0]~17\)) # (!\R3|Q7_real\(1) & (\R4|Q7_real[0]~17\ & VCC)))) # (!\R3|Q5_real\(1) & ((\R3|Q7_real\(1) & ((\R4|Q7_real[0]~17\) # (GND))) # (!\R3|Q7_real\(1) & 
-- (!\R4|Q7_real[0]~17\))))
-- \R4|Q7_real[1]~19\ = CARRY((\R3|Q5_real\(1) & (\R3|Q7_real\(1) & !\R4|Q7_real[0]~17\)) # (!\R3|Q5_real\(1) & ((\R3|Q7_real\(1)) # (!\R4|Q7_real[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(1),
	datab => \R3|Q7_real\(1),
	datad => VCC,
	cin => \R4|Q7_real[0]~17\,
	combout => \R4|Q7_real[1]~18_combout\,
	cout => \R4|Q7_real[1]~19\);

-- Location: LCCOMB_X55_Y50_N4
\R4|Q7_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[2]~20_combout\ = ((\R3|Q5_real\(2) $ (\L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\ $ (\R4|Q7_real[1]~19\)))) # (GND)
-- \R4|Q7_real[2]~21\ = CARRY((\R3|Q5_real\(2) & ((!\R4|Q7_real[1]~19\) # (!\L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\))) # (!\R3|Q5_real\(2) & (!\L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\ & !\R4|Q7_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(2),
	datab => \L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R4|Q7_real[1]~19\,
	combout => \R4|Q7_real[2]~20_combout\,
	cout => \R4|Q7_real[2]~21\);

-- Location: LCCOMB_X55_Y50_N6
\R4|Q7_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[3]~22_combout\ = (\R3|Q5_real\(3) & ((\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R4|Q7_real[2]~21\)) # (!\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (\R4|Q7_real[2]~21\ & VCC)))) # (!\R3|Q5_real\(3) & 
-- ((\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R4|Q7_real[2]~21\) # (GND))) # (!\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R4|Q7_real[2]~21\))))
-- \R4|Q7_real[3]~23\ = CARRY((\R3|Q5_real\(3) & (\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & !\R4|Q7_real[2]~21\)) # (!\R3|Q5_real\(3) & ((\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\) # (!\R4|Q7_real[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(3),
	datab => \L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\,
	datad => VCC,
	cin => \R4|Q7_real[2]~21\,
	combout => \R4|Q7_real[3]~22_combout\,
	cout => \R4|Q7_real[3]~23\);

-- Location: FF_X55_Y50_N7
\R4|Q7_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(3));

-- Location: LCCOMB_X74_Y50_N0
\R4|Q7_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[0]~16_combout\ = (\R3|Q5_imag\(0) & ((GND) # (!\R3|Q7_imag\(0)))) # (!\R3|Q5_imag\(0) & (\R3|Q7_imag\(0) $ (GND)))
-- \R4|Q7_imag[0]~17\ = CARRY((\R3|Q5_imag\(0)) # (!\R3|Q7_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(0),
	datab => \R3|Q7_imag\(0),
	datad => VCC,
	combout => \R4|Q7_imag[0]~16_combout\,
	cout => \R4|Q7_imag[0]~17\);

-- Location: LCCOMB_X74_Y50_N2
\R4|Q7_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[1]~18_combout\ = (\R3|Q7_imag\(1) & ((\R3|Q5_imag\(1) & (!\R4|Q7_imag[0]~17\)) # (!\R3|Q5_imag\(1) & ((\R4|Q7_imag[0]~17\) # (GND))))) # (!\R3|Q7_imag\(1) & ((\R3|Q5_imag\(1) & (\R4|Q7_imag[0]~17\ & VCC)) # (!\R3|Q5_imag\(1) & 
-- (!\R4|Q7_imag[0]~17\))))
-- \R4|Q7_imag[1]~19\ = CARRY((\R3|Q7_imag\(1) & ((!\R4|Q7_imag[0]~17\) # (!\R3|Q5_imag\(1)))) # (!\R3|Q7_imag\(1) & (!\R3|Q5_imag\(1) & !\R4|Q7_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_imag\(1),
	datab => \R3|Q5_imag\(1),
	datad => VCC,
	cin => \R4|Q7_imag[0]~17\,
	combout => \R4|Q7_imag[1]~18_combout\,
	cout => \R4|Q7_imag[1]~19\);

-- Location: LCCOMB_X74_Y50_N4
\R4|Q7_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[2]~20_combout\ = ((\R3|Q5_imag\(2) $ (\L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\ $ (\R4|Q7_imag[1]~19\)))) # (GND)
-- \R4|Q7_imag[2]~21\ = CARRY((\R3|Q5_imag\(2) & ((!\R4|Q7_imag[1]~19\) # (!\L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\))) # (!\R3|Q5_imag\(2) & (!\L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\ & !\R4|Q7_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(2),
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][15]~0_combout\,
	datad => VCC,
	cin => \R4|Q7_imag[1]~19\,
	combout => \R4|Q7_imag[2]~20_combout\,
	cout => \R4|Q7_imag[2]~21\);

-- Location: LCCOMB_X74_Y50_N6
\R4|Q7_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[3]~22_combout\ = (\R3|Q5_imag\(3) & ((\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & (!\R4|Q7_imag[2]~21\)) # (!\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & (\R4|Q7_imag[2]~21\ & VCC)))) # (!\R3|Q5_imag\(3) & 
-- ((\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & ((\R4|Q7_imag[2]~21\) # (GND))) # (!\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & (!\R4|Q7_imag[2]~21\))))
-- \R4|Q7_imag[3]~23\ = CARRY((\R3|Q5_imag\(3) & (\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\ & !\R4|Q7_imag[2]~21\)) # (!\R3|Q5_imag\(3) & ((\L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\) # (!\R4|Q7_imag[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(3),
	datab => \L2|b4|u1|Mult3|mult_core|romout[0][16]~1_combout\,
	datad => VCC,
	cin => \R4|Q7_imag[2]~21\,
	combout => \R4|Q7_imag[3]~22_combout\,
	cout => \R4|Q7_imag[3]~23\);

-- Location: FF_X74_Y50_N7
\R4|Q7_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(3));

-- Location: FF_X74_Y50_N5
\R4|Q7_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(2));

-- Location: FF_X55_Y50_N5
\R4|Q7_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(2));

-- Location: FF_X55_Y50_N3
\R4|Q7_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(1));

-- Location: FF_X74_Y50_N3
\R4|Q7_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(1));

-- Location: FF_X74_Y50_N1
\R4|Q7_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(0));

-- Location: FF_X55_Y50_N1
\R4|Q7_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(0));

-- Location: LCCOMB_X67_Y50_N0
\L3|b4|u1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~0_combout\ = (\R4|Q7_imag\(0) & (\R4|Q7_real\(0) $ (VCC))) # (!\R4|Q7_imag\(0) & ((\R4|Q7_real\(0)) # (GND)))
-- \L3|b4|u1|Add0~1\ = CARRY((\R4|Q7_real\(0)) # (!\R4|Q7_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(0),
	datab => \R4|Q7_real\(0),
	datad => VCC,
	combout => \L3|b4|u1|Add0~0_combout\,
	cout => \L3|b4|u1|Add0~1\);

-- Location: LCCOMB_X67_Y50_N2
\L3|b4|u1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~2_combout\ = (\R4|Q7_real\(1) & ((\R4|Q7_imag\(1) & (!\L3|b4|u1|Add0~1\)) # (!\R4|Q7_imag\(1) & (\L3|b4|u1|Add0~1\ & VCC)))) # (!\R4|Q7_real\(1) & ((\R4|Q7_imag\(1) & ((\L3|b4|u1|Add0~1\) # (GND))) # (!\R4|Q7_imag\(1) & 
-- (!\L3|b4|u1|Add0~1\))))
-- \L3|b4|u1|Add0~3\ = CARRY((\R4|Q7_real\(1) & (\R4|Q7_imag\(1) & !\L3|b4|u1|Add0~1\)) # (!\R4|Q7_real\(1) & ((\R4|Q7_imag\(1)) # (!\L3|b4|u1|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(1),
	datab => \R4|Q7_imag\(1),
	datad => VCC,
	cin => \L3|b4|u1|Add0~1\,
	combout => \L3|b4|u1|Add0~2_combout\,
	cout => \L3|b4|u1|Add0~3\);

-- Location: LCCOMB_X67_Y50_N4
\L3|b4|u1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~4_combout\ = ((\R4|Q7_imag\(2) $ (\R4|Q7_real\(2) $ (\L3|b4|u1|Add0~3\)))) # (GND)
-- \L3|b4|u1|Add0~5\ = CARRY((\R4|Q7_imag\(2) & (\R4|Q7_real\(2) & !\L3|b4|u1|Add0~3\)) # (!\R4|Q7_imag\(2) & ((\R4|Q7_real\(2)) # (!\L3|b4|u1|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(2),
	datab => \R4|Q7_real\(2),
	datad => VCC,
	cin => \L3|b4|u1|Add0~3\,
	combout => \L3|b4|u1|Add0~4_combout\,
	cout => \L3|b4|u1|Add0~5\);

-- Location: LCCOMB_X67_Y50_N6
\L3|b4|u1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~6_combout\ = (\R4|Q7_real\(3) & ((\R4|Q7_imag\(3) & (!\L3|b4|u1|Add0~5\)) # (!\R4|Q7_imag\(3) & (\L3|b4|u1|Add0~5\ & VCC)))) # (!\R4|Q7_real\(3) & ((\R4|Q7_imag\(3) & ((\L3|b4|u1|Add0~5\) # (GND))) # (!\R4|Q7_imag\(3) & 
-- (!\L3|b4|u1|Add0~5\))))
-- \L3|b4|u1|Add0~7\ = CARRY((\R4|Q7_real\(3) & (\R4|Q7_imag\(3) & !\L3|b4|u1|Add0~5\)) # (!\R4|Q7_real\(3) & ((\R4|Q7_imag\(3)) # (!\L3|b4|u1|Add0~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(3),
	datab => \R4|Q7_imag\(3),
	datad => VCC,
	cin => \L3|b4|u1|Add0~5\,
	combout => \L3|b4|u1|Add0~6_combout\,
	cout => \L3|b4|u1|Add0~7\);

-- Location: FF_X63_Y48_N5
\R4|Q3_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(2));

-- Location: FF_X63_Y48_N3
\R4|Q3_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(1));

-- Location: FF_X63_Y48_N1
\R4|Q3_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(0));

-- Location: LCCOMB_X67_Y48_N0
\R5|Q3_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[0]~16_combout\ = (\L3|b4|u1|Add0~0_combout\ & (\R4|Q3_real\(0) $ (VCC))) # (!\L3|b4|u1|Add0~0_combout\ & (\R4|Q3_real\(0) & VCC))
-- \R5|Q3_real[0]~17\ = CARRY((\L3|b4|u1|Add0~0_combout\ & \R4|Q3_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~0_combout\,
	datab => \R4|Q3_real\(0),
	datad => VCC,
	combout => \R5|Q3_real[0]~16_combout\,
	cout => \R5|Q3_real[0]~17\);

-- Location: LCCOMB_X67_Y48_N2
\R5|Q3_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[1]~18_combout\ = (\R4|Q3_real\(1) & ((\L3|b4|u1|Add0~2_combout\ & (\R5|Q3_real[0]~17\ & VCC)) # (!\L3|b4|u1|Add0~2_combout\ & (!\R5|Q3_real[0]~17\)))) # (!\R4|Q3_real\(1) & ((\L3|b4|u1|Add0~2_combout\ & (!\R5|Q3_real[0]~17\)) # 
-- (!\L3|b4|u1|Add0~2_combout\ & ((\R5|Q3_real[0]~17\) # (GND)))))
-- \R5|Q3_real[1]~19\ = CARRY((\R4|Q3_real\(1) & (!\L3|b4|u1|Add0~2_combout\ & !\R5|Q3_real[0]~17\)) # (!\R4|Q3_real\(1) & ((!\R5|Q3_real[0]~17\) # (!\L3|b4|u1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(1),
	datab => \L3|b4|u1|Add0~2_combout\,
	datad => VCC,
	cin => \R5|Q3_real[0]~17\,
	combout => \R5|Q3_real[1]~18_combout\,
	cout => \R5|Q3_real[1]~19\);

-- Location: LCCOMB_X67_Y48_N4
\R5|Q3_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[2]~20_combout\ = ((\L3|b4|u1|Add0~4_combout\ $ (\R4|Q3_real\(2) $ (!\R5|Q3_real[1]~19\)))) # (GND)
-- \R5|Q3_real[2]~21\ = CARRY((\L3|b4|u1|Add0~4_combout\ & ((\R4|Q3_real\(2)) # (!\R5|Q3_real[1]~19\))) # (!\L3|b4|u1|Add0~4_combout\ & (\R4|Q3_real\(2) & !\R5|Q3_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~4_combout\,
	datab => \R4|Q3_real\(2),
	datad => VCC,
	cin => \R5|Q3_real[1]~19\,
	combout => \R5|Q3_real[2]~20_combout\,
	cout => \R5|Q3_real[2]~21\);

-- Location: LCCOMB_X67_Y48_N6
\R5|Q3_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[3]~22_combout\ = (\R4|Q3_real\(3) & ((\L3|b4|u1|Add0~6_combout\ & (\R5|Q3_real[2]~21\ & VCC)) # (!\L3|b4|u1|Add0~6_combout\ & (!\R5|Q3_real[2]~21\)))) # (!\R4|Q3_real\(3) & ((\L3|b4|u1|Add0~6_combout\ & (!\R5|Q3_real[2]~21\)) # 
-- (!\L3|b4|u1|Add0~6_combout\ & ((\R5|Q3_real[2]~21\) # (GND)))))
-- \R5|Q3_real[3]~23\ = CARRY((\R4|Q3_real\(3) & (!\L3|b4|u1|Add0~6_combout\ & !\R5|Q3_real[2]~21\)) # (!\R4|Q3_real\(3) & ((!\R5|Q3_real[2]~21\) # (!\L3|b4|u1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(3),
	datab => \L3|b4|u1|Add0~6_combout\,
	datad => VCC,
	cin => \R5|Q3_real[2]~21\,
	combout => \R5|Q3_real[3]~22_combout\,
	cout => \R5|Q3_real[3]~23\);

-- Location: FF_X67_Y48_N7
\R5|Q3_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(3));

-- Location: FF_X67_Y48_N1
\R5|Q3_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(0));

-- Location: LCCOMB_X67_Y47_N12
\OUT_COV|O3_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[0]~0_combout\ = (\INV~input_o\ & (\R5|Q3_real\(3))) # (!\INV~input_o\ & ((\R5|Q3_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_real\(3),
	datac => \INV~input_o\,
	datad => \R5|Q3_real\(0),
	combout => \OUT_COV|O3_real[0]~0_combout\);

-- Location: FF_X67_Y47_N13
\R6|Q3_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(0));

-- Location: FF_X67_Y48_N3
\R5|Q3_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(1));

-- Location: LCCOMB_X74_Y50_N8
\R4|Q7_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[4]~24_combout\ = ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q5_imag\(4) $ (\R4|Q7_imag[3]~23\)))) # (GND)
-- \R4|Q7_imag[4]~25\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q5_imag\(4) & !\R4|Q7_imag[3]~23\)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\R3|Q5_imag\(4)) # 
-- (!\R4|Q7_imag[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q5_imag\(4),
	datad => VCC,
	cin => \R4|Q7_imag[3]~23\,
	combout => \R4|Q7_imag[4]~24_combout\,
	cout => \R4|Q7_imag[4]~25\);

-- Location: FF_X74_Y50_N9
\R4|Q7_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(4));

-- Location: LCCOMB_X54_Y51_N12
\L2|b4|u1|Mult0|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[0][17]~2_combout\ = (\R3|Q7_real\(1) & ((\R3|Q7_real\(2) & (\R3|Q7_real\(3))) # (!\R3|Q7_real\(2) & ((\R3|Q7_real\(0)) # (!\R3|Q7_real\(3)))))) # (!\R3|Q7_real\(1) & ((\R3|Q7_real\(2)) # ((!\R3|Q7_real\(3) & 
-- \R3|Q7_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(1),
	datab => \R3|Q7_real\(2),
	datac => \R3|Q7_real\(3),
	datad => \R3|Q7_real\(0),
	combout => \L2|b4|u1|Mult0|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X53_Y51_N8
\R3|Q7_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[4]~24_combout\ = ((\R2|Q7_real\(4) $ (\R2|Q6_real\(4) $ (\R3|Q7_real[3]~23\)))) # (GND)
-- \R3|Q7_real[4]~25\ = CARRY((\R2|Q7_real\(4) & (\R2|Q6_real\(4) & !\R3|Q7_real[3]~23\)) # (!\R2|Q7_real\(4) & ((\R2|Q6_real\(4)) # (!\R3|Q7_real[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(4),
	datab => \R2|Q6_real\(4),
	datad => VCC,
	cin => \R3|Q7_real[3]~23\,
	combout => \R3|Q7_real[4]~24_combout\,
	cout => \R3|Q7_real[4]~25\);

-- Location: FF_X53_Y51_N9
\R3|Q7_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(4));

-- Location: LCCOMB_X55_Y51_N2
\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[0][17]~2_combout\ & (\R3|Q7_real\(4) $ (VCC))) # (!\L2|b4|u1|Mult0|mult_core|romout[0][17]~2_combout\ & (\R3|Q7_real\(4) & VCC))
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[0][17]~2_combout\ & \R3|Q7_real\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][17]~2_combout\,
	datab => \R3|Q7_real\(4),
	datad => VCC,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X54_Y49_N8
\R3|Q5_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[4]~24_combout\ = ((\R2|Q5_real\(4) $ (\R2|Q4_real\(4) $ (\R3|Q5_real[3]~23\)))) # (GND)
-- \R3|Q5_real[4]~25\ = CARRY((\R2|Q5_real\(4) & (\R2|Q4_real\(4) & !\R3|Q5_real[3]~23\)) # (!\R2|Q5_real\(4) & ((\R2|Q4_real\(4)) # (!\R3|Q5_real[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(4),
	datab => \R2|Q4_real\(4),
	datad => VCC,
	cin => \R3|Q5_real[3]~23\,
	combout => \R3|Q5_real[4]~24_combout\,
	cout => \R3|Q5_real[4]~25\);

-- Location: FF_X54_Y49_N9
\R3|Q5_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(4));

-- Location: LCCOMB_X55_Y50_N8
\R4|Q7_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[4]~24_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q5_real\(4) $ (\R4|Q7_real[3]~23\)))) # (GND)
-- \R4|Q7_real[4]~25\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q5_real\(4) & !\R4|Q7_real[3]~23\)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\R3|Q5_real\(4)) # 
-- (!\R4|Q7_real[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q5_real\(4),
	datad => VCC,
	cin => \R4|Q7_real[3]~23\,
	combout => \R4|Q7_real[4]~24_combout\,
	cout => \R4|Q7_real[4]~25\);

-- Location: FF_X55_Y50_N9
\R4|Q7_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(4));

-- Location: LCCOMB_X67_Y50_N8
\L3|b4|u1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~8_combout\ = ((\R4|Q7_imag\(4) $ (\R4|Q7_real\(4) $ (\L3|b4|u1|Add0~7\)))) # (GND)
-- \L3|b4|u1|Add0~9\ = CARRY((\R4|Q7_imag\(4) & (\R4|Q7_real\(4) & !\L3|b4|u1|Add0~7\)) # (!\R4|Q7_imag\(4) & ((\R4|Q7_real\(4)) # (!\L3|b4|u1|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(4),
	datab => \R4|Q7_real\(4),
	datad => VCC,
	cin => \L3|b4|u1|Add0~7\,
	combout => \L3|b4|u1|Add0~8_combout\,
	cout => \L3|b4|u1|Add0~9\);

-- Location: LCCOMB_X63_Y48_N8
\R4|Q3_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[4]~24_combout\ = ((\R3|Q1_real\(4) $ (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R4|Q3_real[3]~23\)))) # (GND)
-- \R4|Q3_real[4]~25\ = CARRY((\R3|Q1_real\(4) & ((!\R4|Q3_real[3]~23\) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\))) # (!\R3|Q1_real\(4) & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\R4|Q3_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(4),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R4|Q3_real[3]~23\,
	combout => \R4|Q3_real[4]~24_combout\,
	cout => \R4|Q3_real[4]~25\);

-- Location: FF_X63_Y48_N9
\R4|Q3_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(4));

-- Location: LCCOMB_X67_Y48_N8
\R5|Q3_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[4]~24_combout\ = ((\L3|b4|u1|Add0~8_combout\ $ (\R4|Q3_real\(4) $ (!\R5|Q3_real[3]~23\)))) # (GND)
-- \R5|Q3_real[4]~25\ = CARRY((\L3|b4|u1|Add0~8_combout\ & ((\R4|Q3_real\(4)) # (!\R5|Q3_real[3]~23\))) # (!\L3|b4|u1|Add0~8_combout\ & (\R4|Q3_real\(4) & !\R5|Q3_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~8_combout\,
	datab => \R4|Q3_real\(4),
	datad => VCC,
	cin => \R5|Q3_real[3]~23\,
	combout => \R5|Q3_real[4]~24_combout\,
	cout => \R5|Q3_real[4]~25\);

-- Location: FF_X67_Y48_N9
\R5|Q3_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(4));

-- Location: LCCOMB_X67_Y47_N2
\OUT_COV|O3_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[1]~1_combout\ = (\INV~input_o\ & ((\R5|Q3_real\(4)))) # (!\INV~input_o\ & (\R5|Q3_real\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q3_real\(1),
	datad => \R5|Q3_real\(4),
	combout => \OUT_COV|O3_real[1]~1_combout\);

-- Location: FF_X67_Y47_N3
\R6|Q3_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(1));

-- Location: LCCOMB_X54_Y49_N10
\R3|Q5_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[5]~26_combout\ = (\R2|Q4_real\(5) & ((\R2|Q5_real\(5) & (!\R3|Q5_real[4]~25\)) # (!\R2|Q5_real\(5) & (\R3|Q5_real[4]~25\ & VCC)))) # (!\R2|Q4_real\(5) & ((\R2|Q5_real\(5) & ((\R3|Q5_real[4]~25\) # (GND))) # (!\R2|Q5_real\(5) & 
-- (!\R3|Q5_real[4]~25\))))
-- \R3|Q5_real[5]~27\ = CARRY((\R2|Q4_real\(5) & (\R2|Q5_real\(5) & !\R3|Q5_real[4]~25\)) # (!\R2|Q4_real\(5) & ((\R2|Q5_real\(5)) # (!\R3|Q5_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(5),
	datab => \R2|Q5_real\(5),
	datad => VCC,
	cin => \R3|Q5_real[4]~25\,
	combout => \R3|Q5_real[5]~26_combout\,
	cout => \R3|Q5_real[5]~27\);

-- Location: FF_X54_Y49_N11
\R3|Q5_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(5));

-- Location: LCCOMB_X54_Y51_N14
\L2|b4|u1|Mult0|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\ = (\R3|Q7_real\(2) & (((!\R3|Q7_real\(3))))) # (!\R3|Q7_real\(2) & ((\R3|Q7_real\(1) & ((!\R3|Q7_real\(0)) # (!\R3|Q7_real\(3)))) # (!\R3|Q7_real\(1) & ((\R3|Q7_real\(3)) # (\R3|Q7_real\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(1),
	datab => \R3|Q7_real\(2),
	datac => \R3|Q7_real\(3),
	datad => \R3|Q7_real\(0),
	combout => \L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\);

-- Location: LCCOMB_X53_Y51_N10
\R3|Q7_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[5]~26_combout\ = (\R2|Q6_real\(5) & ((\R2|Q7_real\(5) & (!\R3|Q7_real[4]~25\)) # (!\R2|Q7_real\(5) & (\R3|Q7_real[4]~25\ & VCC)))) # (!\R2|Q6_real\(5) & ((\R2|Q7_real\(5) & ((\R3|Q7_real[4]~25\) # (GND))) # (!\R2|Q7_real\(5) & 
-- (!\R3|Q7_real[4]~25\))))
-- \R3|Q7_real[5]~27\ = CARRY((\R2|Q6_real\(5) & (\R2|Q7_real\(5) & !\R3|Q7_real[4]~25\)) # (!\R2|Q6_real\(5) & ((\R2|Q7_real\(5)) # (!\R3|Q7_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(5),
	datab => \R2|Q7_real\(5),
	datad => VCC,
	cin => \R3|Q7_real[4]~25\,
	combout => \R3|Q7_real[5]~26_combout\,
	cout => \R3|Q7_real[5]~27\);

-- Location: FF_X53_Y51_N11
\R3|Q7_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(5));

-- Location: LCCOMB_X55_Y51_N4
\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((\R3|Q7_real\(5) & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q7_real\(5) & 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((\R3|Q7_real\(5) & (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q7_real\(5) & 
-- ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\ & (!\R3|Q7_real\(5) & !\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\ & ((!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\R3|Q7_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][18]~3_combout\,
	datab => \R3|Q7_real\(5),
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X55_Y50_N10
\R4|Q7_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[5]~26_combout\ = (\R3|Q5_real\(5) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q7_real[4]~25\)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\R4|Q7_real[4]~25\ & 
-- VCC)))) # (!\R3|Q5_real\(5) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q7_real[4]~25\) # (GND))) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q7_real[4]~25\))))
-- \R4|Q7_real[5]~27\ = CARRY((\R3|Q5_real\(5) & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q7_real[4]~25\)) # (!\R3|Q5_real\(5) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\) # 
-- (!\R4|Q7_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(5),
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q7_real[4]~25\,
	combout => \R4|Q7_real[5]~26_combout\,
	cout => \R4|Q7_real[5]~27\);

-- Location: FF_X55_Y50_N11
\R4|Q7_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(5));

-- Location: LCCOMB_X74_Y50_N10
\R4|Q7_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[5]~26_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_imag\(5) & (!\R4|Q7_imag[4]~25\)) # (!\R3|Q5_imag\(5) & ((\R4|Q7_imag[4]~25\) # (GND))))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_imag\(5) & (\R4|Q7_imag[4]~25\ & VCC)) # (!\R3|Q5_imag\(5) & (!\R4|Q7_imag[4]~25\))))
-- \R4|Q7_imag[5]~27\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R4|Q7_imag[4]~25\) # (!\R3|Q5_imag\(5)))) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R3|Q5_imag\(5) & 
-- !\R4|Q7_imag[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R3|Q5_imag\(5),
	datad => VCC,
	cin => \R4|Q7_imag[4]~25\,
	combout => \R4|Q7_imag[5]~26_combout\,
	cout => \R4|Q7_imag[5]~27\);

-- Location: FF_X74_Y50_N11
\R4|Q7_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(5));

-- Location: LCCOMB_X67_Y50_N10
\L3|b4|u1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~10_combout\ = (\R4|Q7_real\(5) & ((\R4|Q7_imag\(5) & (!\L3|b4|u1|Add0~9\)) # (!\R4|Q7_imag\(5) & (\L3|b4|u1|Add0~9\ & VCC)))) # (!\R4|Q7_real\(5) & ((\R4|Q7_imag\(5) & ((\L3|b4|u1|Add0~9\) # (GND))) # (!\R4|Q7_imag\(5) & 
-- (!\L3|b4|u1|Add0~9\))))
-- \L3|b4|u1|Add0~11\ = CARRY((\R4|Q7_real\(5) & (\R4|Q7_imag\(5) & !\L3|b4|u1|Add0~9\)) # (!\R4|Q7_real\(5) & ((\R4|Q7_imag\(5)) # (!\L3|b4|u1|Add0~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(5),
	datab => \R4|Q7_imag\(5),
	datad => VCC,
	cin => \L3|b4|u1|Add0~9\,
	combout => \L3|b4|u1|Add0~10_combout\,
	cout => \L3|b4|u1|Add0~11\);

-- Location: LCCOMB_X63_Y48_N10
\R4|Q3_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[5]~26_combout\ = (\R3|Q1_real\(5) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q3_real[4]~25\)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\R4|Q3_real[4]~25\ & 
-- VCC)))) # (!\R3|Q1_real\(5) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q3_real[4]~25\) # (GND))) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q3_real[4]~25\))))
-- \R4|Q3_real[5]~27\ = CARRY((\R3|Q1_real\(5) & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q3_real[4]~25\)) # (!\R3|Q1_real\(5) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\) # 
-- (!\R4|Q3_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(5),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q3_real[4]~25\,
	combout => \R4|Q3_real[5]~26_combout\,
	cout => \R4|Q3_real[5]~27\);

-- Location: FF_X63_Y48_N11
\R4|Q3_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(5));

-- Location: LCCOMB_X67_Y48_N10
\R5|Q3_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[5]~26_combout\ = (\L3|b4|u1|Add0~10_combout\ & ((\R4|Q3_real\(5) & (\R5|Q3_real[4]~25\ & VCC)) # (!\R4|Q3_real\(5) & (!\R5|Q3_real[4]~25\)))) # (!\L3|b4|u1|Add0~10_combout\ & ((\R4|Q3_real\(5) & (!\R5|Q3_real[4]~25\)) # (!\R4|Q3_real\(5) & 
-- ((\R5|Q3_real[4]~25\) # (GND)))))
-- \R5|Q3_real[5]~27\ = CARRY((\L3|b4|u1|Add0~10_combout\ & (!\R4|Q3_real\(5) & !\R5|Q3_real[4]~25\)) # (!\L3|b4|u1|Add0~10_combout\ & ((!\R5|Q3_real[4]~25\) # (!\R4|Q3_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~10_combout\,
	datab => \R4|Q3_real\(5),
	datad => VCC,
	cin => \R5|Q3_real[4]~25\,
	combout => \R5|Q3_real[5]~26_combout\,
	cout => \R5|Q3_real[5]~27\);

-- Location: FF_X67_Y48_N11
\R5|Q3_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(5));

-- Location: FF_X67_Y48_N5
\R5|Q3_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(2));

-- Location: LCCOMB_X81_Y48_N20
\OUT_COV|O3_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[2]~2_combout\ = (\INV~input_o\ & (\R5|Q3_real\(5))) # (!\INV~input_o\ & ((\R5|Q3_real\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_real\(5),
	datac => \INV~input_o\,
	datad => \R5|Q3_real\(2),
	combout => \OUT_COV|O3_real[2]~2_combout\);

-- Location: FF_X81_Y48_N21
\R6|Q3_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(2));

-- Location: LCCOMB_X63_Y48_N12
\R4|Q3_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[6]~28_combout\ = ((\R3|Q1_real\(6) $ (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q3_real[5]~27\)))) # (GND)
-- \R4|Q3_real[6]~29\ = CARRY((\R3|Q1_real\(6) & ((!\R4|Q3_real[5]~27\) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\))) # (!\R3|Q1_real\(6) & (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R4|Q3_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(6),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q3_real[5]~27\,
	combout => \R4|Q3_real[6]~28_combout\,
	cout => \R4|Q3_real[6]~29\);

-- Location: FF_X63_Y48_N13
\R4|Q3_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(6));

-- Location: LCCOMB_X74_Y50_N12
\R4|Q7_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[6]~28_combout\ = ((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R3|Q5_imag\(6) $ (\R4|Q7_imag[5]~27\)))) # (GND)
-- \R4|Q7_imag[6]~29\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\R3|Q5_imag\(6) & !\R4|Q7_imag[5]~27\)) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\R3|Q5_imag\(6)) # 
-- (!\R4|Q7_imag[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R3|Q5_imag\(6),
	datad => VCC,
	cin => \R4|Q7_imag[5]~27\,
	combout => \R4|Q7_imag[6]~28_combout\,
	cout => \R4|Q7_imag[6]~29\);

-- Location: FF_X74_Y50_N13
\R4|Q7_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(6));

-- Location: LCCOMB_X54_Y49_N12
\R3|Q5_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[6]~28_combout\ = ((\R2|Q4_real\(6) $ (\R2|Q5_real\(6) $ (\R3|Q5_real[5]~27\)))) # (GND)
-- \R3|Q5_real[6]~29\ = CARRY((\R2|Q4_real\(6) & ((!\R3|Q5_real[5]~27\) # (!\R2|Q5_real\(6)))) # (!\R2|Q4_real\(6) & (!\R2|Q5_real\(6) & !\R3|Q5_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(6),
	datab => \R2|Q5_real\(6),
	datad => VCC,
	cin => \R3|Q5_real[5]~27\,
	combout => \R3|Q5_real[6]~28_combout\,
	cout => \R3|Q5_real[6]~29\);

-- Location: FF_X54_Y49_N13
\R3|Q5_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(6));

-- Location: LCCOMB_X54_Y51_N10
\L2|b4|u1|Mult0|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ = (\R3|Q7_real\(1)) # ((\R3|Q7_real\(2)) # ((\R3|Q7_real\(3)) # (\R3|Q7_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(1),
	datab => \R3|Q7_real\(2),
	datac => \R3|Q7_real\(3),
	datad => \R3|Q7_real\(0),
	combout => \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\);

-- Location: LCCOMB_X53_Y51_N12
\R3|Q7_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[6]~28_combout\ = ((\R2|Q7_real\(6) $ (\R2|Q6_real\(6) $ (\R3|Q7_real[5]~27\)))) # (GND)
-- \R3|Q7_real[6]~29\ = CARRY((\R2|Q7_real\(6) & (\R2|Q6_real\(6) & !\R3|Q7_real[5]~27\)) # (!\R2|Q7_real\(6) & ((\R2|Q6_real\(6)) # (!\R3|Q7_real[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(6),
	datab => \R2|Q6_real\(6),
	datad => VCC,
	cin => \R3|Q7_real[5]~27\,
	combout => \R3|Q7_real[6]~28_combout\,
	cout => \R3|Q7_real[6]~29\);

-- Location: FF_X53_Y51_N13
\R3|Q7_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(6));

-- Location: LCCOMB_X54_Y51_N24
\L2|b4|u1|Mult0|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[1][15]~4_combout\ = \R3|Q7_real\(6) $ (\R3|Q7_real\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(6),
	datad => \R3|Q7_real\(4),
	combout => \L2|b4|u1|Mult0|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X55_Y51_N6
\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L2|b4|u1|Mult0|mult_core|romout[1][15]~4_combout\ $ (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult0|mult_core|romout[1][15]~4_combout\) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (\L2|b4|u1|Mult0|mult_core|romout[1][15]~4_combout\ & !\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|romout[1][15]~4_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X55_Y50_N12
\R4|Q7_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[6]~28_combout\ = ((\R3|Q5_real\(6) $ (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q7_real[5]~27\)))) # (GND)
-- \R4|Q7_real[6]~29\ = CARRY((\R3|Q5_real\(6) & ((!\R4|Q7_real[5]~27\) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\))) # (!\R3|Q5_real\(6) & (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R4|Q7_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(6),
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q7_real[5]~27\,
	combout => \R4|Q7_real[6]~28_combout\,
	cout => \R4|Q7_real[6]~29\);

-- Location: FF_X55_Y50_N13
\R4|Q7_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(6));

-- Location: LCCOMB_X67_Y50_N12
\L3|b4|u1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~12_combout\ = ((\R4|Q7_imag\(6) $ (\R4|Q7_real\(6) $ (\L3|b4|u1|Add0~11\)))) # (GND)
-- \L3|b4|u1|Add0~13\ = CARRY((\R4|Q7_imag\(6) & (\R4|Q7_real\(6) & !\L3|b4|u1|Add0~11\)) # (!\R4|Q7_imag\(6) & ((\R4|Q7_real\(6)) # (!\L3|b4|u1|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(6),
	datab => \R4|Q7_real\(6),
	datad => VCC,
	cin => \L3|b4|u1|Add0~11\,
	combout => \L3|b4|u1|Add0~12_combout\,
	cout => \L3|b4|u1|Add0~13\);

-- Location: LCCOMB_X67_Y48_N12
\R5|Q3_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[6]~28_combout\ = ((\R4|Q3_real\(6) $ (\L3|b4|u1|Add0~12_combout\ $ (!\R5|Q3_real[5]~27\)))) # (GND)
-- \R5|Q3_real[6]~29\ = CARRY((\R4|Q3_real\(6) & ((\L3|b4|u1|Add0~12_combout\) # (!\R5|Q3_real[5]~27\))) # (!\R4|Q3_real\(6) & (\L3|b4|u1|Add0~12_combout\ & !\R5|Q3_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(6),
	datab => \L3|b4|u1|Add0~12_combout\,
	datad => VCC,
	cin => \R5|Q3_real[5]~27\,
	combout => \R5|Q3_real[6]~28_combout\,
	cout => \R5|Q3_real[6]~29\);

-- Location: FF_X67_Y48_N13
\R5|Q3_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(6));

-- Location: LCCOMB_X67_Y47_N28
\OUT_COV|O3_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[3]~3_combout\ = (\INV~input_o\ & (\R5|Q3_real\(6))) # (!\INV~input_o\ & ((\R5|Q3_real\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q3_real\(6),
	datad => \R5|Q3_real\(3),
	combout => \OUT_COV|O3_real[3]~3_combout\);

-- Location: FF_X67_Y47_N29
\R6|Q3_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(3));

-- Location: LCCOMB_X63_Y48_N14
\R4|Q3_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[7]~30_combout\ = (\R3|Q1_real\(7) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q3_real[6]~29\)) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q3_real[6]~29\ & 
-- VCC)))) # (!\R3|Q1_real\(7) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q3_real[6]~29\) # (GND))) # (!\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q3_real[6]~29\))))
-- \R4|Q3_real[7]~31\ = CARRY((\R3|Q1_real\(7) & (\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q3_real[6]~29\)) # (!\R3|Q1_real\(7) & ((\L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # 
-- (!\R4|Q3_real[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(7),
	datab => \L2|b2|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q3_real[6]~29\,
	combout => \R4|Q3_real[7]~30_combout\,
	cout => \R4|Q3_real[7]~31\);

-- Location: FF_X63_Y48_N15
\R4|Q3_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(7));

-- Location: LCCOMB_X74_Y50_N14
\R4|Q7_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[7]~30_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q5_imag\(7) & (!\R4|Q7_imag[6]~29\)) # (!\R3|Q5_imag\(7) & ((\R4|Q7_imag[6]~29\) # (GND))))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q5_imag\(7) & (\R4|Q7_imag[6]~29\ & VCC)) # (!\R3|Q5_imag\(7) & (!\R4|Q7_imag[6]~29\))))
-- \R4|Q7_imag[7]~31\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((!\R4|Q7_imag[6]~29\) # (!\R3|Q5_imag\(7)))) # (!\L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R3|Q5_imag\(7) & 
-- !\R4|Q7_imag[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R3|Q5_imag\(7),
	datad => VCC,
	cin => \R4|Q7_imag[6]~29\,
	combout => \R4|Q7_imag[7]~30_combout\,
	cout => \R4|Q7_imag[7]~31\);

-- Location: FF_X74_Y50_N15
\R4|Q7_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(7));

-- Location: LCCOMB_X54_Y49_N14
\R3|Q5_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[7]~30_combout\ = (\R2|Q5_real\(7) & ((\R2|Q4_real\(7) & (!\R3|Q5_real[6]~29\)) # (!\R2|Q4_real\(7) & ((\R3|Q5_real[6]~29\) # (GND))))) # (!\R2|Q5_real\(7) & ((\R2|Q4_real\(7) & (\R3|Q5_real[6]~29\ & VCC)) # (!\R2|Q4_real\(7) & 
-- (!\R3|Q5_real[6]~29\))))
-- \R3|Q5_real[7]~31\ = CARRY((\R2|Q5_real\(7) & ((!\R3|Q5_real[6]~29\) # (!\R2|Q4_real\(7)))) # (!\R2|Q5_real\(7) & (!\R2|Q4_real\(7) & !\R3|Q5_real[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(7),
	datab => \R2|Q4_real\(7),
	datad => VCC,
	cin => \R3|Q5_real[6]~29\,
	combout => \R3|Q5_real[7]~30_combout\,
	cout => \R3|Q5_real[7]~31\);

-- Location: FF_X54_Y49_N15
\R3|Q5_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(7));

-- Location: LCCOMB_X53_Y51_N14
\R3|Q7_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[7]~30_combout\ = (\R2|Q6_real\(7) & ((\R2|Q7_real\(7) & (!\R3|Q7_real[6]~29\)) # (!\R2|Q7_real\(7) & (\R3|Q7_real[6]~29\ & VCC)))) # (!\R2|Q6_real\(7) & ((\R2|Q7_real\(7) & ((\R3|Q7_real[6]~29\) # (GND))) # (!\R2|Q7_real\(7) & 
-- (!\R3|Q7_real[6]~29\))))
-- \R3|Q7_real[7]~31\ = CARRY((\R2|Q6_real\(7) & (\R2|Q7_real\(7) & !\R3|Q7_real[6]~29\)) # (!\R2|Q6_real\(7) & ((\R2|Q7_real\(7)) # (!\R3|Q7_real[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(7),
	datab => \R2|Q7_real\(7),
	datad => VCC,
	cin => \R3|Q7_real[6]~29\,
	combout => \R3|Q7_real[7]~30_combout\,
	cout => \R3|Q7_real[7]~31\);

-- Location: FF_X53_Y51_N15
\R3|Q7_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(7));

-- Location: LCCOMB_X54_Y51_N4
\L2|b4|u1|Mult0|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\ = \R3|Q7_real\(7) $ (\R3|Q7_real\(5) $ (((!\R3|Q7_real\(6) & \R3|Q7_real\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(7),
	datab => \R3|Q7_real\(6),
	datac => \R3|Q7_real\(5),
	datad => \R3|Q7_real\(4),
	combout => \L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X55_Y51_N8
\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\ & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\ & 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (!\L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\ & !\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X55_Y50_N14
\R4|Q7_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[7]~30_combout\ = (\R3|Q5_real\(7) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q7_real[6]~29\)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q7_real[6]~29\ & 
-- VCC)))) # (!\R3|Q5_real\(7) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q7_real[6]~29\) # (GND))) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q7_real[6]~29\))))
-- \R4|Q7_real[7]~31\ = CARRY((\R3|Q5_real\(7) & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q7_real[6]~29\)) # (!\R3|Q5_real\(7) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # 
-- (!\R4|Q7_real[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(7),
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q7_real[6]~29\,
	combout => \R4|Q7_real[7]~30_combout\,
	cout => \R4|Q7_real[7]~31\);

-- Location: FF_X55_Y50_N15
\R4|Q7_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(7));

-- Location: LCCOMB_X67_Y50_N14
\L3|b4|u1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~14_combout\ = (\R4|Q7_imag\(7) & ((\R4|Q7_real\(7) & (!\L3|b4|u1|Add0~13\)) # (!\R4|Q7_real\(7) & ((\L3|b4|u1|Add0~13\) # (GND))))) # (!\R4|Q7_imag\(7) & ((\R4|Q7_real\(7) & (\L3|b4|u1|Add0~13\ & VCC)) # (!\R4|Q7_real\(7) & 
-- (!\L3|b4|u1|Add0~13\))))
-- \L3|b4|u1|Add0~15\ = CARRY((\R4|Q7_imag\(7) & ((!\L3|b4|u1|Add0~13\) # (!\R4|Q7_real\(7)))) # (!\R4|Q7_imag\(7) & (!\R4|Q7_real\(7) & !\L3|b4|u1|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(7),
	datab => \R4|Q7_real\(7),
	datad => VCC,
	cin => \L3|b4|u1|Add0~13\,
	combout => \L3|b4|u1|Add0~14_combout\,
	cout => \L3|b4|u1|Add0~15\);

-- Location: LCCOMB_X67_Y48_N14
\R5|Q3_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[7]~30_combout\ = (\R4|Q3_real\(7) & ((\L3|b4|u1|Add0~14_combout\ & (\R5|Q3_real[6]~29\ & VCC)) # (!\L3|b4|u1|Add0~14_combout\ & (!\R5|Q3_real[6]~29\)))) # (!\R4|Q3_real\(7) & ((\L3|b4|u1|Add0~14_combout\ & (!\R5|Q3_real[6]~29\)) # 
-- (!\L3|b4|u1|Add0~14_combout\ & ((\R5|Q3_real[6]~29\) # (GND)))))
-- \R5|Q3_real[7]~31\ = CARRY((\R4|Q3_real\(7) & (!\L3|b4|u1|Add0~14_combout\ & !\R5|Q3_real[6]~29\)) # (!\R4|Q3_real\(7) & ((!\R5|Q3_real[6]~29\) # (!\L3|b4|u1|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(7),
	datab => \L3|b4|u1|Add0~14_combout\,
	datad => VCC,
	cin => \R5|Q3_real[6]~29\,
	combout => \R5|Q3_real[7]~30_combout\,
	cout => \R5|Q3_real[7]~31\);

-- Location: FF_X67_Y48_N15
\R5|Q3_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(7));

-- Location: LCCOMB_X66_Y49_N8
\OUT_COV|O3_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q3_real\(7))) # (!\INV~input_o\ & ((\R5|Q3_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_real\(7),
	datac => \INV~input_o\,
	datad => \R5|Q3_real\(4),
	combout => \OUT_COV|O3_real[4]~4_combout\);

-- Location: FF_X66_Y49_N9
\R6|Q3_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(4));

-- Location: LCCOMB_X54_Y51_N18
\L2|b4|u1|Mult0|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[1][17]~6_combout\ = (\R3|Q7_real\(7) & ((\R3|Q7_real\(6)) # ((\R3|Q7_real\(5) & \R3|Q7_real\(4))))) # (!\R3|Q7_real\(7) & ((\R3|Q7_real\(6) & (!\R3|Q7_real\(5))) # (!\R3|Q7_real\(6) & ((\R3|Q7_real\(5)) # 
-- (\R3|Q7_real\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(7),
	datab => \R3|Q7_real\(6),
	datac => \R3|Q7_real\(5),
	datad => \R3|Q7_real\(4),
	combout => \L2|b4|u1|Mult0|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X55_Y51_N10
\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L2|b4|u1|Mult0|mult_core|romout[1][17]~6_combout\ $ (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult0|mult_core|romout[1][17]~6_combout\) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (\L2|b4|u1|Mult0|mult_core|romout[1][17]~6_combout\ & !\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|romout[1][17]~6_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X53_Y51_N16
\R3|Q7_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[8]~32_combout\ = ((\R2|Q6_real\(8) $ (\R2|Q7_real\(8) $ (\R3|Q7_real[7]~31\)))) # (GND)
-- \R3|Q7_real[8]~33\ = CARRY((\R2|Q6_real\(8) & ((!\R3|Q7_real[7]~31\) # (!\R2|Q7_real\(8)))) # (!\R2|Q6_real\(8) & (!\R2|Q7_real\(8) & !\R3|Q7_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(8),
	datab => \R2|Q7_real\(8),
	datad => VCC,
	cin => \R3|Q7_real[7]~31\,
	combout => \R3|Q7_real[8]~32_combout\,
	cout => \R3|Q7_real[8]~33\);

-- Location: FF_X53_Y51_N17
\R3|Q7_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(8));

-- Location: LCCOMB_X55_Y51_N16
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\R3|Q7_real\(8) $ (VCC))) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\R3|Q7_real\(8) & VCC))
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \R3|Q7_real\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R3|Q7_real\(8),
	datad => VCC,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X54_Y49_N16
\R3|Q5_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[8]~32_combout\ = ((\R2|Q5_real\(8) $ (\R2|Q4_real\(8) $ (\R3|Q5_real[7]~31\)))) # (GND)
-- \R3|Q5_real[8]~33\ = CARRY((\R2|Q5_real\(8) & (\R2|Q4_real\(8) & !\R3|Q5_real[7]~31\)) # (!\R2|Q5_real\(8) & ((\R2|Q4_real\(8)) # (!\R3|Q5_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(8),
	datab => \R2|Q4_real\(8),
	datad => VCC,
	cin => \R3|Q5_real[7]~31\,
	combout => \R3|Q5_real[8]~32_combout\,
	cout => \R3|Q5_real[8]~33\);

-- Location: FF_X54_Y49_N17
\R3|Q5_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(8));

-- Location: LCCOMB_X55_Y50_N16
\R4|Q7_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[8]~32_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q5_real\(8) $ (\R4|Q7_real[7]~31\)))) # (GND)
-- \R4|Q7_real[8]~33\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q5_real\(8) & !\R4|Q7_real[7]~31\)) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- ((\R3|Q5_real\(8)) # (!\R4|Q7_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q5_real\(8),
	datad => VCC,
	cin => \R4|Q7_real[7]~31\,
	combout => \R4|Q7_real[8]~32_combout\,
	cout => \R4|Q7_real[8]~33\);

-- Location: FF_X55_Y50_N17
\R4|Q7_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(8));

-- Location: LCCOMB_X74_Y50_N16
\R4|Q7_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[8]~32_combout\ = ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q5_imag\(8) $ (\R4|Q7_imag[7]~31\)))) # (GND)
-- \R4|Q7_imag[8]~33\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q5_imag\(8) & !\R4|Q7_imag[7]~31\)) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- ((\R3|Q5_imag\(8)) # (!\R4|Q7_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q5_imag\(8),
	datad => VCC,
	cin => \R4|Q7_imag[7]~31\,
	combout => \R4|Q7_imag[8]~32_combout\,
	cout => \R4|Q7_imag[8]~33\);

-- Location: FF_X74_Y50_N17
\R4|Q7_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(8));

-- Location: LCCOMB_X67_Y50_N16
\L3|b4|u1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~16_combout\ = ((\R4|Q7_real\(8) $ (\R4|Q7_imag\(8) $ (\L3|b4|u1|Add0~15\)))) # (GND)
-- \L3|b4|u1|Add0~17\ = CARRY((\R4|Q7_real\(8) & ((!\L3|b4|u1|Add0~15\) # (!\R4|Q7_imag\(8)))) # (!\R4|Q7_real\(8) & (!\R4|Q7_imag\(8) & !\L3|b4|u1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(8),
	datab => \R4|Q7_imag\(8),
	datad => VCC,
	cin => \L3|b4|u1|Add0~15\,
	combout => \L3|b4|u1|Add0~16_combout\,
	cout => \L3|b4|u1|Add0~17\);

-- Location: LCCOMB_X63_Y48_N16
\R4|Q3_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[8]~32_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q1_real\(8) $ (\R4|Q3_real[7]~31\)))) # (GND)
-- \R4|Q3_real[8]~33\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q1_real\(8) & !\R4|Q3_real[7]~31\)) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- ((\R3|Q1_real\(8)) # (!\R4|Q3_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q1_real\(8),
	datad => VCC,
	cin => \R4|Q3_real[7]~31\,
	combout => \R4|Q3_real[8]~32_combout\,
	cout => \R4|Q3_real[8]~33\);

-- Location: FF_X63_Y48_N17
\R4|Q3_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(8));

-- Location: LCCOMB_X67_Y48_N16
\R5|Q3_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[8]~32_combout\ = ((\L3|b4|u1|Add0~16_combout\ $ (\R4|Q3_real\(8) $ (!\R5|Q3_real[7]~31\)))) # (GND)
-- \R5|Q3_real[8]~33\ = CARRY((\L3|b4|u1|Add0~16_combout\ & ((\R4|Q3_real\(8)) # (!\R5|Q3_real[7]~31\))) # (!\L3|b4|u1|Add0~16_combout\ & (\R4|Q3_real\(8) & !\R5|Q3_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~16_combout\,
	datab => \R4|Q3_real\(8),
	datad => VCC,
	cin => \R5|Q3_real[7]~31\,
	combout => \R5|Q3_real[8]~32_combout\,
	cout => \R5|Q3_real[8]~33\);

-- Location: FF_X67_Y48_N17
\R5|Q3_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(8));

-- Location: LCCOMB_X81_Y48_N10
\OUT_COV|O3_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[5]~5_combout\ = (\INV~input_o\ & (\R5|Q3_real\(8))) # (!\INV~input_o\ & ((\R5|Q3_real\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_real\(8),
	datac => \INV~input_o\,
	datad => \R5|Q3_real\(5),
	combout => \OUT_COV|O3_real[5]~5_combout\);

-- Location: FF_X81_Y48_N11
\R6|Q3_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(5));

-- Location: LCCOMB_X63_Y48_N18
\R4|Q3_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[9]~34_combout\ = (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q1_real\(9) & (!\R4|Q3_real[8]~33\)) # (!\R3|Q1_real\(9) & ((\R4|Q3_real[8]~33\) # (GND))))) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q1_real\(9) & (\R4|Q3_real[8]~33\ & VCC)) # (!\R3|Q1_real\(9) & (!\R4|Q3_real[8]~33\))))
-- \R4|Q3_real[9]~35\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((!\R4|Q3_real[8]~33\) # (!\R3|Q1_real\(9)))) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R3|Q1_real\(9) & !\R4|Q3_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R3|Q1_real\(9),
	datad => VCC,
	cin => \R4|Q3_real[8]~33\,
	combout => \R4|Q3_real[9]~34_combout\,
	cout => \R4|Q3_real[9]~35\);

-- Location: FF_X63_Y48_N19
\R4|Q3_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(9));

-- Location: LCCOMB_X54_Y49_N18
\R3|Q5_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[9]~34_combout\ = (\R2|Q5_real\(9) & ((\R2|Q4_real\(9) & (!\R3|Q5_real[8]~33\)) # (!\R2|Q4_real\(9) & ((\R3|Q5_real[8]~33\) # (GND))))) # (!\R2|Q5_real\(9) & ((\R2|Q4_real\(9) & (\R3|Q5_real[8]~33\ & VCC)) # (!\R2|Q4_real\(9) & 
-- (!\R3|Q5_real[8]~33\))))
-- \R3|Q5_real[9]~35\ = CARRY((\R2|Q5_real\(9) & ((!\R3|Q5_real[8]~33\) # (!\R2|Q4_real\(9)))) # (!\R2|Q5_real\(9) & (!\R2|Q4_real\(9) & !\R3|Q5_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(9),
	datab => \R2|Q4_real\(9),
	datad => VCC,
	cin => \R3|Q5_real[8]~33\,
	combout => \R3|Q5_real[9]~34_combout\,
	cout => \R3|Q5_real[9]~35\);

-- Location: FF_X54_Y49_N19
\R3|Q5_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(9));

-- Location: LCCOMB_X54_Y51_N28
\L2|b4|u1|Mult0|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\ = (\R3|Q7_real\(7) & (!\R3|Q7_real\(6) & ((!\R3|Q7_real\(4)) # (!\R3|Q7_real\(5))))) # (!\R3|Q7_real\(7) & ((\R3|Q7_real\(6)) # ((\R3|Q7_real\(5)) # (\R3|Q7_real\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(7),
	datab => \R3|Q7_real\(6),
	datac => \R3|Q7_real\(5),
	datad => \R3|Q7_real\(4),
	combout => \L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X55_Y51_N12
\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\ & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((\L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\ & 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & (!\L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\ & !\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ & ((!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|romout[1][18]~7_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X53_Y51_N18
\R3|Q7_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[9]~34_combout\ = (\R2|Q7_real\(9) & ((\R2|Q6_real\(9) & (!\R3|Q7_real[8]~33\)) # (!\R2|Q6_real\(9) & ((\R3|Q7_real[8]~33\) # (GND))))) # (!\R2|Q7_real\(9) & ((\R2|Q6_real\(9) & (\R3|Q7_real[8]~33\ & VCC)) # (!\R2|Q6_real\(9) & 
-- (!\R3|Q7_real[8]~33\))))
-- \R3|Q7_real[9]~35\ = CARRY((\R2|Q7_real\(9) & ((!\R3|Q7_real[8]~33\) # (!\R2|Q6_real\(9)))) # (!\R2|Q7_real\(9) & (!\R2|Q6_real\(9) & !\R3|Q7_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(9),
	datab => \R2|Q6_real\(9),
	datad => VCC,
	cin => \R3|Q7_real[8]~33\,
	combout => \R3|Q7_real[9]~34_combout\,
	cout => \R3|Q7_real[9]~35\);

-- Location: FF_X53_Y51_N19
\R3|Q7_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(9));

-- Location: LCCOMB_X55_Y51_N18
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q7_real\(9) & 
-- (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q7_real\(9) & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q7_real\(9) & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q7_real\(9) & 
-- ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\R3|Q7_real\(9) & 
-- !\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\R3|Q7_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R3|Q7_real\(9),
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X55_Y50_N18
\R4|Q7_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[9]~34_combout\ = (\R3|Q5_real\(9) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q7_real[8]~33\)) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\R4|Q7_real[8]~33\ & VCC)))) # (!\R3|Q5_real\(9) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q7_real[8]~33\) # (GND))) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q7_real[8]~33\))))
-- \R4|Q7_real[9]~35\ = CARRY((\R3|Q5_real\(9) & (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q7_real[8]~33\)) # (!\R3|Q5_real\(9) & 
-- ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\) # (!\R4|Q7_real[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(9),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q7_real[8]~33\,
	combout => \R4|Q7_real[9]~34_combout\,
	cout => \R4|Q7_real[9]~35\);

-- Location: FF_X55_Y50_N19
\R4|Q7_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(9));

-- Location: LCCOMB_X74_Y50_N18
\R4|Q7_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[9]~34_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_imag\(9) & (!\R4|Q7_imag[8]~33\)) # (!\R3|Q5_imag\(9) & ((\R4|Q7_imag[8]~33\) # (GND))))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_imag\(9) & (\R4|Q7_imag[8]~33\ & VCC)) # (!\R3|Q5_imag\(9) & (!\R4|Q7_imag[8]~33\))))
-- \R4|Q7_imag[9]~35\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((!\R4|Q7_imag[8]~33\) # (!\R3|Q5_imag\(9)))) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R3|Q5_imag\(9) & !\R4|Q7_imag[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R3|Q5_imag\(9),
	datad => VCC,
	cin => \R4|Q7_imag[8]~33\,
	combout => \R4|Q7_imag[9]~34_combout\,
	cout => \R4|Q7_imag[9]~35\);

-- Location: FF_X74_Y50_N19
\R4|Q7_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(9));

-- Location: LCCOMB_X67_Y50_N18
\L3|b4|u1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~18_combout\ = (\R4|Q7_real\(9) & ((\R4|Q7_imag\(9) & (!\L3|b4|u1|Add0~17\)) # (!\R4|Q7_imag\(9) & (\L3|b4|u1|Add0~17\ & VCC)))) # (!\R4|Q7_real\(9) & ((\R4|Q7_imag\(9) & ((\L3|b4|u1|Add0~17\) # (GND))) # (!\R4|Q7_imag\(9) & 
-- (!\L3|b4|u1|Add0~17\))))
-- \L3|b4|u1|Add0~19\ = CARRY((\R4|Q7_real\(9) & (\R4|Q7_imag\(9) & !\L3|b4|u1|Add0~17\)) # (!\R4|Q7_real\(9) & ((\R4|Q7_imag\(9)) # (!\L3|b4|u1|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(9),
	datab => \R4|Q7_imag\(9),
	datad => VCC,
	cin => \L3|b4|u1|Add0~17\,
	combout => \L3|b4|u1|Add0~18_combout\,
	cout => \L3|b4|u1|Add0~19\);

-- Location: LCCOMB_X67_Y48_N18
\R5|Q3_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[9]~34_combout\ = (\R4|Q3_real\(9) & ((\L3|b4|u1|Add0~18_combout\ & (\R5|Q3_real[8]~33\ & VCC)) # (!\L3|b4|u1|Add0~18_combout\ & (!\R5|Q3_real[8]~33\)))) # (!\R4|Q3_real\(9) & ((\L3|b4|u1|Add0~18_combout\ & (!\R5|Q3_real[8]~33\)) # 
-- (!\L3|b4|u1|Add0~18_combout\ & ((\R5|Q3_real[8]~33\) # (GND)))))
-- \R5|Q3_real[9]~35\ = CARRY((\R4|Q3_real\(9) & (!\L3|b4|u1|Add0~18_combout\ & !\R5|Q3_real[8]~33\)) # (!\R4|Q3_real\(9) & ((!\R5|Q3_real[8]~33\) # (!\L3|b4|u1|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(9),
	datab => \L3|b4|u1|Add0~18_combout\,
	datad => VCC,
	cin => \R5|Q3_real[8]~33\,
	combout => \R5|Q3_real[9]~34_combout\,
	cout => \R5|Q3_real[9]~35\);

-- Location: FF_X67_Y48_N19
\R5|Q3_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(9));

-- Location: LCCOMB_X67_Y47_N22
\OUT_COV|O3_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[6]~6_combout\ = (\INV~input_o\ & (\R5|Q3_real\(9))) # (!\INV~input_o\ & ((\R5|Q3_real\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q3_real\(9),
	datac => \R5|Q3_real\(6),
	combout => \OUT_COV|O3_real[6]~6_combout\);

-- Location: FF_X67_Y47_N23
\R6|Q3_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(6));

-- Location: LCCOMB_X63_Y48_N20
\R4|Q3_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[10]~36_combout\ = ((\R3|Q1_real\(10) $ (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q3_real[9]~35\)))) # (GND)
-- \R4|Q3_real[10]~37\ = CARRY((\R3|Q1_real\(10) & ((!\R4|Q3_real[9]~35\) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\R3|Q1_real\(10) & 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R4|Q3_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(10),
	datab => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q3_real[9]~35\,
	combout => \R4|Q3_real[10]~36_combout\,
	cout => \R4|Q3_real[10]~37\);

-- Location: FF_X63_Y48_N21
\R4|Q3_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(10));

-- Location: LCCOMB_X74_Y50_N20
\R4|Q7_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[10]~36_combout\ = ((\R3|Q5_imag\(10) $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q7_imag[9]~35\)))) # (GND)
-- \R4|Q7_imag[10]~37\ = CARRY((\R3|Q5_imag\(10) & ((!\R4|Q7_imag[9]~35\) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\R3|Q5_imag\(10) & 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R4|Q7_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(10),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q7_imag[9]~35\,
	combout => \R4|Q7_imag[10]~36_combout\,
	cout => \R4|Q7_imag[10]~37\);

-- Location: FF_X74_Y50_N21
\R4|Q7_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(10));

-- Location: LCCOMB_X54_Y49_N20
\R3|Q5_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[10]~36_combout\ = ((\R2|Q5_real\(10) $ (\R2|Q4_real\(10) $ (\R3|Q5_real[9]~35\)))) # (GND)
-- \R3|Q5_real[10]~37\ = CARRY((\R2|Q5_real\(10) & (\R2|Q4_real\(10) & !\R3|Q5_real[9]~35\)) # (!\R2|Q5_real\(10) & ((\R2|Q4_real\(10)) # (!\R3|Q5_real[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_real\(10),
	datab => \R2|Q4_real\(10),
	datad => VCC,
	cin => \R3|Q5_real[9]~35\,
	combout => \R3|Q5_real[10]~36_combout\,
	cout => \R3|Q5_real[10]~37\);

-- Location: FF_X54_Y49_N21
\R3|Q5_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(10));

-- Location: LCCOMB_X53_Y51_N20
\R3|Q7_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[10]~36_combout\ = ((\R2|Q6_real\(10) $ (\R2|Q7_real\(10) $ (\R3|Q7_real[9]~35\)))) # (GND)
-- \R3|Q7_real[10]~37\ = CARRY((\R2|Q6_real\(10) & ((!\R3|Q7_real[9]~35\) # (!\R2|Q7_real\(10)))) # (!\R2|Q6_real\(10) & (!\R2|Q7_real\(10) & !\R3|Q7_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(10),
	datab => \R2|Q7_real\(10),
	datad => VCC,
	cin => \R3|Q7_real[9]~35\,
	combout => \R3|Q7_real[10]~36_combout\,
	cout => \R3|Q7_real[10]~37\);

-- Location: FF_X53_Y51_N21
\R3|Q7_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(10));

-- Location: LCCOMB_X52_Y51_N28
\L2|b4|u1|Mult0|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[2][15]~9_combout\ = \R3|Q7_real\(10) $ (\R3|Q7_real\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q7_real\(10),
	datad => \R3|Q7_real\(8),
	combout => \L2|b4|u1|Mult0|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X54_Y51_N30
\L2|b4|u1|Mult0|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[1][19]~8_combout\ = (\R3|Q7_real\(7)) # ((\R3|Q7_real\(6)) # ((\R3|Q7_real\(5)) # (\R3|Q7_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(7),
	datab => \R3|Q7_real\(6),
	datac => \R3|Q7_real\(5),
	datad => \R3|Q7_real\(4),
	combout => \L2|b4|u1|Mult0|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X55_Y51_N14
\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\ $ (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L2|b4|u1|Mult0|mult_core|romout[1][19]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][19]~5_combout\,
	datad => \L2|b4|u1|Mult0|mult_core|romout[1][19]~8_combout\,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X55_Y51_N20
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b4|u1|Mult0|mult_core|romout[2][15]~9_combout\ $ (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[2][15]~9_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L2|b4|u1|Mult0|mult_core|romout[2][15]~9_combout\ & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[2][15]~9_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X55_Y50_N20
\R4|Q7_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[10]~36_combout\ = ((\R3|Q5_real\(10) $ (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q7_real[9]~35\)))) # (GND)
-- \R4|Q7_real[10]~37\ = CARRY((\R3|Q5_real\(10) & ((!\R4|Q7_real[9]~35\) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\R3|Q5_real\(10) & 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R4|Q7_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(10),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q7_real[9]~35\,
	combout => \R4|Q7_real[10]~36_combout\,
	cout => \R4|Q7_real[10]~37\);

-- Location: FF_X55_Y50_N21
\R4|Q7_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(10));

-- Location: LCCOMB_X67_Y50_N20
\L3|b4|u1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~20_combout\ = ((\R4|Q7_imag\(10) $ (\R4|Q7_real\(10) $ (\L3|b4|u1|Add0~19\)))) # (GND)
-- \L3|b4|u1|Add0~21\ = CARRY((\R4|Q7_imag\(10) & (\R4|Q7_real\(10) & !\L3|b4|u1|Add0~19\)) # (!\R4|Q7_imag\(10) & ((\R4|Q7_real\(10)) # (!\L3|b4|u1|Add0~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(10),
	datab => \R4|Q7_real\(10),
	datad => VCC,
	cin => \L3|b4|u1|Add0~19\,
	combout => \L3|b4|u1|Add0~20_combout\,
	cout => \L3|b4|u1|Add0~21\);

-- Location: LCCOMB_X67_Y48_N20
\R5|Q3_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[10]~36_combout\ = ((\R4|Q3_real\(10) $ (\L3|b4|u1|Add0~20_combout\ $ (!\R5|Q3_real[9]~35\)))) # (GND)
-- \R5|Q3_real[10]~37\ = CARRY((\R4|Q3_real\(10) & ((\L3|b4|u1|Add0~20_combout\) # (!\R5|Q3_real[9]~35\))) # (!\R4|Q3_real\(10) & (\L3|b4|u1|Add0~20_combout\ & !\R5|Q3_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(10),
	datab => \L3|b4|u1|Add0~20_combout\,
	datad => VCC,
	cin => \R5|Q3_real[9]~35\,
	combout => \R5|Q3_real[10]~36_combout\,
	cout => \R5|Q3_real[10]~37\);

-- Location: FF_X67_Y48_N21
\R5|Q3_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(10));

-- Location: LCCOMB_X67_Y47_N24
\OUT_COV|O3_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[7]~7_combout\ = (\INV~input_o\ & (\R5|Q3_real\(10))) # (!\INV~input_o\ & ((\R5|Q3_real\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q3_real\(10),
	datac => \R5|Q3_real\(7),
	combout => \OUT_COV|O3_real[7]~7_combout\);

-- Location: FF_X67_Y47_N25
\R6|Q3_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(7));

-- Location: LCCOMB_X53_Y51_N22
\R3|Q7_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[11]~38_combout\ = (\R2|Q6_real\(11) & ((\R2|Q7_real\(11) & (!\R3|Q7_real[10]~37\)) # (!\R2|Q7_real\(11) & (\R3|Q7_real[10]~37\ & VCC)))) # (!\R2|Q6_real\(11) & ((\R2|Q7_real\(11) & ((\R3|Q7_real[10]~37\) # (GND))) # (!\R2|Q7_real\(11) & 
-- (!\R3|Q7_real[10]~37\))))
-- \R3|Q7_real[11]~39\ = CARRY((\R2|Q6_real\(11) & (\R2|Q7_real\(11) & !\R3|Q7_real[10]~37\)) # (!\R2|Q6_real\(11) & ((\R2|Q7_real\(11)) # (!\R3|Q7_real[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(11),
	datab => \R2|Q7_real\(11),
	datad => VCC,
	cin => \R3|Q7_real[10]~37\,
	combout => \R3|Q7_real[11]~38_combout\,
	cout => \R3|Q7_real[11]~39\);

-- Location: FF_X53_Y51_N23
\R3|Q7_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(11));

-- Location: LCCOMB_X52_Y51_N26
\L2|b4|u1|Mult0|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\ = \R3|Q7_real\(9) $ (\R3|Q7_real\(11) $ (((\R3|Q7_real\(8) & !\R3|Q7_real\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(8),
	datab => \R3|Q7_real\(9),
	datac => \R3|Q7_real\(10),
	datad => \R3|Q7_real\(11),
	combout => \L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X55_Y51_N22
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\ & ((!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[2][16]~combout\,
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X54_Y49_N22
\R3|Q5_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[11]~38_combout\ = (\R2|Q4_real\(11) & ((\R2|Q5_real\(11) & (!\R3|Q5_real[10]~37\)) # (!\R2|Q5_real\(11) & (\R3|Q5_real[10]~37\ & VCC)))) # (!\R2|Q4_real\(11) & ((\R2|Q5_real\(11) & ((\R3|Q5_real[10]~37\) # (GND))) # (!\R2|Q5_real\(11) & 
-- (!\R3|Q5_real[10]~37\))))
-- \R3|Q5_real[11]~39\ = CARRY((\R2|Q4_real\(11) & (\R2|Q5_real\(11) & !\R3|Q5_real[10]~37\)) # (!\R2|Q4_real\(11) & ((\R2|Q5_real\(11)) # (!\R3|Q5_real[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(11),
	datab => \R2|Q5_real\(11),
	datad => VCC,
	cin => \R3|Q5_real[10]~37\,
	combout => \R3|Q5_real[11]~38_combout\,
	cout => \R3|Q5_real[11]~39\);

-- Location: FF_X54_Y49_N23
\R3|Q5_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(11));

-- Location: LCCOMB_X55_Y50_N22
\R4|Q7_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[11]~38_combout\ = (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q5_real\(11) & (!\R4|Q7_real[10]~37\)) # (!\R3|Q5_real\(11) & ((\R4|Q7_real[10]~37\) # (GND))))) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q5_real\(11) & (\R4|Q7_real[10]~37\ & VCC)) # (!\R3|Q5_real\(11) & (!\R4|Q7_real[10]~37\))))
-- \R4|Q7_real[11]~39\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\R4|Q7_real[10]~37\) # (!\R3|Q5_real\(11)))) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R3|Q5_real\(11) & !\R4|Q7_real[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R3|Q5_real\(11),
	datad => VCC,
	cin => \R4|Q7_real[10]~37\,
	combout => \R4|Q7_real[11]~38_combout\,
	cout => \R4|Q7_real[11]~39\);

-- Location: FF_X55_Y50_N23
\R4|Q7_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(11));

-- Location: LCCOMB_X74_Y50_N22
\R4|Q7_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[11]~38_combout\ = (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q5_imag\(11) & (!\R4|Q7_imag[10]~37\)) # (!\R3|Q5_imag\(11) & ((\R4|Q7_imag[10]~37\) # (GND))))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q5_imag\(11) & (\R4|Q7_imag[10]~37\ & VCC)) # (!\R3|Q5_imag\(11) & (!\R4|Q7_imag[10]~37\))))
-- \R4|Q7_imag[11]~39\ = CARRY((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\R4|Q7_imag[10]~37\) # (!\R3|Q5_imag\(11)))) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R3|Q5_imag\(11) & !\R4|Q7_imag[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R3|Q5_imag\(11),
	datad => VCC,
	cin => \R4|Q7_imag[10]~37\,
	combout => \R4|Q7_imag[11]~38_combout\,
	cout => \R4|Q7_imag[11]~39\);

-- Location: FF_X74_Y50_N23
\R4|Q7_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(11));

-- Location: LCCOMB_X67_Y50_N22
\L3|b4|u1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~22_combout\ = (\R4|Q7_real\(11) & ((\R4|Q7_imag\(11) & (!\L3|b4|u1|Add0~21\)) # (!\R4|Q7_imag\(11) & (\L3|b4|u1|Add0~21\ & VCC)))) # (!\R4|Q7_real\(11) & ((\R4|Q7_imag\(11) & ((\L3|b4|u1|Add0~21\) # (GND))) # (!\R4|Q7_imag\(11) & 
-- (!\L3|b4|u1|Add0~21\))))
-- \L3|b4|u1|Add0~23\ = CARRY((\R4|Q7_real\(11) & (\R4|Q7_imag\(11) & !\L3|b4|u1|Add0~21\)) # (!\R4|Q7_real\(11) & ((\R4|Q7_imag\(11)) # (!\L3|b4|u1|Add0~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(11),
	datab => \R4|Q7_imag\(11),
	datad => VCC,
	cin => \L3|b4|u1|Add0~21\,
	combout => \L3|b4|u1|Add0~22_combout\,
	cout => \L3|b4|u1|Add0~23\);

-- Location: LCCOMB_X63_Y48_N22
\R4|Q3_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[11]~38_combout\ = (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q1_real\(11) & (!\R4|Q3_real[10]~37\)) # (!\R3|Q1_real\(11) & ((\R4|Q3_real[10]~37\) # (GND))))) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q1_real\(11) & (\R4|Q3_real[10]~37\ & VCC)) # (!\R3|Q1_real\(11) & (!\R4|Q3_real[10]~37\))))
-- \R4|Q3_real[11]~39\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\R4|Q3_real[10]~37\) # (!\R3|Q1_real\(11)))) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R3|Q1_real\(11) & !\R4|Q3_real[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R3|Q1_real\(11),
	datad => VCC,
	cin => \R4|Q3_real[10]~37\,
	combout => \R4|Q3_real[11]~38_combout\,
	cout => \R4|Q3_real[11]~39\);

-- Location: FF_X63_Y48_N23
\R4|Q3_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(11));

-- Location: LCCOMB_X67_Y48_N22
\R5|Q3_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[11]~38_combout\ = (\L3|b4|u1|Add0~22_combout\ & ((\R4|Q3_real\(11) & (\R5|Q3_real[10]~37\ & VCC)) # (!\R4|Q3_real\(11) & (!\R5|Q3_real[10]~37\)))) # (!\L3|b4|u1|Add0~22_combout\ & ((\R4|Q3_real\(11) & (!\R5|Q3_real[10]~37\)) # 
-- (!\R4|Q3_real\(11) & ((\R5|Q3_real[10]~37\) # (GND)))))
-- \R5|Q3_real[11]~39\ = CARRY((\L3|b4|u1|Add0~22_combout\ & (!\R4|Q3_real\(11) & !\R5|Q3_real[10]~37\)) # (!\L3|b4|u1|Add0~22_combout\ & ((!\R5|Q3_real[10]~37\) # (!\R4|Q3_real\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~22_combout\,
	datab => \R4|Q3_real\(11),
	datad => VCC,
	cin => \R5|Q3_real[10]~37\,
	combout => \R5|Q3_real[11]~38_combout\,
	cout => \R5|Q3_real[11]~39\);

-- Location: FF_X67_Y48_N23
\R5|Q3_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(11));

-- Location: LCCOMB_X81_Y48_N16
\OUT_COV|O3_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[8]~8_combout\ = (\INV~input_o\ & (\R5|Q3_real\(11))) # (!\INV~input_o\ & ((\R5|Q3_real\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_real\(11),
	datac => \INV~input_o\,
	datad => \R5|Q3_real\(8),
	combout => \OUT_COV|O3_real[8]~8_combout\);

-- Location: FF_X81_Y48_N17
\R6|Q3_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(8));

-- Location: LCCOMB_X63_Y48_N24
\R4|Q3_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[12]~40_combout\ = ((\R3|Q1_real\(12) $ (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R4|Q3_real[11]~39\)))) # (GND)
-- \R4|Q3_real[12]~41\ = CARRY((\R3|Q1_real\(12) & ((!\R4|Q3_real[11]~39\) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))) # (!\R3|Q1_real\(12) & 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R4|Q3_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_real\(12),
	datab => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R4|Q3_real[11]~39\,
	combout => \R4|Q3_real[12]~40_combout\,
	cout => \R4|Q3_real[12]~41\);

-- Location: FF_X63_Y48_N25
\R4|Q3_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(12));

-- Location: LCCOMB_X54_Y49_N24
\R3|Q5_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[12]~40_combout\ = ((\R2|Q4_real\(12) $ (\R2|Q5_real\(12) $ (\R3|Q5_real[11]~39\)))) # (GND)
-- \R3|Q5_real[12]~41\ = CARRY((\R2|Q4_real\(12) & ((!\R3|Q5_real[11]~39\) # (!\R2|Q5_real\(12)))) # (!\R2|Q4_real\(12) & (!\R2|Q5_real\(12) & !\R3|Q5_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(12),
	datab => \R2|Q5_real\(12),
	datad => VCC,
	cin => \R3|Q5_real[11]~39\,
	combout => \R3|Q5_real[12]~40_combout\,
	cout => \R3|Q5_real[12]~41\);

-- Location: FF_X54_Y49_N25
\R3|Q5_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(12));

-- Location: LCCOMB_X52_Y51_N12
\L2|b4|u1|Mult0|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[2][17]~10_combout\ = (\R3|Q7_real\(11) & ((\R3|Q7_real\(10)) # ((\R3|Q7_real\(8) & \R3|Q7_real\(9))))) # (!\R3|Q7_real\(11) & ((\R3|Q7_real\(10) & ((!\R3|Q7_real\(9)))) # (!\R3|Q7_real\(10) & ((\R3|Q7_real\(8)) # 
-- (\R3|Q7_real\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(8),
	datab => \R3|Q7_real\(11),
	datac => \R3|Q7_real\(10),
	datad => \R3|Q7_real\(9),
	combout => \L2|b4|u1|Mult0|mult_core|romout[2][17]~10_combout\);

-- Location: LCCOMB_X53_Y51_N24
\R3|Q7_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[12]~40_combout\ = ((\R2|Q6_real\(12) $ (\R2|Q7_real\(12) $ (\R3|Q7_real[11]~39\)))) # (GND)
-- \R3|Q7_real[12]~41\ = CARRY((\R2|Q6_real\(12) & ((!\R3|Q7_real[11]~39\) # (!\R2|Q7_real\(12)))) # (!\R2|Q6_real\(12) & (!\R2|Q7_real\(12) & !\R3|Q7_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(12),
	datab => \R2|Q7_real\(12),
	datad => VCC,
	cin => \R3|Q7_real[11]~39\,
	combout => \R3|Q7_real[12]~40_combout\,
	cout => \R3|Q7_real[12]~41\);

-- Location: FF_X53_Y51_N25
\R3|Q7_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(12));

-- Location: LCCOMB_X52_Y51_N2
\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[2][17]~10_combout\ & (\R3|Q7_real\(12) $ (VCC))) # (!\L2|b4|u1|Mult0|mult_core|romout[2][17]~10_combout\ & (\R3|Q7_real\(12) & VCC))
-- \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[2][17]~10_combout\ & \R3|Q7_real\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[2][17]~10_combout\,
	datab => \R3|Q7_real\(12),
	datad => VCC,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X55_Y51_N24
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X55_Y50_N24
\R4|Q7_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[12]~40_combout\ = ((\R3|Q5_real\(12) $ (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R4|Q7_real[11]~39\)))) # (GND)
-- \R4|Q7_real[12]~41\ = CARRY((\R3|Q5_real\(12) & ((!\R4|Q7_real[11]~39\) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))) # (!\R3|Q5_real\(12) & 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R4|Q7_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(12),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R4|Q7_real[11]~39\,
	combout => \R4|Q7_real[12]~40_combout\,
	cout => \R4|Q7_real[12]~41\);

-- Location: FF_X55_Y50_N25
\R4|Q7_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(12));

-- Location: LCCOMB_X74_Y50_N24
\R4|Q7_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[12]~40_combout\ = ((\R3|Q5_imag\(12) $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R4|Q7_imag[11]~39\)))) # (GND)
-- \R4|Q7_imag[12]~41\ = CARRY((\R3|Q5_imag\(12) & ((!\R4|Q7_imag[11]~39\) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))) # (!\R3|Q5_imag\(12) & 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R4|Q7_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(12),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R4|Q7_imag[11]~39\,
	combout => \R4|Q7_imag[12]~40_combout\,
	cout => \R4|Q7_imag[12]~41\);

-- Location: FF_X74_Y50_N25
\R4|Q7_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(12));

-- Location: LCCOMB_X67_Y50_N24
\L3|b4|u1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~24_combout\ = ((\R4|Q7_real\(12) $ (\R4|Q7_imag\(12) $ (\L3|b4|u1|Add0~23\)))) # (GND)
-- \L3|b4|u1|Add0~25\ = CARRY((\R4|Q7_real\(12) & ((!\L3|b4|u1|Add0~23\) # (!\R4|Q7_imag\(12)))) # (!\R4|Q7_real\(12) & (!\R4|Q7_imag\(12) & !\L3|b4|u1|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(12),
	datab => \R4|Q7_imag\(12),
	datad => VCC,
	cin => \L3|b4|u1|Add0~23\,
	combout => \L3|b4|u1|Add0~24_combout\,
	cout => \L3|b4|u1|Add0~25\);

-- Location: LCCOMB_X67_Y48_N24
\R5|Q3_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[12]~40_combout\ = ((\R4|Q3_real\(12) $ (\L3|b4|u1|Add0~24_combout\ $ (!\R5|Q3_real[11]~39\)))) # (GND)
-- \R5|Q3_real[12]~41\ = CARRY((\R4|Q3_real\(12) & ((\L3|b4|u1|Add0~24_combout\) # (!\R5|Q3_real[11]~39\))) # (!\R4|Q3_real\(12) & (\L3|b4|u1|Add0~24_combout\ & !\R5|Q3_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(12),
	datab => \L3|b4|u1|Add0~24_combout\,
	datad => VCC,
	cin => \R5|Q3_real[11]~39\,
	combout => \R5|Q3_real[12]~40_combout\,
	cout => \R5|Q3_real[12]~41\);

-- Location: FF_X67_Y48_N25
\R5|Q3_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(12));

-- Location: LCCOMB_X67_Y47_N6
\OUT_COV|O3_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[9]~9_combout\ = (\INV~input_o\ & ((\R5|Q3_real\(12)))) # (!\INV~input_o\ & (\R5|Q3_real\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q3_real\(9),
	datad => \R5|Q3_real\(12),
	combout => \OUT_COV|O3_real[9]~9_combout\);

-- Location: FF_X67_Y47_N7
\R6|Q3_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(9));

-- Location: LCCOMB_X54_Y49_N26
\R3|Q5_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[13]~42_combout\ = (\R2|Q4_real\(13) & ((\R2|Q5_real\(13) & (!\R3|Q5_real[12]~41\)) # (!\R2|Q5_real\(13) & (\R3|Q5_real[12]~41\ & VCC)))) # (!\R2|Q4_real\(13) & ((\R2|Q5_real\(13) & ((\R3|Q5_real[12]~41\) # (GND))) # (!\R2|Q5_real\(13) & 
-- (!\R3|Q5_real[12]~41\))))
-- \R3|Q5_real[13]~43\ = CARRY((\R2|Q4_real\(13) & (\R2|Q5_real\(13) & !\R3|Q5_real[12]~41\)) # (!\R2|Q4_real\(13) & ((\R2|Q5_real\(13)) # (!\R3|Q5_real[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(13),
	datab => \R2|Q5_real\(13),
	datad => VCC,
	cin => \R3|Q5_real[12]~41\,
	combout => \R3|Q5_real[13]~42_combout\,
	cout => \R3|Q5_real[13]~43\);

-- Location: FF_X54_Y49_N27
\R3|Q5_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(13));

-- Location: LCCOMB_X52_Y51_N30
\L2|b4|u1|Mult0|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\ = (\R3|Q7_real\(10) & (((!\R3|Q7_real\(11))))) # (!\R3|Q7_real\(10) & ((\R3|Q7_real\(8) & ((!\R3|Q7_real\(11)) # (!\R3|Q7_real\(9)))) # (!\R3|Q7_real\(8) & ((\R3|Q7_real\(9)) # (\R3|Q7_real\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(8),
	datab => \R3|Q7_real\(9),
	datac => \R3|Q7_real\(10),
	datad => \R3|Q7_real\(11),
	combout => \L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\);

-- Location: LCCOMB_X53_Y51_N26
\R3|Q7_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[13]~42_combout\ = (\R2|Q6_real\(13) & ((\R2|Q7_real\(13) & (!\R3|Q7_real[12]~41\)) # (!\R2|Q7_real\(13) & (\R3|Q7_real[12]~41\ & VCC)))) # (!\R2|Q6_real\(13) & ((\R2|Q7_real\(13) & ((\R3|Q7_real[12]~41\) # (GND))) # (!\R2|Q7_real\(13) & 
-- (!\R3|Q7_real[12]~41\))))
-- \R3|Q7_real[13]~43\ = CARRY((\R2|Q6_real\(13) & (\R2|Q7_real\(13) & !\R3|Q7_real[12]~41\)) # (!\R2|Q6_real\(13) & ((\R2|Q7_real\(13)) # (!\R3|Q7_real[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_real\(13),
	datab => \R2|Q7_real\(13),
	datad => VCC,
	cin => \R3|Q7_real[12]~41\,
	combout => \R3|Q7_real[13]~42_combout\,
	cout => \R3|Q7_real[13]~43\);

-- Location: FF_X53_Y51_N27
\R3|Q7_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(13));

-- Location: LCCOMB_X52_Y51_N4
\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\ & ((\R3|Q7_real\(13) & (\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q7_real\(13) & 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\ & ((\R3|Q7_real\(13) & (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R3|Q7_real\(13) & 
-- ((\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\ & (!\R3|Q7_real\(13) & !\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\ & ((!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\R3|Q7_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[2][18]~11_combout\,
	datab => \R3|Q7_real\(13),
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X55_Y51_N26
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X55_Y50_N26
\R4|Q7_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[13]~42_combout\ = (\R3|Q5_real\(13) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q7_real[12]~41\)) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\R4|Q7_real[12]~41\ & VCC)))) # (!\R3|Q5_real\(13) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q7_real[12]~41\) # (GND))) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q7_real[12]~41\))))
-- \R4|Q7_real[13]~43\ = CARRY((\R3|Q5_real\(13) & (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R4|Q7_real[12]~41\)) # (!\R3|Q5_real\(13) & 
-- ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\R4|Q7_real[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(13),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R4|Q7_real[12]~41\,
	combout => \R4|Q7_real[13]~42_combout\,
	cout => \R4|Q7_real[13]~43\);

-- Location: FF_X55_Y50_N27
\R4|Q7_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(13));

-- Location: LCCOMB_X74_Y50_N26
\R4|Q7_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[13]~42_combout\ = (\R3|Q5_imag\(13) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q7_imag[12]~41\)) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\R4|Q7_imag[12]~41\ & VCC)))) # (!\R3|Q5_imag\(13) & ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q7_imag[12]~41\) # (GND))) # 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q7_imag[12]~41\))))
-- \R4|Q7_imag[13]~43\ = CARRY((\R3|Q5_imag\(13) & (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R4|Q7_imag[12]~41\)) # (!\R3|Q5_imag\(13) & 
-- ((\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\R4|Q7_imag[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(13),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R4|Q7_imag[12]~41\,
	combout => \R4|Q7_imag[13]~42_combout\,
	cout => \R4|Q7_imag[13]~43\);

-- Location: FF_X74_Y50_N27
\R4|Q7_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(13));

-- Location: LCCOMB_X67_Y50_N26
\L3|b4|u1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~26_combout\ = (\R4|Q7_real\(13) & ((\R4|Q7_imag\(13) & (!\L3|b4|u1|Add0~25\)) # (!\R4|Q7_imag\(13) & (\L3|b4|u1|Add0~25\ & VCC)))) # (!\R4|Q7_real\(13) & ((\R4|Q7_imag\(13) & ((\L3|b4|u1|Add0~25\) # (GND))) # (!\R4|Q7_imag\(13) & 
-- (!\L3|b4|u1|Add0~25\))))
-- \L3|b4|u1|Add0~27\ = CARRY((\R4|Q7_real\(13) & (\R4|Q7_imag\(13) & !\L3|b4|u1|Add0~25\)) # (!\R4|Q7_real\(13) & ((\R4|Q7_imag\(13)) # (!\L3|b4|u1|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(13),
	datab => \R4|Q7_imag\(13),
	datad => VCC,
	cin => \L3|b4|u1|Add0~25\,
	combout => \L3|b4|u1|Add0~26_combout\,
	cout => \L3|b4|u1|Add0~27\);

-- Location: LCCOMB_X63_Y48_N26
\R4|Q3_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[13]~42_combout\ = (\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q1_real\(13) & (!\R4|Q3_real[12]~41\)) # (!\R3|Q1_real\(13) & ((\R4|Q3_real[12]~41\) # (GND))))) # 
-- (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q1_real\(13) & (\R4|Q3_real[12]~41\ & VCC)) # (!\R3|Q1_real\(13) & (!\R4|Q3_real[12]~41\))))
-- \R4|Q3_real[13]~43\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((!\R4|Q3_real[12]~41\) # (!\R3|Q1_real\(13)))) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ 
-- & (!\R3|Q1_real\(13) & !\R4|Q3_real[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R3|Q1_real\(13),
	datad => VCC,
	cin => \R4|Q3_real[12]~41\,
	combout => \R4|Q3_real[13]~42_combout\,
	cout => \R4|Q3_real[13]~43\);

-- Location: FF_X63_Y48_N27
\R4|Q3_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(13));

-- Location: LCCOMB_X67_Y48_N26
\R5|Q3_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[13]~42_combout\ = (\L3|b4|u1|Add0~26_combout\ & ((\R4|Q3_real\(13) & (\R5|Q3_real[12]~41\ & VCC)) # (!\R4|Q3_real\(13) & (!\R5|Q3_real[12]~41\)))) # (!\L3|b4|u1|Add0~26_combout\ & ((\R4|Q3_real\(13) & (!\R5|Q3_real[12]~41\)) # 
-- (!\R4|Q3_real\(13) & ((\R5|Q3_real[12]~41\) # (GND)))))
-- \R5|Q3_real[13]~43\ = CARRY((\L3|b4|u1|Add0~26_combout\ & (!\R4|Q3_real\(13) & !\R5|Q3_real[12]~41\)) # (!\L3|b4|u1|Add0~26_combout\ & ((!\R5|Q3_real[12]~41\) # (!\R4|Q3_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~26_combout\,
	datab => \R4|Q3_real\(13),
	datad => VCC,
	cin => \R5|Q3_real[12]~41\,
	combout => \R5|Q3_real[13]~42_combout\,
	cout => \R5|Q3_real[13]~43\);

-- Location: FF_X67_Y48_N27
\R5|Q3_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(13));

-- Location: LCCOMB_X67_Y47_N20
\OUT_COV|O3_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[10]~10_combout\ = (\INV~input_o\ & ((\R5|Q3_real\(13)))) # (!\INV~input_o\ & (\R5|Q3_real\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q3_real\(10),
	datad => \R5|Q3_real\(13),
	combout => \OUT_COV|O3_real[10]~10_combout\);

-- Location: FF_X67_Y47_N21
\R6|Q3_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(10));

-- Location: LCCOMB_X63_Y48_N28
\R4|Q3_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[14]~44_combout\ = ((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R3|Q1_real\(14) $ (\R4|Q3_real[13]~43\)))) # (GND)
-- \R4|Q3_real[14]~45\ = CARRY((\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\R3|Q1_real\(14) & !\R4|Q3_real[13]~43\)) # (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\R3|Q1_real\(14)) # (!\R4|Q3_real[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \R3|Q1_real\(14),
	datad => VCC,
	cin => \R4|Q3_real[13]~43\,
	combout => \R4|Q3_real[14]~44_combout\,
	cout => \R4|Q3_real[14]~45\);

-- Location: FF_X63_Y48_N29
\R4|Q3_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(14));

-- Location: LCCOMB_X74_Y50_N28
\R4|Q7_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[14]~44_combout\ = ((\R3|Q5_imag\(14) $ (\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R4|Q7_imag[13]~43\)))) # (GND)
-- \R4|Q7_imag[14]~45\ = CARRY((\R3|Q5_imag\(14) & ((!\R4|Q7_imag[13]~43\) # (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))) # (!\R3|Q5_imag\(14) & 
-- (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R4|Q7_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_imag\(14),
	datab => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R4|Q7_imag[13]~43\,
	combout => \R4|Q7_imag[14]~44_combout\,
	cout => \R4|Q7_imag[14]~45\);

-- Location: FF_X74_Y50_N29
\R4|Q7_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(14));

-- Location: LCCOMB_X54_Y49_N28
\R3|Q5_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[14]~44_combout\ = ((\R2|Q4_real\(14) $ (\R2|Q5_real\(14) $ (\R3|Q5_real[13]~43\)))) # (GND)
-- \R3|Q5_real[14]~45\ = CARRY((\R2|Q4_real\(14) & ((!\R3|Q5_real[13]~43\) # (!\R2|Q5_real\(14)))) # (!\R2|Q4_real\(14) & (!\R2|Q5_real\(14) & !\R3|Q5_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_real\(14),
	datab => \R2|Q5_real\(14),
	datad => VCC,
	cin => \R3|Q5_real[13]~43\,
	combout => \R3|Q5_real[14]~44_combout\,
	cout => \R3|Q5_real[14]~45\);

-- Location: FF_X54_Y49_N29
\R3|Q5_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(14));

-- Location: LCCOMB_X52_Y51_N22
\L2|b4|u1|Mult0|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\ = (\R3|Q7_real\(8)) # ((\R3|Q7_real\(9)) # ((\R3|Q7_real\(10)) # (\R3|Q7_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(8),
	datab => \R3|Q7_real\(9),
	datac => \R3|Q7_real\(10),
	datad => \R3|Q7_real\(11),
	combout => \L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\);

-- Location: LCCOMB_X53_Y51_N28
\R3|Q7_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[14]~44_combout\ = ((\R2|Q7_real\(14) $ (\R2|Q6_real\(14) $ (\R3|Q7_real[13]~43\)))) # (GND)
-- \R3|Q7_real[14]~45\ = CARRY((\R2|Q7_real\(14) & (\R2|Q6_real\(14) & !\R3|Q7_real[13]~43\)) # (!\R2|Q7_real\(14) & ((\R2|Q6_real\(14)) # (!\R3|Q7_real[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_real\(14),
	datab => \R2|Q6_real\(14),
	datad => VCC,
	cin => \R3|Q7_real[13]~43\,
	combout => \R3|Q7_real[14]~44_combout\,
	cout => \R3|Q7_real[14]~45\);

-- Location: FF_X53_Y51_N29
\R3|Q7_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(14));

-- Location: LCCOMB_X52_Y51_N24
\L2|b4|u1|Mult0|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[3][15]~12_combout\ = \R3|Q7_real\(12) $ (\R3|Q7_real\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q7_real\(12),
	datad => \R3|Q7_real\(14),
	combout => \L2|b4|u1|Mult0|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X52_Y51_N6
\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\ $ (\L2|b4|u1|Mult0|mult_core|romout[3][15]~12_combout\ $ 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\ & ((\L2|b4|u1|Mult0|mult_core|romout[3][15]~12_combout\) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\ & (\L2|b4|u1|Mult0|mult_core|romout[3][15]~12_combout\ & !\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|romout[3][15]~12_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X55_Y51_N28
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X55_Y50_N28
\R4|Q7_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[14]~44_combout\ = ((\R3|Q5_real\(14) $ (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R4|Q7_real[13]~43\)))) # (GND)
-- \R4|Q7_real[14]~45\ = CARRY((\R3|Q5_real\(14) & ((!\R4|Q7_real[13]~43\) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))) # (!\R3|Q5_real\(14) & 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R4|Q7_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(14),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R4|Q7_real[13]~43\,
	combout => \R4|Q7_real[14]~44_combout\,
	cout => \R4|Q7_real[14]~45\);

-- Location: FF_X55_Y50_N29
\R4|Q7_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(14));

-- Location: LCCOMB_X67_Y50_N28
\L3|b4|u1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~28_combout\ = ((\R4|Q7_imag\(14) $ (\R4|Q7_real\(14) $ (\L3|b4|u1|Add0~27\)))) # (GND)
-- \L3|b4|u1|Add0~29\ = CARRY((\R4|Q7_imag\(14) & (\R4|Q7_real\(14) & !\L3|b4|u1|Add0~27\)) # (!\R4|Q7_imag\(14) & ((\R4|Q7_real\(14)) # (!\L3|b4|u1|Add0~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(14),
	datab => \R4|Q7_real\(14),
	datad => VCC,
	cin => \L3|b4|u1|Add0~27\,
	combout => \L3|b4|u1|Add0~28_combout\,
	cout => \L3|b4|u1|Add0~29\);

-- Location: LCCOMB_X67_Y48_N28
\R5|Q3_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[14]~44_combout\ = ((\R4|Q3_real\(14) $ (\L3|b4|u1|Add0~28_combout\ $ (!\R5|Q3_real[13]~43\)))) # (GND)
-- \R5|Q3_real[14]~45\ = CARRY((\R4|Q3_real\(14) & ((\L3|b4|u1|Add0~28_combout\) # (!\R5|Q3_real[13]~43\))) # (!\R4|Q3_real\(14) & (\L3|b4|u1|Add0~28_combout\ & !\R5|Q3_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(14),
	datab => \L3|b4|u1|Add0~28_combout\,
	datad => VCC,
	cin => \R5|Q3_real[13]~43\,
	combout => \R5|Q3_real[14]~44_combout\,
	cout => \R5|Q3_real[14]~45\);

-- Location: FF_X67_Y48_N29
\R5|Q3_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(14));

-- Location: LCCOMB_X81_Y48_N30
\OUT_COV|O3_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[11]~11_combout\ = (\INV~input_o\ & ((\R5|Q3_real\(14)))) # (!\INV~input_o\ & (\R5|Q3_real\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_real\(11),
	datac => \INV~input_o\,
	datad => \R5|Q3_real\(14),
	combout => \OUT_COV|O3_real[11]~11_combout\);

-- Location: FF_X81_Y48_N31
\R6|Q3_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(11));

-- Location: LCCOMB_X63_Y48_N30
\R4|Q3_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_real[15]~46_combout\ = \R3|Q1_real\(15) $ (\R4|Q3_real[14]~45\ $ (!\L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q1_real\(15),
	datad => \L2|b2|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R4|Q3_real[14]~45\,
	combout => \R4|Q3_real[15]~46_combout\);

-- Location: FF_X63_Y48_N31
\R4|Q3_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_real\(15));

-- Location: LCCOMB_X54_Y49_N30
\R3|Q5_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q5_real[15]~46_combout\ = \R2|Q5_real\(15) $ (\R3|Q5_real[14]~45\ $ (!\R2|Q4_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q5_real\(15),
	datad => \R2|Q4_real\(15),
	cin => \R3|Q5_real[14]~45\,
	combout => \R3|Q5_real[15]~46_combout\);

-- Location: FF_X54_Y49_N31
\R3|Q5_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q5_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q5_real\(15));

-- Location: LCCOMB_X53_Y51_N30
\R3|Q7_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q7_real[15]~46_combout\ = \R2|Q7_real\(15) $ (\R3|Q7_real[14]~45\ $ (!\R2|Q6_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q7_real\(15),
	datad => \R2|Q6_real\(15),
	cin => \R3|Q7_real[14]~45\,
	combout => \R3|Q7_real[15]~46_combout\);

-- Location: FF_X53_Y51_N31
\R3|Q7_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q7_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q7_real\(15));

-- Location: LCCOMB_X52_Y51_N0
\L2|b4|u1|Mult0|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|romout[3][16]~14_combout\ = \R3|Q7_real\(13) $ (\R3|Q7_real\(15) $ (((\R3|Q7_real\(12) & !\R3|Q7_real\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(13),
	datab => \R3|Q7_real\(12),
	datac => \R3|Q7_real\(15),
	datad => \R3|Q7_real\(14),
	combout => \L2|b4|u1|Mult0|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X52_Y51_N8
\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\ $ (\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L2|b4|u1|Mult0|mult_core|romout[3][16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[2][19]~13_combout\,
	datad => \L2|b4|u1|Mult0|mult_core|romout[3][16]~14_combout\,
	cin => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X55_Y51_N30
\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => \L2|b4|u1|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cin => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X55_Y50_N30
\R4|Q7_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_real[15]~46_combout\ = \R3|Q5_real\(15) $ (\R4|Q7_real[14]~45\ $ (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q5_real\(15),
	datad => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R4|Q7_real[14]~45\,
	combout => \R4|Q7_real[15]~46_combout\);

-- Location: FF_X55_Y50_N31
\R4|Q7_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_real\(15));

-- Location: LCCOMB_X74_Y50_N30
\R4|Q7_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q7_imag[15]~46_combout\ = \R3|Q5_imag\(15) $ (\R4|Q7_imag[14]~45\ $ (!\L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q5_imag\(15),
	datad => \L2|b4|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R4|Q7_imag[14]~45\,
	combout => \R4|Q7_imag[15]~46_combout\);

-- Location: FF_X74_Y50_N31
\R4|Q7_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q7_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q7_imag\(15));

-- Location: LCCOMB_X67_Y50_N30
\L3|b4|u1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add0~30_combout\ = \R4|Q7_real\(15) $ (\L3|b4|u1|Add0~29\ $ (!\R4|Q7_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q7_real\(15),
	datad => \R4|Q7_imag\(15),
	cin => \L3|b4|u1|Add0~29\,
	combout => \L3|b4|u1|Add0~30_combout\);

-- Location: LCCOMB_X67_Y48_N30
\R5|Q3_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_real[15]~46_combout\ = \R4|Q3_real\(15) $ (\R5|Q3_real[14]~45\ $ (\L3|b4|u1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q3_real\(15),
	datad => \L3|b4|u1|Add0~30_combout\,
	cin => \R5|Q3_real[14]~45\,
	combout => \R5|Q3_real[15]~46_combout\);

-- Location: FF_X67_Y48_N31
\R5|Q3_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_real\(15));

-- Location: LCCOMB_X67_Y47_N10
\OUT_COV|O3_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[12]~12_combout\ = (\INV~input_o\ & (\R5|Q3_real\(15))) # (!\INV~input_o\ & ((\R5|Q3_real\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q3_real\(15),
	datad => \R5|Q3_real\(12),
	combout => \OUT_COV|O3_real[12]~12_combout\);

-- Location: FF_X67_Y47_N11
\R6|Q3_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(12));

-- Location: LCCOMB_X67_Y47_N16
\OUT_COV|O3_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[13]~13_combout\ = (\INV~input_o\ & (\R5|Q3_real\(15))) # (!\INV~input_o\ & ((\R5|Q3_real\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q3_real\(15),
	datad => \R5|Q3_real\(13),
	combout => \OUT_COV|O3_real[13]~13_combout\);

-- Location: FF_X67_Y47_N17
\R6|Q3_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(13));

-- Location: LCCOMB_X67_Y47_N18
\OUT_COV|O3_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_real[14]~14_combout\ = (\INV~input_o\ & (\R5|Q3_real\(15))) # (!\INV~input_o\ & ((\R5|Q3_real\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q3_real\(15),
	datad => \R5|Q3_real\(14),
	combout => \OUT_COV|O3_real[14]~14_combout\);

-- Location: FF_X67_Y47_N19
\R6|Q3_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(14));

-- Location: FF_X67_Y50_N31
\R6|Q3_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R5|Q3_real\(15),
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_real\(15));

-- Location: LCCOMB_X53_Y48_N0
\R5|Q4_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[0]~16_combout\ = (\R4|Q4_real\(0) & (\R4|Q0_real\(0) $ (VCC))) # (!\R4|Q4_real\(0) & ((\R4|Q0_real\(0)) # (GND)))
-- \R5|Q4_real[0]~17\ = CARRY((\R4|Q0_real\(0)) # (!\R4|Q4_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(0),
	datab => \R4|Q0_real\(0),
	datad => VCC,
	combout => \R5|Q4_real[0]~16_combout\,
	cout => \R5|Q4_real[0]~17\);

-- Location: FF_X53_Y48_N1
\R5|Q4_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(0));

-- Location: LCCOMB_X53_Y48_N2
\R5|Q4_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[1]~18_combout\ = (\R4|Q0_real\(1) & ((\R4|Q4_real\(1) & (!\R5|Q4_real[0]~17\)) # (!\R4|Q4_real\(1) & (\R5|Q4_real[0]~17\ & VCC)))) # (!\R4|Q0_real\(1) & ((\R4|Q4_real\(1) & ((\R5|Q4_real[0]~17\) # (GND))) # (!\R4|Q4_real\(1) & 
-- (!\R5|Q4_real[0]~17\))))
-- \R5|Q4_real[1]~19\ = CARRY((\R4|Q0_real\(1) & (\R4|Q4_real\(1) & !\R5|Q4_real[0]~17\)) # (!\R4|Q0_real\(1) & ((\R4|Q4_real\(1)) # (!\R5|Q4_real[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(1),
	datab => \R4|Q4_real\(1),
	datad => VCC,
	cin => \R5|Q4_real[0]~17\,
	combout => \R5|Q4_real[1]~18_combout\,
	cout => \R5|Q4_real[1]~19\);

-- Location: LCCOMB_X53_Y48_N4
\R5|Q4_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[2]~20_combout\ = ((\R4|Q4_real\(2) $ (\R4|Q0_real\(2) $ (\R5|Q4_real[1]~19\)))) # (GND)
-- \R5|Q4_real[2]~21\ = CARRY((\R4|Q4_real\(2) & (\R4|Q0_real\(2) & !\R5|Q4_real[1]~19\)) # (!\R4|Q4_real\(2) & ((\R4|Q0_real\(2)) # (!\R5|Q4_real[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(2),
	datab => \R4|Q0_real\(2),
	datad => VCC,
	cin => \R5|Q4_real[1]~19\,
	combout => \R5|Q4_real[2]~20_combout\,
	cout => \R5|Q4_real[2]~21\);

-- Location: LCCOMB_X53_Y48_N6
\R5|Q4_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[3]~22_combout\ = (\R4|Q4_real\(3) & ((\R4|Q0_real\(3) & (!\R5|Q4_real[2]~21\)) # (!\R4|Q0_real\(3) & ((\R5|Q4_real[2]~21\) # (GND))))) # (!\R4|Q4_real\(3) & ((\R4|Q0_real\(3) & (\R5|Q4_real[2]~21\ & VCC)) # (!\R4|Q0_real\(3) & 
-- (!\R5|Q4_real[2]~21\))))
-- \R5|Q4_real[3]~23\ = CARRY((\R4|Q4_real\(3) & ((!\R5|Q4_real[2]~21\) # (!\R4|Q0_real\(3)))) # (!\R4|Q4_real\(3) & (!\R4|Q0_real\(3) & !\R5|Q4_real[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(3),
	datab => \R4|Q0_real\(3),
	datad => VCC,
	cin => \R5|Q4_real[2]~21\,
	combout => \R5|Q4_real[3]~22_combout\,
	cout => \R5|Q4_real[3]~23\);

-- Location: FF_X53_Y48_N7
\R5|Q4_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(3));

-- Location: LCCOMB_X49_Y48_N0
\OUT_COV|O4_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[0]~0_combout\ = (\INV~input_o\ & ((\R5|Q4_real\(3)))) # (!\INV~input_o\ & (\R5|Q4_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(0),
	datad => \R5|Q4_real\(3),
	combout => \OUT_COV|O4_real[0]~0_combout\);

-- Location: FF_X49_Y48_N1
\R6|Q4_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(0));

-- Location: FF_X53_Y48_N3
\R5|Q4_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(1));

-- Location: LCCOMB_X53_Y48_N8
\R5|Q4_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[4]~24_combout\ = ((\R4|Q0_real\(4) $ (\R4|Q4_real\(4) $ (\R5|Q4_real[3]~23\)))) # (GND)
-- \R5|Q4_real[4]~25\ = CARRY((\R4|Q0_real\(4) & ((!\R5|Q4_real[3]~23\) # (!\R4|Q4_real\(4)))) # (!\R4|Q0_real\(4) & (!\R4|Q4_real\(4) & !\R5|Q4_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(4),
	datab => \R4|Q4_real\(4),
	datad => VCC,
	cin => \R5|Q4_real[3]~23\,
	combout => \R5|Q4_real[4]~24_combout\,
	cout => \R5|Q4_real[4]~25\);

-- Location: FF_X53_Y48_N9
\R5|Q4_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(4));

-- Location: LCCOMB_X49_Y48_N6
\OUT_COV|O4_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[1]~1_combout\ = (\INV~input_o\ & ((\R5|Q4_real\(4)))) # (!\INV~input_o\ & (\R5|Q4_real\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(1),
	datad => \R5|Q4_real\(4),
	combout => \OUT_COV|O4_real[1]~1_combout\);

-- Location: FF_X49_Y48_N7
\R6|Q4_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(1));

-- Location: FF_X53_Y48_N5
\R5|Q4_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(2));

-- Location: LCCOMB_X53_Y48_N10
\R5|Q4_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[5]~26_combout\ = (\R4|Q0_real\(5) & ((\R4|Q4_real\(5) & (!\R5|Q4_real[4]~25\)) # (!\R4|Q4_real\(5) & (\R5|Q4_real[4]~25\ & VCC)))) # (!\R4|Q0_real\(5) & ((\R4|Q4_real\(5) & ((\R5|Q4_real[4]~25\) # (GND))) # (!\R4|Q4_real\(5) & 
-- (!\R5|Q4_real[4]~25\))))
-- \R5|Q4_real[5]~27\ = CARRY((\R4|Q0_real\(5) & (\R4|Q4_real\(5) & !\R5|Q4_real[4]~25\)) # (!\R4|Q0_real\(5) & ((\R4|Q4_real\(5)) # (!\R5|Q4_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(5),
	datab => \R4|Q4_real\(5),
	datad => VCC,
	cin => \R5|Q4_real[4]~25\,
	combout => \R5|Q4_real[5]~26_combout\,
	cout => \R5|Q4_real[5]~27\);

-- Location: FF_X53_Y48_N11
\R5|Q4_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(5));

-- Location: LCCOMB_X49_Y48_N8
\OUT_COV|O4_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[2]~2_combout\ = (\INV~input_o\ & ((\R5|Q4_real\(5)))) # (!\INV~input_o\ & (\R5|Q4_real\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(2),
	datad => \R5|Q4_real\(5),
	combout => \OUT_COV|O4_real[2]~2_combout\);

-- Location: FF_X49_Y48_N9
\R6|Q4_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(2));

-- Location: LCCOMB_X53_Y48_N12
\R5|Q4_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[6]~28_combout\ = ((\R4|Q4_real\(6) $ (\R4|Q0_real\(6) $ (\R5|Q4_real[5]~27\)))) # (GND)
-- \R5|Q4_real[6]~29\ = CARRY((\R4|Q4_real\(6) & (\R4|Q0_real\(6) & !\R5|Q4_real[5]~27\)) # (!\R4|Q4_real\(6) & ((\R4|Q0_real\(6)) # (!\R5|Q4_real[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(6),
	datab => \R4|Q0_real\(6),
	datad => VCC,
	cin => \R5|Q4_real[5]~27\,
	combout => \R5|Q4_real[6]~28_combout\,
	cout => \R5|Q4_real[6]~29\);

-- Location: FF_X53_Y48_N13
\R5|Q4_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(6));

-- Location: LCCOMB_X49_Y48_N18
\OUT_COV|O4_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[3]~3_combout\ = (\INV~input_o\ & (\R5|Q4_real\(6))) # (!\INV~input_o\ & ((\R5|Q4_real\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_real\(6),
	datab => \INV~input_o\,
	datad => \R5|Q4_real\(3),
	combout => \OUT_COV|O4_real[3]~3_combout\);

-- Location: FF_X49_Y48_N19
\R6|Q4_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(3));

-- Location: LCCOMB_X53_Y48_N14
\R5|Q4_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[7]~30_combout\ = (\R4|Q0_real\(7) & ((\R4|Q4_real\(7) & (!\R5|Q4_real[6]~29\)) # (!\R4|Q4_real\(7) & (\R5|Q4_real[6]~29\ & VCC)))) # (!\R4|Q0_real\(7) & ((\R4|Q4_real\(7) & ((\R5|Q4_real[6]~29\) # (GND))) # (!\R4|Q4_real\(7) & 
-- (!\R5|Q4_real[6]~29\))))
-- \R5|Q4_real[7]~31\ = CARRY((\R4|Q0_real\(7) & (\R4|Q4_real\(7) & !\R5|Q4_real[6]~29\)) # (!\R4|Q0_real\(7) & ((\R4|Q4_real\(7)) # (!\R5|Q4_real[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(7),
	datab => \R4|Q4_real\(7),
	datad => VCC,
	cin => \R5|Q4_real[6]~29\,
	combout => \R5|Q4_real[7]~30_combout\,
	cout => \R5|Q4_real[7]~31\);

-- Location: FF_X53_Y48_N15
\R5|Q4_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(7));

-- Location: LCCOMB_X49_Y48_N28
\OUT_COV|O4_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q4_real\(7))) # (!\INV~input_o\ & ((\R5|Q4_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_real\(7),
	datab => \INV~input_o\,
	datad => \R5|Q4_real\(4),
	combout => \OUT_COV|O4_real[4]~4_combout\);

-- Location: FF_X49_Y48_N29
\R6|Q4_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(4));

-- Location: LCCOMB_X53_Y48_N16
\R5|Q4_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[8]~32_combout\ = ((\R4|Q0_real\(8) $ (\R4|Q4_real\(8) $ (\R5|Q4_real[7]~31\)))) # (GND)
-- \R5|Q4_real[8]~33\ = CARRY((\R4|Q0_real\(8) & ((!\R5|Q4_real[7]~31\) # (!\R4|Q4_real\(8)))) # (!\R4|Q0_real\(8) & (!\R4|Q4_real\(8) & !\R5|Q4_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(8),
	datab => \R4|Q4_real\(8),
	datad => VCC,
	cin => \R5|Q4_real[7]~31\,
	combout => \R5|Q4_real[8]~32_combout\,
	cout => \R5|Q4_real[8]~33\);

-- Location: FF_X53_Y48_N17
\R5|Q4_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(8));

-- Location: LCCOMB_X49_Y48_N30
\OUT_COV|O4_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[5]~5_combout\ = (\INV~input_o\ & (\R5|Q4_real\(8))) # (!\INV~input_o\ & ((\R5|Q4_real\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(8),
	datad => \R5|Q4_real\(5),
	combout => \OUT_COV|O4_real[5]~5_combout\);

-- Location: FF_X49_Y48_N31
\R6|Q4_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(5));

-- Location: LCCOMB_X53_Y48_N18
\R5|Q4_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[9]~34_combout\ = (\R4|Q0_real\(9) & ((\R4|Q4_real\(9) & (!\R5|Q4_real[8]~33\)) # (!\R4|Q4_real\(9) & (\R5|Q4_real[8]~33\ & VCC)))) # (!\R4|Q0_real\(9) & ((\R4|Q4_real\(9) & ((\R5|Q4_real[8]~33\) # (GND))) # (!\R4|Q4_real\(9) & 
-- (!\R5|Q4_real[8]~33\))))
-- \R5|Q4_real[9]~35\ = CARRY((\R4|Q0_real\(9) & (\R4|Q4_real\(9) & !\R5|Q4_real[8]~33\)) # (!\R4|Q0_real\(9) & ((\R4|Q4_real\(9)) # (!\R5|Q4_real[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(9),
	datab => \R4|Q4_real\(9),
	datad => VCC,
	cin => \R5|Q4_real[8]~33\,
	combout => \R5|Q4_real[9]~34_combout\,
	cout => \R5|Q4_real[9]~35\);

-- Location: FF_X53_Y48_N19
\R5|Q4_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(9));

-- Location: LCCOMB_X49_Y48_N16
\OUT_COV|O4_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[6]~6_combout\ = (\INV~input_o\ & (\R5|Q4_real\(9))) # (!\INV~input_o\ & ((\R5|Q4_real\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_real\(9),
	datab => \INV~input_o\,
	datad => \R5|Q4_real\(6),
	combout => \OUT_COV|O4_real[6]~6_combout\);

-- Location: FF_X49_Y48_N17
\R6|Q4_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(6));

-- Location: LCCOMB_X53_Y48_N20
\R5|Q4_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[10]~36_combout\ = ((\R4|Q4_real\(10) $ (\R4|Q0_real\(10) $ (\R5|Q4_real[9]~35\)))) # (GND)
-- \R5|Q4_real[10]~37\ = CARRY((\R4|Q4_real\(10) & (\R4|Q0_real\(10) & !\R5|Q4_real[9]~35\)) # (!\R4|Q4_real\(10) & ((\R4|Q0_real\(10)) # (!\R5|Q4_real[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(10),
	datab => \R4|Q0_real\(10),
	datad => VCC,
	cin => \R5|Q4_real[9]~35\,
	combout => \R5|Q4_real[10]~36_combout\,
	cout => \R5|Q4_real[10]~37\);

-- Location: FF_X53_Y48_N21
\R5|Q4_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(10));

-- Location: LCCOMB_X49_Y48_N2
\OUT_COV|O4_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[7]~7_combout\ = (\INV~input_o\ & (\R5|Q4_real\(10))) # (!\INV~input_o\ & ((\R5|Q4_real\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(10),
	datad => \R5|Q4_real\(7),
	combout => \OUT_COV|O4_real[7]~7_combout\);

-- Location: FF_X49_Y48_N3
\R6|Q4_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(7));

-- Location: LCCOMB_X53_Y48_N22
\R5|Q4_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[11]~38_combout\ = (\R4|Q0_real\(11) & ((\R4|Q4_real\(11) & (!\R5|Q4_real[10]~37\)) # (!\R4|Q4_real\(11) & (\R5|Q4_real[10]~37\ & VCC)))) # (!\R4|Q0_real\(11) & ((\R4|Q4_real\(11) & ((\R5|Q4_real[10]~37\) # (GND))) # (!\R4|Q4_real\(11) & 
-- (!\R5|Q4_real[10]~37\))))
-- \R5|Q4_real[11]~39\ = CARRY((\R4|Q0_real\(11) & (\R4|Q4_real\(11) & !\R5|Q4_real[10]~37\)) # (!\R4|Q0_real\(11) & ((\R4|Q4_real\(11)) # (!\R5|Q4_real[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(11),
	datab => \R4|Q4_real\(11),
	datad => VCC,
	cin => \R5|Q4_real[10]~37\,
	combout => \R5|Q4_real[11]~38_combout\,
	cout => \R5|Q4_real[11]~39\);

-- Location: FF_X53_Y48_N23
\R5|Q4_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(11));

-- Location: LCCOMB_X49_Y48_N24
\OUT_COV|O4_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[8]~8_combout\ = (\INV~input_o\ & ((\R5|Q4_real\(11)))) # (!\INV~input_o\ & (\R5|Q4_real\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(8),
	datad => \R5|Q4_real\(11),
	combout => \OUT_COV|O4_real[8]~8_combout\);

-- Location: FF_X49_Y48_N25
\R6|Q4_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(8));

-- Location: LCCOMB_X53_Y48_N24
\R5|Q4_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[12]~40_combout\ = ((\R4|Q0_real\(12) $ (\R4|Q4_real\(12) $ (\R5|Q4_real[11]~39\)))) # (GND)
-- \R5|Q4_real[12]~41\ = CARRY((\R4|Q0_real\(12) & ((!\R5|Q4_real[11]~39\) # (!\R4|Q4_real\(12)))) # (!\R4|Q0_real\(12) & (!\R4|Q4_real\(12) & !\R5|Q4_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_real\(12),
	datab => \R4|Q4_real\(12),
	datad => VCC,
	cin => \R5|Q4_real[11]~39\,
	combout => \R5|Q4_real[12]~40_combout\,
	cout => \R5|Q4_real[12]~41\);

-- Location: FF_X53_Y48_N25
\R5|Q4_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(12));

-- Location: LCCOMB_X49_Y48_N14
\OUT_COV|O4_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[9]~9_combout\ = (\INV~input_o\ & (\R5|Q4_real\(12))) # (!\INV~input_o\ & ((\R5|Q4_real\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(12),
	datad => \R5|Q4_real\(9),
	combout => \OUT_COV|O4_real[9]~9_combout\);

-- Location: FF_X49_Y48_N15
\R6|Q4_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(9));

-- Location: LCCOMB_X53_Y48_N26
\R5|Q4_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[13]~42_combout\ = (\R4|Q4_real\(13) & ((\R4|Q0_real\(13) & (!\R5|Q4_real[12]~41\)) # (!\R4|Q0_real\(13) & ((\R5|Q4_real[12]~41\) # (GND))))) # (!\R4|Q4_real\(13) & ((\R4|Q0_real\(13) & (\R5|Q4_real[12]~41\ & VCC)) # (!\R4|Q0_real\(13) & 
-- (!\R5|Q4_real[12]~41\))))
-- \R5|Q4_real[13]~43\ = CARRY((\R4|Q4_real\(13) & ((!\R5|Q4_real[12]~41\) # (!\R4|Q0_real\(13)))) # (!\R4|Q4_real\(13) & (!\R4|Q0_real\(13) & !\R5|Q4_real[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(13),
	datab => \R4|Q0_real\(13),
	datad => VCC,
	cin => \R5|Q4_real[12]~41\,
	combout => \R5|Q4_real[13]~42_combout\,
	cout => \R5|Q4_real[13]~43\);

-- Location: FF_X53_Y48_N27
\R5|Q4_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(13));

-- Location: LCCOMB_X49_Y48_N4
\OUT_COV|O4_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[10]~10_combout\ = (\INV~input_o\ & ((\R5|Q4_real\(13)))) # (!\INV~input_o\ & (\R5|Q4_real\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(10),
	datad => \R5|Q4_real\(13),
	combout => \OUT_COV|O4_real[10]~10_combout\);

-- Location: FF_X49_Y48_N5
\R6|Q4_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(10));

-- Location: LCCOMB_X53_Y48_N28
\R5|Q4_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[14]~44_combout\ = ((\R4|Q4_real\(14) $ (\R4|Q0_real\(14) $ (\R5|Q4_real[13]~43\)))) # (GND)
-- \R5|Q4_real[14]~45\ = CARRY((\R4|Q4_real\(14) & (\R4|Q0_real\(14) & !\R5|Q4_real[13]~43\)) # (!\R4|Q4_real\(14) & ((\R4|Q0_real\(14)) # (!\R5|Q4_real[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(14),
	datab => \R4|Q0_real\(14),
	datad => VCC,
	cin => \R5|Q4_real[13]~43\,
	combout => \R5|Q4_real[14]~44_combout\,
	cout => \R5|Q4_real[14]~45\);

-- Location: FF_X53_Y48_N29
\R5|Q4_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(14));

-- Location: LCCOMB_X49_Y48_N22
\OUT_COV|O4_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[11]~11_combout\ = (\INV~input_o\ & (\R5|Q4_real\(14))) # (!\INV~input_o\ & ((\R5|Q4_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(14),
	datad => \R5|Q4_real\(11),
	combout => \OUT_COV|O4_real[11]~11_combout\);

-- Location: FF_X49_Y48_N23
\R6|Q4_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(11));

-- Location: LCCOMB_X53_Y48_N30
\R5|Q4_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_real[15]~46_combout\ = \R4|Q4_real\(15) $ (\R5|Q4_real[14]~45\ $ (!\R4|Q0_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_real\(15),
	datad => \R4|Q0_real\(15),
	cin => \R5|Q4_real[14]~45\,
	combout => \R5|Q4_real[15]~46_combout\);

-- Location: FF_X53_Y48_N31
\R5|Q4_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_real\(15));

-- Location: LCCOMB_X49_Y48_N20
\OUT_COV|O4_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[12]~12_combout\ = (\INV~input_o\ & ((\R5|Q4_real\(15)))) # (!\INV~input_o\ & (\R5|Q4_real\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(12),
	datad => \R5|Q4_real\(15),
	combout => \OUT_COV|O4_real[12]~12_combout\);

-- Location: FF_X49_Y48_N21
\R6|Q4_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(12));

-- Location: LCCOMB_X49_Y48_N10
\OUT_COV|O4_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[13]~13_combout\ = (\INV~input_o\ & (\R5|Q4_real\(15))) # (!\INV~input_o\ & ((\R5|Q4_real\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_real\(15),
	datac => \INV~input_o\,
	datad => \R5|Q4_real\(13),
	combout => \OUT_COV|O4_real[13]~13_combout\);

-- Location: FF_X49_Y48_N11
\R6|Q4_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(13));

-- Location: LCCOMB_X49_Y48_N12
\OUT_COV|O4_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_real[14]~14_combout\ = (\INV~input_o\ & ((\R5|Q4_real\(15)))) # (!\INV~input_o\ & (\R5|Q4_real\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_real\(14),
	datad => \R5|Q4_real\(15),
	combout => \OUT_COV|O4_real[14]~14_combout\);

-- Location: FF_X49_Y48_N13
\R6|Q4_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(14));

-- Location: LCCOMB_X49_Y48_N26
\R6|Q4_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q4_real[15]~feeder_combout\ = \R5|Q4_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q4_real\(15),
	combout => \R6|Q4_real[15]~feeder_combout\);

-- Location: FF_X49_Y48_N27
\R6|Q4_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q4_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_real\(15));

-- Location: LCCOMB_X81_Y54_N0
\R5|Q5_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[0]~16_combout\ = (\R4|Q5_imag\(0) & (\R4|Q1_real\(0) $ (VCC))) # (!\R4|Q5_imag\(0) & ((\R4|Q1_real\(0)) # (GND)))
-- \R5|Q5_real[0]~17\ = CARRY((\R4|Q1_real\(0)) # (!\R4|Q5_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_imag\(0),
	datab => \R4|Q1_real\(0),
	datad => VCC,
	combout => \R5|Q5_real[0]~16_combout\,
	cout => \R5|Q5_real[0]~17\);

-- Location: LCCOMB_X81_Y54_N2
\R5|Q5_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[1]~18_combout\ = (\L3|b2|u1|Add0~0_combout\ & ((\R4|Q1_real\(1) & (!\R5|Q5_real[0]~17\)) # (!\R4|Q1_real\(1) & ((\R5|Q5_real[0]~17\) # (GND))))) # (!\L3|b2|u1|Add0~0_combout\ & ((\R4|Q1_real\(1) & (\R5|Q5_real[0]~17\ & VCC)) # 
-- (!\R4|Q1_real\(1) & (!\R5|Q5_real[0]~17\))))
-- \R5|Q5_real[1]~19\ = CARRY((\L3|b2|u1|Add0~0_combout\ & ((!\R5|Q5_real[0]~17\) # (!\R4|Q1_real\(1)))) # (!\L3|b2|u1|Add0~0_combout\ & (!\R4|Q1_real\(1) & !\R5|Q5_real[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~0_combout\,
	datab => \R4|Q1_real\(1),
	datad => VCC,
	cin => \R5|Q5_real[0]~17\,
	combout => \R5|Q5_real[1]~18_combout\,
	cout => \R5|Q5_real[1]~19\);

-- Location: LCCOMB_X81_Y54_N4
\R5|Q5_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[2]~20_combout\ = ((\L3|b2|u1|Add0~2_combout\ $ (\R4|Q1_real\(2) $ (\R5|Q5_real[1]~19\)))) # (GND)
-- \R5|Q5_real[2]~21\ = CARRY((\L3|b2|u1|Add0~2_combout\ & (\R4|Q1_real\(2) & !\R5|Q5_real[1]~19\)) # (!\L3|b2|u1|Add0~2_combout\ & ((\R4|Q1_real\(2)) # (!\R5|Q5_real[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~2_combout\,
	datab => \R4|Q1_real\(2),
	datad => VCC,
	cin => \R5|Q5_real[1]~19\,
	combout => \R5|Q5_real[2]~20_combout\,
	cout => \R5|Q5_real[2]~21\);

-- Location: LCCOMB_X81_Y54_N6
\R5|Q5_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[3]~22_combout\ = (\R4|Q1_real\(3) & ((\L3|b2|u1|Add0~4_combout\ & (!\R5|Q5_real[2]~21\)) # (!\L3|b2|u1|Add0~4_combout\ & (\R5|Q5_real[2]~21\ & VCC)))) # (!\R4|Q1_real\(3) & ((\L3|b2|u1|Add0~4_combout\ & ((\R5|Q5_real[2]~21\) # (GND))) # 
-- (!\L3|b2|u1|Add0~4_combout\ & (!\R5|Q5_real[2]~21\))))
-- \R5|Q5_real[3]~23\ = CARRY((\R4|Q1_real\(3) & (\L3|b2|u1|Add0~4_combout\ & !\R5|Q5_real[2]~21\)) # (!\R4|Q1_real\(3) & ((\L3|b2|u1|Add0~4_combout\) # (!\R5|Q5_real[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(3),
	datab => \L3|b2|u1|Add0~4_combout\,
	datad => VCC,
	cin => \R5|Q5_real[2]~21\,
	combout => \R5|Q5_real[3]~22_combout\,
	cout => \R5|Q5_real[3]~23\);

-- Location: FF_X81_Y54_N7
\R5|Q5_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(3));

-- Location: FF_X81_Y54_N1
\R5|Q5_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(0));

-- Location: LCCOMB_X84_Y50_N4
\OUT_COV|O5_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[0]~0_combout\ = (\INV~input_o\ & (\R5|Q5_real\(3))) # (!\INV~input_o\ & ((\R5|Q5_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(3),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(0),
	combout => \OUT_COV|O5_real[0]~0_combout\);

-- Location: FF_X84_Y50_N5
\R6|Q5_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(0));

-- Location: LCCOMB_X81_Y54_N8
\R5|Q5_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[4]~24_combout\ = ((\L3|b2|u1|Add0~6_combout\ $ (\R4|Q1_real\(4) $ (\R5|Q5_real[3]~23\)))) # (GND)
-- \R5|Q5_real[4]~25\ = CARRY((\L3|b2|u1|Add0~6_combout\ & (\R4|Q1_real\(4) & !\R5|Q5_real[3]~23\)) # (!\L3|b2|u1|Add0~6_combout\ & ((\R4|Q1_real\(4)) # (!\R5|Q5_real[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~6_combout\,
	datab => \R4|Q1_real\(4),
	datad => VCC,
	cin => \R5|Q5_real[3]~23\,
	combout => \R5|Q5_real[4]~24_combout\,
	cout => \R5|Q5_real[4]~25\);

-- Location: FF_X81_Y54_N9
\R5|Q5_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(4));

-- Location: FF_X81_Y54_N3
\R5|Q5_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(1));

-- Location: LCCOMB_X84_Y50_N14
\OUT_COV|O5_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[1]~1_combout\ = (\INV~input_o\ & (\R5|Q5_real\(4))) # (!\INV~input_o\ & ((\R5|Q5_real\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(4),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(1),
	combout => \OUT_COV|O5_real[1]~1_combout\);

-- Location: FF_X84_Y50_N15
\R6|Q5_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(1));

-- Location: LCCOMB_X81_Y54_N10
\R5|Q5_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[5]~26_combout\ = (\L3|b2|u1|Add0~8_combout\ & ((\R4|Q1_real\(5) & (!\R5|Q5_real[4]~25\)) # (!\R4|Q1_real\(5) & ((\R5|Q5_real[4]~25\) # (GND))))) # (!\L3|b2|u1|Add0~8_combout\ & ((\R4|Q1_real\(5) & (\R5|Q5_real[4]~25\ & VCC)) # 
-- (!\R4|Q1_real\(5) & (!\R5|Q5_real[4]~25\))))
-- \R5|Q5_real[5]~27\ = CARRY((\L3|b2|u1|Add0~8_combout\ & ((!\R5|Q5_real[4]~25\) # (!\R4|Q1_real\(5)))) # (!\L3|b2|u1|Add0~8_combout\ & (!\R4|Q1_real\(5) & !\R5|Q5_real[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~8_combout\,
	datab => \R4|Q1_real\(5),
	datad => VCC,
	cin => \R5|Q5_real[4]~25\,
	combout => \R5|Q5_real[5]~26_combout\,
	cout => \R5|Q5_real[5]~27\);

-- Location: FF_X81_Y54_N11
\R5|Q5_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(5));

-- Location: FF_X81_Y54_N5
\R5|Q5_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(2));

-- Location: LCCOMB_X81_Y48_N12
\OUT_COV|O5_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[2]~2_combout\ = (\INV~input_o\ & (\R5|Q5_real\(5))) # (!\INV~input_o\ & ((\R5|Q5_real\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_real\(5),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(2),
	combout => \OUT_COV|O5_real[2]~2_combout\);

-- Location: FF_X81_Y48_N13
\R6|Q5_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(2));

-- Location: LCCOMB_X81_Y54_N12
\R5|Q5_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[6]~28_combout\ = ((\L3|b2|u1|Add0~10_combout\ $ (\R4|Q1_real\(6) $ (\R5|Q5_real[5]~27\)))) # (GND)
-- \R5|Q5_real[6]~29\ = CARRY((\L3|b2|u1|Add0~10_combout\ & (\R4|Q1_real\(6) & !\R5|Q5_real[5]~27\)) # (!\L3|b2|u1|Add0~10_combout\ & ((\R4|Q1_real\(6)) # (!\R5|Q5_real[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~10_combout\,
	datab => \R4|Q1_real\(6),
	datad => VCC,
	cin => \R5|Q5_real[5]~27\,
	combout => \R5|Q5_real[6]~28_combout\,
	cout => \R5|Q5_real[6]~29\);

-- Location: FF_X81_Y54_N13
\R5|Q5_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(6));

-- Location: LCCOMB_X84_Y50_N28
\OUT_COV|O5_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[3]~3_combout\ = (\INV~input_o\ & (\R5|Q5_real\(6))) # (!\INV~input_o\ & ((\R5|Q5_real\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_real\(6),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(3),
	combout => \OUT_COV|O5_real[3]~3_combout\);

-- Location: FF_X84_Y50_N29
\R6|Q5_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(3));

-- Location: LCCOMB_X81_Y54_N14
\R5|Q5_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[7]~30_combout\ = (\L3|b2|u1|Add0~12_combout\ & ((\R4|Q1_real\(7) & (!\R5|Q5_real[6]~29\)) # (!\R4|Q1_real\(7) & ((\R5|Q5_real[6]~29\) # (GND))))) # (!\L3|b2|u1|Add0~12_combout\ & ((\R4|Q1_real\(7) & (\R5|Q5_real[6]~29\ & VCC)) # 
-- (!\R4|Q1_real\(7) & (!\R5|Q5_real[6]~29\))))
-- \R5|Q5_real[7]~31\ = CARRY((\L3|b2|u1|Add0~12_combout\ & ((!\R5|Q5_real[6]~29\) # (!\R4|Q1_real\(7)))) # (!\L3|b2|u1|Add0~12_combout\ & (!\R4|Q1_real\(7) & !\R5|Q5_real[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~12_combout\,
	datab => \R4|Q1_real\(7),
	datad => VCC,
	cin => \R5|Q5_real[6]~29\,
	combout => \R5|Q5_real[7]~30_combout\,
	cout => \R5|Q5_real[7]~31\);

-- Location: FF_X81_Y54_N15
\R5|Q5_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(7));

-- Location: LCCOMB_X84_Y50_N26
\OUT_COV|O5_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q5_real\(7))) # (!\INV~input_o\ & ((\R5|Q5_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(7),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(4),
	combout => \OUT_COV|O5_real[4]~4_combout\);

-- Location: FF_X84_Y50_N27
\R6|Q5_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(4));

-- Location: LCCOMB_X81_Y54_N16
\R5|Q5_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[8]~32_combout\ = ((\L3|b2|u1|Add0~14_combout\ $ (\R4|Q1_real\(8) $ (\R5|Q5_real[7]~31\)))) # (GND)
-- \R5|Q5_real[8]~33\ = CARRY((\L3|b2|u1|Add0~14_combout\ & (\R4|Q1_real\(8) & !\R5|Q5_real[7]~31\)) # (!\L3|b2|u1|Add0~14_combout\ & ((\R4|Q1_real\(8)) # (!\R5|Q5_real[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~14_combout\,
	datab => \R4|Q1_real\(8),
	datad => VCC,
	cin => \R5|Q5_real[7]~31\,
	combout => \R5|Q5_real[8]~32_combout\,
	cout => \R5|Q5_real[8]~33\);

-- Location: FF_X81_Y54_N17
\R5|Q5_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(8));

-- Location: LCCOMB_X81_Y48_N6
\OUT_COV|O5_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[5]~5_combout\ = (\INV~input_o\ & (\R5|Q5_real\(8))) # (!\INV~input_o\ & ((\R5|Q5_real\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(8),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(5),
	combout => \OUT_COV|O5_real[5]~5_combout\);

-- Location: FF_X81_Y48_N7
\R6|Q5_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(5));

-- Location: LCCOMB_X81_Y54_N18
\R5|Q5_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[9]~34_combout\ = (\R4|Q1_real\(9) & ((\L3|b2|u1|Add0~16_combout\ & (!\R5|Q5_real[8]~33\)) # (!\L3|b2|u1|Add0~16_combout\ & (\R5|Q5_real[8]~33\ & VCC)))) # (!\R4|Q1_real\(9) & ((\L3|b2|u1|Add0~16_combout\ & ((\R5|Q5_real[8]~33\) # (GND))) # 
-- (!\L3|b2|u1|Add0~16_combout\ & (!\R5|Q5_real[8]~33\))))
-- \R5|Q5_real[9]~35\ = CARRY((\R4|Q1_real\(9) & (\L3|b2|u1|Add0~16_combout\ & !\R5|Q5_real[8]~33\)) # (!\R4|Q1_real\(9) & ((\L3|b2|u1|Add0~16_combout\) # (!\R5|Q5_real[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(9),
	datab => \L3|b2|u1|Add0~16_combout\,
	datad => VCC,
	cin => \R5|Q5_real[8]~33\,
	combout => \R5|Q5_real[9]~34_combout\,
	cout => \R5|Q5_real[9]~35\);

-- Location: FF_X81_Y54_N19
\R5|Q5_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(9));

-- Location: LCCOMB_X84_Y50_N24
\OUT_COV|O5_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[6]~6_combout\ = (\INV~input_o\ & (\R5|Q5_real\(9))) # (!\INV~input_o\ & ((\R5|Q5_real\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(9),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(6),
	combout => \OUT_COV|O5_real[6]~6_combout\);

-- Location: FF_X84_Y50_N25
\R6|Q5_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(6));

-- Location: LCCOMB_X81_Y54_N20
\R5|Q5_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[10]~36_combout\ = ((\R4|Q1_real\(10) $ (\L3|b2|u1|Add0~18_combout\ $ (\R5|Q5_real[9]~35\)))) # (GND)
-- \R5|Q5_real[10]~37\ = CARRY((\R4|Q1_real\(10) & ((!\R5|Q5_real[9]~35\) # (!\L3|b2|u1|Add0~18_combout\))) # (!\R4|Q1_real\(10) & (!\L3|b2|u1|Add0~18_combout\ & !\R5|Q5_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(10),
	datab => \L3|b2|u1|Add0~18_combout\,
	datad => VCC,
	cin => \R5|Q5_real[9]~35\,
	combout => \R5|Q5_real[10]~36_combout\,
	cout => \R5|Q5_real[10]~37\);

-- Location: FF_X81_Y54_N21
\R5|Q5_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(10));

-- Location: LCCOMB_X84_Y50_N30
\OUT_COV|O5_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[7]~7_combout\ = (\INV~input_o\ & (\R5|Q5_real\(10))) # (!\INV~input_o\ & ((\R5|Q5_real\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_real\(10),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(7),
	combout => \OUT_COV|O5_real[7]~7_combout\);

-- Location: FF_X84_Y50_N31
\R6|Q5_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(7));

-- Location: LCCOMB_X81_Y54_N22
\R5|Q5_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[11]~38_combout\ = (\R4|Q1_real\(11) & ((\L3|b2|u1|Add0~20_combout\ & (!\R5|Q5_real[10]~37\)) # (!\L3|b2|u1|Add0~20_combout\ & (\R5|Q5_real[10]~37\ & VCC)))) # (!\R4|Q1_real\(11) & ((\L3|b2|u1|Add0~20_combout\ & ((\R5|Q5_real[10]~37\) # (GND))) 
-- # (!\L3|b2|u1|Add0~20_combout\ & (!\R5|Q5_real[10]~37\))))
-- \R5|Q5_real[11]~39\ = CARRY((\R4|Q1_real\(11) & (\L3|b2|u1|Add0~20_combout\ & !\R5|Q5_real[10]~37\)) # (!\R4|Q1_real\(11) & ((\L3|b2|u1|Add0~20_combout\) # (!\R5|Q5_real[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(11),
	datab => \L3|b2|u1|Add0~20_combout\,
	datad => VCC,
	cin => \R5|Q5_real[10]~37\,
	combout => \R5|Q5_real[11]~38_combout\,
	cout => \R5|Q5_real[11]~39\);

-- Location: FF_X81_Y54_N23
\R5|Q5_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(11));

-- Location: LCCOMB_X81_Y48_N0
\OUT_COV|O5_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[8]~8_combout\ = (\INV~input_o\ & (\R5|Q5_real\(11))) # (!\INV~input_o\ & ((\R5|Q5_real\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_real\(11),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(8),
	combout => \OUT_COV|O5_real[8]~8_combout\);

-- Location: FF_X81_Y48_N1
\R6|Q5_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(8));

-- Location: LCCOMB_X81_Y54_N24
\R5|Q5_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[12]~40_combout\ = ((\R4|Q1_real\(12) $ (\L3|b2|u1|Add0~22_combout\ $ (\R5|Q5_real[11]~39\)))) # (GND)
-- \R5|Q5_real[12]~41\ = CARRY((\R4|Q1_real\(12) & ((!\R5|Q5_real[11]~39\) # (!\L3|b2|u1|Add0~22_combout\))) # (!\R4|Q1_real\(12) & (!\L3|b2|u1|Add0~22_combout\ & !\R5|Q5_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(12),
	datab => \L3|b2|u1|Add0~22_combout\,
	datad => VCC,
	cin => \R5|Q5_real[11]~39\,
	combout => \R5|Q5_real[12]~40_combout\,
	cout => \R5|Q5_real[12]~41\);

-- Location: FF_X81_Y54_N25
\R5|Q5_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(12));

-- Location: LCCOMB_X84_Y50_N12
\OUT_COV|O5_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[9]~9_combout\ = (\INV~input_o\ & (\R5|Q5_real\(12))) # (!\INV~input_o\ & ((\R5|Q5_real\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_real\(12),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(9),
	combout => \OUT_COV|O5_real[9]~9_combout\);

-- Location: FF_X84_Y50_N13
\R6|Q5_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(9));

-- Location: LCCOMB_X81_Y54_N26
\R5|Q5_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[13]~42_combout\ = (\L3|b2|u1|Add0~24_combout\ & ((\R4|Q1_real\(13) & (!\R5|Q5_real[12]~41\)) # (!\R4|Q1_real\(13) & ((\R5|Q5_real[12]~41\) # (GND))))) # (!\L3|b2|u1|Add0~24_combout\ & ((\R4|Q1_real\(13) & (\R5|Q5_real[12]~41\ & VCC)) # 
-- (!\R4|Q1_real\(13) & (!\R5|Q5_real[12]~41\))))
-- \R5|Q5_real[13]~43\ = CARRY((\L3|b2|u1|Add0~24_combout\ & ((!\R5|Q5_real[12]~41\) # (!\R4|Q1_real\(13)))) # (!\L3|b2|u1|Add0~24_combout\ & (!\R4|Q1_real\(13) & !\R5|Q5_real[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Add0~24_combout\,
	datab => \R4|Q1_real\(13),
	datad => VCC,
	cin => \R5|Q5_real[12]~41\,
	combout => \R5|Q5_real[13]~42_combout\,
	cout => \R5|Q5_real[13]~43\);

-- Location: FF_X81_Y54_N27
\R5|Q5_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(13));

-- Location: LCCOMB_X84_Y50_N6
\OUT_COV|O5_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[10]~10_combout\ = (\INV~input_o\ & (\R5|Q5_real\(13))) # (!\INV~input_o\ & ((\R5|Q5_real\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(13),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(10),
	combout => \OUT_COV|O5_real[10]~10_combout\);

-- Location: FF_X84_Y50_N7
\R6|Q5_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(10));

-- Location: LCCOMB_X81_Y54_N28
\R5|Q5_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[14]~44_combout\ = ((\R4|Q1_real\(14) $ (\L3|b2|u1|Add0~26_combout\ $ (\R5|Q5_real[13]~43\)))) # (GND)
-- \R5|Q5_real[14]~45\ = CARRY((\R4|Q1_real\(14) & ((!\R5|Q5_real[13]~43\) # (!\L3|b2|u1|Add0~26_combout\))) # (!\R4|Q1_real\(14) & (!\L3|b2|u1|Add0~26_combout\ & !\R5|Q5_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(14),
	datab => \L3|b2|u1|Add0~26_combout\,
	datad => VCC,
	cin => \R5|Q5_real[13]~43\,
	combout => \R5|Q5_real[14]~44_combout\,
	cout => \R5|Q5_real[14]~45\);

-- Location: FF_X81_Y54_N29
\R5|Q5_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(14));

-- Location: LCCOMB_X81_Y48_N22
\OUT_COV|O5_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[11]~11_combout\ = (\INV~input_o\ & (\R5|Q5_real\(14))) # (!\INV~input_o\ & ((\R5|Q5_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(14),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(11),
	combout => \OUT_COV|O5_real[11]~11_combout\);

-- Location: FF_X81_Y48_N23
\R6|Q5_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(11));

-- Location: LCCOMB_X81_Y54_N30
\R5|Q5_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_real[15]~46_combout\ = \R4|Q1_real\(15) $ (\R5|Q5_real[14]~45\ $ (!\L3|b2|u1|Add0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_real\(15),
	datad => \L3|b2|u1|Add0~28_combout\,
	cin => \R5|Q5_real[14]~45\,
	combout => \R5|Q5_real[15]~46_combout\);

-- Location: FF_X81_Y54_N31
\R5|Q5_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_real\(15));

-- Location: LCCOMB_X84_Y50_N0
\OUT_COV|O5_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[12]~12_combout\ = (\INV~input_o\ & (\R5|Q5_real\(15))) # (!\INV~input_o\ & ((\R5|Q5_real\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(15),
	datac => \INV~input_o\,
	datad => \R5|Q5_real\(12),
	combout => \OUT_COV|O5_real[12]~12_combout\);

-- Location: FF_X84_Y50_N1
\R6|Q5_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(12));

-- Location: LCCOMB_X84_Y50_N18
\OUT_COV|O5_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[13]~13_combout\ = (\INV~input_o\ & (\R5|Q5_real\(15))) # (!\INV~input_o\ & ((\R5|Q5_real\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(15),
	datab => \INV~input_o\,
	datac => \R5|Q5_real\(13),
	combout => \OUT_COV|O5_real[13]~13_combout\);

-- Location: FF_X84_Y50_N19
\R6|Q5_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(13));

-- Location: LCCOMB_X84_Y50_N16
\OUT_COV|O5_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_real[14]~14_combout\ = (\INV~input_o\ & (\R5|Q5_real\(15))) # (!\INV~input_o\ & ((\R5|Q5_real\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_real\(15),
	datab => \INV~input_o\,
	datac => \R5|Q5_real\(14),
	combout => \OUT_COV|O5_real[14]~14_combout\);

-- Location: FF_X84_Y50_N17
\R6|Q5_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(14));

-- Location: LCCOMB_X84_Y50_N2
\R6|Q5_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q5_real[15]~feeder_combout\ = \R5|Q5_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R5|Q5_real\(15),
	combout => \R6|Q5_real[15]~feeder_combout\);

-- Location: FF_X84_Y50_N3
\R6|Q5_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q5_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_real\(15));

-- Location: LCCOMB_X59_Y47_N0
\R5|Q6_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[0]~16_combout\ = (\R4|Q2_real\(0) & ((GND) # (!\R4|Q6_real\(0)))) # (!\R4|Q2_real\(0) & (\R4|Q6_real\(0) $ (GND)))
-- \R5|Q6_real[0]~17\ = CARRY((\R4|Q2_real\(0)) # (!\R4|Q6_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(0),
	datab => \R4|Q6_real\(0),
	datad => VCC,
	combout => \R5|Q6_real[0]~16_combout\,
	cout => \R5|Q6_real[0]~17\);

-- Location: LCCOMB_X59_Y47_N2
\R5|Q6_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[1]~18_combout\ = (\R4|Q2_real\(1) & ((\R4|Q6_real\(1) & (!\R5|Q6_real[0]~17\)) # (!\R4|Q6_real\(1) & (\R5|Q6_real[0]~17\ & VCC)))) # (!\R4|Q2_real\(1) & ((\R4|Q6_real\(1) & ((\R5|Q6_real[0]~17\) # (GND))) # (!\R4|Q6_real\(1) & 
-- (!\R5|Q6_real[0]~17\))))
-- \R5|Q6_real[1]~19\ = CARRY((\R4|Q2_real\(1) & (\R4|Q6_real\(1) & !\R5|Q6_real[0]~17\)) # (!\R4|Q2_real\(1) & ((\R4|Q6_real\(1)) # (!\R5|Q6_real[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(1),
	datab => \R4|Q6_real\(1),
	datad => VCC,
	cin => \R5|Q6_real[0]~17\,
	combout => \R5|Q6_real[1]~18_combout\,
	cout => \R5|Q6_real[1]~19\);

-- Location: LCCOMB_X59_Y47_N4
\R5|Q6_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[2]~20_combout\ = ((\R4|Q2_real\(2) $ (\L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\ $ (\R5|Q6_real[1]~19\)))) # (GND)
-- \R5|Q6_real[2]~21\ = CARRY((\R4|Q2_real\(2) & ((!\R5|Q6_real[1]~19\) # (!\L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\))) # (!\R4|Q2_real\(2) & (!\L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\ & !\R5|Q6_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(2),
	datab => \L3|b3|u1|Mult0|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R5|Q6_real[1]~19\,
	combout => \R5|Q6_real[2]~20_combout\,
	cout => \R5|Q6_real[2]~21\);

-- Location: LCCOMB_X59_Y47_N6
\R5|Q6_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[3]~22_combout\ = (\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R4|Q2_real\(3) & (!\R5|Q6_real[2]~21\)) # (!\R4|Q2_real\(3) & ((\R5|Q6_real[2]~21\) # (GND))))) # (!\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & 
-- ((\R4|Q2_real\(3) & (\R5|Q6_real[2]~21\ & VCC)) # (!\R4|Q2_real\(3) & (!\R5|Q6_real[2]~21\))))
-- \R5|Q6_real[3]~23\ = CARRY((\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((!\R5|Q6_real[2]~21\) # (!\R4|Q2_real\(3)))) # (!\L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R4|Q2_real\(3) & !\R5|Q6_real[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|romout[0][16]~0_combout\,
	datab => \R4|Q2_real\(3),
	datad => VCC,
	cin => \R5|Q6_real[2]~21\,
	combout => \R5|Q6_real[3]~22_combout\,
	cout => \R5|Q6_real[3]~23\);

-- Location: FF_X59_Y47_N7
\R5|Q6_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(3));

-- Location: LCCOMB_X59_Y50_N0
\R5|Q6_real[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[0]~feeder_combout\ = \R5|Q6_real[0]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q6_real[0]~16_combout\,
	combout => \R5|Q6_real[0]~feeder_combout\);

-- Location: FF_X59_Y50_N1
\R5|Q6_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(0));

-- Location: LCCOMB_X59_Y50_N10
\OUT_COV|O6_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[0]~0_combout\ = (\INV~input_o\ & (\R5|Q6_real\(3))) # (!\INV~input_o\ & ((\R5|Q6_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_real\(3),
	datad => \R5|Q6_real\(0),
	combout => \OUT_COV|O6_real[0]~0_combout\);

-- Location: FF_X59_Y50_N11
\R6|Q6_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(0));

-- Location: LCCOMB_X59_Y47_N8
\R5|Q6_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[4]~24_combout\ = ((\R4|Q2_real\(4) $ (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R5|Q6_real[3]~23\)))) # (GND)
-- \R5|Q6_real[4]~25\ = CARRY((\R4|Q2_real\(4) & ((!\R5|Q6_real[3]~23\) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\))) # (!\R4|Q2_real\(4) & (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\R5|Q6_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(4),
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R5|Q6_real[3]~23\,
	combout => \R5|Q6_real[4]~24_combout\,
	cout => \R5|Q6_real[4]~25\);

-- Location: FF_X59_Y47_N9
\R5|Q6_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(4));

-- Location: FF_X59_Y47_N3
\R5|Q6_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(1));

-- Location: LCCOMB_X59_Y50_N24
\OUT_COV|O6_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[1]~1_combout\ = (\INV~input_o\ & (\R5|Q6_real\(4))) # (!\INV~input_o\ & ((\R5|Q6_real\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_real\(4),
	datad => \R5|Q6_real\(1),
	combout => \OUT_COV|O6_real[1]~1_combout\);

-- Location: FF_X59_Y50_N25
\R6|Q6_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(1));

-- Location: FF_X59_Y47_N5
\R5|Q6_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(2));

-- Location: LCCOMB_X59_Y47_N10
\R5|Q6_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[5]~26_combout\ = (\R4|Q2_real\(5) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R5|Q6_real[4]~25\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\R5|Q6_real[4]~25\ & 
-- VCC)))) # (!\R4|Q2_real\(5) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R5|Q6_real[4]~25\) # (GND))) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R5|Q6_real[4]~25\))))
-- \R5|Q6_real[5]~27\ = CARRY((\R4|Q2_real\(5) & (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\R5|Q6_real[4]~25\)) # (!\R4|Q2_real\(5) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\) # 
-- (!\R5|Q6_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(5),
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R5|Q6_real[4]~25\,
	combout => \R5|Q6_real[5]~26_combout\,
	cout => \R5|Q6_real[5]~27\);

-- Location: FF_X59_Y47_N11
\R5|Q6_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(5));

-- Location: LCCOMB_X60_Y47_N28
\OUT_COV|O6_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[2]~2_combout\ = (\INV~input_o\ & ((\R5|Q6_real\(5)))) # (!\INV~input_o\ & (\R5|Q6_real\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_real\(2),
	datad => \R5|Q6_real\(5),
	combout => \OUT_COV|O6_real[2]~2_combout\);

-- Location: FF_X60_Y47_N29
\R6|Q6_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(2));

-- Location: LCCOMB_X59_Y47_N12
\R5|Q6_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[6]~28_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q2_real\(6) $ (\R5|Q6_real[5]~27\)))) # (GND)
-- \R5|Q6_real[6]~29\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\R4|Q2_real\(6) & !\R5|Q6_real[5]~27\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\R4|Q2_real\(6)) # 
-- (!\R5|Q6_real[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R4|Q2_real\(6),
	datad => VCC,
	cin => \R5|Q6_real[5]~27\,
	combout => \R5|Q6_real[6]~28_combout\,
	cout => \R5|Q6_real[6]~29\);

-- Location: FF_X59_Y47_N13
\R5|Q6_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(6));

-- Location: LCCOMB_X59_Y50_N4
\OUT_COV|O6_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[3]~3_combout\ = (\INV~input_o\ & (\R5|Q6_real\(6))) # (!\INV~input_o\ & ((\R5|Q6_real\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(6),
	datab => \R5|Q6_real\(3),
	datad => \INV~input_o\,
	combout => \OUT_COV|O6_real[3]~3_combout\);

-- Location: LCCOMB_X58_Y50_N8
\R6|Q6_real[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q6_real[3]~feeder_combout\ = \OUT_COV|O6_real[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \OUT_COV|O6_real[3]~3_combout\,
	combout => \R6|Q6_real[3]~feeder_combout\);

-- Location: FF_X58_Y50_N9
\R6|Q6_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q6_real[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(3));

-- Location: LCCOMB_X59_Y47_N14
\R5|Q6_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[7]~30_combout\ = (\R4|Q2_real\(7) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q6_real[6]~29\)) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R5|Q6_real[6]~29\ & 
-- VCC)))) # (!\R4|Q2_real\(7) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R5|Q6_real[6]~29\) # (GND))) # (!\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q6_real[6]~29\))))
-- \R5|Q6_real[7]~31\ = CARRY((\R4|Q2_real\(7) & (\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R5|Q6_real[6]~29\)) # (!\R4|Q2_real\(7) & ((\L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # 
-- (!\R5|Q6_real[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(7),
	datab => \L3|b3|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R5|Q6_real[6]~29\,
	combout => \R5|Q6_real[7]~30_combout\,
	cout => \R5|Q6_real[7]~31\);

-- Location: FF_X59_Y47_N15
\R5|Q6_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(7));

-- Location: LCCOMB_X59_Y50_N14
\OUT_COV|O6_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q6_real\(7))) # (!\INV~input_o\ & ((\R5|Q6_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(7),
	datab => \R5|Q6_real\(4),
	datad => \INV~input_o\,
	combout => \OUT_COV|O6_real[4]~4_combout\);

-- Location: LCCOMB_X58_Y50_N14
\R6|Q6_real[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q6_real[4]~feeder_combout\ = \OUT_COV|O6_real[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \OUT_COV|O6_real[4]~4_combout\,
	combout => \R6|Q6_real[4]~feeder_combout\);

-- Location: FF_X58_Y50_N15
\R6|Q6_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q6_real[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(4));

-- Location: LCCOMB_X59_Y47_N16
\R5|Q6_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[8]~32_combout\ = ((\R4|Q2_real\(8) $ (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R5|Q6_real[7]~31\)))) # (GND)
-- \R5|Q6_real[8]~33\ = CARRY((\R4|Q2_real\(8) & ((!\R5|Q6_real[7]~31\) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\))) # (!\R4|Q2_real\(8) & 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & !\R5|Q6_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(8),
	datab => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R5|Q6_real[7]~31\,
	combout => \R5|Q6_real[8]~32_combout\,
	cout => \R5|Q6_real[8]~33\);

-- Location: FF_X59_Y47_N17
\R5|Q6_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(8));

-- Location: LCCOMB_X60_Y47_N22
\OUT_COV|O6_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[5]~5_combout\ = (\INV~input_o\ & ((\R5|Q6_real\(8)))) # (!\INV~input_o\ & (\R5|Q6_real\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(5),
	datab => \INV~input_o\,
	datad => \R5|Q6_real\(8),
	combout => \OUT_COV|O6_real[5]~5_combout\);

-- Location: FF_X60_Y47_N23
\R6|Q6_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(5));

-- Location: LCCOMB_X59_Y47_N18
\R5|Q6_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[9]~34_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_real\(9) & (!\R5|Q6_real[8]~33\)) # (!\R4|Q2_real\(9) & ((\R5|Q6_real[8]~33\) # (GND))))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_real\(9) & (\R5|Q6_real[8]~33\ & VCC)) # (!\R4|Q2_real\(9) & (!\R5|Q6_real[8]~33\))))
-- \R5|Q6_real[9]~35\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((!\R5|Q6_real[8]~33\) # (!\R4|Q2_real\(9)))) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R4|Q2_real\(9) & !\R5|Q6_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q2_real\(9),
	datad => VCC,
	cin => \R5|Q6_real[8]~33\,
	combout => \R5|Q6_real[9]~34_combout\,
	cout => \R5|Q6_real[9]~35\);

-- Location: FF_X59_Y47_N19
\R5|Q6_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(9));

-- Location: LCCOMB_X59_Y50_N26
\OUT_COV|O6_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[6]~6_combout\ = (\INV~input_o\ & (\R5|Q6_real\(9))) # (!\INV~input_o\ & ((\R5|Q6_real\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(9),
	datab => \R5|Q6_real\(6),
	datac => \INV~input_o\,
	combout => \OUT_COV|O6_real[6]~6_combout\);

-- Location: FF_X59_Y50_N27
\R6|Q6_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(6));

-- Location: LCCOMB_X59_Y47_N20
\R5|Q6_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[10]~36_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q2_real\(10) $ (\R5|Q6_real[9]~35\)))) # (GND)
-- \R5|Q6_real[10]~37\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & (\R4|Q2_real\(10) & !\R5|Q6_real[9]~35\)) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- ((\R4|Q2_real\(10)) # (!\R5|Q6_real[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R4|Q2_real\(10),
	datad => VCC,
	cin => \R5|Q6_real[9]~35\,
	combout => \R5|Q6_real[10]~36_combout\,
	cout => \R5|Q6_real[10]~37\);

-- Location: FF_X59_Y47_N21
\R5|Q6_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(10));

-- Location: LCCOMB_X59_Y50_N28
\OUT_COV|O6_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[7]~7_combout\ = (\INV~input_o\ & (\R5|Q6_real\(10))) # (!\INV~input_o\ & ((\R5|Q6_real\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_real\(10),
	datad => \R5|Q6_real\(7),
	combout => \OUT_COV|O6_real[7]~7_combout\);

-- Location: FF_X59_Y50_N29
\R6|Q6_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(7));

-- Location: LCCOMB_X59_Y47_N22
\R5|Q6_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[11]~38_combout\ = (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q2_real\(11) & (!\R5|Q6_real[10]~37\)) # (!\R4|Q2_real\(11) & ((\R5|Q6_real[10]~37\) # (GND))))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q2_real\(11) & (\R5|Q6_real[10]~37\ & VCC)) # (!\R4|Q2_real\(11) & (!\R5|Q6_real[10]~37\))))
-- \R5|Q6_real[11]~39\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((!\R5|Q6_real[10]~37\) # (!\R4|Q2_real\(11)))) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R4|Q2_real\(11) & !\R5|Q6_real[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R4|Q2_real\(11),
	datad => VCC,
	cin => \R5|Q6_real[10]~37\,
	combout => \R5|Q6_real[11]~38_combout\,
	cout => \R5|Q6_real[11]~39\);

-- Location: FF_X59_Y47_N23
\R5|Q6_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(11));

-- Location: LCCOMB_X67_Y47_N0
\OUT_COV|O6_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[8]~8_combout\ = (\INV~input_o\ & ((\R5|Q6_real\(11)))) # (!\INV~input_o\ & (\R5|Q6_real\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(8),
	datac => \INV~input_o\,
	datad => \R5|Q6_real\(11),
	combout => \OUT_COV|O6_real[8]~8_combout\);

-- Location: FF_X67_Y47_N1
\R6|Q6_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(8));

-- Location: LCCOMB_X59_Y47_N24
\R5|Q6_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[12]~40_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R4|Q2_real\(12) $ (\R5|Q6_real[11]~39\)))) # (GND)
-- \R5|Q6_real[12]~41\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\R4|Q2_real\(12) & !\R5|Q6_real[11]~39\)) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- ((\R4|Q2_real\(12)) # (!\R5|Q6_real[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R4|Q2_real\(12),
	datad => VCC,
	cin => \R5|Q6_real[11]~39\,
	combout => \R5|Q6_real[12]~40_combout\,
	cout => \R5|Q6_real[12]~41\);

-- Location: FF_X59_Y47_N25
\R5|Q6_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(12));

-- Location: LCCOMB_X59_Y50_N2
\OUT_COV|O6_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[9]~9_combout\ = (\INV~input_o\ & ((\R5|Q6_real\(12)))) # (!\INV~input_o\ & (\R5|Q6_real\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_real\(9),
	datad => \R5|Q6_real\(12),
	combout => \OUT_COV|O6_real[9]~9_combout\);

-- Location: FF_X59_Y50_N3
\R6|Q6_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(9));

-- Location: LCCOMB_X59_Y47_N26
\R5|Q6_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[13]~42_combout\ = (\R4|Q2_real\(13) & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q6_real[12]~41\)) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\R5|Q6_real[12]~41\ & VCC)))) # (!\R4|Q2_real\(13) & ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R5|Q6_real[12]~41\) # (GND))) # 
-- (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q6_real[12]~41\))))
-- \R5|Q6_real[13]~43\ = CARRY((\R4|Q2_real\(13) & (\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R5|Q6_real[12]~41\)) # (!\R4|Q2_real\(13) & 
-- ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\) # (!\R5|Q6_real[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_real\(13),
	datab => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R5|Q6_real[12]~41\,
	combout => \R5|Q6_real[13]~42_combout\,
	cout => \R5|Q6_real[13]~43\);

-- Location: FF_X59_Y47_N27
\R5|Q6_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(13));

-- Location: LCCOMB_X59_Y50_N16
\OUT_COV|O6_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[10]~10_combout\ = (\INV~input_o\ & ((\R5|Q6_real\(13)))) # (!\INV~input_o\ & (\R5|Q6_real\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(10),
	datab => \INV~input_o\,
	datac => \R5|Q6_real\(13),
	combout => \OUT_COV|O6_real[10]~10_combout\);

-- Location: FF_X59_Y50_N17
\R6|Q6_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(10));

-- Location: LCCOMB_X59_Y47_N28
\R5|Q6_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[14]~44_combout\ = ((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R4|Q2_real\(14) $ (\R5|Q6_real[13]~43\)))) # (GND)
-- \R5|Q6_real[14]~45\ = CARRY((\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\R4|Q2_real\(14) & !\R5|Q6_real[13]~43\)) # (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\R4|Q2_real\(14)) # (!\R5|Q6_real[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \R4|Q2_real\(14),
	datad => VCC,
	cin => \R5|Q6_real[13]~43\,
	combout => \R5|Q6_real[14]~44_combout\,
	cout => \R5|Q6_real[14]~45\);

-- Location: FF_X59_Y47_N29
\R5|Q6_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(14));

-- Location: LCCOMB_X67_Y47_N26
\OUT_COV|O6_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[11]~11_combout\ = (\INV~input_o\ & (\R5|Q6_real\(14))) # (!\INV~input_o\ & ((\R5|Q6_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(14),
	datac => \INV~input_o\,
	datad => \R5|Q6_real\(11),
	combout => \OUT_COV|O6_real[11]~11_combout\);

-- Location: FF_X67_Y47_N27
\R6|Q6_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(11));

-- Location: LCCOMB_X59_Y47_N30
\R5|Q6_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_real[15]~46_combout\ = \R4|Q2_real\(15) $ (\R5|Q6_real[14]~45\ $ (!\L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q2_real\(15),
	datad => \L3|b3|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R5|Q6_real[14]~45\,
	combout => \R5|Q6_real[15]~46_combout\);

-- Location: FF_X59_Y47_N31
\R5|Q6_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_real\(15));

-- Location: LCCOMB_X59_Y50_N6
\OUT_COV|O6_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[12]~12_combout\ = (\INV~input_o\ & (\R5|Q6_real\(15))) # (!\INV~input_o\ & ((\R5|Q6_real\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_real\(15),
	datac => \INV~input_o\,
	datad => \R5|Q6_real\(12),
	combout => \OUT_COV|O6_real[12]~12_combout\);

-- Location: FF_X59_Y50_N7
\R6|Q6_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(12));

-- Location: LCCOMB_X59_Y50_N8
\OUT_COV|O6_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[13]~13_combout\ = (\INV~input_o\ & ((\R5|Q6_real\(15)))) # (!\INV~input_o\ & (\R5|Q6_real\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_real\(13),
	datab => \R5|Q6_real\(15),
	datac => \INV~input_o\,
	combout => \OUT_COV|O6_real[13]~13_combout\);

-- Location: FF_X59_Y50_N9
\R6|Q6_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(13));

-- Location: LCCOMB_X59_Y50_N18
\OUT_COV|O6_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_real[14]~14_combout\ = (\INV~input_o\ & ((\R5|Q6_real\(15)))) # (!\INV~input_o\ & (\R5|Q6_real\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_real\(14),
	datad => \R5|Q6_real\(15),
	combout => \OUT_COV|O6_real[14]~14_combout\);

-- Location: FF_X59_Y50_N19
\R6|Q6_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(14));

-- Location: FF_X59_Y47_N1
\R6|Q6_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R5|Q6_real\(15),
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_real\(15));

-- Location: LCCOMB_X66_Y48_N0
\R5|Q7_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[0]~16_combout\ = (\L3|b4|u1|Add0~0_combout\ & (\R4|Q3_real\(0) $ (VCC))) # (!\L3|b4|u1|Add0~0_combout\ & ((\R4|Q3_real\(0)) # (GND)))
-- \R5|Q7_real[0]~17\ = CARRY((\R4|Q3_real\(0)) # (!\L3|b4|u1|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~0_combout\,
	datab => \R4|Q3_real\(0),
	datad => VCC,
	combout => \R5|Q7_real[0]~16_combout\,
	cout => \R5|Q7_real[0]~17\);

-- Location: FF_X66_Y48_N1
\R5|Q7_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(0));

-- Location: LCCOMB_X66_Y48_N2
\R5|Q7_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[1]~18_combout\ = (\R4|Q3_real\(1) & ((\L3|b4|u1|Add0~2_combout\ & (!\R5|Q7_real[0]~17\)) # (!\L3|b4|u1|Add0~2_combout\ & (\R5|Q7_real[0]~17\ & VCC)))) # (!\R4|Q3_real\(1) & ((\L3|b4|u1|Add0~2_combout\ & ((\R5|Q7_real[0]~17\) # (GND))) # 
-- (!\L3|b4|u1|Add0~2_combout\ & (!\R5|Q7_real[0]~17\))))
-- \R5|Q7_real[1]~19\ = CARRY((\R4|Q3_real\(1) & (\L3|b4|u1|Add0~2_combout\ & !\R5|Q7_real[0]~17\)) # (!\R4|Q3_real\(1) & ((\L3|b4|u1|Add0~2_combout\) # (!\R5|Q7_real[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(1),
	datab => \L3|b4|u1|Add0~2_combout\,
	datad => VCC,
	cin => \R5|Q7_real[0]~17\,
	combout => \R5|Q7_real[1]~18_combout\,
	cout => \R5|Q7_real[1]~19\);

-- Location: LCCOMB_X66_Y48_N4
\R5|Q7_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[2]~20_combout\ = ((\L3|b4|u1|Add0~4_combout\ $ (\R4|Q3_real\(2) $ (\R5|Q7_real[1]~19\)))) # (GND)
-- \R5|Q7_real[2]~21\ = CARRY((\L3|b4|u1|Add0~4_combout\ & (\R4|Q3_real\(2) & !\R5|Q7_real[1]~19\)) # (!\L3|b4|u1|Add0~4_combout\ & ((\R4|Q3_real\(2)) # (!\R5|Q7_real[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~4_combout\,
	datab => \R4|Q3_real\(2),
	datad => VCC,
	cin => \R5|Q7_real[1]~19\,
	combout => \R5|Q7_real[2]~20_combout\,
	cout => \R5|Q7_real[2]~21\);

-- Location: LCCOMB_X66_Y48_N6
\R5|Q7_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[3]~22_combout\ = (\R4|Q3_real\(3) & ((\L3|b4|u1|Add0~6_combout\ & (!\R5|Q7_real[2]~21\)) # (!\L3|b4|u1|Add0~6_combout\ & (\R5|Q7_real[2]~21\ & VCC)))) # (!\R4|Q3_real\(3) & ((\L3|b4|u1|Add0~6_combout\ & ((\R5|Q7_real[2]~21\) # (GND))) # 
-- (!\L3|b4|u1|Add0~6_combout\ & (!\R5|Q7_real[2]~21\))))
-- \R5|Q7_real[3]~23\ = CARRY((\R4|Q3_real\(3) & (\L3|b4|u1|Add0~6_combout\ & !\R5|Q7_real[2]~21\)) # (!\R4|Q3_real\(3) & ((\L3|b4|u1|Add0~6_combout\) # (!\R5|Q7_real[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(3),
	datab => \L3|b4|u1|Add0~6_combout\,
	datad => VCC,
	cin => \R5|Q7_real[2]~21\,
	combout => \R5|Q7_real[3]~22_combout\,
	cout => \R5|Q7_real[3]~23\);

-- Location: FF_X66_Y48_N7
\R5|Q7_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(3));

-- Location: LCCOMB_X65_Y48_N12
\OUT_COV|O7_real[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[0]~0_combout\ = (\INV~input_o\ & ((\R5|Q7_real\(3)))) # (!\INV~input_o\ & (\R5|Q7_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(0),
	datad => \R5|Q7_real\(3),
	combout => \OUT_COV|O7_real[0]~0_combout\);

-- Location: FF_X65_Y48_N13
\R6|Q7_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(0));

-- Location: LCCOMB_X66_Y48_N8
\R5|Q7_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[4]~24_combout\ = ((\R4|Q3_real\(4) $ (\L3|b4|u1|Add0~8_combout\ $ (\R5|Q7_real[3]~23\)))) # (GND)
-- \R5|Q7_real[4]~25\ = CARRY((\R4|Q3_real\(4) & ((!\R5|Q7_real[3]~23\) # (!\L3|b4|u1|Add0~8_combout\))) # (!\R4|Q3_real\(4) & (!\L3|b4|u1|Add0~8_combout\ & !\R5|Q7_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(4),
	datab => \L3|b4|u1|Add0~8_combout\,
	datad => VCC,
	cin => \R5|Q7_real[3]~23\,
	combout => \R5|Q7_real[4]~24_combout\,
	cout => \R5|Q7_real[4]~25\);

-- Location: FF_X66_Y48_N9
\R5|Q7_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(4));

-- Location: FF_X66_Y48_N3
\R5|Q7_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(1));

-- Location: LCCOMB_X65_Y48_N10
\OUT_COV|O7_real[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[1]~1_combout\ = (\INV~input_o\ & (\R5|Q7_real\(4))) # (!\INV~input_o\ & ((\R5|Q7_real\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(4),
	datad => \R5|Q7_real\(1),
	combout => \OUT_COV|O7_real[1]~1_combout\);

-- Location: FF_X65_Y48_N11
\R6|Q7_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(1));

-- Location: LCCOMB_X66_Y48_N10
\R5|Q7_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[5]~26_combout\ = (\R4|Q3_real\(5) & ((\L3|b4|u1|Add0~10_combout\ & (!\R5|Q7_real[4]~25\)) # (!\L3|b4|u1|Add0~10_combout\ & (\R5|Q7_real[4]~25\ & VCC)))) # (!\R4|Q3_real\(5) & ((\L3|b4|u1|Add0~10_combout\ & ((\R5|Q7_real[4]~25\) # (GND))) # 
-- (!\L3|b4|u1|Add0~10_combout\ & (!\R5|Q7_real[4]~25\))))
-- \R5|Q7_real[5]~27\ = CARRY((\R4|Q3_real\(5) & (\L3|b4|u1|Add0~10_combout\ & !\R5|Q7_real[4]~25\)) # (!\R4|Q3_real\(5) & ((\L3|b4|u1|Add0~10_combout\) # (!\R5|Q7_real[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(5),
	datab => \L3|b4|u1|Add0~10_combout\,
	datad => VCC,
	cin => \R5|Q7_real[4]~25\,
	combout => \R5|Q7_real[5]~26_combout\,
	cout => \R5|Q7_real[5]~27\);

-- Location: FF_X66_Y48_N11
\R5|Q7_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(5));

-- Location: FF_X66_Y48_N5
\R5|Q7_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(2));

-- Location: LCCOMB_X65_Y48_N0
\OUT_COV|O7_real[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[2]~2_combout\ = (\INV~input_o\ & (\R5|Q7_real\(5))) # (!\INV~input_o\ & ((\R5|Q7_real\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(5),
	datad => \R5|Q7_real\(2),
	combout => \OUT_COV|O7_real[2]~2_combout\);

-- Location: FF_X65_Y48_N1
\R6|Q7_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(2));

-- Location: LCCOMB_X66_Y48_N12
\R5|Q7_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[6]~28_combout\ = ((\R4|Q3_real\(6) $ (\L3|b4|u1|Add0~12_combout\ $ (\R5|Q7_real[5]~27\)))) # (GND)
-- \R5|Q7_real[6]~29\ = CARRY((\R4|Q3_real\(6) & ((!\R5|Q7_real[5]~27\) # (!\L3|b4|u1|Add0~12_combout\))) # (!\R4|Q3_real\(6) & (!\L3|b4|u1|Add0~12_combout\ & !\R5|Q7_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(6),
	datab => \L3|b4|u1|Add0~12_combout\,
	datad => VCC,
	cin => \R5|Q7_real[5]~27\,
	combout => \R5|Q7_real[6]~28_combout\,
	cout => \R5|Q7_real[6]~29\);

-- Location: FF_X66_Y48_N13
\R5|Q7_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(6));

-- Location: LCCOMB_X65_Y48_N26
\OUT_COV|O7_real[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[3]~3_combout\ = (\INV~input_o\ & (\R5|Q7_real\(6))) # (!\INV~input_o\ & ((\R5|Q7_real\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(6),
	datad => \R5|Q7_real\(3),
	combout => \OUT_COV|O7_real[3]~3_combout\);

-- Location: FF_X65_Y48_N27
\R6|Q7_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(3));

-- Location: LCCOMB_X66_Y48_N14
\R5|Q7_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[7]~30_combout\ = (\L3|b4|u1|Add0~14_combout\ & ((\R4|Q3_real\(7) & (!\R5|Q7_real[6]~29\)) # (!\R4|Q3_real\(7) & ((\R5|Q7_real[6]~29\) # (GND))))) # (!\L3|b4|u1|Add0~14_combout\ & ((\R4|Q3_real\(7) & (\R5|Q7_real[6]~29\ & VCC)) # 
-- (!\R4|Q3_real\(7) & (!\R5|Q7_real[6]~29\))))
-- \R5|Q7_real[7]~31\ = CARRY((\L3|b4|u1|Add0~14_combout\ & ((!\R5|Q7_real[6]~29\) # (!\R4|Q3_real\(7)))) # (!\L3|b4|u1|Add0~14_combout\ & (!\R4|Q3_real\(7) & !\R5|Q7_real[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~14_combout\,
	datab => \R4|Q3_real\(7),
	datad => VCC,
	cin => \R5|Q7_real[6]~29\,
	combout => \R5|Q7_real[7]~30_combout\,
	cout => \R5|Q7_real[7]~31\);

-- Location: FF_X66_Y48_N15
\R5|Q7_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(7));

-- Location: LCCOMB_X65_Y48_N8
\OUT_COV|O7_real[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[4]~4_combout\ = (\INV~input_o\ & (\R5|Q7_real\(7))) # (!\INV~input_o\ & ((\R5|Q7_real\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_real\(7),
	datac => \R5|Q7_real\(4),
	datad => \INV~input_o\,
	combout => \OUT_COV|O7_real[4]~4_combout\);

-- Location: FF_X65_Y48_N9
\R6|Q7_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(4));

-- Location: LCCOMB_X66_Y48_N16
\R5|Q7_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[8]~32_combout\ = ((\R4|Q3_real\(8) $ (\L3|b4|u1|Add0~16_combout\ $ (\R5|Q7_real[7]~31\)))) # (GND)
-- \R5|Q7_real[8]~33\ = CARRY((\R4|Q3_real\(8) & ((!\R5|Q7_real[7]~31\) # (!\L3|b4|u1|Add0~16_combout\))) # (!\R4|Q3_real\(8) & (!\L3|b4|u1|Add0~16_combout\ & !\R5|Q7_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(8),
	datab => \L3|b4|u1|Add0~16_combout\,
	datad => VCC,
	cin => \R5|Q7_real[7]~31\,
	combout => \R5|Q7_real[8]~32_combout\,
	cout => \R5|Q7_real[8]~33\);

-- Location: FF_X66_Y48_N17
\R5|Q7_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(8));

-- Location: LCCOMB_X65_Y48_N2
\OUT_COV|O7_real[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[5]~5_combout\ = (\INV~input_o\ & ((\R5|Q7_real\(8)))) # (!\INV~input_o\ & (\R5|Q7_real\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(5),
	datad => \R5|Q7_real\(8),
	combout => \OUT_COV|O7_real[5]~5_combout\);

-- Location: FF_X65_Y48_N3
\R6|Q7_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(5));

-- Location: LCCOMB_X66_Y48_N18
\R5|Q7_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[9]~34_combout\ = (\L3|b4|u1|Add0~18_combout\ & ((\R4|Q3_real\(9) & (!\R5|Q7_real[8]~33\)) # (!\R4|Q3_real\(9) & ((\R5|Q7_real[8]~33\) # (GND))))) # (!\L3|b4|u1|Add0~18_combout\ & ((\R4|Q3_real\(9) & (\R5|Q7_real[8]~33\ & VCC)) # 
-- (!\R4|Q3_real\(9) & (!\R5|Q7_real[8]~33\))))
-- \R5|Q7_real[9]~35\ = CARRY((\L3|b4|u1|Add0~18_combout\ & ((!\R5|Q7_real[8]~33\) # (!\R4|Q3_real\(9)))) # (!\L3|b4|u1|Add0~18_combout\ & (!\R4|Q3_real\(9) & !\R5|Q7_real[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~18_combout\,
	datab => \R4|Q3_real\(9),
	datad => VCC,
	cin => \R5|Q7_real[8]~33\,
	combout => \R5|Q7_real[9]~34_combout\,
	cout => \R5|Q7_real[9]~35\);

-- Location: FF_X66_Y48_N19
\R5|Q7_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(9));

-- Location: LCCOMB_X65_Y48_N28
\OUT_COV|O7_real[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[6]~6_combout\ = (\INV~input_o\ & ((\R5|Q7_real\(9)))) # (!\INV~input_o\ & (\R5|Q7_real\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(6),
	datad => \R5|Q7_real\(9),
	combout => \OUT_COV|O7_real[6]~6_combout\);

-- Location: FF_X65_Y48_N29
\R6|Q7_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(6));

-- Location: LCCOMB_X66_Y48_N20
\R5|Q7_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[10]~36_combout\ = ((\L3|b4|u1|Add0~20_combout\ $ (\R4|Q3_real\(10) $ (\R5|Q7_real[9]~35\)))) # (GND)
-- \R5|Q7_real[10]~37\ = CARRY((\L3|b4|u1|Add0~20_combout\ & (\R4|Q3_real\(10) & !\R5|Q7_real[9]~35\)) # (!\L3|b4|u1|Add0~20_combout\ & ((\R4|Q3_real\(10)) # (!\R5|Q7_real[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~20_combout\,
	datab => \R4|Q3_real\(10),
	datad => VCC,
	cin => \R5|Q7_real[9]~35\,
	combout => \R5|Q7_real[10]~36_combout\,
	cout => \R5|Q7_real[10]~37\);

-- Location: FF_X66_Y48_N21
\R5|Q7_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(10));

-- Location: LCCOMB_X65_Y48_N18
\OUT_COV|O7_real[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[7]~7_combout\ = (\INV~input_o\ & ((\R5|Q7_real\(10)))) # (!\INV~input_o\ & (\R5|Q7_real\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_real\(7),
	datac => \R5|Q7_real\(10),
	datad => \INV~input_o\,
	combout => \OUT_COV|O7_real[7]~7_combout\);

-- Location: FF_X65_Y48_N19
\R6|Q7_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(7));

-- Location: LCCOMB_X66_Y48_N22
\R5|Q7_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[11]~38_combout\ = (\R4|Q3_real\(11) & ((\L3|b4|u1|Add0~22_combout\ & (!\R5|Q7_real[10]~37\)) # (!\L3|b4|u1|Add0~22_combout\ & (\R5|Q7_real[10]~37\ & VCC)))) # (!\R4|Q3_real\(11) & ((\L3|b4|u1|Add0~22_combout\ & ((\R5|Q7_real[10]~37\) # (GND))) 
-- # (!\L3|b4|u1|Add0~22_combout\ & (!\R5|Q7_real[10]~37\))))
-- \R5|Q7_real[11]~39\ = CARRY((\R4|Q3_real\(11) & (\L3|b4|u1|Add0~22_combout\ & !\R5|Q7_real[10]~37\)) # (!\R4|Q3_real\(11) & ((\L3|b4|u1|Add0~22_combout\) # (!\R5|Q7_real[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(11),
	datab => \L3|b4|u1|Add0~22_combout\,
	datad => VCC,
	cin => \R5|Q7_real[10]~37\,
	combout => \R5|Q7_real[11]~38_combout\,
	cout => \R5|Q7_real[11]~39\);

-- Location: FF_X66_Y48_N23
\R5|Q7_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(11));

-- Location: LCCOMB_X65_Y48_N24
\OUT_COV|O7_real[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[8]~8_combout\ = (\INV~input_o\ & (\R5|Q7_real\(11))) # (!\INV~input_o\ & ((\R5|Q7_real\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_real\(11),
	datac => \INV~input_o\,
	datad => \R5|Q7_real\(8),
	combout => \OUT_COV|O7_real[8]~8_combout\);

-- Location: FF_X65_Y48_N25
\R6|Q7_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(8));

-- Location: LCCOMB_X66_Y48_N24
\R5|Q7_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[12]~40_combout\ = ((\L3|b4|u1|Add0~24_combout\ $ (\R4|Q3_real\(12) $ (\R5|Q7_real[11]~39\)))) # (GND)
-- \R5|Q7_real[12]~41\ = CARRY((\L3|b4|u1|Add0~24_combout\ & (\R4|Q3_real\(12) & !\R5|Q7_real[11]~39\)) # (!\L3|b4|u1|Add0~24_combout\ & ((\R4|Q3_real\(12)) # (!\R5|Q7_real[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add0~24_combout\,
	datab => \R4|Q3_real\(12),
	datad => VCC,
	cin => \R5|Q7_real[11]~39\,
	combout => \R5|Q7_real[12]~40_combout\,
	cout => \R5|Q7_real[12]~41\);

-- Location: FF_X66_Y48_N25
\R5|Q7_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(12));

-- Location: LCCOMB_X65_Y48_N30
\OUT_COV|O7_real[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[9]~9_combout\ = (\INV~input_o\ & ((\R5|Q7_real\(12)))) # (!\INV~input_o\ & (\R5|Q7_real\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_real\(9),
	datac => \INV~input_o\,
	datad => \R5|Q7_real\(12),
	combout => \OUT_COV|O7_real[9]~9_combout\);

-- Location: FF_X65_Y48_N31
\R6|Q7_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(9));

-- Location: LCCOMB_X66_Y48_N26
\R5|Q7_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[13]~42_combout\ = (\R4|Q3_real\(13) & ((\L3|b4|u1|Add0~26_combout\ & (!\R5|Q7_real[12]~41\)) # (!\L3|b4|u1|Add0~26_combout\ & (\R5|Q7_real[12]~41\ & VCC)))) # (!\R4|Q3_real\(13) & ((\L3|b4|u1|Add0~26_combout\ & ((\R5|Q7_real[12]~41\) # (GND))) 
-- # (!\L3|b4|u1|Add0~26_combout\ & (!\R5|Q7_real[12]~41\))))
-- \R5|Q7_real[13]~43\ = CARRY((\R4|Q3_real\(13) & (\L3|b4|u1|Add0~26_combout\ & !\R5|Q7_real[12]~41\)) # (!\R4|Q3_real\(13) & ((\L3|b4|u1|Add0~26_combout\) # (!\R5|Q7_real[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(13),
	datab => \L3|b4|u1|Add0~26_combout\,
	datad => VCC,
	cin => \R5|Q7_real[12]~41\,
	combout => \R5|Q7_real[13]~42_combout\,
	cout => \R5|Q7_real[13]~43\);

-- Location: FF_X66_Y48_N27
\R5|Q7_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(13));

-- Location: LCCOMB_X65_Y48_N4
\OUT_COV|O7_real[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[10]~10_combout\ = (\INV~input_o\ & (\R5|Q7_real\(13))) # (!\INV~input_o\ & ((\R5|Q7_real\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_real\(13),
	datac => \R5|Q7_real\(10),
	datad => \INV~input_o\,
	combout => \OUT_COV|O7_real[10]~10_combout\);

-- Location: FF_X65_Y48_N5
\R6|Q7_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(10));

-- Location: LCCOMB_X66_Y48_N28
\R5|Q7_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[14]~44_combout\ = ((\R4|Q3_real\(14) $ (\L3|b4|u1|Add0~28_combout\ $ (\R5|Q7_real[13]~43\)))) # (GND)
-- \R5|Q7_real[14]~45\ = CARRY((\R4|Q3_real\(14) & ((!\R5|Q7_real[13]~43\) # (!\L3|b4|u1|Add0~28_combout\))) # (!\R4|Q3_real\(14) & (!\L3|b4|u1|Add0~28_combout\ & !\R5|Q7_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_real\(14),
	datab => \L3|b4|u1|Add0~28_combout\,
	datad => VCC,
	cin => \R5|Q7_real[13]~43\,
	combout => \R5|Q7_real[14]~44_combout\,
	cout => \R5|Q7_real[14]~45\);

-- Location: FF_X66_Y48_N29
\R5|Q7_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(14));

-- Location: LCCOMB_X65_Y48_N6
\OUT_COV|O7_real[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[11]~11_combout\ = (\INV~input_o\ & (\R5|Q7_real\(14))) # (!\INV~input_o\ & ((\R5|Q7_real\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_real\(14),
	datac => \INV~input_o\,
	datad => \R5|Q7_real\(11),
	combout => \OUT_COV|O7_real[11]~11_combout\);

-- Location: FF_X65_Y48_N7
\R6|Q7_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(11));

-- Location: LCCOMB_X66_Y48_N30
\R5|Q7_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_real[15]~46_combout\ = \R4|Q3_real\(15) $ (\R5|Q7_real[14]~45\ $ (!\L3|b4|u1|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q3_real\(15),
	datad => \L3|b4|u1|Add0~30_combout\,
	cin => \R5|Q7_real[14]~45\,
	combout => \R5|Q7_real[15]~46_combout\);

-- Location: FF_X66_Y48_N31
\R5|Q7_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_real\(15));

-- Location: LCCOMB_X65_Y48_N16
\OUT_COV|O7_real[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[12]~12_combout\ = (\INV~input_o\ & (\R5|Q7_real\(15))) # (!\INV~input_o\ & ((\R5|Q7_real\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(15),
	datad => \R5|Q7_real\(12),
	combout => \OUT_COV|O7_real[12]~12_combout\);

-- Location: FF_X65_Y48_N17
\R6|Q7_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(12));

-- Location: LCCOMB_X65_Y48_N22
\OUT_COV|O7_real[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[13]~13_combout\ = (\INV~input_o\ & ((\R5|Q7_real\(15)))) # (!\INV~input_o\ & (\R5|Q7_real\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_real\(13),
	datac => \R5|Q7_real\(15),
	datad => \INV~input_o\,
	combout => \OUT_COV|O7_real[13]~13_combout\);

-- Location: FF_X65_Y48_N23
\R6|Q7_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(13));

-- Location: LCCOMB_X65_Y48_N20
\OUT_COV|O7_real[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_real[14]~14_combout\ = (\INV~input_o\ & (\R5|Q7_real\(15))) # (!\INV~input_o\ & ((\R5|Q7_real\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q7_real\(15),
	datad => \R5|Q7_real\(14),
	combout => \OUT_COV|O7_real[14]~14_combout\);

-- Location: FF_X65_Y48_N21
\R6|Q7_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_real[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(14));

-- Location: LCCOMB_X65_Y48_N14
\R6|Q7_real[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R6|Q7_real[15]~feeder_combout\ = \R5|Q7_real\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R5|Q7_real\(15),
	combout => \R6|Q7_real[15]~feeder_combout\);

-- Location: FF_X65_Y48_N15
\R6|Q7_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R6|Q7_real[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_real\(15));

-- Location: LCCOMB_X73_Y50_N0
\R3|Q4_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[0]~16_combout\ = (\R2|Q5_imag\(0) & (\R2|Q4_imag\(0) $ (VCC))) # (!\R2|Q5_imag\(0) & (\R2|Q4_imag\(0) & VCC))
-- \R3|Q4_imag[0]~17\ = CARRY((\R2|Q5_imag\(0) & \R2|Q4_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(0),
	datab => \R2|Q4_imag\(0),
	datad => VCC,
	combout => \R3|Q4_imag[0]~16_combout\,
	cout => \R3|Q4_imag[0]~17\);

-- Location: LCCOMB_X73_Y50_N2
\R3|Q4_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[1]~18_combout\ = (\R2|Q5_imag\(1) & ((\R2|Q4_imag\(1) & (\R3|Q4_imag[0]~17\ & VCC)) # (!\R2|Q4_imag\(1) & (!\R3|Q4_imag[0]~17\)))) # (!\R2|Q5_imag\(1) & ((\R2|Q4_imag\(1) & (!\R3|Q4_imag[0]~17\)) # (!\R2|Q4_imag\(1) & ((\R3|Q4_imag[0]~17\) # 
-- (GND)))))
-- \R3|Q4_imag[1]~19\ = CARRY((\R2|Q5_imag\(1) & (!\R2|Q4_imag\(1) & !\R3|Q4_imag[0]~17\)) # (!\R2|Q5_imag\(1) & ((!\R3|Q4_imag[0]~17\) # (!\R2|Q4_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(1),
	datab => \R2|Q4_imag\(1),
	datad => VCC,
	cin => \R3|Q4_imag[0]~17\,
	combout => \R3|Q4_imag[1]~18_combout\,
	cout => \R3|Q4_imag[1]~19\);

-- Location: LCCOMB_X73_Y50_N4
\R3|Q4_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[2]~20_combout\ = ((\R2|Q5_imag\(2) $ (\R2|Q4_imag\(2) $ (!\R3|Q4_imag[1]~19\)))) # (GND)
-- \R3|Q4_imag[2]~21\ = CARRY((\R2|Q5_imag\(2) & ((\R2|Q4_imag\(2)) # (!\R3|Q4_imag[1]~19\))) # (!\R2|Q5_imag\(2) & (\R2|Q4_imag\(2) & !\R3|Q4_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(2),
	datab => \R2|Q4_imag\(2),
	datad => VCC,
	cin => \R3|Q4_imag[1]~19\,
	combout => \R3|Q4_imag[2]~20_combout\,
	cout => \R3|Q4_imag[2]~21\);

-- Location: LCCOMB_X73_Y50_N6
\R3|Q4_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[3]~22_combout\ = (\R2|Q5_imag\(3) & ((\R2|Q4_imag\(3) & (\R3|Q4_imag[2]~21\ & VCC)) # (!\R2|Q4_imag\(3) & (!\R3|Q4_imag[2]~21\)))) # (!\R2|Q5_imag\(3) & ((\R2|Q4_imag\(3) & (!\R3|Q4_imag[2]~21\)) # (!\R2|Q4_imag\(3) & ((\R3|Q4_imag[2]~21\) # 
-- (GND)))))
-- \R3|Q4_imag[3]~23\ = CARRY((\R2|Q5_imag\(3) & (!\R2|Q4_imag\(3) & !\R3|Q4_imag[2]~21\)) # (!\R2|Q5_imag\(3) & ((!\R3|Q4_imag[2]~21\) # (!\R2|Q4_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(3),
	datab => \R2|Q4_imag\(3),
	datad => VCC,
	cin => \R3|Q4_imag[2]~21\,
	combout => \R3|Q4_imag[3]~22_combout\,
	cout => \R3|Q4_imag[3]~23\);

-- Location: FF_X73_Y50_N7
\R3|Q4_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(3));

-- Location: LCCOMB_X73_Y51_N0
\R3|Q6_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[0]~16_combout\ = (\R2|Q7_imag\(0) & (\R2|Q6_imag\(0) $ (VCC))) # (!\R2|Q7_imag\(0) & (\R2|Q6_imag\(0) & VCC))
-- \R3|Q6_imag[0]~17\ = CARRY((\R2|Q7_imag\(0) & \R2|Q6_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(0),
	datab => \R2|Q6_imag\(0),
	datad => VCC,
	combout => \R3|Q6_imag[0]~16_combout\,
	cout => \R3|Q6_imag[0]~17\);

-- Location: LCCOMB_X73_Y51_N2
\R3|Q6_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[1]~18_combout\ = (\R2|Q6_imag\(1) & ((\R2|Q7_imag\(1) & (\R3|Q6_imag[0]~17\ & VCC)) # (!\R2|Q7_imag\(1) & (!\R3|Q6_imag[0]~17\)))) # (!\R2|Q6_imag\(1) & ((\R2|Q7_imag\(1) & (!\R3|Q6_imag[0]~17\)) # (!\R2|Q7_imag\(1) & ((\R3|Q6_imag[0]~17\) # 
-- (GND)))))
-- \R3|Q6_imag[1]~19\ = CARRY((\R2|Q6_imag\(1) & (!\R2|Q7_imag\(1) & !\R3|Q6_imag[0]~17\)) # (!\R2|Q6_imag\(1) & ((!\R3|Q6_imag[0]~17\) # (!\R2|Q7_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(1),
	datab => \R2|Q7_imag\(1),
	datad => VCC,
	cin => \R3|Q6_imag[0]~17\,
	combout => \R3|Q6_imag[1]~18_combout\,
	cout => \R3|Q6_imag[1]~19\);

-- Location: LCCOMB_X73_Y51_N4
\R3|Q6_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[2]~20_combout\ = ((\R2|Q6_imag\(2) $ (\R2|Q7_imag\(2) $ (!\R3|Q6_imag[1]~19\)))) # (GND)
-- \R3|Q6_imag[2]~21\ = CARRY((\R2|Q6_imag\(2) & ((\R2|Q7_imag\(2)) # (!\R3|Q6_imag[1]~19\))) # (!\R2|Q6_imag\(2) & (\R2|Q7_imag\(2) & !\R3|Q6_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(2),
	datab => \R2|Q7_imag\(2),
	datad => VCC,
	cin => \R3|Q6_imag[1]~19\,
	combout => \R3|Q6_imag[2]~20_combout\,
	cout => \R3|Q6_imag[2]~21\);

-- Location: LCCOMB_X73_Y51_N6
\R3|Q6_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[3]~22_combout\ = (\R2|Q6_imag\(3) & ((\R2|Q7_imag\(3) & (\R3|Q6_imag[2]~21\ & VCC)) # (!\R2|Q7_imag\(3) & (!\R3|Q6_imag[2]~21\)))) # (!\R2|Q6_imag\(3) & ((\R2|Q7_imag\(3) & (!\R3|Q6_imag[2]~21\)) # (!\R2|Q7_imag\(3) & ((\R3|Q6_imag[2]~21\) # 
-- (GND)))))
-- \R3|Q6_imag[3]~23\ = CARRY((\R2|Q6_imag\(3) & (!\R2|Q7_imag\(3) & !\R3|Q6_imag[2]~21\)) # (!\R2|Q6_imag\(3) & ((!\R3|Q6_imag[2]~21\) # (!\R2|Q7_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(3),
	datab => \R2|Q7_imag\(3),
	datad => VCC,
	cin => \R3|Q6_imag[2]~21\,
	combout => \R3|Q6_imag[3]~22_combout\,
	cout => \R3|Q6_imag[3]~23\);

-- Location: FF_X73_Y51_N7
\R3|Q6_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(3));

-- Location: FF_X73_Y51_N5
\R3|Q6_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(2));

-- Location: FF_X73_Y50_N5
\R3|Q4_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(2));

-- Location: FF_X73_Y51_N3
\R3|Q6_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(1));

-- Location: FF_X73_Y50_N3
\R3|Q4_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(1));

-- Location: FF_X73_Y50_N1
\R3|Q4_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(0));

-- Location: FF_X73_Y51_N1
\R3|Q6_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(0));

-- Location: LCCOMB_X73_Y49_N0
\R4|Q4_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[0]~16_combout\ = (\R3|Q4_imag\(0) & (\R3|Q6_imag\(0) $ (VCC))) # (!\R3|Q4_imag\(0) & (\R3|Q6_imag\(0) & VCC))
-- \R4|Q4_imag[0]~17\ = CARRY((\R3|Q4_imag\(0) & \R3|Q6_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(0),
	datab => \R3|Q6_imag\(0),
	datad => VCC,
	combout => \R4|Q4_imag[0]~16_combout\,
	cout => \R4|Q4_imag[0]~17\);

-- Location: LCCOMB_X73_Y49_N2
\R4|Q4_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[1]~18_combout\ = (\R3|Q6_imag\(1) & ((\R3|Q4_imag\(1) & (\R4|Q4_imag[0]~17\ & VCC)) # (!\R3|Q4_imag\(1) & (!\R4|Q4_imag[0]~17\)))) # (!\R3|Q6_imag\(1) & ((\R3|Q4_imag\(1) & (!\R4|Q4_imag[0]~17\)) # (!\R3|Q4_imag\(1) & ((\R4|Q4_imag[0]~17\) # 
-- (GND)))))
-- \R4|Q4_imag[1]~19\ = CARRY((\R3|Q6_imag\(1) & (!\R3|Q4_imag\(1) & !\R4|Q4_imag[0]~17\)) # (!\R3|Q6_imag\(1) & ((!\R4|Q4_imag[0]~17\) # (!\R3|Q4_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(1),
	datab => \R3|Q4_imag\(1),
	datad => VCC,
	cin => \R4|Q4_imag[0]~17\,
	combout => \R4|Q4_imag[1]~18_combout\,
	cout => \R4|Q4_imag[1]~19\);

-- Location: LCCOMB_X73_Y49_N4
\R4|Q4_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[2]~20_combout\ = ((\R3|Q6_imag\(2) $ (\R3|Q4_imag\(2) $ (!\R4|Q4_imag[1]~19\)))) # (GND)
-- \R4|Q4_imag[2]~21\ = CARRY((\R3|Q6_imag\(2) & ((\R3|Q4_imag\(2)) # (!\R4|Q4_imag[1]~19\))) # (!\R3|Q6_imag\(2) & (\R3|Q4_imag\(2) & !\R4|Q4_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(2),
	datab => \R3|Q4_imag\(2),
	datad => VCC,
	cin => \R4|Q4_imag[1]~19\,
	combout => \R4|Q4_imag[2]~20_combout\,
	cout => \R4|Q4_imag[2]~21\);

-- Location: LCCOMB_X73_Y49_N6
\R4|Q4_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[3]~22_combout\ = (\R3|Q4_imag\(3) & ((\R3|Q6_imag\(3) & (\R4|Q4_imag[2]~21\ & VCC)) # (!\R3|Q6_imag\(3) & (!\R4|Q4_imag[2]~21\)))) # (!\R3|Q4_imag\(3) & ((\R3|Q6_imag\(3) & (!\R4|Q4_imag[2]~21\)) # (!\R3|Q6_imag\(3) & ((\R4|Q4_imag[2]~21\) # 
-- (GND)))))
-- \R4|Q4_imag[3]~23\ = CARRY((\R3|Q4_imag\(3) & (!\R3|Q6_imag\(3) & !\R4|Q4_imag[2]~21\)) # (!\R3|Q4_imag\(3) & ((!\R4|Q4_imag[2]~21\) # (!\R3|Q6_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(3),
	datab => \R3|Q6_imag\(3),
	datad => VCC,
	cin => \R4|Q4_imag[2]~21\,
	combout => \R4|Q4_imag[3]~22_combout\,
	cout => \R4|Q4_imag[3]~23\);

-- Location: FF_X73_Y49_N7
\R4|Q4_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(3));

-- Location: IOIBUF_X81_Y73_N15
\I1_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(3),
	o => \I1_imag[3]~input_o\);

-- Location: LCCOMB_X69_Y53_N16
\R1|Q1_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[3]~feeder_combout\ = \I1_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_imag[3]~input_o\,
	combout => \R1|Q1_imag[3]~feeder_combout\);

-- Location: FF_X69_Y53_N17
\R1|Q1_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(3));

-- Location: IOIBUF_X79_Y73_N1
\I1_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(2),
	o => \I1_imag[2]~input_o\);

-- Location: LCCOMB_X70_Y53_N8
\R1|Q1_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[2]~feeder_combout\ = \I1_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[2]~input_o\,
	combout => \R1|Q1_imag[2]~feeder_combout\);

-- Location: FF_X70_Y53_N9
\R1|Q1_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(2));

-- Location: IOIBUF_X69_Y0_N8
\I1_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(1),
	o => \I1_imag[1]~input_o\);

-- Location: LCCOMB_X69_Y53_N26
\R1|Q1_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[1]~feeder_combout\ = \I1_imag[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[1]~input_o\,
	combout => \R1|Q1_imag[1]~feeder_combout\);

-- Location: FF_X69_Y53_N27
\R1|Q1_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(1));

-- Location: IOIBUF_X35_Y0_N15
\I1_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(0),
	o => \I1_imag[0]~input_o\);

-- Location: FF_X61_Y51_N5
\R1|Q1_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I1_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(0));

-- Location: LCCOMB_X61_Y51_N4
\IN_COV|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add1~0_combout\ = \R1|Q1_imag\(0) $ (\INV~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q1_imag\(0),
	datad => \INV~input_o\,
	combout => \IN_COV|Add1~0_combout\);

-- Location: LCCOMB_X62_Y53_N0
\R2|Q1_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[0]~16_combout\ = (\IN_COV|Add1~0_combout\ & (\INV~input_o\ $ (VCC))) # (!\IN_COV|Add1~0_combout\ & (\INV~input_o\ & VCC))
-- \R2|Q1_imag[0]~17\ = CARRY((\IN_COV|Add1~0_combout\ & \INV~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IN_COV|Add1~0_combout\,
	datab => \INV~input_o\,
	datad => VCC,
	combout => \R2|Q1_imag[0]~16_combout\,
	cout => \R2|Q1_imag[0]~17\);

-- Location: LCCOMB_X62_Y53_N2
\R2|Q1_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[1]~18_combout\ = (\R2|Q1_imag[0]~17\ & (\R1|Q1_imag\(1) $ ((!\INV~input_o\)))) # (!\R2|Q1_imag[0]~17\ & ((\R1|Q1_imag\(1) $ (\INV~input_o\)) # (GND)))
-- \R2|Q1_imag[1]~19\ = CARRY((\R1|Q1_imag\(1) $ (!\INV~input_o\)) # (!\R2|Q1_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q1_imag\(1),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q1_imag[0]~17\,
	combout => \R2|Q1_imag[1]~18_combout\,
	cout => \R2|Q1_imag[1]~19\);

-- Location: LCCOMB_X62_Y53_N4
\R2|Q1_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[2]~20_combout\ = (\R2|Q1_imag[1]~19\ & ((\R1|Q1_imag\(2) $ (\INV~input_o\)))) # (!\R2|Q1_imag[1]~19\ & (\R1|Q1_imag\(2) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q1_imag[2]~21\ = CARRY((!\R2|Q1_imag[1]~19\ & (\R1|Q1_imag\(2) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q1_imag\(2),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q1_imag[1]~19\,
	combout => \R2|Q1_imag[2]~20_combout\,
	cout => \R2|Q1_imag[2]~21\);

-- Location: LCCOMB_X62_Y53_N6
\R2|Q1_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[3]~22_combout\ = (\R2|Q1_imag[2]~21\ & (\R1|Q1_imag\(3) $ ((!\INV~input_o\)))) # (!\R2|Q1_imag[2]~21\ & ((\R1|Q1_imag\(3) $ (\INV~input_o\)) # (GND)))
-- \R2|Q1_imag[3]~23\ = CARRY((\R1|Q1_imag\(3) $ (!\INV~input_o\)) # (!\R2|Q1_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q1_imag\(3),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q1_imag[2]~21\,
	combout => \R2|Q1_imag[3]~22_combout\,
	cout => \R2|Q1_imag[3]~23\);

-- Location: FF_X62_Y53_N7
\R2|Q1_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(3));

-- Location: IOIBUF_X115_Y64_N8
\I0_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(3),
	o => \I0_imag[3]~input_o\);

-- Location: LCCOMB_X70_Y53_N2
\R1|Q0_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[3]~feeder_combout\ = \I0_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[3]~input_o\,
	combout => \R1|Q0_imag[3]~feeder_combout\);

-- Location: FF_X70_Y53_N3
\R1|Q0_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(3));

-- Location: IOIBUF_X115_Y61_N22
\I0_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(2),
	o => \I0_imag[2]~input_o\);

-- Location: LCCOMB_X70_Y53_N24
\R1|Q0_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[2]~feeder_combout\ = \I0_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_imag[2]~input_o\,
	combout => \R1|Q0_imag[2]~feeder_combout\);

-- Location: FF_X70_Y53_N25
\R1|Q0_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(2));

-- Location: IOIBUF_X0_Y53_N8
\I0_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(1),
	o => \I0_imag[1]~input_o\);

-- Location: FF_X66_Y53_N1
\R1|Q0_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I0_imag[1]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(1));

-- Location: IOIBUF_X96_Y0_N22
\I0_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(0),
	o => \I0_imag[0]~input_o\);

-- Location: FF_X69_Y53_N21
\R1|Q0_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I0_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(0));

-- Location: LCCOMB_X69_Y53_N20
\IN_COV|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add0~0_combout\ = \INV~input_o\ $ (\R1|Q0_imag\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R1|Q0_imag\(0),
	combout => \IN_COV|Add0~0_combout\);

-- Location: LCCOMB_X66_Y53_N0
\R2|Q0_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[0]~16_combout\ = (\IN_COV|Add0~0_combout\ & (\INV~input_o\ $ (VCC))) # (!\IN_COV|Add0~0_combout\ & (\INV~input_o\ & VCC))
-- \R2|Q0_imag[0]~17\ = CARRY((\IN_COV|Add0~0_combout\ & \INV~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IN_COV|Add0~0_combout\,
	datab => \INV~input_o\,
	datad => VCC,
	combout => \R2|Q0_imag[0]~16_combout\,
	cout => \R2|Q0_imag[0]~17\);

-- Location: LCCOMB_X66_Y53_N2
\R2|Q0_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[1]~18_combout\ = (\R2|Q0_imag[0]~17\ & (\INV~input_o\ $ ((!\R1|Q0_imag\(1))))) # (!\R2|Q0_imag[0]~17\ & ((\INV~input_o\ $ (\R1|Q0_imag\(1))) # (GND)))
-- \R2|Q0_imag[1]~19\ = CARRY((\INV~input_o\ $ (!\R1|Q0_imag\(1))) # (!\R2|Q0_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q0_imag\(1),
	datad => VCC,
	cin => \R2|Q0_imag[0]~17\,
	combout => \R2|Q0_imag[1]~18_combout\,
	cout => \R2|Q0_imag[1]~19\);

-- Location: LCCOMB_X66_Y53_N4
\R2|Q0_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[2]~20_combout\ = (\R2|Q0_imag[1]~19\ & ((\R1|Q0_imag\(2) $ (\INV~input_o\)))) # (!\R2|Q0_imag[1]~19\ & (\R1|Q0_imag\(2) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q0_imag[2]~21\ = CARRY((!\R2|Q0_imag[1]~19\ & (\R1|Q0_imag\(2) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q0_imag\(2),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q0_imag[1]~19\,
	combout => \R2|Q0_imag[2]~20_combout\,
	cout => \R2|Q0_imag[2]~21\);

-- Location: LCCOMB_X66_Y53_N6
\R2|Q0_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[3]~22_combout\ = (\R2|Q0_imag[2]~21\ & (\R1|Q0_imag\(3) $ ((!\INV~input_o\)))) # (!\R2|Q0_imag[2]~21\ & ((\R1|Q0_imag\(3) $ (\INV~input_o\)) # (GND)))
-- \R2|Q0_imag[3]~23\ = CARRY((\R1|Q0_imag\(3) $ (!\INV~input_o\)) # (!\R2|Q0_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q0_imag\(3),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q0_imag[2]~21\,
	combout => \R2|Q0_imag[3]~22_combout\,
	cout => \R2|Q0_imag[3]~23\);

-- Location: FF_X66_Y53_N7
\R2|Q0_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(3));

-- Location: FF_X62_Y53_N5
\R2|Q1_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(2));

-- Location: FF_X66_Y53_N5
\R2|Q0_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(2));

-- Location: FF_X66_Y53_N3
\R2|Q0_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(1));

-- Location: FF_X62_Y53_N3
\R2|Q1_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(1));

-- Location: LCCOMB_X67_Y53_N22
\R2|Q0_imag[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[0]~feeder_combout\ = \R2|Q0_imag[0]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R2|Q0_imag[0]~16_combout\,
	combout => \R2|Q0_imag[0]~feeder_combout\);

-- Location: FF_X67_Y53_N23
\R2|Q0_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(0));

-- Location: FF_X62_Y53_N1
\R2|Q1_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(0));

-- Location: LCCOMB_X65_Y53_N0
\R3|Q0_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[0]~16_combout\ = (\R2|Q0_imag\(0) & (\R2|Q1_imag\(0) $ (VCC))) # (!\R2|Q0_imag\(0) & (\R2|Q1_imag\(0) & VCC))
-- \R3|Q0_imag[0]~17\ = CARRY((\R2|Q0_imag\(0) & \R2|Q1_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(0),
	datab => \R2|Q1_imag\(0),
	datad => VCC,
	combout => \R3|Q0_imag[0]~16_combout\,
	cout => \R3|Q0_imag[0]~17\);

-- Location: LCCOMB_X65_Y53_N2
\R3|Q0_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[1]~18_combout\ = (\R2|Q0_imag\(1) & ((\R2|Q1_imag\(1) & (\R3|Q0_imag[0]~17\ & VCC)) # (!\R2|Q1_imag\(1) & (!\R3|Q0_imag[0]~17\)))) # (!\R2|Q0_imag\(1) & ((\R2|Q1_imag\(1) & (!\R3|Q0_imag[0]~17\)) # (!\R2|Q1_imag\(1) & ((\R3|Q0_imag[0]~17\) # 
-- (GND)))))
-- \R3|Q0_imag[1]~19\ = CARRY((\R2|Q0_imag\(1) & (!\R2|Q1_imag\(1) & !\R3|Q0_imag[0]~17\)) # (!\R2|Q0_imag\(1) & ((!\R3|Q0_imag[0]~17\) # (!\R2|Q1_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(1),
	datab => \R2|Q1_imag\(1),
	datad => VCC,
	cin => \R3|Q0_imag[0]~17\,
	combout => \R3|Q0_imag[1]~18_combout\,
	cout => \R3|Q0_imag[1]~19\);

-- Location: LCCOMB_X65_Y53_N4
\R3|Q0_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[2]~20_combout\ = ((\R2|Q1_imag\(2) $ (\R2|Q0_imag\(2) $ (!\R3|Q0_imag[1]~19\)))) # (GND)
-- \R3|Q0_imag[2]~21\ = CARRY((\R2|Q1_imag\(2) & ((\R2|Q0_imag\(2)) # (!\R3|Q0_imag[1]~19\))) # (!\R2|Q1_imag\(2) & (\R2|Q0_imag\(2) & !\R3|Q0_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(2),
	datab => \R2|Q0_imag\(2),
	datad => VCC,
	cin => \R3|Q0_imag[1]~19\,
	combout => \R3|Q0_imag[2]~20_combout\,
	cout => \R3|Q0_imag[2]~21\);

-- Location: LCCOMB_X65_Y53_N6
\R3|Q0_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[3]~22_combout\ = (\R2|Q1_imag\(3) & ((\R2|Q0_imag\(3) & (\R3|Q0_imag[2]~21\ & VCC)) # (!\R2|Q0_imag\(3) & (!\R3|Q0_imag[2]~21\)))) # (!\R2|Q1_imag\(3) & ((\R2|Q0_imag\(3) & (!\R3|Q0_imag[2]~21\)) # (!\R2|Q0_imag\(3) & ((\R3|Q0_imag[2]~21\) # 
-- (GND)))))
-- \R3|Q0_imag[3]~23\ = CARRY((\R2|Q1_imag\(3) & (!\R2|Q0_imag\(3) & !\R3|Q0_imag[2]~21\)) # (!\R2|Q1_imag\(3) & ((!\R3|Q0_imag[2]~21\) # (!\R2|Q0_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(3),
	datab => \R2|Q0_imag\(3),
	datad => VCC,
	cin => \R3|Q0_imag[2]~21\,
	combout => \R3|Q0_imag[3]~22_combout\,
	cout => \R3|Q0_imag[3]~23\);

-- Location: FF_X65_Y53_N7
\R3|Q0_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(3));

-- Location: IOIBUF_X115_Y69_N1
\I2_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(3),
	o => \I2_imag[3]~input_o\);

-- Location: LCCOMB_X69_Y53_N8
\R1|Q2_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[3]~feeder_combout\ = \I2_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[3]~input_o\,
	combout => \R1|Q2_imag[3]~feeder_combout\);

-- Location: FF_X69_Y53_N9
\R1|Q2_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(3));

-- Location: IOIBUF_X100_Y73_N22
\I2_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(2),
	o => \I2_imag[2]~input_o\);

-- Location: LCCOMB_X69_Y53_N30
\R1|Q2_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[2]~feeder_combout\ = \I2_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[2]~input_o\,
	combout => \R1|Q2_imag[2]~feeder_combout\);

-- Location: FF_X69_Y53_N31
\R1|Q2_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(2));

-- Location: IOIBUF_X105_Y73_N8
\I2_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(1),
	o => \I2_imag[1]~input_o\);

-- Location: LCCOMB_X69_Y53_N4
\R1|Q2_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[1]~feeder_combout\ = \I2_imag[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I2_imag[1]~input_o\,
	combout => \R1|Q2_imag[1]~feeder_combout\);

-- Location: FF_X69_Y53_N5
\R1|Q2_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(1));

-- Location: IOIBUF_X85_Y73_N1
\I2_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(0),
	o => \I2_imag[0]~input_o\);

-- Location: FF_X69_Y53_N23
\R1|Q2_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I2_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(0));

-- Location: LCCOMB_X69_Y53_N22
\IN_COV|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add2~0_combout\ = \INV~input_o\ $ (\R1|Q2_imag\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R1|Q2_imag\(0),
	combout => \IN_COV|Add2~0_combout\);

-- Location: LCCOMB_X68_Y53_N0
\R2|Q2_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[0]~16_combout\ = (\INV~input_o\ & (\IN_COV|Add2~0_combout\ $ (VCC))) # (!\INV~input_o\ & (\IN_COV|Add2~0_combout\ & VCC))
-- \R2|Q2_imag[0]~17\ = CARRY((\INV~input_o\ & \IN_COV|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \IN_COV|Add2~0_combout\,
	datad => VCC,
	combout => \R2|Q2_imag[0]~16_combout\,
	cout => \R2|Q2_imag[0]~17\);

-- Location: LCCOMB_X68_Y53_N2
\R2|Q2_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[1]~18_combout\ = (\R2|Q2_imag[0]~17\ & (\R1|Q2_imag\(1) $ ((!\INV~input_o\)))) # (!\R2|Q2_imag[0]~17\ & ((\R1|Q2_imag\(1) $ (\INV~input_o\)) # (GND)))
-- \R2|Q2_imag[1]~19\ = CARRY((\R1|Q2_imag\(1) $ (!\INV~input_o\)) # (!\R2|Q2_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q2_imag\(1),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q2_imag[0]~17\,
	combout => \R2|Q2_imag[1]~18_combout\,
	cout => \R2|Q2_imag[1]~19\);

-- Location: LCCOMB_X68_Y53_N4
\R2|Q2_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[2]~20_combout\ = (\R2|Q2_imag[1]~19\ & ((\R1|Q2_imag\(2) $ (\INV~input_o\)))) # (!\R2|Q2_imag[1]~19\ & (\R1|Q2_imag\(2) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q2_imag[2]~21\ = CARRY((!\R2|Q2_imag[1]~19\ & (\R1|Q2_imag\(2) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q2_imag\(2),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q2_imag[1]~19\,
	combout => \R2|Q2_imag[2]~20_combout\,
	cout => \R2|Q2_imag[2]~21\);

-- Location: LCCOMB_X68_Y53_N6
\R2|Q2_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[3]~22_combout\ = (\R2|Q2_imag[2]~21\ & (\R1|Q2_imag\(3) $ ((!\INV~input_o\)))) # (!\R2|Q2_imag[2]~21\ & ((\R1|Q2_imag\(3) $ (\INV~input_o\)) # (GND)))
-- \R2|Q2_imag[3]~23\ = CARRY((\R1|Q2_imag\(3) $ (!\INV~input_o\)) # (!\R2|Q2_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q2_imag\(3),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q2_imag[2]~21\,
	combout => \R2|Q2_imag[3]~22_combout\,
	cout => \R2|Q2_imag[3]~23\);

-- Location: FF_X68_Y53_N7
\R2|Q2_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(3));

-- Location: IOIBUF_X115_Y55_N15
\I3_imag[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(3),
	o => \I3_imag[3]~input_o\);

-- Location: LCCOMB_X79_Y51_N8
\R1|Q3_imag[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[3]~feeder_combout\ = \I3_imag[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[3]~input_o\,
	combout => \R1|Q3_imag[3]~feeder_combout\);

-- Location: FF_X79_Y51_N9
\R1|Q3_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[3]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(3));

-- Location: IOIBUF_X113_Y73_N8
\I3_imag[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(2),
	o => \I3_imag[2]~input_o\);

-- Location: LCCOMB_X70_Y53_N0
\R1|Q3_imag[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[2]~feeder_combout\ = \I3_imag[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[2]~input_o\,
	combout => \R1|Q3_imag[2]~feeder_combout\);

-- Location: FF_X70_Y53_N1
\R1|Q3_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[2]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(2));

-- Location: IOIBUF_X115_Y60_N15
\I3_imag[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(1),
	o => \I3_imag[1]~input_o\);

-- Location: LCCOMB_X70_Y53_N26
\R1|Q3_imag[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[1]~feeder_combout\ = \I3_imag[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_imag[1]~input_o\,
	combout => \R1|Q3_imag[1]~feeder_combout\);

-- Location: FF_X70_Y53_N27
\R1|Q3_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[1]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(1));

-- Location: IOIBUF_X115_Y51_N1
\I3_imag[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(0),
	o => \I3_imag[0]~input_o\);

-- Location: FF_X75_Y51_N29
\R1|Q3_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I3_imag[0]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(0));

-- Location: LCCOMB_X75_Y51_N28
\IN_COV|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \IN_COV|Add3~0_combout\ = \R1|Q3_imag\(0) $ (\INV~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R1|Q3_imag\(0),
	datad => \INV~input_o\,
	combout => \IN_COV|Add3~0_combout\);

-- Location: LCCOMB_X67_Y51_N0
\R2|Q3_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[0]~16_combout\ = (\IN_COV|Add3~0_combout\ & (\INV~input_o\ $ (VCC))) # (!\IN_COV|Add3~0_combout\ & (\INV~input_o\ & VCC))
-- \R2|Q3_imag[0]~17\ = CARRY((\IN_COV|Add3~0_combout\ & \INV~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IN_COV|Add3~0_combout\,
	datab => \INV~input_o\,
	datad => VCC,
	combout => \R2|Q3_imag[0]~16_combout\,
	cout => \R2|Q3_imag[0]~17\);

-- Location: LCCOMB_X67_Y51_N2
\R2|Q3_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[1]~18_combout\ = (\R2|Q3_imag[0]~17\ & (\R1|Q3_imag\(1) $ ((!\INV~input_o\)))) # (!\R2|Q3_imag[0]~17\ & ((\R1|Q3_imag\(1) $ (\INV~input_o\)) # (GND)))
-- \R2|Q3_imag[1]~19\ = CARRY((\R1|Q3_imag\(1) $ (!\INV~input_o\)) # (!\R2|Q3_imag[0]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q3_imag\(1),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q3_imag[0]~17\,
	combout => \R2|Q3_imag[1]~18_combout\,
	cout => \R2|Q3_imag[1]~19\);

-- Location: LCCOMB_X67_Y51_N4
\R2|Q3_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[2]~20_combout\ = (\R2|Q3_imag[1]~19\ & ((\INV~input_o\ $ (\R1|Q3_imag\(2))))) # (!\R2|Q3_imag[1]~19\ & (\INV~input_o\ $ (\R1|Q3_imag\(2) $ (VCC))))
-- \R2|Q3_imag[2]~21\ = CARRY((!\R2|Q3_imag[1]~19\ & (\INV~input_o\ $ (\R1|Q3_imag\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(2),
	datad => VCC,
	cin => \R2|Q3_imag[1]~19\,
	combout => \R2|Q3_imag[2]~20_combout\,
	cout => \R2|Q3_imag[2]~21\);

-- Location: LCCOMB_X67_Y51_N6
\R2|Q3_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[3]~22_combout\ = (\R2|Q3_imag[2]~21\ & (\R1|Q3_imag\(3) $ ((!\INV~input_o\)))) # (!\R2|Q3_imag[2]~21\ & ((\R1|Q3_imag\(3) $ (\INV~input_o\)) # (GND)))
-- \R2|Q3_imag[3]~23\ = CARRY((\R1|Q3_imag\(3) $ (!\INV~input_o\)) # (!\R2|Q3_imag[2]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q3_imag\(3),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q3_imag[2]~21\,
	combout => \R2|Q3_imag[3]~22_combout\,
	cout => \R2|Q3_imag[3]~23\);

-- Location: FF_X67_Y51_N7
\R2|Q3_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(3));

-- Location: FF_X68_Y53_N5
\R2|Q2_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(2));

-- Location: FF_X67_Y51_N5
\R2|Q3_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(2));

-- Location: FF_X67_Y51_N3
\R2|Q3_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(1));

-- Location: FF_X68_Y53_N3
\R2|Q2_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(1));

-- Location: LCCOMB_X67_Y53_N0
\R2|Q2_imag[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[0]~feeder_combout\ = \R2|Q2_imag[0]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R2|Q2_imag[0]~16_combout\,
	combout => \R2|Q2_imag[0]~feeder_combout\);

-- Location: FF_X67_Y53_N1
\R2|Q2_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[0]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(0));

-- Location: FF_X67_Y51_N1
\R2|Q3_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(0));

-- Location: LCCOMB_X68_Y51_N0
\R3|Q2_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[0]~16_combout\ = (\R2|Q2_imag\(0) & (\R2|Q3_imag\(0) $ (VCC))) # (!\R2|Q2_imag\(0) & (\R2|Q3_imag\(0) & VCC))
-- \R3|Q2_imag[0]~17\ = CARRY((\R2|Q2_imag\(0) & \R2|Q3_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(0),
	datab => \R2|Q3_imag\(0),
	datad => VCC,
	combout => \R3|Q2_imag[0]~16_combout\,
	cout => \R3|Q2_imag[0]~17\);

-- Location: LCCOMB_X68_Y51_N2
\R3|Q2_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[1]~18_combout\ = (\R2|Q3_imag\(1) & ((\R2|Q2_imag\(1) & (\R3|Q2_imag[0]~17\ & VCC)) # (!\R2|Q2_imag\(1) & (!\R3|Q2_imag[0]~17\)))) # (!\R2|Q3_imag\(1) & ((\R2|Q2_imag\(1) & (!\R3|Q2_imag[0]~17\)) # (!\R2|Q2_imag\(1) & ((\R3|Q2_imag[0]~17\) # 
-- (GND)))))
-- \R3|Q2_imag[1]~19\ = CARRY((\R2|Q3_imag\(1) & (!\R2|Q2_imag\(1) & !\R3|Q2_imag[0]~17\)) # (!\R2|Q3_imag\(1) & ((!\R3|Q2_imag[0]~17\) # (!\R2|Q2_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(1),
	datab => \R2|Q2_imag\(1),
	datad => VCC,
	cin => \R3|Q2_imag[0]~17\,
	combout => \R3|Q2_imag[1]~18_combout\,
	cout => \R3|Q2_imag[1]~19\);

-- Location: LCCOMB_X68_Y51_N4
\R3|Q2_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[2]~20_combout\ = ((\R2|Q2_imag\(2) $ (\R2|Q3_imag\(2) $ (!\R3|Q2_imag[1]~19\)))) # (GND)
-- \R3|Q2_imag[2]~21\ = CARRY((\R2|Q2_imag\(2) & ((\R2|Q3_imag\(2)) # (!\R3|Q2_imag[1]~19\))) # (!\R2|Q2_imag\(2) & (\R2|Q3_imag\(2) & !\R3|Q2_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(2),
	datab => \R2|Q3_imag\(2),
	datad => VCC,
	cin => \R3|Q2_imag[1]~19\,
	combout => \R3|Q2_imag[2]~20_combout\,
	cout => \R3|Q2_imag[2]~21\);

-- Location: LCCOMB_X68_Y51_N6
\R3|Q2_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[3]~22_combout\ = (\R2|Q2_imag\(3) & ((\R2|Q3_imag\(3) & (\R3|Q2_imag[2]~21\ & VCC)) # (!\R2|Q3_imag\(3) & (!\R3|Q2_imag[2]~21\)))) # (!\R2|Q2_imag\(3) & ((\R2|Q3_imag\(3) & (!\R3|Q2_imag[2]~21\)) # (!\R2|Q3_imag\(3) & ((\R3|Q2_imag[2]~21\) # 
-- (GND)))))
-- \R3|Q2_imag[3]~23\ = CARRY((\R2|Q2_imag\(3) & (!\R2|Q3_imag\(3) & !\R3|Q2_imag[2]~21\)) # (!\R2|Q2_imag\(3) & ((!\R3|Q2_imag[2]~21\) # (!\R2|Q3_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(3),
	datab => \R2|Q3_imag\(3),
	datad => VCC,
	cin => \R3|Q2_imag[2]~21\,
	combout => \R3|Q2_imag[3]~22_combout\,
	cout => \R3|Q2_imag[3]~23\);

-- Location: FF_X68_Y51_N7
\R3|Q2_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(3));

-- Location: FF_X65_Y53_N5
\R3|Q0_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(2));

-- Location: FF_X68_Y51_N5
\R3|Q2_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(2));

-- Location: FF_X68_Y51_N3
\R3|Q2_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(1));

-- Location: FF_X65_Y53_N3
\R3|Q0_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(1));

-- Location: FF_X68_Y51_N1
\R3|Q2_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(0));

-- Location: FF_X65_Y53_N1
\R3|Q0_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(0));

-- Location: LCCOMB_X69_Y51_N0
\R4|Q0_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[0]~16_combout\ = (\R3|Q2_imag\(0) & (\R3|Q0_imag\(0) $ (VCC))) # (!\R3|Q2_imag\(0) & (\R3|Q0_imag\(0) & VCC))
-- \R4|Q0_imag[0]~17\ = CARRY((\R3|Q2_imag\(0) & \R3|Q0_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(0),
	datab => \R3|Q0_imag\(0),
	datad => VCC,
	combout => \R4|Q0_imag[0]~16_combout\,
	cout => \R4|Q0_imag[0]~17\);

-- Location: LCCOMB_X69_Y51_N2
\R4|Q0_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[1]~18_combout\ = (\R3|Q2_imag\(1) & ((\R3|Q0_imag\(1) & (\R4|Q0_imag[0]~17\ & VCC)) # (!\R3|Q0_imag\(1) & (!\R4|Q0_imag[0]~17\)))) # (!\R3|Q2_imag\(1) & ((\R3|Q0_imag\(1) & (!\R4|Q0_imag[0]~17\)) # (!\R3|Q0_imag\(1) & ((\R4|Q0_imag[0]~17\) # 
-- (GND)))))
-- \R4|Q0_imag[1]~19\ = CARRY((\R3|Q2_imag\(1) & (!\R3|Q0_imag\(1) & !\R4|Q0_imag[0]~17\)) # (!\R3|Q2_imag\(1) & ((!\R4|Q0_imag[0]~17\) # (!\R3|Q0_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(1),
	datab => \R3|Q0_imag\(1),
	datad => VCC,
	cin => \R4|Q0_imag[0]~17\,
	combout => \R4|Q0_imag[1]~18_combout\,
	cout => \R4|Q0_imag[1]~19\);

-- Location: LCCOMB_X69_Y51_N4
\R4|Q0_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[2]~20_combout\ = ((\R3|Q0_imag\(2) $ (\R3|Q2_imag\(2) $ (!\R4|Q0_imag[1]~19\)))) # (GND)
-- \R4|Q0_imag[2]~21\ = CARRY((\R3|Q0_imag\(2) & ((\R3|Q2_imag\(2)) # (!\R4|Q0_imag[1]~19\))) # (!\R3|Q0_imag\(2) & (\R3|Q2_imag\(2) & !\R4|Q0_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(2),
	datab => \R3|Q2_imag\(2),
	datad => VCC,
	cin => \R4|Q0_imag[1]~19\,
	combout => \R4|Q0_imag[2]~20_combout\,
	cout => \R4|Q0_imag[2]~21\);

-- Location: LCCOMB_X69_Y51_N6
\R4|Q0_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[3]~22_combout\ = (\R3|Q0_imag\(3) & ((\R3|Q2_imag\(3) & (\R4|Q0_imag[2]~21\ & VCC)) # (!\R3|Q2_imag\(3) & (!\R4|Q0_imag[2]~21\)))) # (!\R3|Q0_imag\(3) & ((\R3|Q2_imag\(3) & (!\R4|Q0_imag[2]~21\)) # (!\R3|Q2_imag\(3) & ((\R4|Q0_imag[2]~21\) # 
-- (GND)))))
-- \R4|Q0_imag[3]~23\ = CARRY((\R3|Q0_imag\(3) & (!\R3|Q2_imag\(3) & !\R4|Q0_imag[2]~21\)) # (!\R3|Q0_imag\(3) & ((!\R4|Q0_imag[2]~21\) # (!\R3|Q2_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(3),
	datab => \R3|Q2_imag\(3),
	datad => VCC,
	cin => \R4|Q0_imag[2]~21\,
	combout => \R4|Q0_imag[3]~22_combout\,
	cout => \R4|Q0_imag[3]~23\);

-- Location: FF_X69_Y51_N7
\R4|Q0_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(3));

-- Location: FF_X73_Y49_N5
\R4|Q4_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(2));

-- Location: FF_X69_Y51_N5
\R4|Q0_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(2));

-- Location: FF_X69_Y51_N3
\R4|Q0_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(1));

-- Location: FF_X73_Y49_N3
\R4|Q4_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(1));

-- Location: FF_X73_Y49_N1
\R4|Q4_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(0));

-- Location: FF_X69_Y51_N1
\R4|Q0_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(0));

-- Location: LCCOMB_X69_Y49_N0
\R5|Q0_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[0]~16_combout\ = (\R4|Q4_imag\(0) & (\R4|Q0_imag\(0) $ (VCC))) # (!\R4|Q4_imag\(0) & (\R4|Q0_imag\(0) & VCC))
-- \R5|Q0_imag[0]~17\ = CARRY((\R4|Q4_imag\(0) & \R4|Q0_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(0),
	datab => \R4|Q0_imag\(0),
	datad => VCC,
	combout => \R5|Q0_imag[0]~16_combout\,
	cout => \R5|Q0_imag[0]~17\);

-- Location: LCCOMB_X69_Y49_N2
\R5|Q0_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[1]~18_combout\ = (\R4|Q0_imag\(1) & ((\R4|Q4_imag\(1) & (\R5|Q0_imag[0]~17\ & VCC)) # (!\R4|Q4_imag\(1) & (!\R5|Q0_imag[0]~17\)))) # (!\R4|Q0_imag\(1) & ((\R4|Q4_imag\(1) & (!\R5|Q0_imag[0]~17\)) # (!\R4|Q4_imag\(1) & ((\R5|Q0_imag[0]~17\) # 
-- (GND)))))
-- \R5|Q0_imag[1]~19\ = CARRY((\R4|Q0_imag\(1) & (!\R4|Q4_imag\(1) & !\R5|Q0_imag[0]~17\)) # (!\R4|Q0_imag\(1) & ((!\R5|Q0_imag[0]~17\) # (!\R4|Q4_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(1),
	datab => \R4|Q4_imag\(1),
	datad => VCC,
	cin => \R5|Q0_imag[0]~17\,
	combout => \R5|Q0_imag[1]~18_combout\,
	cout => \R5|Q0_imag[1]~19\);

-- Location: LCCOMB_X69_Y49_N4
\R5|Q0_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[2]~20_combout\ = ((\R4|Q4_imag\(2) $ (\R4|Q0_imag\(2) $ (!\R5|Q0_imag[1]~19\)))) # (GND)
-- \R5|Q0_imag[2]~21\ = CARRY((\R4|Q4_imag\(2) & ((\R4|Q0_imag\(2)) # (!\R5|Q0_imag[1]~19\))) # (!\R4|Q4_imag\(2) & (\R4|Q0_imag\(2) & !\R5|Q0_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(2),
	datab => \R4|Q0_imag\(2),
	datad => VCC,
	cin => \R5|Q0_imag[1]~19\,
	combout => \R5|Q0_imag[2]~20_combout\,
	cout => \R5|Q0_imag[2]~21\);

-- Location: LCCOMB_X69_Y49_N6
\R5|Q0_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[3]~22_combout\ = (\R4|Q4_imag\(3) & ((\R4|Q0_imag\(3) & (\R5|Q0_imag[2]~21\ & VCC)) # (!\R4|Q0_imag\(3) & (!\R5|Q0_imag[2]~21\)))) # (!\R4|Q4_imag\(3) & ((\R4|Q0_imag\(3) & (!\R5|Q0_imag[2]~21\)) # (!\R4|Q0_imag\(3) & ((\R5|Q0_imag[2]~21\) # 
-- (GND)))))
-- \R5|Q0_imag[3]~23\ = CARRY((\R4|Q4_imag\(3) & (!\R4|Q0_imag\(3) & !\R5|Q0_imag[2]~21\)) # (!\R4|Q4_imag\(3) & ((!\R5|Q0_imag[2]~21\) # (!\R4|Q0_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(3),
	datab => \R4|Q0_imag\(3),
	datad => VCC,
	cin => \R5|Q0_imag[2]~21\,
	combout => \R5|Q0_imag[3]~22_combout\,
	cout => \R5|Q0_imag[3]~23\);

-- Location: FF_X69_Y49_N7
\R5|Q0_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(3));

-- Location: FF_X69_Y49_N5
\R5|Q0_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(2));

-- Location: FF_X69_Y49_N1
\R5|Q0_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(0));

-- Location: FF_X69_Y49_N3
\R5|Q0_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(1));

-- Location: LCCOMB_X67_Y49_N2
\OUT_COV|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~1_cout\ = CARRY((!\R5|Q0_imag\(0) & !\R5|Q0_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(0),
	datab => \R5|Q0_imag\(1),
	datad => VCC,
	cout => \OUT_COV|Add0~1_cout\);

-- Location: LCCOMB_X67_Y49_N4
\OUT_COV|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~3_cout\ = CARRY((\R5|Q0_imag\(2)) # (!\OUT_COV|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add0~1_cout\,
	cout => \OUT_COV|Add0~3_cout\);

-- Location: LCCOMB_X67_Y49_N6
\OUT_COV|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~4_combout\ = (\R5|Q0_imag\(3) & (!\OUT_COV|Add0~3_cout\ & VCC)) # (!\R5|Q0_imag\(3) & (\OUT_COV|Add0~3_cout\ $ (GND)))
-- \OUT_COV|Add0~5\ = CARRY((!\R5|Q0_imag\(3) & !\OUT_COV|Add0~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add0~3_cout\,
	combout => \OUT_COV|Add0~4_combout\,
	cout => \OUT_COV|Add0~5\);

-- Location: LCCOMB_X68_Y49_N0
\OUT_COV|O0_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[0]~0_combout\ = (\INV~input_o\ & (\OUT_COV|Add0~4_combout\)) # (!\INV~input_o\ & ((\R5|Q0_imag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \OUT_COV|Add0~4_combout\,
	datac => \R5|Q0_imag\(0),
	combout => \OUT_COV|O0_imag[0]~0_combout\);

-- Location: FF_X68_Y49_N1
\R6|Q0_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(0));

-- Location: LCCOMB_X73_Y51_N8
\R3|Q6_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[4]~24_combout\ = ((\R2|Q6_imag\(4) $ (\R2|Q7_imag\(4) $ (!\R3|Q6_imag[3]~23\)))) # (GND)
-- \R3|Q6_imag[4]~25\ = CARRY((\R2|Q6_imag\(4) & ((\R2|Q7_imag\(4)) # (!\R3|Q6_imag[3]~23\))) # (!\R2|Q6_imag\(4) & (\R2|Q7_imag\(4) & !\R3|Q6_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(4),
	datab => \R2|Q7_imag\(4),
	datad => VCC,
	cin => \R3|Q6_imag[3]~23\,
	combout => \R3|Q6_imag[4]~24_combout\,
	cout => \R3|Q6_imag[4]~25\);

-- Location: FF_X73_Y51_N9
\R3|Q6_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(4));

-- Location: LCCOMB_X73_Y50_N8
\R3|Q4_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[4]~24_combout\ = ((\R2|Q4_imag\(4) $ (\R2|Q5_imag\(4) $ (!\R3|Q4_imag[3]~23\)))) # (GND)
-- \R3|Q4_imag[4]~25\ = CARRY((\R2|Q4_imag\(4) & ((\R2|Q5_imag\(4)) # (!\R3|Q4_imag[3]~23\))) # (!\R2|Q4_imag\(4) & (\R2|Q5_imag\(4) & !\R3|Q4_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(4),
	datab => \R2|Q5_imag\(4),
	datad => VCC,
	cin => \R3|Q4_imag[3]~23\,
	combout => \R3|Q4_imag[4]~24_combout\,
	cout => \R3|Q4_imag[4]~25\);

-- Location: FF_X73_Y50_N9
\R3|Q4_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(4));

-- Location: LCCOMB_X73_Y49_N8
\R4|Q4_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[4]~24_combout\ = ((\R3|Q6_imag\(4) $ (\R3|Q4_imag\(4) $ (!\R4|Q4_imag[3]~23\)))) # (GND)
-- \R4|Q4_imag[4]~25\ = CARRY((\R3|Q6_imag\(4) & ((\R3|Q4_imag\(4)) # (!\R4|Q4_imag[3]~23\))) # (!\R3|Q6_imag\(4) & (\R3|Q4_imag\(4) & !\R4|Q4_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(4),
	datab => \R3|Q4_imag\(4),
	datad => VCC,
	cin => \R4|Q4_imag[3]~23\,
	combout => \R4|Q4_imag[4]~24_combout\,
	cout => \R4|Q4_imag[4]~25\);

-- Location: FF_X73_Y49_N9
\R4|Q4_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(4));

-- Location: IOIBUF_X115_Y57_N22
\I1_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(4),
	o => \I1_imag[4]~input_o\);

-- Location: LCCOMB_X70_Y53_N20
\R1|Q1_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[4]~feeder_combout\ = \I1_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_imag[4]~input_o\,
	combout => \R1|Q1_imag[4]~feeder_combout\);

-- Location: FF_X70_Y53_N21
\R1|Q1_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(4));

-- Location: LCCOMB_X62_Y53_N8
\R2|Q1_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[4]~24_combout\ = (\R2|Q1_imag[3]~23\ & ((\R1|Q1_imag\(4) $ (\INV~input_o\)))) # (!\R2|Q1_imag[3]~23\ & (\R1|Q1_imag\(4) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q1_imag[4]~25\ = CARRY((!\R2|Q1_imag[3]~23\ & (\R1|Q1_imag\(4) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q1_imag\(4),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q1_imag[3]~23\,
	combout => \R2|Q1_imag[4]~24_combout\,
	cout => \R2|Q1_imag[4]~25\);

-- Location: FF_X62_Y53_N9
\R2|Q1_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(4));

-- Location: IOIBUF_X81_Y73_N8
\I0_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(4),
	o => \I0_imag[4]~input_o\);

-- Location: LCCOMB_X70_Y53_N6
\R1|Q0_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[4]~feeder_combout\ = \I0_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[4]~input_o\,
	combout => \R1|Q0_imag[4]~feeder_combout\);

-- Location: FF_X70_Y53_N7
\R1|Q0_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(4));

-- Location: LCCOMB_X66_Y53_N8
\R2|Q0_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[4]~24_combout\ = (\R2|Q0_imag[3]~23\ & ((\INV~input_o\ $ (\R1|Q0_imag\(4))))) # (!\R2|Q0_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q0_imag\(4) $ (VCC))))
-- \R2|Q0_imag[4]~25\ = CARRY((!\R2|Q0_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q0_imag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q0_imag\(4),
	datad => VCC,
	cin => \R2|Q0_imag[3]~23\,
	combout => \R2|Q0_imag[4]~24_combout\,
	cout => \R2|Q0_imag[4]~25\);

-- Location: FF_X66_Y53_N9
\R2|Q0_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(4));

-- Location: LCCOMB_X65_Y53_N8
\R3|Q0_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[4]~24_combout\ = ((\R2|Q1_imag\(4) $ (\R2|Q0_imag\(4) $ (!\R3|Q0_imag[3]~23\)))) # (GND)
-- \R3|Q0_imag[4]~25\ = CARRY((\R2|Q1_imag\(4) & ((\R2|Q0_imag\(4)) # (!\R3|Q0_imag[3]~23\))) # (!\R2|Q1_imag\(4) & (\R2|Q0_imag\(4) & !\R3|Q0_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(4),
	datab => \R2|Q0_imag\(4),
	datad => VCC,
	cin => \R3|Q0_imag[3]~23\,
	combout => \R3|Q0_imag[4]~24_combout\,
	cout => \R3|Q0_imag[4]~25\);

-- Location: FF_X65_Y53_N9
\R3|Q0_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(4));

-- Location: IOIBUF_X79_Y73_N8
\I3_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(4),
	o => \I3_imag[4]~input_o\);

-- Location: LCCOMB_X70_Y53_N30
\R1|Q3_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[4]~feeder_combout\ = \I3_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[4]~input_o\,
	combout => \R1|Q3_imag[4]~feeder_combout\);

-- Location: FF_X70_Y53_N31
\R1|Q3_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(4));

-- Location: LCCOMB_X67_Y51_N8
\R2|Q3_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[4]~24_combout\ = (\R2|Q3_imag[3]~23\ & ((\INV~input_o\ $ (\R1|Q3_imag\(4))))) # (!\R2|Q3_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q3_imag\(4) $ (VCC))))
-- \R2|Q3_imag[4]~25\ = CARRY((!\R2|Q3_imag[3]~23\ & (\INV~input_o\ $ (\R1|Q3_imag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(4),
	datad => VCC,
	cin => \R2|Q3_imag[3]~23\,
	combout => \R2|Q3_imag[4]~24_combout\,
	cout => \R2|Q3_imag[4]~25\);

-- Location: FF_X67_Y51_N9
\R2|Q3_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(4));

-- Location: IOIBUF_X67_Y73_N15
\I2_imag[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(4),
	o => \I2_imag[4]~input_o\);

-- Location: LCCOMB_X67_Y53_N26
\R1|Q2_imag[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[4]~feeder_combout\ = \I2_imag[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[4]~input_o\,
	combout => \R1|Q2_imag[4]~feeder_combout\);

-- Location: FF_X67_Y53_N27
\R1|Q2_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[4]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(4));

-- Location: LCCOMB_X68_Y53_N8
\R2|Q2_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[4]~24_combout\ = (\R2|Q2_imag[3]~23\ & ((\R1|Q2_imag\(4) $ (\INV~input_o\)))) # (!\R2|Q2_imag[3]~23\ & (\R1|Q2_imag\(4) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q2_imag[4]~25\ = CARRY((!\R2|Q2_imag[3]~23\ & (\R1|Q2_imag\(4) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q2_imag\(4),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q2_imag[3]~23\,
	combout => \R2|Q2_imag[4]~24_combout\,
	cout => \R2|Q2_imag[4]~25\);

-- Location: FF_X68_Y53_N9
\R2|Q2_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(4));

-- Location: LCCOMB_X68_Y51_N8
\R3|Q2_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[4]~24_combout\ = ((\R2|Q3_imag\(4) $ (\R2|Q2_imag\(4) $ (!\R3|Q2_imag[3]~23\)))) # (GND)
-- \R3|Q2_imag[4]~25\ = CARRY((\R2|Q3_imag\(4) & ((\R2|Q2_imag\(4)) # (!\R3|Q2_imag[3]~23\))) # (!\R2|Q3_imag\(4) & (\R2|Q2_imag\(4) & !\R3|Q2_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(4),
	datab => \R2|Q2_imag\(4),
	datad => VCC,
	cin => \R3|Q2_imag[3]~23\,
	combout => \R3|Q2_imag[4]~24_combout\,
	cout => \R3|Q2_imag[4]~25\);

-- Location: FF_X68_Y51_N9
\R3|Q2_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(4));

-- Location: LCCOMB_X69_Y51_N8
\R4|Q0_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[4]~24_combout\ = ((\R3|Q0_imag\(4) $ (\R3|Q2_imag\(4) $ (!\R4|Q0_imag[3]~23\)))) # (GND)
-- \R4|Q0_imag[4]~25\ = CARRY((\R3|Q0_imag\(4) & ((\R3|Q2_imag\(4)) # (!\R4|Q0_imag[3]~23\))) # (!\R3|Q0_imag\(4) & (\R3|Q2_imag\(4) & !\R4|Q0_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(4),
	datab => \R3|Q2_imag\(4),
	datad => VCC,
	cin => \R4|Q0_imag[3]~23\,
	combout => \R4|Q0_imag[4]~24_combout\,
	cout => \R4|Q0_imag[4]~25\);

-- Location: FF_X69_Y51_N9
\R4|Q0_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(4));

-- Location: LCCOMB_X69_Y49_N8
\R5|Q0_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[4]~24_combout\ = ((\R4|Q4_imag\(4) $ (\R4|Q0_imag\(4) $ (!\R5|Q0_imag[3]~23\)))) # (GND)
-- \R5|Q0_imag[4]~25\ = CARRY((\R4|Q4_imag\(4) & ((\R4|Q0_imag\(4)) # (!\R5|Q0_imag[3]~23\))) # (!\R4|Q4_imag\(4) & (\R4|Q0_imag\(4) & !\R5|Q0_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(4),
	datab => \R4|Q0_imag\(4),
	datad => VCC,
	cin => \R5|Q0_imag[3]~23\,
	combout => \R5|Q0_imag[4]~24_combout\,
	cout => \R5|Q0_imag[4]~25\);

-- Location: FF_X69_Y49_N9
\R5|Q0_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(4));

-- Location: LCCOMB_X67_Y49_N8
\OUT_COV|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~6_combout\ = (\R5|Q0_imag\(4) & ((\OUT_COV|Add0~5\) # (GND))) # (!\R5|Q0_imag\(4) & (!\OUT_COV|Add0~5\))
-- \OUT_COV|Add0~7\ = CARRY((\R5|Q0_imag\(4)) # (!\OUT_COV|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add0~5\,
	combout => \OUT_COV|Add0~6_combout\,
	cout => \OUT_COV|Add0~7\);

-- Location: LCCOMB_X68_Y49_N26
\OUT_COV|O0_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[1]~1_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~6_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(1),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~6_combout\,
	combout => \OUT_COV|O0_imag[1]~1_combout\);

-- Location: FF_X68_Y49_N27
\R6|Q0_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(1));

-- Location: LCCOMB_X73_Y51_N10
\R3|Q6_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[5]~26_combout\ = (\R2|Q7_imag\(5) & ((\R2|Q6_imag\(5) & (\R3|Q6_imag[4]~25\ & VCC)) # (!\R2|Q6_imag\(5) & (!\R3|Q6_imag[4]~25\)))) # (!\R2|Q7_imag\(5) & ((\R2|Q6_imag\(5) & (!\R3|Q6_imag[4]~25\)) # (!\R2|Q6_imag\(5) & ((\R3|Q6_imag[4]~25\) # 
-- (GND)))))
-- \R3|Q6_imag[5]~27\ = CARRY((\R2|Q7_imag\(5) & (!\R2|Q6_imag\(5) & !\R3|Q6_imag[4]~25\)) # (!\R2|Q7_imag\(5) & ((!\R3|Q6_imag[4]~25\) # (!\R2|Q6_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(5),
	datab => \R2|Q6_imag\(5),
	datad => VCC,
	cin => \R3|Q6_imag[4]~25\,
	combout => \R3|Q6_imag[5]~26_combout\,
	cout => \R3|Q6_imag[5]~27\);

-- Location: FF_X73_Y51_N11
\R3|Q6_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(5));

-- Location: LCCOMB_X73_Y50_N10
\R3|Q4_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[5]~26_combout\ = (\R2|Q4_imag\(5) & ((\R2|Q5_imag\(5) & (\R3|Q4_imag[4]~25\ & VCC)) # (!\R2|Q5_imag\(5) & (!\R3|Q4_imag[4]~25\)))) # (!\R2|Q4_imag\(5) & ((\R2|Q5_imag\(5) & (!\R3|Q4_imag[4]~25\)) # (!\R2|Q5_imag\(5) & ((\R3|Q4_imag[4]~25\) # 
-- (GND)))))
-- \R3|Q4_imag[5]~27\ = CARRY((\R2|Q4_imag\(5) & (!\R2|Q5_imag\(5) & !\R3|Q4_imag[4]~25\)) # (!\R2|Q4_imag\(5) & ((!\R3|Q4_imag[4]~25\) # (!\R2|Q5_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(5),
	datab => \R2|Q5_imag\(5),
	datad => VCC,
	cin => \R3|Q4_imag[4]~25\,
	combout => \R3|Q4_imag[5]~26_combout\,
	cout => \R3|Q4_imag[5]~27\);

-- Location: FF_X73_Y50_N11
\R3|Q4_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(5));

-- Location: LCCOMB_X73_Y49_N10
\R4|Q4_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[5]~26_combout\ = (\R3|Q6_imag\(5) & ((\R3|Q4_imag\(5) & (\R4|Q4_imag[4]~25\ & VCC)) # (!\R3|Q4_imag\(5) & (!\R4|Q4_imag[4]~25\)))) # (!\R3|Q6_imag\(5) & ((\R3|Q4_imag\(5) & (!\R4|Q4_imag[4]~25\)) # (!\R3|Q4_imag\(5) & ((\R4|Q4_imag[4]~25\) # 
-- (GND)))))
-- \R4|Q4_imag[5]~27\ = CARRY((\R3|Q6_imag\(5) & (!\R3|Q4_imag\(5) & !\R4|Q4_imag[4]~25\)) # (!\R3|Q6_imag\(5) & ((!\R4|Q4_imag[4]~25\) # (!\R3|Q4_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(5),
	datab => \R3|Q4_imag\(5),
	datad => VCC,
	cin => \R4|Q4_imag[4]~25\,
	combout => \R4|Q4_imag[5]~26_combout\,
	cout => \R4|Q4_imag[5]~27\);

-- Location: FF_X73_Y49_N11
\R4|Q4_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(5));

-- Location: IOIBUF_X60_Y0_N15
\I2_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(5),
	o => \I2_imag[5]~input_o\);

-- Location: LCCOMB_X61_Y53_N24
\R1|Q2_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[5]~feeder_combout\ = \I2_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[5]~input_o\,
	combout => \R1|Q2_imag[5]~feeder_combout\);

-- Location: FF_X61_Y53_N25
\R1|Q2_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(5));

-- Location: LCCOMB_X68_Y53_N10
\R2|Q2_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[5]~26_combout\ = (\R2|Q2_imag[4]~25\ & (\R1|Q2_imag\(5) $ ((!\INV~input_o\)))) # (!\R2|Q2_imag[4]~25\ & ((\R1|Q2_imag\(5) $ (\INV~input_o\)) # (GND)))
-- \R2|Q2_imag[5]~27\ = CARRY((\R1|Q2_imag\(5) $ (!\INV~input_o\)) # (!\R2|Q2_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q2_imag\(5),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q2_imag[4]~25\,
	combout => \R2|Q2_imag[5]~26_combout\,
	cout => \R2|Q2_imag[5]~27\);

-- Location: FF_X68_Y53_N11
\R2|Q2_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(5));

-- Location: IOIBUF_X0_Y57_N22
\I3_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(5),
	o => \I3_imag[5]~input_o\);

-- Location: LCCOMB_X67_Y53_N8
\R1|Q3_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[5]~feeder_combout\ = \I3_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_imag[5]~input_o\,
	combout => \R1|Q3_imag[5]~feeder_combout\);

-- Location: FF_X67_Y53_N9
\R1|Q3_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(5));

-- Location: LCCOMB_X67_Y51_N10
\R2|Q3_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[5]~26_combout\ = (\R2|Q3_imag[4]~25\ & (\INV~input_o\ $ ((!\R1|Q3_imag\(5))))) # (!\R2|Q3_imag[4]~25\ & ((\INV~input_o\ $ (\R1|Q3_imag\(5))) # (GND)))
-- \R2|Q3_imag[5]~27\ = CARRY((\INV~input_o\ $ (!\R1|Q3_imag\(5))) # (!\R2|Q3_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(5),
	datad => VCC,
	cin => \R2|Q3_imag[4]~25\,
	combout => \R2|Q3_imag[5]~26_combout\,
	cout => \R2|Q3_imag[5]~27\);

-- Location: FF_X67_Y51_N11
\R2|Q3_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(5));

-- Location: LCCOMB_X68_Y51_N10
\R3|Q2_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[5]~26_combout\ = (\R2|Q2_imag\(5) & ((\R2|Q3_imag\(5) & (\R3|Q2_imag[4]~25\ & VCC)) # (!\R2|Q3_imag\(5) & (!\R3|Q2_imag[4]~25\)))) # (!\R2|Q2_imag\(5) & ((\R2|Q3_imag\(5) & (!\R3|Q2_imag[4]~25\)) # (!\R2|Q3_imag\(5) & ((\R3|Q2_imag[4]~25\) # 
-- (GND)))))
-- \R3|Q2_imag[5]~27\ = CARRY((\R2|Q2_imag\(5) & (!\R2|Q3_imag\(5) & !\R3|Q2_imag[4]~25\)) # (!\R2|Q2_imag\(5) & ((!\R3|Q2_imag[4]~25\) # (!\R2|Q3_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(5),
	datab => \R2|Q3_imag\(5),
	datad => VCC,
	cin => \R3|Q2_imag[4]~25\,
	combout => \R3|Q2_imag[5]~26_combout\,
	cout => \R3|Q2_imag[5]~27\);

-- Location: FF_X68_Y51_N11
\R3|Q2_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(5));

-- Location: IOIBUF_X3_Y73_N22
\I1_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(5),
	o => \I1_imag[5]~input_o\);

-- Location: LCCOMB_X61_Y53_N2
\R1|Q1_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[5]~feeder_combout\ = \I1_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[5]~input_o\,
	combout => \R1|Q1_imag[5]~feeder_combout\);

-- Location: FF_X61_Y53_N3
\R1|Q1_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(5));

-- Location: LCCOMB_X62_Y53_N10
\R2|Q1_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[5]~26_combout\ = (\R2|Q1_imag[4]~25\ & (\R1|Q1_imag\(5) $ ((!\INV~input_o\)))) # (!\R2|Q1_imag[4]~25\ & ((\R1|Q1_imag\(5) $ (\INV~input_o\)) # (GND)))
-- \R2|Q1_imag[5]~27\ = CARRY((\R1|Q1_imag\(5) $ (!\INV~input_o\)) # (!\R2|Q1_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q1_imag\(5),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q1_imag[4]~25\,
	combout => \R2|Q1_imag[5]~26_combout\,
	cout => \R2|Q1_imag[5]~27\);

-- Location: FF_X62_Y53_N11
\R2|Q1_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(5));

-- Location: IOIBUF_X0_Y61_N22
\I0_imag[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(5),
	o => \I0_imag[5]~input_o\);

-- Location: LCCOMB_X61_Y53_N12
\R1|Q0_imag[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[5]~feeder_combout\ = \I0_imag[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[5]~input_o\,
	combout => \R1|Q0_imag[5]~feeder_combout\);

-- Location: FF_X61_Y53_N13
\R1|Q0_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[5]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(5));

-- Location: LCCOMB_X66_Y53_N10
\R2|Q0_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[5]~26_combout\ = (\R2|Q0_imag[4]~25\ & (\R1|Q0_imag\(5) $ ((!\INV~input_o\)))) # (!\R2|Q0_imag[4]~25\ & ((\R1|Q0_imag\(5) $ (\INV~input_o\)) # (GND)))
-- \R2|Q0_imag[5]~27\ = CARRY((\R1|Q0_imag\(5) $ (!\INV~input_o\)) # (!\R2|Q0_imag[4]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q0_imag\(5),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q0_imag[4]~25\,
	combout => \R2|Q0_imag[5]~26_combout\,
	cout => \R2|Q0_imag[5]~27\);

-- Location: FF_X66_Y53_N11
\R2|Q0_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(5));

-- Location: LCCOMB_X65_Y53_N10
\R3|Q0_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[5]~26_combout\ = (\R2|Q1_imag\(5) & ((\R2|Q0_imag\(5) & (\R3|Q0_imag[4]~25\ & VCC)) # (!\R2|Q0_imag\(5) & (!\R3|Q0_imag[4]~25\)))) # (!\R2|Q1_imag\(5) & ((\R2|Q0_imag\(5) & (!\R3|Q0_imag[4]~25\)) # (!\R2|Q0_imag\(5) & ((\R3|Q0_imag[4]~25\) # 
-- (GND)))))
-- \R3|Q0_imag[5]~27\ = CARRY((\R2|Q1_imag\(5) & (!\R2|Q0_imag\(5) & !\R3|Q0_imag[4]~25\)) # (!\R2|Q1_imag\(5) & ((!\R3|Q0_imag[4]~25\) # (!\R2|Q0_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(5),
	datab => \R2|Q0_imag\(5),
	datad => VCC,
	cin => \R3|Q0_imag[4]~25\,
	combout => \R3|Q0_imag[5]~26_combout\,
	cout => \R3|Q0_imag[5]~27\);

-- Location: FF_X65_Y53_N11
\R3|Q0_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(5));

-- Location: LCCOMB_X69_Y51_N10
\R4|Q0_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[5]~26_combout\ = (\R3|Q2_imag\(5) & ((\R3|Q0_imag\(5) & (\R4|Q0_imag[4]~25\ & VCC)) # (!\R3|Q0_imag\(5) & (!\R4|Q0_imag[4]~25\)))) # (!\R3|Q2_imag\(5) & ((\R3|Q0_imag\(5) & (!\R4|Q0_imag[4]~25\)) # (!\R3|Q0_imag\(5) & ((\R4|Q0_imag[4]~25\) # 
-- (GND)))))
-- \R4|Q0_imag[5]~27\ = CARRY((\R3|Q2_imag\(5) & (!\R3|Q0_imag\(5) & !\R4|Q0_imag[4]~25\)) # (!\R3|Q2_imag\(5) & ((!\R4|Q0_imag[4]~25\) # (!\R3|Q0_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(5),
	datab => \R3|Q0_imag\(5),
	datad => VCC,
	cin => \R4|Q0_imag[4]~25\,
	combout => \R4|Q0_imag[5]~26_combout\,
	cout => \R4|Q0_imag[5]~27\);

-- Location: FF_X69_Y51_N11
\R4|Q0_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(5));

-- Location: LCCOMB_X69_Y49_N10
\R5|Q0_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[5]~26_combout\ = (\R4|Q4_imag\(5) & ((\R4|Q0_imag\(5) & (\R5|Q0_imag[4]~25\ & VCC)) # (!\R4|Q0_imag\(5) & (!\R5|Q0_imag[4]~25\)))) # (!\R4|Q4_imag\(5) & ((\R4|Q0_imag\(5) & (!\R5|Q0_imag[4]~25\)) # (!\R4|Q0_imag\(5) & ((\R5|Q0_imag[4]~25\) # 
-- (GND)))))
-- \R5|Q0_imag[5]~27\ = CARRY((\R4|Q4_imag\(5) & (!\R4|Q0_imag\(5) & !\R5|Q0_imag[4]~25\)) # (!\R4|Q4_imag\(5) & ((!\R5|Q0_imag[4]~25\) # (!\R4|Q0_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(5),
	datab => \R4|Q0_imag\(5),
	datad => VCC,
	cin => \R5|Q0_imag[4]~25\,
	combout => \R5|Q0_imag[5]~26_combout\,
	cout => \R5|Q0_imag[5]~27\);

-- Location: FF_X69_Y49_N11
\R5|Q0_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(5));

-- Location: LCCOMB_X67_Y49_N10
\OUT_COV|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~8_combout\ = (\R5|Q0_imag\(5) & (!\OUT_COV|Add0~7\ & VCC)) # (!\R5|Q0_imag\(5) & (\OUT_COV|Add0~7\ $ (GND)))
-- \OUT_COV|Add0~9\ = CARRY((!\R5|Q0_imag\(5) & !\OUT_COV|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add0~7\,
	combout => \OUT_COV|Add0~8_combout\,
	cout => \OUT_COV|Add0~9\);

-- Location: LCCOMB_X68_Y49_N24
\OUT_COV|O0_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[2]~2_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~8_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(2),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~8_combout\,
	combout => \OUT_COV|O0_imag[2]~2_combout\);

-- Location: FF_X68_Y49_N25
\R6|Q0_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(2));

-- Location: IOIBUF_X115_Y35_N15
\I3_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(6),
	o => \I3_imag[6]~input_o\);

-- Location: LCCOMB_X66_Y51_N20
\R1|Q3_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[6]~feeder_combout\ = \I3_imag[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_imag[6]~input_o\,
	combout => \R1|Q3_imag[6]~feeder_combout\);

-- Location: FF_X66_Y51_N21
\R1|Q3_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(6));

-- Location: LCCOMB_X67_Y51_N12
\R2|Q3_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[6]~28_combout\ = (\R2|Q3_imag[5]~27\ & ((\INV~input_o\ $ (\R1|Q3_imag\(6))))) # (!\R2|Q3_imag[5]~27\ & (\INV~input_o\ $ (\R1|Q3_imag\(6) $ (VCC))))
-- \R2|Q3_imag[6]~29\ = CARRY((!\R2|Q3_imag[5]~27\ & (\INV~input_o\ $ (\R1|Q3_imag\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(6),
	datad => VCC,
	cin => \R2|Q3_imag[5]~27\,
	combout => \R2|Q3_imag[6]~28_combout\,
	cout => \R2|Q3_imag[6]~29\);

-- Location: FF_X67_Y51_N13
\R2|Q3_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(6));

-- Location: IOIBUF_X29_Y73_N8
\I2_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(6),
	o => \I2_imag[6]~input_o\);

-- Location: LCCOMB_X58_Y53_N0
\R1|Q2_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[6]~feeder_combout\ = \I2_imag[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[6]~input_o\,
	combout => \R1|Q2_imag[6]~feeder_combout\);

-- Location: FF_X58_Y53_N1
\R1|Q2_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(6));

-- Location: LCCOMB_X68_Y53_N12
\R2|Q2_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[6]~28_combout\ = (\R2|Q2_imag[5]~27\ & ((\R1|Q2_imag\(6) $ (\INV~input_o\)))) # (!\R2|Q2_imag[5]~27\ & (\R1|Q2_imag\(6) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q2_imag[6]~29\ = CARRY((!\R2|Q2_imag[5]~27\ & (\R1|Q2_imag\(6) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q2_imag\(6),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q2_imag[5]~27\,
	combout => \R2|Q2_imag[6]~28_combout\,
	cout => \R2|Q2_imag[6]~29\);

-- Location: FF_X68_Y53_N13
\R2|Q2_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(6));

-- Location: LCCOMB_X68_Y51_N12
\R3|Q2_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[6]~28_combout\ = ((\R2|Q3_imag\(6) $ (\R2|Q2_imag\(6) $ (!\R3|Q2_imag[5]~27\)))) # (GND)
-- \R3|Q2_imag[6]~29\ = CARRY((\R2|Q3_imag\(6) & ((\R2|Q2_imag\(6)) # (!\R3|Q2_imag[5]~27\))) # (!\R2|Q3_imag\(6) & (\R2|Q2_imag\(6) & !\R3|Q2_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(6),
	datab => \R2|Q2_imag\(6),
	datad => VCC,
	cin => \R3|Q2_imag[5]~27\,
	combout => \R3|Q2_imag[6]~28_combout\,
	cout => \R3|Q2_imag[6]~29\);

-- Location: FF_X68_Y51_N13
\R3|Q2_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(6));

-- Location: IOIBUF_X0_Y67_N22
\I1_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(6),
	o => \I1_imag[6]~input_o\);

-- Location: LCCOMB_X61_Y53_N26
\R1|Q1_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[6]~feeder_combout\ = \I1_imag[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[6]~input_o\,
	combout => \R1|Q1_imag[6]~feeder_combout\);

-- Location: FF_X61_Y53_N27
\R1|Q1_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(6));

-- Location: LCCOMB_X62_Y53_N12
\R2|Q1_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[6]~28_combout\ = (\R2|Q1_imag[5]~27\ & ((\R1|Q1_imag\(6) $ (\INV~input_o\)))) # (!\R2|Q1_imag[5]~27\ & (\R1|Q1_imag\(6) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q1_imag[6]~29\ = CARRY((!\R2|Q1_imag[5]~27\ & (\R1|Q1_imag\(6) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q1_imag\(6),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q1_imag[5]~27\,
	combout => \R2|Q1_imag[6]~28_combout\,
	cout => \R2|Q1_imag[6]~29\);

-- Location: FF_X62_Y53_N13
\R2|Q1_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(6));

-- Location: IOIBUF_X58_Y73_N15
\I0_imag[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(6),
	o => \I0_imag[6]~input_o\);

-- Location: LCCOMB_X61_Y53_N20
\R1|Q0_imag[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[6]~feeder_combout\ = \I0_imag[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[6]~input_o\,
	combout => \R1|Q0_imag[6]~feeder_combout\);

-- Location: FF_X61_Y53_N21
\R1|Q0_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[6]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(6));

-- Location: LCCOMB_X66_Y53_N12
\R2|Q0_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[6]~28_combout\ = (\R2|Q0_imag[5]~27\ & ((\R1|Q0_imag\(6) $ (\INV~input_o\)))) # (!\R2|Q0_imag[5]~27\ & (\R1|Q0_imag\(6) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q0_imag[6]~29\ = CARRY((!\R2|Q0_imag[5]~27\ & (\R1|Q0_imag\(6) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q0_imag\(6),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q0_imag[5]~27\,
	combout => \R2|Q0_imag[6]~28_combout\,
	cout => \R2|Q0_imag[6]~29\);

-- Location: FF_X66_Y53_N13
\R2|Q0_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(6));

-- Location: LCCOMB_X65_Y53_N12
\R3|Q0_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[6]~28_combout\ = ((\R2|Q1_imag\(6) $ (\R2|Q0_imag\(6) $ (!\R3|Q0_imag[5]~27\)))) # (GND)
-- \R3|Q0_imag[6]~29\ = CARRY((\R2|Q1_imag\(6) & ((\R2|Q0_imag\(6)) # (!\R3|Q0_imag[5]~27\))) # (!\R2|Q1_imag\(6) & (\R2|Q0_imag\(6) & !\R3|Q0_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(6),
	datab => \R2|Q0_imag\(6),
	datad => VCC,
	cin => \R3|Q0_imag[5]~27\,
	combout => \R3|Q0_imag[6]~28_combout\,
	cout => \R3|Q0_imag[6]~29\);

-- Location: FF_X65_Y53_N13
\R3|Q0_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(6));

-- Location: LCCOMB_X69_Y51_N12
\R4|Q0_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[6]~28_combout\ = ((\R3|Q2_imag\(6) $ (\R3|Q0_imag\(6) $ (!\R4|Q0_imag[5]~27\)))) # (GND)
-- \R4|Q0_imag[6]~29\ = CARRY((\R3|Q2_imag\(6) & ((\R3|Q0_imag\(6)) # (!\R4|Q0_imag[5]~27\))) # (!\R3|Q2_imag\(6) & (\R3|Q0_imag\(6) & !\R4|Q0_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(6),
	datab => \R3|Q0_imag\(6),
	datad => VCC,
	cin => \R4|Q0_imag[5]~27\,
	combout => \R4|Q0_imag[6]~28_combout\,
	cout => \R4|Q0_imag[6]~29\);

-- Location: FF_X69_Y51_N13
\R4|Q0_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(6));

-- Location: LCCOMB_X73_Y51_N12
\R3|Q6_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[6]~28_combout\ = ((\R2|Q7_imag\(6) $ (\R2|Q6_imag\(6) $ (!\R3|Q6_imag[5]~27\)))) # (GND)
-- \R3|Q6_imag[6]~29\ = CARRY((\R2|Q7_imag\(6) & ((\R2|Q6_imag\(6)) # (!\R3|Q6_imag[5]~27\))) # (!\R2|Q7_imag\(6) & (\R2|Q6_imag\(6) & !\R3|Q6_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(6),
	datab => \R2|Q6_imag\(6),
	datad => VCC,
	cin => \R3|Q6_imag[5]~27\,
	combout => \R3|Q6_imag[6]~28_combout\,
	cout => \R3|Q6_imag[6]~29\);

-- Location: FF_X73_Y51_N13
\R3|Q6_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(6));

-- Location: LCCOMB_X73_Y50_N12
\R3|Q4_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[6]~28_combout\ = ((\R2|Q4_imag\(6) $ (\R2|Q5_imag\(6) $ (!\R3|Q4_imag[5]~27\)))) # (GND)
-- \R3|Q4_imag[6]~29\ = CARRY((\R2|Q4_imag\(6) & ((\R2|Q5_imag\(6)) # (!\R3|Q4_imag[5]~27\))) # (!\R2|Q4_imag\(6) & (\R2|Q5_imag\(6) & !\R3|Q4_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(6),
	datab => \R2|Q5_imag\(6),
	datad => VCC,
	cin => \R3|Q4_imag[5]~27\,
	combout => \R3|Q4_imag[6]~28_combout\,
	cout => \R3|Q4_imag[6]~29\);

-- Location: FF_X73_Y50_N13
\R3|Q4_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(6));

-- Location: LCCOMB_X73_Y49_N12
\R4|Q4_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[6]~28_combout\ = ((\R3|Q6_imag\(6) $ (\R3|Q4_imag\(6) $ (!\R4|Q4_imag[5]~27\)))) # (GND)
-- \R4|Q4_imag[6]~29\ = CARRY((\R3|Q6_imag\(6) & ((\R3|Q4_imag\(6)) # (!\R4|Q4_imag[5]~27\))) # (!\R3|Q6_imag\(6) & (\R3|Q4_imag\(6) & !\R4|Q4_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(6),
	datab => \R3|Q4_imag\(6),
	datad => VCC,
	cin => \R4|Q4_imag[5]~27\,
	combout => \R4|Q4_imag[6]~28_combout\,
	cout => \R4|Q4_imag[6]~29\);

-- Location: FF_X73_Y49_N13
\R4|Q4_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(6));

-- Location: LCCOMB_X69_Y49_N12
\R5|Q0_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[6]~28_combout\ = ((\R4|Q0_imag\(6) $ (\R4|Q4_imag\(6) $ (!\R5|Q0_imag[5]~27\)))) # (GND)
-- \R5|Q0_imag[6]~29\ = CARRY((\R4|Q0_imag\(6) & ((\R4|Q4_imag\(6)) # (!\R5|Q0_imag[5]~27\))) # (!\R4|Q0_imag\(6) & (\R4|Q4_imag\(6) & !\R5|Q0_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(6),
	datab => \R4|Q4_imag\(6),
	datad => VCC,
	cin => \R5|Q0_imag[5]~27\,
	combout => \R5|Q0_imag[6]~28_combout\,
	cout => \R5|Q0_imag[6]~29\);

-- Location: FF_X69_Y49_N13
\R5|Q0_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(6));

-- Location: LCCOMB_X67_Y49_N12
\OUT_COV|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~10_combout\ = (\R5|Q0_imag\(6) & ((\OUT_COV|Add0~9\) # (GND))) # (!\R5|Q0_imag\(6) & (!\OUT_COV|Add0~9\))
-- \OUT_COV|Add0~11\ = CARRY((\R5|Q0_imag\(6)) # (!\OUT_COV|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add0~9\,
	combout => \OUT_COV|Add0~10_combout\,
	cout => \OUT_COV|Add0~11\);

-- Location: LCCOMB_X68_Y49_N10
\OUT_COV|O0_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[3]~3_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~10_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(3),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~10_combout\,
	combout => \OUT_COV|O0_imag[3]~3_combout\);

-- Location: FF_X68_Y49_N11
\R6|Q0_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(3));

-- Location: LCCOMB_X73_Y51_N14
\R3|Q6_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[7]~30_combout\ = (\R2|Q7_imag\(7) & ((\R2|Q6_imag\(7) & (\R3|Q6_imag[6]~29\ & VCC)) # (!\R2|Q6_imag\(7) & (!\R3|Q6_imag[6]~29\)))) # (!\R2|Q7_imag\(7) & ((\R2|Q6_imag\(7) & (!\R3|Q6_imag[6]~29\)) # (!\R2|Q6_imag\(7) & ((\R3|Q6_imag[6]~29\) # 
-- (GND)))))
-- \R3|Q6_imag[7]~31\ = CARRY((\R2|Q7_imag\(7) & (!\R2|Q6_imag\(7) & !\R3|Q6_imag[6]~29\)) # (!\R2|Q7_imag\(7) & ((!\R3|Q6_imag[6]~29\) # (!\R2|Q6_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(7),
	datab => \R2|Q6_imag\(7),
	datad => VCC,
	cin => \R3|Q6_imag[6]~29\,
	combout => \R3|Q6_imag[7]~30_combout\,
	cout => \R3|Q6_imag[7]~31\);

-- Location: FF_X73_Y51_N15
\R3|Q6_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(7));

-- Location: LCCOMB_X73_Y50_N14
\R3|Q4_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[7]~30_combout\ = (\R2|Q5_imag\(7) & ((\R2|Q4_imag\(7) & (\R3|Q4_imag[6]~29\ & VCC)) # (!\R2|Q4_imag\(7) & (!\R3|Q4_imag[6]~29\)))) # (!\R2|Q5_imag\(7) & ((\R2|Q4_imag\(7) & (!\R3|Q4_imag[6]~29\)) # (!\R2|Q4_imag\(7) & ((\R3|Q4_imag[6]~29\) # 
-- (GND)))))
-- \R3|Q4_imag[7]~31\ = CARRY((\R2|Q5_imag\(7) & (!\R2|Q4_imag\(7) & !\R3|Q4_imag[6]~29\)) # (!\R2|Q5_imag\(7) & ((!\R3|Q4_imag[6]~29\) # (!\R2|Q4_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(7),
	datab => \R2|Q4_imag\(7),
	datad => VCC,
	cin => \R3|Q4_imag[6]~29\,
	combout => \R3|Q4_imag[7]~30_combout\,
	cout => \R3|Q4_imag[7]~31\);

-- Location: FF_X73_Y50_N15
\R3|Q4_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(7));

-- Location: LCCOMB_X73_Y49_N14
\R4|Q4_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[7]~30_combout\ = (\R3|Q6_imag\(7) & ((\R3|Q4_imag\(7) & (\R4|Q4_imag[6]~29\ & VCC)) # (!\R3|Q4_imag\(7) & (!\R4|Q4_imag[6]~29\)))) # (!\R3|Q6_imag\(7) & ((\R3|Q4_imag\(7) & (!\R4|Q4_imag[6]~29\)) # (!\R3|Q4_imag\(7) & ((\R4|Q4_imag[6]~29\) # 
-- (GND)))))
-- \R4|Q4_imag[7]~31\ = CARRY((\R3|Q6_imag\(7) & (!\R3|Q4_imag\(7) & !\R4|Q4_imag[6]~29\)) # (!\R3|Q6_imag\(7) & ((!\R4|Q4_imag[6]~29\) # (!\R3|Q4_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(7),
	datab => \R3|Q4_imag\(7),
	datad => VCC,
	cin => \R4|Q4_imag[6]~29\,
	combout => \R4|Q4_imag[7]~30_combout\,
	cout => \R4|Q4_imag[7]~31\);

-- Location: FF_X73_Y49_N15
\R4|Q4_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(7));

-- Location: IOIBUF_X62_Y0_N22
\I3_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(7),
	o => \I3_imag[7]~input_o\);

-- Location: LCCOMB_X63_Y51_N8
\R1|Q3_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[7]~feeder_combout\ = \I3_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[7]~input_o\,
	combout => \R1|Q3_imag[7]~feeder_combout\);

-- Location: FF_X63_Y51_N9
\R1|Q3_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(7));

-- Location: LCCOMB_X67_Y51_N14
\R2|Q3_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[7]~30_combout\ = (\R2|Q3_imag[6]~29\ & (\R1|Q3_imag\(7) $ ((!\INV~input_o\)))) # (!\R2|Q3_imag[6]~29\ & ((\R1|Q3_imag\(7) $ (\INV~input_o\)) # (GND)))
-- \R2|Q3_imag[7]~31\ = CARRY((\R1|Q3_imag\(7) $ (!\INV~input_o\)) # (!\R2|Q3_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q3_imag\(7),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q3_imag[6]~29\,
	combout => \R2|Q3_imag[7]~30_combout\,
	cout => \R2|Q3_imag[7]~31\);

-- Location: FF_X67_Y51_N15
\R2|Q3_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(7));

-- Location: IOIBUF_X58_Y73_N22
\I2_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(7),
	o => \I2_imag[7]~input_o\);

-- Location: LCCOMB_X61_Y53_N14
\R1|Q2_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[7]~feeder_combout\ = \I2_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[7]~input_o\,
	combout => \R1|Q2_imag[7]~feeder_combout\);

-- Location: FF_X61_Y53_N15
\R1|Q2_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(7));

-- Location: LCCOMB_X68_Y53_N14
\R2|Q2_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[7]~30_combout\ = (\R2|Q2_imag[6]~29\ & (\R1|Q2_imag\(7) $ ((!\INV~input_o\)))) # (!\R2|Q2_imag[6]~29\ & ((\R1|Q2_imag\(7) $ (\INV~input_o\)) # (GND)))
-- \R2|Q2_imag[7]~31\ = CARRY((\R1|Q2_imag\(7) $ (!\INV~input_o\)) # (!\R2|Q2_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q2_imag\(7),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q2_imag[6]~29\,
	combout => \R2|Q2_imag[7]~30_combout\,
	cout => \R2|Q2_imag[7]~31\);

-- Location: FF_X68_Y53_N15
\R2|Q2_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(7));

-- Location: LCCOMB_X68_Y51_N14
\R3|Q2_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[7]~30_combout\ = (\R2|Q3_imag\(7) & ((\R2|Q2_imag\(7) & (\R3|Q2_imag[6]~29\ & VCC)) # (!\R2|Q2_imag\(7) & (!\R3|Q2_imag[6]~29\)))) # (!\R2|Q3_imag\(7) & ((\R2|Q2_imag\(7) & (!\R3|Q2_imag[6]~29\)) # (!\R2|Q2_imag\(7) & ((\R3|Q2_imag[6]~29\) # 
-- (GND)))))
-- \R3|Q2_imag[7]~31\ = CARRY((\R2|Q3_imag\(7) & (!\R2|Q2_imag\(7) & !\R3|Q2_imag[6]~29\)) # (!\R2|Q3_imag\(7) & ((!\R3|Q2_imag[6]~29\) # (!\R2|Q2_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(7),
	datab => \R2|Q2_imag\(7),
	datad => VCC,
	cin => \R3|Q2_imag[6]~29\,
	combout => \R3|Q2_imag[7]~30_combout\,
	cout => \R3|Q2_imag[7]~31\);

-- Location: FF_X68_Y51_N15
\R3|Q2_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(7));

-- Location: IOIBUF_X35_Y73_N15
\I0_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(7),
	o => \I0_imag[7]~input_o\);

-- Location: LCCOMB_X61_Y53_N10
\R1|Q0_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[7]~feeder_combout\ = \I0_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[7]~input_o\,
	combout => \R1|Q0_imag[7]~feeder_combout\);

-- Location: FF_X61_Y53_N11
\R1|Q0_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(7));

-- Location: LCCOMB_X66_Y53_N14
\R2|Q0_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[7]~30_combout\ = (\R2|Q0_imag[6]~29\ & (\R1|Q0_imag\(7) $ ((!\INV~input_o\)))) # (!\R2|Q0_imag[6]~29\ & ((\R1|Q0_imag\(7) $ (\INV~input_o\)) # (GND)))
-- \R2|Q0_imag[7]~31\ = CARRY((\R1|Q0_imag\(7) $ (!\INV~input_o\)) # (!\R2|Q0_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q0_imag\(7),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q0_imag[6]~29\,
	combout => \R2|Q0_imag[7]~30_combout\,
	cout => \R2|Q0_imag[7]~31\);

-- Location: FF_X66_Y53_N15
\R2|Q0_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(7));

-- Location: IOIBUF_X33_Y73_N1
\I1_imag[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(7),
	o => \I1_imag[7]~input_o\);

-- Location: LCCOMB_X61_Y53_N16
\R1|Q1_imag[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[7]~feeder_combout\ = \I1_imag[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_imag[7]~input_o\,
	combout => \R1|Q1_imag[7]~feeder_combout\);

-- Location: FF_X61_Y53_N17
\R1|Q1_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[7]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(7));

-- Location: LCCOMB_X62_Y53_N14
\R2|Q1_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[7]~30_combout\ = (\R2|Q1_imag[6]~29\ & (\R1|Q1_imag\(7) $ ((!\INV~input_o\)))) # (!\R2|Q1_imag[6]~29\ & ((\R1|Q1_imag\(7) $ (\INV~input_o\)) # (GND)))
-- \R2|Q1_imag[7]~31\ = CARRY((\R1|Q1_imag\(7) $ (!\INV~input_o\)) # (!\R2|Q1_imag[6]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q1_imag\(7),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q1_imag[6]~29\,
	combout => \R2|Q1_imag[7]~30_combout\,
	cout => \R2|Q1_imag[7]~31\);

-- Location: FF_X62_Y53_N15
\R2|Q1_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(7));

-- Location: LCCOMB_X65_Y53_N14
\R3|Q0_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[7]~30_combout\ = (\R2|Q0_imag\(7) & ((\R2|Q1_imag\(7) & (\R3|Q0_imag[6]~29\ & VCC)) # (!\R2|Q1_imag\(7) & (!\R3|Q0_imag[6]~29\)))) # (!\R2|Q0_imag\(7) & ((\R2|Q1_imag\(7) & (!\R3|Q0_imag[6]~29\)) # (!\R2|Q1_imag\(7) & ((\R3|Q0_imag[6]~29\) # 
-- (GND)))))
-- \R3|Q0_imag[7]~31\ = CARRY((\R2|Q0_imag\(7) & (!\R2|Q1_imag\(7) & !\R3|Q0_imag[6]~29\)) # (!\R2|Q0_imag\(7) & ((!\R3|Q0_imag[6]~29\) # (!\R2|Q1_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(7),
	datab => \R2|Q1_imag\(7),
	datad => VCC,
	cin => \R3|Q0_imag[6]~29\,
	combout => \R3|Q0_imag[7]~30_combout\,
	cout => \R3|Q0_imag[7]~31\);

-- Location: FF_X65_Y53_N15
\R3|Q0_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(7));

-- Location: LCCOMB_X69_Y51_N14
\R4|Q0_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[7]~30_combout\ = (\R3|Q2_imag\(7) & ((\R3|Q0_imag\(7) & (\R4|Q0_imag[6]~29\ & VCC)) # (!\R3|Q0_imag\(7) & (!\R4|Q0_imag[6]~29\)))) # (!\R3|Q2_imag\(7) & ((\R3|Q0_imag\(7) & (!\R4|Q0_imag[6]~29\)) # (!\R3|Q0_imag\(7) & ((\R4|Q0_imag[6]~29\) # 
-- (GND)))))
-- \R4|Q0_imag[7]~31\ = CARRY((\R3|Q2_imag\(7) & (!\R3|Q0_imag\(7) & !\R4|Q0_imag[6]~29\)) # (!\R3|Q2_imag\(7) & ((!\R4|Q0_imag[6]~29\) # (!\R3|Q0_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(7),
	datab => \R3|Q0_imag\(7),
	datad => VCC,
	cin => \R4|Q0_imag[6]~29\,
	combout => \R4|Q0_imag[7]~30_combout\,
	cout => \R4|Q0_imag[7]~31\);

-- Location: FF_X69_Y51_N15
\R4|Q0_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(7));

-- Location: LCCOMB_X69_Y49_N14
\R5|Q0_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[7]~30_combout\ = (\R4|Q4_imag\(7) & ((\R4|Q0_imag\(7) & (\R5|Q0_imag[6]~29\ & VCC)) # (!\R4|Q0_imag\(7) & (!\R5|Q0_imag[6]~29\)))) # (!\R4|Q4_imag\(7) & ((\R4|Q0_imag\(7) & (!\R5|Q0_imag[6]~29\)) # (!\R4|Q0_imag\(7) & ((\R5|Q0_imag[6]~29\) # 
-- (GND)))))
-- \R5|Q0_imag[7]~31\ = CARRY((\R4|Q4_imag\(7) & (!\R4|Q0_imag\(7) & !\R5|Q0_imag[6]~29\)) # (!\R4|Q4_imag\(7) & ((!\R5|Q0_imag[6]~29\) # (!\R4|Q0_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(7),
	datab => \R4|Q0_imag\(7),
	datad => VCC,
	cin => \R5|Q0_imag[6]~29\,
	combout => \R5|Q0_imag[7]~30_combout\,
	cout => \R5|Q0_imag[7]~31\);

-- Location: FF_X69_Y49_N15
\R5|Q0_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(7));

-- Location: LCCOMB_X67_Y49_N14
\OUT_COV|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~12_combout\ = (\R5|Q0_imag\(7) & (!\OUT_COV|Add0~11\ & VCC)) # (!\R5|Q0_imag\(7) & (\OUT_COV|Add0~11\ $ (GND)))
-- \OUT_COV|Add0~13\ = CARRY((!\R5|Q0_imag\(7) & !\OUT_COV|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add0~11\,
	combout => \OUT_COV|Add0~12_combout\,
	cout => \OUT_COV|Add0~13\);

-- Location: LCCOMB_X68_Y49_N4
\OUT_COV|O0_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[4]~4_combout\ = (\INV~input_o\ & (\OUT_COV|Add0~12_combout\)) # (!\INV~input_o\ & ((\R5|Q0_imag\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add0~12_combout\,
	datac => \INV~input_o\,
	datad => \R5|Q0_imag\(4),
	combout => \OUT_COV|O0_imag[4]~4_combout\);

-- Location: FF_X68_Y49_N5
\R6|Q0_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(4));

-- Location: IOIBUF_X0_Y57_N15
\I1_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(8),
	o => \I1_imag[8]~input_o\);

-- Location: LCCOMB_X61_Y53_N6
\R1|Q1_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[8]~feeder_combout\ = \I1_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[8]~input_o\,
	combout => \R1|Q1_imag[8]~feeder_combout\);

-- Location: FF_X61_Y53_N7
\R1|Q1_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(8));

-- Location: LCCOMB_X62_Y53_N16
\R2|Q1_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[8]~32_combout\ = (\R2|Q1_imag[7]~31\ & ((\INV~input_o\ $ (\R1|Q1_imag\(8))))) # (!\R2|Q1_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q1_imag\(8) $ (VCC))))
-- \R2|Q1_imag[8]~33\ = CARRY((!\R2|Q1_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q1_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q1_imag\(8),
	datad => VCC,
	cin => \R2|Q1_imag[7]~31\,
	combout => \R2|Q1_imag[8]~32_combout\,
	cout => \R2|Q1_imag[8]~33\);

-- Location: FF_X62_Y53_N17
\R2|Q1_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(8));

-- Location: IOIBUF_X0_Y53_N1
\I0_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(8),
	o => \I0_imag[8]~input_o\);

-- Location: LCCOMB_X67_Y53_N10
\R1|Q0_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[8]~feeder_combout\ = \I0_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[8]~input_o\,
	combout => \R1|Q0_imag[8]~feeder_combout\);

-- Location: FF_X67_Y53_N11
\R1|Q0_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(8));

-- Location: LCCOMB_X66_Y53_N16
\R2|Q0_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[8]~32_combout\ = (\R2|Q0_imag[7]~31\ & ((\INV~input_o\ $ (\R1|Q0_imag\(8))))) # (!\R2|Q0_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q0_imag\(8) $ (VCC))))
-- \R2|Q0_imag[8]~33\ = CARRY((!\R2|Q0_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q0_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q0_imag\(8),
	datad => VCC,
	cin => \R2|Q0_imag[7]~31\,
	combout => \R2|Q0_imag[8]~32_combout\,
	cout => \R2|Q0_imag[8]~33\);

-- Location: FF_X66_Y53_N17
\R2|Q0_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(8));

-- Location: LCCOMB_X65_Y53_N16
\R3|Q0_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[8]~32_combout\ = ((\R2|Q1_imag\(8) $ (\R2|Q0_imag\(8) $ (!\R3|Q0_imag[7]~31\)))) # (GND)
-- \R3|Q0_imag[8]~33\ = CARRY((\R2|Q1_imag\(8) & ((\R2|Q0_imag\(8)) # (!\R3|Q0_imag[7]~31\))) # (!\R2|Q1_imag\(8) & (\R2|Q0_imag\(8) & !\R3|Q0_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(8),
	datab => \R2|Q0_imag\(8),
	datad => VCC,
	cin => \R3|Q0_imag[7]~31\,
	combout => \R3|Q0_imag[8]~32_combout\,
	cout => \R3|Q0_imag[8]~33\);

-- Location: FF_X65_Y53_N17
\R3|Q0_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(8));

-- Location: IOIBUF_X35_Y73_N22
\I3_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(8),
	o => \I3_imag[8]~input_o\);

-- Location: LCCOMB_X63_Y51_N2
\R1|Q3_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[8]~feeder_combout\ = \I3_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[8]~input_o\,
	combout => \R1|Q3_imag[8]~feeder_combout\);

-- Location: FF_X63_Y51_N3
\R1|Q3_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(8));

-- Location: LCCOMB_X67_Y51_N16
\R2|Q3_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[8]~32_combout\ = (\R2|Q3_imag[7]~31\ & ((\INV~input_o\ $ (\R1|Q3_imag\(8))))) # (!\R2|Q3_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q3_imag\(8) $ (VCC))))
-- \R2|Q3_imag[8]~33\ = CARRY((!\R2|Q3_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q3_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(8),
	datad => VCC,
	cin => \R2|Q3_imag[7]~31\,
	combout => \R2|Q3_imag[8]~32_combout\,
	cout => \R2|Q3_imag[8]~33\);

-- Location: FF_X67_Y51_N17
\R2|Q3_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(8));

-- Location: IOIBUF_X11_Y73_N15
\I2_imag[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(8),
	o => \I2_imag[8]~input_o\);

-- Location: LCCOMB_X61_Y53_N28
\R1|Q2_imag[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[8]~feeder_combout\ = \I2_imag[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[8]~input_o\,
	combout => \R1|Q2_imag[8]~feeder_combout\);

-- Location: FF_X61_Y53_N29
\R1|Q2_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[8]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(8));

-- Location: LCCOMB_X68_Y53_N16
\R2|Q2_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[8]~32_combout\ = (\R2|Q2_imag[7]~31\ & ((\INV~input_o\ $ (\R1|Q2_imag\(8))))) # (!\R2|Q2_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q2_imag\(8) $ (VCC))))
-- \R2|Q2_imag[8]~33\ = CARRY((!\R2|Q2_imag[7]~31\ & (\INV~input_o\ $ (\R1|Q2_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q2_imag\(8),
	datad => VCC,
	cin => \R2|Q2_imag[7]~31\,
	combout => \R2|Q2_imag[8]~32_combout\,
	cout => \R2|Q2_imag[8]~33\);

-- Location: FF_X68_Y53_N17
\R2|Q2_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(8));

-- Location: LCCOMB_X68_Y51_N16
\R3|Q2_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[8]~32_combout\ = ((\R2|Q3_imag\(8) $ (\R2|Q2_imag\(8) $ (!\R3|Q2_imag[7]~31\)))) # (GND)
-- \R3|Q2_imag[8]~33\ = CARRY((\R2|Q3_imag\(8) & ((\R2|Q2_imag\(8)) # (!\R3|Q2_imag[7]~31\))) # (!\R2|Q3_imag\(8) & (\R2|Q2_imag\(8) & !\R3|Q2_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(8),
	datab => \R2|Q2_imag\(8),
	datad => VCC,
	cin => \R3|Q2_imag[7]~31\,
	combout => \R3|Q2_imag[8]~32_combout\,
	cout => \R3|Q2_imag[8]~33\);

-- Location: FF_X68_Y51_N17
\R3|Q2_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(8));

-- Location: LCCOMB_X69_Y51_N16
\R4|Q0_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[8]~32_combout\ = ((\R3|Q0_imag\(8) $ (\R3|Q2_imag\(8) $ (!\R4|Q0_imag[7]~31\)))) # (GND)
-- \R4|Q0_imag[8]~33\ = CARRY((\R3|Q0_imag\(8) & ((\R3|Q2_imag\(8)) # (!\R4|Q0_imag[7]~31\))) # (!\R3|Q0_imag\(8) & (\R3|Q2_imag\(8) & !\R4|Q0_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(8),
	datab => \R3|Q2_imag\(8),
	datad => VCC,
	cin => \R4|Q0_imag[7]~31\,
	combout => \R4|Q0_imag[8]~32_combout\,
	cout => \R4|Q0_imag[8]~33\);

-- Location: FF_X69_Y51_N17
\R4|Q0_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(8));

-- Location: LCCOMB_X73_Y50_N16
\R3|Q4_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[8]~32_combout\ = ((\R2|Q5_imag\(8) $ (\R2|Q4_imag\(8) $ (!\R3|Q4_imag[7]~31\)))) # (GND)
-- \R3|Q4_imag[8]~33\ = CARRY((\R2|Q5_imag\(8) & ((\R2|Q4_imag\(8)) # (!\R3|Q4_imag[7]~31\))) # (!\R2|Q5_imag\(8) & (\R2|Q4_imag\(8) & !\R3|Q4_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(8),
	datab => \R2|Q4_imag\(8),
	datad => VCC,
	cin => \R3|Q4_imag[7]~31\,
	combout => \R3|Q4_imag[8]~32_combout\,
	cout => \R3|Q4_imag[8]~33\);

-- Location: FF_X73_Y50_N17
\R3|Q4_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(8));

-- Location: LCCOMB_X73_Y51_N16
\R3|Q6_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[8]~32_combout\ = ((\R2|Q7_imag\(8) $ (\R2|Q6_imag\(8) $ (!\R3|Q6_imag[7]~31\)))) # (GND)
-- \R3|Q6_imag[8]~33\ = CARRY((\R2|Q7_imag\(8) & ((\R2|Q6_imag\(8)) # (!\R3|Q6_imag[7]~31\))) # (!\R2|Q7_imag\(8) & (\R2|Q6_imag\(8) & !\R3|Q6_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(8),
	datab => \R2|Q6_imag\(8),
	datad => VCC,
	cin => \R3|Q6_imag[7]~31\,
	combout => \R3|Q6_imag[8]~32_combout\,
	cout => \R3|Q6_imag[8]~33\);

-- Location: FF_X73_Y51_N17
\R3|Q6_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(8));

-- Location: LCCOMB_X73_Y49_N16
\R4|Q4_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[8]~32_combout\ = ((\R3|Q4_imag\(8) $ (\R3|Q6_imag\(8) $ (!\R4|Q4_imag[7]~31\)))) # (GND)
-- \R4|Q4_imag[8]~33\ = CARRY((\R3|Q4_imag\(8) & ((\R3|Q6_imag\(8)) # (!\R4|Q4_imag[7]~31\))) # (!\R3|Q4_imag\(8) & (\R3|Q6_imag\(8) & !\R4|Q4_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(8),
	datab => \R3|Q6_imag\(8),
	datad => VCC,
	cin => \R4|Q4_imag[7]~31\,
	combout => \R4|Q4_imag[8]~32_combout\,
	cout => \R4|Q4_imag[8]~33\);

-- Location: FF_X73_Y49_N17
\R4|Q4_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(8));

-- Location: LCCOMB_X69_Y49_N16
\R5|Q0_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[8]~32_combout\ = ((\R4|Q0_imag\(8) $ (\R4|Q4_imag\(8) $ (!\R5|Q0_imag[7]~31\)))) # (GND)
-- \R5|Q0_imag[8]~33\ = CARRY((\R4|Q0_imag\(8) & ((\R4|Q4_imag\(8)) # (!\R5|Q0_imag[7]~31\))) # (!\R4|Q0_imag\(8) & (\R4|Q4_imag\(8) & !\R5|Q0_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(8),
	datab => \R4|Q4_imag\(8),
	datad => VCC,
	cin => \R5|Q0_imag[7]~31\,
	combout => \R5|Q0_imag[8]~32_combout\,
	cout => \R5|Q0_imag[8]~33\);

-- Location: FF_X69_Y49_N17
\R5|Q0_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(8));

-- Location: LCCOMB_X67_Y49_N16
\OUT_COV|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~14_combout\ = (\R5|Q0_imag\(8) & ((\OUT_COV|Add0~13\) # (GND))) # (!\R5|Q0_imag\(8) & (!\OUT_COV|Add0~13\))
-- \OUT_COV|Add0~15\ = CARRY((\R5|Q0_imag\(8)) # (!\OUT_COV|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add0~13\,
	combout => \OUT_COV|Add0~14_combout\,
	cout => \OUT_COV|Add0~15\);

-- Location: LCCOMB_X68_Y49_N6
\OUT_COV|O0_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[5]~5_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~14_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q0_imag\(5),
	datac => \OUT_COV|Add0~14_combout\,
	combout => \OUT_COV|O0_imag[5]~5_combout\);

-- Location: FF_X68_Y49_N7
\R6|Q0_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(5));

-- Location: LCCOMB_X73_Y50_N18
\R3|Q4_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[9]~34_combout\ = (\R2|Q4_imag\(9) & ((\R2|Q5_imag\(9) & (\R3|Q4_imag[8]~33\ & VCC)) # (!\R2|Q5_imag\(9) & (!\R3|Q4_imag[8]~33\)))) # (!\R2|Q4_imag\(9) & ((\R2|Q5_imag\(9) & (!\R3|Q4_imag[8]~33\)) # (!\R2|Q5_imag\(9) & ((\R3|Q4_imag[8]~33\) # 
-- (GND)))))
-- \R3|Q4_imag[9]~35\ = CARRY((\R2|Q4_imag\(9) & (!\R2|Q5_imag\(9) & !\R3|Q4_imag[8]~33\)) # (!\R2|Q4_imag\(9) & ((!\R3|Q4_imag[8]~33\) # (!\R2|Q5_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(9),
	datab => \R2|Q5_imag\(9),
	datad => VCC,
	cin => \R3|Q4_imag[8]~33\,
	combout => \R3|Q4_imag[9]~34_combout\,
	cout => \R3|Q4_imag[9]~35\);

-- Location: FF_X73_Y50_N19
\R3|Q4_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(9));

-- Location: LCCOMB_X73_Y51_N18
\R3|Q6_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[9]~34_combout\ = (\R2|Q7_imag\(9) & ((\R2|Q6_imag\(9) & (\R3|Q6_imag[8]~33\ & VCC)) # (!\R2|Q6_imag\(9) & (!\R3|Q6_imag[8]~33\)))) # (!\R2|Q7_imag\(9) & ((\R2|Q6_imag\(9) & (!\R3|Q6_imag[8]~33\)) # (!\R2|Q6_imag\(9) & ((\R3|Q6_imag[8]~33\) # 
-- (GND)))))
-- \R3|Q6_imag[9]~35\ = CARRY((\R2|Q7_imag\(9) & (!\R2|Q6_imag\(9) & !\R3|Q6_imag[8]~33\)) # (!\R2|Q7_imag\(9) & ((!\R3|Q6_imag[8]~33\) # (!\R2|Q6_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(9),
	datab => \R2|Q6_imag\(9),
	datad => VCC,
	cin => \R3|Q6_imag[8]~33\,
	combout => \R3|Q6_imag[9]~34_combout\,
	cout => \R3|Q6_imag[9]~35\);

-- Location: FF_X73_Y51_N19
\R3|Q6_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(9));

-- Location: LCCOMB_X73_Y49_N18
\R4|Q4_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[9]~34_combout\ = (\R3|Q4_imag\(9) & ((\R3|Q6_imag\(9) & (\R4|Q4_imag[8]~33\ & VCC)) # (!\R3|Q6_imag\(9) & (!\R4|Q4_imag[8]~33\)))) # (!\R3|Q4_imag\(9) & ((\R3|Q6_imag\(9) & (!\R4|Q4_imag[8]~33\)) # (!\R3|Q6_imag\(9) & ((\R4|Q4_imag[8]~33\) # 
-- (GND)))))
-- \R4|Q4_imag[9]~35\ = CARRY((\R3|Q4_imag\(9) & (!\R3|Q6_imag\(9) & !\R4|Q4_imag[8]~33\)) # (!\R3|Q4_imag\(9) & ((!\R4|Q4_imag[8]~33\) # (!\R3|Q6_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(9),
	datab => \R3|Q6_imag\(9),
	datad => VCC,
	cin => \R4|Q4_imag[8]~33\,
	combout => \R4|Q4_imag[9]~34_combout\,
	cout => \R4|Q4_imag[9]~35\);

-- Location: FF_X73_Y49_N19
\R4|Q4_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(9));

-- Location: IOIBUF_X94_Y73_N8
\I1_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(9),
	o => \I1_imag[9]~input_o\);

-- Location: LCCOMB_X70_Y53_N12
\R1|Q1_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[9]~feeder_combout\ = \I1_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[9]~input_o\,
	combout => \R1|Q1_imag[9]~feeder_combout\);

-- Location: FF_X70_Y53_N13
\R1|Q1_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(9));

-- Location: LCCOMB_X62_Y53_N18
\R2|Q1_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[9]~34_combout\ = (\R2|Q1_imag[8]~33\ & (\INV~input_o\ $ ((!\R1|Q1_imag\(9))))) # (!\R2|Q1_imag[8]~33\ & ((\INV~input_o\ $ (\R1|Q1_imag\(9))) # (GND)))
-- \R2|Q1_imag[9]~35\ = CARRY((\INV~input_o\ $ (!\R1|Q1_imag\(9))) # (!\R2|Q1_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q1_imag\(9),
	datad => VCC,
	cin => \R2|Q1_imag[8]~33\,
	combout => \R2|Q1_imag[9]~34_combout\,
	cout => \R2|Q1_imag[9]~35\);

-- Location: FF_X62_Y53_N19
\R2|Q1_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(9));

-- Location: IOIBUF_X67_Y73_N8
\I0_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(9),
	o => \I0_imag[9]~input_o\);

-- Location: LCCOMB_X67_Y53_N4
\R1|Q0_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[9]~feeder_combout\ = \I0_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[9]~input_o\,
	combout => \R1|Q0_imag[9]~feeder_combout\);

-- Location: FF_X67_Y53_N5
\R1|Q0_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(9));

-- Location: LCCOMB_X66_Y53_N18
\R2|Q0_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[9]~34_combout\ = (\R2|Q0_imag[8]~33\ & (\R1|Q0_imag\(9) $ ((!\INV~input_o\)))) # (!\R2|Q0_imag[8]~33\ & ((\R1|Q0_imag\(9) $ (\INV~input_o\)) # (GND)))
-- \R2|Q0_imag[9]~35\ = CARRY((\R1|Q0_imag\(9) $ (!\INV~input_o\)) # (!\R2|Q0_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q0_imag\(9),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q0_imag[8]~33\,
	combout => \R2|Q0_imag[9]~34_combout\,
	cout => \R2|Q0_imag[9]~35\);

-- Location: FF_X66_Y53_N19
\R2|Q0_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(9));

-- Location: LCCOMB_X65_Y53_N18
\R3|Q0_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[9]~34_combout\ = (\R2|Q1_imag\(9) & ((\R2|Q0_imag\(9) & (\R3|Q0_imag[8]~33\ & VCC)) # (!\R2|Q0_imag\(9) & (!\R3|Q0_imag[8]~33\)))) # (!\R2|Q1_imag\(9) & ((\R2|Q0_imag\(9) & (!\R3|Q0_imag[8]~33\)) # (!\R2|Q0_imag\(9) & ((\R3|Q0_imag[8]~33\) # 
-- (GND)))))
-- \R3|Q0_imag[9]~35\ = CARRY((\R2|Q1_imag\(9) & (!\R2|Q0_imag\(9) & !\R3|Q0_imag[8]~33\)) # (!\R2|Q1_imag\(9) & ((!\R3|Q0_imag[8]~33\) # (!\R2|Q0_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(9),
	datab => \R2|Q0_imag\(9),
	datad => VCC,
	cin => \R3|Q0_imag[8]~33\,
	combout => \R3|Q0_imag[9]~34_combout\,
	cout => \R3|Q0_imag[9]~35\);

-- Location: FF_X65_Y53_N19
\R3|Q0_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(9));

-- Location: IOIBUF_X81_Y73_N1
\I2_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(9),
	o => \I2_imag[9]~input_o\);

-- Location: LCCOMB_X69_Y53_N10
\R1|Q2_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[9]~feeder_combout\ = \I2_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[9]~input_o\,
	combout => \R1|Q2_imag[9]~feeder_combout\);

-- Location: FF_X69_Y53_N11
\R1|Q2_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(9));

-- Location: LCCOMB_X68_Y53_N18
\R2|Q2_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[9]~34_combout\ = (\R2|Q2_imag[8]~33\ & (\INV~input_o\ $ ((!\R1|Q2_imag\(9))))) # (!\R2|Q2_imag[8]~33\ & ((\INV~input_o\ $ (\R1|Q2_imag\(9))) # (GND)))
-- \R2|Q2_imag[9]~35\ = CARRY((\INV~input_o\ $ (!\R1|Q2_imag\(9))) # (!\R2|Q2_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q2_imag\(9),
	datad => VCC,
	cin => \R2|Q2_imag[8]~33\,
	combout => \R2|Q2_imag[9]~34_combout\,
	cout => \R2|Q2_imag[9]~35\);

-- Location: FF_X68_Y53_N19
\R2|Q2_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(9));

-- Location: IOIBUF_X100_Y0_N22
\I3_imag[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(9),
	o => \I3_imag[9]~input_o\);

-- Location: LCCOMB_X72_Y48_N12
\R1|Q3_imag[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[9]~feeder_combout\ = \I3_imag[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[9]~input_o\,
	combout => \R1|Q3_imag[9]~feeder_combout\);

-- Location: FF_X72_Y48_N13
\R1|Q3_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[9]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(9));

-- Location: LCCOMB_X67_Y51_N18
\R2|Q3_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[9]~34_combout\ = (\R2|Q3_imag[8]~33\ & (\INV~input_o\ $ ((!\R1|Q3_imag\(9))))) # (!\R2|Q3_imag[8]~33\ & ((\INV~input_o\ $ (\R1|Q3_imag\(9))) # (GND)))
-- \R2|Q3_imag[9]~35\ = CARRY((\INV~input_o\ $ (!\R1|Q3_imag\(9))) # (!\R2|Q3_imag[8]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(9),
	datad => VCC,
	cin => \R2|Q3_imag[8]~33\,
	combout => \R2|Q3_imag[9]~34_combout\,
	cout => \R2|Q3_imag[9]~35\);

-- Location: FF_X67_Y51_N19
\R2|Q3_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(9));

-- Location: LCCOMB_X68_Y51_N18
\R3|Q2_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[9]~34_combout\ = (\R2|Q2_imag\(9) & ((\R2|Q3_imag\(9) & (\R3|Q2_imag[8]~33\ & VCC)) # (!\R2|Q3_imag\(9) & (!\R3|Q2_imag[8]~33\)))) # (!\R2|Q2_imag\(9) & ((\R2|Q3_imag\(9) & (!\R3|Q2_imag[8]~33\)) # (!\R2|Q3_imag\(9) & ((\R3|Q2_imag[8]~33\) # 
-- (GND)))))
-- \R3|Q2_imag[9]~35\ = CARRY((\R2|Q2_imag\(9) & (!\R2|Q3_imag\(9) & !\R3|Q2_imag[8]~33\)) # (!\R2|Q2_imag\(9) & ((!\R3|Q2_imag[8]~33\) # (!\R2|Q3_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(9),
	datab => \R2|Q3_imag\(9),
	datad => VCC,
	cin => \R3|Q2_imag[8]~33\,
	combout => \R3|Q2_imag[9]~34_combout\,
	cout => \R3|Q2_imag[9]~35\);

-- Location: FF_X68_Y51_N19
\R3|Q2_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(9));

-- Location: LCCOMB_X69_Y51_N18
\R4|Q0_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[9]~34_combout\ = (\R3|Q0_imag\(9) & ((\R3|Q2_imag\(9) & (\R4|Q0_imag[8]~33\ & VCC)) # (!\R3|Q2_imag\(9) & (!\R4|Q0_imag[8]~33\)))) # (!\R3|Q0_imag\(9) & ((\R3|Q2_imag\(9) & (!\R4|Q0_imag[8]~33\)) # (!\R3|Q2_imag\(9) & ((\R4|Q0_imag[8]~33\) # 
-- (GND)))))
-- \R4|Q0_imag[9]~35\ = CARRY((\R3|Q0_imag\(9) & (!\R3|Q2_imag\(9) & !\R4|Q0_imag[8]~33\)) # (!\R3|Q0_imag\(9) & ((!\R4|Q0_imag[8]~33\) # (!\R3|Q2_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(9),
	datab => \R3|Q2_imag\(9),
	datad => VCC,
	cin => \R4|Q0_imag[8]~33\,
	combout => \R4|Q0_imag[9]~34_combout\,
	cout => \R4|Q0_imag[9]~35\);

-- Location: FF_X69_Y51_N19
\R4|Q0_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(9));

-- Location: LCCOMB_X69_Y49_N18
\R5|Q0_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[9]~34_combout\ = (\R4|Q4_imag\(9) & ((\R4|Q0_imag\(9) & (\R5|Q0_imag[8]~33\ & VCC)) # (!\R4|Q0_imag\(9) & (!\R5|Q0_imag[8]~33\)))) # (!\R4|Q4_imag\(9) & ((\R4|Q0_imag\(9) & (!\R5|Q0_imag[8]~33\)) # (!\R4|Q0_imag\(9) & ((\R5|Q0_imag[8]~33\) # 
-- (GND)))))
-- \R5|Q0_imag[9]~35\ = CARRY((\R4|Q4_imag\(9) & (!\R4|Q0_imag\(9) & !\R5|Q0_imag[8]~33\)) # (!\R4|Q4_imag\(9) & ((!\R5|Q0_imag[8]~33\) # (!\R4|Q0_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(9),
	datab => \R4|Q0_imag\(9),
	datad => VCC,
	cin => \R5|Q0_imag[8]~33\,
	combout => \R5|Q0_imag[9]~34_combout\,
	cout => \R5|Q0_imag[9]~35\);

-- Location: FF_X69_Y49_N19
\R5|Q0_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(9));

-- Location: LCCOMB_X67_Y49_N18
\OUT_COV|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~16_combout\ = (\R5|Q0_imag\(9) & (!\OUT_COV|Add0~15\ & VCC)) # (!\R5|Q0_imag\(9) & (\OUT_COV|Add0~15\ $ (GND)))
-- \OUT_COV|Add0~17\ = CARRY((!\R5|Q0_imag\(9) & !\OUT_COV|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add0~15\,
	combout => \OUT_COV|Add0~16_combout\,
	cout => \OUT_COV|Add0~17\);

-- Location: LCCOMB_X66_Y49_N30
\OUT_COV|O0_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~16_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(6),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~16_combout\,
	combout => \OUT_COV|O0_imag[6]~6_combout\);

-- Location: FF_X66_Y49_N31
\R6|Q0_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(6));

-- Location: LCCOMB_X73_Y50_N20
\R3|Q4_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[10]~36_combout\ = ((\R2|Q5_imag\(10) $ (\R2|Q4_imag\(10) $ (!\R3|Q4_imag[9]~35\)))) # (GND)
-- \R3|Q4_imag[10]~37\ = CARRY((\R2|Q5_imag\(10) & ((\R2|Q4_imag\(10)) # (!\R3|Q4_imag[9]~35\))) # (!\R2|Q5_imag\(10) & (\R2|Q4_imag\(10) & !\R3|Q4_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(10),
	datab => \R2|Q4_imag\(10),
	datad => VCC,
	cin => \R3|Q4_imag[9]~35\,
	combout => \R3|Q4_imag[10]~36_combout\,
	cout => \R3|Q4_imag[10]~37\);

-- Location: FF_X73_Y50_N21
\R3|Q4_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(10));

-- Location: LCCOMB_X73_Y51_N20
\R3|Q6_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[10]~36_combout\ = ((\R2|Q6_imag\(10) $ (\R2|Q7_imag\(10) $ (!\R3|Q6_imag[9]~35\)))) # (GND)
-- \R3|Q6_imag[10]~37\ = CARRY((\R2|Q6_imag\(10) & ((\R2|Q7_imag\(10)) # (!\R3|Q6_imag[9]~35\))) # (!\R2|Q6_imag\(10) & (\R2|Q7_imag\(10) & !\R3|Q6_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(10),
	datab => \R2|Q7_imag\(10),
	datad => VCC,
	cin => \R3|Q6_imag[9]~35\,
	combout => \R3|Q6_imag[10]~36_combout\,
	cout => \R3|Q6_imag[10]~37\);

-- Location: FF_X73_Y51_N21
\R3|Q6_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(10));

-- Location: LCCOMB_X73_Y49_N20
\R4|Q4_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[10]~36_combout\ = ((\R3|Q4_imag\(10) $ (\R3|Q6_imag\(10) $ (!\R4|Q4_imag[9]~35\)))) # (GND)
-- \R4|Q4_imag[10]~37\ = CARRY((\R3|Q4_imag\(10) & ((\R3|Q6_imag\(10)) # (!\R4|Q4_imag[9]~35\))) # (!\R3|Q4_imag\(10) & (\R3|Q6_imag\(10) & !\R4|Q4_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(10),
	datab => \R3|Q6_imag\(10),
	datad => VCC,
	cin => \R4|Q4_imag[9]~35\,
	combout => \R4|Q4_imag[10]~36_combout\,
	cout => \R4|Q4_imag[10]~37\);

-- Location: FF_X73_Y49_N21
\R4|Q4_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(10));

-- Location: IOIBUF_X87_Y73_N22
\I1_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(10),
	o => \I1_imag[10]~input_o\);

-- Location: LCCOMB_X61_Y53_N4
\R1|Q1_imag[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[10]~feeder_combout\ = \I1_imag[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_imag[10]~input_o\,
	combout => \R1|Q1_imag[10]~feeder_combout\);

-- Location: FF_X61_Y53_N5
\R1|Q1_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(10));

-- Location: LCCOMB_X62_Y53_N20
\R2|Q1_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[10]~36_combout\ = (\R2|Q1_imag[9]~35\ & ((\INV~input_o\ $ (\R1|Q1_imag\(10))))) # (!\R2|Q1_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q1_imag\(10) $ (VCC))))
-- \R2|Q1_imag[10]~37\ = CARRY((!\R2|Q1_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q1_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q1_imag\(10),
	datad => VCC,
	cin => \R2|Q1_imag[9]~35\,
	combout => \R2|Q1_imag[10]~36_combout\,
	cout => \R2|Q1_imag[10]~37\);

-- Location: FF_X62_Y53_N21
\R2|Q1_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(10));

-- Location: IOIBUF_X111_Y0_N1
\I0_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(10),
	o => \I0_imag[10]~input_o\);

-- Location: LCCOMB_X67_Y53_N6
\R1|Q0_imag[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[10]~feeder_combout\ = \I0_imag[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[10]~input_o\,
	combout => \R1|Q0_imag[10]~feeder_combout\);

-- Location: FF_X67_Y53_N7
\R1|Q0_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(10));

-- Location: LCCOMB_X66_Y53_N20
\R2|Q0_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[10]~36_combout\ = (\R2|Q0_imag[9]~35\ & ((\R1|Q0_imag\(10) $ (\INV~input_o\)))) # (!\R2|Q0_imag[9]~35\ & (\R1|Q0_imag\(10) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q0_imag[10]~37\ = CARRY((!\R2|Q0_imag[9]~35\ & (\R1|Q0_imag\(10) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q0_imag\(10),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q0_imag[9]~35\,
	combout => \R2|Q0_imag[10]~36_combout\,
	cout => \R2|Q0_imag[10]~37\);

-- Location: FF_X66_Y53_N21
\R2|Q0_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(10));

-- Location: LCCOMB_X65_Y53_N20
\R3|Q0_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[10]~36_combout\ = ((\R2|Q1_imag\(10) $ (\R2|Q0_imag\(10) $ (!\R3|Q0_imag[9]~35\)))) # (GND)
-- \R3|Q0_imag[10]~37\ = CARRY((\R2|Q1_imag\(10) & ((\R2|Q0_imag\(10)) # (!\R3|Q0_imag[9]~35\))) # (!\R2|Q1_imag\(10) & (\R2|Q0_imag\(10) & !\R3|Q0_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(10),
	datab => \R2|Q0_imag\(10),
	datad => VCC,
	cin => \R3|Q0_imag[9]~35\,
	combout => \R3|Q0_imag[10]~36_combout\,
	cout => \R3|Q0_imag[10]~37\);

-- Location: FF_X65_Y53_N21
\R3|Q0_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(10));

-- Location: IOIBUF_X109_Y73_N8
\I2_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(10),
	o => \I2_imag[10]~input_o\);

-- Location: FF_X73_Y53_N1
\R1|Q2_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I2_imag[10]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(10));

-- Location: LCCOMB_X68_Y53_N20
\R2|Q2_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[10]~36_combout\ = (\R2|Q2_imag[9]~35\ & ((\INV~input_o\ $ (\R1|Q2_imag\(10))))) # (!\R2|Q2_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q2_imag\(10) $ (VCC))))
-- \R2|Q2_imag[10]~37\ = CARRY((!\R2|Q2_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q2_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q2_imag\(10),
	datad => VCC,
	cin => \R2|Q2_imag[9]~35\,
	combout => \R2|Q2_imag[10]~36_combout\,
	cout => \R2|Q2_imag[10]~37\);

-- Location: FF_X68_Y53_N21
\R2|Q2_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(10));

-- Location: IOIBUF_X0_Y55_N15
\I3_imag[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(10),
	o => \I3_imag[10]~input_o\);

-- Location: LCCOMB_X63_Y51_N24
\R1|Q3_imag[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[10]~feeder_combout\ = \I3_imag[10]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[10]~input_o\,
	combout => \R1|Q3_imag[10]~feeder_combout\);

-- Location: FF_X63_Y51_N25
\R1|Q3_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[10]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(10));

-- Location: LCCOMB_X67_Y51_N20
\R2|Q3_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[10]~36_combout\ = (\R2|Q3_imag[9]~35\ & ((\INV~input_o\ $ (\R1|Q3_imag\(10))))) # (!\R2|Q3_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q3_imag\(10) $ (VCC))))
-- \R2|Q3_imag[10]~37\ = CARRY((!\R2|Q3_imag[9]~35\ & (\INV~input_o\ $ (\R1|Q3_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(10),
	datad => VCC,
	cin => \R2|Q3_imag[9]~35\,
	combout => \R2|Q3_imag[10]~36_combout\,
	cout => \R2|Q3_imag[10]~37\);

-- Location: FF_X67_Y51_N21
\R2|Q3_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(10));

-- Location: LCCOMB_X68_Y51_N20
\R3|Q2_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[10]~36_combout\ = ((\R2|Q2_imag\(10) $ (\R2|Q3_imag\(10) $ (!\R3|Q2_imag[9]~35\)))) # (GND)
-- \R3|Q2_imag[10]~37\ = CARRY((\R2|Q2_imag\(10) & ((\R2|Q3_imag\(10)) # (!\R3|Q2_imag[9]~35\))) # (!\R2|Q2_imag\(10) & (\R2|Q3_imag\(10) & !\R3|Q2_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(10),
	datab => \R2|Q3_imag\(10),
	datad => VCC,
	cin => \R3|Q2_imag[9]~35\,
	combout => \R3|Q2_imag[10]~36_combout\,
	cout => \R3|Q2_imag[10]~37\);

-- Location: FF_X68_Y51_N21
\R3|Q2_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(10));

-- Location: LCCOMB_X69_Y51_N20
\R4|Q0_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[10]~36_combout\ = ((\R3|Q0_imag\(10) $ (\R3|Q2_imag\(10) $ (!\R4|Q0_imag[9]~35\)))) # (GND)
-- \R4|Q0_imag[10]~37\ = CARRY((\R3|Q0_imag\(10) & ((\R3|Q2_imag\(10)) # (!\R4|Q0_imag[9]~35\))) # (!\R3|Q0_imag\(10) & (\R3|Q2_imag\(10) & !\R4|Q0_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(10),
	datab => \R3|Q2_imag\(10),
	datad => VCC,
	cin => \R4|Q0_imag[9]~35\,
	combout => \R4|Q0_imag[10]~36_combout\,
	cout => \R4|Q0_imag[10]~37\);

-- Location: FF_X69_Y51_N21
\R4|Q0_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(10));

-- Location: LCCOMB_X69_Y49_N20
\R5|Q0_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[10]~36_combout\ = ((\R4|Q4_imag\(10) $ (\R4|Q0_imag\(10) $ (!\R5|Q0_imag[9]~35\)))) # (GND)
-- \R5|Q0_imag[10]~37\ = CARRY((\R4|Q4_imag\(10) & ((\R4|Q0_imag\(10)) # (!\R5|Q0_imag[9]~35\))) # (!\R4|Q4_imag\(10) & (\R4|Q0_imag\(10) & !\R5|Q0_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(10),
	datab => \R4|Q0_imag\(10),
	datad => VCC,
	cin => \R5|Q0_imag[9]~35\,
	combout => \R5|Q0_imag[10]~36_combout\,
	cout => \R5|Q0_imag[10]~37\);

-- Location: FF_X69_Y49_N21
\R5|Q0_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(10));

-- Location: LCCOMB_X67_Y49_N20
\OUT_COV|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~18_combout\ = (\R5|Q0_imag\(10) & ((\OUT_COV|Add0~17\) # (GND))) # (!\R5|Q0_imag\(10) & (!\OUT_COV|Add0~17\))
-- \OUT_COV|Add0~19\ = CARRY((\R5|Q0_imag\(10)) # (!\OUT_COV|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add0~17\,
	combout => \OUT_COV|Add0~18_combout\,
	cout => \OUT_COV|Add0~19\);

-- Location: LCCOMB_X66_Y49_N4
\OUT_COV|O0_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[7]~7_combout\ = (\INV~input_o\ & (\OUT_COV|Add0~18_combout\)) # (!\INV~input_o\ & ((\R5|Q0_imag\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \OUT_COV|Add0~18_combout\,
	datad => \R5|Q0_imag\(7),
	combout => \OUT_COV|O0_imag[7]~7_combout\);

-- Location: FF_X66_Y49_N5
\R6|Q0_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(7));

-- Location: LCCOMB_X73_Y51_N22
\R3|Q6_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[11]~38_combout\ = (\R2|Q7_imag\(11) & ((\R2|Q6_imag\(11) & (\R3|Q6_imag[10]~37\ & VCC)) # (!\R2|Q6_imag\(11) & (!\R3|Q6_imag[10]~37\)))) # (!\R2|Q7_imag\(11) & ((\R2|Q6_imag\(11) & (!\R3|Q6_imag[10]~37\)) # (!\R2|Q6_imag\(11) & 
-- ((\R3|Q6_imag[10]~37\) # (GND)))))
-- \R3|Q6_imag[11]~39\ = CARRY((\R2|Q7_imag\(11) & (!\R2|Q6_imag\(11) & !\R3|Q6_imag[10]~37\)) # (!\R2|Q7_imag\(11) & ((!\R3|Q6_imag[10]~37\) # (!\R2|Q6_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(11),
	datab => \R2|Q6_imag\(11),
	datad => VCC,
	cin => \R3|Q6_imag[10]~37\,
	combout => \R3|Q6_imag[11]~38_combout\,
	cout => \R3|Q6_imag[11]~39\);

-- Location: FF_X73_Y51_N23
\R3|Q6_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(11));

-- Location: LCCOMB_X73_Y50_N22
\R3|Q4_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[11]~38_combout\ = (\R2|Q5_imag\(11) & ((\R2|Q4_imag\(11) & (\R3|Q4_imag[10]~37\ & VCC)) # (!\R2|Q4_imag\(11) & (!\R3|Q4_imag[10]~37\)))) # (!\R2|Q5_imag\(11) & ((\R2|Q4_imag\(11) & (!\R3|Q4_imag[10]~37\)) # (!\R2|Q4_imag\(11) & 
-- ((\R3|Q4_imag[10]~37\) # (GND)))))
-- \R3|Q4_imag[11]~39\ = CARRY((\R2|Q5_imag\(11) & (!\R2|Q4_imag\(11) & !\R3|Q4_imag[10]~37\)) # (!\R2|Q5_imag\(11) & ((!\R3|Q4_imag[10]~37\) # (!\R2|Q4_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(11),
	datab => \R2|Q4_imag\(11),
	datad => VCC,
	cin => \R3|Q4_imag[10]~37\,
	combout => \R3|Q4_imag[11]~38_combout\,
	cout => \R3|Q4_imag[11]~39\);

-- Location: FF_X73_Y50_N23
\R3|Q4_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(11));

-- Location: LCCOMB_X73_Y49_N22
\R4|Q4_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[11]~38_combout\ = (\R3|Q6_imag\(11) & ((\R3|Q4_imag\(11) & (\R4|Q4_imag[10]~37\ & VCC)) # (!\R3|Q4_imag\(11) & (!\R4|Q4_imag[10]~37\)))) # (!\R3|Q6_imag\(11) & ((\R3|Q4_imag\(11) & (!\R4|Q4_imag[10]~37\)) # (!\R3|Q4_imag\(11) & 
-- ((\R4|Q4_imag[10]~37\) # (GND)))))
-- \R4|Q4_imag[11]~39\ = CARRY((\R3|Q6_imag\(11) & (!\R3|Q4_imag\(11) & !\R4|Q4_imag[10]~37\)) # (!\R3|Q6_imag\(11) & ((!\R4|Q4_imag[10]~37\) # (!\R3|Q4_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(11),
	datab => \R3|Q4_imag\(11),
	datad => VCC,
	cin => \R4|Q4_imag[10]~37\,
	combout => \R4|Q4_imag[11]~38_combout\,
	cout => \R4|Q4_imag[11]~39\);

-- Location: FF_X73_Y49_N23
\R4|Q4_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(11));

-- Location: IOIBUF_X115_Y64_N1
\I2_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(11),
	o => \I2_imag[11]~input_o\);

-- Location: FF_X68_Y53_N1
\R1|Q2_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I2_imag[11]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(11));

-- Location: LCCOMB_X68_Y53_N22
\R2|Q2_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[11]~38_combout\ = (\R2|Q2_imag[10]~37\ & (\INV~input_o\ $ ((!\R1|Q2_imag\(11))))) # (!\R2|Q2_imag[10]~37\ & ((\INV~input_o\ $ (\R1|Q2_imag\(11))) # (GND)))
-- \R2|Q2_imag[11]~39\ = CARRY((\INV~input_o\ $ (!\R1|Q2_imag\(11))) # (!\R2|Q2_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q2_imag\(11),
	datad => VCC,
	cin => \R2|Q2_imag[10]~37\,
	combout => \R2|Q2_imag[11]~38_combout\,
	cout => \R2|Q2_imag[11]~39\);

-- Location: FF_X68_Y53_N23
\R2|Q2_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(11));

-- Location: IOIBUF_X102_Y73_N8
\I3_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(11),
	o => \I3_imag[11]~input_o\);

-- Location: LCCOMB_X67_Y53_N16
\R1|Q3_imag[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[11]~feeder_combout\ = \I3_imag[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I3_imag[11]~input_o\,
	combout => \R1|Q3_imag[11]~feeder_combout\);

-- Location: FF_X67_Y53_N17
\R1|Q3_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(11));

-- Location: LCCOMB_X67_Y51_N22
\R2|Q3_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[11]~38_combout\ = (\R2|Q3_imag[10]~37\ & (\INV~input_o\ $ ((!\R1|Q3_imag\(11))))) # (!\R2|Q3_imag[10]~37\ & ((\INV~input_o\ $ (\R1|Q3_imag\(11))) # (GND)))
-- \R2|Q3_imag[11]~39\ = CARRY((\INV~input_o\ $ (!\R1|Q3_imag\(11))) # (!\R2|Q3_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q3_imag\(11),
	datad => VCC,
	cin => \R2|Q3_imag[10]~37\,
	combout => \R2|Q3_imag[11]~38_combout\,
	cout => \R2|Q3_imag[11]~39\);

-- Location: FF_X67_Y51_N23
\R2|Q3_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(11));

-- Location: LCCOMB_X68_Y51_N22
\R3|Q2_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[11]~38_combout\ = (\R2|Q2_imag\(11) & ((\R2|Q3_imag\(11) & (\R3|Q2_imag[10]~37\ & VCC)) # (!\R2|Q3_imag\(11) & (!\R3|Q2_imag[10]~37\)))) # (!\R2|Q2_imag\(11) & ((\R2|Q3_imag\(11) & (!\R3|Q2_imag[10]~37\)) # (!\R2|Q3_imag\(11) & 
-- ((\R3|Q2_imag[10]~37\) # (GND)))))
-- \R3|Q2_imag[11]~39\ = CARRY((\R2|Q2_imag\(11) & (!\R2|Q3_imag\(11) & !\R3|Q2_imag[10]~37\)) # (!\R2|Q2_imag\(11) & ((!\R3|Q2_imag[10]~37\) # (!\R2|Q3_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(11),
	datab => \R2|Q3_imag\(11),
	datad => VCC,
	cin => \R3|Q2_imag[10]~37\,
	combout => \R3|Q2_imag[11]~38_combout\,
	cout => \R3|Q2_imag[11]~39\);

-- Location: FF_X68_Y51_N23
\R3|Q2_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(11));

-- Location: IOIBUF_X67_Y73_N22
\I0_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(11),
	o => \I0_imag[11]~input_o\);

-- Location: LCCOMB_X67_Y53_N18
\R1|Q0_imag[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[11]~feeder_combout\ = \I0_imag[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_imag[11]~input_o\,
	combout => \R1|Q0_imag[11]~feeder_combout\);

-- Location: FF_X67_Y53_N19
\R1|Q0_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(11));

-- Location: LCCOMB_X66_Y53_N22
\R2|Q0_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[11]~38_combout\ = (\R2|Q0_imag[10]~37\ & (\INV~input_o\ $ ((!\R1|Q0_imag\(11))))) # (!\R2|Q0_imag[10]~37\ & ((\INV~input_o\ $ (\R1|Q0_imag\(11))) # (GND)))
-- \R2|Q0_imag[11]~39\ = CARRY((\INV~input_o\ $ (!\R1|Q0_imag\(11))) # (!\R2|Q0_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q0_imag\(11),
	datad => VCC,
	cin => \R2|Q0_imag[10]~37\,
	combout => \R2|Q0_imag[11]~38_combout\,
	cout => \R2|Q0_imag[11]~39\);

-- Location: FF_X66_Y53_N23
\R2|Q0_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(11));

-- Location: IOIBUF_X54_Y73_N1
\I1_imag[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(11),
	o => \I1_imag[11]~input_o\);

-- Location: LCCOMB_X58_Y53_N14
\R1|Q1_imag[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[11]~feeder_combout\ = \I1_imag[11]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[11]~input_o\,
	combout => \R1|Q1_imag[11]~feeder_combout\);

-- Location: FF_X58_Y53_N15
\R1|Q1_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[11]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(11));

-- Location: LCCOMB_X62_Y53_N22
\R2|Q1_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[11]~38_combout\ = (\R2|Q1_imag[10]~37\ & (\INV~input_o\ $ ((!\R1|Q1_imag\(11))))) # (!\R2|Q1_imag[10]~37\ & ((\INV~input_o\ $ (\R1|Q1_imag\(11))) # (GND)))
-- \R2|Q1_imag[11]~39\ = CARRY((\INV~input_o\ $ (!\R1|Q1_imag\(11))) # (!\R2|Q1_imag[10]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q1_imag\(11),
	datad => VCC,
	cin => \R2|Q1_imag[10]~37\,
	combout => \R2|Q1_imag[11]~38_combout\,
	cout => \R2|Q1_imag[11]~39\);

-- Location: FF_X62_Y53_N23
\R2|Q1_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(11));

-- Location: LCCOMB_X65_Y53_N22
\R3|Q0_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[11]~38_combout\ = (\R2|Q0_imag\(11) & ((\R2|Q1_imag\(11) & (\R3|Q0_imag[10]~37\ & VCC)) # (!\R2|Q1_imag\(11) & (!\R3|Q0_imag[10]~37\)))) # (!\R2|Q0_imag\(11) & ((\R2|Q1_imag\(11) & (!\R3|Q0_imag[10]~37\)) # (!\R2|Q1_imag\(11) & 
-- ((\R3|Q0_imag[10]~37\) # (GND)))))
-- \R3|Q0_imag[11]~39\ = CARRY((\R2|Q0_imag\(11) & (!\R2|Q1_imag\(11) & !\R3|Q0_imag[10]~37\)) # (!\R2|Q0_imag\(11) & ((!\R3|Q0_imag[10]~37\) # (!\R2|Q1_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(11),
	datab => \R2|Q1_imag\(11),
	datad => VCC,
	cin => \R3|Q0_imag[10]~37\,
	combout => \R3|Q0_imag[11]~38_combout\,
	cout => \R3|Q0_imag[11]~39\);

-- Location: FF_X65_Y53_N23
\R3|Q0_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(11));

-- Location: LCCOMB_X69_Y51_N22
\R4|Q0_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[11]~38_combout\ = (\R3|Q2_imag\(11) & ((\R3|Q0_imag\(11) & (\R4|Q0_imag[10]~37\ & VCC)) # (!\R3|Q0_imag\(11) & (!\R4|Q0_imag[10]~37\)))) # (!\R3|Q2_imag\(11) & ((\R3|Q0_imag\(11) & (!\R4|Q0_imag[10]~37\)) # (!\R3|Q0_imag\(11) & 
-- ((\R4|Q0_imag[10]~37\) # (GND)))))
-- \R4|Q0_imag[11]~39\ = CARRY((\R3|Q2_imag\(11) & (!\R3|Q0_imag\(11) & !\R4|Q0_imag[10]~37\)) # (!\R3|Q2_imag\(11) & ((!\R4|Q0_imag[10]~37\) # (!\R3|Q0_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(11),
	datab => \R3|Q0_imag\(11),
	datad => VCC,
	cin => \R4|Q0_imag[10]~37\,
	combout => \R4|Q0_imag[11]~38_combout\,
	cout => \R4|Q0_imag[11]~39\);

-- Location: FF_X69_Y51_N23
\R4|Q0_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(11));

-- Location: LCCOMB_X69_Y49_N22
\R5|Q0_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[11]~38_combout\ = (\R4|Q4_imag\(11) & ((\R4|Q0_imag\(11) & (\R5|Q0_imag[10]~37\ & VCC)) # (!\R4|Q0_imag\(11) & (!\R5|Q0_imag[10]~37\)))) # (!\R4|Q4_imag\(11) & ((\R4|Q0_imag\(11) & (!\R5|Q0_imag[10]~37\)) # (!\R4|Q0_imag\(11) & 
-- ((\R5|Q0_imag[10]~37\) # (GND)))))
-- \R5|Q0_imag[11]~39\ = CARRY((\R4|Q4_imag\(11) & (!\R4|Q0_imag\(11) & !\R5|Q0_imag[10]~37\)) # (!\R4|Q4_imag\(11) & ((!\R5|Q0_imag[10]~37\) # (!\R4|Q0_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(11),
	datab => \R4|Q0_imag\(11),
	datad => VCC,
	cin => \R5|Q0_imag[10]~37\,
	combout => \R5|Q0_imag[11]~38_combout\,
	cout => \R5|Q0_imag[11]~39\);

-- Location: FF_X69_Y49_N23
\R5|Q0_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(11));

-- Location: LCCOMB_X67_Y49_N22
\OUT_COV|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~20_combout\ = (\R5|Q0_imag\(11) & (!\OUT_COV|Add0~19\ & VCC)) # (!\R5|Q0_imag\(11) & (\OUT_COV|Add0~19\ $ (GND)))
-- \OUT_COV|Add0~21\ = CARRY((!\R5|Q0_imag\(11) & !\OUT_COV|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add0~19\,
	combout => \OUT_COV|Add0~20_combout\,
	cout => \OUT_COV|Add0~21\);

-- Location: LCCOMB_X68_Y49_N20
\OUT_COV|O0_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[8]~8_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~20_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(8),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~20_combout\,
	combout => \OUT_COV|O0_imag[8]~8_combout\);

-- Location: FF_X68_Y49_N21
\R6|Q0_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(8));

-- Location: LCCOMB_X73_Y50_N24
\R3|Q4_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[12]~40_combout\ = ((\R2|Q4_imag\(12) $ (\R2|Q5_imag\(12) $ (!\R3|Q4_imag[11]~39\)))) # (GND)
-- \R3|Q4_imag[12]~41\ = CARRY((\R2|Q4_imag\(12) & ((\R2|Q5_imag\(12)) # (!\R3|Q4_imag[11]~39\))) # (!\R2|Q4_imag\(12) & (\R2|Q5_imag\(12) & !\R3|Q4_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(12),
	datab => \R2|Q5_imag\(12),
	datad => VCC,
	cin => \R3|Q4_imag[11]~39\,
	combout => \R3|Q4_imag[12]~40_combout\,
	cout => \R3|Q4_imag[12]~41\);

-- Location: FF_X73_Y50_N25
\R3|Q4_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(12));

-- Location: LCCOMB_X73_Y51_N24
\R3|Q6_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[12]~40_combout\ = ((\R2|Q6_imag\(12) $ (\R2|Q7_imag\(12) $ (!\R3|Q6_imag[11]~39\)))) # (GND)
-- \R3|Q6_imag[12]~41\ = CARRY((\R2|Q6_imag\(12) & ((\R2|Q7_imag\(12)) # (!\R3|Q6_imag[11]~39\))) # (!\R2|Q6_imag\(12) & (\R2|Q7_imag\(12) & !\R3|Q6_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(12),
	datab => \R2|Q7_imag\(12),
	datad => VCC,
	cin => \R3|Q6_imag[11]~39\,
	combout => \R3|Q6_imag[12]~40_combout\,
	cout => \R3|Q6_imag[12]~41\);

-- Location: FF_X73_Y51_N25
\R3|Q6_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(12));

-- Location: LCCOMB_X73_Y49_N24
\R4|Q4_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[12]~40_combout\ = ((\R3|Q4_imag\(12) $ (\R3|Q6_imag\(12) $ (!\R4|Q4_imag[11]~39\)))) # (GND)
-- \R4|Q4_imag[12]~41\ = CARRY((\R3|Q4_imag\(12) & ((\R3|Q6_imag\(12)) # (!\R4|Q4_imag[11]~39\))) # (!\R3|Q4_imag\(12) & (\R3|Q6_imag\(12) & !\R4|Q4_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(12),
	datab => \R3|Q6_imag\(12),
	datad => VCC,
	cin => \R4|Q4_imag[11]~39\,
	combout => \R4|Q4_imag[12]~40_combout\,
	cout => \R4|Q4_imag[12]~41\);

-- Location: FF_X73_Y49_N25
\R4|Q4_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(12));

-- Location: IOIBUF_X67_Y73_N1
\I2_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(12),
	o => \I2_imag[12]~input_o\);

-- Location: LCCOMB_X67_Y53_N24
\R1|Q2_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[12]~feeder_combout\ = \I2_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[12]~input_o\,
	combout => \R1|Q2_imag[12]~feeder_combout\);

-- Location: FF_X67_Y53_N25
\R1|Q2_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(12));

-- Location: LCCOMB_X68_Y53_N24
\R2|Q2_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[12]~40_combout\ = (\R2|Q2_imag[11]~39\ & ((\INV~input_o\ $ (\R1|Q2_imag\(12))))) # (!\R2|Q2_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q2_imag\(12) $ (VCC))))
-- \R2|Q2_imag[12]~41\ = CARRY((!\R2|Q2_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q2_imag\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q2_imag\(12),
	datad => VCC,
	cin => \R2|Q2_imag[11]~39\,
	combout => \R2|Q2_imag[12]~40_combout\,
	cout => \R2|Q2_imag[12]~41\);

-- Location: FF_X68_Y53_N25
\R2|Q2_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(12));

-- Location: IOIBUF_X105_Y0_N15
\I3_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(12),
	o => \I3_imag[12]~input_o\);

-- Location: LCCOMB_X77_Y51_N8
\R1|Q3_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[12]~feeder_combout\ = \I3_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_imag[12]~input_o\,
	combout => \R1|Q3_imag[12]~feeder_combout\);

-- Location: FF_X77_Y51_N9
\R1|Q3_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(12));

-- Location: LCCOMB_X67_Y51_N24
\R2|Q3_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[12]~40_combout\ = (\R2|Q3_imag[11]~39\ & ((\R1|Q3_imag\(12) $ (\INV~input_o\)))) # (!\R2|Q3_imag[11]~39\ & (\R1|Q3_imag\(12) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q3_imag[12]~41\ = CARRY((!\R2|Q3_imag[11]~39\ & (\R1|Q3_imag\(12) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q3_imag\(12),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q3_imag[11]~39\,
	combout => \R2|Q3_imag[12]~40_combout\,
	cout => \R2|Q3_imag[12]~41\);

-- Location: FF_X67_Y51_N25
\R2|Q3_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(12));

-- Location: LCCOMB_X68_Y51_N24
\R3|Q2_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[12]~40_combout\ = ((\R2|Q2_imag\(12) $ (\R2|Q3_imag\(12) $ (!\R3|Q2_imag[11]~39\)))) # (GND)
-- \R3|Q2_imag[12]~41\ = CARRY((\R2|Q2_imag\(12) & ((\R2|Q3_imag\(12)) # (!\R3|Q2_imag[11]~39\))) # (!\R2|Q2_imag\(12) & (\R2|Q3_imag\(12) & !\R3|Q2_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(12),
	datab => \R2|Q3_imag\(12),
	datad => VCC,
	cin => \R3|Q2_imag[11]~39\,
	combout => \R3|Q2_imag[12]~40_combout\,
	cout => \R3|Q2_imag[12]~41\);

-- Location: FF_X68_Y51_N25
\R3|Q2_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(12));

-- Location: IOIBUF_X74_Y73_N15
\I0_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(12),
	o => \I0_imag[12]~input_o\);

-- Location: LCCOMB_X70_Y53_N16
\R1|Q0_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[12]~feeder_combout\ = \I0_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_imag[12]~input_o\,
	combout => \R1|Q0_imag[12]~feeder_combout\);

-- Location: FF_X70_Y53_N17
\R1|Q0_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(12));

-- Location: LCCOMB_X66_Y53_N24
\R2|Q0_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[12]~40_combout\ = (\R2|Q0_imag[11]~39\ & ((\INV~input_o\ $ (\R1|Q0_imag\(12))))) # (!\R2|Q0_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q0_imag\(12) $ (VCC))))
-- \R2|Q0_imag[12]~41\ = CARRY((!\R2|Q0_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q0_imag\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q0_imag\(12),
	datad => VCC,
	cin => \R2|Q0_imag[11]~39\,
	combout => \R2|Q0_imag[12]~40_combout\,
	cout => \R2|Q0_imag[12]~41\);

-- Location: FF_X66_Y53_N25
\R2|Q0_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(12));

-- Location: IOIBUF_X115_Y57_N15
\I1_imag[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(12),
	o => \I1_imag[12]~input_o\);

-- Location: LCCOMB_X70_Y53_N14
\R1|Q1_imag[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[12]~feeder_combout\ = \I1_imag[12]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I1_imag[12]~input_o\,
	combout => \R1|Q1_imag[12]~feeder_combout\);

-- Location: FF_X70_Y53_N15
\R1|Q1_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[12]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(12));

-- Location: LCCOMB_X62_Y53_N24
\R2|Q1_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[12]~40_combout\ = (\R2|Q1_imag[11]~39\ & ((\INV~input_o\ $ (\R1|Q1_imag\(12))))) # (!\R2|Q1_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q1_imag\(12) $ (VCC))))
-- \R2|Q1_imag[12]~41\ = CARRY((!\R2|Q1_imag[11]~39\ & (\INV~input_o\ $ (\R1|Q1_imag\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q1_imag\(12),
	datad => VCC,
	cin => \R2|Q1_imag[11]~39\,
	combout => \R2|Q1_imag[12]~40_combout\,
	cout => \R2|Q1_imag[12]~41\);

-- Location: FF_X62_Y53_N25
\R2|Q1_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(12));

-- Location: LCCOMB_X65_Y53_N24
\R3|Q0_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[12]~40_combout\ = ((\R2|Q0_imag\(12) $ (\R2|Q1_imag\(12) $ (!\R3|Q0_imag[11]~39\)))) # (GND)
-- \R3|Q0_imag[12]~41\ = CARRY((\R2|Q0_imag\(12) & ((\R2|Q1_imag\(12)) # (!\R3|Q0_imag[11]~39\))) # (!\R2|Q0_imag\(12) & (\R2|Q1_imag\(12) & !\R3|Q0_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(12),
	datab => \R2|Q1_imag\(12),
	datad => VCC,
	cin => \R3|Q0_imag[11]~39\,
	combout => \R3|Q0_imag[12]~40_combout\,
	cout => \R3|Q0_imag[12]~41\);

-- Location: FF_X65_Y53_N25
\R3|Q0_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(12));

-- Location: LCCOMB_X69_Y51_N24
\R4|Q0_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[12]~40_combout\ = ((\R3|Q2_imag\(12) $ (\R3|Q0_imag\(12) $ (!\R4|Q0_imag[11]~39\)))) # (GND)
-- \R4|Q0_imag[12]~41\ = CARRY((\R3|Q2_imag\(12) & ((\R3|Q0_imag\(12)) # (!\R4|Q0_imag[11]~39\))) # (!\R3|Q2_imag\(12) & (\R3|Q0_imag\(12) & !\R4|Q0_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(12),
	datab => \R3|Q0_imag\(12),
	datad => VCC,
	cin => \R4|Q0_imag[11]~39\,
	combout => \R4|Q0_imag[12]~40_combout\,
	cout => \R4|Q0_imag[12]~41\);

-- Location: FF_X69_Y51_N25
\R4|Q0_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(12));

-- Location: LCCOMB_X69_Y49_N24
\R5|Q0_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[12]~40_combout\ = ((\R4|Q4_imag\(12) $ (\R4|Q0_imag\(12) $ (!\R5|Q0_imag[11]~39\)))) # (GND)
-- \R5|Q0_imag[12]~41\ = CARRY((\R4|Q4_imag\(12) & ((\R4|Q0_imag\(12)) # (!\R5|Q0_imag[11]~39\))) # (!\R4|Q4_imag\(12) & (\R4|Q0_imag\(12) & !\R5|Q0_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(12),
	datab => \R4|Q0_imag\(12),
	datad => VCC,
	cin => \R5|Q0_imag[11]~39\,
	combout => \R5|Q0_imag[12]~40_combout\,
	cout => \R5|Q0_imag[12]~41\);

-- Location: FF_X69_Y49_N25
\R5|Q0_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(12));

-- Location: LCCOMB_X67_Y49_N24
\OUT_COV|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~22_combout\ = (\R5|Q0_imag\(12) & ((\OUT_COV|Add0~21\) # (GND))) # (!\R5|Q0_imag\(12) & (!\OUT_COV|Add0~21\))
-- \OUT_COV|Add0~23\ = CARRY((\R5|Q0_imag\(12)) # (!\OUT_COV|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add0~21\,
	combout => \OUT_COV|Add0~22_combout\,
	cout => \OUT_COV|Add0~23\);

-- Location: LCCOMB_X68_Y49_N2
\OUT_COV|O0_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~22_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(9),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~22_combout\,
	combout => \OUT_COV|O0_imag[9]~9_combout\);

-- Location: FF_X68_Y49_N3
\R6|Q0_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(9));

-- Location: IOIBUF_X72_Y73_N1
\I1_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(13),
	o => \I1_imag[13]~input_o\);

-- Location: LCCOMB_X69_Y53_N18
\R1|Q1_imag[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[13]~feeder_combout\ = \I1_imag[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[13]~input_o\,
	combout => \R1|Q1_imag[13]~feeder_combout\);

-- Location: FF_X69_Y53_N19
\R1|Q1_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(13));

-- Location: LCCOMB_X62_Y53_N26
\R2|Q1_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[13]~42_combout\ = (\R2|Q1_imag[12]~41\ & (\INV~input_o\ $ ((!\R1|Q1_imag\(13))))) # (!\R2|Q1_imag[12]~41\ & ((\INV~input_o\ $ (\R1|Q1_imag\(13))) # (GND)))
-- \R2|Q1_imag[13]~43\ = CARRY((\INV~input_o\ $ (!\R1|Q1_imag\(13))) # (!\R2|Q1_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q1_imag\(13),
	datad => VCC,
	cin => \R2|Q1_imag[12]~41\,
	combout => \R2|Q1_imag[13]~42_combout\,
	cout => \R2|Q1_imag[13]~43\);

-- Location: FF_X62_Y53_N27
\R2|Q1_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(13));

-- Location: IOIBUF_X74_Y0_N1
\I0_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(13),
	o => \I0_imag[13]~input_o\);

-- Location: LCCOMB_X67_Y53_N2
\R1|Q0_imag[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[13]~feeder_combout\ = \I0_imag[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I0_imag[13]~input_o\,
	combout => \R1|Q0_imag[13]~feeder_combout\);

-- Location: FF_X67_Y53_N3
\R1|Q0_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(13));

-- Location: LCCOMB_X66_Y53_N26
\R2|Q0_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[13]~42_combout\ = (\R2|Q0_imag[12]~41\ & (\INV~input_o\ $ ((!\R1|Q0_imag\(13))))) # (!\R2|Q0_imag[12]~41\ & ((\INV~input_o\ $ (\R1|Q0_imag\(13))) # (GND)))
-- \R2|Q0_imag[13]~43\ = CARRY((\INV~input_o\ $ (!\R1|Q0_imag\(13))) # (!\R2|Q0_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q0_imag\(13),
	datad => VCC,
	cin => \R2|Q0_imag[12]~41\,
	combout => \R2|Q0_imag[13]~42_combout\,
	cout => \R2|Q0_imag[13]~43\);

-- Location: FF_X66_Y53_N27
\R2|Q0_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(13));

-- Location: LCCOMB_X65_Y53_N26
\R3|Q0_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[13]~42_combout\ = (\R2|Q1_imag\(13) & ((\R2|Q0_imag\(13) & (\R3|Q0_imag[12]~41\ & VCC)) # (!\R2|Q0_imag\(13) & (!\R3|Q0_imag[12]~41\)))) # (!\R2|Q1_imag\(13) & ((\R2|Q0_imag\(13) & (!\R3|Q0_imag[12]~41\)) # (!\R2|Q0_imag\(13) & 
-- ((\R3|Q0_imag[12]~41\) # (GND)))))
-- \R3|Q0_imag[13]~43\ = CARRY((\R2|Q1_imag\(13) & (!\R2|Q0_imag\(13) & !\R3|Q0_imag[12]~41\)) # (!\R2|Q1_imag\(13) & ((!\R3|Q0_imag[12]~41\) # (!\R2|Q0_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(13),
	datab => \R2|Q0_imag\(13),
	datad => VCC,
	cin => \R3|Q0_imag[12]~41\,
	combout => \R3|Q0_imag[13]~42_combout\,
	cout => \R3|Q0_imag[13]~43\);

-- Location: FF_X65_Y53_N27
\R3|Q0_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(13));

-- Location: IOIBUF_X13_Y73_N22
\I3_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(13),
	o => \I3_imag[13]~input_o\);

-- Location: FF_X65_Y52_N5
\R1|Q3_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I3_imag[13]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(13));

-- Location: LCCOMB_X67_Y51_N26
\R2|Q3_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[13]~42_combout\ = (\R2|Q3_imag[12]~41\ & (\R1|Q3_imag\(13) $ ((!\INV~input_o\)))) # (!\R2|Q3_imag[12]~41\ & ((\R1|Q3_imag\(13) $ (\INV~input_o\)) # (GND)))
-- \R2|Q3_imag[13]~43\ = CARRY((\R1|Q3_imag\(13) $ (!\INV~input_o\)) # (!\R2|Q3_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q3_imag\(13),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q3_imag[12]~41\,
	combout => \R2|Q3_imag[13]~42_combout\,
	cout => \R2|Q3_imag[13]~43\);

-- Location: FF_X67_Y51_N27
\R2|Q3_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(13));

-- Location: IOIBUF_X115_Y68_N22
\I2_imag[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(13),
	o => \I2_imag[13]~input_o\);

-- Location: LCCOMB_X69_Y53_N28
\R1|Q2_imag[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[13]~feeder_combout\ = \I2_imag[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I2_imag[13]~input_o\,
	combout => \R1|Q2_imag[13]~feeder_combout\);

-- Location: FF_X69_Y53_N29
\R1|Q2_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[13]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(13));

-- Location: LCCOMB_X68_Y53_N26
\R2|Q2_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[13]~42_combout\ = (\R2|Q2_imag[12]~41\ & (\INV~input_o\ $ ((!\R1|Q2_imag\(13))))) # (!\R2|Q2_imag[12]~41\ & ((\INV~input_o\ $ (\R1|Q2_imag\(13))) # (GND)))
-- \R2|Q2_imag[13]~43\ = CARRY((\INV~input_o\ $ (!\R1|Q2_imag\(13))) # (!\R2|Q2_imag[12]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q2_imag\(13),
	datad => VCC,
	cin => \R2|Q2_imag[12]~41\,
	combout => \R2|Q2_imag[13]~42_combout\,
	cout => \R2|Q2_imag[13]~43\);

-- Location: FF_X68_Y53_N27
\R2|Q2_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(13));

-- Location: LCCOMB_X68_Y51_N26
\R3|Q2_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[13]~42_combout\ = (\R2|Q3_imag\(13) & ((\R2|Q2_imag\(13) & (\R3|Q2_imag[12]~41\ & VCC)) # (!\R2|Q2_imag\(13) & (!\R3|Q2_imag[12]~41\)))) # (!\R2|Q3_imag\(13) & ((\R2|Q2_imag\(13) & (!\R3|Q2_imag[12]~41\)) # (!\R2|Q2_imag\(13) & 
-- ((\R3|Q2_imag[12]~41\) # (GND)))))
-- \R3|Q2_imag[13]~43\ = CARRY((\R2|Q3_imag\(13) & (!\R2|Q2_imag\(13) & !\R3|Q2_imag[12]~41\)) # (!\R2|Q3_imag\(13) & ((!\R3|Q2_imag[12]~41\) # (!\R2|Q2_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(13),
	datab => \R2|Q2_imag\(13),
	datad => VCC,
	cin => \R3|Q2_imag[12]~41\,
	combout => \R3|Q2_imag[13]~42_combout\,
	cout => \R3|Q2_imag[13]~43\);

-- Location: FF_X68_Y51_N27
\R3|Q2_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(13));

-- Location: LCCOMB_X69_Y51_N26
\R4|Q0_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[13]~42_combout\ = (\R3|Q0_imag\(13) & ((\R3|Q2_imag\(13) & (\R4|Q0_imag[12]~41\ & VCC)) # (!\R3|Q2_imag\(13) & (!\R4|Q0_imag[12]~41\)))) # (!\R3|Q0_imag\(13) & ((\R3|Q2_imag\(13) & (!\R4|Q0_imag[12]~41\)) # (!\R3|Q2_imag\(13) & 
-- ((\R4|Q0_imag[12]~41\) # (GND)))))
-- \R4|Q0_imag[13]~43\ = CARRY((\R3|Q0_imag\(13) & (!\R3|Q2_imag\(13) & !\R4|Q0_imag[12]~41\)) # (!\R3|Q0_imag\(13) & ((!\R4|Q0_imag[12]~41\) # (!\R3|Q2_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(13),
	datab => \R3|Q2_imag\(13),
	datad => VCC,
	cin => \R4|Q0_imag[12]~41\,
	combout => \R4|Q0_imag[13]~42_combout\,
	cout => \R4|Q0_imag[13]~43\);

-- Location: FF_X69_Y51_N27
\R4|Q0_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(13));

-- Location: LCCOMB_X73_Y51_N26
\R3|Q6_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[13]~42_combout\ = (\R2|Q7_imag\(13) & ((\R2|Q6_imag\(13) & (\R3|Q6_imag[12]~41\ & VCC)) # (!\R2|Q6_imag\(13) & (!\R3|Q6_imag[12]~41\)))) # (!\R2|Q7_imag\(13) & ((\R2|Q6_imag\(13) & (!\R3|Q6_imag[12]~41\)) # (!\R2|Q6_imag\(13) & 
-- ((\R3|Q6_imag[12]~41\) # (GND)))))
-- \R3|Q6_imag[13]~43\ = CARRY((\R2|Q7_imag\(13) & (!\R2|Q6_imag\(13) & !\R3|Q6_imag[12]~41\)) # (!\R2|Q7_imag\(13) & ((!\R3|Q6_imag[12]~41\) # (!\R2|Q6_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q7_imag\(13),
	datab => \R2|Q6_imag\(13),
	datad => VCC,
	cin => \R3|Q6_imag[12]~41\,
	combout => \R3|Q6_imag[13]~42_combout\,
	cout => \R3|Q6_imag[13]~43\);

-- Location: FF_X73_Y51_N27
\R3|Q6_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(13));

-- Location: LCCOMB_X73_Y50_N26
\R3|Q4_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[13]~42_combout\ = (\R2|Q4_imag\(13) & ((\R2|Q5_imag\(13) & (\R3|Q4_imag[12]~41\ & VCC)) # (!\R2|Q5_imag\(13) & (!\R3|Q4_imag[12]~41\)))) # (!\R2|Q4_imag\(13) & ((\R2|Q5_imag\(13) & (!\R3|Q4_imag[12]~41\)) # (!\R2|Q5_imag\(13) & 
-- ((\R3|Q4_imag[12]~41\) # (GND)))))
-- \R3|Q4_imag[13]~43\ = CARRY((\R2|Q4_imag\(13) & (!\R2|Q5_imag\(13) & !\R3|Q4_imag[12]~41\)) # (!\R2|Q4_imag\(13) & ((!\R3|Q4_imag[12]~41\) # (!\R2|Q5_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q4_imag\(13),
	datab => \R2|Q5_imag\(13),
	datad => VCC,
	cin => \R3|Q4_imag[12]~41\,
	combout => \R3|Q4_imag[13]~42_combout\,
	cout => \R3|Q4_imag[13]~43\);

-- Location: FF_X73_Y50_N27
\R3|Q4_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(13));

-- Location: LCCOMB_X73_Y49_N26
\R4|Q4_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[13]~42_combout\ = (\R3|Q6_imag\(13) & ((\R3|Q4_imag\(13) & (\R4|Q4_imag[12]~41\ & VCC)) # (!\R3|Q4_imag\(13) & (!\R4|Q4_imag[12]~41\)))) # (!\R3|Q6_imag\(13) & ((\R3|Q4_imag\(13) & (!\R4|Q4_imag[12]~41\)) # (!\R3|Q4_imag\(13) & 
-- ((\R4|Q4_imag[12]~41\) # (GND)))))
-- \R4|Q4_imag[13]~43\ = CARRY((\R3|Q6_imag\(13) & (!\R3|Q4_imag\(13) & !\R4|Q4_imag[12]~41\)) # (!\R3|Q6_imag\(13) & ((!\R4|Q4_imag[12]~41\) # (!\R3|Q4_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(13),
	datab => \R3|Q4_imag\(13),
	datad => VCC,
	cin => \R4|Q4_imag[12]~41\,
	combout => \R4|Q4_imag[13]~42_combout\,
	cout => \R4|Q4_imag[13]~43\);

-- Location: FF_X73_Y49_N27
\R4|Q4_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(13));

-- Location: LCCOMB_X69_Y49_N26
\R5|Q0_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[13]~42_combout\ = (\R4|Q0_imag\(13) & ((\R4|Q4_imag\(13) & (\R5|Q0_imag[12]~41\ & VCC)) # (!\R4|Q4_imag\(13) & (!\R5|Q0_imag[12]~41\)))) # (!\R4|Q0_imag\(13) & ((\R4|Q4_imag\(13) & (!\R5|Q0_imag[12]~41\)) # (!\R4|Q4_imag\(13) & 
-- ((\R5|Q0_imag[12]~41\) # (GND)))))
-- \R5|Q0_imag[13]~43\ = CARRY((\R4|Q0_imag\(13) & (!\R4|Q4_imag\(13) & !\R5|Q0_imag[12]~41\)) # (!\R4|Q0_imag\(13) & ((!\R5|Q0_imag[12]~41\) # (!\R4|Q4_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(13),
	datab => \R4|Q4_imag\(13),
	datad => VCC,
	cin => \R5|Q0_imag[12]~41\,
	combout => \R5|Q0_imag[13]~42_combout\,
	cout => \R5|Q0_imag[13]~43\);

-- Location: FF_X69_Y49_N27
\R5|Q0_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(13));

-- Location: LCCOMB_X67_Y49_N26
\OUT_COV|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~24_combout\ = (\R5|Q0_imag\(13) & (!\OUT_COV|Add0~23\ & VCC)) # (!\R5|Q0_imag\(13) & (\OUT_COV|Add0~23\ $ (GND)))
-- \OUT_COV|Add0~25\ = CARRY((!\R5|Q0_imag\(13) & !\OUT_COV|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add0~23\,
	combout => \OUT_COV|Add0~24_combout\,
	cout => \OUT_COV|Add0~25\);

-- Location: LCCOMB_X68_Y49_N8
\OUT_COV|O0_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[10]~10_combout\ = (\INV~input_o\ & (\OUT_COV|Add0~24_combout\)) # (!\INV~input_o\ & ((\R5|Q0_imag\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add0~24_combout\,
	datab => \R5|Q0_imag\(10),
	datac => \INV~input_o\,
	combout => \OUT_COV|O0_imag[10]~10_combout\);

-- Location: FF_X68_Y49_N9
\R6|Q0_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(10));

-- Location: LCCOMB_X73_Y51_N28
\R3|Q6_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[14]~44_combout\ = ((\R2|Q6_imag\(14) $ (\R2|Q7_imag\(14) $ (!\R3|Q6_imag[13]~43\)))) # (GND)
-- \R3|Q6_imag[14]~45\ = CARRY((\R2|Q6_imag\(14) & ((\R2|Q7_imag\(14)) # (!\R3|Q6_imag[13]~43\))) # (!\R2|Q6_imag\(14) & (\R2|Q7_imag\(14) & !\R3|Q6_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(14),
	datab => \R2|Q7_imag\(14),
	datad => VCC,
	cin => \R3|Q6_imag[13]~43\,
	combout => \R3|Q6_imag[14]~44_combout\,
	cout => \R3|Q6_imag[14]~45\);

-- Location: FF_X73_Y51_N29
\R3|Q6_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(14));

-- Location: LCCOMB_X73_Y50_N28
\R3|Q4_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[14]~44_combout\ = ((\R2|Q5_imag\(14) $ (\R2|Q4_imag\(14) $ (!\R3|Q4_imag[13]~43\)))) # (GND)
-- \R3|Q4_imag[14]~45\ = CARRY((\R2|Q5_imag\(14) & ((\R2|Q4_imag\(14)) # (!\R3|Q4_imag[13]~43\))) # (!\R2|Q5_imag\(14) & (\R2|Q4_imag\(14) & !\R3|Q4_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q5_imag\(14),
	datab => \R2|Q4_imag\(14),
	datad => VCC,
	cin => \R3|Q4_imag[13]~43\,
	combout => \R3|Q4_imag[14]~44_combout\,
	cout => \R3|Q4_imag[14]~45\);

-- Location: FF_X73_Y50_N29
\R3|Q4_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(14));

-- Location: LCCOMB_X73_Y49_N28
\R4|Q4_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[14]~44_combout\ = ((\R3|Q6_imag\(14) $ (\R3|Q4_imag\(14) $ (!\R4|Q4_imag[13]~43\)))) # (GND)
-- \R4|Q4_imag[14]~45\ = CARRY((\R3|Q6_imag\(14) & ((\R3|Q4_imag\(14)) # (!\R4|Q4_imag[13]~43\))) # (!\R3|Q6_imag\(14) & (\R3|Q4_imag\(14) & !\R4|Q4_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(14),
	datab => \R3|Q4_imag\(14),
	datad => VCC,
	cin => \R4|Q4_imag[13]~43\,
	combout => \R4|Q4_imag[14]~44_combout\,
	cout => \R4|Q4_imag[14]~45\);

-- Location: FF_X73_Y49_N29
\R4|Q4_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(14));

-- Location: IOIBUF_X102_Y73_N1
\I0_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(14),
	o => \I0_imag[14]~input_o\);

-- Location: LCCOMB_X74_Y53_N28
\R1|Q0_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[14]~feeder_combout\ = \I0_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_imag[14]~input_o\,
	combout => \R1|Q0_imag[14]~feeder_combout\);

-- Location: FF_X74_Y53_N29
\R1|Q0_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(14));

-- Location: LCCOMB_X66_Y53_N28
\R2|Q0_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[14]~44_combout\ = (\R2|Q0_imag[13]~43\ & ((\INV~input_o\ $ (\R1|Q0_imag\(14))))) # (!\R2|Q0_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q0_imag\(14) $ (VCC))))
-- \R2|Q0_imag[14]~45\ = CARRY((!\R2|Q0_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q0_imag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q0_imag\(14),
	datad => VCC,
	cin => \R2|Q0_imag[13]~43\,
	combout => \R2|Q0_imag[14]~44_combout\,
	cout => \R2|Q0_imag[14]~45\);

-- Location: FF_X66_Y53_N29
\R2|Q0_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(14));

-- Location: IOIBUF_X72_Y73_N8
\I1_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(14),
	o => \I1_imag[14]~input_o\);

-- Location: LCCOMB_X69_Y53_N6
\R1|Q1_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[14]~feeder_combout\ = \I1_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[14]~input_o\,
	combout => \R1|Q1_imag[14]~feeder_combout\);

-- Location: FF_X69_Y53_N7
\R1|Q1_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(14));

-- Location: LCCOMB_X62_Y53_N28
\R2|Q1_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[14]~44_combout\ = (\R2|Q1_imag[13]~43\ & ((\INV~input_o\ $ (\R1|Q1_imag\(14))))) # (!\R2|Q1_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q1_imag\(14) $ (VCC))))
-- \R2|Q1_imag[14]~45\ = CARRY((!\R2|Q1_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q1_imag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q1_imag\(14),
	datad => VCC,
	cin => \R2|Q1_imag[13]~43\,
	combout => \R2|Q1_imag[14]~44_combout\,
	cout => \R2|Q1_imag[14]~45\);

-- Location: FF_X62_Y53_N29
\R2|Q1_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(14));

-- Location: LCCOMB_X65_Y53_N28
\R3|Q0_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[14]~44_combout\ = ((\R2|Q0_imag\(14) $ (\R2|Q1_imag\(14) $ (!\R3|Q0_imag[13]~43\)))) # (GND)
-- \R3|Q0_imag[14]~45\ = CARRY((\R2|Q0_imag\(14) & ((\R2|Q1_imag\(14)) # (!\R3|Q0_imag[13]~43\))) # (!\R2|Q0_imag\(14) & (\R2|Q1_imag\(14) & !\R3|Q0_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(14),
	datab => \R2|Q1_imag\(14),
	datad => VCC,
	cin => \R3|Q0_imag[13]~43\,
	combout => \R3|Q0_imag[14]~44_combout\,
	cout => \R3|Q0_imag[14]~45\);

-- Location: FF_X65_Y53_N29
\R3|Q0_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(14));

-- Location: IOIBUF_X69_Y73_N1
\I2_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(14),
	o => \I2_imag[14]~input_o\);

-- Location: LCCOMB_X69_Y53_N12
\R1|Q2_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[14]~feeder_combout\ = \I2_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[14]~input_o\,
	combout => \R1|Q2_imag[14]~feeder_combout\);

-- Location: FF_X69_Y53_N13
\R1|Q2_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(14));

-- Location: LCCOMB_X68_Y53_N28
\R2|Q2_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[14]~44_combout\ = (\R2|Q2_imag[13]~43\ & ((\INV~input_o\ $ (\R1|Q2_imag\(14))))) # (!\R2|Q2_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q2_imag\(14) $ (VCC))))
-- \R2|Q2_imag[14]~45\ = CARRY((!\R2|Q2_imag[13]~43\ & (\INV~input_o\ $ (\R1|Q2_imag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R1|Q2_imag\(14),
	datad => VCC,
	cin => \R2|Q2_imag[13]~43\,
	combout => \R2|Q2_imag[14]~44_combout\,
	cout => \R2|Q2_imag[14]~45\);

-- Location: FF_X68_Y53_N29
\R2|Q2_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(14));

-- Location: IOIBUF_X115_Y36_N15
\I3_imag[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(14),
	o => \I3_imag[14]~input_o\);

-- Location: LCCOMB_X66_Y51_N26
\R1|Q3_imag[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q3_imag[14]~feeder_combout\ = \I3_imag[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I3_imag[14]~input_o\,
	combout => \R1|Q3_imag[14]~feeder_combout\);

-- Location: FF_X66_Y51_N27
\R1|Q3_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q3_imag[14]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(14));

-- Location: LCCOMB_X67_Y51_N28
\R2|Q3_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[14]~44_combout\ = (\R2|Q3_imag[13]~43\ & ((\R1|Q3_imag\(14) $ (\INV~input_o\)))) # (!\R2|Q3_imag[13]~43\ & (\R1|Q3_imag\(14) $ (\INV~input_o\ $ (VCC))))
-- \R2|Q3_imag[14]~45\ = CARRY((!\R2|Q3_imag[13]~43\ & (\R1|Q3_imag\(14) $ (\INV~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R1|Q3_imag\(14),
	datab => \INV~input_o\,
	datad => VCC,
	cin => \R2|Q3_imag[13]~43\,
	combout => \R2|Q3_imag[14]~44_combout\,
	cout => \R2|Q3_imag[14]~45\);

-- Location: FF_X67_Y51_N29
\R2|Q3_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(14));

-- Location: LCCOMB_X68_Y51_N28
\R3|Q2_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[14]~44_combout\ = ((\R2|Q2_imag\(14) $ (\R2|Q3_imag\(14) $ (!\R3|Q2_imag[13]~43\)))) # (GND)
-- \R3|Q2_imag[14]~45\ = CARRY((\R2|Q2_imag\(14) & ((\R2|Q3_imag\(14)) # (!\R3|Q2_imag[13]~43\))) # (!\R2|Q2_imag\(14) & (\R2|Q3_imag\(14) & !\R3|Q2_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(14),
	datab => \R2|Q3_imag\(14),
	datad => VCC,
	cin => \R3|Q2_imag[13]~43\,
	combout => \R3|Q2_imag[14]~44_combout\,
	cout => \R3|Q2_imag[14]~45\);

-- Location: FF_X68_Y51_N29
\R3|Q2_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(14));

-- Location: LCCOMB_X69_Y51_N28
\R4|Q0_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[14]~44_combout\ = ((\R3|Q0_imag\(14) $ (\R3|Q2_imag\(14) $ (!\R4|Q0_imag[13]~43\)))) # (GND)
-- \R4|Q0_imag[14]~45\ = CARRY((\R3|Q0_imag\(14) & ((\R3|Q2_imag\(14)) # (!\R4|Q0_imag[13]~43\))) # (!\R3|Q0_imag\(14) & (\R3|Q2_imag\(14) & !\R4|Q0_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(14),
	datab => \R3|Q2_imag\(14),
	datad => VCC,
	cin => \R4|Q0_imag[13]~43\,
	combout => \R4|Q0_imag[14]~44_combout\,
	cout => \R4|Q0_imag[14]~45\);

-- Location: FF_X69_Y51_N29
\R4|Q0_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(14));

-- Location: LCCOMB_X69_Y49_N28
\R5|Q0_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[14]~44_combout\ = ((\R4|Q4_imag\(14) $ (\R4|Q0_imag\(14) $ (!\R5|Q0_imag[13]~43\)))) # (GND)
-- \R5|Q0_imag[14]~45\ = CARRY((\R4|Q4_imag\(14) & ((\R4|Q0_imag\(14)) # (!\R5|Q0_imag[13]~43\))) # (!\R4|Q4_imag\(14) & (\R4|Q0_imag\(14) & !\R5|Q0_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(14),
	datab => \R4|Q0_imag\(14),
	datad => VCC,
	cin => \R5|Q0_imag[13]~43\,
	combout => \R5|Q0_imag[14]~44_combout\,
	cout => \R5|Q0_imag[14]~45\);

-- Location: FF_X69_Y49_N29
\R5|Q0_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(14));

-- Location: LCCOMB_X67_Y49_N28
\OUT_COV|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~26_combout\ = (\R5|Q0_imag\(14) & ((\OUT_COV|Add0~25\) # (GND))) # (!\R5|Q0_imag\(14) & (!\OUT_COV|Add0~25\))
-- \OUT_COV|Add0~27\ = CARRY((\R5|Q0_imag\(14)) # (!\OUT_COV|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add0~25\,
	combout => \OUT_COV|Add0~26_combout\,
	cout => \OUT_COV|Add0~27\);

-- Location: LCCOMB_X66_Y49_N18
\OUT_COV|O0_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[11]~11_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~26_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(11),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~26_combout\,
	combout => \OUT_COV|O0_imag[11]~11_combout\);

-- Location: FF_X66_Y49_N19
\R6|Q0_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(11));

-- Location: IOIBUF_X115_Y53_N15
\I1_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I1_imag(15),
	o => \I1_imag[15]~input_o\);

-- Location: LCCOMB_X67_Y53_N28
\R1|Q1_imag[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q1_imag[15]~feeder_combout\ = \I1_imag[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I1_imag[15]~input_o\,
	combout => \R1|Q1_imag[15]~feeder_combout\);

-- Location: FF_X67_Y53_N29
\R1|Q1_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q1_imag[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q1_imag\(15));

-- Location: LCCOMB_X62_Y53_N30
\R2|Q1_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q1_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q1_imag[14]~45\ $ (\R1|Q1_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datad => \R1|Q1_imag\(15),
	cin => \R2|Q1_imag[14]~45\,
	combout => \R2|Q1_imag[15]~46_combout\);

-- Location: FF_X62_Y53_N31
\R2|Q1_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q1_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q1_imag\(15));

-- Location: IOIBUF_X0_Y6_N1
\I0_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I0_imag(15),
	o => \I0_imag[15]~input_o\);

-- Location: LCCOMB_X61_Y53_N22
\R1|Q0_imag[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q0_imag[15]~feeder_combout\ = \I0_imag[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \I0_imag[15]~input_o\,
	combout => \R1|Q0_imag[15]~feeder_combout\);

-- Location: FF_X61_Y53_N23
\R1|Q0_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q0_imag[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q0_imag\(15));

-- Location: LCCOMB_X66_Y53_N30
\R2|Q0_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q0_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q0_imag[14]~45\ $ (\R1|Q0_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datad => \R1|Q0_imag\(15),
	cin => \R2|Q0_imag[14]~45\,
	combout => \R2|Q0_imag[15]~46_combout\);

-- Location: FF_X66_Y53_N31
\R2|Q0_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q0_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q0_imag\(15));

-- Location: LCCOMB_X65_Y53_N30
\R3|Q0_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q0_imag[15]~46_combout\ = \R2|Q1_imag\(15) $ (\R3|Q0_imag[14]~45\ $ (\R2|Q0_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q1_imag\(15),
	datad => \R2|Q0_imag\(15),
	cin => \R3|Q0_imag[14]~45\,
	combout => \R3|Q0_imag[15]~46_combout\);

-- Location: FF_X65_Y53_N31
\R3|Q0_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q0_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q0_imag\(15));

-- Location: IOIBUF_X67_Y0_N8
\I3_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I3_imag(15),
	o => \I3_imag[15]~input_o\);

-- Location: FF_X67_Y50_N19
\R1|Q3_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \I3_imag[15]~input_o\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q3_imag\(15));

-- Location: LCCOMB_X67_Y51_N30
\R2|Q3_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q3_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q3_imag[14]~45\ $ (\R1|Q3_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datad => \R1|Q3_imag\(15),
	cin => \R2|Q3_imag[14]~45\,
	combout => \R2|Q3_imag[15]~46_combout\);

-- Location: FF_X67_Y51_N31
\R2|Q3_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q3_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q3_imag\(15));

-- Location: IOIBUF_X69_Y0_N1
\I2_imag[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_I2_imag(15),
	o => \I2_imag[15]~input_o\);

-- Location: LCCOMB_X69_Y53_N24
\R1|Q2_imag[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \R1|Q2_imag[15]~feeder_combout\ = \I2_imag[15]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \I2_imag[15]~input_o\,
	combout => \R1|Q2_imag[15]~feeder_combout\);

-- Location: FF_X69_Y53_N25
\R1|Q2_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R1|Q2_imag[15]~feeder_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R1|Q2_imag\(15));

-- Location: LCCOMB_X68_Y53_N30
\R2|Q2_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R2|Q2_imag[15]~46_combout\ = \INV~input_o\ $ (\R2|Q2_imag[14]~45\ $ (\R1|Q2_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datad => \R1|Q2_imag\(15),
	cin => \R2|Q2_imag[14]~45\,
	combout => \R2|Q2_imag[15]~46_combout\);

-- Location: FF_X68_Y53_N31
\R2|Q2_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R2|Q2_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R2|Q2_imag\(15));

-- Location: LCCOMB_X68_Y51_N30
\R3|Q2_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q2_imag[15]~46_combout\ = \R2|Q3_imag\(15) $ (\R3|Q2_imag[14]~45\ $ (\R2|Q2_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(15),
	datad => \R2|Q2_imag\(15),
	cin => \R3|Q2_imag[14]~45\,
	combout => \R3|Q2_imag[15]~46_combout\);

-- Location: FF_X68_Y51_N31
\R3|Q2_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q2_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q2_imag\(15));

-- Location: LCCOMB_X69_Y51_N30
\R4|Q0_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q0_imag[15]~46_combout\ = \R3|Q0_imag\(15) $ (\R4|Q0_imag[14]~45\ $ (\R3|Q2_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(15),
	datad => \R3|Q2_imag\(15),
	cin => \R4|Q0_imag[14]~45\,
	combout => \R4|Q0_imag[15]~46_combout\);

-- Location: FF_X69_Y51_N31
\R4|Q0_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q0_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q0_imag\(15));

-- Location: LCCOMB_X73_Y51_N30
\R3|Q6_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q6_imag[15]~46_combout\ = \R2|Q6_imag\(15) $ (\R3|Q6_imag[14]~45\ $ (\R2|Q7_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q6_imag\(15),
	datad => \R2|Q7_imag\(15),
	cin => \R3|Q6_imag[14]~45\,
	combout => \R3|Q6_imag[15]~46_combout\);

-- Location: FF_X73_Y51_N31
\R3|Q6_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q6_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q6_imag\(15));

-- Location: LCCOMB_X73_Y50_N30
\R3|Q4_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q4_imag[15]~46_combout\ = \R2|Q5_imag\(15) $ (\R3|Q4_imag[14]~45\ $ (\R2|Q4_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q5_imag\(15),
	datad => \R2|Q4_imag\(15),
	cin => \R3|Q4_imag[14]~45\,
	combout => \R3|Q4_imag[15]~46_combout\);

-- Location: FF_X73_Y50_N31
\R3|Q4_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q4_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q4_imag\(15));

-- Location: LCCOMB_X73_Y49_N30
\R4|Q4_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q4_imag[15]~46_combout\ = \R3|Q6_imag\(15) $ (\R3|Q4_imag\(15) $ (\R4|Q4_imag[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(15),
	datab => \R3|Q4_imag\(15),
	cin => \R4|Q4_imag[14]~45\,
	combout => \R4|Q4_imag[15]~46_combout\);

-- Location: FF_X73_Y49_N31
\R4|Q4_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q4_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q4_imag\(15));

-- Location: LCCOMB_X69_Y49_N30
\R5|Q0_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q0_imag[15]~46_combout\ = \R4|Q0_imag\(15) $ (\R5|Q0_imag[14]~45\ $ (\R4|Q4_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(15),
	datad => \R4|Q4_imag\(15),
	cin => \R5|Q0_imag[14]~45\,
	combout => \R5|Q0_imag[15]~46_combout\);

-- Location: FF_X69_Y49_N31
\R5|Q0_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q0_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q0_imag\(15));

-- Location: LCCOMB_X67_Y49_N30
\OUT_COV|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add0~28_combout\ = \OUT_COV|Add0~27\ $ (\R5|Q0_imag\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q0_imag\(15),
	cin => \OUT_COV|Add0~27\,
	combout => \OUT_COV|Add0~28_combout\);

-- Location: LCCOMB_X68_Y49_N14
\OUT_COV|O0_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[12]~12_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~28_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q0_imag\(12),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~28_combout\,
	combout => \OUT_COV|O0_imag[12]~12_combout\);

-- Location: FF_X68_Y49_N15
\R6|Q0_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(12));

-- Location: LCCOMB_X68_Y49_N16
\OUT_COV|O0_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[13]~13_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~28_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(13),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~28_combout\,
	combout => \OUT_COV|O0_imag[13]~13_combout\);

-- Location: FF_X68_Y49_N17
\R6|Q0_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(13));

-- Location: LCCOMB_X68_Y49_N30
\OUT_COV|O0_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[14]~14_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~28_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q0_imag\(14),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add0~28_combout\,
	combout => \OUT_COV|O0_imag[14]~14_combout\);

-- Location: FF_X68_Y49_N31
\R6|Q0_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(14));

-- Location: LCCOMB_X68_Y49_N28
\OUT_COV|O0_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O0_imag[15]~15_combout\ = (\INV~input_o\ & ((\OUT_COV|Add0~28_combout\))) # (!\INV~input_o\ & (\R5|Q0_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q0_imag\(15),
	datad => \OUT_COV|Add0~28_combout\,
	combout => \OUT_COV|O0_imag[15]~15_combout\);

-- Location: FF_X68_Y49_N29
\R6|Q0_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O0_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q0_imag\(15));

-- Location: LCCOMB_X55_Y52_N0
\R4|Q5_real[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[0]~16_combout\ = (\R3|Q7_real\(0) & (\R3|Q5_real\(0) $ (VCC))) # (!\R3|Q7_real\(0) & (\R3|Q5_real\(0) & VCC))
-- \R4|Q5_real[0]~17\ = CARRY((\R3|Q7_real\(0) & \R3|Q5_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q7_real\(0),
	datab => \R3|Q5_real\(0),
	datad => VCC,
	combout => \R4|Q5_real[0]~16_combout\,
	cout => \R4|Q5_real[0]~17\);

-- Location: FF_X56_Y52_N21
\R4|Q5_real[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R4|Q5_real[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(0));

-- Location: LCCOMB_X67_Y54_N0
\R3|Q3_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[0]~16_combout\ = (\R2|Q3_imag\(0) & (\R2|Q2_imag\(0) $ (VCC))) # (!\R2|Q3_imag\(0) & ((\R2|Q2_imag\(0)) # (GND)))
-- \R3|Q3_imag[0]~17\ = CARRY((\R2|Q2_imag\(0)) # (!\R2|Q3_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(0),
	datab => \R2|Q2_imag\(0),
	datad => VCC,
	combout => \R3|Q3_imag[0]~16_combout\,
	cout => \R3|Q3_imag[0]~17\);

-- Location: FF_X66_Y54_N9
\R3|Q3_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R3|Q3_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(0));

-- Location: LCCOMB_X63_Y53_N0
\R3|Q1_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[0]~16_combout\ = (\R2|Q1_imag\(0) & (\R2|Q0_imag\(0) $ (VCC))) # (!\R2|Q1_imag\(0) & ((\R2|Q0_imag\(0)) # (GND)))
-- \R3|Q1_imag[0]~17\ = CARRY((\R2|Q0_imag\(0)) # (!\R2|Q1_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(0),
	datab => \R2|Q0_imag\(0),
	datad => VCC,
	combout => \R3|Q1_imag[0]~16_combout\,
	cout => \R3|Q1_imag[0]~17\);

-- Location: FF_X63_Y53_N1
\R3|Q1_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(0));

-- Location: LCCOMB_X61_Y54_N0
\R4|Q1_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[0]~16_combout\ = (\R3|Q3_imag\(0) & (\R3|Q1_imag\(0) $ (VCC))) # (!\R3|Q3_imag\(0) & (\R3|Q1_imag\(0) & VCC))
-- \R4|Q1_imag[0]~17\ = CARRY((\R3|Q3_imag\(0) & \R3|Q1_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(0),
	datab => \R3|Q1_imag\(0),
	datad => VCC,
	combout => \R4|Q1_imag[0]~16_combout\,
	cout => \R4|Q1_imag[0]~17\);

-- Location: FF_X61_Y54_N1
\R4|Q1_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(0));

-- Location: LCCOMB_X58_Y52_N0
\R5|Q1_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[0]~16_combout\ = (\R4|Q5_real\(0) & (\R4|Q1_imag\(0) $ (VCC))) # (!\R4|Q5_real\(0) & (\R4|Q1_imag\(0) & VCC))
-- \R5|Q1_imag[0]~17\ = CARRY((\R4|Q5_real\(0) & \R4|Q1_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(0),
	datab => \R4|Q1_imag\(0),
	datad => VCC,
	combout => \R5|Q1_imag[0]~16_combout\,
	cout => \R5|Q1_imag[0]~17\);

-- Location: FF_X58_Y52_N1
\R5|Q1_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(0));

-- Location: LCCOMB_X55_Y52_N2
\R4|Q5_real[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[1]~18_combout\ = (\R3|Q5_real\(1) & ((\R3|Q7_real\(1) & (\R4|Q5_real[0]~17\ & VCC)) # (!\R3|Q7_real\(1) & (!\R4|Q5_real[0]~17\)))) # (!\R3|Q5_real\(1) & ((\R3|Q7_real\(1) & (!\R4|Q5_real[0]~17\)) # (!\R3|Q7_real\(1) & ((\R4|Q5_real[0]~17\) # 
-- (GND)))))
-- \R4|Q5_real[1]~19\ = CARRY((\R3|Q5_real\(1) & (!\R3|Q7_real\(1) & !\R4|Q5_real[0]~17\)) # (!\R3|Q5_real\(1) & ((!\R4|Q5_real[0]~17\) # (!\R3|Q7_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(1),
	datab => \R3|Q7_real\(1),
	datad => VCC,
	cin => \R4|Q5_real[0]~17\,
	combout => \R4|Q5_real[1]~18_combout\,
	cout => \R4|Q5_real[1]~19\);

-- Location: LCCOMB_X55_Y52_N4
\R4|Q5_real[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[2]~20_combout\ = ((\R3|Q5_real\(2) $ (\L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\ $ (!\R4|Q5_real[1]~19\)))) # (GND)
-- \R4|Q5_real[2]~21\ = CARRY((\R3|Q5_real\(2) & ((\L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\) # (!\R4|Q5_real[1]~19\))) # (!\R3|Q5_real\(2) & (\L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\ & !\R4|Q5_real[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(2),
	datab => \L2|b4|u1|Mult0|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R4|Q5_real[1]~19\,
	combout => \R4|Q5_real[2]~20_combout\,
	cout => \R4|Q5_real[2]~21\);

-- Location: LCCOMB_X55_Y52_N6
\R4|Q5_real[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[3]~22_combout\ = (\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R3|Q5_real\(3) & (\R4|Q5_real[2]~21\ & VCC)) # (!\R3|Q5_real\(3) & (!\R4|Q5_real[2]~21\)))) # (!\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((\R3|Q5_real\(3) & 
-- (!\R4|Q5_real[2]~21\)) # (!\R3|Q5_real\(3) & ((\R4|Q5_real[2]~21\) # (GND)))))
-- \R4|Q5_real[3]~23\ = CARRY((\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & (!\R3|Q5_real\(3) & !\R4|Q5_real[2]~21\)) # (!\L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\ & ((!\R4|Q5_real[2]~21\) # (!\R3|Q5_real\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|romout[0][16]~0_combout\,
	datab => \R3|Q5_real\(3),
	datad => VCC,
	cin => \R4|Q5_real[2]~21\,
	combout => \R4|Q5_real[3]~22_combout\,
	cout => \R4|Q5_real[3]~23\);

-- Location: FF_X55_Y52_N7
\R4|Q5_real[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(3));

-- Location: FF_X55_Y52_N5
\R4|Q5_real[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(2));

-- Location: FF_X55_Y52_N3
\R4|Q5_real[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(1));

-- Location: LCCOMB_X56_Y52_N20
\L3|b2|u1|Mult2|mult_core|romout[0][16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ = \R4|Q5_real\(3) $ (\R4|Q5_real\(1) $ (((!\R4|Q5_real\(2) & \R4|Q5_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(3),
	datab => \R4|Q5_real\(2),
	datac => \R4|Q5_real\(0),
	datad => \R4|Q5_real\(1),
	combout => \L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\);

-- Location: LCCOMB_X63_Y53_N2
\R3|Q1_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[1]~18_combout\ = (\R2|Q1_imag\(1) & ((\R2|Q0_imag\(1) & (!\R3|Q1_imag[0]~17\)) # (!\R2|Q0_imag\(1) & ((\R3|Q1_imag[0]~17\) # (GND))))) # (!\R2|Q1_imag\(1) & ((\R2|Q0_imag\(1) & (\R3|Q1_imag[0]~17\ & VCC)) # (!\R2|Q0_imag\(1) & 
-- (!\R3|Q1_imag[0]~17\))))
-- \R3|Q1_imag[1]~19\ = CARRY((\R2|Q1_imag\(1) & ((!\R3|Q1_imag[0]~17\) # (!\R2|Q0_imag\(1)))) # (!\R2|Q1_imag\(1) & (!\R2|Q0_imag\(1) & !\R3|Q1_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(1),
	datab => \R2|Q0_imag\(1),
	datad => VCC,
	cin => \R3|Q1_imag[0]~17\,
	combout => \R3|Q1_imag[1]~18_combout\,
	cout => \R3|Q1_imag[1]~19\);

-- Location: LCCOMB_X63_Y53_N4
\R3|Q1_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[2]~20_combout\ = ((\R2|Q0_imag\(2) $ (\R2|Q1_imag\(2) $ (\R3|Q1_imag[1]~19\)))) # (GND)
-- \R3|Q1_imag[2]~21\ = CARRY((\R2|Q0_imag\(2) & ((!\R3|Q1_imag[1]~19\) # (!\R2|Q1_imag\(2)))) # (!\R2|Q0_imag\(2) & (!\R2|Q1_imag\(2) & !\R3|Q1_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(2),
	datab => \R2|Q1_imag\(2),
	datad => VCC,
	cin => \R3|Q1_imag[1]~19\,
	combout => \R3|Q1_imag[2]~20_combout\,
	cout => \R3|Q1_imag[2]~21\);

-- Location: LCCOMB_X63_Y53_N6
\R3|Q1_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[3]~22_combout\ = (\R2|Q1_imag\(3) & ((\R2|Q0_imag\(3) & (!\R3|Q1_imag[2]~21\)) # (!\R2|Q0_imag\(3) & ((\R3|Q1_imag[2]~21\) # (GND))))) # (!\R2|Q1_imag\(3) & ((\R2|Q0_imag\(3) & (\R3|Q1_imag[2]~21\ & VCC)) # (!\R2|Q0_imag\(3) & 
-- (!\R3|Q1_imag[2]~21\))))
-- \R3|Q1_imag[3]~23\ = CARRY((\R2|Q1_imag\(3) & ((!\R3|Q1_imag[2]~21\) # (!\R2|Q0_imag\(3)))) # (!\R2|Q1_imag\(3) & (!\R2|Q0_imag\(3) & !\R3|Q1_imag[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(3),
	datab => \R2|Q0_imag\(3),
	datad => VCC,
	cin => \R3|Q1_imag[2]~21\,
	combout => \R3|Q1_imag[3]~22_combout\,
	cout => \R3|Q1_imag[3]~23\);

-- Location: FF_X63_Y53_N7
\R3|Q1_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(3));

-- Location: LCCOMB_X67_Y54_N2
\R3|Q3_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[1]~18_combout\ = (\R2|Q3_imag\(1) & ((\R2|Q2_imag\(1) & (!\R3|Q3_imag[0]~17\)) # (!\R2|Q2_imag\(1) & ((\R3|Q3_imag[0]~17\) # (GND))))) # (!\R2|Q3_imag\(1) & ((\R2|Q2_imag\(1) & (\R3|Q3_imag[0]~17\ & VCC)) # (!\R2|Q2_imag\(1) & 
-- (!\R3|Q3_imag[0]~17\))))
-- \R3|Q3_imag[1]~19\ = CARRY((\R2|Q3_imag\(1) & ((!\R3|Q3_imag[0]~17\) # (!\R2|Q2_imag\(1)))) # (!\R2|Q3_imag\(1) & (!\R2|Q2_imag\(1) & !\R3|Q3_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(1),
	datab => \R2|Q2_imag\(1),
	datad => VCC,
	cin => \R3|Q3_imag[0]~17\,
	combout => \R3|Q3_imag[1]~18_combout\,
	cout => \R3|Q3_imag[1]~19\);

-- Location: LCCOMB_X67_Y54_N4
\R3|Q3_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[2]~20_combout\ = ((\R2|Q3_imag\(2) $ (\R2|Q2_imag\(2) $ (\R3|Q3_imag[1]~19\)))) # (GND)
-- \R3|Q3_imag[2]~21\ = CARRY((\R2|Q3_imag\(2) & (\R2|Q2_imag\(2) & !\R3|Q3_imag[1]~19\)) # (!\R2|Q3_imag\(2) & ((\R2|Q2_imag\(2)) # (!\R3|Q3_imag[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(2),
	datab => \R2|Q2_imag\(2),
	datad => VCC,
	cin => \R3|Q3_imag[1]~19\,
	combout => \R3|Q3_imag[2]~20_combout\,
	cout => \R3|Q3_imag[2]~21\);

-- Location: FF_X67_Y54_N5
\R3|Q3_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(2));

-- Location: FF_X67_Y54_N3
\R3|Q3_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(1));

-- Location: LCCOMB_X67_Y54_N6
\R3|Q3_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[3]~22_combout\ = (\R2|Q3_imag\(3) & ((\R2|Q2_imag\(3) & (!\R3|Q3_imag[2]~21\)) # (!\R2|Q2_imag\(3) & ((\R3|Q3_imag[2]~21\) # (GND))))) # (!\R2|Q3_imag\(3) & ((\R2|Q2_imag\(3) & (\R3|Q3_imag[2]~21\ & VCC)) # (!\R2|Q2_imag\(3) & 
-- (!\R3|Q3_imag[2]~21\))))
-- \R3|Q3_imag[3]~23\ = CARRY((\R2|Q3_imag\(3) & ((!\R3|Q3_imag[2]~21\) # (!\R2|Q2_imag\(3)))) # (!\R2|Q3_imag\(3) & (!\R2|Q2_imag\(3) & !\R3|Q3_imag[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(3),
	datab => \R2|Q2_imag\(3),
	datad => VCC,
	cin => \R3|Q3_imag[2]~21\,
	combout => \R3|Q3_imag[3]~22_combout\,
	cout => \R3|Q3_imag[3]~23\);

-- Location: FF_X67_Y54_N7
\R3|Q3_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(3));

-- Location: LCCOMB_X66_Y54_N8
\L2|b2|u1|Mult3|mult_core|romout[0][16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ = \R3|Q3_imag\(1) $ (\R3|Q3_imag\(3) $ (((!\R3|Q3_imag\(2) & \R3|Q3_imag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(2),
	datab => \R3|Q3_imag\(1),
	datac => \R3|Q3_imag\(0),
	datad => \R3|Q3_imag\(3),
	combout => \L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\);

-- Location: LCCOMB_X66_Y54_N18
\L2|b2|u1|Mult3|mult_core|romout[0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ = \R3|Q3_imag\(0) $ (\R3|Q3_imag\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q3_imag\(0),
	datad => \R3|Q3_imag\(2),
	combout => \L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\);

-- Location: FF_X63_Y53_N5
\R3|Q1_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(2));

-- Location: FF_X63_Y53_N3
\R3|Q1_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(1));

-- Location: LCCOMB_X61_Y54_N2
\R4|Q1_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[1]~18_combout\ = (\R3|Q1_imag\(1) & ((\R3|Q3_imag\(1) & (\R4|Q1_imag[0]~17\ & VCC)) # (!\R3|Q3_imag\(1) & (!\R4|Q1_imag[0]~17\)))) # (!\R3|Q1_imag\(1) & ((\R3|Q3_imag\(1) & (!\R4|Q1_imag[0]~17\)) # (!\R3|Q3_imag\(1) & ((\R4|Q1_imag[0]~17\) # 
-- (GND)))))
-- \R4|Q1_imag[1]~19\ = CARRY((\R3|Q1_imag\(1) & (!\R3|Q3_imag\(1) & !\R4|Q1_imag[0]~17\)) # (!\R3|Q1_imag\(1) & ((!\R4|Q1_imag[0]~17\) # (!\R3|Q3_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(1),
	datab => \R3|Q3_imag\(1),
	datad => VCC,
	cin => \R4|Q1_imag[0]~17\,
	combout => \R4|Q1_imag[1]~18_combout\,
	cout => \R4|Q1_imag[1]~19\);

-- Location: LCCOMB_X61_Y54_N4
\R4|Q1_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[2]~20_combout\ = ((\L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ $ (\R3|Q1_imag\(2) $ (!\R4|Q1_imag[1]~19\)))) # (GND)
-- \R4|Q1_imag[2]~21\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ & ((\R3|Q1_imag\(2)) # (!\R4|Q1_imag[1]~19\))) # (!\L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ & (\R3|Q1_imag\(2) & !\R4|Q1_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\,
	datab => \R3|Q1_imag\(2),
	datad => VCC,
	cin => \R4|Q1_imag[1]~19\,
	combout => \R4|Q1_imag[2]~20_combout\,
	cout => \R4|Q1_imag[2]~21\);

-- Location: LCCOMB_X61_Y54_N6
\R4|Q1_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[3]~22_combout\ = (\R3|Q1_imag\(3) & ((\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (\R4|Q1_imag[2]~21\ & VCC)) # (!\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (!\R4|Q1_imag[2]~21\)))) # (!\R3|Q1_imag\(3) & 
-- ((\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (!\R4|Q1_imag[2]~21\)) # (!\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & ((\R4|Q1_imag[2]~21\) # (GND)))))
-- \R4|Q1_imag[3]~23\ = CARRY((\R3|Q1_imag\(3) & (!\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & !\R4|Q1_imag[2]~21\)) # (!\R3|Q1_imag\(3) & ((!\R4|Q1_imag[2]~21\) # (!\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(3),
	datab => \L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[2]~21\,
	combout => \R4|Q1_imag[3]~22_combout\,
	cout => \R4|Q1_imag[3]~23\);

-- Location: FF_X61_Y54_N7
\R4|Q1_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(3));

-- Location: LCCOMB_X56_Y52_N14
\L3|b2|u1|Mult2|mult_core|romout[0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\ = \R4|Q5_real\(2) $ (\R4|Q5_real\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q5_real\(2),
	datad => \R4|Q5_real\(0),
	combout => \L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\);

-- Location: FF_X61_Y54_N5
\R4|Q1_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(2));

-- Location: FF_X61_Y54_N3
\R4|Q1_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(1));

-- Location: LCCOMB_X58_Y52_N2
\R5|Q1_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[1]~18_combout\ = (\R4|Q1_imag\(1) & ((\R4|Q5_real\(1) & (\R5|Q1_imag[0]~17\ & VCC)) # (!\R4|Q5_real\(1) & (!\R5|Q1_imag[0]~17\)))) # (!\R4|Q1_imag\(1) & ((\R4|Q5_real\(1) & (!\R5|Q1_imag[0]~17\)) # (!\R4|Q5_real\(1) & ((\R5|Q1_imag[0]~17\) # 
-- (GND)))))
-- \R5|Q1_imag[1]~19\ = CARRY((\R4|Q1_imag\(1) & (!\R4|Q5_real\(1) & !\R5|Q1_imag[0]~17\)) # (!\R4|Q1_imag\(1) & ((!\R5|Q1_imag[0]~17\) # (!\R4|Q5_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(1),
	datab => \R4|Q5_real\(1),
	datad => VCC,
	cin => \R5|Q1_imag[0]~17\,
	combout => \R5|Q1_imag[1]~18_combout\,
	cout => \R5|Q1_imag[1]~19\);

-- Location: LCCOMB_X58_Y52_N4
\R5|Q1_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[2]~20_combout\ = ((\L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\ $ (\R4|Q1_imag\(2) $ (!\R5|Q1_imag[1]~19\)))) # (GND)
-- \R5|Q1_imag[2]~21\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\ & ((\R4|Q1_imag\(2)) # (!\R5|Q1_imag[1]~19\))) # (!\L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\ & (\R4|Q1_imag\(2) & !\R5|Q1_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\,
	datab => \R4|Q1_imag\(2),
	datad => VCC,
	cin => \R5|Q1_imag[1]~19\,
	combout => \R5|Q1_imag[2]~20_combout\,
	cout => \R5|Q1_imag[2]~21\);

-- Location: LCCOMB_X58_Y52_N6
\R5|Q1_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[3]~22_combout\ = (\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & ((\R4|Q1_imag\(3) & (\R5|Q1_imag[2]~21\ & VCC)) # (!\R4|Q1_imag\(3) & (!\R5|Q1_imag[2]~21\)))) # (!\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & ((\R4|Q1_imag\(3) & 
-- (!\R5|Q1_imag[2]~21\)) # (!\R4|Q1_imag\(3) & ((\R5|Q1_imag[2]~21\) # (GND)))))
-- \R5|Q1_imag[3]~23\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & (!\R4|Q1_imag\(3) & !\R5|Q1_imag[2]~21\)) # (!\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & ((!\R5|Q1_imag[2]~21\) # (!\R4|Q1_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\,
	datab => \R4|Q1_imag\(3),
	datad => VCC,
	cin => \R5|Q1_imag[2]~21\,
	combout => \R5|Q1_imag[3]~22_combout\,
	cout => \R5|Q1_imag[3]~23\);

-- Location: FF_X58_Y52_N7
\R5|Q1_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(3));

-- Location: FF_X58_Y52_N5
\R5|Q1_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(2));

-- Location: FF_X58_Y52_N3
\R5|Q1_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(1));

-- Location: LCCOMB_X65_Y52_N2
\OUT_COV|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~1_cout\ = CARRY((!\R5|Q1_imag\(1) & !\R5|Q1_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(1),
	datab => \R5|Q1_imag\(0),
	datad => VCC,
	cout => \OUT_COV|Add1~1_cout\);

-- Location: LCCOMB_X65_Y52_N4
\OUT_COV|Add1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~3_cout\ = CARRY((\R5|Q1_imag\(2)) # (!\OUT_COV|Add1~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add1~1_cout\,
	cout => \OUT_COV|Add1~3_cout\);

-- Location: LCCOMB_X65_Y52_N6
\OUT_COV|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~4_combout\ = (\R5|Q1_imag\(3) & (!\OUT_COV|Add1~3_cout\ & VCC)) # (!\R5|Q1_imag\(3) & (\OUT_COV|Add1~3_cout\ $ (GND)))
-- \OUT_COV|Add1~5\ = CARRY((!\R5|Q1_imag\(3) & !\OUT_COV|Add1~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add1~3_cout\,
	combout => \OUT_COV|Add1~4_combout\,
	cout => \OUT_COV|Add1~5\);

-- Location: LCCOMB_X66_Y52_N4
\OUT_COV|O1_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[0]~0_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~4_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(0),
	datac => \OUT_COV|Add1~4_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O1_imag[0]~0_combout\);

-- Location: FF_X66_Y52_N5
\R6|Q1_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(0));

-- Location: LCCOMB_X63_Y53_N8
\R3|Q1_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[4]~24_combout\ = ((\R2|Q0_imag\(4) $ (\R2|Q1_imag\(4) $ (\R3|Q1_imag[3]~23\)))) # (GND)
-- \R3|Q1_imag[4]~25\ = CARRY((\R2|Q0_imag\(4) & ((!\R3|Q1_imag[3]~23\) # (!\R2|Q1_imag\(4)))) # (!\R2|Q0_imag\(4) & (!\R2|Q1_imag\(4) & !\R3|Q1_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(4),
	datab => \R2|Q1_imag\(4),
	datad => VCC,
	cin => \R3|Q1_imag[3]~23\,
	combout => \R3|Q1_imag[4]~24_combout\,
	cout => \R3|Q1_imag[4]~25\);

-- Location: FF_X63_Y53_N9
\R3|Q1_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(4));

-- Location: LCCOMB_X67_Y54_N8
\R3|Q3_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[4]~24_combout\ = ((\R2|Q2_imag\(4) $ (\R2|Q3_imag\(4) $ (\R3|Q3_imag[3]~23\)))) # (GND)
-- \R3|Q3_imag[4]~25\ = CARRY((\R2|Q2_imag\(4) & ((!\R3|Q3_imag[3]~23\) # (!\R2|Q3_imag\(4)))) # (!\R2|Q2_imag\(4) & (!\R2|Q3_imag\(4) & !\R3|Q3_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(4),
	datab => \R2|Q3_imag\(4),
	datad => VCC,
	cin => \R3|Q3_imag[3]~23\,
	combout => \R3|Q3_imag[4]~24_combout\,
	cout => \R3|Q3_imag[4]~25\);

-- Location: FF_X67_Y54_N9
\R3|Q3_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(4));

-- Location: LCCOMB_X66_Y54_N24
\L2|b2|u1|Mult3|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[0][17]~2_combout\ = (\R3|Q3_imag\(3) & ((\R3|Q3_imag\(2)) # ((\R3|Q3_imag\(0) & \R3|Q3_imag\(1))))) # (!\R3|Q3_imag\(3) & ((\R3|Q3_imag\(1) & ((!\R3|Q3_imag\(2)))) # (!\R3|Q3_imag\(1) & ((\R3|Q3_imag\(0)) # 
-- (\R3|Q3_imag\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(3),
	datab => \R3|Q3_imag\(0),
	datac => \R3|Q3_imag\(1),
	datad => \R3|Q3_imag\(2),
	combout => \L2|b2|u1|Mult3|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X62_Y54_N0
\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\R3|Q3_imag\(4) & (\L2|b2|u1|Mult3|mult_core|romout[0][17]~2_combout\ $ (VCC))) # (!\R3|Q3_imag\(4) & (\L2|b2|u1|Mult3|mult_core|romout[0][17]~2_combout\ & VCC))
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\R3|Q3_imag\(4) & \L2|b2|u1|Mult3|mult_core|romout[0][17]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(4),
	datab => \L2|b2|u1|Mult3|mult_core|romout[0][17]~2_combout\,
	datad => VCC,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X61_Y54_N8
\R4|Q1_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[4]~24_combout\ = ((\R3|Q1_imag\(4) $ (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (!\R4|Q1_imag[3]~23\)))) # (GND)
-- \R4|Q1_imag[4]~25\ = CARRY((\R3|Q1_imag\(4) & ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\) # (!\R4|Q1_imag[3]~23\))) # (!\R3|Q1_imag\(4) & (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\R4|Q1_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(4),
	datab => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[3]~23\,
	combout => \R4|Q1_imag[4]~24_combout\,
	cout => \R4|Q1_imag[4]~25\);

-- Location: FF_X61_Y54_N9
\R4|Q1_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(4));

-- Location: LCCOMB_X55_Y52_N8
\R4|Q5_real[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[4]~24_combout\ = ((\R3|Q5_real\(4) $ (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (!\R4|Q5_real[3]~23\)))) # (GND)
-- \R4|Q5_real[4]~25\ = CARRY((\R3|Q5_real\(4) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\) # (!\R4|Q5_real[3]~23\))) # (!\R3|Q5_real\(4) & (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\R4|Q5_real[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(4),
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R4|Q5_real[3]~23\,
	combout => \R4|Q5_real[4]~24_combout\,
	cout => \R4|Q5_real[4]~25\);

-- Location: FF_X55_Y52_N9
\R4|Q5_real[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(4));

-- Location: LCCOMB_X56_Y52_N8
\L3|b2|u1|Mult2|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[0][17]~2_combout\ = (\R4|Q5_real\(1) & ((\R4|Q5_real\(2) & (\R4|Q5_real\(3))) # (!\R4|Q5_real\(2) & ((\R4|Q5_real\(0)) # (!\R4|Q5_real\(3)))))) # (!\R4|Q5_real\(1) & ((\R4|Q5_real\(2)) # ((!\R4|Q5_real\(3) & 
-- \R4|Q5_real\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(1),
	datab => \R4|Q5_real\(2),
	datac => \R4|Q5_real\(3),
	datad => \R4|Q5_real\(0),
	combout => \L3|b2|u1|Mult2|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X59_Y52_N18
\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\R4|Q5_real\(4) & (\L3|b2|u1|Mult2|mult_core|romout[0][17]~2_combout\ $ (VCC))) # (!\R4|Q5_real\(4) & (\L3|b2|u1|Mult2|mult_core|romout[0][17]~2_combout\ & VCC))
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\R4|Q5_real\(4) & \L3|b2|u1|Mult2|mult_core|romout[0][17]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(4),
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][17]~2_combout\,
	datad => VCC,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X58_Y52_N8
\R5|Q1_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[4]~24_combout\ = ((\R4|Q1_imag\(4) $ (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (!\R5|Q1_imag[3]~23\)))) # (GND)
-- \R5|Q1_imag[4]~25\ = CARRY((\R4|Q1_imag\(4) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\) # (!\R5|Q1_imag[3]~23\))) # (!\R4|Q1_imag\(4) & (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\R5|Q1_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(4),
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R5|Q1_imag[3]~23\,
	combout => \R5|Q1_imag[4]~24_combout\,
	cout => \R5|Q1_imag[4]~25\);

-- Location: FF_X58_Y52_N9
\R5|Q1_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(4));

-- Location: LCCOMB_X65_Y52_N8
\OUT_COV|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~6_combout\ = (\R5|Q1_imag\(4) & ((\OUT_COV|Add1~5\) # (GND))) # (!\R5|Q1_imag\(4) & (!\OUT_COV|Add1~5\))
-- \OUT_COV|Add1~7\ = CARRY((\R5|Q1_imag\(4)) # (!\OUT_COV|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add1~5\,
	combout => \OUT_COV|Add1~6_combout\,
	cout => \OUT_COV|Add1~7\);

-- Location: LCCOMB_X66_Y49_N12
\OUT_COV|O1_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[1]~1_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~6_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q1_imag\(1),
	datad => \OUT_COV|Add1~6_combout\,
	combout => \OUT_COV|O1_imag[1]~1_combout\);

-- Location: FF_X66_Y49_N13
\R6|Q1_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(1));

-- Location: LCCOMB_X55_Y52_N10
\R4|Q5_real[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[5]~26_combout\ = (\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_real\(5) & (\R4|Q5_real[4]~25\ & VCC)) # (!\R3|Q5_real\(5) & (!\R4|Q5_real[4]~25\)))) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q5_real\(5) & (!\R4|Q5_real[4]~25\)) # (!\R3|Q5_real\(5) & ((\R4|Q5_real[4]~25\) # (GND)))))
-- \R4|Q5_real[5]~27\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R3|Q5_real\(5) & !\R4|Q5_real[4]~25\)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R4|Q5_real[4]~25\) # 
-- (!\R3|Q5_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R3|Q5_real\(5),
	datad => VCC,
	cin => \R4|Q5_real[4]~25\,
	combout => \R4|Q5_real[5]~26_combout\,
	cout => \R4|Q5_real[5]~27\);

-- Location: FF_X55_Y52_N11
\R4|Q5_real[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(5));

-- Location: LCCOMB_X56_Y52_N30
\L3|b2|u1|Mult2|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\ = (\R4|Q5_real\(2) & (((!\R4|Q5_real\(3))))) # (!\R4|Q5_real\(2) & ((\R4|Q5_real\(1) & ((!\R4|Q5_real\(0)) # (!\R4|Q5_real\(3)))) # (!\R4|Q5_real\(1) & ((\R4|Q5_real\(3)) # (\R4|Q5_real\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(1),
	datab => \R4|Q5_real\(2),
	datac => \R4|Q5_real\(3),
	datad => \R4|Q5_real\(0),
	combout => \L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\);

-- Location: LCCOMB_X59_Y52_N20
\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\R4|Q5_real\(5) & ((\L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\ & (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\R4|Q5_real\(5) & ((\L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\ & 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\R4|Q5_real\(5) & (!\L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\ & !\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q5_real\(5) & 
-- ((!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(5),
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][18]~3_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X67_Y54_N10
\R3|Q3_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[5]~26_combout\ = (\R2|Q3_imag\(5) & ((\R2|Q2_imag\(5) & (!\R3|Q3_imag[4]~25\)) # (!\R2|Q2_imag\(5) & ((\R3|Q3_imag[4]~25\) # (GND))))) # (!\R2|Q3_imag\(5) & ((\R2|Q2_imag\(5) & (\R3|Q3_imag[4]~25\ & VCC)) # (!\R2|Q2_imag\(5) & 
-- (!\R3|Q3_imag[4]~25\))))
-- \R3|Q3_imag[5]~27\ = CARRY((\R2|Q3_imag\(5) & ((!\R3|Q3_imag[4]~25\) # (!\R2|Q2_imag\(5)))) # (!\R2|Q3_imag\(5) & (!\R2|Q2_imag\(5) & !\R3|Q3_imag[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(5),
	datab => \R2|Q2_imag\(5),
	datad => VCC,
	cin => \R3|Q3_imag[4]~25\,
	combout => \R3|Q3_imag[5]~26_combout\,
	cout => \R3|Q3_imag[5]~27\);

-- Location: FF_X67_Y54_N11
\R3|Q3_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(5));

-- Location: LCCOMB_X66_Y54_N26
\L2|b2|u1|Mult3|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\ = (\R3|Q3_imag\(2) & (((!\R3|Q3_imag\(3))))) # (!\R3|Q3_imag\(2) & ((\R3|Q3_imag\(0) & ((!\R3|Q3_imag\(3)) # (!\R3|Q3_imag\(1)))) # (!\R3|Q3_imag\(0) & ((\R3|Q3_imag\(1)) # (\R3|Q3_imag\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(2),
	datab => \R3|Q3_imag\(0),
	datac => \R3|Q3_imag\(1),
	datad => \R3|Q3_imag\(3),
	combout => \L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\);

-- Location: LCCOMB_X62_Y54_N2
\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\R3|Q3_imag\(5) & ((\L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\ & (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\R3|Q3_imag\(5) & ((\L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\ & 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\R3|Q3_imag\(5) & (!\L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\ & !\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q3_imag\(5) & 
-- ((!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(5),
	datab => \L2|b2|u1|Mult3|mult_core|romout[0][18]~3_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X63_Y53_N10
\R3|Q1_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[5]~26_combout\ = (\R2|Q0_imag\(5) & ((\R2|Q1_imag\(5) & (!\R3|Q1_imag[4]~25\)) # (!\R2|Q1_imag\(5) & (\R3|Q1_imag[4]~25\ & VCC)))) # (!\R2|Q0_imag\(5) & ((\R2|Q1_imag\(5) & ((\R3|Q1_imag[4]~25\) # (GND))) # (!\R2|Q1_imag\(5) & 
-- (!\R3|Q1_imag[4]~25\))))
-- \R3|Q1_imag[5]~27\ = CARRY((\R2|Q0_imag\(5) & (\R2|Q1_imag\(5) & !\R3|Q1_imag[4]~25\)) # (!\R2|Q0_imag\(5) & ((\R2|Q1_imag\(5)) # (!\R3|Q1_imag[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(5),
	datab => \R2|Q1_imag\(5),
	datad => VCC,
	cin => \R3|Q1_imag[4]~25\,
	combout => \R3|Q1_imag[5]~26_combout\,
	cout => \R3|Q1_imag[5]~27\);

-- Location: FF_X63_Y53_N11
\R3|Q1_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(5));

-- Location: LCCOMB_X61_Y54_N10
\R4|Q1_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[5]~26_combout\ = (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q1_imag\(5) & (\R4|Q1_imag[4]~25\ & VCC)) # (!\R3|Q1_imag\(5) & (!\R4|Q1_imag[4]~25\)))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R3|Q1_imag\(5) & (!\R4|Q1_imag[4]~25\)) # (!\R3|Q1_imag\(5) & ((\R4|Q1_imag[4]~25\) # (GND)))))
-- \R4|Q1_imag[5]~27\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R3|Q1_imag\(5) & !\R4|Q1_imag[4]~25\)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R4|Q1_imag[4]~25\) # 
-- (!\R3|Q1_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R3|Q1_imag\(5),
	datad => VCC,
	cin => \R4|Q1_imag[4]~25\,
	combout => \R4|Q1_imag[5]~26_combout\,
	cout => \R4|Q1_imag[5]~27\);

-- Location: FF_X61_Y54_N11
\R4|Q1_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(5));

-- Location: LCCOMB_X58_Y52_N10
\R5|Q1_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[5]~26_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q1_imag\(5) & (\R5|Q1_imag[4]~25\ & VCC)) # (!\R4|Q1_imag\(5) & (!\R5|Q1_imag[4]~25\)))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q1_imag\(5) & (!\R5|Q1_imag[4]~25\)) # (!\R4|Q1_imag\(5) & ((\R5|Q1_imag[4]~25\) # (GND)))))
-- \R5|Q1_imag[5]~27\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q1_imag\(5) & !\R5|Q1_imag[4]~25\)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R5|Q1_imag[4]~25\) # 
-- (!\R4|Q1_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q1_imag\(5),
	datad => VCC,
	cin => \R5|Q1_imag[4]~25\,
	combout => \R5|Q1_imag[5]~26_combout\,
	cout => \R5|Q1_imag[5]~27\);

-- Location: FF_X58_Y52_N11
\R5|Q1_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(5));

-- Location: LCCOMB_X65_Y52_N10
\OUT_COV|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~8_combout\ = (\R5|Q1_imag\(5) & (!\OUT_COV|Add1~7\ & VCC)) # (!\R5|Q1_imag\(5) & (\OUT_COV|Add1~7\ $ (GND)))
-- \OUT_COV|Add1~9\ = CARRY((!\R5|Q1_imag\(5) & !\OUT_COV|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add1~7\,
	combout => \OUT_COV|Add1~8_combout\,
	cout => \OUT_COV|Add1~9\);

-- Location: LCCOMB_X66_Y52_N6
\OUT_COV|O1_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[2]~2_combout\ = (\INV~input_o\ & (\OUT_COV|Add1~8_combout\)) # (!\INV~input_o\ & ((\R5|Q1_imag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add1~8_combout\,
	datac => \R5|Q1_imag\(2),
	datad => \INV~input_o\,
	combout => \OUT_COV|O1_imag[2]~2_combout\);

-- Location: FF_X66_Y52_N7
\R6|Q1_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(2));

-- Location: LCCOMB_X66_Y54_N6
\L2|b2|u1|Mult3|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ = (\R3|Q3_imag\(3)) # ((\R3|Q3_imag\(0)) # ((\R3|Q3_imag\(1)) # (\R3|Q3_imag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(3),
	datab => \R3|Q3_imag\(0),
	datac => \R3|Q3_imag\(1),
	datad => \R3|Q3_imag\(2),
	combout => \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\);

-- Location: LCCOMB_X67_Y54_N12
\R3|Q3_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[6]~28_combout\ = ((\R2|Q3_imag\(6) $ (\R2|Q2_imag\(6) $ (\R3|Q3_imag[5]~27\)))) # (GND)
-- \R3|Q3_imag[6]~29\ = CARRY((\R2|Q3_imag\(6) & (\R2|Q2_imag\(6) & !\R3|Q3_imag[5]~27\)) # (!\R2|Q3_imag\(6) & ((\R2|Q2_imag\(6)) # (!\R3|Q3_imag[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(6),
	datab => \R2|Q2_imag\(6),
	datad => VCC,
	cin => \R3|Q3_imag[5]~27\,
	combout => \R3|Q3_imag[6]~28_combout\,
	cout => \R3|Q3_imag[6]~29\);

-- Location: FF_X67_Y54_N13
\R3|Q3_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(6));

-- Location: LCCOMB_X66_Y54_N16
\L2|b2|u1|Mult3|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[1][15]~4_combout\ = \R3|Q3_imag\(6) $ (\R3|Q3_imag\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q3_imag\(6),
	datad => \R3|Q3_imag\(4),
	combout => \L2|b2|u1|Mult3|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X62_Y54_N4
\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (\L2|b2|u1|Mult3|mult_core|romout[1][15]~4_combout\ $ (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[1][15]~4_combout\) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (\L2|b2|u1|Mult3|mult_core|romout[1][15]~4_combout\ & !\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|romout[1][15]~4_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X63_Y53_N12
\R3|Q1_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[6]~28_combout\ = ((\R2|Q1_imag\(6) $ (\R2|Q0_imag\(6) $ (\R3|Q1_imag[5]~27\)))) # (GND)
-- \R3|Q1_imag[6]~29\ = CARRY((\R2|Q1_imag\(6) & (\R2|Q0_imag\(6) & !\R3|Q1_imag[5]~27\)) # (!\R2|Q1_imag\(6) & ((\R2|Q0_imag\(6)) # (!\R3|Q1_imag[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(6),
	datab => \R2|Q0_imag\(6),
	datad => VCC,
	cin => \R3|Q1_imag[5]~27\,
	combout => \R3|Q1_imag[6]~28_combout\,
	cout => \R3|Q1_imag[6]~29\);

-- Location: FF_X63_Y53_N13
\R3|Q1_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(6));

-- Location: LCCOMB_X61_Y54_N12
\R4|Q1_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[6]~28_combout\ = ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R3|Q1_imag\(6) $ (!\R4|Q1_imag[5]~27\)))) # (GND)
-- \R4|Q1_imag[6]~29\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\R3|Q1_imag\(6)) # (!\R4|Q1_imag[5]~27\))) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\R3|Q1_imag\(6) & 
-- !\R4|Q1_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R3|Q1_imag\(6),
	datad => VCC,
	cin => \R4|Q1_imag[5]~27\,
	combout => \R4|Q1_imag[6]~28_combout\,
	cout => \R4|Q1_imag[6]~29\);

-- Location: FF_X61_Y54_N13
\R4|Q1_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(6));

-- Location: LCCOMB_X55_Y52_N12
\R4|Q5_real[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[6]~28_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R3|Q5_real\(6) $ (!\R4|Q5_real[5]~27\)))) # (GND)
-- \R4|Q5_real[6]~29\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\R3|Q5_real\(6)) # (!\R4|Q5_real[5]~27\))) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\R3|Q5_real\(6) & 
-- !\R4|Q5_real[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R3|Q5_real\(6),
	datad => VCC,
	cin => \R4|Q5_real[5]~27\,
	combout => \R4|Q5_real[6]~28_combout\,
	cout => \R4|Q5_real[6]~29\);

-- Location: FF_X55_Y52_N13
\R4|Q5_real[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(6));

-- Location: LCCOMB_X56_Y52_N28
\L3|b2|u1|Mult2|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[1][15]~4_combout\ = \R4|Q5_real\(6) $ (\R4|Q5_real\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(6),
	datad => \R4|Q5_real\(4),
	combout => \L3|b2|u1|Mult2|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X59_Y52_N16
\L3|b2|u1|Mult2|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ = (\R4|Q5_real\(3)) # ((\R4|Q5_real\(2)) # ((\R4|Q5_real\(1)) # (\R4|Q5_real\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(3),
	datab => \R4|Q5_real\(2),
	datac => \R4|Q5_real\(1),
	datad => \R4|Q5_real\(0),
	combout => \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\);

-- Location: LCCOMB_X59_Y52_N22
\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b2|u1|Mult2|mult_core|romout[1][15]~4_combout\ $ (\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ $ (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[1][15]~4_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[1][15]~4_combout\ & (\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & !\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[1][15]~4_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X58_Y52_N12
\R5|Q1_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[6]~28_combout\ = ((\R4|Q1_imag\(6) $ (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (!\R5|Q1_imag[5]~27\)))) # (GND)
-- \R5|Q1_imag[6]~29\ = CARRY((\R4|Q1_imag\(6) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\) # (!\R5|Q1_imag[5]~27\))) # (!\R4|Q1_imag\(6) & (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R5|Q1_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(6),
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R5|Q1_imag[5]~27\,
	combout => \R5|Q1_imag[6]~28_combout\,
	cout => \R5|Q1_imag[6]~29\);

-- Location: FF_X58_Y52_N13
\R5|Q1_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(6));

-- Location: LCCOMB_X65_Y52_N12
\OUT_COV|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~10_combout\ = (\R5|Q1_imag\(6) & ((\OUT_COV|Add1~9\) # (GND))) # (!\R5|Q1_imag\(6) & (!\OUT_COV|Add1~9\))
-- \OUT_COV|Add1~11\ = CARRY((\R5|Q1_imag\(6)) # (!\OUT_COV|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add1~9\,
	combout => \OUT_COV|Add1~10_combout\,
	cout => \OUT_COV|Add1~11\);

-- Location: LCCOMB_X67_Y53_N20
\OUT_COV|O1_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[3]~3_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~10_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q1_imag\(3),
	datad => \OUT_COV|Add1~10_combout\,
	combout => \OUT_COV|O1_imag[3]~3_combout\);

-- Location: FF_X67_Y53_N21
\R6|Q1_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(3));

-- Location: LCCOMB_X67_Y54_N14
\R3|Q3_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[7]~30_combout\ = (\R2|Q2_imag\(7) & ((\R2|Q3_imag\(7) & (!\R3|Q3_imag[6]~29\)) # (!\R2|Q3_imag\(7) & (\R3|Q3_imag[6]~29\ & VCC)))) # (!\R2|Q2_imag\(7) & ((\R2|Q3_imag\(7) & ((\R3|Q3_imag[6]~29\) # (GND))) # (!\R2|Q3_imag\(7) & 
-- (!\R3|Q3_imag[6]~29\))))
-- \R3|Q3_imag[7]~31\ = CARRY((\R2|Q2_imag\(7) & (\R2|Q3_imag\(7) & !\R3|Q3_imag[6]~29\)) # (!\R2|Q2_imag\(7) & ((\R2|Q3_imag\(7)) # (!\R3|Q3_imag[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(7),
	datab => \R2|Q3_imag\(7),
	datad => VCC,
	cin => \R3|Q3_imag[6]~29\,
	combout => \R3|Q3_imag[7]~30_combout\,
	cout => \R3|Q3_imag[7]~31\);

-- Location: FF_X67_Y54_N15
\R3|Q3_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(7));

-- Location: LCCOMB_X66_Y54_N28
\L2|b2|u1|Mult3|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\ = \R3|Q3_imag\(7) $ (\R3|Q3_imag\(5) $ (((\R3|Q3_imag\(4) & !\R3|Q3_imag\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(4),
	datab => \R3|Q3_imag\(6),
	datac => \R3|Q3_imag\(7),
	datad => \R3|Q3_imag\(5),
	combout => \L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X62_Y54_N6
\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\ & (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\ & 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (!\L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\ & !\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|romout[1][16]~combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X63_Y53_N14
\R3|Q1_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[7]~30_combout\ = (\R2|Q0_imag\(7) & ((\R2|Q1_imag\(7) & (!\R3|Q1_imag[6]~29\)) # (!\R2|Q1_imag\(7) & (\R3|Q1_imag[6]~29\ & VCC)))) # (!\R2|Q0_imag\(7) & ((\R2|Q1_imag\(7) & ((\R3|Q1_imag[6]~29\) # (GND))) # (!\R2|Q1_imag\(7) & 
-- (!\R3|Q1_imag[6]~29\))))
-- \R3|Q1_imag[7]~31\ = CARRY((\R2|Q0_imag\(7) & (\R2|Q1_imag\(7) & !\R3|Q1_imag[6]~29\)) # (!\R2|Q0_imag\(7) & ((\R2|Q1_imag\(7)) # (!\R3|Q1_imag[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(7),
	datab => \R2|Q1_imag\(7),
	datad => VCC,
	cin => \R3|Q1_imag[6]~29\,
	combout => \R3|Q1_imag[7]~30_combout\,
	cout => \R3|Q1_imag[7]~31\);

-- Location: FF_X63_Y53_N15
\R3|Q1_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(7));

-- Location: LCCOMB_X61_Y54_N14
\R4|Q1_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[7]~30_combout\ = (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q1_imag\(7) & (\R4|Q1_imag[6]~29\ & VCC)) # (!\R3|Q1_imag\(7) & (!\R4|Q1_imag[6]~29\)))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q1_imag\(7) & (!\R4|Q1_imag[6]~29\)) # (!\R3|Q1_imag\(7) & ((\R4|Q1_imag[6]~29\) # (GND)))))
-- \R4|Q1_imag[7]~31\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R3|Q1_imag\(7) & !\R4|Q1_imag[6]~29\)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((!\R4|Q1_imag[6]~29\) # 
-- (!\R3|Q1_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R3|Q1_imag\(7),
	datad => VCC,
	cin => \R4|Q1_imag[6]~29\,
	combout => \R4|Q1_imag[7]~30_combout\,
	cout => \R4|Q1_imag[7]~31\);

-- Location: FF_X61_Y54_N15
\R4|Q1_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(7));

-- Location: LCCOMB_X55_Y52_N14
\R4|Q5_real[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[7]~30_combout\ = (\R3|Q5_real\(7) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q5_real[6]~29\ & VCC)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R4|Q5_real[6]~29\)))) # (!\R3|Q5_real\(7) & ((\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q5_real[6]~29\)) # (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q5_real[6]~29\) # 
-- (GND)))))
-- \R4|Q5_real[7]~31\ = CARRY((\R3|Q5_real\(7) & (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q5_real[6]~29\)) # (!\R3|Q5_real\(7) & ((!\R4|Q5_real[6]~29\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(7),
	datab => \L2|b4|u1|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q5_real[6]~29\,
	combout => \R4|Q5_real[7]~30_combout\,
	cout => \R4|Q5_real[7]~31\);

-- Location: FF_X55_Y52_N15
\R4|Q5_real[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(7));

-- Location: LCCOMB_X56_Y52_N26
\L3|b2|u1|Mult2|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\ = \R4|Q5_real\(5) $ (\R4|Q5_real\(7) $ (((\R4|Q5_real\(4) & !\R4|Q5_real\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(4),
	datab => \R4|Q5_real\(6),
	datac => \R4|Q5_real\(5),
	datad => \R4|Q5_real\(7),
	combout => \L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X59_Y52_N24
\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\ & (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & !\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\ & ((!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[1][16]~combout\,
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X58_Y52_N14
\R5|Q1_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[7]~30_combout\ = (\R4|Q1_imag\(7) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R5|Q1_imag[6]~29\ & VCC)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & 
-- (!\R5|Q1_imag[6]~29\)))) # (!\R4|Q1_imag\(7) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q1_imag[6]~29\)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R5|Q1_imag[6]~29\) # 
-- (GND)))))
-- \R5|Q1_imag[7]~31\ = CARRY((\R4|Q1_imag\(7) & (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R5|Q1_imag[6]~29\)) # (!\R4|Q1_imag\(7) & ((!\R5|Q1_imag[6]~29\) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(7),
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R5|Q1_imag[6]~29\,
	combout => \R5|Q1_imag[7]~30_combout\,
	cout => \R5|Q1_imag[7]~31\);

-- Location: FF_X58_Y52_N15
\R5|Q1_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(7));

-- Location: LCCOMB_X65_Y52_N14
\OUT_COV|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~12_combout\ = (\R5|Q1_imag\(7) & (!\OUT_COV|Add1~11\ & VCC)) # (!\R5|Q1_imag\(7) & (\OUT_COV|Add1~11\ $ (GND)))
-- \OUT_COV|Add1~13\ = CARRY((!\R5|Q1_imag\(7) & !\OUT_COV|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add1~11\,
	combout => \OUT_COV|Add1~12_combout\,
	cout => \OUT_COV|Add1~13\);

-- Location: LCCOMB_X65_Y52_N0
\OUT_COV|O1_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[4]~4_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~12_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(4),
	datac => \OUT_COV|Add1~12_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O1_imag[4]~4_combout\);

-- Location: FF_X65_Y52_N1
\R6|Q1_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(4));

-- Location: LCCOMB_X63_Y53_N16
\R3|Q1_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[8]~32_combout\ = ((\R2|Q0_imag\(8) $ (\R2|Q1_imag\(8) $ (\R3|Q1_imag[7]~31\)))) # (GND)
-- \R3|Q1_imag[8]~33\ = CARRY((\R2|Q0_imag\(8) & ((!\R3|Q1_imag[7]~31\) # (!\R2|Q1_imag\(8)))) # (!\R2|Q0_imag\(8) & (!\R2|Q1_imag\(8) & !\R3|Q1_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(8),
	datab => \R2|Q1_imag\(8),
	datad => VCC,
	cin => \R3|Q1_imag[7]~31\,
	combout => \R3|Q1_imag[8]~32_combout\,
	cout => \R3|Q1_imag[8]~33\);

-- Location: FF_X63_Y53_N17
\R3|Q1_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(8));

-- Location: LCCOMB_X67_Y54_N16
\R3|Q3_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[8]~32_combout\ = ((\R2|Q3_imag\(8) $ (\R2|Q2_imag\(8) $ (\R3|Q3_imag[7]~31\)))) # (GND)
-- \R3|Q3_imag[8]~33\ = CARRY((\R2|Q3_imag\(8) & (\R2|Q2_imag\(8) & !\R3|Q3_imag[7]~31\)) # (!\R2|Q3_imag\(8) & ((\R2|Q2_imag\(8)) # (!\R3|Q3_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(8),
	datab => \R2|Q2_imag\(8),
	datad => VCC,
	cin => \R3|Q3_imag[7]~31\,
	combout => \R3|Q3_imag[8]~32_combout\,
	cout => \R3|Q3_imag[8]~33\);

-- Location: FF_X67_Y54_N17
\R3|Q3_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(8));

-- Location: LCCOMB_X66_Y54_N22
\L2|b2|u1|Mult3|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[1][17]~6_combout\ = (\R3|Q3_imag\(6) & (((\R3|Q3_imag\(7)) # (!\R3|Q3_imag\(5))))) # (!\R3|Q3_imag\(6) & ((\R3|Q3_imag\(4) & ((\R3|Q3_imag\(5)) # (!\R3|Q3_imag\(7)))) # (!\R3|Q3_imag\(4) & (!\R3|Q3_imag\(7) & 
-- \R3|Q3_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(4),
	datab => \R3|Q3_imag\(6),
	datac => \R3|Q3_imag\(7),
	datad => \R3|Q3_imag\(5),
	combout => \L2|b2|u1|Mult3|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X62_Y54_N8
\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (\L2|b2|u1|Mult3|mult_core|romout[1][17]~6_combout\ $ (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[1][17]~6_combout\) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (\L2|b2|u1|Mult3|mult_core|romout[1][17]~6_combout\ & !\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|romout[1][17]~6_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X62_Y54_N16
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\R3|Q3_imag\(8) & (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\R3|Q3_imag\(8) & 
-- (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\R3|Q3_imag\(8) & \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(8),
	datab => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X61_Y54_N16
\R4|Q1_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[8]~32_combout\ = ((\R3|Q1_imag\(8) $ (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (!\R4|Q1_imag[7]~31\)))) # (GND)
-- \R4|Q1_imag[8]~33\ = CARRY((\R3|Q1_imag\(8) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # (!\R4|Q1_imag[7]~31\))) # (!\R3|Q1_imag\(8) & 
-- (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & !\R4|Q1_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(8),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[7]~31\,
	combout => \R4|Q1_imag[8]~32_combout\,
	cout => \R4|Q1_imag[8]~33\);

-- Location: FF_X61_Y54_N17
\R4|Q1_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(8));

-- Location: LCCOMB_X56_Y52_N24
\L3|b2|u1|Mult2|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[1][17]~6_combout\ = (\R4|Q5_real\(6) & (((\R4|Q5_real\(7)) # (!\R4|Q5_real\(5))))) # (!\R4|Q5_real\(6) & ((\R4|Q5_real\(4) & ((\R4|Q5_real\(5)) # (!\R4|Q5_real\(7)))) # (!\R4|Q5_real\(4) & (\R4|Q5_real\(5) & 
-- !\R4|Q5_real\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(4),
	datab => \R4|Q5_real\(6),
	datac => \R4|Q5_real\(5),
	datad => \R4|Q5_real\(7),
	combout => \L3|b2|u1|Mult2|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X59_Y52_N26
\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b2|u1|Mult2|mult_core|romout[1][17]~6_combout\ $ (\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ $ (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[1][17]~6_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[1][17]~6_combout\ & (\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & !\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[1][17]~6_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X55_Y52_N16
\R4|Q5_real[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[8]~32_combout\ = ((\R3|Q5_real\(8) $ (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (!\R4|Q5_real[7]~31\)))) # (GND)
-- \R4|Q5_real[8]~33\ = CARRY((\R3|Q5_real\(8) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # (!\R4|Q5_real[7]~31\))) # (!\R3|Q5_real\(8) & 
-- (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & !\R4|Q5_real[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(8),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R4|Q5_real[7]~31\,
	combout => \R4|Q5_real[8]~32_combout\,
	cout => \R4|Q5_real[8]~33\);

-- Location: FF_X55_Y52_N17
\R4|Q5_real[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(8));

-- Location: LCCOMB_X59_Y52_N0
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\R4|Q5_real\(8) $ (VCC))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (\R4|Q5_real\(8) & VCC))
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & \R4|Q5_real\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R4|Q5_real\(8),
	datad => VCC,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X58_Y52_N16
\R5|Q1_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[8]~32_combout\ = ((\R4|Q1_imag\(8) $ (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (!\R5|Q1_imag[7]~31\)))) # (GND)
-- \R5|Q1_imag[8]~33\ = CARRY((\R4|Q1_imag\(8) & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # (!\R5|Q1_imag[7]~31\))) # (!\R4|Q1_imag\(8) & 
-- (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & !\R5|Q1_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(8),
	datab => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R5|Q1_imag[7]~31\,
	combout => \R5|Q1_imag[8]~32_combout\,
	cout => \R5|Q1_imag[8]~33\);

-- Location: FF_X58_Y52_N17
\R5|Q1_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(8));

-- Location: LCCOMB_X65_Y52_N16
\OUT_COV|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~14_combout\ = (\R5|Q1_imag\(8) & ((\OUT_COV|Add1~13\) # (GND))) # (!\R5|Q1_imag\(8) & (!\OUT_COV|Add1~13\))
-- \OUT_COV|Add1~15\ = CARRY((\R5|Q1_imag\(8)) # (!\OUT_COV|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add1~13\,
	combout => \OUT_COV|Add1~14_combout\,
	cout => \OUT_COV|Add1~15\);

-- Location: LCCOMB_X66_Y52_N20
\OUT_COV|O1_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[5]~5_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~14_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(5),
	datac => \OUT_COV|Add1~14_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O1_imag[5]~5_combout\);

-- Location: FF_X66_Y52_N21
\R6|Q1_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(5));

-- Location: LCCOMB_X55_Y52_N18
\R4|Q5_real[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[9]~34_combout\ = (\R3|Q5_real\(9) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\R4|Q5_real[8]~33\ & VCC)) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R4|Q5_real[8]~33\)))) # (!\R3|Q5_real\(9) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q5_real[8]~33\)) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((\R4|Q5_real[8]~33\) # (GND)))))
-- \R4|Q5_real[9]~35\ = CARRY((\R3|Q5_real\(9) & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q5_real[8]~33\)) # (!\R3|Q5_real\(9) & ((!\R4|Q5_real[8]~33\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(9),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q5_real[8]~33\,
	combout => \R4|Q5_real[9]~34_combout\,
	cout => \R4|Q5_real[9]~35\);

-- Location: FF_X55_Y52_N19
\R4|Q5_real[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(9));

-- Location: LCCOMB_X56_Y52_N18
\L3|b2|u1|Mult2|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\ = (\R4|Q5_real\(6) & (((!\R4|Q5_real\(7))))) # (!\R4|Q5_real\(6) & ((\R4|Q5_real\(4) & ((!\R4|Q5_real\(7)) # (!\R4|Q5_real\(5)))) # (!\R4|Q5_real\(4) & ((\R4|Q5_real\(5)) # (\R4|Q5_real\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(4),
	datab => \R4|Q5_real\(6),
	datac => \R4|Q5_real\(5),
	datad => \R4|Q5_real\(7),
	combout => \L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X59_Y52_N28
\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\ & (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\ & !\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\ & ((!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[1][18]~7_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X59_Y52_N2
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\R4|Q5_real\(9) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\R4|Q5_real\(9) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\R4|Q5_real\(9) & (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- !\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q5_real\(9) & ((!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(9),
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X63_Y53_N18
\R3|Q1_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[9]~34_combout\ = (\R2|Q0_imag\(9) & ((\R2|Q1_imag\(9) & (!\R3|Q1_imag[8]~33\)) # (!\R2|Q1_imag\(9) & (\R3|Q1_imag[8]~33\ & VCC)))) # (!\R2|Q0_imag\(9) & ((\R2|Q1_imag\(9) & ((\R3|Q1_imag[8]~33\) # (GND))) # (!\R2|Q1_imag\(9) & 
-- (!\R3|Q1_imag[8]~33\))))
-- \R3|Q1_imag[9]~35\ = CARRY((\R2|Q0_imag\(9) & (\R2|Q1_imag\(9) & !\R3|Q1_imag[8]~33\)) # (!\R2|Q0_imag\(9) & ((\R2|Q1_imag\(9)) # (!\R3|Q1_imag[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(9),
	datab => \R2|Q1_imag\(9),
	datad => VCC,
	cin => \R3|Q1_imag[8]~33\,
	combout => \R3|Q1_imag[9]~34_combout\,
	cout => \R3|Q1_imag[9]~35\);

-- Location: FF_X63_Y53_N19
\R3|Q1_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(9));

-- Location: LCCOMB_X66_Y54_N12
\L2|b2|u1|Mult3|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\ = (\R3|Q3_imag\(6) & (((!\R3|Q3_imag\(7))))) # (!\R3|Q3_imag\(6) & ((\R3|Q3_imag\(4) & ((!\R3|Q3_imag\(5)) # (!\R3|Q3_imag\(7)))) # (!\R3|Q3_imag\(4) & ((\R3|Q3_imag\(7)) # (\R3|Q3_imag\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(4),
	datab => \R3|Q3_imag\(6),
	datac => \R3|Q3_imag\(7),
	datad => \R3|Q3_imag\(5),
	combout => \L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X62_Y54_N10
\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\ & (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\ & 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (!\L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\ & !\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|romout[1][18]~7_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X67_Y54_N18
\R3|Q3_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[9]~34_combout\ = (\R2|Q2_imag\(9) & ((\R2|Q3_imag\(9) & (!\R3|Q3_imag[8]~33\)) # (!\R2|Q3_imag\(9) & (\R3|Q3_imag[8]~33\ & VCC)))) # (!\R2|Q2_imag\(9) & ((\R2|Q3_imag\(9) & ((\R3|Q3_imag[8]~33\) # (GND))) # (!\R2|Q3_imag\(9) & 
-- (!\R3|Q3_imag[8]~33\))))
-- \R3|Q3_imag[9]~35\ = CARRY((\R2|Q2_imag\(9) & (\R2|Q3_imag\(9) & !\R3|Q3_imag[8]~33\)) # (!\R2|Q2_imag\(9) & ((\R2|Q3_imag\(9)) # (!\R3|Q3_imag[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(9),
	datab => \R2|Q3_imag\(9),
	datad => VCC,
	cin => \R3|Q3_imag[8]~33\,
	combout => \R3|Q3_imag[9]~34_combout\,
	cout => \R3|Q3_imag[9]~35\);

-- Location: FF_X67_Y54_N19
\R3|Q3_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(9));

-- Location: LCCOMB_X62_Y54_N18
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q3_imag\(9) & 
-- (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R3|Q3_imag\(9) & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q3_imag\(9) & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R3|Q3_imag\(9) & 
-- ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\R3|Q3_imag\(9) & 
-- !\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\R3|Q3_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R3|Q3_imag\(9),
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X61_Y54_N18
\R4|Q1_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[9]~34_combout\ = (\R3|Q1_imag\(9) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\R4|Q1_imag[8]~33\ & VCC)) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R4|Q1_imag[8]~33\)))) # (!\R3|Q1_imag\(9) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q1_imag[8]~33\)) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((\R4|Q1_imag[8]~33\) # (GND)))))
-- \R4|Q1_imag[9]~35\ = CARRY((\R3|Q1_imag\(9) & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q1_imag[8]~33\)) # (!\R3|Q1_imag\(9) & ((!\R4|Q1_imag[8]~33\) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(9),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[8]~33\,
	combout => \R4|Q1_imag[9]~34_combout\,
	cout => \R4|Q1_imag[9]~35\);

-- Location: FF_X61_Y54_N19
\R4|Q1_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(9));

-- Location: LCCOMB_X58_Y52_N18
\R5|Q1_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[9]~34_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q1_imag\(9) & (\R5|Q1_imag[8]~33\ & VCC)) # (!\R4|Q1_imag\(9) & (!\R5|Q1_imag[8]~33\)))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q1_imag\(9) & (!\R5|Q1_imag[8]~33\)) # (!\R4|Q1_imag\(9) & ((\R5|Q1_imag[8]~33\) # (GND)))))
-- \R5|Q1_imag[9]~35\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q1_imag\(9) & !\R5|Q1_imag[8]~33\)) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((!\R5|Q1_imag[8]~33\) # (!\R4|Q1_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q1_imag\(9),
	datad => VCC,
	cin => \R5|Q1_imag[8]~33\,
	combout => \R5|Q1_imag[9]~34_combout\,
	cout => \R5|Q1_imag[9]~35\);

-- Location: FF_X58_Y52_N19
\R5|Q1_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(9));

-- Location: LCCOMB_X65_Y52_N18
\OUT_COV|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~16_combout\ = (\R5|Q1_imag\(9) & (!\OUT_COV|Add1~15\ & VCC)) # (!\R5|Q1_imag\(9) & (\OUT_COV|Add1~15\ $ (GND)))
-- \OUT_COV|Add1~17\ = CARRY((!\R5|Q1_imag\(9) & !\OUT_COV|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add1~15\,
	combout => \OUT_COV|Add1~16_combout\,
	cout => \OUT_COV|Add1~17\);

-- Location: LCCOMB_X66_Y52_N26
\OUT_COV|O1_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~16_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(6),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add1~16_combout\,
	combout => \OUT_COV|O1_imag[6]~6_combout\);

-- Location: FF_X66_Y52_N27
\R6|Q1_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(6));

-- Location: LCCOMB_X56_Y52_N16
\L3|b2|u1|Mult2|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[1][19]~8_combout\ = (\R4|Q5_real\(4)) # ((\R4|Q5_real\(6)) # ((\R4|Q5_real\(5)) # (\R4|Q5_real\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(4),
	datab => \R4|Q5_real\(6),
	datac => \R4|Q5_real\(5),
	datad => \R4|Q5_real\(7),
	combout => \L3|b2|u1|Mult2|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X59_Y52_N30
\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L3|b2|u1|Mult2|mult_core|romout[1][19]~8_combout\ $ (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[1][19]~8_combout\,
	datad => \L3|b2|u1|Mult2|mult_core|romout[0][19]~5_combout\,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X55_Y52_N20
\R4|Q5_real[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[10]~36_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R3|Q5_real\(10) $ (!\R4|Q5_real[9]~35\)))) # (GND)
-- \R4|Q5_real[10]~37\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((\R3|Q5_real\(10)) # (!\R4|Q5_real[9]~35\))) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (\R3|Q5_real\(10) & !\R4|Q5_real[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R3|Q5_real\(10),
	datad => VCC,
	cin => \R4|Q5_real[9]~35\,
	combout => \R4|Q5_real[10]~36_combout\,
	cout => \R4|Q5_real[10]~37\);

-- Location: FF_X55_Y52_N21
\R4|Q5_real[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(10));

-- Location: LCCOMB_X54_Y52_N20
\L3|b2|u1|Mult2|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[2][15]~9_combout\ = \R4|Q5_real\(10) $ (\R4|Q5_real\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q5_real\(10),
	datad => \R4|Q5_real\(8),
	combout => \L3|b2|u1|Mult2|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X59_Y52_N4
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b2|u1|Mult2|mult_core|romout[2][15]~9_combout\ $ 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[2][15]~9_combout\) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b2|u1|Mult2|mult_core|romout[2][15]~9_combout\ & 
-- !\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|romout[2][15]~9_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X66_Y54_N10
\L2|b2|u1|Mult3|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[1][19]~8_combout\ = (\R3|Q3_imag\(4)) # ((\R3|Q3_imag\(6)) # ((\R3|Q3_imag\(7)) # (\R3|Q3_imag\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(4),
	datab => \R3|Q3_imag\(6),
	datac => \R3|Q3_imag\(7),
	datad => \R3|Q3_imag\(5),
	combout => \L2|b2|u1|Mult3|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X62_Y54_N12
\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L2|b2|u1|Mult3|mult_core|romout[1][19]~8_combout\ $ (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b2|u1|Mult3|mult_core|romout[1][19]~8_combout\,
	datad => \L2|b2|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X67_Y54_N20
\R3|Q3_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[10]~36_combout\ = ((\R2|Q3_imag\(10) $ (\R2|Q2_imag\(10) $ (\R3|Q3_imag[9]~35\)))) # (GND)
-- \R3|Q3_imag[10]~37\ = CARRY((\R2|Q3_imag\(10) & (\R2|Q2_imag\(10) & !\R3|Q3_imag[9]~35\)) # (!\R2|Q3_imag\(10) & ((\R2|Q2_imag\(10)) # (!\R3|Q3_imag[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(10),
	datab => \R2|Q2_imag\(10),
	datad => VCC,
	cin => \R3|Q3_imag[9]~35\,
	combout => \R3|Q3_imag[10]~36_combout\,
	cout => \R3|Q3_imag[10]~37\);

-- Location: FF_X67_Y54_N21
\R3|Q3_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(10));

-- Location: LCCOMB_X62_Y54_N14
\L2|b2|u1|Mult3|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[2][15]~9_combout\ = \R3|Q3_imag\(8) $ (\R3|Q3_imag\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R3|Q3_imag\(8),
	datad => \R3|Q3_imag\(10),
	combout => \L2|b2|u1|Mult3|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X62_Y54_N20
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b2|u1|Mult3|mult_core|romout[2][15]~9_combout\ $ 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[2][15]~9_combout\) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L2|b2|u1|Mult3|mult_core|romout[2][15]~9_combout\ & 
-- !\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|romout[2][15]~9_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X63_Y53_N20
\R3|Q1_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[10]~36_combout\ = ((\R2|Q0_imag\(10) $ (\R2|Q1_imag\(10) $ (\R3|Q1_imag[9]~35\)))) # (GND)
-- \R3|Q1_imag[10]~37\ = CARRY((\R2|Q0_imag\(10) & ((!\R3|Q1_imag[9]~35\) # (!\R2|Q1_imag\(10)))) # (!\R2|Q0_imag\(10) & (!\R2|Q1_imag\(10) & !\R3|Q1_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(10),
	datab => \R2|Q1_imag\(10),
	datad => VCC,
	cin => \R3|Q1_imag[9]~35\,
	combout => \R3|Q1_imag[10]~36_combout\,
	cout => \R3|Q1_imag[10]~37\);

-- Location: FF_X63_Y53_N21
\R3|Q1_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(10));

-- Location: LCCOMB_X61_Y54_N20
\R4|Q1_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[10]~36_combout\ = ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R3|Q1_imag\(10) $ (!\R4|Q1_imag[9]~35\)))) # (GND)
-- \R4|Q1_imag[10]~37\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((\R3|Q1_imag\(10)) # (!\R4|Q1_imag[9]~35\))) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (\R3|Q1_imag\(10) & !\R4|Q1_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R3|Q1_imag\(10),
	datad => VCC,
	cin => \R4|Q1_imag[9]~35\,
	combout => \R4|Q1_imag[10]~36_combout\,
	cout => \R4|Q1_imag[10]~37\);

-- Location: FF_X61_Y54_N21
\R4|Q1_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(10));

-- Location: LCCOMB_X58_Y52_N20
\R5|Q1_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[10]~36_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q1_imag\(10) $ (!\R5|Q1_imag[9]~35\)))) # (GND)
-- \R5|Q1_imag[10]~37\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((\R4|Q1_imag\(10)) # (!\R5|Q1_imag[9]~35\))) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (\R4|Q1_imag\(10) & !\R5|Q1_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R4|Q1_imag\(10),
	datad => VCC,
	cin => \R5|Q1_imag[9]~35\,
	combout => \R5|Q1_imag[10]~36_combout\,
	cout => \R5|Q1_imag[10]~37\);

-- Location: FF_X58_Y52_N21
\R5|Q1_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(10));

-- Location: LCCOMB_X65_Y52_N20
\OUT_COV|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~18_combout\ = (\R5|Q1_imag\(10) & ((\OUT_COV|Add1~17\) # (GND))) # (!\R5|Q1_imag\(10) & (!\OUT_COV|Add1~17\))
-- \OUT_COV|Add1~19\ = CARRY((\R5|Q1_imag\(10)) # (!\OUT_COV|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add1~17\,
	combout => \OUT_COV|Add1~18_combout\,
	cout => \OUT_COV|Add1~19\);

-- Location: LCCOMB_X66_Y52_N12
\OUT_COV|O1_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[7]~7_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~18_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q1_imag\(7),
	datad => \OUT_COV|Add1~18_combout\,
	combout => \OUT_COV|O1_imag[7]~7_combout\);

-- Location: FF_X66_Y52_N13
\R6|Q1_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(7));

-- Location: LCCOMB_X55_Y52_N22
\R4|Q5_real[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[11]~38_combout\ = (\R3|Q5_real\(11) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q5_real[10]~37\ & VCC)) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q5_real[10]~37\)))) # (!\R3|Q5_real\(11) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q5_real[10]~37\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q5_real[10]~37\) # (GND)))))
-- \R4|Q5_real[11]~39\ = CARRY((\R3|Q5_real\(11) & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q5_real[10]~37\)) # (!\R3|Q5_real\(11) & ((!\R4|Q5_real[10]~37\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(11),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q5_real[10]~37\,
	combout => \R4|Q5_real[11]~38_combout\,
	cout => \R4|Q5_real[11]~39\);

-- Location: FF_X55_Y52_N23
\R4|Q5_real[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(11));

-- Location: LCCOMB_X54_Y52_N22
\L3|b2|u1|Mult2|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\ = \R4|Q5_real\(11) $ (\R4|Q5_real\(9) $ (((\R4|Q5_real\(8) & !\R4|Q5_real\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(11),
	datab => \R4|Q5_real\(8),
	datac => \R4|Q5_real\(10),
	datad => \R4|Q5_real\(9),
	combout => \L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X59_Y52_N6
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\ & 
-- (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\ & 
-- !\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|romout[2][16]~combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X63_Y53_N22
\R3|Q1_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[11]~38_combout\ = (\R2|Q0_imag\(11) & ((\R2|Q1_imag\(11) & (!\R3|Q1_imag[10]~37\)) # (!\R2|Q1_imag\(11) & (\R3|Q1_imag[10]~37\ & VCC)))) # (!\R2|Q0_imag\(11) & ((\R2|Q1_imag\(11) & ((\R3|Q1_imag[10]~37\) # (GND))) # (!\R2|Q1_imag\(11) & 
-- (!\R3|Q1_imag[10]~37\))))
-- \R3|Q1_imag[11]~39\ = CARRY((\R2|Q0_imag\(11) & (\R2|Q1_imag\(11) & !\R3|Q1_imag[10]~37\)) # (!\R2|Q0_imag\(11) & ((\R2|Q1_imag\(11)) # (!\R3|Q1_imag[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(11),
	datab => \R2|Q1_imag\(11),
	datad => VCC,
	cin => \R3|Q1_imag[10]~37\,
	combout => \R3|Q1_imag[11]~38_combout\,
	cout => \R3|Q1_imag[11]~39\);

-- Location: FF_X63_Y53_N23
\R3|Q1_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(11));

-- Location: LCCOMB_X67_Y54_N22
\R3|Q3_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[11]~38_combout\ = (\R2|Q3_imag\(11) & ((\R2|Q2_imag\(11) & (!\R3|Q3_imag[10]~37\)) # (!\R2|Q2_imag\(11) & ((\R3|Q3_imag[10]~37\) # (GND))))) # (!\R2|Q3_imag\(11) & ((\R2|Q2_imag\(11) & (\R3|Q3_imag[10]~37\ & VCC)) # (!\R2|Q2_imag\(11) & 
-- (!\R3|Q3_imag[10]~37\))))
-- \R3|Q3_imag[11]~39\ = CARRY((\R2|Q3_imag\(11) & ((!\R3|Q3_imag[10]~37\) # (!\R2|Q2_imag\(11)))) # (!\R2|Q3_imag\(11) & (!\R2|Q2_imag\(11) & !\R3|Q3_imag[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(11),
	datab => \R2|Q2_imag\(11),
	datad => VCC,
	cin => \R3|Q3_imag[10]~37\,
	combout => \R3|Q3_imag[11]~38_combout\,
	cout => \R3|Q3_imag[11]~39\);

-- Location: FF_X67_Y54_N23
\R3|Q3_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(11));

-- Location: LCCOMB_X68_Y54_N24
\L2|b2|u1|Mult3|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\ = \R3|Q3_imag\(9) $ (\R3|Q3_imag\(11) $ (((\R3|Q3_imag\(8) & !\R3|Q3_imag\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(9),
	datab => \R3|Q3_imag\(11),
	datac => \R3|Q3_imag\(8),
	datad => \R3|Q3_imag\(10),
	combout => \L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X62_Y54_N22
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\ & 
-- (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\ & 
-- !\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|romout[2][16]~combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X61_Y54_N22
\R4|Q1_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[11]~38_combout\ = (\R3|Q1_imag\(11) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\R4|Q1_imag[10]~37\ & VCC)) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q1_imag[10]~37\)))) # (!\R3|Q1_imag\(11) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q1_imag[10]~37\)) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q1_imag[10]~37\) # (GND)))))
-- \R4|Q1_imag[11]~39\ = CARRY((\R3|Q1_imag\(11) & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q1_imag[10]~37\)) # (!\R3|Q1_imag\(11) & ((!\R4|Q1_imag[10]~37\) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(11),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[10]~37\,
	combout => \R4|Q1_imag[11]~38_combout\,
	cout => \R4|Q1_imag[11]~39\);

-- Location: FF_X61_Y54_N23
\R4|Q1_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(11));

-- Location: LCCOMB_X58_Y52_N22
\R5|Q1_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[11]~38_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q1_imag\(11) & (\R5|Q1_imag[10]~37\ & VCC)) # (!\R4|Q1_imag\(11) & (!\R5|Q1_imag[10]~37\)))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q1_imag\(11) & (!\R5|Q1_imag[10]~37\)) # (!\R4|Q1_imag\(11) & ((\R5|Q1_imag[10]~37\) # (GND)))))
-- \R5|Q1_imag[11]~39\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q1_imag\(11) & !\R5|Q1_imag[10]~37\)) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- ((!\R5|Q1_imag[10]~37\) # (!\R4|Q1_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R4|Q1_imag\(11),
	datad => VCC,
	cin => \R5|Q1_imag[10]~37\,
	combout => \R5|Q1_imag[11]~38_combout\,
	cout => \R5|Q1_imag[11]~39\);

-- Location: FF_X58_Y52_N23
\R5|Q1_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(11));

-- Location: LCCOMB_X65_Y52_N22
\OUT_COV|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~20_combout\ = (\R5|Q1_imag\(11) & (!\OUT_COV|Add1~19\ & VCC)) # (!\R5|Q1_imag\(11) & (\OUT_COV|Add1~19\ $ (GND)))
-- \OUT_COV|Add1~21\ = CARRY((!\R5|Q1_imag\(11) & !\OUT_COV|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add1~19\,
	combout => \OUT_COV|Add1~20_combout\,
	cout => \OUT_COV|Add1~21\);

-- Location: LCCOMB_X62_Y50_N12
\OUT_COV|O1_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[8]~8_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~20_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q1_imag\(8),
	datad => \OUT_COV|Add1~20_combout\,
	combout => \OUT_COV|O1_imag[8]~8_combout\);

-- Location: FF_X62_Y50_N13
\R6|Q1_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(8));

-- Location: LCCOMB_X63_Y53_N24
\R3|Q1_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[12]~40_combout\ = ((\R2|Q0_imag\(12) $ (\R2|Q1_imag\(12) $ (\R3|Q1_imag[11]~39\)))) # (GND)
-- \R3|Q1_imag[12]~41\ = CARRY((\R2|Q0_imag\(12) & ((!\R3|Q1_imag[11]~39\) # (!\R2|Q1_imag\(12)))) # (!\R2|Q0_imag\(12) & (!\R2|Q1_imag\(12) & !\R3|Q1_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(12),
	datab => \R2|Q1_imag\(12),
	datad => VCC,
	cin => \R3|Q1_imag[11]~39\,
	combout => \R3|Q1_imag[12]~40_combout\,
	cout => \R3|Q1_imag[12]~41\);

-- Location: FF_X63_Y53_N25
\R3|Q1_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(12));

-- Location: LCCOMB_X68_Y54_N26
\L2|b2|u1|Mult3|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[2][17]~10_combout\ = (\R3|Q3_imag\(9) & ((\R3|Q3_imag\(11) & ((\R3|Q3_imag\(8)) # (\R3|Q3_imag\(10)))) # (!\R3|Q3_imag\(11) & ((!\R3|Q3_imag\(10)))))) # (!\R3|Q3_imag\(9) & ((\R3|Q3_imag\(10)) # ((!\R3|Q3_imag\(11) & 
-- \R3|Q3_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(9),
	datab => \R3|Q3_imag\(11),
	datac => \R3|Q3_imag\(8),
	datad => \R3|Q3_imag\(10),
	combout => \L2|b2|u1|Mult3|mult_core|romout[2][17]~10_combout\);

-- Location: LCCOMB_X67_Y54_N24
\R3|Q3_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[12]~40_combout\ = ((\R2|Q2_imag\(12) $ (\R2|Q3_imag\(12) $ (\R3|Q3_imag[11]~39\)))) # (GND)
-- \R3|Q3_imag[12]~41\ = CARRY((\R2|Q2_imag\(12) & ((!\R3|Q3_imag[11]~39\) # (!\R2|Q3_imag\(12)))) # (!\R2|Q2_imag\(12) & (!\R2|Q3_imag\(12) & !\R3|Q3_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(12),
	datab => \R2|Q3_imag\(12),
	datad => VCC,
	cin => \R3|Q3_imag[11]~39\,
	combout => \R3|Q3_imag[12]~40_combout\,
	cout => \R3|Q3_imag[12]~41\);

-- Location: FF_X67_Y54_N25
\R3|Q3_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(12));

-- Location: LCCOMB_X68_Y54_N6
\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L2|b2|u1|Mult3|mult_core|romout[2][17]~10_combout\ & (\R3|Q3_imag\(12) $ (VCC))) # (!\L2|b2|u1|Mult3|mult_core|romout[2][17]~10_combout\ & (\R3|Q3_imag\(12) & VCC))
-- \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[2][17]~10_combout\ & \R3|Q3_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[2][17]~10_combout\,
	datab => \R3|Q3_imag\(12),
	datad => VCC,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X62_Y54_N24
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X61_Y54_N24
\R4|Q1_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[12]~40_combout\ = ((\R3|Q1_imag\(12) $ (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (!\R4|Q1_imag[11]~39\)))) # (GND)
-- \R4|Q1_imag[12]~41\ = CARRY((\R3|Q1_imag\(12) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\R4|Q1_imag[11]~39\))) # (!\R3|Q1_imag\(12) & 
-- (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R4|Q1_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(12),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[11]~39\,
	combout => \R4|Q1_imag[12]~40_combout\,
	cout => \R4|Q1_imag[12]~41\);

-- Location: FF_X61_Y54_N25
\R4|Q1_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(12));

-- Location: LCCOMB_X54_Y52_N4
\L3|b2|u1|Mult2|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[2][17]~10_combout\ = (\R4|Q5_real\(10) & (((\R4|Q5_real\(11)) # (!\R4|Q5_real\(9))))) # (!\R4|Q5_real\(10) & ((\R4|Q5_real\(8) & ((\R4|Q5_real\(9)) # (!\R4|Q5_real\(11)))) # (!\R4|Q5_real\(8) & (!\R4|Q5_real\(11) & 
-- \R4|Q5_real\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(10),
	datab => \R4|Q5_real\(8),
	datac => \R4|Q5_real\(11),
	datad => \R4|Q5_real\(9),
	combout => \L3|b2|u1|Mult2|mult_core|romout[2][17]~10_combout\);

-- Location: LCCOMB_X55_Y52_N24
\R4|Q5_real[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[12]~40_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R3|Q5_real\(12) $ (!\R4|Q5_real[11]~39\)))) # (GND)
-- \R4|Q5_real[12]~41\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\R3|Q5_real\(12)) # (!\R4|Q5_real[11]~39\))) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (\R3|Q5_real\(12) & !\R4|Q5_real[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R3|Q5_real\(12),
	datad => VCC,
	cin => \R4|Q5_real[11]~39\,
	combout => \R4|Q5_real[12]~40_combout\,
	cout => \R4|Q5_real[12]~41\);

-- Location: FF_X55_Y52_N25
\R4|Q5_real[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(12));

-- Location: LCCOMB_X54_Y52_N12
\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L3|b2|u1|Mult2|mult_core|romout[2][17]~10_combout\ & (\R4|Q5_real\(12) $ (VCC))) # (!\L3|b2|u1|Mult2|mult_core|romout[2][17]~10_combout\ & (\R4|Q5_real\(12) & VCC))
-- \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[2][17]~10_combout\ & \R4|Q5_real\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[2][17]~10_combout\,
	datab => \R4|Q5_real\(12),
	datad => VCC,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X59_Y52_N8
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X58_Y52_N24
\R5|Q1_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[12]~40_combout\ = ((\R4|Q1_imag\(12) $ (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (!\R5|Q1_imag[11]~39\)))) # (GND)
-- \R5|Q1_imag[12]~41\ = CARRY((\R4|Q1_imag\(12) & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\) # (!\R5|Q1_imag[11]~39\))) # (!\R4|Q1_imag\(12) & 
-- (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R5|Q1_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(12),
	datab => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R5|Q1_imag[11]~39\,
	combout => \R5|Q1_imag[12]~40_combout\,
	cout => \R5|Q1_imag[12]~41\);

-- Location: FF_X58_Y52_N25
\R5|Q1_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(12));

-- Location: LCCOMB_X65_Y52_N24
\OUT_COV|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~22_combout\ = (\R5|Q1_imag\(12) & ((\OUT_COV|Add1~21\) # (GND))) # (!\R5|Q1_imag\(12) & (!\OUT_COV|Add1~21\))
-- \OUT_COV|Add1~23\ = CARRY((\R5|Q1_imag\(12)) # (!\OUT_COV|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add1~21\,
	combout => \OUT_COV|Add1~22_combout\,
	cout => \OUT_COV|Add1~23\);

-- Location: LCCOMB_X66_Y52_N14
\OUT_COV|O1_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~22_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(9),
	datac => \OUT_COV|Add1~22_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O1_imag[9]~9_combout\);

-- Location: FF_X66_Y52_N15
\R6|Q1_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(9));

-- Location: LCCOMB_X63_Y53_N26
\R3|Q1_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[13]~42_combout\ = (\R2|Q0_imag\(13) & ((\R2|Q1_imag\(13) & (!\R3|Q1_imag[12]~41\)) # (!\R2|Q1_imag\(13) & (\R3|Q1_imag[12]~41\ & VCC)))) # (!\R2|Q0_imag\(13) & ((\R2|Q1_imag\(13) & ((\R3|Q1_imag[12]~41\) # (GND))) # (!\R2|Q1_imag\(13) & 
-- (!\R3|Q1_imag[12]~41\))))
-- \R3|Q1_imag[13]~43\ = CARRY((\R2|Q0_imag\(13) & (\R2|Q1_imag\(13) & !\R3|Q1_imag[12]~41\)) # (!\R2|Q0_imag\(13) & ((\R2|Q1_imag\(13)) # (!\R3|Q1_imag[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q0_imag\(13),
	datab => \R2|Q1_imag\(13),
	datad => VCC,
	cin => \R3|Q1_imag[12]~41\,
	combout => \R3|Q1_imag[13]~42_combout\,
	cout => \R3|Q1_imag[13]~43\);

-- Location: FF_X63_Y53_N27
\R3|Q1_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(13));

-- Location: LCCOMB_X67_Y54_N26
\R3|Q3_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[13]~42_combout\ = (\R2|Q3_imag\(13) & ((\R2|Q2_imag\(13) & (!\R3|Q3_imag[12]~41\)) # (!\R2|Q2_imag\(13) & ((\R3|Q3_imag[12]~41\) # (GND))))) # (!\R2|Q3_imag\(13) & ((\R2|Q2_imag\(13) & (\R3|Q3_imag[12]~41\ & VCC)) # (!\R2|Q2_imag\(13) & 
-- (!\R3|Q3_imag[12]~41\))))
-- \R3|Q3_imag[13]~43\ = CARRY((\R2|Q3_imag\(13) & ((!\R3|Q3_imag[12]~41\) # (!\R2|Q2_imag\(13)))) # (!\R2|Q3_imag\(13) & (!\R2|Q2_imag\(13) & !\R3|Q3_imag[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q3_imag\(13),
	datab => \R2|Q2_imag\(13),
	datad => VCC,
	cin => \R3|Q3_imag[12]~41\,
	combout => \R3|Q3_imag[13]~42_combout\,
	cout => \R3|Q3_imag[13]~43\);

-- Location: FF_X67_Y54_N27
\R3|Q3_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(13));

-- Location: LCCOMB_X68_Y54_N0
\L2|b2|u1|Mult3|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\ = (\R3|Q3_imag\(10) & (((!\R3|Q3_imag\(11))))) # (!\R3|Q3_imag\(10) & ((\R3|Q3_imag\(9) & ((!\R3|Q3_imag\(11)) # (!\R3|Q3_imag\(8)))) # (!\R3|Q3_imag\(9) & ((\R3|Q3_imag\(8)) # (\R3|Q3_imag\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(10),
	datab => \R3|Q3_imag\(9),
	datac => \R3|Q3_imag\(8),
	datad => \R3|Q3_imag\(11),
	combout => \L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\);

-- Location: LCCOMB_X68_Y54_N8
\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\R3|Q3_imag\(13) & ((\L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\ & (\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # 
-- (!\L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\R3|Q3_imag\(13) & ((\L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\ & 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\R3|Q3_imag\(13) & (!\L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\ & !\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R3|Q3_imag\(13) & 
-- ((!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(13),
	datab => \L2|b2|u1|Mult3|mult_core|romout[2][18]~11_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X62_Y54_N26
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X61_Y54_N26
\R4|Q1_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[13]~42_combout\ = (\R3|Q1_imag\(13) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\R4|Q1_imag[12]~41\ & VCC)) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q1_imag[12]~41\)))) # (!\R3|Q1_imag\(13) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q1_imag[12]~41\)) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q1_imag[12]~41\) # (GND)))))
-- \R4|Q1_imag[13]~43\ = CARRY((\R3|Q1_imag\(13) & (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R4|Q1_imag[12]~41\)) # (!\R3|Q1_imag\(13) & ((!\R4|Q1_imag[12]~41\) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(13),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[12]~41\,
	combout => \R4|Q1_imag[13]~42_combout\,
	cout => \R4|Q1_imag[13]~43\);

-- Location: FF_X61_Y54_N27
\R4|Q1_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(13));

-- Location: LCCOMB_X54_Y52_N30
\L3|b2|u1|Mult2|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\ = (\R4|Q5_real\(10) & (((!\R4|Q5_real\(11))))) # (!\R4|Q5_real\(10) & ((\R4|Q5_real\(8) & ((!\R4|Q5_real\(9)) # (!\R4|Q5_real\(11)))) # (!\R4|Q5_real\(8) & ((\R4|Q5_real\(11)) # (\R4|Q5_real\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(10),
	datab => \R4|Q5_real\(8),
	datac => \R4|Q5_real\(11),
	datad => \R4|Q5_real\(9),
	combout => \L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\);

-- Location: LCCOMB_X55_Y52_N26
\R4|Q5_real[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[13]~42_combout\ = (\R3|Q5_real\(13) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\R4|Q5_real[12]~41\ & VCC)) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q5_real[12]~41\)))) # (!\R3|Q5_real\(13) & ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q5_real[12]~41\)) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q5_real[12]~41\) # (GND)))))
-- \R4|Q5_real[13]~43\ = CARRY((\R3|Q5_real\(13) & (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R4|Q5_real[12]~41\)) # (!\R3|Q5_real\(13) & ((!\R4|Q5_real[12]~41\) # 
-- (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q5_real\(13),
	datab => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R4|Q5_real[12]~41\,
	combout => \R4|Q5_real[13]~42_combout\,
	cout => \R4|Q5_real[13]~43\);

-- Location: FF_X55_Y52_N27
\R4|Q5_real[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(13));

-- Location: LCCOMB_X54_Y52_N14
\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\ & ((\R4|Q5_real\(13) & (\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q5_real\(13) & 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\ & ((\R4|Q5_real\(13) & (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R4|Q5_real\(13) & 
-- ((\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\ & (!\R4|Q5_real\(13) & !\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\ & ((!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\R4|Q5_real\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[2][18]~11_combout\,
	datab => \R4|Q5_real\(13),
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X59_Y52_N10
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- !\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X58_Y52_N26
\R5|Q1_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[13]~42_combout\ = (\R4|Q1_imag\(13) & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\R5|Q1_imag[12]~41\ & VCC)) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q1_imag[12]~41\)))) # (!\R4|Q1_imag\(13) & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q1_imag[12]~41\)) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R5|Q1_imag[12]~41\) # (GND)))))
-- \R5|Q1_imag[13]~43\ = CARRY((\R4|Q1_imag\(13) & (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R5|Q1_imag[12]~41\)) # (!\R4|Q1_imag\(13) & ((!\R5|Q1_imag[12]~41\) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(13),
	datab => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R5|Q1_imag[12]~41\,
	combout => \R5|Q1_imag[13]~42_combout\,
	cout => \R5|Q1_imag[13]~43\);

-- Location: FF_X58_Y52_N27
\R5|Q1_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(13));

-- Location: LCCOMB_X65_Y52_N26
\OUT_COV|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~24_combout\ = (\R5|Q1_imag\(13) & (!\OUT_COV|Add1~23\ & VCC)) # (!\R5|Q1_imag\(13) & (\OUT_COV|Add1~23\ $ (GND)))
-- \OUT_COV|Add1~25\ = CARRY((!\R5|Q1_imag\(13) & !\OUT_COV|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add1~23\,
	combout => \OUT_COV|Add1~24_combout\,
	cout => \OUT_COV|Add1~25\);

-- Location: LCCOMB_X66_Y52_N16
\OUT_COV|O1_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[10]~10_combout\ = (\INV~input_o\ & (\OUT_COV|Add1~24_combout\)) # (!\INV~input_o\ & ((\R5|Q1_imag\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add1~24_combout\,
	datad => \R5|Q1_imag\(10),
	combout => \OUT_COV|O1_imag[10]~10_combout\);

-- Location: FF_X66_Y52_N17
\R6|Q1_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(10));

-- Location: LCCOMB_X63_Y53_N28
\R3|Q1_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[14]~44_combout\ = ((\R2|Q1_imag\(14) $ (\R2|Q0_imag\(14) $ (\R3|Q1_imag[13]~43\)))) # (GND)
-- \R3|Q1_imag[14]~45\ = CARRY((\R2|Q1_imag\(14) & (\R2|Q0_imag\(14) & !\R3|Q1_imag[13]~43\)) # (!\R2|Q1_imag\(14) & ((\R2|Q0_imag\(14)) # (!\R3|Q1_imag[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q1_imag\(14),
	datab => \R2|Q0_imag\(14),
	datad => VCC,
	cin => \R3|Q1_imag[13]~43\,
	combout => \R3|Q1_imag[14]~44_combout\,
	cout => \R3|Q1_imag[14]~45\);

-- Location: FF_X63_Y53_N29
\R3|Q1_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(14));

-- Location: LCCOMB_X67_Y54_N28
\R3|Q3_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[14]~44_combout\ = ((\R2|Q2_imag\(14) $ (\R2|Q3_imag\(14) $ (\R3|Q3_imag[13]~43\)))) # (GND)
-- \R3|Q3_imag[14]~45\ = CARRY((\R2|Q2_imag\(14) & ((!\R3|Q3_imag[13]~43\) # (!\R2|Q3_imag\(14)))) # (!\R2|Q2_imag\(14) & (!\R2|Q3_imag\(14) & !\R3|Q3_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R2|Q2_imag\(14),
	datab => \R2|Q3_imag\(14),
	datad => VCC,
	cin => \R3|Q3_imag[13]~43\,
	combout => \R3|Q3_imag[14]~44_combout\,
	cout => \R3|Q3_imag[14]~45\);

-- Location: FF_X67_Y54_N29
\R3|Q3_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(14));

-- Location: LCCOMB_X68_Y54_N30
\L2|b2|u1|Mult3|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[3][15]~12_combout\ = \R3|Q3_imag\(14) $ (\R3|Q3_imag\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q3_imag\(14),
	datad => \R3|Q3_imag\(12),
	combout => \L2|b2|u1|Mult3|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X68_Y54_N4
\L2|b2|u1|Mult3|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\ = (\R3|Q3_imag\(9)) # ((\R3|Q3_imag\(11)) # ((\R3|Q3_imag\(8)) # (\R3|Q3_imag\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(9),
	datab => \R3|Q3_imag\(11),
	datac => \R3|Q3_imag\(8),
	datad => \R3|Q3_imag\(10),
	combout => \L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\);

-- Location: LCCOMB_X68_Y54_N10
\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L2|b2|u1|Mult3|mult_core|romout[3][15]~12_combout\ $ (\L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\ $ 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[3][15]~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L2|b2|u1|Mult3|mult_core|romout[3][15]~12_combout\ & (\L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\ & !\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[3][15]~12_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X62_Y54_N28
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X61_Y54_N28
\R4|Q1_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[14]~44_combout\ = ((\R3|Q1_imag\(14) $ (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (!\R4|Q1_imag[13]~43\)))) # (GND)
-- \R4|Q1_imag[14]~45\ = CARRY((\R3|Q1_imag\(14) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\R4|Q1_imag[13]~43\))) # (!\R3|Q1_imag\(14) & 
-- (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R4|Q1_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(14),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R4|Q1_imag[13]~43\,
	combout => \R4|Q1_imag[14]~44_combout\,
	cout => \R4|Q1_imag[14]~45\);

-- Location: FF_X61_Y54_N29
\R4|Q1_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(14));

-- Location: LCCOMB_X54_Y52_N26
\L3|b2|u1|Mult2|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\ = (\R4|Q5_real\(11)) # ((\R4|Q5_real\(8)) # ((\R4|Q5_real\(10)) # (\R4|Q5_real\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(11),
	datab => \R4|Q5_real\(8),
	datac => \R4|Q5_real\(10),
	datad => \R4|Q5_real\(9),
	combout => \L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\);

-- Location: LCCOMB_X55_Y52_N28
\R4|Q5_real[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[14]~44_combout\ = ((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R3|Q5_real\(14) $ (!\R4|Q5_real[13]~43\)))) # (GND)
-- \R4|Q5_real[14]~45\ = CARRY((\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & ((\R3|Q5_real\(14)) # (!\R4|Q5_real[13]~43\))) # (!\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\R3|Q5_real\(14) & !\R4|Q5_real[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \R3|Q5_real\(14),
	datad => VCC,
	cin => \R4|Q5_real[13]~43\,
	combout => \R4|Q5_real[14]~44_combout\,
	cout => \R4|Q5_real[14]~45\);

-- Location: FF_X55_Y52_N29
\R4|Q5_real[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(14));

-- Location: LCCOMB_X54_Y52_N24
\L3|b2|u1|Mult2|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[3][15]~12_combout\ = \R4|Q5_real\(14) $ (\R4|Q5_real\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q5_real\(14),
	datad => \R4|Q5_real\(12),
	combout => \L3|b2|u1|Mult2|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X54_Y52_N16
\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\ $ (\L3|b2|u1|Mult2|mult_core|romout[3][15]~12_combout\ $ 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\ & ((\L3|b2|u1|Mult2|mult_core|romout[3][15]~12_combout\) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\ & (\L3|b2|u1|Mult2|mult_core|romout[3][15]~12_combout\ & !\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|romout[3][15]~12_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X59_Y52_N12
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X58_Y52_N28
\R5|Q1_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[14]~44_combout\ = ((\R4|Q1_imag\(14) $ (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (!\R5|Q1_imag[13]~43\)))) # (GND)
-- \R5|Q1_imag[14]~45\ = CARRY((\R4|Q1_imag\(14) & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\R5|Q1_imag[13]~43\))) # (!\R4|Q1_imag\(14) & 
-- (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R5|Q1_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(14),
	datab => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R5|Q1_imag[13]~43\,
	combout => \R5|Q1_imag[14]~44_combout\,
	cout => \R5|Q1_imag[14]~45\);

-- Location: FF_X58_Y52_N29
\R5|Q1_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(14));

-- Location: LCCOMB_X65_Y52_N28
\OUT_COV|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~26_combout\ = (\R5|Q1_imag\(14) & ((\OUT_COV|Add1~25\) # (GND))) # (!\R5|Q1_imag\(14) & (!\OUT_COV|Add1~25\))
-- \OUT_COV|Add1~27\ = CARRY((\R5|Q1_imag\(14)) # (!\OUT_COV|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add1~25\,
	combout => \OUT_COV|Add1~26_combout\,
	cout => \OUT_COV|Add1~27\);

-- Location: LCCOMB_X63_Y51_N4
\OUT_COV|O1_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[11]~11_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~26_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(11),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add1~26_combout\,
	combout => \OUT_COV|O1_imag[11]~11_combout\);

-- Location: FF_X63_Y51_N5
\R6|Q1_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(11));

-- Location: LCCOMB_X67_Y54_N30
\R3|Q3_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q3_imag[15]~46_combout\ = \R2|Q3_imag\(15) $ (\R3|Q3_imag[14]~45\ $ (!\R2|Q2_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q3_imag\(15),
	datad => \R2|Q2_imag\(15),
	cin => \R3|Q3_imag[14]~45\,
	combout => \R3|Q3_imag[15]~46_combout\);

-- Location: FF_X67_Y54_N31
\R3|Q3_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q3_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q3_imag\(15));

-- Location: LCCOMB_X68_Y54_N2
\L2|b2|u1|Mult3|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|romout[3][16]~14_combout\ = \R3|Q3_imag\(13) $ (\R3|Q3_imag\(15) $ (((\R3|Q3_imag\(12) & !\R3|Q3_imag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(12),
	datab => \R3|Q3_imag\(14),
	datac => \R3|Q3_imag\(13),
	datad => \R3|Q3_imag\(15),
	combout => \L2|b2|u1|Mult3|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X68_Y54_N12
\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\ $ (\L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L2|b2|u1|Mult3|mult_core|romout[3][16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L2|b2|u1|Mult3|mult_core|romout[2][19]~13_combout\,
	datad => \L2|b2|u1|Mult3|mult_core|romout[3][16]~14_combout\,
	cin => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X62_Y54_N30
\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ $ (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cin => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X63_Y53_N30
\R3|Q1_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R3|Q1_imag[15]~46_combout\ = \R2|Q1_imag\(15) $ (\R3|Q1_imag[14]~45\ $ (!\R2|Q0_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R2|Q1_imag\(15),
	datad => \R2|Q0_imag\(15),
	cin => \R3|Q1_imag[14]~45\,
	combout => \R3|Q1_imag[15]~46_combout\);

-- Location: FF_X63_Y53_N31
\R3|Q1_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R3|Q1_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R3|Q1_imag\(15));

-- Location: LCCOMB_X61_Y54_N30
\R4|Q1_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q1_imag[15]~46_combout\ = \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\R4|Q1_imag[14]~45\ $ (\R3|Q1_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	datad => \R3|Q1_imag\(15),
	cin => \R4|Q1_imag[14]~45\,
	combout => \R4|Q1_imag[15]~46_combout\);

-- Location: FF_X61_Y54_N31
\R4|Q1_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q1_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q1_imag\(15));

-- Location: LCCOMB_X55_Y52_N30
\R4|Q5_real[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q5_real[15]~46_combout\ = \R3|Q5_real\(15) $ (\R4|Q5_real[14]~45\ $ (\L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q5_real\(15),
	datad => \L2|b4|u1|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R4|Q5_real[14]~45\,
	combout => \R4|Q5_real[15]~46_combout\);

-- Location: FF_X55_Y52_N31
\R4|Q5_real[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q5_real[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q5_real\(15));

-- Location: LCCOMB_X54_Y52_N0
\L3|b2|u1|Mult2|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|romout[3][16]~14_combout\ = \R4|Q5_real\(15) $ (\R4|Q5_real\(13) $ (((\R4|Q5_real\(12) & !\R4|Q5_real\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(12),
	datab => \R4|Q5_real\(14),
	datac => \R4|Q5_real\(15),
	datad => \R4|Q5_real\(13),
	combout => \L3|b2|u1|Mult2|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X54_Y52_N18
\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\ $ (\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L3|b2|u1|Mult2|mult_core|romout[3][16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|romout[2][19]~13_combout\,
	datad => \L3|b2|u1|Mult2|mult_core|romout[3][16]~14_combout\,
	cin => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X59_Y52_N14
\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => \L3|b2|u1|Mult2|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cin => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X58_Y52_N30
\R5|Q1_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q1_imag[15]~46_combout\ = \R4|Q1_imag\(15) $ (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ $ (\R5|Q1_imag[14]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(15),
	datab => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R5|Q1_imag[14]~45\,
	combout => \R5|Q1_imag[15]~46_combout\);

-- Location: FF_X58_Y52_N31
\R5|Q1_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q1_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q1_imag\(15));

-- Location: LCCOMB_X65_Y52_N30
\OUT_COV|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add1~28_combout\ = \OUT_COV|Add1~27\ $ (\R5|Q1_imag\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q1_imag\(15),
	cin => \OUT_COV|Add1~27\,
	combout => \OUT_COV|Add1~28_combout\);

-- Location: LCCOMB_X66_Y49_N10
\OUT_COV|O1_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[12]~12_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~28_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(12),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add1~28_combout\,
	combout => \OUT_COV|O1_imag[12]~12_combout\);

-- Location: FF_X66_Y49_N11
\R6|Q1_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(12));

-- Location: LCCOMB_X66_Y49_N24
\OUT_COV|O1_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[13]~13_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~28_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q1_imag\(13),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add1~28_combout\,
	combout => \OUT_COV|O1_imag[13]~13_combout\);

-- Location: FF_X66_Y49_N25
\R6|Q1_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(13));

-- Location: LCCOMB_X66_Y49_N22
\OUT_COV|O1_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[14]~14_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~28_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(14),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add1~28_combout\,
	combout => \OUT_COV|O1_imag[14]~14_combout\);

-- Location: FF_X66_Y49_N23
\R6|Q1_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(14));

-- Location: LCCOMB_X66_Y49_N0
\OUT_COV|O1_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O1_imag[15]~15_combout\ = (\INV~input_o\ & ((\OUT_COV|Add1~28_combout\))) # (!\INV~input_o\ & (\R5|Q1_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q1_imag\(15),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add1~28_combout\,
	combout => \OUT_COV|O1_imag[15]~15_combout\);

-- Location: FF_X66_Y49_N1
\R6|Q1_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O1_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q1_imag\(15));

-- Location: LCCOMB_X73_Y52_N0
\R4|Q6_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[0]~16_combout\ = (\R3|Q4_imag\(0) & ((GND) # (!\R3|Q6_imag\(0)))) # (!\R3|Q4_imag\(0) & (\R3|Q6_imag\(0) $ (GND)))
-- \R4|Q6_imag[0]~17\ = CARRY((\R3|Q4_imag\(0)) # (!\R3|Q6_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(0),
	datab => \R3|Q6_imag\(0),
	datad => VCC,
	combout => \R4|Q6_imag[0]~16_combout\,
	cout => \R4|Q6_imag[0]~17\);

-- Location: LCCOMB_X73_Y52_N2
\R4|Q6_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[1]~18_combout\ = (\R3|Q6_imag\(1) & ((\R3|Q4_imag\(1) & (!\R4|Q6_imag[0]~17\)) # (!\R3|Q4_imag\(1) & ((\R4|Q6_imag[0]~17\) # (GND))))) # (!\R3|Q6_imag\(1) & ((\R3|Q4_imag\(1) & (\R4|Q6_imag[0]~17\ & VCC)) # (!\R3|Q4_imag\(1) & 
-- (!\R4|Q6_imag[0]~17\))))
-- \R4|Q6_imag[1]~19\ = CARRY((\R3|Q6_imag\(1) & ((!\R4|Q6_imag[0]~17\) # (!\R3|Q4_imag\(1)))) # (!\R3|Q6_imag\(1) & (!\R3|Q4_imag\(1) & !\R4|Q6_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(1),
	datab => \R3|Q4_imag\(1),
	datad => VCC,
	cin => \R4|Q6_imag[0]~17\,
	combout => \R4|Q6_imag[1]~18_combout\,
	cout => \R4|Q6_imag[1]~19\);

-- Location: LCCOMB_X73_Y52_N4
\R4|Q6_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[2]~20_combout\ = ((\R3|Q6_imag\(2) $ (\R3|Q4_imag\(2) $ (\R4|Q6_imag[1]~19\)))) # (GND)
-- \R4|Q6_imag[2]~21\ = CARRY((\R3|Q6_imag\(2) & (\R3|Q4_imag\(2) & !\R4|Q6_imag[1]~19\)) # (!\R3|Q6_imag\(2) & ((\R3|Q4_imag\(2)) # (!\R4|Q6_imag[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(2),
	datab => \R3|Q4_imag\(2),
	datad => VCC,
	cin => \R4|Q6_imag[1]~19\,
	combout => \R4|Q6_imag[2]~20_combout\,
	cout => \R4|Q6_imag[2]~21\);

-- Location: FF_X73_Y52_N5
\R4|Q6_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(2));

-- Location: FF_X73_Y52_N3
\R4|Q6_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(1));

-- Location: FF_X72_Y52_N1
\R4|Q6_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \R4|Q6_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	sload => VCC,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(0));

-- Location: LCCOMB_X73_Y52_N6
\R4|Q6_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[3]~22_combout\ = (\R3|Q6_imag\(3) & ((\R3|Q4_imag\(3) & (!\R4|Q6_imag[2]~21\)) # (!\R3|Q4_imag\(3) & ((\R4|Q6_imag[2]~21\) # (GND))))) # (!\R3|Q6_imag\(3) & ((\R3|Q4_imag\(3) & (\R4|Q6_imag[2]~21\ & VCC)) # (!\R3|Q4_imag\(3) & 
-- (!\R4|Q6_imag[2]~21\))))
-- \R4|Q6_imag[3]~23\ = CARRY((\R3|Q6_imag\(3) & ((!\R4|Q6_imag[2]~21\) # (!\R3|Q4_imag\(3)))) # (!\R3|Q6_imag\(3) & (!\R3|Q4_imag\(3) & !\R4|Q6_imag[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(3),
	datab => \R3|Q4_imag\(3),
	datad => VCC,
	cin => \R4|Q6_imag[2]~21\,
	combout => \R4|Q6_imag[3]~22_combout\,
	cout => \R4|Q6_imag[3]~23\);

-- Location: FF_X73_Y52_N7
\R4|Q6_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(3));

-- Location: LCCOMB_X72_Y52_N0
\L3|b3|u1|Mult3|mult_core|romout[0][16]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ = \R4|Q6_imag\(1) $ (\R4|Q6_imag\(3) $ (((!\R4|Q6_imag\(2) & \R4|Q6_imag\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(2),
	datab => \R4|Q6_imag\(1),
	datac => \R4|Q6_imag\(0),
	datad => \R4|Q6_imag\(3),
	combout => \L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\);

-- Location: LCCOMB_X70_Y51_N0
\R4|Q2_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[0]~16_combout\ = (\R3|Q0_imag\(0) & ((GND) # (!\R3|Q2_imag\(0)))) # (!\R3|Q0_imag\(0) & (\R3|Q2_imag\(0) $ (GND)))
-- \R4|Q2_imag[0]~17\ = CARRY((\R3|Q0_imag\(0)) # (!\R3|Q2_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(0),
	datab => \R3|Q2_imag\(0),
	datad => VCC,
	combout => \R4|Q2_imag[0]~16_combout\,
	cout => \R4|Q2_imag[0]~17\);

-- Location: LCCOMB_X70_Y51_N2
\R4|Q2_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[1]~18_combout\ = (\R3|Q0_imag\(1) & ((\R3|Q2_imag\(1) & (!\R4|Q2_imag[0]~17\)) # (!\R3|Q2_imag\(1) & (\R4|Q2_imag[0]~17\ & VCC)))) # (!\R3|Q0_imag\(1) & ((\R3|Q2_imag\(1) & ((\R4|Q2_imag[0]~17\) # (GND))) # (!\R3|Q2_imag\(1) & 
-- (!\R4|Q2_imag[0]~17\))))
-- \R4|Q2_imag[1]~19\ = CARRY((\R3|Q0_imag\(1) & (\R3|Q2_imag\(1) & !\R4|Q2_imag[0]~17\)) # (!\R3|Q0_imag\(1) & ((\R3|Q2_imag\(1)) # (!\R4|Q2_imag[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(1),
	datab => \R3|Q2_imag\(1),
	datad => VCC,
	cin => \R4|Q2_imag[0]~17\,
	combout => \R4|Q2_imag[1]~18_combout\,
	cout => \R4|Q2_imag[1]~19\);

-- Location: LCCOMB_X70_Y51_N4
\R4|Q2_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[2]~20_combout\ = ((\R3|Q0_imag\(2) $ (\R3|Q2_imag\(2) $ (\R4|Q2_imag[1]~19\)))) # (GND)
-- \R4|Q2_imag[2]~21\ = CARRY((\R3|Q0_imag\(2) & ((!\R4|Q2_imag[1]~19\) # (!\R3|Q2_imag\(2)))) # (!\R3|Q0_imag\(2) & (!\R3|Q2_imag\(2) & !\R4|Q2_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(2),
	datab => \R3|Q2_imag\(2),
	datad => VCC,
	cin => \R4|Q2_imag[1]~19\,
	combout => \R4|Q2_imag[2]~20_combout\,
	cout => \R4|Q2_imag[2]~21\);

-- Location: LCCOMB_X70_Y51_N6
\R4|Q2_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[3]~22_combout\ = (\R3|Q0_imag\(3) & ((\R3|Q2_imag\(3) & (!\R4|Q2_imag[2]~21\)) # (!\R3|Q2_imag\(3) & (\R4|Q2_imag[2]~21\ & VCC)))) # (!\R3|Q0_imag\(3) & ((\R3|Q2_imag\(3) & ((\R4|Q2_imag[2]~21\) # (GND))) # (!\R3|Q2_imag\(3) & 
-- (!\R4|Q2_imag[2]~21\))))
-- \R4|Q2_imag[3]~23\ = CARRY((\R3|Q0_imag\(3) & (\R3|Q2_imag\(3) & !\R4|Q2_imag[2]~21\)) # (!\R3|Q0_imag\(3) & ((\R3|Q2_imag\(3)) # (!\R4|Q2_imag[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(3),
	datab => \R3|Q2_imag\(3),
	datad => VCC,
	cin => \R4|Q2_imag[2]~21\,
	combout => \R4|Q2_imag[3]~22_combout\,
	cout => \R4|Q2_imag[3]~23\);

-- Location: FF_X70_Y51_N7
\R4|Q2_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(3));

-- Location: FF_X70_Y51_N5
\R4|Q2_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(2));

-- Location: LCCOMB_X72_Y52_N2
\L3|b3|u1|Mult3|mult_core|romout[0][15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\ = \R4|Q6_imag\(0) $ (\R4|Q6_imag\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q6_imag\(0),
	datad => \R4|Q6_imag\(2),
	combout => \L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\);

-- Location: FF_X70_Y51_N3
\R4|Q2_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(1));

-- Location: FF_X70_Y51_N1
\R4|Q2_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(0));

-- Location: LCCOMB_X68_Y52_N0
\R5|Q2_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[0]~16_combout\ = (\R4|Q6_imag\(0) & (\R4|Q2_imag\(0) $ (VCC))) # (!\R4|Q6_imag\(0) & (\R4|Q2_imag\(0) & VCC))
-- \R5|Q2_imag[0]~17\ = CARRY((\R4|Q6_imag\(0) & \R4|Q2_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(0),
	datab => \R4|Q2_imag\(0),
	datad => VCC,
	combout => \R5|Q2_imag[0]~16_combout\,
	cout => \R5|Q2_imag[0]~17\);

-- Location: LCCOMB_X68_Y52_N2
\R5|Q2_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[1]~18_combout\ = (\R4|Q2_imag\(1) & ((\R4|Q6_imag\(1) & (\R5|Q2_imag[0]~17\ & VCC)) # (!\R4|Q6_imag\(1) & (!\R5|Q2_imag[0]~17\)))) # (!\R4|Q2_imag\(1) & ((\R4|Q6_imag\(1) & (!\R5|Q2_imag[0]~17\)) # (!\R4|Q6_imag\(1) & ((\R5|Q2_imag[0]~17\) # 
-- (GND)))))
-- \R5|Q2_imag[1]~19\ = CARRY((\R4|Q2_imag\(1) & (!\R4|Q6_imag\(1) & !\R5|Q2_imag[0]~17\)) # (!\R4|Q2_imag\(1) & ((!\R5|Q2_imag[0]~17\) # (!\R4|Q6_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(1),
	datab => \R4|Q6_imag\(1),
	datad => VCC,
	cin => \R5|Q2_imag[0]~17\,
	combout => \R5|Q2_imag[1]~18_combout\,
	cout => \R5|Q2_imag[1]~19\);

-- Location: LCCOMB_X68_Y52_N4
\R5|Q2_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[2]~20_combout\ = ((\R4|Q2_imag\(2) $ (\L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\ $ (!\R5|Q2_imag[1]~19\)))) # (GND)
-- \R5|Q2_imag[2]~21\ = CARRY((\R4|Q2_imag\(2) & ((\L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\) # (!\R5|Q2_imag[1]~19\))) # (!\R4|Q2_imag\(2) & (\L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\ & !\R5|Q2_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(2),
	datab => \L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R5|Q2_imag[1]~19\,
	combout => \R5|Q2_imag[2]~20_combout\,
	cout => \R5|Q2_imag[2]~21\);

-- Location: LCCOMB_X68_Y52_N6
\R5|Q2_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[3]~22_combout\ = (\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & ((\R4|Q2_imag\(3) & (\R5|Q2_imag[2]~21\ & VCC)) # (!\R4|Q2_imag\(3) & (!\R5|Q2_imag[2]~21\)))) # (!\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & ((\R4|Q2_imag\(3) & 
-- (!\R5|Q2_imag[2]~21\)) # (!\R4|Q2_imag\(3) & ((\R5|Q2_imag[2]~21\) # (GND)))))
-- \R5|Q2_imag[3]~23\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (!\R4|Q2_imag\(3) & !\R5|Q2_imag[2]~21\)) # (!\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & ((!\R5|Q2_imag[2]~21\) # (!\R4|Q2_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\,
	datab => \R4|Q2_imag\(3),
	datad => VCC,
	cin => \R5|Q2_imag[2]~21\,
	combout => \R5|Q2_imag[3]~22_combout\,
	cout => \R5|Q2_imag[3]~23\);

-- Location: FF_X68_Y52_N7
\R5|Q2_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(3));

-- Location: FF_X68_Y52_N5
\R5|Q2_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(2));

-- Location: FF_X68_Y52_N3
\R5|Q2_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(1));

-- Location: FF_X68_Y52_N1
\R5|Q2_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(0));

-- Location: LCCOMB_X67_Y52_N2
\OUT_COV|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~1_cout\ = CARRY((!\R5|Q2_imag\(1) & !\R5|Q2_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(1),
	datab => \R5|Q2_imag\(0),
	datad => VCC,
	cout => \OUT_COV|Add2~1_cout\);

-- Location: LCCOMB_X67_Y52_N4
\OUT_COV|Add2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~3_cout\ = CARRY((\R5|Q2_imag\(2)) # (!\OUT_COV|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add2~1_cout\,
	cout => \OUT_COV|Add2~3_cout\);

-- Location: LCCOMB_X67_Y52_N6
\OUT_COV|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~4_combout\ = (\R5|Q2_imag\(3) & (!\OUT_COV|Add2~3_cout\ & VCC)) # (!\R5|Q2_imag\(3) & (\OUT_COV|Add2~3_cout\ $ (GND)))
-- \OUT_COV|Add2~5\ = CARRY((!\R5|Q2_imag\(3) & !\OUT_COV|Add2~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add2~3_cout\,
	combout => \OUT_COV|Add2~4_combout\,
	cout => \OUT_COV|Add2~5\);

-- Location: LCCOMB_X68_Y49_N22
\OUT_COV|O2_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[0]~0_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~4_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \OUT_COV|Add2~4_combout\,
	datac => \R5|Q2_imag\(0),
	combout => \OUT_COV|O2_imag[0]~0_combout\);

-- Location: FF_X68_Y49_N23
\R6|Q2_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(0));

-- Location: LCCOMB_X70_Y51_N8
\R4|Q2_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[4]~24_combout\ = ((\R3|Q2_imag\(4) $ (\R3|Q0_imag\(4) $ (\R4|Q2_imag[3]~23\)))) # (GND)
-- \R4|Q2_imag[4]~25\ = CARRY((\R3|Q2_imag\(4) & (\R3|Q0_imag\(4) & !\R4|Q2_imag[3]~23\)) # (!\R3|Q2_imag\(4) & ((\R3|Q0_imag\(4)) # (!\R4|Q2_imag[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q2_imag\(4),
	datab => \R3|Q0_imag\(4),
	datad => VCC,
	cin => \R4|Q2_imag[3]~23\,
	combout => \R4|Q2_imag[4]~24_combout\,
	cout => \R4|Q2_imag[4]~25\);

-- Location: FF_X70_Y51_N9
\R4|Q2_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(4));

-- Location: LCCOMB_X72_Y52_N24
\L3|b3|u1|Mult3|mult_core|romout[0][17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[0][17]~2_combout\ = (\R4|Q6_imag\(2) & (((\R4|Q6_imag\(3)) # (!\R4|Q6_imag\(1))))) # (!\R4|Q6_imag\(2) & ((\R4|Q6_imag\(0) & ((\R4|Q6_imag\(1)) # (!\R4|Q6_imag\(3)))) # (!\R4|Q6_imag\(0) & (\R4|Q6_imag\(1) & 
-- !\R4|Q6_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(2),
	datab => \R4|Q6_imag\(0),
	datac => \R4|Q6_imag\(1),
	datad => \R4|Q6_imag\(3),
	combout => \L3|b3|u1|Mult3|mult_core|romout[0][17]~2_combout\);

-- Location: LCCOMB_X73_Y52_N8
\R4|Q6_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[4]~24_combout\ = ((\R3|Q4_imag\(4) $ (\R3|Q6_imag\(4) $ (\R4|Q6_imag[3]~23\)))) # (GND)
-- \R4|Q6_imag[4]~25\ = CARRY((\R3|Q4_imag\(4) & ((!\R4|Q6_imag[3]~23\) # (!\R3|Q6_imag\(4)))) # (!\R3|Q4_imag\(4) & (!\R3|Q6_imag\(4) & !\R4|Q6_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(4),
	datab => \R3|Q6_imag\(4),
	datad => VCC,
	cin => \R4|Q6_imag[3]~23\,
	combout => \R4|Q6_imag[4]~24_combout\,
	cout => \R4|Q6_imag[4]~25\);

-- Location: FF_X73_Y52_N9
\R4|Q6_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(4));

-- Location: LCCOMB_X69_Y52_N0
\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ = (\L3|b3|u1|Mult3|mult_core|romout[0][17]~2_combout\ & (\R4|Q6_imag\(4) $ (VCC))) # (!\L3|b3|u1|Mult3|mult_core|romout[0][17]~2_combout\ & (\R4|Q6_imag\(4) & VCC))
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[0][17]~2_combout\ & \R4|Q6_imag\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[0][17]~2_combout\,
	datab => \R4|Q6_imag\(4),
	datad => VCC,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X68_Y52_N8
\R5|Q2_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[4]~24_combout\ = ((\R4|Q2_imag\(4) $ (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (!\R5|Q2_imag[3]~23\)))) # (GND)
-- \R5|Q2_imag[4]~25\ = CARRY((\R4|Q2_imag\(4) & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\) # (!\R5|Q2_imag[3]~23\))) # (!\R4|Q2_imag\(4) & (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & 
-- !\R5|Q2_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(4),
	datab => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R5|Q2_imag[3]~23\,
	combout => \R5|Q2_imag[4]~24_combout\,
	cout => \R5|Q2_imag[4]~25\);

-- Location: FF_X68_Y52_N9
\R5|Q2_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(4));

-- Location: LCCOMB_X67_Y52_N8
\OUT_COV|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~6_combout\ = (\R5|Q2_imag\(4) & ((\OUT_COV|Add2~5\) # (GND))) # (!\R5|Q2_imag\(4) & (!\OUT_COV|Add2~5\))
-- \OUT_COV|Add2~7\ = CARRY((\R5|Q2_imag\(4)) # (!\OUT_COV|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add2~5\,
	combout => \OUT_COV|Add2~6_combout\,
	cout => \OUT_COV|Add2~7\);

-- Location: LCCOMB_X66_Y52_N2
\OUT_COV|O2_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[1]~1_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~6_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OUT_COV|Add2~6_combout\,
	datac => \R5|Q2_imag\(1),
	datad => \INV~input_o\,
	combout => \OUT_COV|O2_imag[1]~1_combout\);

-- Location: FF_X66_Y52_N3
\R6|Q2_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(1));

-- Location: LCCOMB_X72_Y52_N14
\L3|b3|u1|Mult3|mult_core|romout[0][18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\ = (\R4|Q6_imag\(2) & (((!\R4|Q6_imag\(3))))) # (!\R4|Q6_imag\(2) & ((\R4|Q6_imag\(0) & ((!\R4|Q6_imag\(3)) # (!\R4|Q6_imag\(1)))) # (!\R4|Q6_imag\(0) & ((\R4|Q6_imag\(1)) # (\R4|Q6_imag\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(2),
	datab => \R4|Q6_imag\(0),
	datac => \R4|Q6_imag\(1),
	datad => \R4|Q6_imag\(3),
	combout => \L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\);

-- Location: LCCOMB_X73_Y52_N10
\R4|Q6_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[5]~26_combout\ = (\R3|Q6_imag\(5) & ((\R3|Q4_imag\(5) & (!\R4|Q6_imag[4]~25\)) # (!\R3|Q4_imag\(5) & ((\R4|Q6_imag[4]~25\) # (GND))))) # (!\R3|Q6_imag\(5) & ((\R3|Q4_imag\(5) & (\R4|Q6_imag[4]~25\ & VCC)) # (!\R3|Q4_imag\(5) & 
-- (!\R4|Q6_imag[4]~25\))))
-- \R4|Q6_imag[5]~27\ = CARRY((\R3|Q6_imag\(5) & ((!\R4|Q6_imag[4]~25\) # (!\R3|Q4_imag\(5)))) # (!\R3|Q6_imag\(5) & (!\R3|Q4_imag\(5) & !\R4|Q6_imag[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(5),
	datab => \R3|Q4_imag\(5),
	datad => VCC,
	cin => \R4|Q6_imag[4]~25\,
	combout => \R4|Q6_imag[5]~26_combout\,
	cout => \R4|Q6_imag[5]~27\);

-- Location: FF_X73_Y52_N11
\R4|Q6_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(5));

-- Location: LCCOMB_X69_Y52_N2
\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ = (\L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\ & ((\R4|Q6_imag\(5) & (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q6_imag\(5) & 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)))) # (!\L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\ & ((\R4|Q6_imag\(5) & (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q6_imag\(5) & 
-- ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\ & (!\R4|Q6_imag\(5) & !\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\ & ((!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\) # (!\R4|Q6_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[0][18]~3_combout\,
	datab => \R4|Q6_imag\(5),
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X70_Y51_N10
\R4|Q2_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[5]~26_combout\ = (\R3|Q0_imag\(5) & ((\R3|Q2_imag\(5) & (!\R4|Q2_imag[4]~25\)) # (!\R3|Q2_imag\(5) & (\R4|Q2_imag[4]~25\ & VCC)))) # (!\R3|Q0_imag\(5) & ((\R3|Q2_imag\(5) & ((\R4|Q2_imag[4]~25\) # (GND))) # (!\R3|Q2_imag\(5) & 
-- (!\R4|Q2_imag[4]~25\))))
-- \R4|Q2_imag[5]~27\ = CARRY((\R3|Q0_imag\(5) & (\R3|Q2_imag\(5) & !\R4|Q2_imag[4]~25\)) # (!\R3|Q0_imag\(5) & ((\R3|Q2_imag\(5)) # (!\R4|Q2_imag[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(5),
	datab => \R3|Q2_imag\(5),
	datad => VCC,
	cin => \R4|Q2_imag[4]~25\,
	combout => \R4|Q2_imag[5]~26_combout\,
	cout => \R4|Q2_imag[5]~27\);

-- Location: FF_X70_Y51_N11
\R4|Q2_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(5));

-- Location: LCCOMB_X68_Y52_N10
\R5|Q2_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[5]~26_combout\ = (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_imag\(5) & (\R5|Q2_imag[4]~25\ & VCC)) # (!\R4|Q2_imag\(5) & (!\R5|Q2_imag[4]~25\)))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_imag\(5) & (!\R5|Q2_imag[4]~25\)) # (!\R4|Q2_imag\(5) & ((\R5|Q2_imag[4]~25\) # (GND)))))
-- \R5|Q2_imag[5]~27\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q2_imag\(5) & !\R5|Q2_imag[4]~25\)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R5|Q2_imag[4]~25\) # 
-- (!\R4|Q2_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q2_imag\(5),
	datad => VCC,
	cin => \R5|Q2_imag[4]~25\,
	combout => \R5|Q2_imag[5]~26_combout\,
	cout => \R5|Q2_imag[5]~27\);

-- Location: FF_X68_Y52_N11
\R5|Q2_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(5));

-- Location: LCCOMB_X67_Y52_N10
\OUT_COV|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~8_combout\ = (\R5|Q2_imag\(5) & (!\OUT_COV|Add2~7\ & VCC)) # (!\R5|Q2_imag\(5) & (\OUT_COV|Add2~7\ $ (GND)))
-- \OUT_COV|Add2~9\ = CARRY((!\R5|Q2_imag\(5) & !\OUT_COV|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add2~7\,
	combout => \OUT_COV|Add2~8_combout\,
	cout => \OUT_COV|Add2~9\);

-- Location: LCCOMB_X66_Y52_N8
\OUT_COV|O2_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[2]~2_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~8_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OUT_COV|Add2~8_combout\,
	datac => \R5|Q2_imag\(2),
	datad => \INV~input_o\,
	combout => \OUT_COV|O2_imag[2]~2_combout\);

-- Location: FF_X66_Y52_N9
\R6|Q2_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(2));

-- Location: LCCOMB_X73_Y52_N12
\R4|Q6_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[6]~28_combout\ = ((\R3|Q6_imag\(6) $ (\R3|Q4_imag\(6) $ (\R4|Q6_imag[5]~27\)))) # (GND)
-- \R4|Q6_imag[6]~29\ = CARRY((\R3|Q6_imag\(6) & (\R3|Q4_imag\(6) & !\R4|Q6_imag[5]~27\)) # (!\R3|Q6_imag\(6) & ((\R3|Q4_imag\(6)) # (!\R4|Q6_imag[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(6),
	datab => \R3|Q4_imag\(6),
	datad => VCC,
	cin => \R4|Q6_imag[5]~27\,
	combout => \R4|Q6_imag[6]~28_combout\,
	cout => \R4|Q6_imag[6]~29\);

-- Location: FF_X73_Y52_N13
\R4|Q6_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(6));

-- Location: LCCOMB_X74_Y52_N24
\L3|b3|u1|Mult3|mult_core|romout[1][15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[1][15]~4_combout\ = \R4|Q6_imag\(6) $ (\R4|Q6_imag\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(6),
	datad => \R4|Q6_imag\(4),
	combout => \L3|b3|u1|Mult3|mult_core|romout[1][15]~4_combout\);

-- Location: LCCOMB_X69_Y52_N14
\L3|b3|u1|Mult3|mult_core|romout[0][19]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ = (\R4|Q6_imag\(1)) # ((\R4|Q6_imag\(0)) # ((\R4|Q6_imag\(2)) # (\R4|Q6_imag\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(1),
	datab => \R4|Q6_imag\(0),
	datac => \R4|Q6_imag\(2),
	datad => \R4|Q6_imag\(3),
	combout => \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\);

-- Location: LCCOMB_X69_Y52_N4
\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b3|u1|Mult3|mult_core|romout[1][15]~4_combout\ $ (\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\)))) 
-- # (GND)
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[1][15]~4_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\))) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[1][15]~4_combout\ & (\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[1][15]~4_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X70_Y51_N12
\R4|Q2_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[6]~28_combout\ = ((\R3|Q0_imag\(6) $ (\R3|Q2_imag\(6) $ (\R4|Q2_imag[5]~27\)))) # (GND)
-- \R4|Q2_imag[6]~29\ = CARRY((\R3|Q0_imag\(6) & ((!\R4|Q2_imag[5]~27\) # (!\R3|Q2_imag\(6)))) # (!\R3|Q0_imag\(6) & (!\R3|Q2_imag\(6) & !\R4|Q2_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(6),
	datab => \R3|Q2_imag\(6),
	datad => VCC,
	cin => \R4|Q2_imag[5]~27\,
	combout => \R4|Q2_imag[6]~28_combout\,
	cout => \R4|Q2_imag[6]~29\);

-- Location: FF_X70_Y51_N13
\R4|Q2_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(6));

-- Location: LCCOMB_X68_Y52_N12
\R5|Q2_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[6]~28_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q2_imag\(6) $ (!\R5|Q2_imag[5]~27\)))) # (GND)
-- \R5|Q2_imag[6]~29\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & ((\R4|Q2_imag\(6)) # (!\R5|Q2_imag[5]~27\))) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & (\R4|Q2_imag\(6) & 
-- !\R5|Q2_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R4|Q2_imag\(6),
	datad => VCC,
	cin => \R5|Q2_imag[5]~27\,
	combout => \R5|Q2_imag[6]~28_combout\,
	cout => \R5|Q2_imag[6]~29\);

-- Location: FF_X68_Y52_N13
\R5|Q2_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(6));

-- Location: LCCOMB_X67_Y52_N12
\OUT_COV|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~10_combout\ = (\R5|Q2_imag\(6) & ((\OUT_COV|Add2~9\) # (GND))) # (!\R5|Q2_imag\(6) & (!\OUT_COV|Add2~9\))
-- \OUT_COV|Add2~11\ = CARRY((\R5|Q2_imag\(6)) # (!\OUT_COV|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add2~9\,
	combout => \OUT_COV|Add2~10_combout\,
	cout => \OUT_COV|Add2~11\);

-- Location: LCCOMB_X67_Y52_N0
\OUT_COV|O2_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[3]~3_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~10_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(3),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add2~10_combout\,
	combout => \OUT_COV|O2_imag[3]~3_combout\);

-- Location: FF_X67_Y52_N1
\R6|Q2_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(3));

-- Location: LCCOMB_X73_Y52_N14
\R4|Q6_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[7]~30_combout\ = (\R3|Q6_imag\(7) & ((\R3|Q4_imag\(7) & (!\R4|Q6_imag[6]~29\)) # (!\R3|Q4_imag\(7) & ((\R4|Q6_imag[6]~29\) # (GND))))) # (!\R3|Q6_imag\(7) & ((\R3|Q4_imag\(7) & (\R4|Q6_imag[6]~29\ & VCC)) # (!\R3|Q4_imag\(7) & 
-- (!\R4|Q6_imag[6]~29\))))
-- \R4|Q6_imag[7]~31\ = CARRY((\R3|Q6_imag\(7) & ((!\R4|Q6_imag[6]~29\) # (!\R3|Q4_imag\(7)))) # (!\R3|Q6_imag\(7) & (!\R3|Q4_imag\(7) & !\R4|Q6_imag[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(7),
	datab => \R3|Q4_imag\(7),
	datad => VCC,
	cin => \R4|Q6_imag[6]~29\,
	combout => \R4|Q6_imag[7]~30_combout\,
	cout => \R4|Q6_imag[7]~31\);

-- Location: FF_X73_Y52_N15
\R4|Q6_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(7));

-- Location: LCCOMB_X74_Y52_N10
\L3|b3|u1|Mult3|mult_core|romout[1][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\ = \R4|Q6_imag\(7) $ (\R4|Q6_imag\(5) $ (((!\R4|Q6_imag\(6) & \R4|Q6_imag\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(6),
	datab => \R4|Q6_imag\(4),
	datac => \R4|Q6_imag\(7),
	datad => \R4|Q6_imag\(5),
	combout => \L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\);

-- Location: LCCOMB_X69_Y52_N6
\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\ & VCC)) 
-- # (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)))) # (!\L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\ & (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\ & ((!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\) # (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[1][16]~combout\,
	datab => \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X70_Y51_N14
\R4|Q2_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[7]~30_combout\ = (\R3|Q0_imag\(7) & ((\R3|Q2_imag\(7) & (!\R4|Q2_imag[6]~29\)) # (!\R3|Q2_imag\(7) & (\R4|Q2_imag[6]~29\ & VCC)))) # (!\R3|Q0_imag\(7) & ((\R3|Q2_imag\(7) & ((\R4|Q2_imag[6]~29\) # (GND))) # (!\R3|Q2_imag\(7) & 
-- (!\R4|Q2_imag[6]~29\))))
-- \R4|Q2_imag[7]~31\ = CARRY((\R3|Q0_imag\(7) & (\R3|Q2_imag\(7) & !\R4|Q2_imag[6]~29\)) # (!\R3|Q0_imag\(7) & ((\R3|Q2_imag\(7)) # (!\R4|Q2_imag[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(7),
	datab => \R3|Q2_imag\(7),
	datad => VCC,
	cin => \R4|Q2_imag[6]~29\,
	combout => \R4|Q2_imag[7]~30_combout\,
	cout => \R4|Q2_imag[7]~31\);

-- Location: FF_X70_Y51_N15
\R4|Q2_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(7));

-- Location: LCCOMB_X68_Y52_N14
\R5|Q2_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[7]~30_combout\ = (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q2_imag\(7) & (\R5|Q2_imag[6]~29\ & VCC)) # (!\R4|Q2_imag\(7) & (!\R5|Q2_imag[6]~29\)))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q2_imag\(7) & (!\R5|Q2_imag[6]~29\)) # (!\R4|Q2_imag\(7) & ((\R5|Q2_imag[6]~29\) # (GND)))))
-- \R5|Q2_imag[7]~31\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q2_imag\(7) & !\R5|Q2_imag[6]~29\)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((!\R5|Q2_imag[6]~29\) # 
-- (!\R4|Q2_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R4|Q2_imag\(7),
	datad => VCC,
	cin => \R5|Q2_imag[6]~29\,
	combout => \R5|Q2_imag[7]~30_combout\,
	cout => \R5|Q2_imag[7]~31\);

-- Location: FF_X68_Y52_N15
\R5|Q2_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(7));

-- Location: LCCOMB_X67_Y52_N14
\OUT_COV|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~12_combout\ = (\R5|Q2_imag\(7) & (!\OUT_COV|Add2~11\ & VCC)) # (!\R5|Q2_imag\(7) & (\OUT_COV|Add2~11\ $ (GND)))
-- \OUT_COV|Add2~13\ = CARRY((!\R5|Q2_imag\(7) & !\OUT_COV|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add2~11\,
	combout => \OUT_COV|Add2~12_combout\,
	cout => \OUT_COV|Add2~13\);

-- Location: LCCOMB_X66_Y52_N10
\OUT_COV|O2_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[4]~4_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~12_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add2~12_combout\,
	datad => \R5|Q2_imag\(4),
	combout => \OUT_COV|O2_imag[4]~4_combout\);

-- Location: FF_X66_Y52_N11
\R6|Q2_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(4));

-- Location: LCCOMB_X70_Y51_N16
\R4|Q2_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[8]~32_combout\ = ((\R3|Q0_imag\(8) $ (\R3|Q2_imag\(8) $ (\R4|Q2_imag[7]~31\)))) # (GND)
-- \R4|Q2_imag[8]~33\ = CARRY((\R3|Q0_imag\(8) & ((!\R4|Q2_imag[7]~31\) # (!\R3|Q2_imag\(8)))) # (!\R3|Q0_imag\(8) & (!\R3|Q2_imag\(8) & !\R4|Q2_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(8),
	datab => \R3|Q2_imag\(8),
	datad => VCC,
	cin => \R4|Q2_imag[7]~31\,
	combout => \R4|Q2_imag[8]~32_combout\,
	cout => \R4|Q2_imag[8]~33\);

-- Location: FF_X70_Y51_N17
\R4|Q2_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(8));

-- Location: LCCOMB_X73_Y52_N16
\R4|Q6_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[8]~32_combout\ = ((\R3|Q4_imag\(8) $ (\R3|Q6_imag\(8) $ (\R4|Q6_imag[7]~31\)))) # (GND)
-- \R4|Q6_imag[8]~33\ = CARRY((\R3|Q4_imag\(8) & ((!\R4|Q6_imag[7]~31\) # (!\R3|Q6_imag\(8)))) # (!\R3|Q4_imag\(8) & (!\R3|Q6_imag\(8) & !\R4|Q6_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(8),
	datab => \R3|Q6_imag\(8),
	datad => VCC,
	cin => \R4|Q6_imag[7]~31\,
	combout => \R4|Q6_imag[8]~32_combout\,
	cout => \R4|Q6_imag[8]~33\);

-- Location: FF_X73_Y52_N17
\R4|Q6_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(8));

-- Location: LCCOMB_X74_Y52_N28
\L3|b3|u1|Mult3|mult_core|romout[1][17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[1][17]~6_combout\ = (\R4|Q6_imag\(6) & (((\R4|Q6_imag\(7)) # (!\R4|Q6_imag\(5))))) # (!\R4|Q6_imag\(6) & ((\R4|Q6_imag\(4) & ((\R4|Q6_imag\(5)) # (!\R4|Q6_imag\(7)))) # (!\R4|Q6_imag\(4) & (!\R4|Q6_imag\(7) & 
-- \R4|Q6_imag\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(6),
	datab => \R4|Q6_imag\(4),
	datac => \R4|Q6_imag\(7),
	datad => \R4|Q6_imag\(5),
	combout => \L3|b3|u1|Mult3|mult_core|romout[1][17]~6_combout\);

-- Location: LCCOMB_X69_Y52_N8
\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b3|u1|Mult3|mult_core|romout[1][17]~6_combout\ $ (\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) 
-- # (GND)
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[1][17]~6_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[1][17]~6_combout\ & (\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[1][17]~6_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X69_Y52_N16
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ = (\R4|Q6_imag\(8) & (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ $ (VCC))) # (!\R4|Q6_imag\(8) & 
-- (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & VCC))
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ = CARRY((\R4|Q6_imag\(8) & \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(8),
	datab => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\);

-- Location: LCCOMB_X68_Y52_N16
\R5|Q2_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[8]~32_combout\ = ((\R4|Q2_imag\(8) $ (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (!\R5|Q2_imag[7]~31\)))) # (GND)
-- \R5|Q2_imag[8]~33\ = CARRY((\R4|Q2_imag\(8) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\) # (!\R5|Q2_imag[7]~31\))) # (!\R4|Q2_imag\(8) & 
-- (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & !\R5|Q2_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(8),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \R5|Q2_imag[7]~31\,
	combout => \R5|Q2_imag[8]~32_combout\,
	cout => \R5|Q2_imag[8]~33\);

-- Location: FF_X68_Y52_N17
\R5|Q2_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(8));

-- Location: LCCOMB_X67_Y52_N16
\OUT_COV|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~14_combout\ = (\R5|Q2_imag\(8) & ((\OUT_COV|Add2~13\) # (GND))) # (!\R5|Q2_imag\(8) & (!\OUT_COV|Add2~13\))
-- \OUT_COV|Add2~15\ = CARRY((\R5|Q2_imag\(8)) # (!\OUT_COV|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add2~13\,
	combout => \OUT_COV|Add2~14_combout\,
	cout => \OUT_COV|Add2~15\);

-- Location: LCCOMB_X67_Y53_N14
\OUT_COV|O2_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[5]~5_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~14_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add2~14_combout\,
	datad => \R5|Q2_imag\(5),
	combout => \OUT_COV|O2_imag[5]~5_combout\);

-- Location: FF_X67_Y53_N15
\R6|Q2_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(5));

-- Location: LCCOMB_X70_Y51_N18
\R4|Q2_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[9]~34_combout\ = (\R3|Q0_imag\(9) & ((\R3|Q2_imag\(9) & (!\R4|Q2_imag[8]~33\)) # (!\R3|Q2_imag\(9) & (\R4|Q2_imag[8]~33\ & VCC)))) # (!\R3|Q0_imag\(9) & ((\R3|Q2_imag\(9) & ((\R4|Q2_imag[8]~33\) # (GND))) # (!\R3|Q2_imag\(9) & 
-- (!\R4|Q2_imag[8]~33\))))
-- \R4|Q2_imag[9]~35\ = CARRY((\R3|Q0_imag\(9) & (\R3|Q2_imag\(9) & !\R4|Q2_imag[8]~33\)) # (!\R3|Q0_imag\(9) & ((\R3|Q2_imag\(9)) # (!\R4|Q2_imag[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(9),
	datab => \R3|Q2_imag\(9),
	datad => VCC,
	cin => \R4|Q2_imag[8]~33\,
	combout => \R4|Q2_imag[9]~34_combout\,
	cout => \R4|Q2_imag[9]~35\);

-- Location: FF_X70_Y51_N19
\R4|Q2_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(9));

-- Location: LCCOMB_X74_Y52_N26
\L3|b3|u1|Mult3|mult_core|romout[1][18]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\ = (\R4|Q6_imag\(6) & (((!\R4|Q6_imag\(7))))) # (!\R4|Q6_imag\(6) & ((\R4|Q6_imag\(4) & ((!\R4|Q6_imag\(5)) # (!\R4|Q6_imag\(7)))) # (!\R4|Q6_imag\(4) & ((\R4|Q6_imag\(7)) # (\R4|Q6_imag\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111101011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(6),
	datab => \R4|Q6_imag\(4),
	datac => \R4|Q6_imag\(7),
	datad => \R4|Q6_imag\(5),
	combout => \L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\);

-- Location: LCCOMB_X69_Y52_N10
\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\ & 
-- VCC)) # (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\ & (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ & !\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\ & ((!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[1][18]~7_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X73_Y52_N18
\R4|Q6_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[9]~34_combout\ = (\R3|Q6_imag\(9) & ((\R3|Q4_imag\(9) & (!\R4|Q6_imag[8]~33\)) # (!\R3|Q4_imag\(9) & ((\R4|Q6_imag[8]~33\) # (GND))))) # (!\R3|Q6_imag\(9) & ((\R3|Q4_imag\(9) & (\R4|Q6_imag[8]~33\ & VCC)) # (!\R3|Q4_imag\(9) & 
-- (!\R4|Q6_imag[8]~33\))))
-- \R4|Q6_imag[9]~35\ = CARRY((\R3|Q6_imag\(9) & ((!\R4|Q6_imag[8]~33\) # (!\R3|Q4_imag\(9)))) # (!\R3|Q6_imag\(9) & (!\R3|Q4_imag\(9) & !\R4|Q6_imag[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(9),
	datab => \R3|Q4_imag\(9),
	datad => VCC,
	cin => \R4|Q6_imag[8]~33\,
	combout => \R4|Q6_imag[9]~34_combout\,
	cout => \R4|Q6_imag[9]~35\);

-- Location: FF_X73_Y52_N19
\R4|Q6_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(9));

-- Location: LCCOMB_X69_Y52_N18
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ = (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q6_imag\(9) & 
-- (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q6_imag\(9) & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q6_imag\(9) & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\R4|Q6_imag\(9) & 
-- ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & (!\R4|Q6_imag\(9) & 
-- !\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\) # 
-- (!\R4|Q6_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R4|Q6_imag\(9),
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\);

-- Location: LCCOMB_X68_Y52_N18
\R5|Q2_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[9]~34_combout\ = (\R4|Q2_imag\(9) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (\R5|Q2_imag[8]~33\ & VCC)) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R5|Q2_imag[8]~33\)))) # (!\R4|Q2_imag\(9) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R5|Q2_imag[8]~33\)) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- ((\R5|Q2_imag[8]~33\) # (GND)))))
-- \R5|Q2_imag[9]~35\ = CARRY((\R4|Q2_imag\(9) & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\R5|Q2_imag[8]~33\)) # (!\R4|Q2_imag\(9) & ((!\R5|Q2_imag[8]~33\) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(9),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R5|Q2_imag[8]~33\,
	combout => \R5|Q2_imag[9]~34_combout\,
	cout => \R5|Q2_imag[9]~35\);

-- Location: FF_X68_Y52_N19
\R5|Q2_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(9));

-- Location: LCCOMB_X67_Y52_N18
\OUT_COV|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~16_combout\ = (\R5|Q2_imag\(9) & (!\OUT_COV|Add2~15\ & VCC)) # (!\R5|Q2_imag\(9) & (\OUT_COV|Add2~15\ $ (GND)))
-- \OUT_COV|Add2~17\ = CARRY((!\R5|Q2_imag\(9) & !\OUT_COV|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add2~15\,
	combout => \OUT_COV|Add2~16_combout\,
	cout => \OUT_COV|Add2~17\);

-- Location: LCCOMB_X66_Y52_N28
\OUT_COV|O2_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~16_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(6),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add2~16_combout\,
	combout => \OUT_COV|O2_imag[6]~6_combout\);

-- Location: FF_X66_Y52_N29
\R6|Q2_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(6));

-- Location: LCCOMB_X74_Y52_N0
\L3|b3|u1|Mult3|mult_core|romout[1][19]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[1][19]~8_combout\ = (\R4|Q6_imag\(6)) # ((\R4|Q6_imag\(4)) # ((\R4|Q6_imag\(7)) # (\R4|Q6_imag\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(6),
	datab => \R4|Q6_imag\(4),
	datac => \R4|Q6_imag\(7),
	datad => \R4|Q6_imag\(5),
	combout => \L3|b3|u1|Mult3|mult_core|romout[1][19]~8_combout\);

-- Location: LCCOMB_X69_Y52_N12
\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\ $ (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\ $ (!\L3|b3|u1|Mult3|mult_core|romout[1][19]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \L3|b3|u1|Mult3|mult_core|romout[0][19]~5_combout\,
	datad => \L3|b3|u1|Mult3|mult_core|romout[1][19]~8_combout\,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\);

-- Location: LCCOMB_X73_Y52_N20
\R4|Q6_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[10]~36_combout\ = ((\R3|Q6_imag\(10) $ (\R3|Q4_imag\(10) $ (\R4|Q6_imag[9]~35\)))) # (GND)
-- \R4|Q6_imag[10]~37\ = CARRY((\R3|Q6_imag\(10) & (\R3|Q4_imag\(10) & !\R4|Q6_imag[9]~35\)) # (!\R3|Q6_imag\(10) & ((\R3|Q4_imag\(10)) # (!\R4|Q6_imag[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(10),
	datab => \R3|Q4_imag\(10),
	datad => VCC,
	cin => \R4|Q6_imag[9]~35\,
	combout => \R4|Q6_imag[10]~36_combout\,
	cout => \R4|Q6_imag[10]~37\);

-- Location: FF_X73_Y52_N21
\R4|Q6_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(10));

-- Location: LCCOMB_X72_Y52_N28
\L3|b3|u1|Mult3|mult_core|romout[2][15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[2][15]~9_combout\ = \R4|Q6_imag\(10) $ (\R4|Q6_imag\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \R4|Q6_imag\(10),
	datad => \R4|Q6_imag\(8),
	combout => \L3|b3|u1|Mult3|mult_core|romout[2][15]~9_combout\);

-- Location: LCCOMB_X69_Y52_N20
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b3|u1|Mult3|mult_core|romout[2][15]~9_combout\ $ 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[2][15]~9_combout\) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\))) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b3|u1|Mult3|mult_core|romout[2][15]~9_combout\ & 
-- !\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|romout[2][15]~9_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\);

-- Location: LCCOMB_X70_Y51_N20
\R4|Q2_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[10]~36_combout\ = ((\R3|Q0_imag\(10) $ (\R3|Q2_imag\(10) $ (\R4|Q2_imag[9]~35\)))) # (GND)
-- \R4|Q2_imag[10]~37\ = CARRY((\R3|Q0_imag\(10) & ((!\R4|Q2_imag[9]~35\) # (!\R3|Q2_imag\(10)))) # (!\R3|Q0_imag\(10) & (!\R3|Q2_imag\(10) & !\R4|Q2_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(10),
	datab => \R3|Q2_imag\(10),
	datad => VCC,
	cin => \R4|Q2_imag[9]~35\,
	combout => \R4|Q2_imag[10]~36_combout\,
	cout => \R4|Q2_imag[10]~37\);

-- Location: FF_X70_Y51_N21
\R4|Q2_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(10));

-- Location: LCCOMB_X68_Y52_N20
\R5|Q2_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[10]~36_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q2_imag\(10) $ (!\R5|Q2_imag[9]~35\)))) # (GND)
-- \R5|Q2_imag[10]~37\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & ((\R4|Q2_imag\(10)) # (!\R5|Q2_imag[9]~35\))) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & 
-- (\R4|Q2_imag\(10) & !\R5|Q2_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datab => \R4|Q2_imag\(10),
	datad => VCC,
	cin => \R5|Q2_imag[9]~35\,
	combout => \R5|Q2_imag[10]~36_combout\,
	cout => \R5|Q2_imag[10]~37\);

-- Location: FF_X68_Y52_N21
\R5|Q2_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(10));

-- Location: LCCOMB_X67_Y52_N20
\OUT_COV|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~18_combout\ = (\R5|Q2_imag\(10) & ((\OUT_COV|Add2~17\) # (GND))) # (!\R5|Q2_imag\(10) & (!\OUT_COV|Add2~17\))
-- \OUT_COV|Add2~19\ = CARRY((\R5|Q2_imag\(10)) # (!\OUT_COV|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add2~17\,
	combout => \OUT_COV|Add2~18_combout\,
	cout => \OUT_COV|Add2~19\);

-- Location: LCCOMB_X66_Y52_N18
\OUT_COV|O2_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[7]~7_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~18_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add2~18_combout\,
	datad => \R5|Q2_imag\(7),
	combout => \OUT_COV|O2_imag[7]~7_combout\);

-- Location: FF_X66_Y52_N19
\R6|Q2_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(7));

-- Location: LCCOMB_X70_Y51_N22
\R4|Q2_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[11]~38_combout\ = (\R3|Q0_imag\(11) & ((\R3|Q2_imag\(11) & (!\R4|Q2_imag[10]~37\)) # (!\R3|Q2_imag\(11) & (\R4|Q2_imag[10]~37\ & VCC)))) # (!\R3|Q0_imag\(11) & ((\R3|Q2_imag\(11) & ((\R4|Q2_imag[10]~37\) # (GND))) # (!\R3|Q2_imag\(11) & 
-- (!\R4|Q2_imag[10]~37\))))
-- \R4|Q2_imag[11]~39\ = CARRY((\R3|Q0_imag\(11) & (\R3|Q2_imag\(11) & !\R4|Q2_imag[10]~37\)) # (!\R3|Q0_imag\(11) & ((\R3|Q2_imag\(11)) # (!\R4|Q2_imag[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(11),
	datab => \R3|Q2_imag\(11),
	datad => VCC,
	cin => \R4|Q2_imag[10]~37\,
	combout => \R4|Q2_imag[11]~38_combout\,
	cout => \R4|Q2_imag[11]~39\);

-- Location: FF_X70_Y51_N23
\R4|Q2_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(11));

-- Location: LCCOMB_X73_Y52_N22
\R4|Q6_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[11]~38_combout\ = (\R3|Q6_imag\(11) & ((\R3|Q4_imag\(11) & (!\R4|Q6_imag[10]~37\)) # (!\R3|Q4_imag\(11) & ((\R4|Q6_imag[10]~37\) # (GND))))) # (!\R3|Q6_imag\(11) & ((\R3|Q4_imag\(11) & (\R4|Q6_imag[10]~37\ & VCC)) # (!\R3|Q4_imag\(11) & 
-- (!\R4|Q6_imag[10]~37\))))
-- \R4|Q6_imag[11]~39\ = CARRY((\R3|Q6_imag\(11) & ((!\R4|Q6_imag[10]~37\) # (!\R3|Q4_imag\(11)))) # (!\R3|Q6_imag\(11) & (!\R3|Q4_imag\(11) & !\R4|Q6_imag[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(11),
	datab => \R3|Q4_imag\(11),
	datad => VCC,
	cin => \R4|Q6_imag[10]~37\,
	combout => \R4|Q6_imag[11]~38_combout\,
	cout => \R4|Q6_imag[11]~39\);

-- Location: FF_X73_Y52_N23
\R4|Q6_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(11));

-- Location: LCCOMB_X72_Y52_N26
\L3|b3|u1|Mult3|mult_core|romout[2][16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\ = \R4|Q6_imag\(9) $ (\R4|Q6_imag\(11) $ (((!\R4|Q6_imag\(10) & \R4|Q6_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(9),
	datab => \R4|Q6_imag\(11),
	datac => \R4|Q6_imag\(10),
	datad => \R4|Q6_imag\(8),
	combout => \L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\);

-- Location: LCCOMB_X69_Y52_N22
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ = (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\ & 
-- (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\ & VCC)) # (!\L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\ & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\ & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # (GND)))))
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\ & 
-- !\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|romout[2][16]~combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X68_Y52_N22
\R5|Q2_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[11]~38_combout\ = (\R4|Q2_imag\(11) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (\R5|Q2_imag[10]~37\ & VCC)) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q2_imag[10]~37\)))) # (!\R4|Q2_imag\(11) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q2_imag[10]~37\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R5|Q2_imag[10]~37\) # (GND)))))
-- \R5|Q2_imag[11]~39\ = CARRY((\R4|Q2_imag\(11) & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R5|Q2_imag[10]~37\)) # (!\R4|Q2_imag\(11) & ((!\R5|Q2_imag[10]~37\) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(11),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R5|Q2_imag[10]~37\,
	combout => \R5|Q2_imag[11]~38_combout\,
	cout => \R5|Q2_imag[11]~39\);

-- Location: FF_X68_Y52_N23
\R5|Q2_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(11));

-- Location: LCCOMB_X67_Y52_N22
\OUT_COV|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~20_combout\ = (\R5|Q2_imag\(11) & (!\OUT_COV|Add2~19\ & VCC)) # (!\R5|Q2_imag\(11) & (\OUT_COV|Add2~19\ $ (GND)))
-- \OUT_COV|Add2~21\ = CARRY((!\R5|Q2_imag\(11) & !\OUT_COV|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add2~19\,
	combout => \OUT_COV|Add2~20_combout\,
	cout => \OUT_COV|Add2~21\);

-- Location: LCCOMB_X67_Y53_N12
\OUT_COV|O2_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[8]~8_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~20_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OUT_COV|Add2~20_combout\,
	datac => \R5|Q2_imag\(8),
	datad => \INV~input_o\,
	combout => \OUT_COV|O2_imag[8]~8_combout\);

-- Location: FF_X67_Y53_N13
\R6|Q2_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(8));

-- Location: LCCOMB_X72_Y52_N12
\L3|b3|u1|Mult3|mult_core|romout[2][17]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[2][17]~10_combout\ = (\R4|Q6_imag\(9) & ((\R4|Q6_imag\(11) & ((\R4|Q6_imag\(10)) # (\R4|Q6_imag\(8)))) # (!\R4|Q6_imag\(11) & (!\R4|Q6_imag\(10))))) # (!\R4|Q6_imag\(9) & ((\R4|Q6_imag\(10)) # ((!\R4|Q6_imag\(11) & 
-- \R4|Q6_imag\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(9),
	datab => \R4|Q6_imag\(11),
	datac => \R4|Q6_imag\(10),
	datad => \R4|Q6_imag\(8),
	combout => \L3|b3|u1|Mult3|mult_core|romout[2][17]~10_combout\);

-- Location: LCCOMB_X73_Y52_N24
\R4|Q6_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[12]~40_combout\ = ((\R3|Q4_imag\(12) $ (\R3|Q6_imag\(12) $ (\R4|Q6_imag[11]~39\)))) # (GND)
-- \R4|Q6_imag[12]~41\ = CARRY((\R3|Q4_imag\(12) & ((!\R4|Q6_imag[11]~39\) # (!\R3|Q6_imag\(12)))) # (!\R3|Q4_imag\(12) & (!\R3|Q6_imag\(12) & !\R4|Q6_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q4_imag\(12),
	datab => \R3|Q6_imag\(12),
	datad => VCC,
	cin => \R4|Q6_imag[11]~39\,
	combout => \R4|Q6_imag[12]~40_combout\,
	cout => \R4|Q6_imag[12]~41\);

-- Location: FF_X73_Y52_N25
\R4|Q6_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(12));

-- Location: LCCOMB_X72_Y52_N4
\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\L3|b3|u1|Mult3|mult_core|romout[2][17]~10_combout\ & (\R4|Q6_imag\(12) $ (VCC))) # (!\L3|b3|u1|Mult3|mult_core|romout[2][17]~10_combout\ & (\R4|Q6_imag\(12) & VCC))
-- \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[2][17]~10_combout\ & \R4|Q6_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[2][17]~10_combout\,
	datab => \R4|Q6_imag\(12),
	datad => VCC,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X69_Y52_N24
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))) # (GND)
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\))) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & 
-- !\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X70_Y51_N24
\R4|Q2_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[12]~40_combout\ = ((\R3|Q0_imag\(12) $ (\R3|Q2_imag\(12) $ (\R4|Q2_imag[11]~39\)))) # (GND)
-- \R4|Q2_imag[12]~41\ = CARRY((\R3|Q0_imag\(12) & ((!\R4|Q2_imag[11]~39\) # (!\R3|Q2_imag\(12)))) # (!\R3|Q0_imag\(12) & (!\R3|Q2_imag\(12) & !\R4|Q2_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(12),
	datab => \R3|Q2_imag\(12),
	datad => VCC,
	cin => \R4|Q2_imag[11]~39\,
	combout => \R4|Q2_imag[12]~40_combout\,
	cout => \R4|Q2_imag[12]~41\);

-- Location: FF_X70_Y51_N25
\R4|Q2_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(12));

-- Location: LCCOMB_X68_Y52_N24
\R5|Q2_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[12]~40_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R4|Q2_imag\(12) $ (!\R5|Q2_imag[11]~39\)))) # (GND)
-- \R5|Q2_imag[12]~41\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & ((\R4|Q2_imag\(12)) # (!\R5|Q2_imag[11]~39\))) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- (\R4|Q2_imag\(12) & !\R5|Q2_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R4|Q2_imag\(12),
	datad => VCC,
	cin => \R5|Q2_imag[11]~39\,
	combout => \R5|Q2_imag[12]~40_combout\,
	cout => \R5|Q2_imag[12]~41\);

-- Location: FF_X68_Y52_N25
\R5|Q2_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(12));

-- Location: LCCOMB_X67_Y52_N24
\OUT_COV|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~22_combout\ = (\R5|Q2_imag\(12) & ((\OUT_COV|Add2~21\) # (GND))) # (!\R5|Q2_imag\(12) & (!\OUT_COV|Add2~21\))
-- \OUT_COV|Add2~23\ = CARRY((\R5|Q2_imag\(12)) # (!\OUT_COV|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add2~21\,
	combout => \OUT_COV|Add2~22_combout\,
	cout => \OUT_COV|Add2~23\);

-- Location: LCCOMB_X66_Y51_N16
\OUT_COV|O2_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~22_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(9),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add2~22_combout\,
	combout => \OUT_COV|O2_imag[9]~9_combout\);

-- Location: FF_X66_Y51_N17
\R6|Q2_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(9));

-- Location: LCCOMB_X70_Y51_N26
\R4|Q2_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[13]~42_combout\ = (\R3|Q0_imag\(13) & ((\R3|Q2_imag\(13) & (!\R4|Q2_imag[12]~41\)) # (!\R3|Q2_imag\(13) & (\R4|Q2_imag[12]~41\ & VCC)))) # (!\R3|Q0_imag\(13) & ((\R3|Q2_imag\(13) & ((\R4|Q2_imag[12]~41\) # (GND))) # (!\R3|Q2_imag\(13) & 
-- (!\R4|Q2_imag[12]~41\))))
-- \R4|Q2_imag[13]~43\ = CARRY((\R3|Q0_imag\(13) & (\R3|Q2_imag\(13) & !\R4|Q2_imag[12]~41\)) # (!\R3|Q0_imag\(13) & ((\R3|Q2_imag\(13)) # (!\R4|Q2_imag[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(13),
	datab => \R3|Q2_imag\(13),
	datad => VCC,
	cin => \R4|Q2_imag[12]~41\,
	combout => \R4|Q2_imag[13]~42_combout\,
	cout => \R4|Q2_imag[13]~43\);

-- Location: FF_X70_Y51_N27
\R4|Q2_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(13));

-- Location: LCCOMB_X72_Y52_N30
\L3|b3|u1|Mult3|mult_core|romout[2][18]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\ = (\R4|Q6_imag\(10) & (!\R4|Q6_imag\(11))) # (!\R4|Q6_imag\(10) & ((\R4|Q6_imag\(11) & ((!\R4|Q6_imag\(9)) # (!\R4|Q6_imag\(8)))) # (!\R4|Q6_imag\(11) & ((\R4|Q6_imag\(8)) # (\R4|Q6_imag\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(10),
	datab => \R4|Q6_imag\(11),
	datac => \R4|Q6_imag\(8),
	datad => \R4|Q6_imag\(9),
	combout => \L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\);

-- Location: LCCOMB_X73_Y52_N26
\R4|Q6_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[13]~42_combout\ = (\R3|Q6_imag\(13) & ((\R3|Q4_imag\(13) & (!\R4|Q6_imag[12]~41\)) # (!\R3|Q4_imag\(13) & ((\R4|Q6_imag[12]~41\) # (GND))))) # (!\R3|Q6_imag\(13) & ((\R3|Q4_imag\(13) & (\R4|Q6_imag[12]~41\ & VCC)) # (!\R3|Q4_imag\(13) & 
-- (!\R4|Q6_imag[12]~41\))))
-- \R4|Q6_imag[13]~43\ = CARRY((\R3|Q6_imag\(13) & ((!\R4|Q6_imag[12]~41\) # (!\R3|Q4_imag\(13)))) # (!\R3|Q6_imag\(13) & (!\R3|Q4_imag\(13) & !\R4|Q6_imag[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(13),
	datab => \R3|Q4_imag\(13),
	datad => VCC,
	cin => \R4|Q6_imag[12]~41\,
	combout => \R4|Q6_imag[13]~42_combout\,
	cout => \R4|Q6_imag[13]~43\);

-- Location: FF_X73_Y52_N27
\R4|Q6_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(13));

-- Location: LCCOMB_X72_Y52_N6
\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = (\L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\ & ((\R4|Q6_imag\(13) & (\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\ & VCC)) # (!\R4|Q6_imag\(13) & 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)))) # (!\L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\ & ((\R4|Q6_imag\(13) & (!\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # (!\R4|Q6_imag\(13) & 
-- ((\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (GND)))))
-- \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\ & (!\R4|Q6_imag\(13) & !\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\ & ((!\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\) # (!\R4|Q6_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[2][18]~11_combout\,
	datab => \R4|Q6_imag\(13),
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X69_Y52_N26
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ = (\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\ & VCC)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- !\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X68_Y52_N26
\R5|Q2_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[13]~42_combout\ = (\R4|Q2_imag\(13) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (\R5|Q2_imag[12]~41\ & VCC)) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q2_imag[12]~41\)))) # (!\R4|Q2_imag\(13) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & (!\R5|Q2_imag[12]~41\)) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R5|Q2_imag[12]~41\) # (GND)))))
-- \R5|Q2_imag[13]~43\ = CARRY((\R4|Q2_imag\(13) & (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & !\R5|Q2_imag[12]~41\)) # (!\R4|Q2_imag\(13) & ((!\R5|Q2_imag[12]~41\) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(13),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \R5|Q2_imag[12]~41\,
	combout => \R5|Q2_imag[13]~42_combout\,
	cout => \R5|Q2_imag[13]~43\);

-- Location: FF_X68_Y52_N27
\R5|Q2_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(13));

-- Location: LCCOMB_X67_Y52_N26
\OUT_COV|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~24_combout\ = (\R5|Q2_imag\(13) & (!\OUT_COV|Add2~23\ & VCC)) # (!\R5|Q2_imag\(13) & (\OUT_COV|Add2~23\ $ (GND)))
-- \OUT_COV|Add2~25\ = CARRY((!\R5|Q2_imag\(13) & !\OUT_COV|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add2~23\,
	combout => \OUT_COV|Add2~24_combout\,
	cout => \OUT_COV|Add2~25\);

-- Location: LCCOMB_X68_Y49_N12
\OUT_COV|O2_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[10]~10_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~24_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(10),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add2~24_combout\,
	combout => \OUT_COV|O2_imag[10]~10_combout\);

-- Location: FF_X68_Y49_N13
\R6|Q2_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(10));

-- Location: LCCOMB_X70_Y51_N28
\R4|Q2_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[14]~44_combout\ = ((\R3|Q0_imag\(14) $ (\R3|Q2_imag\(14) $ (\R4|Q2_imag[13]~43\)))) # (GND)
-- \R4|Q2_imag[14]~45\ = CARRY((\R3|Q0_imag\(14) & ((!\R4|Q2_imag[13]~43\) # (!\R3|Q2_imag\(14)))) # (!\R3|Q0_imag\(14) & (!\R3|Q2_imag\(14) & !\R4|Q2_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(14),
	datab => \R3|Q2_imag\(14),
	datad => VCC,
	cin => \R4|Q2_imag[13]~43\,
	combout => \R4|Q2_imag[14]~44_combout\,
	cout => \R4|Q2_imag[14]~45\);

-- Location: FF_X70_Y51_N29
\R4|Q2_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(14));

-- Location: LCCOMB_X72_Y52_N22
\L3|b3|u1|Mult3|mult_core|romout[2][19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\ = (\R4|Q6_imag\(9)) # ((\R4|Q6_imag\(11)) # ((\R4|Q6_imag\(10)) # (\R4|Q6_imag\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(9),
	datab => \R4|Q6_imag\(11),
	datac => \R4|Q6_imag\(10),
	datad => \R4|Q6_imag\(8),
	combout => \L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\);

-- Location: LCCOMB_X73_Y52_N28
\R4|Q6_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[14]~44_combout\ = ((\R3|Q6_imag\(14) $ (\R3|Q4_imag\(14) $ (\R4|Q6_imag[13]~43\)))) # (GND)
-- \R4|Q6_imag[14]~45\ = CARRY((\R3|Q6_imag\(14) & (\R3|Q4_imag\(14) & !\R4|Q6_imag[13]~43\)) # (!\R3|Q6_imag\(14) & ((\R3|Q4_imag\(14)) # (!\R4|Q6_imag[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q6_imag\(14),
	datab => \R3|Q4_imag\(14),
	datad => VCC,
	cin => \R4|Q6_imag[13]~43\,
	combout => \R4|Q6_imag[14]~44_combout\,
	cout => \R4|Q6_imag[14]~45\);

-- Location: FF_X73_Y52_N29
\R4|Q6_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(14));

-- Location: LCCOMB_X72_Y52_N16
\L3|b3|u1|Mult3|mult_core|romout[3][15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[3][15]~12_combout\ = \R4|Q6_imag\(12) $ (\R4|Q6_imag\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q6_imag\(12),
	datad => \R4|Q6_imag\(14),
	combout => \L3|b3|u1|Mult3|mult_core|romout[3][15]~12_combout\);

-- Location: LCCOMB_X72_Y52_N8
\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = ((\L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\ $ (\L3|b3|u1|Mult3|mult_core|romout[3][15]~12_combout\ $ 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))) # (GND)
-- \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\ & ((\L3|b3|u1|Mult3|mult_core|romout[3][15]~12_combout\) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\))) 
-- # (!\L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\ & (\L3|b3|u1|Mult3|mult_core|romout[3][15]~12_combout\ & !\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|romout[3][15]~12_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X69_Y52_N28
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ $ (\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))) # (GND)
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & ((\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\))) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & 
-- !\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datab => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~11\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	cout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X68_Y52_N28
\R5|Q2_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[14]~44_combout\ = ((\R4|Q2_imag\(14) $ (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (!\R5|Q2_imag[13]~43\)))) # (GND)
-- \R5|Q2_imag[14]~45\ = CARRY((\R4|Q2_imag\(14) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\) # (!\R5|Q2_imag[13]~43\))) # (!\R4|Q2_imag\(14) & 
-- (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R5|Q2_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(14),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R5|Q2_imag[13]~43\,
	combout => \R5|Q2_imag[14]~44_combout\,
	cout => \R5|Q2_imag[14]~45\);

-- Location: FF_X68_Y52_N29
\R5|Q2_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(14));

-- Location: LCCOMB_X67_Y52_N28
\OUT_COV|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~26_combout\ = (\R5|Q2_imag\(14) & ((\OUT_COV|Add2~25\) # (GND))) # (!\R5|Q2_imag\(14) & (!\OUT_COV|Add2~25\))
-- \OUT_COV|Add2~27\ = CARRY((\R5|Q2_imag\(14)) # (!\OUT_COV|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add2~25\,
	combout => \OUT_COV|Add2~26_combout\,
	cout => \OUT_COV|Add2~27\);

-- Location: LCCOMB_X63_Y52_N30
\OUT_COV|O2_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[11]~11_combout\ = (\INV~input_o\ & (\OUT_COV|Add2~26_combout\)) # (!\INV~input_o\ & ((\R5|Q2_imag\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add2~26_combout\,
	datad => \R5|Q2_imag\(11),
	combout => \OUT_COV|O2_imag[11]~11_combout\);

-- Location: FF_X63_Y52_N31
\R6|Q2_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(11));

-- Location: LCCOMB_X70_Y51_N30
\R4|Q2_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q2_imag[15]~46_combout\ = \R3|Q0_imag\(15) $ (\R4|Q2_imag[14]~45\ $ (!\R3|Q2_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q0_imag\(15),
	datad => \R3|Q2_imag\(15),
	cin => \R4|Q2_imag[14]~45\,
	combout => \R4|Q2_imag[15]~46_combout\);

-- Location: FF_X70_Y51_N31
\R4|Q2_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q2_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q2_imag\(15));

-- Location: LCCOMB_X73_Y52_N30
\R4|Q6_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q6_imag[15]~46_combout\ = \R3|Q4_imag\(15) $ (\R4|Q6_imag[14]~45\ $ (!\R3|Q6_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q4_imag\(15),
	datad => \R3|Q6_imag\(15),
	cin => \R4|Q6_imag[14]~45\,
	combout => \R4|Q6_imag[15]~46_combout\);

-- Location: FF_X73_Y52_N31
\R4|Q6_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q6_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q6_imag\(15));

-- Location: LCCOMB_X72_Y52_N20
\L3|b3|u1|Mult3|mult_core|romout[3][16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|romout[3][16]~14_combout\ = \R4|Q6_imag\(13) $ (\R4|Q6_imag\(15) $ (((\R4|Q6_imag\(12) & !\R4|Q6_imag\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q6_imag\(13),
	datab => \R4|Q6_imag\(12),
	datac => \R4|Q6_imag\(15),
	datad => \R4|Q6_imag\(14),
	combout => \L3|b3|u1|Mult3|mult_core|romout[3][16]~14_combout\);

-- Location: LCCOMB_X72_Y52_N10
\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = \L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\ $ (\L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\ $ (\L3|b3|u1|Mult3|mult_core|romout[3][16]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[2][19]~13_combout\,
	datad => \L3|b3|u1|Mult3|mult_core|romout[3][16]~14_combout\,
	cin => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\);

-- Location: LCCOMB_X69_Y52_N30
\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\ = \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ $ (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\ $ 
-- (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datad => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cin => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13\,
	combout => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\);

-- Location: LCCOMB_X68_Y52_N30
\R5|Q2_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q2_imag[15]~46_combout\ = \R4|Q2_imag\(15) $ (\R5|Q2_imag[14]~45\ $ (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q2_imag\(15),
	datad => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R5|Q2_imag[14]~45\,
	combout => \R5|Q2_imag[15]~46_combout\);

-- Location: FF_X68_Y52_N31
\R5|Q2_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q2_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q2_imag\(15));

-- Location: LCCOMB_X67_Y52_N30
\OUT_COV|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add2~28_combout\ = \R5|Q2_imag\(15) $ (\OUT_COV|Add2~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(15),
	cin => \OUT_COV|Add2~27\,
	combout => \OUT_COV|Add2~28_combout\);

-- Location: LCCOMB_X66_Y49_N6
\OUT_COV|O2_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[12]~12_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~28_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(12),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add2~28_combout\,
	combout => \OUT_COV|O2_imag[12]~12_combout\);

-- Location: FF_X66_Y49_N7
\R6|Q2_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(12));

-- Location: LCCOMB_X70_Y53_N28
\OUT_COV|O2_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[13]~13_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~28_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(13),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add2~28_combout\,
	combout => \OUT_COV|O2_imag[13]~13_combout\);

-- Location: FF_X70_Y53_N29
\R6|Q2_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(13));

-- Location: LCCOMB_X66_Y49_N28
\OUT_COV|O2_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[14]~14_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~28_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q2_imag\(14),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add2~28_combout\,
	combout => \OUT_COV|O2_imag[14]~14_combout\);

-- Location: FF_X66_Y49_N29
\R6|Q2_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(14));

-- Location: LCCOMB_X70_Y53_N10
\OUT_COV|O2_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O2_imag[15]~15_combout\ = (\INV~input_o\ & ((\OUT_COV|Add2~28_combout\))) # (!\INV~input_o\ & (\R5|Q2_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q2_imag\(15),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add2~28_combout\,
	combout => \OUT_COV|O2_imag[15]~15_combout\);

-- Location: FF_X70_Y53_N11
\R6|Q2_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O2_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q2_imag\(15));

-- Location: LCCOMB_X63_Y54_N0
\R4|Q3_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[0]~16_combout\ = (\R3|Q3_imag\(0) & (\R3|Q1_imag\(0) $ (VCC))) # (!\R3|Q3_imag\(0) & ((\R3|Q1_imag\(0)) # (GND)))
-- \R4|Q3_imag[0]~17\ = CARRY((\R3|Q1_imag\(0)) # (!\R3|Q3_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(0),
	datab => \R3|Q1_imag\(0),
	datad => VCC,
	combout => \R4|Q3_imag[0]~16_combout\,
	cout => \R4|Q3_imag[0]~17\);

-- Location: FF_X63_Y54_N1
\R4|Q3_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(0));

-- Location: LCCOMB_X66_Y50_N0
\L3|b4|u1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~0_combout\ = (\R4|Q7_real\(0) & (\R4|Q7_imag\(0) $ (VCC))) # (!\R4|Q7_real\(0) & (\R4|Q7_imag\(0) & VCC))
-- \L3|b4|u1|Add1~1\ = CARRY((\R4|Q7_real\(0) & \R4|Q7_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(0),
	datab => \R4|Q7_imag\(0),
	datad => VCC,
	combout => \L3|b4|u1|Add1~0_combout\,
	cout => \L3|b4|u1|Add1~1\);

-- Location: LCCOMB_X65_Y50_N0
\R5|Q3_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[0]~16_combout\ = (\R4|Q3_imag\(0) & (\L3|b4|u1|Add1~0_combout\ $ (VCC))) # (!\R4|Q3_imag\(0) & (\L3|b4|u1|Add1~0_combout\ & VCC))
-- \R5|Q3_imag[0]~17\ = CARRY((\R4|Q3_imag\(0) & \L3|b4|u1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(0),
	datab => \L3|b4|u1|Add1~0_combout\,
	datad => VCC,
	combout => \R5|Q3_imag[0]~16_combout\,
	cout => \R5|Q3_imag[0]~17\);

-- Location: FF_X65_Y50_N1
\R5|Q3_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(0));

-- Location: LCCOMB_X66_Y50_N2
\L3|b4|u1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~2_combout\ = (\R4|Q7_imag\(1) & ((\R4|Q7_real\(1) & (\L3|b4|u1|Add1~1\ & VCC)) # (!\R4|Q7_real\(1) & (!\L3|b4|u1|Add1~1\)))) # (!\R4|Q7_imag\(1) & ((\R4|Q7_real\(1) & (!\L3|b4|u1|Add1~1\)) # (!\R4|Q7_real\(1) & ((\L3|b4|u1|Add1~1\) # 
-- (GND)))))
-- \L3|b4|u1|Add1~3\ = CARRY((\R4|Q7_imag\(1) & (!\R4|Q7_real\(1) & !\L3|b4|u1|Add1~1\)) # (!\R4|Q7_imag\(1) & ((!\L3|b4|u1|Add1~1\) # (!\R4|Q7_real\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(1),
	datab => \R4|Q7_real\(1),
	datad => VCC,
	cin => \L3|b4|u1|Add1~1\,
	combout => \L3|b4|u1|Add1~2_combout\,
	cout => \L3|b4|u1|Add1~3\);

-- Location: LCCOMB_X66_Y50_N4
\L3|b4|u1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~4_combout\ = ((\R4|Q7_real\(2) $ (\R4|Q7_imag\(2) $ (!\L3|b4|u1|Add1~3\)))) # (GND)
-- \L3|b4|u1|Add1~5\ = CARRY((\R4|Q7_real\(2) & ((\R4|Q7_imag\(2)) # (!\L3|b4|u1|Add1~3\))) # (!\R4|Q7_real\(2) & (\R4|Q7_imag\(2) & !\L3|b4|u1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(2),
	datab => \R4|Q7_imag\(2),
	datad => VCC,
	cin => \L3|b4|u1|Add1~3\,
	combout => \L3|b4|u1|Add1~4_combout\,
	cout => \L3|b4|u1|Add1~5\);

-- Location: LCCOMB_X66_Y50_N6
\L3|b4|u1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~6_combout\ = (\R4|Q7_real\(3) & ((\R4|Q7_imag\(3) & (\L3|b4|u1|Add1~5\ & VCC)) # (!\R4|Q7_imag\(3) & (!\L3|b4|u1|Add1~5\)))) # (!\R4|Q7_real\(3) & ((\R4|Q7_imag\(3) & (!\L3|b4|u1|Add1~5\)) # (!\R4|Q7_imag\(3) & ((\L3|b4|u1|Add1~5\) # 
-- (GND)))))
-- \L3|b4|u1|Add1~7\ = CARRY((\R4|Q7_real\(3) & (!\R4|Q7_imag\(3) & !\L3|b4|u1|Add1~5\)) # (!\R4|Q7_real\(3) & ((!\L3|b4|u1|Add1~5\) # (!\R4|Q7_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(3),
	datab => \R4|Q7_imag\(3),
	datad => VCC,
	cin => \L3|b4|u1|Add1~5\,
	combout => \L3|b4|u1|Add1~6_combout\,
	cout => \L3|b4|u1|Add1~7\);

-- Location: LCCOMB_X63_Y54_N2
\R4|Q3_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[1]~18_combout\ = (\R3|Q3_imag\(1) & ((\R3|Q1_imag\(1) & (!\R4|Q3_imag[0]~17\)) # (!\R3|Q1_imag\(1) & ((\R4|Q3_imag[0]~17\) # (GND))))) # (!\R3|Q3_imag\(1) & ((\R3|Q1_imag\(1) & (\R4|Q3_imag[0]~17\ & VCC)) # (!\R3|Q1_imag\(1) & 
-- (!\R4|Q3_imag[0]~17\))))
-- \R4|Q3_imag[1]~19\ = CARRY((\R3|Q3_imag\(1) & ((!\R4|Q3_imag[0]~17\) # (!\R3|Q1_imag\(1)))) # (!\R3|Q3_imag\(1) & (!\R3|Q1_imag\(1) & !\R4|Q3_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q3_imag\(1),
	datab => \R3|Q1_imag\(1),
	datad => VCC,
	cin => \R4|Q3_imag[0]~17\,
	combout => \R4|Q3_imag[1]~18_combout\,
	cout => \R4|Q3_imag[1]~19\);

-- Location: LCCOMB_X63_Y54_N4
\R4|Q3_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[2]~20_combout\ = ((\L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ $ (\R3|Q1_imag\(2) $ (\R4|Q3_imag[1]~19\)))) # (GND)
-- \R4|Q3_imag[2]~21\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ & (\R3|Q1_imag\(2) & !\R4|Q3_imag[1]~19\)) # (!\L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\ & ((\R3|Q1_imag\(2)) # (!\R4|Q3_imag[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[0][15]~1_combout\,
	datab => \R3|Q1_imag\(2),
	datad => VCC,
	cin => \R4|Q3_imag[1]~19\,
	combout => \R4|Q3_imag[2]~20_combout\,
	cout => \R4|Q3_imag[2]~21\);

-- Location: LCCOMB_X63_Y54_N6
\R4|Q3_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[3]~22_combout\ = (\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & ((\R3|Q1_imag\(3) & (!\R4|Q3_imag[2]~21\)) # (!\R3|Q1_imag\(3) & ((\R4|Q3_imag[2]~21\) # (GND))))) # (!\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & 
-- ((\R3|Q1_imag\(3) & (\R4|Q3_imag[2]~21\ & VCC)) # (!\R3|Q1_imag\(3) & (!\R4|Q3_imag[2]~21\))))
-- \R4|Q3_imag[3]~23\ = CARRY((\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & ((!\R4|Q3_imag[2]~21\) # (!\R3|Q1_imag\(3)))) # (!\L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (!\R3|Q1_imag\(3) & !\R4|Q3_imag[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|romout[0][16]~0_combout\,
	datab => \R3|Q1_imag\(3),
	datad => VCC,
	cin => \R4|Q3_imag[2]~21\,
	combout => \R4|Q3_imag[3]~22_combout\,
	cout => \R4|Q3_imag[3]~23\);

-- Location: FF_X63_Y54_N7
\R4|Q3_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(3));

-- Location: FF_X63_Y54_N5
\R4|Q3_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(2));

-- Location: FF_X63_Y54_N3
\R4|Q3_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(1));

-- Location: LCCOMB_X65_Y50_N2
\R5|Q3_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[1]~18_combout\ = (\L3|b4|u1|Add1~2_combout\ & ((\R4|Q3_imag\(1) & (\R5|Q3_imag[0]~17\ & VCC)) # (!\R4|Q3_imag\(1) & (!\R5|Q3_imag[0]~17\)))) # (!\L3|b4|u1|Add1~2_combout\ & ((\R4|Q3_imag\(1) & (!\R5|Q3_imag[0]~17\)) # (!\R4|Q3_imag\(1) & 
-- ((\R5|Q3_imag[0]~17\) # (GND)))))
-- \R5|Q3_imag[1]~19\ = CARRY((\L3|b4|u1|Add1~2_combout\ & (!\R4|Q3_imag\(1) & !\R5|Q3_imag[0]~17\)) # (!\L3|b4|u1|Add1~2_combout\ & ((!\R5|Q3_imag[0]~17\) # (!\R4|Q3_imag\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~2_combout\,
	datab => \R4|Q3_imag\(1),
	datad => VCC,
	cin => \R5|Q3_imag[0]~17\,
	combout => \R5|Q3_imag[1]~18_combout\,
	cout => \R5|Q3_imag[1]~19\);

-- Location: LCCOMB_X65_Y50_N4
\R5|Q3_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[2]~20_combout\ = ((\L3|b4|u1|Add1~4_combout\ $ (\R4|Q3_imag\(2) $ (!\R5|Q3_imag[1]~19\)))) # (GND)
-- \R5|Q3_imag[2]~21\ = CARRY((\L3|b4|u1|Add1~4_combout\ & ((\R4|Q3_imag\(2)) # (!\R5|Q3_imag[1]~19\))) # (!\L3|b4|u1|Add1~4_combout\ & (\R4|Q3_imag\(2) & !\R5|Q3_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~4_combout\,
	datab => \R4|Q3_imag\(2),
	datad => VCC,
	cin => \R5|Q3_imag[1]~19\,
	combout => \R5|Q3_imag[2]~20_combout\,
	cout => \R5|Q3_imag[2]~21\);

-- Location: LCCOMB_X65_Y50_N6
\R5|Q3_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[3]~22_combout\ = (\L3|b4|u1|Add1~6_combout\ & ((\R4|Q3_imag\(3) & (\R5|Q3_imag[2]~21\ & VCC)) # (!\R4|Q3_imag\(3) & (!\R5|Q3_imag[2]~21\)))) # (!\L3|b4|u1|Add1~6_combout\ & ((\R4|Q3_imag\(3) & (!\R5|Q3_imag[2]~21\)) # (!\R4|Q3_imag\(3) & 
-- ((\R5|Q3_imag[2]~21\) # (GND)))))
-- \R5|Q3_imag[3]~23\ = CARRY((\L3|b4|u1|Add1~6_combout\ & (!\R4|Q3_imag\(3) & !\R5|Q3_imag[2]~21\)) # (!\L3|b4|u1|Add1~6_combout\ & ((!\R5|Q3_imag[2]~21\) # (!\R4|Q3_imag\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~6_combout\,
	datab => \R4|Q3_imag\(3),
	datad => VCC,
	cin => \R5|Q3_imag[2]~21\,
	combout => \R5|Q3_imag[3]~22_combout\,
	cout => \R5|Q3_imag[3]~23\);

-- Location: FF_X65_Y50_N7
\R5|Q3_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(3));

-- Location: FF_X65_Y50_N5
\R5|Q3_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(2));

-- Location: FF_X65_Y50_N3
\R5|Q3_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(1));

-- Location: LCCOMB_X65_Y51_N2
\OUT_COV|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~1_cout\ = CARRY((!\R5|Q3_imag\(1) & !\R5|Q3_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(1),
	datab => \R5|Q3_imag\(0),
	datad => VCC,
	cout => \OUT_COV|Add3~1_cout\);

-- Location: LCCOMB_X65_Y51_N4
\OUT_COV|Add3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~3_cout\ = CARRY((\R5|Q3_imag\(2)) # (!\OUT_COV|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add3~1_cout\,
	cout => \OUT_COV|Add3~3_cout\);

-- Location: LCCOMB_X65_Y51_N6
\OUT_COV|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~4_combout\ = (\R5|Q3_imag\(3) & (!\OUT_COV|Add3~3_cout\ & VCC)) # (!\R5|Q3_imag\(3) & (\OUT_COV|Add3~3_cout\ $ (GND)))
-- \OUT_COV|Add3~5\ = CARRY((!\R5|Q3_imag\(3) & !\OUT_COV|Add3~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add3~3_cout\,
	combout => \OUT_COV|Add3~4_combout\,
	cout => \OUT_COV|Add3~5\);

-- Location: LCCOMB_X63_Y51_N22
\OUT_COV|O3_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[0]~0_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~4_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(0),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add3~4_combout\,
	combout => \OUT_COV|O3_imag[0]~0_combout\);

-- Location: FF_X63_Y51_N23
\R6|Q3_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(0));

-- Location: LCCOMB_X63_Y54_N8
\R4|Q3_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[4]~24_combout\ = ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q1_imag\(4) $ (\R4|Q3_imag[3]~23\)))) # (GND)
-- \R4|Q3_imag[4]~25\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q1_imag\(4) & !\R4|Q3_imag[3]~23\)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\R3|Q1_imag\(4)) # 
-- (!\R4|Q3_imag[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q1_imag\(4),
	datad => VCC,
	cin => \R4|Q3_imag[3]~23\,
	combout => \R4|Q3_imag[4]~24_combout\,
	cout => \R4|Q3_imag[4]~25\);

-- Location: FF_X63_Y54_N9
\R4|Q3_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(4));

-- Location: LCCOMB_X66_Y50_N8
\L3|b4|u1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~8_combout\ = ((\R4|Q7_imag\(4) $ (\R4|Q7_real\(4) $ (!\L3|b4|u1|Add1~7\)))) # (GND)
-- \L3|b4|u1|Add1~9\ = CARRY((\R4|Q7_imag\(4) & ((\R4|Q7_real\(4)) # (!\L3|b4|u1|Add1~7\))) # (!\R4|Q7_imag\(4) & (\R4|Q7_real\(4) & !\L3|b4|u1|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(4),
	datab => \R4|Q7_real\(4),
	datad => VCC,
	cin => \L3|b4|u1|Add1~7\,
	combout => \L3|b4|u1|Add1~8_combout\,
	cout => \L3|b4|u1|Add1~9\);

-- Location: LCCOMB_X65_Y50_N8
\R5|Q3_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[4]~24_combout\ = ((\R4|Q3_imag\(4) $ (\L3|b4|u1|Add1~8_combout\ $ (!\R5|Q3_imag[3]~23\)))) # (GND)
-- \R5|Q3_imag[4]~25\ = CARRY((\R4|Q3_imag\(4) & ((\L3|b4|u1|Add1~8_combout\) # (!\R5|Q3_imag[3]~23\))) # (!\R4|Q3_imag\(4) & (\L3|b4|u1|Add1~8_combout\ & !\R5|Q3_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(4),
	datab => \L3|b4|u1|Add1~8_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[3]~23\,
	combout => \R5|Q3_imag[4]~24_combout\,
	cout => \R5|Q3_imag[4]~25\);

-- Location: FF_X65_Y50_N9
\R5|Q3_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(4));

-- Location: LCCOMB_X65_Y51_N8
\OUT_COV|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~6_combout\ = (\R5|Q3_imag\(4) & ((\OUT_COV|Add3~5\) # (GND))) # (!\R5|Q3_imag\(4) & (!\OUT_COV|Add3~5\))
-- \OUT_COV|Add3~7\ = CARRY((\R5|Q3_imag\(4)) # (!\OUT_COV|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add3~5\,
	combout => \OUT_COV|Add3~6_combout\,
	cout => \OUT_COV|Add3~7\);

-- Location: LCCOMB_X63_Y51_N0
\OUT_COV|O3_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[1]~1_combout\ = (\INV~input_o\ & (\OUT_COV|Add3~6_combout\)) # (!\INV~input_o\ & ((\R5|Q3_imag\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add3~6_combout\,
	datab => \R5|Q3_imag\(1),
	datac => \INV~input_o\,
	combout => \OUT_COV|O3_imag[1]~1_combout\);

-- Location: FF_X63_Y51_N1
\R6|Q3_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(1));

-- Location: LCCOMB_X63_Y54_N10
\R4|Q3_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[5]~26_combout\ = (\R3|Q1_imag\(5) & ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q3_imag[4]~25\)) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\R4|Q3_imag[4]~25\ & 
-- VCC)))) # (!\R3|Q1_imag\(5) & ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q3_imag[4]~25\) # (GND))) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q3_imag[4]~25\))))
-- \R4|Q3_imag[5]~27\ = CARRY((\R3|Q1_imag\(5) & (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q3_imag[4]~25\)) # (!\R3|Q1_imag\(5) & ((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\) # 
-- (!\R4|Q3_imag[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(5),
	datab => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q3_imag[4]~25\,
	combout => \R4|Q3_imag[5]~26_combout\,
	cout => \R4|Q3_imag[5]~27\);

-- Location: FF_X63_Y54_N11
\R4|Q3_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(5));

-- Location: LCCOMB_X66_Y50_N10
\L3|b4|u1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~10_combout\ = (\R4|Q7_imag\(5) & ((\R4|Q7_real\(5) & (\L3|b4|u1|Add1~9\ & VCC)) # (!\R4|Q7_real\(5) & (!\L3|b4|u1|Add1~9\)))) # (!\R4|Q7_imag\(5) & ((\R4|Q7_real\(5) & (!\L3|b4|u1|Add1~9\)) # (!\R4|Q7_real\(5) & ((\L3|b4|u1|Add1~9\) # 
-- (GND)))))
-- \L3|b4|u1|Add1~11\ = CARRY((\R4|Q7_imag\(5) & (!\R4|Q7_real\(5) & !\L3|b4|u1|Add1~9\)) # (!\R4|Q7_imag\(5) & ((!\L3|b4|u1|Add1~9\) # (!\R4|Q7_real\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(5),
	datab => \R4|Q7_real\(5),
	datad => VCC,
	cin => \L3|b4|u1|Add1~9\,
	combout => \L3|b4|u1|Add1~10_combout\,
	cout => \L3|b4|u1|Add1~11\);

-- Location: LCCOMB_X65_Y50_N10
\R5|Q3_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[5]~26_combout\ = (\R4|Q3_imag\(5) & ((\L3|b4|u1|Add1~10_combout\ & (\R5|Q3_imag[4]~25\ & VCC)) # (!\L3|b4|u1|Add1~10_combout\ & (!\R5|Q3_imag[4]~25\)))) # (!\R4|Q3_imag\(5) & ((\L3|b4|u1|Add1~10_combout\ & (!\R5|Q3_imag[4]~25\)) # 
-- (!\L3|b4|u1|Add1~10_combout\ & ((\R5|Q3_imag[4]~25\) # (GND)))))
-- \R5|Q3_imag[5]~27\ = CARRY((\R4|Q3_imag\(5) & (!\L3|b4|u1|Add1~10_combout\ & !\R5|Q3_imag[4]~25\)) # (!\R4|Q3_imag\(5) & ((!\R5|Q3_imag[4]~25\) # (!\L3|b4|u1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(5),
	datab => \L3|b4|u1|Add1~10_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[4]~25\,
	combout => \R5|Q3_imag[5]~26_combout\,
	cout => \R5|Q3_imag[5]~27\);

-- Location: FF_X65_Y50_N11
\R5|Q3_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(5));

-- Location: LCCOMB_X65_Y51_N10
\OUT_COV|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~8_combout\ = (\R5|Q3_imag\(5) & (!\OUT_COV|Add3~7\ & VCC)) # (!\R5|Q3_imag\(5) & (\OUT_COV|Add3~7\ $ (GND)))
-- \OUT_COV|Add3~9\ = CARRY((!\R5|Q3_imag\(5) & !\OUT_COV|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add3~7\,
	combout => \OUT_COV|Add3~8_combout\,
	cout => \OUT_COV|Add3~9\);

-- Location: LCCOMB_X66_Y51_N14
\OUT_COV|O3_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[2]~2_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~8_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(2),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add3~8_combout\,
	combout => \OUT_COV|O3_imag[2]~2_combout\);

-- Location: FF_X66_Y51_N15
\R6|Q3_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(2));

-- Location: LCCOMB_X63_Y54_N12
\R4|Q3_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[6]~28_combout\ = ((\R3|Q1_imag\(6) $ (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q3_imag[5]~27\)))) # (GND)
-- \R4|Q3_imag[6]~29\ = CARRY((\R3|Q1_imag\(6) & ((!\R4|Q3_imag[5]~27\) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\))) # (!\R3|Q1_imag\(6) & (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R4|Q3_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(6),
	datab => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q3_imag[5]~27\,
	combout => \R4|Q3_imag[6]~28_combout\,
	cout => \R4|Q3_imag[6]~29\);

-- Location: FF_X63_Y54_N13
\R4|Q3_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(6));

-- Location: LCCOMB_X66_Y50_N12
\L3|b4|u1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~12_combout\ = ((\R4|Q7_imag\(6) $ (\R4|Q7_real\(6) $ (!\L3|b4|u1|Add1~11\)))) # (GND)
-- \L3|b4|u1|Add1~13\ = CARRY((\R4|Q7_imag\(6) & ((\R4|Q7_real\(6)) # (!\L3|b4|u1|Add1~11\))) # (!\R4|Q7_imag\(6) & (\R4|Q7_real\(6) & !\L3|b4|u1|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(6),
	datab => \R4|Q7_real\(6),
	datad => VCC,
	cin => \L3|b4|u1|Add1~11\,
	combout => \L3|b4|u1|Add1~12_combout\,
	cout => \L3|b4|u1|Add1~13\);

-- Location: LCCOMB_X65_Y50_N12
\R5|Q3_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[6]~28_combout\ = ((\R4|Q3_imag\(6) $ (\L3|b4|u1|Add1~12_combout\ $ (!\R5|Q3_imag[5]~27\)))) # (GND)
-- \R5|Q3_imag[6]~29\ = CARRY((\R4|Q3_imag\(6) & ((\L3|b4|u1|Add1~12_combout\) # (!\R5|Q3_imag[5]~27\))) # (!\R4|Q3_imag\(6) & (\L3|b4|u1|Add1~12_combout\ & !\R5|Q3_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(6),
	datab => \L3|b4|u1|Add1~12_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[5]~27\,
	combout => \R5|Q3_imag[6]~28_combout\,
	cout => \R5|Q3_imag[6]~29\);

-- Location: FF_X65_Y50_N13
\R5|Q3_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(6));

-- Location: LCCOMB_X65_Y51_N12
\OUT_COV|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~10_combout\ = (\R5|Q3_imag\(6) & ((\OUT_COV|Add3~9\) # (GND))) # (!\R5|Q3_imag\(6) & (!\OUT_COV|Add3~9\))
-- \OUT_COV|Add3~11\ = CARRY((\R5|Q3_imag\(6)) # (!\OUT_COV|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add3~9\,
	combout => \OUT_COV|Add3~10_combout\,
	cout => \OUT_COV|Add3~11\);

-- Location: LCCOMB_X66_Y51_N12
\OUT_COV|O3_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[3]~3_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~10_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q3_imag\(3),
	datad => \OUT_COV|Add3~10_combout\,
	combout => \OUT_COV|O3_imag[3]~3_combout\);

-- Location: FF_X66_Y51_N13
\R6|Q3_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(3));

-- Location: LCCOMB_X63_Y54_N14
\R4|Q3_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[7]~30_combout\ = (\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q1_imag\(7) & (!\R4|Q3_imag[6]~29\)) # (!\R3|Q1_imag\(7) & ((\R4|Q3_imag[6]~29\) # (GND))))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R3|Q1_imag\(7) & (\R4|Q3_imag[6]~29\ & VCC)) # (!\R3|Q1_imag\(7) & (!\R4|Q3_imag[6]~29\))))
-- \R4|Q3_imag[7]~31\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((!\R4|Q3_imag[6]~29\) # (!\R3|Q1_imag\(7)))) # (!\L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R3|Q1_imag\(7) & 
-- !\R4|Q3_imag[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R3|Q1_imag\(7),
	datad => VCC,
	cin => \R4|Q3_imag[6]~29\,
	combout => \R4|Q3_imag[7]~30_combout\,
	cout => \R4|Q3_imag[7]~31\);

-- Location: FF_X63_Y54_N15
\R4|Q3_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(7));

-- Location: LCCOMB_X66_Y50_N14
\L3|b4|u1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~14_combout\ = (\R4|Q7_real\(7) & ((\R4|Q7_imag\(7) & (\L3|b4|u1|Add1~13\ & VCC)) # (!\R4|Q7_imag\(7) & (!\L3|b4|u1|Add1~13\)))) # (!\R4|Q7_real\(7) & ((\R4|Q7_imag\(7) & (!\L3|b4|u1|Add1~13\)) # (!\R4|Q7_imag\(7) & ((\L3|b4|u1|Add1~13\) # 
-- (GND)))))
-- \L3|b4|u1|Add1~15\ = CARRY((\R4|Q7_real\(7) & (!\R4|Q7_imag\(7) & !\L3|b4|u1|Add1~13\)) # (!\R4|Q7_real\(7) & ((!\L3|b4|u1|Add1~13\) # (!\R4|Q7_imag\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(7),
	datab => \R4|Q7_imag\(7),
	datad => VCC,
	cin => \L3|b4|u1|Add1~13\,
	combout => \L3|b4|u1|Add1~14_combout\,
	cout => \L3|b4|u1|Add1~15\);

-- Location: LCCOMB_X65_Y50_N14
\R5|Q3_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[7]~30_combout\ = (\R4|Q3_imag\(7) & ((\L3|b4|u1|Add1~14_combout\ & (\R5|Q3_imag[6]~29\ & VCC)) # (!\L3|b4|u1|Add1~14_combout\ & (!\R5|Q3_imag[6]~29\)))) # (!\R4|Q3_imag\(7) & ((\L3|b4|u1|Add1~14_combout\ & (!\R5|Q3_imag[6]~29\)) # 
-- (!\L3|b4|u1|Add1~14_combout\ & ((\R5|Q3_imag[6]~29\) # (GND)))))
-- \R5|Q3_imag[7]~31\ = CARRY((\R4|Q3_imag\(7) & (!\L3|b4|u1|Add1~14_combout\ & !\R5|Q3_imag[6]~29\)) # (!\R4|Q3_imag\(7) & ((!\R5|Q3_imag[6]~29\) # (!\L3|b4|u1|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(7),
	datab => \L3|b4|u1|Add1~14_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[6]~29\,
	combout => \R5|Q3_imag[7]~30_combout\,
	cout => \R5|Q3_imag[7]~31\);

-- Location: FF_X65_Y50_N15
\R5|Q3_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(7));

-- Location: LCCOMB_X65_Y51_N14
\OUT_COV|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~12_combout\ = (\R5|Q3_imag\(7) & (!\OUT_COV|Add3~11\ & VCC)) # (!\R5|Q3_imag\(7) & (\OUT_COV|Add3~11\ $ (GND)))
-- \OUT_COV|Add3~13\ = CARRY((!\R5|Q3_imag\(7) & !\OUT_COV|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add3~11\,
	combout => \OUT_COV|Add3~12_combout\,
	cout => \OUT_COV|Add3~13\);

-- Location: LCCOMB_X66_Y51_N18
\OUT_COV|O3_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[4]~4_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~12_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q3_imag\(4),
	datad => \OUT_COV|Add3~12_combout\,
	combout => \OUT_COV|O3_imag[4]~4_combout\);

-- Location: FF_X66_Y51_N19
\R6|Q3_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(4));

-- Location: LCCOMB_X63_Y54_N16
\R4|Q3_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[8]~32_combout\ = ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R3|Q1_imag\(8) $ (\R4|Q3_imag[7]~31\)))) # (GND)
-- \R4|Q3_imag[8]~33\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\R3|Q1_imag\(8) & !\R4|Q3_imag[7]~31\)) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- ((\R3|Q1_imag\(8)) # (!\R4|Q3_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R3|Q1_imag\(8),
	datad => VCC,
	cin => \R4|Q3_imag[7]~31\,
	combout => \R4|Q3_imag[8]~32_combout\,
	cout => \R4|Q3_imag[8]~33\);

-- Location: FF_X63_Y54_N17
\R4|Q3_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(8));

-- Location: LCCOMB_X66_Y50_N16
\L3|b4|u1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~16_combout\ = ((\R4|Q7_imag\(8) $ (\R4|Q7_real\(8) $ (!\L3|b4|u1|Add1~15\)))) # (GND)
-- \L3|b4|u1|Add1~17\ = CARRY((\R4|Q7_imag\(8) & ((\R4|Q7_real\(8)) # (!\L3|b4|u1|Add1~15\))) # (!\R4|Q7_imag\(8) & (\R4|Q7_real\(8) & !\L3|b4|u1|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(8),
	datab => \R4|Q7_real\(8),
	datad => VCC,
	cin => \L3|b4|u1|Add1~15\,
	combout => \L3|b4|u1|Add1~16_combout\,
	cout => \L3|b4|u1|Add1~17\);

-- Location: LCCOMB_X65_Y50_N16
\R5|Q3_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[8]~32_combout\ = ((\R4|Q3_imag\(8) $ (\L3|b4|u1|Add1~16_combout\ $ (!\R5|Q3_imag[7]~31\)))) # (GND)
-- \R5|Q3_imag[8]~33\ = CARRY((\R4|Q3_imag\(8) & ((\L3|b4|u1|Add1~16_combout\) # (!\R5|Q3_imag[7]~31\))) # (!\R4|Q3_imag\(8) & (\L3|b4|u1|Add1~16_combout\ & !\R5|Q3_imag[7]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(8),
	datab => \L3|b4|u1|Add1~16_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[7]~31\,
	combout => \R5|Q3_imag[8]~32_combout\,
	cout => \R5|Q3_imag[8]~33\);

-- Location: FF_X65_Y50_N17
\R5|Q3_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(8));

-- Location: LCCOMB_X65_Y51_N16
\OUT_COV|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~14_combout\ = (\R5|Q3_imag\(8) & ((\OUT_COV|Add3~13\) # (GND))) # (!\R5|Q3_imag\(8) & (!\OUT_COV|Add3~13\))
-- \OUT_COV|Add3~15\ = CARRY((\R5|Q3_imag\(8)) # (!\OUT_COV|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add3~13\,
	combout => \OUT_COV|Add3~14_combout\,
	cout => \OUT_COV|Add3~15\);

-- Location: LCCOMB_X66_Y51_N0
\OUT_COV|O3_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[5]~5_combout\ = (\INV~input_o\ & (\OUT_COV|Add3~14_combout\)) # (!\INV~input_o\ & ((\R5|Q3_imag\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add3~14_combout\,
	datad => \R5|Q3_imag\(5),
	combout => \OUT_COV|O3_imag[5]~5_combout\);

-- Location: FF_X66_Y51_N1
\R6|Q3_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(5));

-- Location: LCCOMB_X63_Y54_N18
\R4|Q3_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[9]~34_combout\ = (\R3|Q1_imag\(9) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q3_imag[8]~33\)) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\R4|Q3_imag[8]~33\ & VCC)))) # (!\R3|Q1_imag\(9) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q3_imag[8]~33\) # (GND))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q3_imag[8]~33\))))
-- \R4|Q3_imag[9]~35\ = CARRY((\R3|Q1_imag\(9) & (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\R4|Q3_imag[8]~33\)) # (!\R3|Q1_imag\(9) & 
-- ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\) # (!\R4|Q3_imag[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(9),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R4|Q3_imag[8]~33\,
	combout => \R4|Q3_imag[9]~34_combout\,
	cout => \R4|Q3_imag[9]~35\);

-- Location: FF_X63_Y54_N19
\R4|Q3_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(9));

-- Location: LCCOMB_X66_Y50_N18
\L3|b4|u1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~18_combout\ = (\R4|Q7_real\(9) & ((\R4|Q7_imag\(9) & (\L3|b4|u1|Add1~17\ & VCC)) # (!\R4|Q7_imag\(9) & (!\L3|b4|u1|Add1~17\)))) # (!\R4|Q7_real\(9) & ((\R4|Q7_imag\(9) & (!\L3|b4|u1|Add1~17\)) # (!\R4|Q7_imag\(9) & ((\L3|b4|u1|Add1~17\) # 
-- (GND)))))
-- \L3|b4|u1|Add1~19\ = CARRY((\R4|Q7_real\(9) & (!\R4|Q7_imag\(9) & !\L3|b4|u1|Add1~17\)) # (!\R4|Q7_real\(9) & ((!\L3|b4|u1|Add1~17\) # (!\R4|Q7_imag\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(9),
	datab => \R4|Q7_imag\(9),
	datad => VCC,
	cin => \L3|b4|u1|Add1~17\,
	combout => \L3|b4|u1|Add1~18_combout\,
	cout => \L3|b4|u1|Add1~19\);

-- Location: LCCOMB_X65_Y50_N18
\R5|Q3_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[9]~34_combout\ = (\R4|Q3_imag\(9) & ((\L3|b4|u1|Add1~18_combout\ & (\R5|Q3_imag[8]~33\ & VCC)) # (!\L3|b4|u1|Add1~18_combout\ & (!\R5|Q3_imag[8]~33\)))) # (!\R4|Q3_imag\(9) & ((\L3|b4|u1|Add1~18_combout\ & (!\R5|Q3_imag[8]~33\)) # 
-- (!\L3|b4|u1|Add1~18_combout\ & ((\R5|Q3_imag[8]~33\) # (GND)))))
-- \R5|Q3_imag[9]~35\ = CARRY((\R4|Q3_imag\(9) & (!\L3|b4|u1|Add1~18_combout\ & !\R5|Q3_imag[8]~33\)) # (!\R4|Q3_imag\(9) & ((!\R5|Q3_imag[8]~33\) # (!\L3|b4|u1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(9),
	datab => \L3|b4|u1|Add1~18_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[8]~33\,
	combout => \R5|Q3_imag[9]~34_combout\,
	cout => \R5|Q3_imag[9]~35\);

-- Location: FF_X65_Y50_N19
\R5|Q3_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(9));

-- Location: LCCOMB_X65_Y51_N18
\OUT_COV|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~16_combout\ = (\R5|Q3_imag\(9) & (!\OUT_COV|Add3~15\ & VCC)) # (!\R5|Q3_imag\(9) & (\OUT_COV|Add3~15\ $ (GND)))
-- \OUT_COV|Add3~17\ = CARRY((!\R5|Q3_imag\(9) & !\OUT_COV|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add3~15\,
	combout => \OUT_COV|Add3~16_combout\,
	cout => \OUT_COV|Add3~17\);

-- Location: LCCOMB_X66_Y51_N2
\OUT_COV|O3_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~16_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q3_imag\(6),
	datad => \OUT_COV|Add3~16_combout\,
	combout => \OUT_COV|O3_imag[6]~6_combout\);

-- Location: FF_X66_Y51_N3
\R6|Q3_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(6));

-- Location: LCCOMB_X66_Y50_N20
\L3|b4|u1|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~20_combout\ = ((\R4|Q7_imag\(10) $ (\R4|Q7_real\(10) $ (!\L3|b4|u1|Add1~19\)))) # (GND)
-- \L3|b4|u1|Add1~21\ = CARRY((\R4|Q7_imag\(10) & ((\R4|Q7_real\(10)) # (!\L3|b4|u1|Add1~19\))) # (!\R4|Q7_imag\(10) & (\R4|Q7_real\(10) & !\L3|b4|u1|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(10),
	datab => \R4|Q7_real\(10),
	datad => VCC,
	cin => \L3|b4|u1|Add1~19\,
	combout => \L3|b4|u1|Add1~20_combout\,
	cout => \L3|b4|u1|Add1~21\);

-- Location: LCCOMB_X63_Y54_N20
\R4|Q3_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[10]~36_combout\ = ((\R3|Q1_imag\(10) $ (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R4|Q3_imag[9]~35\)))) # (GND)
-- \R4|Q3_imag[10]~37\ = CARRY((\R3|Q1_imag\(10) & ((!\R4|Q3_imag[9]~35\) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\R3|Q1_imag\(10) & 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R4|Q3_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(10),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R4|Q3_imag[9]~35\,
	combout => \R4|Q3_imag[10]~36_combout\,
	cout => \R4|Q3_imag[10]~37\);

-- Location: FF_X63_Y54_N21
\R4|Q3_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(10));

-- Location: LCCOMB_X65_Y50_N20
\R5|Q3_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[10]~36_combout\ = ((\L3|b4|u1|Add1~20_combout\ $ (\R4|Q3_imag\(10) $ (!\R5|Q3_imag[9]~35\)))) # (GND)
-- \R5|Q3_imag[10]~37\ = CARRY((\L3|b4|u1|Add1~20_combout\ & ((\R4|Q3_imag\(10)) # (!\R5|Q3_imag[9]~35\))) # (!\L3|b4|u1|Add1~20_combout\ & (\R4|Q3_imag\(10) & !\R5|Q3_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~20_combout\,
	datab => \R4|Q3_imag\(10),
	datad => VCC,
	cin => \R5|Q3_imag[9]~35\,
	combout => \R5|Q3_imag[10]~36_combout\,
	cout => \R5|Q3_imag[10]~37\);

-- Location: FF_X65_Y50_N21
\R5|Q3_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(10));

-- Location: LCCOMB_X65_Y51_N20
\OUT_COV|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~18_combout\ = (\R5|Q3_imag\(10) & ((\OUT_COV|Add3~17\) # (GND))) # (!\R5|Q3_imag\(10) & (!\OUT_COV|Add3~17\))
-- \OUT_COV|Add3~19\ = CARRY((\R5|Q3_imag\(10)) # (!\OUT_COV|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add3~17\,
	combout => \OUT_COV|Add3~18_combout\,
	cout => \OUT_COV|Add3~19\);

-- Location: LCCOMB_X66_Y52_N24
\OUT_COV|O3_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[7]~7_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~18_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(7),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add3~18_combout\,
	combout => \OUT_COV|O3_imag[7]~7_combout\);

-- Location: FF_X66_Y52_N25
\R6|Q3_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(7));

-- Location: LCCOMB_X63_Y54_N22
\R4|Q3_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[11]~38_combout\ = (\R3|Q1_imag\(11) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q3_imag[10]~37\)) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\R4|Q3_imag[10]~37\ & VCC)))) # (!\R3|Q1_imag\(11) & ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q3_imag[10]~37\) # (GND))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q3_imag[10]~37\))))
-- \R4|Q3_imag[11]~39\ = CARRY((\R3|Q1_imag\(11) & (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R4|Q3_imag[10]~37\)) # (!\R3|Q1_imag\(11) & 
-- ((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # (!\R4|Q3_imag[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(11),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R4|Q3_imag[10]~37\,
	combout => \R4|Q3_imag[11]~38_combout\,
	cout => \R4|Q3_imag[11]~39\);

-- Location: FF_X63_Y54_N23
\R4|Q3_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(11));

-- Location: LCCOMB_X66_Y50_N22
\L3|b4|u1|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~22_combout\ = (\R4|Q7_real\(11) & ((\R4|Q7_imag\(11) & (\L3|b4|u1|Add1~21\ & VCC)) # (!\R4|Q7_imag\(11) & (!\L3|b4|u1|Add1~21\)))) # (!\R4|Q7_real\(11) & ((\R4|Q7_imag\(11) & (!\L3|b4|u1|Add1~21\)) # (!\R4|Q7_imag\(11) & 
-- ((\L3|b4|u1|Add1~21\) # (GND)))))
-- \L3|b4|u1|Add1~23\ = CARRY((\R4|Q7_real\(11) & (!\R4|Q7_imag\(11) & !\L3|b4|u1|Add1~21\)) # (!\R4|Q7_real\(11) & ((!\L3|b4|u1|Add1~21\) # (!\R4|Q7_imag\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(11),
	datab => \R4|Q7_imag\(11),
	datad => VCC,
	cin => \L3|b4|u1|Add1~21\,
	combout => \L3|b4|u1|Add1~22_combout\,
	cout => \L3|b4|u1|Add1~23\);

-- Location: LCCOMB_X65_Y50_N22
\R5|Q3_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[11]~38_combout\ = (\R4|Q3_imag\(11) & ((\L3|b4|u1|Add1~22_combout\ & (\R5|Q3_imag[10]~37\ & VCC)) # (!\L3|b4|u1|Add1~22_combout\ & (!\R5|Q3_imag[10]~37\)))) # (!\R4|Q3_imag\(11) & ((\L3|b4|u1|Add1~22_combout\ & (!\R5|Q3_imag[10]~37\)) # 
-- (!\L3|b4|u1|Add1~22_combout\ & ((\R5|Q3_imag[10]~37\) # (GND)))))
-- \R5|Q3_imag[11]~39\ = CARRY((\R4|Q3_imag\(11) & (!\L3|b4|u1|Add1~22_combout\ & !\R5|Q3_imag[10]~37\)) # (!\R4|Q3_imag\(11) & ((!\R5|Q3_imag[10]~37\) # (!\L3|b4|u1|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(11),
	datab => \L3|b4|u1|Add1~22_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[10]~37\,
	combout => \R5|Q3_imag[11]~38_combout\,
	cout => \R5|Q3_imag[11]~39\);

-- Location: FF_X65_Y50_N23
\R5|Q3_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(11));

-- Location: LCCOMB_X65_Y51_N22
\OUT_COV|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~20_combout\ = (\R5|Q3_imag\(11) & (!\OUT_COV|Add3~19\ & VCC)) # (!\R5|Q3_imag\(11) & (\OUT_COV|Add3~19\ $ (GND)))
-- \OUT_COV|Add3~21\ = CARRY((!\R5|Q3_imag\(11) & !\OUT_COV|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add3~19\,
	combout => \OUT_COV|Add3~20_combout\,
	cout => \OUT_COV|Add3~21\);

-- Location: LCCOMB_X66_Y51_N8
\OUT_COV|O3_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[8]~8_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~20_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q3_imag\(8),
	datad => \OUT_COV|Add3~20_combout\,
	combout => \OUT_COV|O3_imag[8]~8_combout\);

-- Location: FF_X66_Y51_N9
\R6|Q3_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(8));

-- Location: LCCOMB_X63_Y54_N24
\R4|Q3_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[12]~40_combout\ = ((\R3|Q1_imag\(12) $ (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R4|Q3_imag[11]~39\)))) # (GND)
-- \R4|Q3_imag[12]~41\ = CARRY((\R3|Q1_imag\(12) & ((!\R4|Q3_imag[11]~39\) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))) # (!\R3|Q1_imag\(12) & 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R4|Q3_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(12),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R4|Q3_imag[11]~39\,
	combout => \R4|Q3_imag[12]~40_combout\,
	cout => \R4|Q3_imag[12]~41\);

-- Location: FF_X63_Y54_N25
\R4|Q3_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(12));

-- Location: LCCOMB_X66_Y50_N24
\L3|b4|u1|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~24_combout\ = ((\R4|Q7_imag\(12) $ (\R4|Q7_real\(12) $ (!\L3|b4|u1|Add1~23\)))) # (GND)
-- \L3|b4|u1|Add1~25\ = CARRY((\R4|Q7_imag\(12) & ((\R4|Q7_real\(12)) # (!\L3|b4|u1|Add1~23\))) # (!\R4|Q7_imag\(12) & (\R4|Q7_real\(12) & !\L3|b4|u1|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(12),
	datab => \R4|Q7_real\(12),
	datad => VCC,
	cin => \L3|b4|u1|Add1~23\,
	combout => \L3|b4|u1|Add1~24_combout\,
	cout => \L3|b4|u1|Add1~25\);

-- Location: LCCOMB_X65_Y50_N24
\R5|Q3_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[12]~40_combout\ = ((\R4|Q3_imag\(12) $ (\L3|b4|u1|Add1~24_combout\ $ (!\R5|Q3_imag[11]~39\)))) # (GND)
-- \R5|Q3_imag[12]~41\ = CARRY((\R4|Q3_imag\(12) & ((\L3|b4|u1|Add1~24_combout\) # (!\R5|Q3_imag[11]~39\))) # (!\R4|Q3_imag\(12) & (\L3|b4|u1|Add1~24_combout\ & !\R5|Q3_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(12),
	datab => \L3|b4|u1|Add1~24_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[11]~39\,
	combout => \R5|Q3_imag[12]~40_combout\,
	cout => \R5|Q3_imag[12]~41\);

-- Location: FF_X65_Y50_N25
\R5|Q3_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(12));

-- Location: LCCOMB_X65_Y51_N24
\OUT_COV|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~22_combout\ = (\R5|Q3_imag\(12) & ((\OUT_COV|Add3~21\) # (GND))) # (!\R5|Q3_imag\(12) & (!\OUT_COV|Add3~21\))
-- \OUT_COV|Add3~23\ = CARRY((\R5|Q3_imag\(12)) # (!\OUT_COV|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add3~21\,
	combout => \OUT_COV|Add3~22_combout\,
	cout => \OUT_COV|Add3~23\);

-- Location: LCCOMB_X66_Y51_N6
\OUT_COV|O3_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~22_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(9),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add3~22_combout\,
	combout => \OUT_COV|O3_imag[9]~9_combout\);

-- Location: FF_X66_Y51_N7
\R6|Q3_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(9));

-- Location: LCCOMB_X63_Y54_N26
\R4|Q3_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[13]~42_combout\ = (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q1_imag\(13) & (!\R4|Q3_imag[12]~41\)) # (!\R3|Q1_imag\(13) & ((\R4|Q3_imag[12]~41\) # (GND))))) # 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R3|Q1_imag\(13) & (\R4|Q3_imag[12]~41\ & VCC)) # (!\R3|Q1_imag\(13) & (!\R4|Q3_imag[12]~41\))))
-- \R4|Q3_imag[13]~43\ = CARRY((\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((!\R4|Q3_imag[12]~41\) # (!\R3|Q1_imag\(13)))) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ 
-- & (!\R3|Q1_imag\(13) & !\R4|Q3_imag[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R3|Q1_imag\(13),
	datad => VCC,
	cin => \R4|Q3_imag[12]~41\,
	combout => \R4|Q3_imag[13]~42_combout\,
	cout => \R4|Q3_imag[13]~43\);

-- Location: FF_X63_Y54_N27
\R4|Q3_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(13));

-- Location: LCCOMB_X66_Y50_N26
\L3|b4|u1|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~26_combout\ = (\R4|Q7_real\(13) & ((\R4|Q7_imag\(13) & (\L3|b4|u1|Add1~25\ & VCC)) # (!\R4|Q7_imag\(13) & (!\L3|b4|u1|Add1~25\)))) # (!\R4|Q7_real\(13) & ((\R4|Q7_imag\(13) & (!\L3|b4|u1|Add1~25\)) # (!\R4|Q7_imag\(13) & 
-- ((\L3|b4|u1|Add1~25\) # (GND)))))
-- \L3|b4|u1|Add1~27\ = CARRY((\R4|Q7_real\(13) & (!\R4|Q7_imag\(13) & !\L3|b4|u1|Add1~25\)) # (!\R4|Q7_real\(13) & ((!\L3|b4|u1|Add1~25\) # (!\R4|Q7_imag\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_real\(13),
	datab => \R4|Q7_imag\(13),
	datad => VCC,
	cin => \L3|b4|u1|Add1~25\,
	combout => \L3|b4|u1|Add1~26_combout\,
	cout => \L3|b4|u1|Add1~27\);

-- Location: LCCOMB_X65_Y50_N26
\R5|Q3_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[13]~42_combout\ = (\R4|Q3_imag\(13) & ((\L3|b4|u1|Add1~26_combout\ & (\R5|Q3_imag[12]~41\ & VCC)) # (!\L3|b4|u1|Add1~26_combout\ & (!\R5|Q3_imag[12]~41\)))) # (!\R4|Q3_imag\(13) & ((\L3|b4|u1|Add1~26_combout\ & (!\R5|Q3_imag[12]~41\)) # 
-- (!\L3|b4|u1|Add1~26_combout\ & ((\R5|Q3_imag[12]~41\) # (GND)))))
-- \R5|Q3_imag[13]~43\ = CARRY((\R4|Q3_imag\(13) & (!\L3|b4|u1|Add1~26_combout\ & !\R5|Q3_imag[12]~41\)) # (!\R4|Q3_imag\(13) & ((!\R5|Q3_imag[12]~41\) # (!\L3|b4|u1|Add1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(13),
	datab => \L3|b4|u1|Add1~26_combout\,
	datad => VCC,
	cin => \R5|Q3_imag[12]~41\,
	combout => \R5|Q3_imag[13]~42_combout\,
	cout => \R5|Q3_imag[13]~43\);

-- Location: FF_X65_Y50_N27
\R5|Q3_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(13));

-- Location: LCCOMB_X65_Y51_N26
\OUT_COV|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~24_combout\ = (\R5|Q3_imag\(13) & (!\OUT_COV|Add3~23\ & VCC)) # (!\R5|Q3_imag\(13) & (\OUT_COV|Add3~23\ $ (GND)))
-- \OUT_COV|Add3~25\ = CARRY((!\R5|Q3_imag\(13) & !\OUT_COV|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add3~23\,
	combout => \OUT_COV|Add3~24_combout\,
	cout => \OUT_COV|Add3~25\);

-- Location: LCCOMB_X66_Y51_N4
\OUT_COV|O3_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[10]~10_combout\ = (\INV~input_o\ & (\OUT_COV|Add3~24_combout\)) # (!\INV~input_o\ & ((\R5|Q3_imag\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add3~24_combout\,
	datad => \R5|Q3_imag\(10),
	combout => \OUT_COV|O3_imag[10]~10_combout\);

-- Location: FF_X66_Y51_N5
\R6|Q3_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(10));

-- Location: LCCOMB_X66_Y50_N28
\L3|b4|u1|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~28_combout\ = ((\R4|Q7_imag\(14) $ (\R4|Q7_real\(14) $ (!\L3|b4|u1|Add1~27\)))) # (GND)
-- \L3|b4|u1|Add1~29\ = CARRY((\R4|Q7_imag\(14) & ((\R4|Q7_real\(14)) # (!\L3|b4|u1|Add1~27\))) # (!\R4|Q7_imag\(14) & (\R4|Q7_real\(14) & !\L3|b4|u1|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q7_imag\(14),
	datab => \R4|Q7_real\(14),
	datad => VCC,
	cin => \L3|b4|u1|Add1~27\,
	combout => \L3|b4|u1|Add1~28_combout\,
	cout => \L3|b4|u1|Add1~29\);

-- Location: LCCOMB_X63_Y54_N28
\R4|Q3_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[14]~44_combout\ = ((\R3|Q1_imag\(14) $ (\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R4|Q3_imag[13]~43\)))) # (GND)
-- \R4|Q3_imag[14]~45\ = CARRY((\R3|Q1_imag\(14) & ((!\R4|Q3_imag[13]~43\) # (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))) # (!\R3|Q1_imag\(14) & 
-- (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R4|Q3_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R3|Q1_imag\(14),
	datab => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R4|Q3_imag[13]~43\,
	combout => \R4|Q3_imag[14]~44_combout\,
	cout => \R4|Q3_imag[14]~45\);

-- Location: FF_X63_Y54_N29
\R4|Q3_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(14));

-- Location: LCCOMB_X65_Y50_N28
\R5|Q3_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[14]~44_combout\ = ((\L3|b4|u1|Add1~28_combout\ $ (\R4|Q3_imag\(14) $ (!\R5|Q3_imag[13]~43\)))) # (GND)
-- \R5|Q3_imag[14]~45\ = CARRY((\L3|b4|u1|Add1~28_combout\ & ((\R4|Q3_imag\(14)) # (!\R5|Q3_imag[13]~43\))) # (!\L3|b4|u1|Add1~28_combout\ & (\R4|Q3_imag\(14) & !\R5|Q3_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~28_combout\,
	datab => \R4|Q3_imag\(14),
	datad => VCC,
	cin => \R5|Q3_imag[13]~43\,
	combout => \R5|Q3_imag[14]~44_combout\,
	cout => \R5|Q3_imag[14]~45\);

-- Location: FF_X65_Y50_N29
\R5|Q3_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(14));

-- Location: LCCOMB_X65_Y51_N28
\OUT_COV|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~26_combout\ = (\R5|Q3_imag\(14) & ((\OUT_COV|Add3~25\) # (GND))) # (!\R5|Q3_imag\(14) & (!\OUT_COV|Add3~25\))
-- \OUT_COV|Add3~27\ = CARRY((\R5|Q3_imag\(14)) # (!\OUT_COV|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add3~25\,
	combout => \OUT_COV|Add3~26_combout\,
	cout => \OUT_COV|Add3~27\);

-- Location: LCCOMB_X66_Y51_N10
\OUT_COV|O3_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[11]~11_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~26_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q3_imag\(11),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add3~26_combout\,
	combout => \OUT_COV|O3_imag[11]~11_combout\);

-- Location: FF_X66_Y51_N11
\R6|Q3_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(11));

-- Location: LCCOMB_X63_Y54_N30
\R4|Q3_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R4|Q3_imag[15]~46_combout\ = \R3|Q1_imag\(15) $ (\R4|Q3_imag[14]~45\ $ (!\L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R3|Q1_imag\(15),
	datad => \L2|b2|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R4|Q3_imag[14]~45\,
	combout => \R4|Q3_imag[15]~46_combout\);

-- Location: FF_X63_Y54_N31
\R4|Q3_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R4|Q3_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R4|Q3_imag\(15));

-- Location: LCCOMB_X66_Y50_N30
\L3|b4|u1|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \L3|b4|u1|Add1~30_combout\ = \R4|Q7_imag\(15) $ (\L3|b4|u1|Add1~29\ $ (\R4|Q7_real\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q7_imag\(15),
	datad => \R4|Q7_real\(15),
	cin => \L3|b4|u1|Add1~29\,
	combout => \L3|b4|u1|Add1~30_combout\);

-- Location: LCCOMB_X65_Y50_N30
\R5|Q3_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q3_imag[15]~46_combout\ = \R4|Q3_imag\(15) $ (\R5|Q3_imag[14]~45\ $ (\L3|b4|u1|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q3_imag\(15),
	datad => \L3|b4|u1|Add1~30_combout\,
	cin => \R5|Q3_imag[14]~45\,
	combout => \R5|Q3_imag[15]~46_combout\);

-- Location: FF_X65_Y50_N31
\R5|Q3_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q3_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q3_imag\(15));

-- Location: LCCOMB_X65_Y51_N30
\OUT_COV|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add3~28_combout\ = \OUT_COV|Add3~27\ $ (\R5|Q3_imag\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q3_imag\(15),
	cin => \OUT_COV|Add3~27\,
	combout => \OUT_COV|Add3~28_combout\);

-- Location: LCCOMB_X66_Y51_N24
\OUT_COV|O3_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[12]~12_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~28_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(12),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add3~28_combout\,
	combout => \OUT_COV|O3_imag[12]~12_combout\);

-- Location: FF_X66_Y51_N25
\R6|Q3_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(12));

-- Location: LCCOMB_X66_Y51_N22
\OUT_COV|O3_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[13]~13_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~28_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q3_imag\(13),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add3~28_combout\,
	combout => \OUT_COV|O3_imag[13]~13_combout\);

-- Location: FF_X66_Y51_N23
\R6|Q3_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(13));

-- Location: LCCOMB_X66_Y51_N28
\OUT_COV|O3_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[14]~14_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~28_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q3_imag\(14),
	datad => \OUT_COV|Add3~28_combout\,
	combout => \OUT_COV|O3_imag[14]~14_combout\);

-- Location: FF_X66_Y51_N29
\R6|Q3_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(14));

-- Location: LCCOMB_X66_Y51_N30
\OUT_COV|O3_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O3_imag[15]~15_combout\ = (\INV~input_o\ & ((\OUT_COV|Add3~28_combout\))) # (!\INV~input_o\ & (\R5|Q3_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q3_imag\(15),
	datad => \OUT_COV|Add3~28_combout\,
	combout => \OUT_COV|O3_imag[15]~15_combout\);

-- Location: FF_X66_Y51_N31
\R6|Q3_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O3_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q3_imag\(15));

-- Location: LCCOMB_X70_Y49_N0
\R5|Q4_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[0]~16_combout\ = (\R4|Q0_imag\(0) & ((GND) # (!\R4|Q4_imag\(0)))) # (!\R4|Q0_imag\(0) & (\R4|Q4_imag\(0) $ (GND)))
-- \R5|Q4_imag[0]~17\ = CARRY((\R4|Q0_imag\(0)) # (!\R4|Q4_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(0),
	datab => \R4|Q4_imag\(0),
	datad => VCC,
	combout => \R5|Q4_imag[0]~16_combout\,
	cout => \R5|Q4_imag[0]~17\);

-- Location: FF_X70_Y49_N1
\R5|Q4_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(0));

-- Location: LCCOMB_X70_Y49_N2
\R5|Q4_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[1]~18_combout\ = (\R4|Q0_imag\(1) & ((\R4|Q4_imag\(1) & (!\R5|Q4_imag[0]~17\)) # (!\R4|Q4_imag\(1) & (\R5|Q4_imag[0]~17\ & VCC)))) # (!\R4|Q0_imag\(1) & ((\R4|Q4_imag\(1) & ((\R5|Q4_imag[0]~17\) # (GND))) # (!\R4|Q4_imag\(1) & 
-- (!\R5|Q4_imag[0]~17\))))
-- \R5|Q4_imag[1]~19\ = CARRY((\R4|Q0_imag\(1) & (\R4|Q4_imag\(1) & !\R5|Q4_imag[0]~17\)) # (!\R4|Q0_imag\(1) & ((\R4|Q4_imag\(1)) # (!\R5|Q4_imag[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(1),
	datab => \R4|Q4_imag\(1),
	datad => VCC,
	cin => \R5|Q4_imag[0]~17\,
	combout => \R5|Q4_imag[1]~18_combout\,
	cout => \R5|Q4_imag[1]~19\);

-- Location: LCCOMB_X70_Y49_N4
\R5|Q4_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[2]~20_combout\ = ((\R4|Q0_imag\(2) $ (\R4|Q4_imag\(2) $ (\R5|Q4_imag[1]~19\)))) # (GND)
-- \R5|Q4_imag[2]~21\ = CARRY((\R4|Q0_imag\(2) & ((!\R5|Q4_imag[1]~19\) # (!\R4|Q4_imag\(2)))) # (!\R4|Q0_imag\(2) & (!\R4|Q4_imag\(2) & !\R5|Q4_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(2),
	datab => \R4|Q4_imag\(2),
	datad => VCC,
	cin => \R5|Q4_imag[1]~19\,
	combout => \R5|Q4_imag[2]~20_combout\,
	cout => \R5|Q4_imag[2]~21\);

-- Location: LCCOMB_X70_Y49_N6
\R5|Q4_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[3]~22_combout\ = (\R4|Q0_imag\(3) & ((\R4|Q4_imag\(3) & (!\R5|Q4_imag[2]~21\)) # (!\R4|Q4_imag\(3) & (\R5|Q4_imag[2]~21\ & VCC)))) # (!\R4|Q0_imag\(3) & ((\R4|Q4_imag\(3) & ((\R5|Q4_imag[2]~21\) # (GND))) # (!\R4|Q4_imag\(3) & 
-- (!\R5|Q4_imag[2]~21\))))
-- \R5|Q4_imag[3]~23\ = CARRY((\R4|Q0_imag\(3) & (\R4|Q4_imag\(3) & !\R5|Q4_imag[2]~21\)) # (!\R4|Q0_imag\(3) & ((\R4|Q4_imag\(3)) # (!\R5|Q4_imag[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(3),
	datab => \R4|Q4_imag\(3),
	datad => VCC,
	cin => \R5|Q4_imag[2]~21\,
	combout => \R5|Q4_imag[3]~22_combout\,
	cout => \R5|Q4_imag[3]~23\);

-- Location: FF_X70_Y49_N7
\R5|Q4_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(3));

-- Location: FF_X70_Y49_N5
\R5|Q4_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(2));

-- Location: FF_X70_Y49_N3
\R5|Q4_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(1));

-- Location: LCCOMB_X70_Y50_N2
\OUT_COV|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~1_cout\ = CARRY((!\R5|Q4_imag\(1) & !\R5|Q4_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(1),
	datab => \R5|Q4_imag\(0),
	datad => VCC,
	cout => \OUT_COV|Add4~1_cout\);

-- Location: LCCOMB_X70_Y50_N4
\OUT_COV|Add4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~3_cout\ = CARRY((\R5|Q4_imag\(2)) # (!\OUT_COV|Add4~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add4~1_cout\,
	cout => \OUT_COV|Add4~3_cout\);

-- Location: LCCOMB_X70_Y50_N6
\OUT_COV|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~4_combout\ = (\R5|Q4_imag\(3) & (!\OUT_COV|Add4~3_cout\ & VCC)) # (!\R5|Q4_imag\(3) & (\OUT_COV|Add4~3_cout\ $ (GND)))
-- \OUT_COV|Add4~5\ = CARRY((!\R5|Q4_imag\(3) & !\OUT_COV|Add4~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add4~3_cout\,
	combout => \OUT_COV|Add4~4_combout\,
	cout => \OUT_COV|Add4~5\);

-- Location: LCCOMB_X69_Y50_N8
\OUT_COV|O4_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[0]~0_combout\ = (\INV~input_o\ & ((\OUT_COV|Add4~4_combout\))) # (!\INV~input_o\ & (\R5|Q4_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q4_imag\(0),
	datad => \OUT_COV|Add4~4_combout\,
	combout => \OUT_COV|O4_imag[0]~0_combout\);

-- Location: FF_X69_Y50_N9
\R6|Q4_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(0));

-- Location: LCCOMB_X70_Y49_N8
\R5|Q4_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[4]~24_combout\ = ((\R4|Q4_imag\(4) $ (\R4|Q0_imag\(4) $ (\R5|Q4_imag[3]~23\)))) # (GND)
-- \R5|Q4_imag[4]~25\ = CARRY((\R4|Q4_imag\(4) & (\R4|Q0_imag\(4) & !\R5|Q4_imag[3]~23\)) # (!\R4|Q4_imag\(4) & ((\R4|Q0_imag\(4)) # (!\R5|Q4_imag[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(4),
	datab => \R4|Q0_imag\(4),
	datad => VCC,
	cin => \R5|Q4_imag[3]~23\,
	combout => \R5|Q4_imag[4]~24_combout\,
	cout => \R5|Q4_imag[4]~25\);

-- Location: FF_X70_Y49_N9
\R5|Q4_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(4));

-- Location: LCCOMB_X70_Y50_N8
\OUT_COV|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~6_combout\ = (\R5|Q4_imag\(4) & ((\OUT_COV|Add4~5\) # (GND))) # (!\R5|Q4_imag\(4) & (!\OUT_COV|Add4~5\))
-- \OUT_COV|Add4~7\ = CARRY((\R5|Q4_imag\(4)) # (!\OUT_COV|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add4~5\,
	combout => \OUT_COV|Add4~6_combout\,
	cout => \OUT_COV|Add4~7\);

-- Location: LCCOMB_X69_Y50_N10
\OUT_COV|O4_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[1]~1_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~6_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add4~6_combout\,
	datad => \R5|Q4_imag\(1),
	combout => \OUT_COV|O4_imag[1]~1_combout\);

-- Location: FF_X69_Y50_N11
\R6|Q4_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(1));

-- Location: LCCOMB_X70_Y49_N10
\R5|Q4_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[5]~26_combout\ = (\R4|Q4_imag\(5) & ((\R4|Q0_imag\(5) & (!\R5|Q4_imag[4]~25\)) # (!\R4|Q0_imag\(5) & ((\R5|Q4_imag[4]~25\) # (GND))))) # (!\R4|Q4_imag\(5) & ((\R4|Q0_imag\(5) & (\R5|Q4_imag[4]~25\ & VCC)) # (!\R4|Q0_imag\(5) & 
-- (!\R5|Q4_imag[4]~25\))))
-- \R5|Q4_imag[5]~27\ = CARRY((\R4|Q4_imag\(5) & ((!\R5|Q4_imag[4]~25\) # (!\R4|Q0_imag\(5)))) # (!\R4|Q4_imag\(5) & (!\R4|Q0_imag\(5) & !\R5|Q4_imag[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(5),
	datab => \R4|Q0_imag\(5),
	datad => VCC,
	cin => \R5|Q4_imag[4]~25\,
	combout => \R5|Q4_imag[5]~26_combout\,
	cout => \R5|Q4_imag[5]~27\);

-- Location: FF_X70_Y49_N11
\R5|Q4_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(5));

-- Location: LCCOMB_X70_Y50_N10
\OUT_COV|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~8_combout\ = (\R5|Q4_imag\(5) & (!\OUT_COV|Add4~7\ & VCC)) # (!\R5|Q4_imag\(5) & (\OUT_COV|Add4~7\ $ (GND)))
-- \OUT_COV|Add4~9\ = CARRY((!\R5|Q4_imag\(5) & !\OUT_COV|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add4~7\,
	combout => \OUT_COV|Add4~8_combout\,
	cout => \OUT_COV|Add4~9\);

-- Location: LCCOMB_X69_Y50_N28
\OUT_COV|O4_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[2]~2_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~8_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add4~8_combout\,
	datad => \R5|Q4_imag\(2),
	combout => \OUT_COV|O4_imag[2]~2_combout\);

-- Location: FF_X69_Y50_N29
\R6|Q4_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(2));

-- Location: LCCOMB_X70_Y49_N12
\R5|Q4_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[6]~28_combout\ = ((\R4|Q0_imag\(6) $ (\R4|Q4_imag\(6) $ (\R5|Q4_imag[5]~27\)))) # (GND)
-- \R5|Q4_imag[6]~29\ = CARRY((\R4|Q0_imag\(6) & ((!\R5|Q4_imag[5]~27\) # (!\R4|Q4_imag\(6)))) # (!\R4|Q0_imag\(6) & (!\R4|Q4_imag\(6) & !\R5|Q4_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(6),
	datab => \R4|Q4_imag\(6),
	datad => VCC,
	cin => \R5|Q4_imag[5]~27\,
	combout => \R5|Q4_imag[6]~28_combout\,
	cout => \R5|Q4_imag[6]~29\);

-- Location: FF_X70_Y49_N13
\R5|Q4_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(6));

-- Location: LCCOMB_X70_Y50_N12
\OUT_COV|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~10_combout\ = (\R5|Q4_imag\(6) & ((\OUT_COV|Add4~9\) # (GND))) # (!\R5|Q4_imag\(6) & (!\OUT_COV|Add4~9\))
-- \OUT_COV|Add4~11\ = CARRY((\R5|Q4_imag\(6)) # (!\OUT_COV|Add4~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add4~9\,
	combout => \OUT_COV|Add4~10_combout\,
	cout => \OUT_COV|Add4~11\);

-- Location: LCCOMB_X69_Y50_N22
\OUT_COV|O4_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[3]~3_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~10_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add4~10_combout\,
	datab => \R5|Q4_imag\(3),
	datac => \INV~input_o\,
	combout => \OUT_COV|O4_imag[3]~3_combout\);

-- Location: FF_X69_Y50_N23
\R6|Q4_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(3));

-- Location: LCCOMB_X70_Y49_N14
\R5|Q4_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[7]~30_combout\ = (\R4|Q4_imag\(7) & ((\R4|Q0_imag\(7) & (!\R5|Q4_imag[6]~29\)) # (!\R4|Q0_imag\(7) & ((\R5|Q4_imag[6]~29\) # (GND))))) # (!\R4|Q4_imag\(7) & ((\R4|Q0_imag\(7) & (\R5|Q4_imag[6]~29\ & VCC)) # (!\R4|Q0_imag\(7) & 
-- (!\R5|Q4_imag[6]~29\))))
-- \R5|Q4_imag[7]~31\ = CARRY((\R4|Q4_imag\(7) & ((!\R5|Q4_imag[6]~29\) # (!\R4|Q0_imag\(7)))) # (!\R4|Q4_imag\(7) & (!\R4|Q0_imag\(7) & !\R5|Q4_imag[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(7),
	datab => \R4|Q0_imag\(7),
	datad => VCC,
	cin => \R5|Q4_imag[6]~29\,
	combout => \R5|Q4_imag[7]~30_combout\,
	cout => \R5|Q4_imag[7]~31\);

-- Location: FF_X70_Y49_N15
\R5|Q4_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(7));

-- Location: LCCOMB_X70_Y50_N14
\OUT_COV|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~12_combout\ = (\R5|Q4_imag\(7) & (!\OUT_COV|Add4~11\ & VCC)) # (!\R5|Q4_imag\(7) & (\OUT_COV|Add4~11\ $ (GND)))
-- \OUT_COV|Add4~13\ = CARRY((!\R5|Q4_imag\(7) & !\OUT_COV|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add4~11\,
	combout => \OUT_COV|Add4~12_combout\,
	cout => \OUT_COV|Add4~13\);

-- Location: LCCOMB_X69_Y50_N4
\OUT_COV|O4_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[4]~4_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~12_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add4~12_combout\,
	datad => \R5|Q4_imag\(4),
	combout => \OUT_COV|O4_imag[4]~4_combout\);

-- Location: FF_X69_Y50_N5
\R6|Q4_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(4));

-- Location: LCCOMB_X70_Y49_N16
\R5|Q4_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[8]~32_combout\ = ((\R4|Q4_imag\(8) $ (\R4|Q0_imag\(8) $ (\R5|Q4_imag[7]~31\)))) # (GND)
-- \R5|Q4_imag[8]~33\ = CARRY((\R4|Q4_imag\(8) & (\R4|Q0_imag\(8) & !\R5|Q4_imag[7]~31\)) # (!\R4|Q4_imag\(8) & ((\R4|Q0_imag\(8)) # (!\R5|Q4_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(8),
	datab => \R4|Q0_imag\(8),
	datad => VCC,
	cin => \R5|Q4_imag[7]~31\,
	combout => \R5|Q4_imag[8]~32_combout\,
	cout => \R5|Q4_imag[8]~33\);

-- Location: FF_X70_Y49_N17
\R5|Q4_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(8));

-- Location: LCCOMB_X70_Y50_N16
\OUT_COV|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~14_combout\ = (\R5|Q4_imag\(8) & ((\OUT_COV|Add4~13\) # (GND))) # (!\R5|Q4_imag\(8) & (!\OUT_COV|Add4~13\))
-- \OUT_COV|Add4~15\ = CARRY((\R5|Q4_imag\(8)) # (!\OUT_COV|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add4~13\,
	combout => \OUT_COV|Add4~14_combout\,
	cout => \OUT_COV|Add4~15\);

-- Location: LCCOMB_X69_Y50_N18
\OUT_COV|O4_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[5]~5_combout\ = (\INV~input_o\ & ((\OUT_COV|Add4~14_combout\))) # (!\INV~input_o\ & (\R5|Q4_imag\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(5),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add4~14_combout\,
	combout => \OUT_COV|O4_imag[5]~5_combout\);

-- Location: FF_X69_Y50_N19
\R6|Q4_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(5));

-- Location: LCCOMB_X70_Y49_N18
\R5|Q4_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[9]~34_combout\ = (\R4|Q4_imag\(9) & ((\R4|Q0_imag\(9) & (!\R5|Q4_imag[8]~33\)) # (!\R4|Q0_imag\(9) & ((\R5|Q4_imag[8]~33\) # (GND))))) # (!\R4|Q4_imag\(9) & ((\R4|Q0_imag\(9) & (\R5|Q4_imag[8]~33\ & VCC)) # (!\R4|Q0_imag\(9) & 
-- (!\R5|Q4_imag[8]~33\))))
-- \R5|Q4_imag[9]~35\ = CARRY((\R4|Q4_imag\(9) & ((!\R5|Q4_imag[8]~33\) # (!\R4|Q0_imag\(9)))) # (!\R4|Q4_imag\(9) & (!\R4|Q0_imag\(9) & !\R5|Q4_imag[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(9),
	datab => \R4|Q0_imag\(9),
	datad => VCC,
	cin => \R5|Q4_imag[8]~33\,
	combout => \R5|Q4_imag[9]~34_combout\,
	cout => \R5|Q4_imag[9]~35\);

-- Location: FF_X70_Y49_N19
\R5|Q4_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(9));

-- Location: LCCOMB_X70_Y50_N18
\OUT_COV|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~16_combout\ = (\R5|Q4_imag\(9) & (!\OUT_COV|Add4~15\ & VCC)) # (!\R5|Q4_imag\(9) & (\OUT_COV|Add4~15\ $ (GND)))
-- \OUT_COV|Add4~17\ = CARRY((!\R5|Q4_imag\(9) & !\OUT_COV|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add4~15\,
	combout => \OUT_COV|Add4~16_combout\,
	cout => \OUT_COV|Add4~17\);

-- Location: LCCOMB_X69_Y50_N0
\OUT_COV|O4_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add4~16_combout\))) # (!\INV~input_o\ & (\R5|Q4_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(6),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add4~16_combout\,
	combout => \OUT_COV|O4_imag[6]~6_combout\);

-- Location: FF_X69_Y50_N1
\R6|Q4_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(6));

-- Location: LCCOMB_X70_Y49_N20
\R5|Q4_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[10]~36_combout\ = ((\R4|Q4_imag\(10) $ (\R4|Q0_imag\(10) $ (\R5|Q4_imag[9]~35\)))) # (GND)
-- \R5|Q4_imag[10]~37\ = CARRY((\R4|Q4_imag\(10) & (\R4|Q0_imag\(10) & !\R5|Q4_imag[9]~35\)) # (!\R4|Q4_imag\(10) & ((\R4|Q0_imag\(10)) # (!\R5|Q4_imag[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(10),
	datab => \R4|Q0_imag\(10),
	datad => VCC,
	cin => \R5|Q4_imag[9]~35\,
	combout => \R5|Q4_imag[10]~36_combout\,
	cout => \R5|Q4_imag[10]~37\);

-- Location: FF_X70_Y49_N21
\R5|Q4_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(10));

-- Location: LCCOMB_X70_Y50_N20
\OUT_COV|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~18_combout\ = (\R5|Q4_imag\(10) & ((\OUT_COV|Add4~17\) # (GND))) # (!\R5|Q4_imag\(10) & (!\OUT_COV|Add4~17\))
-- \OUT_COV|Add4~19\ = CARRY((\R5|Q4_imag\(10)) # (!\OUT_COV|Add4~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add4~17\,
	combout => \OUT_COV|Add4~18_combout\,
	cout => \OUT_COV|Add4~19\);

-- Location: LCCOMB_X69_Y50_N26
\OUT_COV|O4_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[7]~7_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~18_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add4~18_combout\,
	datab => \R5|Q4_imag\(7),
	datac => \INV~input_o\,
	combout => \OUT_COV|O4_imag[7]~7_combout\);

-- Location: FF_X69_Y50_N27
\R6|Q4_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(7));

-- Location: LCCOMB_X70_Y49_N22
\R5|Q4_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[11]~38_combout\ = (\R4|Q0_imag\(11) & ((\R4|Q4_imag\(11) & (!\R5|Q4_imag[10]~37\)) # (!\R4|Q4_imag\(11) & (\R5|Q4_imag[10]~37\ & VCC)))) # (!\R4|Q0_imag\(11) & ((\R4|Q4_imag\(11) & ((\R5|Q4_imag[10]~37\) # (GND))) # (!\R4|Q4_imag\(11) & 
-- (!\R5|Q4_imag[10]~37\))))
-- \R5|Q4_imag[11]~39\ = CARRY((\R4|Q0_imag\(11) & (\R4|Q4_imag\(11) & !\R5|Q4_imag[10]~37\)) # (!\R4|Q0_imag\(11) & ((\R4|Q4_imag\(11)) # (!\R5|Q4_imag[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(11),
	datab => \R4|Q4_imag\(11),
	datad => VCC,
	cin => \R5|Q4_imag[10]~37\,
	combout => \R5|Q4_imag[11]~38_combout\,
	cout => \R5|Q4_imag[11]~39\);

-- Location: FF_X70_Y49_N23
\R5|Q4_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(11));

-- Location: LCCOMB_X70_Y50_N22
\OUT_COV|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~20_combout\ = (\R5|Q4_imag\(11) & (!\OUT_COV|Add4~19\ & VCC)) # (!\R5|Q4_imag\(11) & (\OUT_COV|Add4~19\ $ (GND)))
-- \OUT_COV|Add4~21\ = CARRY((!\R5|Q4_imag\(11) & !\OUT_COV|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add4~19\,
	combout => \OUT_COV|Add4~20_combout\,
	cout => \OUT_COV|Add4~21\);

-- Location: LCCOMB_X69_Y50_N12
\OUT_COV|O4_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[8]~8_combout\ = (\INV~input_o\ & ((\OUT_COV|Add4~20_combout\))) # (!\INV~input_o\ & (\R5|Q4_imag\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(8),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add4~20_combout\,
	combout => \OUT_COV|O4_imag[8]~8_combout\);

-- Location: FF_X69_Y50_N13
\R6|Q4_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(8));

-- Location: LCCOMB_X70_Y49_N24
\R5|Q4_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[12]~40_combout\ = ((\R4|Q0_imag\(12) $ (\R4|Q4_imag\(12) $ (\R5|Q4_imag[11]~39\)))) # (GND)
-- \R5|Q4_imag[12]~41\ = CARRY((\R4|Q0_imag\(12) & ((!\R5|Q4_imag[11]~39\) # (!\R4|Q4_imag\(12)))) # (!\R4|Q0_imag\(12) & (!\R4|Q4_imag\(12) & !\R5|Q4_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(12),
	datab => \R4|Q4_imag\(12),
	datad => VCC,
	cin => \R5|Q4_imag[11]~39\,
	combout => \R5|Q4_imag[12]~40_combout\,
	cout => \R5|Q4_imag[12]~41\);

-- Location: FF_X70_Y49_N25
\R5|Q4_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(12));

-- Location: LCCOMB_X70_Y50_N24
\OUT_COV|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~22_combout\ = (\R5|Q4_imag\(12) & ((\OUT_COV|Add4~21\) # (GND))) # (!\R5|Q4_imag\(12) & (!\OUT_COV|Add4~21\))
-- \OUT_COV|Add4~23\ = CARRY((\R5|Q4_imag\(12)) # (!\OUT_COV|Add4~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add4~21\,
	combout => \OUT_COV|Add4~22_combout\,
	cout => \OUT_COV|Add4~23\);

-- Location: LCCOMB_X69_Y50_N14
\OUT_COV|O4_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add4~22_combout\))) # (!\INV~input_o\ & (\R5|Q4_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q4_imag\(9),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add4~22_combout\,
	combout => \OUT_COV|O4_imag[9]~9_combout\);

-- Location: FF_X69_Y50_N15
\R6|Q4_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(9));

-- Location: LCCOMB_X70_Y49_N26
\R5|Q4_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[13]~42_combout\ = (\R4|Q0_imag\(13) & ((\R4|Q4_imag\(13) & (!\R5|Q4_imag[12]~41\)) # (!\R4|Q4_imag\(13) & (\R5|Q4_imag[12]~41\ & VCC)))) # (!\R4|Q0_imag\(13) & ((\R4|Q4_imag\(13) & ((\R5|Q4_imag[12]~41\) # (GND))) # (!\R4|Q4_imag\(13) & 
-- (!\R5|Q4_imag[12]~41\))))
-- \R5|Q4_imag[13]~43\ = CARRY((\R4|Q0_imag\(13) & (\R4|Q4_imag\(13) & !\R5|Q4_imag[12]~41\)) # (!\R4|Q0_imag\(13) & ((\R4|Q4_imag\(13)) # (!\R5|Q4_imag[12]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(13),
	datab => \R4|Q4_imag\(13),
	datad => VCC,
	cin => \R5|Q4_imag[12]~41\,
	combout => \R5|Q4_imag[13]~42_combout\,
	cout => \R5|Q4_imag[13]~43\);

-- Location: FF_X70_Y49_N27
\R5|Q4_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(13));

-- Location: LCCOMB_X70_Y50_N26
\OUT_COV|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~24_combout\ = (\R5|Q4_imag\(13) & (!\OUT_COV|Add4~23\ & VCC)) # (!\R5|Q4_imag\(13) & (\OUT_COV|Add4~23\ $ (GND)))
-- \OUT_COV|Add4~25\ = CARRY((!\R5|Q4_imag\(13) & !\OUT_COV|Add4~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add4~23\,
	combout => \OUT_COV|Add4~24_combout\,
	cout => \OUT_COV|Add4~25\);

-- Location: LCCOMB_X69_Y50_N20
\OUT_COV|O4_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[10]~10_combout\ = (\INV~input_o\ & ((\OUT_COV|Add4~24_combout\))) # (!\INV~input_o\ & (\R5|Q4_imag\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(10),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add4~24_combout\,
	combout => \OUT_COV|O4_imag[10]~10_combout\);

-- Location: FF_X69_Y50_N21
\R6|Q4_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(10));

-- Location: LCCOMB_X70_Y49_N28
\R5|Q4_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[14]~44_combout\ = ((\R4|Q4_imag\(14) $ (\R4|Q0_imag\(14) $ (\R5|Q4_imag[13]~43\)))) # (GND)
-- \R5|Q4_imag[14]~45\ = CARRY((\R4|Q4_imag\(14) & (\R4|Q0_imag\(14) & !\R5|Q4_imag[13]~43\)) # (!\R4|Q4_imag\(14) & ((\R4|Q0_imag\(14)) # (!\R5|Q4_imag[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q4_imag\(14),
	datab => \R4|Q0_imag\(14),
	datad => VCC,
	cin => \R5|Q4_imag[13]~43\,
	combout => \R5|Q4_imag[14]~44_combout\,
	cout => \R5|Q4_imag[14]~45\);

-- Location: FF_X70_Y49_N29
\R5|Q4_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(14));

-- Location: LCCOMB_X70_Y50_N28
\OUT_COV|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~26_combout\ = (\R5|Q4_imag\(14) & ((\OUT_COV|Add4~25\) # (GND))) # (!\R5|Q4_imag\(14) & (!\OUT_COV|Add4~25\))
-- \OUT_COV|Add4~27\ = CARRY((\R5|Q4_imag\(14)) # (!\OUT_COV|Add4~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add4~25\,
	combout => \OUT_COV|Add4~26_combout\,
	cout => \OUT_COV|Add4~27\);

-- Location: LCCOMB_X69_Y50_N6
\OUT_COV|O4_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[11]~11_combout\ = (\INV~input_o\ & ((\OUT_COV|Add4~26_combout\))) # (!\INV~input_o\ & (\R5|Q4_imag\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q4_imag\(11),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add4~26_combout\,
	combout => \OUT_COV|O4_imag[11]~11_combout\);

-- Location: FF_X69_Y50_N7
\R6|Q4_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(11));

-- Location: LCCOMB_X70_Y49_N30
\R5|Q4_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q4_imag[15]~46_combout\ = \R4|Q0_imag\(15) $ (\R5|Q4_imag[14]~45\ $ (!\R4|Q4_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q0_imag\(15),
	datad => \R4|Q4_imag\(15),
	cin => \R5|Q4_imag[14]~45\,
	combout => \R5|Q4_imag[15]~46_combout\);

-- Location: FF_X70_Y49_N31
\R5|Q4_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q4_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q4_imag\(15));

-- Location: LCCOMB_X70_Y50_N30
\OUT_COV|Add4~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add4~28_combout\ = \OUT_COV|Add4~27\ $ (\R5|Q4_imag\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q4_imag\(15),
	cin => \OUT_COV|Add4~27\,
	combout => \OUT_COV|Add4~28_combout\);

-- Location: LCCOMB_X69_Y50_N24
\OUT_COV|O4_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[12]~12_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~28_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add4~28_combout\,
	datad => \R5|Q4_imag\(12),
	combout => \OUT_COV|O4_imag[12]~12_combout\);

-- Location: FF_X69_Y50_N25
\R6|Q4_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(12));

-- Location: LCCOMB_X69_Y50_N30
\OUT_COV|O4_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[13]~13_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~28_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add4~28_combout\,
	datab => \R5|Q4_imag\(13),
	datac => \INV~input_o\,
	combout => \OUT_COV|O4_imag[13]~13_combout\);

-- Location: FF_X69_Y50_N31
\R6|Q4_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(13));

-- Location: LCCOMB_X69_Y50_N16
\OUT_COV|O4_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[14]~14_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~28_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add4~28_combout\,
	datad => \R5|Q4_imag\(14),
	combout => \OUT_COV|O4_imag[14]~14_combout\);

-- Location: FF_X69_Y50_N17
\R6|Q4_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(14));

-- Location: LCCOMB_X69_Y50_N2
\OUT_COV|O4_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O4_imag[15]~15_combout\ = (\INV~input_o\ & (\OUT_COV|Add4~28_combout\)) # (!\INV~input_o\ & ((\R5|Q4_imag\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add4~28_combout\,
	datad => \R5|Q4_imag\(15),
	combout => \OUT_COV|O4_imag[15]~15_combout\);

-- Location: FF_X69_Y50_N3
\R6|Q4_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O4_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q4_imag\(15));

-- Location: LCCOMB_X60_Y52_N0
\R5|Q5_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[0]~16_combout\ = (\R4|Q5_real\(0) & (\R4|Q1_imag\(0) $ (VCC))) # (!\R4|Q5_real\(0) & ((\R4|Q1_imag\(0)) # (GND)))
-- \R5|Q5_imag[0]~17\ = CARRY((\R4|Q1_imag\(0)) # (!\R4|Q5_real\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q5_real\(0),
	datab => \R4|Q1_imag\(0),
	datad => VCC,
	combout => \R5|Q5_imag[0]~16_combout\,
	cout => \R5|Q5_imag[0]~17\);

-- Location: FF_X60_Y52_N1
\R5|Q5_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(0));

-- Location: LCCOMB_X60_Y52_N2
\R5|Q5_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[1]~18_combout\ = (\R4|Q1_imag\(1) & ((\R4|Q5_real\(1) & (!\R5|Q5_imag[0]~17\)) # (!\R4|Q5_real\(1) & (\R5|Q5_imag[0]~17\ & VCC)))) # (!\R4|Q1_imag\(1) & ((\R4|Q5_real\(1) & ((\R5|Q5_imag[0]~17\) # (GND))) # (!\R4|Q5_real\(1) & 
-- (!\R5|Q5_imag[0]~17\))))
-- \R5|Q5_imag[1]~19\ = CARRY((\R4|Q1_imag\(1) & (\R4|Q5_real\(1) & !\R5|Q5_imag[0]~17\)) # (!\R4|Q1_imag\(1) & ((\R4|Q5_real\(1)) # (!\R5|Q5_imag[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(1),
	datab => \R4|Q5_real\(1),
	datad => VCC,
	cin => \R5|Q5_imag[0]~17\,
	combout => \R5|Q5_imag[1]~18_combout\,
	cout => \R5|Q5_imag[1]~19\);

-- Location: LCCOMB_X60_Y52_N4
\R5|Q5_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[2]~20_combout\ = ((\R4|Q1_imag\(2) $ (\L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\ $ (\R5|Q5_imag[1]~19\)))) # (GND)
-- \R5|Q5_imag[2]~21\ = CARRY((\R4|Q1_imag\(2) & ((!\R5|Q5_imag[1]~19\) # (!\L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\))) # (!\R4|Q1_imag\(2) & (!\L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\ & !\R5|Q5_imag[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(2),
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][15]~1_combout\,
	datad => VCC,
	cin => \R5|Q5_imag[1]~19\,
	combout => \R5|Q5_imag[2]~20_combout\,
	cout => \R5|Q5_imag[2]~21\);

-- Location: LCCOMB_X60_Y52_N6
\R5|Q5_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[3]~22_combout\ = (\R4|Q1_imag\(3) & ((\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & (!\R5|Q5_imag[2]~21\)) # (!\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & (\R5|Q5_imag[2]~21\ & VCC)))) # (!\R4|Q1_imag\(3) & 
-- ((\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & ((\R5|Q5_imag[2]~21\) # (GND))) # (!\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & (!\R5|Q5_imag[2]~21\))))
-- \R5|Q5_imag[3]~23\ = CARRY((\R4|Q1_imag\(3) & (\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\ & !\R5|Q5_imag[2]~21\)) # (!\R4|Q1_imag\(3) & ((\L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\) # (!\R5|Q5_imag[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(3),
	datab => \L3|b2|u1|Mult2|mult_core|romout[0][16]~0_combout\,
	datad => VCC,
	cin => \R5|Q5_imag[2]~21\,
	combout => \R5|Q5_imag[3]~22_combout\,
	cout => \R5|Q5_imag[3]~23\);

-- Location: FF_X60_Y52_N7
\R5|Q5_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(3));

-- Location: FF_X60_Y52_N5
\R5|Q5_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(2));

-- Location: FF_X60_Y52_N3
\R5|Q5_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(1));

-- Location: LCCOMB_X61_Y52_N2
\OUT_COV|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~1_cout\ = CARRY((!\R5|Q5_imag\(0) & !\R5|Q5_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(0),
	datab => \R5|Q5_imag\(1),
	datad => VCC,
	cout => \OUT_COV|Add5~1_cout\);

-- Location: LCCOMB_X61_Y52_N4
\OUT_COV|Add5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~3_cout\ = CARRY((\R5|Q5_imag\(2)) # (!\OUT_COV|Add5~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add5~1_cout\,
	cout => \OUT_COV|Add5~3_cout\);

-- Location: LCCOMB_X61_Y52_N6
\OUT_COV|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~4_combout\ = (\R5|Q5_imag\(3) & (!\OUT_COV|Add5~3_cout\ & VCC)) # (!\R5|Q5_imag\(3) & (\OUT_COV|Add5~3_cout\ $ (GND)))
-- \OUT_COV|Add5~5\ = CARRY((!\R5|Q5_imag\(3) & !\OUT_COV|Add5~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add5~3_cout\,
	combout => \OUT_COV|Add5~4_combout\,
	cout => \OUT_COV|Add5~5\);

-- Location: LCCOMB_X61_Y51_N0
\OUT_COV|O5_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[0]~0_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~4_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q5_imag\(0),
	datad => \OUT_COV|Add5~4_combout\,
	combout => \OUT_COV|O5_imag[0]~0_combout\);

-- Location: FF_X61_Y51_N1
\R6|Q5_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(0));

-- Location: LCCOMB_X60_Y52_N8
\R5|Q5_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[4]~24_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R4|Q1_imag\(4) $ (\R5|Q5_imag[3]~23\)))) # (GND)
-- \R5|Q5_imag[4]~25\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\R4|Q1_imag\(4) & !\R5|Q5_imag[3]~23\)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\R4|Q1_imag\(4)) # 
-- (!\R5|Q5_imag[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R4|Q1_imag\(4),
	datad => VCC,
	cin => \R5|Q5_imag[3]~23\,
	combout => \R5|Q5_imag[4]~24_combout\,
	cout => \R5|Q5_imag[4]~25\);

-- Location: FF_X60_Y52_N9
\R5|Q5_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(4));

-- Location: LCCOMB_X61_Y52_N8
\OUT_COV|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~6_combout\ = (\R5|Q5_imag\(4) & ((\OUT_COV|Add5~5\) # (GND))) # (!\R5|Q5_imag\(4) & (!\OUT_COV|Add5~5\))
-- \OUT_COV|Add5~7\ = CARRY((\R5|Q5_imag\(4)) # (!\OUT_COV|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add5~5\,
	combout => \OUT_COV|Add5~6_combout\,
	cout => \OUT_COV|Add5~7\);

-- Location: LCCOMB_X62_Y52_N20
\OUT_COV|O5_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[1]~1_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~6_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q5_imag\(1),
	datad => \OUT_COV|Add5~6_combout\,
	combout => \OUT_COV|O5_imag[1]~1_combout\);

-- Location: FF_X62_Y52_N21
\R6|Q5_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(1));

-- Location: LCCOMB_X60_Y52_N10
\R5|Q5_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[5]~26_combout\ = (\R4|Q1_imag\(5) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R5|Q5_imag[4]~25\)) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (\R5|Q5_imag[4]~25\ & 
-- VCC)))) # (!\R4|Q1_imag\(5) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R5|Q5_imag[4]~25\) # (GND))) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R5|Q5_imag[4]~25\))))
-- \R5|Q5_imag[5]~27\ = CARRY((\R4|Q1_imag\(5) & (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & !\R5|Q5_imag[4]~25\)) # (!\R4|Q1_imag\(5) & ((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\) # 
-- (!\R5|Q5_imag[4]~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(5),
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R5|Q5_imag[4]~25\,
	combout => \R5|Q5_imag[5]~26_combout\,
	cout => \R5|Q5_imag[5]~27\);

-- Location: FF_X60_Y52_N11
\R5|Q5_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(5));

-- Location: LCCOMB_X61_Y52_N10
\OUT_COV|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~8_combout\ = (\R5|Q5_imag\(5) & (!\OUT_COV|Add5~7\ & VCC)) # (!\R5|Q5_imag\(5) & (\OUT_COV|Add5~7\ $ (GND)))
-- \OUT_COV|Add5~9\ = CARRY((!\R5|Q5_imag\(5) & !\OUT_COV|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add5~7\,
	combout => \OUT_COV|Add5~8_combout\,
	cout => \OUT_COV|Add5~9\);

-- Location: LCCOMB_X61_Y51_N26
\OUT_COV|O5_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[2]~2_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~8_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q5_imag\(2),
	datad => \OUT_COV|Add5~8_combout\,
	combout => \OUT_COV|O5_imag[2]~2_combout\);

-- Location: FF_X61_Y51_N27
\R6|Q5_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(2));

-- Location: LCCOMB_X60_Y52_N12
\R5|Q5_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[6]~28_combout\ = ((\R4|Q1_imag\(6) $ (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R5|Q5_imag[5]~27\)))) # (GND)
-- \R5|Q5_imag[6]~29\ = CARRY((\R4|Q1_imag\(6) & ((!\R5|Q5_imag[5]~27\) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\))) # (!\R4|Q1_imag\(6) & (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R5|Q5_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(6),
	datab => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R5|Q5_imag[5]~27\,
	combout => \R5|Q5_imag[6]~28_combout\,
	cout => \R5|Q5_imag[6]~29\);

-- Location: FF_X60_Y52_N13
\R5|Q5_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(6));

-- Location: LCCOMB_X61_Y52_N12
\OUT_COV|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~10_combout\ = (\R5|Q5_imag\(6) & ((\OUT_COV|Add5~9\) # (GND))) # (!\R5|Q5_imag\(6) & (!\OUT_COV|Add5~9\))
-- \OUT_COV|Add5~11\ = CARRY((\R5|Q5_imag\(6)) # (!\OUT_COV|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add5~9\,
	combout => \OUT_COV|Add5~10_combout\,
	cout => \OUT_COV|Add5~11\);

-- Location: LCCOMB_X61_Y51_N12
\OUT_COV|O5_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[3]~3_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~10_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(3),
	datab => \OUT_COV|Add5~10_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O5_imag[3]~3_combout\);

-- Location: FF_X61_Y51_N13
\R6|Q5_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(3));

-- Location: LCCOMB_X60_Y52_N14
\R5|Q5_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[7]~30_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q1_imag\(7) & (!\R5|Q5_imag[6]~29\)) # (!\R4|Q1_imag\(7) & ((\R5|Q5_imag[6]~29\) # (GND))))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R4|Q1_imag\(7) & (\R5|Q5_imag[6]~29\ & VCC)) # (!\R4|Q1_imag\(7) & (!\R5|Q5_imag[6]~29\))))
-- \R5|Q5_imag[7]~31\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((!\R5|Q5_imag[6]~29\) # (!\R4|Q1_imag\(7)))) # (!\L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R4|Q1_imag\(7) & 
-- !\R5|Q5_imag[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datab => \R4|Q1_imag\(7),
	datad => VCC,
	cin => \R5|Q5_imag[6]~29\,
	combout => \R5|Q5_imag[7]~30_combout\,
	cout => \R5|Q5_imag[7]~31\);

-- Location: FF_X60_Y52_N15
\R5|Q5_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(7));

-- Location: LCCOMB_X61_Y52_N14
\OUT_COV|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~12_combout\ = (\R5|Q5_imag\(7) & (!\OUT_COV|Add5~11\ & VCC)) # (!\R5|Q5_imag\(7) & (\OUT_COV|Add5~11\ $ (GND)))
-- \OUT_COV|Add5~13\ = CARRY((!\R5|Q5_imag\(7) & !\OUT_COV|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add5~11\,
	combout => \OUT_COV|Add5~12_combout\,
	cout => \OUT_COV|Add5~13\);

-- Location: LCCOMB_X62_Y52_N2
\OUT_COV|O5_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[4]~4_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~12_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q5_imag\(4),
	datad => \OUT_COV|Add5~12_combout\,
	combout => \OUT_COV|O5_imag[4]~4_combout\);

-- Location: FF_X62_Y52_N3
\R6|Q5_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(4));

-- Location: LCCOMB_X60_Y52_N16
\R5|Q5_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[8]~32_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R4|Q1_imag\(8) $ (\R5|Q5_imag[7]~31\)))) # (GND)
-- \R5|Q5_imag[8]~33\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\R4|Q1_imag\(8) & !\R5|Q5_imag[7]~31\)) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- ((\R4|Q1_imag\(8)) # (!\R5|Q5_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R4|Q1_imag\(8),
	datad => VCC,
	cin => \R5|Q5_imag[7]~31\,
	combout => \R5|Q5_imag[8]~32_combout\,
	cout => \R5|Q5_imag[8]~33\);

-- Location: FF_X60_Y52_N17
\R5|Q5_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(8));

-- Location: LCCOMB_X61_Y52_N16
\OUT_COV|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~14_combout\ = (\R5|Q5_imag\(8) & ((\OUT_COV|Add5~13\) # (GND))) # (!\R5|Q5_imag\(8) & (!\OUT_COV|Add5~13\))
-- \OUT_COV|Add5~15\ = CARRY((\R5|Q5_imag\(8)) # (!\OUT_COV|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add5~13\,
	combout => \OUT_COV|Add5~14_combout\,
	cout => \OUT_COV|Add5~15\);

-- Location: LCCOMB_X62_Y52_N28
\OUT_COV|O5_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[5]~5_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~14_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(5),
	datac => \OUT_COV|Add5~14_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O5_imag[5]~5_combout\);

-- Location: FF_X62_Y52_N29
\R6|Q5_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(5));

-- Location: LCCOMB_X60_Y52_N18
\R5|Q5_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[9]~34_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q1_imag\(9) & (!\R5|Q5_imag[8]~33\)) # (!\R4|Q1_imag\(9) & ((\R5|Q5_imag[8]~33\) # (GND))))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q1_imag\(9) & (\R5|Q5_imag[8]~33\ & VCC)) # (!\R4|Q1_imag\(9) & (!\R5|Q5_imag[8]~33\))))
-- \R5|Q5_imag[9]~35\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((!\R5|Q5_imag[8]~33\) # (!\R4|Q1_imag\(9)))) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (!\R4|Q1_imag\(9) & !\R5|Q5_imag[8]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q1_imag\(9),
	datad => VCC,
	cin => \R5|Q5_imag[8]~33\,
	combout => \R5|Q5_imag[9]~34_combout\,
	cout => \R5|Q5_imag[9]~35\);

-- Location: FF_X60_Y52_N19
\R5|Q5_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(9));

-- Location: LCCOMB_X61_Y52_N18
\OUT_COV|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~16_combout\ = (\R5|Q5_imag\(9) & (!\OUT_COV|Add5~15\ & VCC)) # (!\R5|Q5_imag\(9) & (\OUT_COV|Add5~15\ $ (GND)))
-- \OUT_COV|Add5~17\ = CARRY((!\R5|Q5_imag\(9) & !\OUT_COV|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add5~15\,
	combout => \OUT_COV|Add5~16_combout\,
	cout => \OUT_COV|Add5~17\);

-- Location: LCCOMB_X62_Y52_N14
\OUT_COV|O5_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~16_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q5_imag\(6),
	datad => \OUT_COV|Add5~16_combout\,
	combout => \OUT_COV|O5_imag[6]~6_combout\);

-- Location: FF_X62_Y52_N15
\R6|Q5_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(6));

-- Location: LCCOMB_X60_Y52_N20
\R5|Q5_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[10]~36_combout\ = ((\R4|Q1_imag\(10) $ (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R5|Q5_imag[9]~35\)))) # (GND)
-- \R5|Q5_imag[10]~37\ = CARRY((\R4|Q1_imag\(10) & ((!\R5|Q5_imag[9]~35\) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\R4|Q1_imag\(10) & 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R5|Q5_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(10),
	datab => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R5|Q5_imag[9]~35\,
	combout => \R5|Q5_imag[10]~36_combout\,
	cout => \R5|Q5_imag[10]~37\);

-- Location: FF_X60_Y52_N21
\R5|Q5_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(10));

-- Location: LCCOMB_X61_Y52_N20
\OUT_COV|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~18_combout\ = (\R5|Q5_imag\(10) & ((\OUT_COV|Add5~17\) # (GND))) # (!\R5|Q5_imag\(10) & (!\OUT_COV|Add5~17\))
-- \OUT_COV|Add5~19\ = CARRY((\R5|Q5_imag\(10)) # (!\OUT_COV|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add5~17\,
	combout => \OUT_COV|Add5~18_combout\,
	cout => \OUT_COV|Add5~19\);

-- Location: LCCOMB_X61_Y51_N10
\OUT_COV|O5_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[7]~7_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~18_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(7),
	datac => \OUT_COV|Add5~18_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O5_imag[7]~7_combout\);

-- Location: FF_X61_Y51_N11
\R6|Q5_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(7));

-- Location: LCCOMB_X60_Y52_N22
\R5|Q5_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[11]~38_combout\ = (\R4|Q1_imag\(11) & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q5_imag[10]~37\)) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\R5|Q5_imag[10]~37\ & VCC)))) # (!\R4|Q1_imag\(11) & ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R5|Q5_imag[10]~37\) # (GND))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q5_imag[10]~37\))))
-- \R5|Q5_imag[11]~39\ = CARRY((\R4|Q1_imag\(11) & (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R5|Q5_imag[10]~37\)) # (!\R4|Q1_imag\(11) & 
-- ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # (!\R5|Q5_imag[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(11),
	datab => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R5|Q5_imag[10]~37\,
	combout => \R5|Q5_imag[11]~38_combout\,
	cout => \R5|Q5_imag[11]~39\);

-- Location: FF_X60_Y52_N23
\R5|Q5_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(11));

-- Location: LCCOMB_X61_Y52_N22
\OUT_COV|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~20_combout\ = (\R5|Q5_imag\(11) & (!\OUT_COV|Add5~19\ & VCC)) # (!\R5|Q5_imag\(11) & (\OUT_COV|Add5~19\ $ (GND)))
-- \OUT_COV|Add5~21\ = CARRY((!\R5|Q5_imag\(11) & !\OUT_COV|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add5~19\,
	combout => \OUT_COV|Add5~20_combout\,
	cout => \OUT_COV|Add5~21\);

-- Location: LCCOMB_X62_Y52_N24
\OUT_COV|O5_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[8]~8_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~20_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(8),
	datac => \OUT_COV|Add5~20_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O5_imag[8]~8_combout\);

-- Location: FF_X62_Y52_N25
\R6|Q5_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(8));

-- Location: LCCOMB_X60_Y52_N24
\R5|Q5_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[12]~40_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R4|Q1_imag\(12) $ (\R5|Q5_imag[11]~39\)))) # (GND)
-- \R5|Q5_imag[12]~41\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & (\R4|Q1_imag\(12) & !\R5|Q5_imag[11]~39\)) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & 
-- ((\R4|Q1_imag\(12)) # (!\R5|Q5_imag[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datab => \R4|Q1_imag\(12),
	datad => VCC,
	cin => \R5|Q5_imag[11]~39\,
	combout => \R5|Q5_imag[12]~40_combout\,
	cout => \R5|Q5_imag[12]~41\);

-- Location: FF_X60_Y52_N25
\R5|Q5_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(12));

-- Location: LCCOMB_X61_Y52_N24
\OUT_COV|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~22_combout\ = (\R5|Q5_imag\(12) & ((\OUT_COV|Add5~21\) # (GND))) # (!\R5|Q5_imag\(12) & (!\OUT_COV|Add5~21\))
-- \OUT_COV|Add5~23\ = CARRY((\R5|Q5_imag\(12)) # (!\OUT_COV|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add5~21\,
	combout => \OUT_COV|Add5~22_combout\,
	cout => \OUT_COV|Add5~23\);

-- Location: LCCOMB_X62_Y52_N10
\OUT_COV|O5_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~22_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q5_imag\(9),
	datad => \OUT_COV|Add5~22_combout\,
	combout => \OUT_COV|O5_imag[9]~9_combout\);

-- Location: FF_X62_Y52_N11
\R6|Q5_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(9));

-- Location: LCCOMB_X60_Y52_N26
\R5|Q5_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[13]~42_combout\ = (\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q1_imag\(13) & (!\R5|Q5_imag[12]~41\)) # (!\R4|Q1_imag\(13) & ((\R5|Q5_imag[12]~41\) # (GND))))) # 
-- (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q1_imag\(13) & (\R5|Q5_imag[12]~41\ & VCC)) # (!\R4|Q1_imag\(13) & (!\R5|Q5_imag[12]~41\))))
-- \R5|Q5_imag[13]~43\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((!\R5|Q5_imag[12]~41\) # (!\R4|Q1_imag\(13)))) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ 
-- & (!\R4|Q1_imag\(13) & !\R5|Q5_imag[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R4|Q1_imag\(13),
	datad => VCC,
	cin => \R5|Q5_imag[12]~41\,
	combout => \R5|Q5_imag[13]~42_combout\,
	cout => \R5|Q5_imag[13]~43\);

-- Location: FF_X60_Y52_N27
\R5|Q5_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(13));

-- Location: LCCOMB_X61_Y52_N26
\OUT_COV|Add5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~24_combout\ = (\R5|Q5_imag\(13) & (!\OUT_COV|Add5~23\ & VCC)) # (!\R5|Q5_imag\(13) & (\OUT_COV|Add5~23\ $ (GND)))
-- \OUT_COV|Add5~25\ = CARRY((!\R5|Q5_imag\(13) & !\OUT_COV|Add5~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q5_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add5~23\,
	combout => \OUT_COV|Add5~24_combout\,
	cout => \OUT_COV|Add5~25\);

-- Location: LCCOMB_X61_Y52_N0
\OUT_COV|O5_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[10]~10_combout\ = (\INV~input_o\ & (\OUT_COV|Add5~24_combout\)) # (!\INV~input_o\ & ((\R5|Q5_imag\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add5~24_combout\,
	datad => \R5|Q5_imag\(10),
	combout => \OUT_COV|O5_imag[10]~10_combout\);

-- Location: FF_X61_Y52_N1
\R6|Q5_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(10));

-- Location: LCCOMB_X60_Y52_N28
\R5|Q5_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[14]~44_combout\ = ((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R4|Q1_imag\(14) $ (\R5|Q5_imag[13]~43\)))) # (GND)
-- \R5|Q5_imag[14]~45\ = CARRY((\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & (\R4|Q1_imag\(14) & !\R5|Q5_imag[13]~43\)) # (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\R4|Q1_imag\(14)) # (!\R5|Q5_imag[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datab => \R4|Q1_imag\(14),
	datad => VCC,
	cin => \R5|Q5_imag[13]~43\,
	combout => \R5|Q5_imag[14]~44_combout\,
	cout => \R5|Q5_imag[14]~45\);

-- Location: FF_X60_Y52_N29
\R5|Q5_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(14));

-- Location: LCCOMB_X61_Y52_N28
\OUT_COV|Add5~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~26_combout\ = (\R5|Q5_imag\(14) & ((\OUT_COV|Add5~25\) # (GND))) # (!\R5|Q5_imag\(14) & (!\OUT_COV|Add5~25\))
-- \OUT_COV|Add5~27\ = CARRY((\R5|Q5_imag\(14)) # (!\OUT_COV|Add5~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add5~25\,
	combout => \OUT_COV|Add5~26_combout\,
	cout => \OUT_COV|Add5~27\);

-- Location: LCCOMB_X61_Y51_N20
\OUT_COV|O5_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[11]~11_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~26_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q5_imag\(11),
	datad => \OUT_COV|Add5~26_combout\,
	combout => \OUT_COV|O5_imag[11]~11_combout\);

-- Location: FF_X61_Y51_N21
\R6|Q5_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(11));

-- Location: LCCOMB_X60_Y52_N30
\R5|Q5_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q5_imag[15]~46_combout\ = \R4|Q1_imag\(15) $ (\R5|Q5_imag[14]~45\ $ (!\L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q1_imag\(15),
	datad => \L3|b2|u1|Mult2|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R5|Q5_imag[14]~45\,
	combout => \R5|Q5_imag[15]~46_combout\);

-- Location: FF_X60_Y52_N31
\R5|Q5_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q5_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q5_imag\(15));

-- Location: LCCOMB_X61_Y52_N30
\OUT_COV|Add5~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add5~28_combout\ = \OUT_COV|Add5~27\ $ (\R5|Q5_imag\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q5_imag\(15),
	cin => \OUT_COV|Add5~27\,
	combout => \OUT_COV|Add5~28_combout\);

-- Location: LCCOMB_X61_Y51_N22
\OUT_COV|O5_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[12]~12_combout\ = (\INV~input_o\ & (\OUT_COV|Add5~28_combout\)) # (!\INV~input_o\ & ((\R5|Q5_imag\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \OUT_COV|Add5~28_combout\,
	datad => \R5|Q5_imag\(12),
	combout => \OUT_COV|O5_imag[12]~12_combout\);

-- Location: FF_X61_Y51_N23
\R6|Q5_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(12));

-- Location: LCCOMB_X66_Y52_N22
\OUT_COV|O5_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[13]~13_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~28_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q5_imag\(13),
	datad => \OUT_COV|Add5~28_combout\,
	combout => \OUT_COV|O5_imag[13]~13_combout\);

-- Location: FF_X66_Y52_N23
\R6|Q5_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(13));

-- Location: LCCOMB_X61_Y51_N16
\OUT_COV|O5_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[14]~14_combout\ = (\INV~input_o\ & (\OUT_COV|Add5~28_combout\)) # (!\INV~input_o\ & ((\R5|Q5_imag\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \OUT_COV|Add5~28_combout\,
	datad => \R5|Q5_imag\(14),
	combout => \OUT_COV|O5_imag[14]~14_combout\);

-- Location: FF_X61_Y51_N17
\R6|Q5_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(14));

-- Location: LCCOMB_X61_Y51_N30
\OUT_COV|O5_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O5_imag[15]~15_combout\ = (\INV~input_o\ & ((\OUT_COV|Add5~28_combout\))) # (!\INV~input_o\ & (\R5|Q5_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q5_imag\(15),
	datac => \OUT_COV|Add5~28_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O5_imag[15]~15_combout\);

-- Location: FF_X61_Y51_N31
\R6|Q5_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O5_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q5_imag\(15));

-- Location: LCCOMB_X70_Y52_N0
\R5|Q6_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[0]~16_combout\ = (\R4|Q2_imag\(0) & ((GND) # (!\R4|Q6_imag\(0)))) # (!\R4|Q2_imag\(0) & (\R4|Q6_imag\(0) $ (GND)))
-- \R5|Q6_imag[0]~17\ = CARRY((\R4|Q2_imag\(0)) # (!\R4|Q6_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(0),
	datab => \R4|Q6_imag\(0),
	datad => VCC,
	combout => \R5|Q6_imag[0]~16_combout\,
	cout => \R5|Q6_imag[0]~17\);

-- Location: FF_X70_Y52_N1
\R5|Q6_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(0));

-- Location: LCCOMB_X70_Y52_N2
\R5|Q6_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[1]~18_combout\ = (\R4|Q2_imag\(1) & ((\R4|Q6_imag\(1) & (!\R5|Q6_imag[0]~17\)) # (!\R4|Q6_imag\(1) & (\R5|Q6_imag[0]~17\ & VCC)))) # (!\R4|Q2_imag\(1) & ((\R4|Q6_imag\(1) & ((\R5|Q6_imag[0]~17\) # (GND))) # (!\R4|Q6_imag\(1) & 
-- (!\R5|Q6_imag[0]~17\))))
-- \R5|Q6_imag[1]~19\ = CARRY((\R4|Q2_imag\(1) & (\R4|Q6_imag\(1) & !\R5|Q6_imag[0]~17\)) # (!\R4|Q2_imag\(1) & ((\R4|Q6_imag\(1)) # (!\R5|Q6_imag[0]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(1),
	datab => \R4|Q6_imag\(1),
	datad => VCC,
	cin => \R5|Q6_imag[0]~17\,
	combout => \R5|Q6_imag[1]~18_combout\,
	cout => \R5|Q6_imag[1]~19\);

-- Location: LCCOMB_X70_Y52_N4
\R5|Q6_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[2]~20_combout\ = ((\L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\ $ (\R4|Q2_imag\(2) $ (\R5|Q6_imag[1]~19\)))) # (GND)
-- \R5|Q6_imag[2]~21\ = CARRY((\L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\ & (\R4|Q2_imag\(2) & !\R5|Q6_imag[1]~19\)) # (!\L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\ & ((\R4|Q2_imag\(2)) # (!\R5|Q6_imag[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|romout[0][15]~1_combout\,
	datab => \R4|Q2_imag\(2),
	datad => VCC,
	cin => \R5|Q6_imag[1]~19\,
	combout => \R5|Q6_imag[2]~20_combout\,
	cout => \R5|Q6_imag[2]~21\);

-- Location: LCCOMB_X70_Y52_N6
\R5|Q6_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[3]~22_combout\ = (\R4|Q2_imag\(3) & ((\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (!\R5|Q6_imag[2]~21\)) # (!\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (\R5|Q6_imag[2]~21\ & VCC)))) # (!\R4|Q2_imag\(3) & 
-- ((\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & ((\R5|Q6_imag[2]~21\) # (GND))) # (!\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & (!\R5|Q6_imag[2]~21\))))
-- \R5|Q6_imag[3]~23\ = CARRY((\R4|Q2_imag\(3) & (\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\ & !\R5|Q6_imag[2]~21\)) # (!\R4|Q2_imag\(3) & ((\L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\) # (!\R5|Q6_imag[2]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(3),
	datab => \L3|b3|u1|Mult3|mult_core|romout[0][16]~0_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[2]~21\,
	combout => \R5|Q6_imag[3]~22_combout\,
	cout => \R5|Q6_imag[3]~23\);

-- Location: FF_X70_Y52_N7
\R5|Q6_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(3));

-- Location: FF_X70_Y52_N5
\R5|Q6_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(2));

-- Location: FF_X70_Y52_N3
\R5|Q6_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(1));

-- Location: LCCOMB_X63_Y52_N0
\OUT_COV|Add6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~1_cout\ = CARRY((!\R5|Q6_imag\(1) & !\R5|Q6_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(1),
	datab => \R5|Q6_imag\(0),
	datad => VCC,
	cout => \OUT_COV|Add6~1_cout\);

-- Location: LCCOMB_X63_Y52_N2
\OUT_COV|Add6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~3_cout\ = CARRY((\R5|Q6_imag\(2)) # (!\OUT_COV|Add6~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add6~1_cout\,
	cout => \OUT_COV|Add6~3_cout\);

-- Location: LCCOMB_X63_Y52_N4
\OUT_COV|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~4_combout\ = (\R5|Q6_imag\(3) & (!\OUT_COV|Add6~3_cout\ & VCC)) # (!\R5|Q6_imag\(3) & (\OUT_COV|Add6~3_cout\ $ (GND)))
-- \OUT_COV|Add6~5\ = CARRY((!\R5|Q6_imag\(3) & !\OUT_COV|Add6~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add6~3_cout\,
	combout => \OUT_COV|Add6~4_combout\,
	cout => \OUT_COV|Add6~5\);

-- Location: LCCOMB_X62_Y52_N0
\OUT_COV|O6_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[0]~0_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~4_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(0),
	datac => \OUT_COV|Add6~4_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O6_imag[0]~0_combout\);

-- Location: FF_X62_Y52_N1
\R6|Q6_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(0));

-- Location: LCCOMB_X70_Y52_N8
\R5|Q6_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[4]~24_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ $ (\R4|Q2_imag\(4) $ (\R5|Q6_imag[3]~23\)))) # (GND)
-- \R5|Q6_imag[4]~25\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & (\R4|Q2_imag\(4) & !\R5|Q6_imag[3]~23\)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\ & ((\R4|Q2_imag\(4)) # 
-- (!\R5|Q6_imag[3]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R4|Q2_imag\(4),
	datad => VCC,
	cin => \R5|Q6_imag[3]~23\,
	combout => \R5|Q6_imag[4]~24_combout\,
	cout => \R5|Q6_imag[4]~25\);

-- Location: FF_X70_Y52_N9
\R5|Q6_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(4));

-- Location: LCCOMB_X63_Y52_N6
\OUT_COV|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~6_combout\ = (\R5|Q6_imag\(4) & ((\OUT_COV|Add6~5\) # (GND))) # (!\R5|Q6_imag\(4) & (!\OUT_COV|Add6~5\))
-- \OUT_COV|Add6~7\ = CARRY((\R5|Q6_imag\(4)) # (!\OUT_COV|Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add6~5\,
	combout => \OUT_COV|Add6~6_combout\,
	cout => \OUT_COV|Add6~7\);

-- Location: LCCOMB_X63_Y51_N30
\OUT_COV|O6_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[1]~1_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~6_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(1),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add6~6_combout\,
	combout => \OUT_COV|O6_imag[1]~1_combout\);

-- Location: FF_X63_Y51_N31
\R6|Q6_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(1));

-- Location: LCCOMB_X70_Y52_N10
\R5|Q6_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[5]~26_combout\ = (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_imag\(5) & (!\R5|Q6_imag[4]~25\)) # (!\R4|Q2_imag\(5) & ((\R5|Q6_imag[4]~25\) # (GND))))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((\R4|Q2_imag\(5) & (\R5|Q6_imag[4]~25\ & VCC)) # (!\R4|Q2_imag\(5) & (!\R5|Q6_imag[4]~25\))))
-- \R5|Q6_imag[5]~27\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & ((!\R5|Q6_imag[4]~25\) # (!\R4|Q2_imag\(5)))) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\ & (!\R4|Q2_imag\(5) & 
-- !\R5|Q6_imag[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~2_combout\,
	datab => \R4|Q2_imag\(5),
	datad => VCC,
	cin => \R5|Q6_imag[4]~25\,
	combout => \R5|Q6_imag[5]~26_combout\,
	cout => \R5|Q6_imag[5]~27\);

-- Location: FF_X70_Y52_N11
\R5|Q6_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(5));

-- Location: LCCOMB_X63_Y52_N8
\OUT_COV|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~8_combout\ = (\R5|Q6_imag\(5) & (!\OUT_COV|Add6~7\ & VCC)) # (!\R5|Q6_imag\(5) & (\OUT_COV|Add6~7\ $ (GND)))
-- \OUT_COV|Add6~9\ = CARRY((!\R5|Q6_imag\(5) & !\OUT_COV|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add6~7\,
	combout => \OUT_COV|Add6~8_combout\,
	cout => \OUT_COV|Add6~9\);

-- Location: LCCOMB_X62_Y52_N18
\OUT_COV|O6_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[2]~2_combout\ = (\INV~input_o\ & (\OUT_COV|Add6~8_combout\)) # (!\INV~input_o\ & ((\R5|Q6_imag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add6~8_combout\,
	datad => \R5|Q6_imag\(2),
	combout => \OUT_COV|O6_imag[2]~2_combout\);

-- Location: FF_X62_Y52_N19
\R6|Q6_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(2));

-- Location: LCCOMB_X70_Y52_N12
\R5|Q6_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[6]~28_combout\ = ((\R4|Q2_imag\(6) $ (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ $ (\R5|Q6_imag[5]~27\)))) # (GND)
-- \R5|Q6_imag[6]~29\ = CARRY((\R4|Q2_imag\(6) & ((!\R5|Q6_imag[5]~27\) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\))) # (!\R4|Q2_imag\(6) & (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\ & 
-- !\R5|Q6_imag[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(6),
	datab => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[5]~27\,
	combout => \R5|Q6_imag[6]~28_combout\,
	cout => \R5|Q6_imag[6]~29\);

-- Location: FF_X70_Y52_N13
\R5|Q6_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(6));

-- Location: LCCOMB_X63_Y52_N10
\OUT_COV|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~10_combout\ = (\R5|Q6_imag\(6) & ((\OUT_COV|Add6~9\) # (GND))) # (!\R5|Q6_imag\(6) & (!\OUT_COV|Add6~9\))
-- \OUT_COV|Add6~11\ = CARRY((\R5|Q6_imag\(6)) # (!\OUT_COV|Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add6~9\,
	combout => \OUT_COV|Add6~10_combout\,
	cout => \OUT_COV|Add6~11\);

-- Location: LCCOMB_X63_Y51_N20
\OUT_COV|O6_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[3]~3_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~10_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(3),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add6~10_combout\,
	combout => \OUT_COV|O6_imag[3]~3_combout\);

-- Location: FF_X63_Y51_N21
\R6|Q6_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(3));

-- Location: LCCOMB_X70_Y52_N14
\R5|Q6_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[7]~30_combout\ = (\R4|Q2_imag\(7) & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q6_imag[6]~29\)) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (\R5|Q6_imag[6]~29\ & 
-- VCC)))) # (!\R4|Q2_imag\(7) & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & ((\R5|Q6_imag[6]~29\) # (GND))) # (!\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q6_imag[6]~29\))))
-- \R5|Q6_imag[7]~31\ = CARRY((\R4|Q2_imag\(7) & (\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ & !\R5|Q6_imag[6]~29\)) # (!\R4|Q2_imag\(7) & ((\L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\) # 
-- (!\R5|Q6_imag[6]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(7),
	datab => \L3|b3|u1|Mult3|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[6]~29\,
	combout => \R5|Q6_imag[7]~30_combout\,
	cout => \R5|Q6_imag[7]~31\);

-- Location: FF_X70_Y52_N15
\R5|Q6_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(7));

-- Location: LCCOMB_X63_Y52_N12
\OUT_COV|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~12_combout\ = (\R5|Q6_imag\(7) & (!\OUT_COV|Add6~11\ & VCC)) # (!\R5|Q6_imag\(7) & (\OUT_COV|Add6~11\ $ (GND)))
-- \OUT_COV|Add6~13\ = CARRY((!\R5|Q6_imag\(7) & !\OUT_COV|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add6~11\,
	combout => \OUT_COV|Add6~12_combout\,
	cout => \OUT_COV|Add6~13\);

-- Location: LCCOMB_X62_Y52_N16
\OUT_COV|O6_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[4]~4_combout\ = (\INV~input_o\ & (\OUT_COV|Add6~12_combout\)) # (!\INV~input_o\ & ((\R5|Q6_imag\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add6~12_combout\,
	datad => \R5|Q6_imag\(4),
	combout => \OUT_COV|O6_imag[4]~4_combout\);

-- Location: FF_X62_Y52_N17
\R6|Q6_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(4));

-- Location: LCCOMB_X70_Y52_N16
\R5|Q6_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[8]~32_combout\ = ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ $ (\R4|Q2_imag\(8) $ (\R5|Q6_imag[7]~31\)))) # (GND)
-- \R5|Q6_imag[8]~33\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & (\R4|Q2_imag\(8) & !\R5|Q6_imag[7]~31\)) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\ & 
-- ((\R4|Q2_imag\(8)) # (!\R5|Q6_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout\,
	datab => \R4|Q2_imag\(8),
	datad => VCC,
	cin => \R5|Q6_imag[7]~31\,
	combout => \R5|Q6_imag[8]~32_combout\,
	cout => \R5|Q6_imag[8]~33\);

-- Location: FF_X70_Y52_N17
\R5|Q6_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(8));

-- Location: LCCOMB_X63_Y52_N14
\OUT_COV|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~14_combout\ = (\R5|Q6_imag\(8) & ((\OUT_COV|Add6~13\) # (GND))) # (!\R5|Q6_imag\(8) & (!\OUT_COV|Add6~13\))
-- \OUT_COV|Add6~15\ = CARRY((\R5|Q6_imag\(8)) # (!\OUT_COV|Add6~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add6~13\,
	combout => \OUT_COV|Add6~14_combout\,
	cout => \OUT_COV|Add6~15\);

-- Location: LCCOMB_X63_Y51_N6
\OUT_COV|O6_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[5]~5_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~14_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(5),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add6~14_combout\,
	combout => \OUT_COV|O6_imag[5]~5_combout\);

-- Location: FF_X63_Y51_N7
\R6|Q6_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(5));

-- Location: LCCOMB_X70_Y52_N18
\R5|Q6_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[9]~34_combout\ = (\R4|Q2_imag\(9) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R5|Q6_imag[8]~33\)) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & 
-- (\R5|Q6_imag[8]~33\ & VCC)))) # (!\R4|Q2_imag\(9) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & ((\R5|Q6_imag[8]~33\) # (GND))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & (!\R5|Q6_imag[8]~33\))))
-- \R5|Q6_imag[9]~35\ = CARRY((\R4|Q2_imag\(9) & (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\ & !\R5|Q6_imag[8]~33\)) # (!\R4|Q2_imag\(9) & 
-- ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\) # (!\R5|Q6_imag[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(9),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[8]~33\,
	combout => \R5|Q6_imag[9]~34_combout\,
	cout => \R5|Q6_imag[9]~35\);

-- Location: FF_X70_Y52_N19
\R5|Q6_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(9));

-- Location: LCCOMB_X63_Y52_N16
\OUT_COV|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~16_combout\ = (\R5|Q6_imag\(9) & (!\OUT_COV|Add6~15\ & VCC)) # (!\R5|Q6_imag\(9) & (\OUT_COV|Add6~15\ $ (GND)))
-- \OUT_COV|Add6~17\ = CARRY((!\R5|Q6_imag\(9) & !\OUT_COV|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add6~15\,
	combout => \OUT_COV|Add6~16_combout\,
	cout => \OUT_COV|Add6~17\);

-- Location: LCCOMB_X62_Y52_N26
\OUT_COV|O6_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~16_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(6),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add6~16_combout\,
	combout => \OUT_COV|O6_imag[6]~6_combout\);

-- Location: FF_X62_Y52_N27
\R6|Q6_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(6));

-- Location: LCCOMB_X70_Y52_N20
\R5|Q6_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[10]~36_combout\ = ((\R4|Q2_imag\(10) $ (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ $ (\R5|Q6_imag[9]~35\)))) # (GND)
-- \R5|Q6_imag[10]~37\ = CARRY((\R4|Q2_imag\(10) & ((!\R5|Q6_imag[9]~35\) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\))) # (!\R4|Q2_imag\(10) & 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\ & !\R5|Q6_imag[9]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(10),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[9]~35\,
	combout => \R5|Q6_imag[10]~36_combout\,
	cout => \R5|Q6_imag[10]~37\);

-- Location: FF_X70_Y52_N21
\R5|Q6_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(10));

-- Location: LCCOMB_X63_Y52_N18
\OUT_COV|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~18_combout\ = (\R5|Q6_imag\(10) & ((\OUT_COV|Add6~17\) # (GND))) # (!\R5|Q6_imag\(10) & (!\OUT_COV|Add6~17\))
-- \OUT_COV|Add6~19\ = CARRY((\R5|Q6_imag\(10)) # (!\OUT_COV|Add6~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add6~17\,
	combout => \OUT_COV|Add6~18_combout\,
	cout => \OUT_COV|Add6~19\);

-- Location: LCCOMB_X62_Y52_N12
\OUT_COV|O6_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[7]~7_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~18_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(7),
	datac => \OUT_COV|Add6~18_combout\,
	datad => \INV~input_o\,
	combout => \OUT_COV|O6_imag[7]~7_combout\);

-- Location: FF_X62_Y52_N13
\R6|Q6_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(7));

-- Location: LCCOMB_X70_Y52_N22
\R5|Q6_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[11]~38_combout\ = (\R4|Q2_imag\(11) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q6_imag[10]~37\)) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & 
-- (\R5|Q6_imag[10]~37\ & VCC)))) # (!\R4|Q2_imag\(11) & ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & ((\R5|Q6_imag[10]~37\) # (GND))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & (!\R5|Q6_imag[10]~37\))))
-- \R5|Q6_imag[11]~39\ = CARRY((\R4|Q2_imag\(11) & (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\ & !\R5|Q6_imag[10]~37\)) # (!\R4|Q2_imag\(11) & 
-- ((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\) # (!\R5|Q6_imag[10]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(11),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[10]~37\,
	combout => \R5|Q6_imag[11]~38_combout\,
	cout => \R5|Q6_imag[11]~39\);

-- Location: FF_X70_Y52_N23
\R5|Q6_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(11));

-- Location: LCCOMB_X63_Y52_N20
\OUT_COV|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~20_combout\ = (\R5|Q6_imag\(11) & (!\OUT_COV|Add6~19\ & VCC)) # (!\R5|Q6_imag\(11) & (\OUT_COV|Add6~19\ $ (GND)))
-- \OUT_COV|Add6~21\ = CARRY((!\R5|Q6_imag\(11) & !\OUT_COV|Add6~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add6~19\,
	combout => \OUT_COV|Add6~20_combout\,
	cout => \OUT_COV|Add6~21\);

-- Location: LCCOMB_X63_Y51_N12
\OUT_COV|O6_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[8]~8_combout\ = (\INV~input_o\ & (\OUT_COV|Add6~20_combout\)) # (!\INV~input_o\ & ((\R5|Q6_imag\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \OUT_COV|Add6~20_combout\,
	datad => \R5|Q6_imag\(8),
	combout => \OUT_COV|O6_imag[8]~8_combout\);

-- Location: FF_X63_Y51_N13
\R6|Q6_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(8));

-- Location: LCCOMB_X70_Y52_N24
\R5|Q6_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[12]~40_combout\ = ((\R4|Q2_imag\(12) $ (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ $ (\R5|Q6_imag[11]~39\)))) # (GND)
-- \R5|Q6_imag[12]~41\ = CARRY((\R4|Q2_imag\(12) & ((!\R5|Q6_imag[11]~39\) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\))) # (!\R4|Q2_imag\(12) & 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\ & !\R5|Q6_imag[11]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(12),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[11]~39\,
	combout => \R5|Q6_imag[12]~40_combout\,
	cout => \R5|Q6_imag[12]~41\);

-- Location: FF_X70_Y52_N25
\R5|Q6_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(12));

-- Location: LCCOMB_X63_Y52_N22
\OUT_COV|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~22_combout\ = (\R5|Q6_imag\(12) & ((\OUT_COV|Add6~21\) # (GND))) # (!\R5|Q6_imag\(12) & (!\OUT_COV|Add6~21\))
-- \OUT_COV|Add6~23\ = CARRY((\R5|Q6_imag\(12)) # (!\OUT_COV|Add6~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add6~21\,
	combout => \OUT_COV|Add6~22_combout\,
	cout => \OUT_COV|Add6~23\);

-- Location: LCCOMB_X62_Y52_N22
\OUT_COV|O6_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~22_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(9),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add6~22_combout\,
	combout => \OUT_COV|O6_imag[9]~9_combout\);

-- Location: FF_X62_Y52_N23
\R6|Q6_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(9));

-- Location: LCCOMB_X70_Y52_N26
\R5|Q6_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[13]~42_combout\ = (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q2_imag\(13) & (!\R5|Q6_imag[12]~41\)) # (!\R4|Q2_imag\(13) & ((\R5|Q6_imag[12]~41\) # (GND))))) # 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((\R4|Q2_imag\(13) & (\R5|Q6_imag[12]~41\ & VCC)) # (!\R4|Q2_imag\(13) & (!\R5|Q6_imag[12]~41\))))
-- \R5|Q6_imag[13]~43\ = CARRY((\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ & ((!\R5|Q6_imag[12]~41\) # (!\R4|Q2_imag\(13)))) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\ 
-- & (!\R4|Q2_imag\(13) & !\R5|Q6_imag[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout\,
	datab => \R4|Q2_imag\(13),
	datad => VCC,
	cin => \R5|Q6_imag[12]~41\,
	combout => \R5|Q6_imag[13]~42_combout\,
	cout => \R5|Q6_imag[13]~43\);

-- Location: FF_X70_Y52_N27
\R5|Q6_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(13));

-- Location: LCCOMB_X63_Y52_N24
\OUT_COV|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~24_combout\ = (\R5|Q6_imag\(13) & (!\OUT_COV|Add6~23\ & VCC)) # (!\R5|Q6_imag\(13) & (\OUT_COV|Add6~23\ $ (GND)))
-- \OUT_COV|Add6~25\ = CARRY((!\R5|Q6_imag\(13) & !\OUT_COV|Add6~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q6_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add6~23\,
	combout => \OUT_COV|Add6~24_combout\,
	cout => \OUT_COV|Add6~25\);

-- Location: LCCOMB_X63_Y51_N26
\OUT_COV|O6_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[10]~10_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~24_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(10),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add6~24_combout\,
	combout => \OUT_COV|O6_imag[10]~10_combout\);

-- Location: FF_X63_Y51_N27
\R6|Q6_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(10));

-- Location: LCCOMB_X70_Y52_N28
\R5|Q6_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[14]~44_combout\ = ((\R4|Q2_imag\(14) $ (\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ $ (\R5|Q6_imag[13]~43\)))) # (GND)
-- \R5|Q6_imag[14]~45\ = CARRY((\R4|Q2_imag\(14) & ((!\R5|Q6_imag[13]~43\) # (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\))) # (!\R4|Q2_imag\(14) & 
-- (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\ & !\R5|Q6_imag[13]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q2_imag\(14),
	datab => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \R5|Q6_imag[13]~43\,
	combout => \R5|Q6_imag[14]~44_combout\,
	cout => \R5|Q6_imag[14]~45\);

-- Location: FF_X70_Y52_N29
\R5|Q6_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(14));

-- Location: LCCOMB_X63_Y52_N26
\OUT_COV|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~26_combout\ = (\R5|Q6_imag\(14) & ((\OUT_COV|Add6~25\) # (GND))) # (!\R5|Q6_imag\(14) & (!\OUT_COV|Add6~25\))
-- \OUT_COV|Add6~27\ = CARRY((\R5|Q6_imag\(14)) # (!\OUT_COV|Add6~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add6~25\,
	combout => \OUT_COV|Add6~26_combout\,
	cout => \OUT_COV|Add6~27\);

-- Location: LCCOMB_X66_Y52_N0
\OUT_COV|O6_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[11]~11_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~26_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q6_imag\(11),
	datab => \INV~input_o\,
	datad => \OUT_COV|Add6~26_combout\,
	combout => \OUT_COV|O6_imag[11]~11_combout\);

-- Location: FF_X66_Y52_N1
\R6|Q6_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(11));

-- Location: LCCOMB_X70_Y52_N30
\R5|Q6_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q6_imag[15]~46_combout\ = \R4|Q2_imag\(15) $ (\R5|Q6_imag[14]~45\ $ (!\L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q2_imag\(15),
	datad => \L3|b3|u1|Mult3|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14_combout\,
	cin => \R5|Q6_imag[14]~45\,
	combout => \R5|Q6_imag[15]~46_combout\);

-- Location: FF_X70_Y52_N31
\R5|Q6_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q6_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q6_imag\(15));

-- Location: LCCOMB_X63_Y52_N28
\OUT_COV|Add6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add6~28_combout\ = \OUT_COV|Add6~27\ $ (\R5|Q6_imag\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q6_imag\(15),
	cin => \OUT_COV|Add6~27\,
	combout => \OUT_COV|Add6~28_combout\);

-- Location: LCCOMB_X62_Y52_N4
\OUT_COV|O6_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[12]~12_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~28_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_imag\(12),
	datad => \OUT_COV|Add6~28_combout\,
	combout => \OUT_COV|O6_imag[12]~12_combout\);

-- Location: FF_X62_Y52_N5
\R6|Q6_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(12));

-- Location: LCCOMB_X62_Y52_N6
\OUT_COV|O6_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[13]~13_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~28_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_imag\(13),
	datad => \OUT_COV|Add6~28_combout\,
	combout => \OUT_COV|O6_imag[13]~13_combout\);

-- Location: FF_X62_Y52_N7
\R6|Q6_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(13));

-- Location: LCCOMB_X62_Y52_N8
\OUT_COV|O6_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[14]~14_combout\ = (\INV~input_o\ & ((\OUT_COV|Add6~28_combout\))) # (!\INV~input_o\ & (\R5|Q6_imag\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \R5|Q6_imag\(14),
	datad => \OUT_COV|Add6~28_combout\,
	combout => \OUT_COV|O6_imag[14]~14_combout\);

-- Location: FF_X62_Y52_N9
\R6|Q6_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(14));

-- Location: LCCOMB_X62_Y52_N30
\OUT_COV|O6_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O6_imag[15]~15_combout\ = (\INV~input_o\ & (\OUT_COV|Add6~28_combout\)) # (!\INV~input_o\ & ((\R5|Q6_imag\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OUT_COV|Add6~28_combout\,
	datac => \INV~input_o\,
	datad => \R5|Q6_imag\(15),
	combout => \OUT_COV|O6_imag[15]~15_combout\);

-- Location: FF_X62_Y52_N31
\R6|Q6_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O6_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q6_imag\(15));

-- Location: LCCOMB_X63_Y50_N0
\R5|Q7_imag[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[0]~16_combout\ = (\R4|Q3_imag\(0) & ((GND) # (!\L3|b4|u1|Add1~0_combout\))) # (!\R4|Q3_imag\(0) & (\L3|b4|u1|Add1~0_combout\ $ (GND)))
-- \R5|Q7_imag[0]~17\ = CARRY((\R4|Q3_imag\(0)) # (!\L3|b4|u1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(0),
	datab => \L3|b4|u1|Add1~0_combout\,
	datad => VCC,
	combout => \R5|Q7_imag[0]~16_combout\,
	cout => \R5|Q7_imag[0]~17\);

-- Location: LCCOMB_X63_Y50_N2
\R5|Q7_imag[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[1]~18_combout\ = (\L3|b4|u1|Add1~2_combout\ & ((\R4|Q3_imag\(1) & (!\R5|Q7_imag[0]~17\)) # (!\R4|Q3_imag\(1) & ((\R5|Q7_imag[0]~17\) # (GND))))) # (!\L3|b4|u1|Add1~2_combout\ & ((\R4|Q3_imag\(1) & (\R5|Q7_imag[0]~17\ & VCC)) # 
-- (!\R4|Q3_imag\(1) & (!\R5|Q7_imag[0]~17\))))
-- \R5|Q7_imag[1]~19\ = CARRY((\L3|b4|u1|Add1~2_combout\ & ((!\R5|Q7_imag[0]~17\) # (!\R4|Q3_imag\(1)))) # (!\L3|b4|u1|Add1~2_combout\ & (!\R4|Q3_imag\(1) & !\R5|Q7_imag[0]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~2_combout\,
	datab => \R4|Q3_imag\(1),
	datad => VCC,
	cin => \R5|Q7_imag[0]~17\,
	combout => \R5|Q7_imag[1]~18_combout\,
	cout => \R5|Q7_imag[1]~19\);

-- Location: LCCOMB_X63_Y50_N4
\R5|Q7_imag[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[2]~20_combout\ = ((\L3|b4|u1|Add1~4_combout\ $ (\R4|Q3_imag\(2) $ (\R5|Q7_imag[1]~19\)))) # (GND)
-- \R5|Q7_imag[2]~21\ = CARRY((\L3|b4|u1|Add1~4_combout\ & (\R4|Q3_imag\(2) & !\R5|Q7_imag[1]~19\)) # (!\L3|b4|u1|Add1~4_combout\ & ((\R4|Q3_imag\(2)) # (!\R5|Q7_imag[1]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~4_combout\,
	datab => \R4|Q3_imag\(2),
	datad => VCC,
	cin => \R5|Q7_imag[1]~19\,
	combout => \R5|Q7_imag[2]~20_combout\,
	cout => \R5|Q7_imag[2]~21\);

-- Location: LCCOMB_X63_Y50_N6
\R5|Q7_imag[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[3]~22_combout\ = (\L3|b4|u1|Add1~6_combout\ & ((\R4|Q3_imag\(3) & (!\R5|Q7_imag[2]~21\)) # (!\R4|Q3_imag\(3) & ((\R5|Q7_imag[2]~21\) # (GND))))) # (!\L3|b4|u1|Add1~6_combout\ & ((\R4|Q3_imag\(3) & (\R5|Q7_imag[2]~21\ & VCC)) # 
-- (!\R4|Q3_imag\(3) & (!\R5|Q7_imag[2]~21\))))
-- \R5|Q7_imag[3]~23\ = CARRY((\L3|b4|u1|Add1~6_combout\ & ((!\R5|Q7_imag[2]~21\) # (!\R4|Q3_imag\(3)))) # (!\L3|b4|u1|Add1~6_combout\ & (!\R4|Q3_imag\(3) & !\R5|Q7_imag[2]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~6_combout\,
	datab => \R4|Q3_imag\(3),
	datad => VCC,
	cin => \R5|Q7_imag[2]~21\,
	combout => \R5|Q7_imag[3]~22_combout\,
	cout => \R5|Q7_imag[3]~23\);

-- Location: FF_X63_Y50_N7
\R5|Q7_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[3]~22_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(3));

-- Location: FF_X63_Y50_N5
\R5|Q7_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[2]~20_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(2));

-- Location: FF_X63_Y50_N1
\R5|Q7_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[0]~16_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(0));

-- Location: FF_X63_Y50_N3
\R5|Q7_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[1]~18_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(1));

-- Location: LCCOMB_X61_Y50_N2
\OUT_COV|Add7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~1_cout\ = CARRY((!\R5|Q7_imag\(0) & !\R5|Q7_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(0),
	datab => \R5|Q7_imag\(1),
	datad => VCC,
	cout => \OUT_COV|Add7~1_cout\);

-- Location: LCCOMB_X61_Y50_N4
\OUT_COV|Add7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~3_cout\ = CARRY((\R5|Q7_imag\(2)) # (!\OUT_COV|Add7~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(2),
	datad => VCC,
	cin => \OUT_COV|Add7~1_cout\,
	cout => \OUT_COV|Add7~3_cout\);

-- Location: LCCOMB_X61_Y50_N6
\OUT_COV|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~4_combout\ = (\R5|Q7_imag\(3) & (!\OUT_COV|Add7~3_cout\ & VCC)) # (!\R5|Q7_imag\(3) & (\OUT_COV|Add7~3_cout\ $ (GND)))
-- \OUT_COV|Add7~5\ = CARRY((!\R5|Q7_imag\(3) & !\OUT_COV|Add7~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_imag\(3),
	datad => VCC,
	cin => \OUT_COV|Add7~3_cout\,
	combout => \OUT_COV|Add7~4_combout\,
	cout => \OUT_COV|Add7~5\);

-- Location: LCCOMB_X62_Y50_N26
\OUT_COV|O7_imag[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[0]~0_combout\ = (\INV~input_o\ & (\OUT_COV|Add7~4_combout\)) # (!\INV~input_o\ & ((\R5|Q7_imag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OUT_COV|Add7~4_combout\,
	datac => \R5|Q7_imag\(0),
	datad => \INV~input_o\,
	combout => \OUT_COV|O7_imag[0]~0_combout\);

-- Location: FF_X62_Y50_N27
\R6|Q7_imag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[0]~0_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(0));

-- Location: LCCOMB_X63_Y50_N8
\R5|Q7_imag[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[4]~24_combout\ = ((\R4|Q3_imag\(4) $ (\L3|b4|u1|Add1~8_combout\ $ (\R5|Q7_imag[3]~23\)))) # (GND)
-- \R5|Q7_imag[4]~25\ = CARRY((\R4|Q3_imag\(4) & ((!\R5|Q7_imag[3]~23\) # (!\L3|b4|u1|Add1~8_combout\))) # (!\R4|Q3_imag\(4) & (!\L3|b4|u1|Add1~8_combout\ & !\R5|Q7_imag[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(4),
	datab => \L3|b4|u1|Add1~8_combout\,
	datad => VCC,
	cin => \R5|Q7_imag[3]~23\,
	combout => \R5|Q7_imag[4]~24_combout\,
	cout => \R5|Q7_imag[4]~25\);

-- Location: FF_X63_Y50_N9
\R5|Q7_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[4]~24_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(4));

-- Location: LCCOMB_X61_Y50_N8
\OUT_COV|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~6_combout\ = (\R5|Q7_imag\(4) & ((\OUT_COV|Add7~5\) # (GND))) # (!\R5|Q7_imag\(4) & (!\OUT_COV|Add7~5\))
-- \OUT_COV|Add7~7\ = CARRY((\R5|Q7_imag\(4)) # (!\OUT_COV|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_imag\(4),
	datad => VCC,
	cin => \OUT_COV|Add7~5\,
	combout => \OUT_COV|Add7~6_combout\,
	cout => \OUT_COV|Add7~7\);

-- Location: LCCOMB_X62_Y50_N20
\OUT_COV|O7_imag[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[1]~1_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~6_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q7_imag\(1),
	datad => \OUT_COV|Add7~6_combout\,
	combout => \OUT_COV|O7_imag[1]~1_combout\);

-- Location: FF_X62_Y50_N21
\R6|Q7_imag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[1]~1_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(1));

-- Location: LCCOMB_X63_Y50_N10
\R5|Q7_imag[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[5]~26_combout\ = (\L3|b4|u1|Add1~10_combout\ & ((\R4|Q3_imag\(5) & (!\R5|Q7_imag[4]~25\)) # (!\R4|Q3_imag\(5) & ((\R5|Q7_imag[4]~25\) # (GND))))) # (!\L3|b4|u1|Add1~10_combout\ & ((\R4|Q3_imag\(5) & (\R5|Q7_imag[4]~25\ & VCC)) # 
-- (!\R4|Q3_imag\(5) & (!\R5|Q7_imag[4]~25\))))
-- \R5|Q7_imag[5]~27\ = CARRY((\L3|b4|u1|Add1~10_combout\ & ((!\R5|Q7_imag[4]~25\) # (!\R4|Q3_imag\(5)))) # (!\L3|b4|u1|Add1~10_combout\ & (!\R4|Q3_imag\(5) & !\R5|Q7_imag[4]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~10_combout\,
	datab => \R4|Q3_imag\(5),
	datad => VCC,
	cin => \R5|Q7_imag[4]~25\,
	combout => \R5|Q7_imag[5]~26_combout\,
	cout => \R5|Q7_imag[5]~27\);

-- Location: FF_X63_Y50_N11
\R5|Q7_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[5]~26_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(5));

-- Location: LCCOMB_X61_Y50_N10
\OUT_COV|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~8_combout\ = (\R5|Q7_imag\(5) & (!\OUT_COV|Add7~7\ & VCC)) # (!\R5|Q7_imag\(5) & (\OUT_COV|Add7~7\ $ (GND)))
-- \OUT_COV|Add7~9\ = CARRY((!\R5|Q7_imag\(5) & !\OUT_COV|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(5),
	datad => VCC,
	cin => \OUT_COV|Add7~7\,
	combout => \OUT_COV|Add7~8_combout\,
	cout => \OUT_COV|Add7~9\);

-- Location: LCCOMB_X60_Y50_N28
\OUT_COV|O7_imag[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[2]~2_combout\ = (\INV~input_o\ & (\OUT_COV|Add7~8_combout\)) # (!\INV~input_o\ & ((\R5|Q7_imag\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add7~8_combout\,
	datad => \R5|Q7_imag\(2),
	combout => \OUT_COV|O7_imag[2]~2_combout\);

-- Location: FF_X60_Y50_N29
\R6|Q7_imag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[2]~2_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(2));

-- Location: LCCOMB_X63_Y50_N12
\R5|Q7_imag[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[6]~28_combout\ = ((\L3|b4|u1|Add1~12_combout\ $ (\R4|Q3_imag\(6) $ (\R5|Q7_imag[5]~27\)))) # (GND)
-- \R5|Q7_imag[6]~29\ = CARRY((\L3|b4|u1|Add1~12_combout\ & (\R4|Q3_imag\(6) & !\R5|Q7_imag[5]~27\)) # (!\L3|b4|u1|Add1~12_combout\ & ((\R4|Q3_imag\(6)) # (!\R5|Q7_imag[5]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~12_combout\,
	datab => \R4|Q3_imag\(6),
	datad => VCC,
	cin => \R5|Q7_imag[5]~27\,
	combout => \R5|Q7_imag[6]~28_combout\,
	cout => \R5|Q7_imag[6]~29\);

-- Location: FF_X63_Y50_N13
\R5|Q7_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[6]~28_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(6));

-- Location: LCCOMB_X61_Y50_N12
\OUT_COV|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~10_combout\ = (\R5|Q7_imag\(6) & ((\OUT_COV|Add7~9\) # (GND))) # (!\R5|Q7_imag\(6) & (!\OUT_COV|Add7~9\))
-- \OUT_COV|Add7~11\ = CARRY((\R5|Q7_imag\(6)) # (!\OUT_COV|Add7~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_imag\(6),
	datad => VCC,
	cin => \OUT_COV|Add7~9\,
	combout => \OUT_COV|Add7~10_combout\,
	cout => \OUT_COV|Add7~11\);

-- Location: LCCOMB_X60_Y50_N14
\OUT_COV|O7_imag[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[3]~3_combout\ = (\INV~input_o\ & (\OUT_COV|Add7~10_combout\)) # (!\INV~input_o\ & ((\R5|Q7_imag\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INV~input_o\,
	datac => \OUT_COV|Add7~10_combout\,
	datad => \R5|Q7_imag\(3),
	combout => \OUT_COV|O7_imag[3]~3_combout\);

-- Location: FF_X60_Y50_N15
\R6|Q7_imag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[3]~3_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(3));

-- Location: LCCOMB_X63_Y50_N14
\R5|Q7_imag[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[7]~30_combout\ = (\L3|b4|u1|Add1~14_combout\ & ((\R4|Q3_imag\(7) & (!\R5|Q7_imag[6]~29\)) # (!\R4|Q3_imag\(7) & ((\R5|Q7_imag[6]~29\) # (GND))))) # (!\L3|b4|u1|Add1~14_combout\ & ((\R4|Q3_imag\(7) & (\R5|Q7_imag[6]~29\ & VCC)) # 
-- (!\R4|Q3_imag\(7) & (!\R5|Q7_imag[6]~29\))))
-- \R5|Q7_imag[7]~31\ = CARRY((\L3|b4|u1|Add1~14_combout\ & ((!\R5|Q7_imag[6]~29\) # (!\R4|Q3_imag\(7)))) # (!\L3|b4|u1|Add1~14_combout\ & (!\R4|Q3_imag\(7) & !\R5|Q7_imag[6]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~14_combout\,
	datab => \R4|Q3_imag\(7),
	datad => VCC,
	cin => \R5|Q7_imag[6]~29\,
	combout => \R5|Q7_imag[7]~30_combout\,
	cout => \R5|Q7_imag[7]~31\);

-- Location: FF_X63_Y50_N15
\R5|Q7_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[7]~30_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(7));

-- Location: LCCOMB_X61_Y50_N14
\OUT_COV|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~12_combout\ = (\R5|Q7_imag\(7) & (!\OUT_COV|Add7~11\ & VCC)) # (!\R5|Q7_imag\(7) & (\OUT_COV|Add7~11\ $ (GND)))
-- \OUT_COV|Add7~13\ = CARRY((!\R5|Q7_imag\(7) & !\OUT_COV|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(7),
	datad => VCC,
	cin => \OUT_COV|Add7~11\,
	combout => \OUT_COV|Add7~12_combout\,
	cout => \OUT_COV|Add7~13\);

-- Location: LCCOMB_X60_Y50_N0
\OUT_COV|O7_imag[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[4]~4_combout\ = (\INV~input_o\ & (\OUT_COV|Add7~12_combout\)) # (!\INV~input_o\ & ((\R5|Q7_imag\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \OUT_COV|Add7~12_combout\,
	datac => \R5|Q7_imag\(4),
	datad => \INV~input_o\,
	combout => \OUT_COV|O7_imag[4]~4_combout\);

-- Location: FF_X60_Y50_N1
\R6|Q7_imag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[4]~4_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(4));

-- Location: LCCOMB_X63_Y50_N16
\R5|Q7_imag[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[8]~32_combout\ = ((\L3|b4|u1|Add1~16_combout\ $ (\R4|Q3_imag\(8) $ (\R5|Q7_imag[7]~31\)))) # (GND)
-- \R5|Q7_imag[8]~33\ = CARRY((\L3|b4|u1|Add1~16_combout\ & (\R4|Q3_imag\(8) & !\R5|Q7_imag[7]~31\)) # (!\L3|b4|u1|Add1~16_combout\ & ((\R4|Q3_imag\(8)) # (!\R5|Q7_imag[7]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~16_combout\,
	datab => \R4|Q3_imag\(8),
	datad => VCC,
	cin => \R5|Q7_imag[7]~31\,
	combout => \R5|Q7_imag[8]~32_combout\,
	cout => \R5|Q7_imag[8]~33\);

-- Location: FF_X63_Y50_N17
\R5|Q7_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[8]~32_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(8));

-- Location: LCCOMB_X61_Y50_N16
\OUT_COV|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~14_combout\ = (\R5|Q7_imag\(8) & ((\OUT_COV|Add7~13\) # (GND))) # (!\R5|Q7_imag\(8) & (!\OUT_COV|Add7~13\))
-- \OUT_COV|Add7~15\ = CARRY((\R5|Q7_imag\(8)) # (!\OUT_COV|Add7~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(8),
	datad => VCC,
	cin => \OUT_COV|Add7~13\,
	combout => \OUT_COV|Add7~14_combout\,
	cout => \OUT_COV|Add7~15\);

-- Location: LCCOMB_X62_Y50_N22
\OUT_COV|O7_imag[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[5]~5_combout\ = (\INV~input_o\ & (\OUT_COV|Add7~14_combout\)) # (!\INV~input_o\ & ((\R5|Q7_imag\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \OUT_COV|Add7~14_combout\,
	datac => \R5|Q7_imag\(5),
	datad => \INV~input_o\,
	combout => \OUT_COV|O7_imag[5]~5_combout\);

-- Location: FF_X62_Y50_N23
\R6|Q7_imag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[5]~5_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(5));

-- Location: LCCOMB_X63_Y50_N18
\R5|Q7_imag[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[9]~34_combout\ = (\R4|Q3_imag\(9) & ((\L3|b4|u1|Add1~18_combout\ & (!\R5|Q7_imag[8]~33\)) # (!\L3|b4|u1|Add1~18_combout\ & (\R5|Q7_imag[8]~33\ & VCC)))) # (!\R4|Q3_imag\(9) & ((\L3|b4|u1|Add1~18_combout\ & ((\R5|Q7_imag[8]~33\) # (GND))) # 
-- (!\L3|b4|u1|Add1~18_combout\ & (!\R5|Q7_imag[8]~33\))))
-- \R5|Q7_imag[9]~35\ = CARRY((\R4|Q3_imag\(9) & (\L3|b4|u1|Add1~18_combout\ & !\R5|Q7_imag[8]~33\)) # (!\R4|Q3_imag\(9) & ((\L3|b4|u1|Add1~18_combout\) # (!\R5|Q7_imag[8]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R4|Q3_imag\(9),
	datab => \L3|b4|u1|Add1~18_combout\,
	datad => VCC,
	cin => \R5|Q7_imag[8]~33\,
	combout => \R5|Q7_imag[9]~34_combout\,
	cout => \R5|Q7_imag[9]~35\);

-- Location: FF_X63_Y50_N19
\R5|Q7_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[9]~34_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(9));

-- Location: LCCOMB_X61_Y50_N18
\OUT_COV|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~16_combout\ = (\R5|Q7_imag\(9) & (!\OUT_COV|Add7~15\ & VCC)) # (!\R5|Q7_imag\(9) & (\OUT_COV|Add7~15\ $ (GND)))
-- \OUT_COV|Add7~17\ = CARRY((!\R5|Q7_imag\(9) & !\OUT_COV|Add7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(9),
	datad => VCC,
	cin => \OUT_COV|Add7~15\,
	combout => \OUT_COV|Add7~16_combout\,
	cout => \OUT_COV|Add7~17\);

-- Location: LCCOMB_X60_Y50_N18
\OUT_COV|O7_imag[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[6]~6_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~16_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_imag\(6),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add7~16_combout\,
	combout => \OUT_COV|O7_imag[6]~6_combout\);

-- Location: FF_X60_Y50_N19
\R6|Q7_imag[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[6]~6_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(6));

-- Location: LCCOMB_X63_Y50_N20
\R5|Q7_imag[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[10]~36_combout\ = ((\L3|b4|u1|Add1~20_combout\ $ (\R4|Q3_imag\(10) $ (\R5|Q7_imag[9]~35\)))) # (GND)
-- \R5|Q7_imag[10]~37\ = CARRY((\L3|b4|u1|Add1~20_combout\ & (\R4|Q3_imag\(10) & !\R5|Q7_imag[9]~35\)) # (!\L3|b4|u1|Add1~20_combout\ & ((\R4|Q3_imag\(10)) # (!\R5|Q7_imag[9]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~20_combout\,
	datab => \R4|Q3_imag\(10),
	datad => VCC,
	cin => \R5|Q7_imag[9]~35\,
	combout => \R5|Q7_imag[10]~36_combout\,
	cout => \R5|Q7_imag[10]~37\);

-- Location: FF_X63_Y50_N21
\R5|Q7_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[10]~36_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(10));

-- Location: LCCOMB_X61_Y50_N20
\OUT_COV|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~18_combout\ = (\R5|Q7_imag\(10) & ((\OUT_COV|Add7~17\) # (GND))) # (!\R5|Q7_imag\(10) & (!\OUT_COV|Add7~17\))
-- \OUT_COV|Add7~19\ = CARRY((\R5|Q7_imag\(10)) # (!\OUT_COV|Add7~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(10),
	datad => VCC,
	cin => \OUT_COV|Add7~17\,
	combout => \OUT_COV|Add7~18_combout\,
	cout => \OUT_COV|Add7~19\);

-- Location: LCCOMB_X62_Y50_N4
\OUT_COV|O7_imag[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[7]~7_combout\ = (\INV~input_o\ & (\OUT_COV|Add7~18_combout\)) # (!\INV~input_o\ & ((\R5|Q7_imag\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \OUT_COV|Add7~18_combout\,
	datad => \R5|Q7_imag\(7),
	combout => \OUT_COV|O7_imag[7]~7_combout\);

-- Location: FF_X62_Y50_N5
\R6|Q7_imag[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[7]~7_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(7));

-- Location: LCCOMB_X63_Y50_N22
\R5|Q7_imag[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[11]~38_combout\ = (\L3|b4|u1|Add1~22_combout\ & ((\R4|Q3_imag\(11) & (!\R5|Q7_imag[10]~37\)) # (!\R4|Q3_imag\(11) & ((\R5|Q7_imag[10]~37\) # (GND))))) # (!\L3|b4|u1|Add1~22_combout\ & ((\R4|Q3_imag\(11) & (\R5|Q7_imag[10]~37\ & VCC)) # 
-- (!\R4|Q3_imag\(11) & (!\R5|Q7_imag[10]~37\))))
-- \R5|Q7_imag[11]~39\ = CARRY((\L3|b4|u1|Add1~22_combout\ & ((!\R5|Q7_imag[10]~37\) # (!\R4|Q3_imag\(11)))) # (!\L3|b4|u1|Add1~22_combout\ & (!\R4|Q3_imag\(11) & !\R5|Q7_imag[10]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~22_combout\,
	datab => \R4|Q3_imag\(11),
	datad => VCC,
	cin => \R5|Q7_imag[10]~37\,
	combout => \R5|Q7_imag[11]~38_combout\,
	cout => \R5|Q7_imag[11]~39\);

-- Location: FF_X63_Y50_N23
\R5|Q7_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[11]~38_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(11));

-- Location: LCCOMB_X61_Y50_N22
\OUT_COV|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~20_combout\ = (\R5|Q7_imag\(11) & (!\OUT_COV|Add7~19\ & VCC)) # (!\R5|Q7_imag\(11) & (\OUT_COV|Add7~19\ $ (GND)))
-- \OUT_COV|Add7~21\ = CARRY((!\R5|Q7_imag\(11) & !\OUT_COV|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(11),
	datad => VCC,
	cin => \OUT_COV|Add7~19\,
	combout => \OUT_COV|Add7~20_combout\,
	cout => \OUT_COV|Add7~21\);

-- Location: LCCOMB_X60_Y50_N12
\OUT_COV|O7_imag[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[8]~8_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~20_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \R5|Q7_imag\(8),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add7~20_combout\,
	combout => \OUT_COV|O7_imag[8]~8_combout\);

-- Location: FF_X60_Y50_N13
\R6|Q7_imag[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[8]~8_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(8));

-- Location: LCCOMB_X63_Y50_N24
\R5|Q7_imag[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[12]~40_combout\ = ((\L3|b4|u1|Add1~24_combout\ $ (\R4|Q3_imag\(12) $ (\R5|Q7_imag[11]~39\)))) # (GND)
-- \R5|Q7_imag[12]~41\ = CARRY((\L3|b4|u1|Add1~24_combout\ & (\R4|Q3_imag\(12) & !\R5|Q7_imag[11]~39\)) # (!\L3|b4|u1|Add1~24_combout\ & ((\R4|Q3_imag\(12)) # (!\R5|Q7_imag[11]~39\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~24_combout\,
	datab => \R4|Q3_imag\(12),
	datad => VCC,
	cin => \R5|Q7_imag[11]~39\,
	combout => \R5|Q7_imag[12]~40_combout\,
	cout => \R5|Q7_imag[12]~41\);

-- Location: FF_X63_Y50_N25
\R5|Q7_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[12]~40_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(12));

-- Location: LCCOMB_X61_Y50_N24
\OUT_COV|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~22_combout\ = (\R5|Q7_imag\(12) & ((\OUT_COV|Add7~21\) # (GND))) # (!\R5|Q7_imag\(12) & (!\OUT_COV|Add7~21\))
-- \OUT_COV|Add7~23\ = CARRY((\R5|Q7_imag\(12)) # (!\OUT_COV|Add7~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(12),
	datad => VCC,
	cin => \OUT_COV|Add7~21\,
	combout => \OUT_COV|Add7~22_combout\,
	cout => \OUT_COV|Add7~23\);

-- Location: LCCOMB_X60_Y50_N22
\OUT_COV|O7_imag[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[9]~9_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~22_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(9),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add7~22_combout\,
	combout => \OUT_COV|O7_imag[9]~9_combout\);

-- Location: FF_X60_Y50_N23
\R6|Q7_imag[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[9]~9_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(9));

-- Location: LCCOMB_X63_Y50_N26
\R5|Q7_imag[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[13]~42_combout\ = (\L3|b4|u1|Add1~26_combout\ & ((\R4|Q3_imag\(13) & (!\R5|Q7_imag[12]~41\)) # (!\R4|Q3_imag\(13) & ((\R5|Q7_imag[12]~41\) # (GND))))) # (!\L3|b4|u1|Add1~26_combout\ & ((\R4|Q3_imag\(13) & (\R5|Q7_imag[12]~41\ & VCC)) # 
-- (!\R4|Q3_imag\(13) & (!\R5|Q7_imag[12]~41\))))
-- \R5|Q7_imag[13]~43\ = CARRY((\L3|b4|u1|Add1~26_combout\ & ((!\R5|Q7_imag[12]~41\) # (!\R4|Q3_imag\(13)))) # (!\L3|b4|u1|Add1~26_combout\ & (!\R4|Q3_imag\(13) & !\R5|Q7_imag[12]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~26_combout\,
	datab => \R4|Q3_imag\(13),
	datad => VCC,
	cin => \R5|Q7_imag[12]~41\,
	combout => \R5|Q7_imag[13]~42_combout\,
	cout => \R5|Q7_imag[13]~43\);

-- Location: FF_X63_Y50_N27
\R5|Q7_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[13]~42_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(13));

-- Location: LCCOMB_X61_Y50_N26
\OUT_COV|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~24_combout\ = (\R5|Q7_imag\(13) & (!\OUT_COV|Add7~23\ & VCC)) # (!\R5|Q7_imag\(13) & (\OUT_COV|Add7~23\ $ (GND)))
-- \OUT_COV|Add7~25\ = CARRY((!\R5|Q7_imag\(13) & !\OUT_COV|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(13),
	datad => VCC,
	cin => \OUT_COV|Add7~23\,
	combout => \OUT_COV|Add7~24_combout\,
	cout => \OUT_COV|Add7~25\);

-- Location: LCCOMB_X60_Y50_N16
\OUT_COV|O7_imag[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[10]~10_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~24_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(10),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add7~24_combout\,
	combout => \OUT_COV|O7_imag[10]~10_combout\);

-- Location: FF_X60_Y50_N17
\R6|Q7_imag[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[10]~10_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(10));

-- Location: LCCOMB_X63_Y50_N28
\R5|Q7_imag[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[14]~44_combout\ = ((\L3|b4|u1|Add1~28_combout\ $ (\R4|Q3_imag\(14) $ (\R5|Q7_imag[13]~43\)))) # (GND)
-- \R5|Q7_imag[14]~45\ = CARRY((\L3|b4|u1|Add1~28_combout\ & (\R4|Q3_imag\(14) & !\R5|Q7_imag[13]~43\)) # (!\L3|b4|u1|Add1~28_combout\ & ((\R4|Q3_imag\(14)) # (!\R5|Q7_imag[13]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \L3|b4|u1|Add1~28_combout\,
	datab => \R4|Q3_imag\(14),
	datad => VCC,
	cin => \R5|Q7_imag[13]~43\,
	combout => \R5|Q7_imag[14]~44_combout\,
	cout => \R5|Q7_imag[14]~45\);

-- Location: FF_X63_Y50_N29
\R5|Q7_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[14]~44_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(14));

-- Location: LCCOMB_X61_Y50_N28
\OUT_COV|Add7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~26_combout\ = (\R5|Q7_imag\(14) & ((\OUT_COV|Add7~25\) # (GND))) # (!\R5|Q7_imag\(14) & (!\OUT_COV|Add7~25\))
-- \OUT_COV|Add7~27\ = CARRY((\R5|Q7_imag\(14)) # (!\OUT_COV|Add7~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(14),
	datad => VCC,
	cin => \OUT_COV|Add7~25\,
	combout => \OUT_COV|Add7~26_combout\,
	cout => \OUT_COV|Add7~27\);

-- Location: LCCOMB_X60_Y50_N26
\OUT_COV|O7_imag[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[11]~11_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~26_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \R5|Q7_imag\(11),
	datac => \INV~input_o\,
	datad => \OUT_COV|Add7~26_combout\,
	combout => \OUT_COV|O7_imag[11]~11_combout\);

-- Location: FF_X60_Y50_N27
\R6|Q7_imag[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[11]~11_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(11));

-- Location: LCCOMB_X63_Y50_N30
\R5|Q7_imag[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \R5|Q7_imag[15]~46_combout\ = \R4|Q3_imag\(15) $ (\R5|Q7_imag[14]~45\ $ (!\L3|b4|u1|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \R4|Q3_imag\(15),
	datad => \L3|b4|u1|Add1~30_combout\,
	cin => \R5|Q7_imag[14]~45\,
	combout => \R5|Q7_imag[15]~46_combout\);

-- Location: FF_X63_Y50_N31
\R5|Q7_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \R5|Q7_imag[15]~46_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R5|Q7_imag\(15));

-- Location: LCCOMB_X61_Y50_N30
\OUT_COV|Add7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|Add7~28_combout\ = \OUT_COV|Add7~27\ $ (\R5|Q7_imag\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \R5|Q7_imag\(15),
	cin => \OUT_COV|Add7~27\,
	combout => \OUT_COV|Add7~28_combout\);

-- Location: LCCOMB_X62_Y50_N14
\OUT_COV|O7_imag[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[12]~12_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~28_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q7_imag\(12),
	datad => \OUT_COV|Add7~28_combout\,
	combout => \OUT_COV|O7_imag[12]~12_combout\);

-- Location: FF_X62_Y50_N15
\R6|Q7_imag[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[12]~12_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(12));

-- Location: LCCOMB_X62_Y50_N24
\OUT_COV|O7_imag[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[13]~13_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~28_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datac => \R5|Q7_imag\(13),
	datad => \OUT_COV|Add7~28_combout\,
	combout => \OUT_COV|O7_imag[13]~13_combout\);

-- Location: FF_X62_Y50_N25
\R6|Q7_imag[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[13]~13_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(13));

-- Location: LCCOMB_X62_Y50_N10
\OUT_COV|O7_imag[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[14]~14_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~28_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q7_imag\(14),
	datad => \OUT_COV|Add7~28_combout\,
	combout => \OUT_COV|O7_imag[14]~14_combout\);

-- Location: FF_X62_Y50_N11
\R6|Q7_imag[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[14]~14_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(14));

-- Location: LCCOMB_X62_Y50_N28
\OUT_COV|O7_imag[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \OUT_COV|O7_imag[15]~15_combout\ = (\INV~input_o\ & ((\OUT_COV|Add7~28_combout\))) # (!\INV~input_o\ & (\R5|Q7_imag\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INV~input_o\,
	datab => \R5|Q7_imag\(15),
	datad => \OUT_COV|Add7~28_combout\,
	combout => \OUT_COV|O7_imag[15]~15_combout\);

-- Location: FF_X62_Y50_N29
\R6|Q7_imag[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \OUT_COV|O7_imag[15]~15_combout\,
	clrn => \ALT_INV_RESET~inputclkctrl_outclk\,
	ena => \EN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \R6|Q7_imag\(15));

ww_O0_real(0) <= \O0_real[0]~output_o\;

ww_O0_real(1) <= \O0_real[1]~output_o\;

ww_O0_real(2) <= \O0_real[2]~output_o\;

ww_O0_real(3) <= \O0_real[3]~output_o\;

ww_O0_real(4) <= \O0_real[4]~output_o\;

ww_O0_real(5) <= \O0_real[5]~output_o\;

ww_O0_real(6) <= \O0_real[6]~output_o\;

ww_O0_real(7) <= \O0_real[7]~output_o\;

ww_O0_real(8) <= \O0_real[8]~output_o\;

ww_O0_real(9) <= \O0_real[9]~output_o\;

ww_O0_real(10) <= \O0_real[10]~output_o\;

ww_O0_real(11) <= \O0_real[11]~output_o\;

ww_O0_real(12) <= \O0_real[12]~output_o\;

ww_O0_real(13) <= \O0_real[13]~output_o\;

ww_O0_real(14) <= \O0_real[14]~output_o\;

ww_O0_real(15) <= \O0_real[15]~output_o\;

ww_O1_real(0) <= \O1_real[0]~output_o\;

ww_O1_real(1) <= \O1_real[1]~output_o\;

ww_O1_real(2) <= \O1_real[2]~output_o\;

ww_O1_real(3) <= \O1_real[3]~output_o\;

ww_O1_real(4) <= \O1_real[4]~output_o\;

ww_O1_real(5) <= \O1_real[5]~output_o\;

ww_O1_real(6) <= \O1_real[6]~output_o\;

ww_O1_real(7) <= \O1_real[7]~output_o\;

ww_O1_real(8) <= \O1_real[8]~output_o\;

ww_O1_real(9) <= \O1_real[9]~output_o\;

ww_O1_real(10) <= \O1_real[10]~output_o\;

ww_O1_real(11) <= \O1_real[11]~output_o\;

ww_O1_real(12) <= \O1_real[12]~output_o\;

ww_O1_real(13) <= \O1_real[13]~output_o\;

ww_O1_real(14) <= \O1_real[14]~output_o\;

ww_O1_real(15) <= \O1_real[15]~output_o\;

ww_O2_real(0) <= \O2_real[0]~output_o\;

ww_O2_real(1) <= \O2_real[1]~output_o\;

ww_O2_real(2) <= \O2_real[2]~output_o\;

ww_O2_real(3) <= \O2_real[3]~output_o\;

ww_O2_real(4) <= \O2_real[4]~output_o\;

ww_O2_real(5) <= \O2_real[5]~output_o\;

ww_O2_real(6) <= \O2_real[6]~output_o\;

ww_O2_real(7) <= \O2_real[7]~output_o\;

ww_O2_real(8) <= \O2_real[8]~output_o\;

ww_O2_real(9) <= \O2_real[9]~output_o\;

ww_O2_real(10) <= \O2_real[10]~output_o\;

ww_O2_real(11) <= \O2_real[11]~output_o\;

ww_O2_real(12) <= \O2_real[12]~output_o\;

ww_O2_real(13) <= \O2_real[13]~output_o\;

ww_O2_real(14) <= \O2_real[14]~output_o\;

ww_O2_real(15) <= \O2_real[15]~output_o\;

ww_O3_real(0) <= \O3_real[0]~output_o\;

ww_O3_real(1) <= \O3_real[1]~output_o\;

ww_O3_real(2) <= \O3_real[2]~output_o\;

ww_O3_real(3) <= \O3_real[3]~output_o\;

ww_O3_real(4) <= \O3_real[4]~output_o\;

ww_O3_real(5) <= \O3_real[5]~output_o\;

ww_O3_real(6) <= \O3_real[6]~output_o\;

ww_O3_real(7) <= \O3_real[7]~output_o\;

ww_O3_real(8) <= \O3_real[8]~output_o\;

ww_O3_real(9) <= \O3_real[9]~output_o\;

ww_O3_real(10) <= \O3_real[10]~output_o\;

ww_O3_real(11) <= \O3_real[11]~output_o\;

ww_O3_real(12) <= \O3_real[12]~output_o\;

ww_O3_real(13) <= \O3_real[13]~output_o\;

ww_O3_real(14) <= \O3_real[14]~output_o\;

ww_O3_real(15) <= \O3_real[15]~output_o\;

ww_O4_real(0) <= \O4_real[0]~output_o\;

ww_O4_real(1) <= \O4_real[1]~output_o\;

ww_O4_real(2) <= \O4_real[2]~output_o\;

ww_O4_real(3) <= \O4_real[3]~output_o\;

ww_O4_real(4) <= \O4_real[4]~output_o\;

ww_O4_real(5) <= \O4_real[5]~output_o\;

ww_O4_real(6) <= \O4_real[6]~output_o\;

ww_O4_real(7) <= \O4_real[7]~output_o\;

ww_O4_real(8) <= \O4_real[8]~output_o\;

ww_O4_real(9) <= \O4_real[9]~output_o\;

ww_O4_real(10) <= \O4_real[10]~output_o\;

ww_O4_real(11) <= \O4_real[11]~output_o\;

ww_O4_real(12) <= \O4_real[12]~output_o\;

ww_O4_real(13) <= \O4_real[13]~output_o\;

ww_O4_real(14) <= \O4_real[14]~output_o\;

ww_O4_real(15) <= \O4_real[15]~output_o\;

ww_O5_real(0) <= \O5_real[0]~output_o\;

ww_O5_real(1) <= \O5_real[1]~output_o\;

ww_O5_real(2) <= \O5_real[2]~output_o\;

ww_O5_real(3) <= \O5_real[3]~output_o\;

ww_O5_real(4) <= \O5_real[4]~output_o\;

ww_O5_real(5) <= \O5_real[5]~output_o\;

ww_O5_real(6) <= \O5_real[6]~output_o\;

ww_O5_real(7) <= \O5_real[7]~output_o\;

ww_O5_real(8) <= \O5_real[8]~output_o\;

ww_O5_real(9) <= \O5_real[9]~output_o\;

ww_O5_real(10) <= \O5_real[10]~output_o\;

ww_O5_real(11) <= \O5_real[11]~output_o\;

ww_O5_real(12) <= \O5_real[12]~output_o\;

ww_O5_real(13) <= \O5_real[13]~output_o\;

ww_O5_real(14) <= \O5_real[14]~output_o\;

ww_O5_real(15) <= \O5_real[15]~output_o\;

ww_O6_real(0) <= \O6_real[0]~output_o\;

ww_O6_real(1) <= \O6_real[1]~output_o\;

ww_O6_real(2) <= \O6_real[2]~output_o\;

ww_O6_real(3) <= \O6_real[3]~output_o\;

ww_O6_real(4) <= \O6_real[4]~output_o\;

ww_O6_real(5) <= \O6_real[5]~output_o\;

ww_O6_real(6) <= \O6_real[6]~output_o\;

ww_O6_real(7) <= \O6_real[7]~output_o\;

ww_O6_real(8) <= \O6_real[8]~output_o\;

ww_O6_real(9) <= \O6_real[9]~output_o\;

ww_O6_real(10) <= \O6_real[10]~output_o\;

ww_O6_real(11) <= \O6_real[11]~output_o\;

ww_O6_real(12) <= \O6_real[12]~output_o\;

ww_O6_real(13) <= \O6_real[13]~output_o\;

ww_O6_real(14) <= \O6_real[14]~output_o\;

ww_O6_real(15) <= \O6_real[15]~output_o\;

ww_O7_real(0) <= \O7_real[0]~output_o\;

ww_O7_real(1) <= \O7_real[1]~output_o\;

ww_O7_real(2) <= \O7_real[2]~output_o\;

ww_O7_real(3) <= \O7_real[3]~output_o\;

ww_O7_real(4) <= \O7_real[4]~output_o\;

ww_O7_real(5) <= \O7_real[5]~output_o\;

ww_O7_real(6) <= \O7_real[6]~output_o\;

ww_O7_real(7) <= \O7_real[7]~output_o\;

ww_O7_real(8) <= \O7_real[8]~output_o\;

ww_O7_real(9) <= \O7_real[9]~output_o\;

ww_O7_real(10) <= \O7_real[10]~output_o\;

ww_O7_real(11) <= \O7_real[11]~output_o\;

ww_O7_real(12) <= \O7_real[12]~output_o\;

ww_O7_real(13) <= \O7_real[13]~output_o\;

ww_O7_real(14) <= \O7_real[14]~output_o\;

ww_O7_real(15) <= \O7_real[15]~output_o\;

ww_O0_imag(0) <= \O0_imag[0]~output_o\;

ww_O0_imag(1) <= \O0_imag[1]~output_o\;

ww_O0_imag(2) <= \O0_imag[2]~output_o\;

ww_O0_imag(3) <= \O0_imag[3]~output_o\;

ww_O0_imag(4) <= \O0_imag[4]~output_o\;

ww_O0_imag(5) <= \O0_imag[5]~output_o\;

ww_O0_imag(6) <= \O0_imag[6]~output_o\;

ww_O0_imag(7) <= \O0_imag[7]~output_o\;

ww_O0_imag(8) <= \O0_imag[8]~output_o\;

ww_O0_imag(9) <= \O0_imag[9]~output_o\;

ww_O0_imag(10) <= \O0_imag[10]~output_o\;

ww_O0_imag(11) <= \O0_imag[11]~output_o\;

ww_O0_imag(12) <= \O0_imag[12]~output_o\;

ww_O0_imag(13) <= \O0_imag[13]~output_o\;

ww_O0_imag(14) <= \O0_imag[14]~output_o\;

ww_O0_imag(15) <= \O0_imag[15]~output_o\;

ww_O1_imag(0) <= \O1_imag[0]~output_o\;

ww_O1_imag(1) <= \O1_imag[1]~output_o\;

ww_O1_imag(2) <= \O1_imag[2]~output_o\;

ww_O1_imag(3) <= \O1_imag[3]~output_o\;

ww_O1_imag(4) <= \O1_imag[4]~output_o\;

ww_O1_imag(5) <= \O1_imag[5]~output_o\;

ww_O1_imag(6) <= \O1_imag[6]~output_o\;

ww_O1_imag(7) <= \O1_imag[7]~output_o\;

ww_O1_imag(8) <= \O1_imag[8]~output_o\;

ww_O1_imag(9) <= \O1_imag[9]~output_o\;

ww_O1_imag(10) <= \O1_imag[10]~output_o\;

ww_O1_imag(11) <= \O1_imag[11]~output_o\;

ww_O1_imag(12) <= \O1_imag[12]~output_o\;

ww_O1_imag(13) <= \O1_imag[13]~output_o\;

ww_O1_imag(14) <= \O1_imag[14]~output_o\;

ww_O1_imag(15) <= \O1_imag[15]~output_o\;

ww_O2_imag(0) <= \O2_imag[0]~output_o\;

ww_O2_imag(1) <= \O2_imag[1]~output_o\;

ww_O2_imag(2) <= \O2_imag[2]~output_o\;

ww_O2_imag(3) <= \O2_imag[3]~output_o\;

ww_O2_imag(4) <= \O2_imag[4]~output_o\;

ww_O2_imag(5) <= \O2_imag[5]~output_o\;

ww_O2_imag(6) <= \O2_imag[6]~output_o\;

ww_O2_imag(7) <= \O2_imag[7]~output_o\;

ww_O2_imag(8) <= \O2_imag[8]~output_o\;

ww_O2_imag(9) <= \O2_imag[9]~output_o\;

ww_O2_imag(10) <= \O2_imag[10]~output_o\;

ww_O2_imag(11) <= \O2_imag[11]~output_o\;

ww_O2_imag(12) <= \O2_imag[12]~output_o\;

ww_O2_imag(13) <= \O2_imag[13]~output_o\;

ww_O2_imag(14) <= \O2_imag[14]~output_o\;

ww_O2_imag(15) <= \O2_imag[15]~output_o\;

ww_O3_imag(0) <= \O3_imag[0]~output_o\;

ww_O3_imag(1) <= \O3_imag[1]~output_o\;

ww_O3_imag(2) <= \O3_imag[2]~output_o\;

ww_O3_imag(3) <= \O3_imag[3]~output_o\;

ww_O3_imag(4) <= \O3_imag[4]~output_o\;

ww_O3_imag(5) <= \O3_imag[5]~output_o\;

ww_O3_imag(6) <= \O3_imag[6]~output_o\;

ww_O3_imag(7) <= \O3_imag[7]~output_o\;

ww_O3_imag(8) <= \O3_imag[8]~output_o\;

ww_O3_imag(9) <= \O3_imag[9]~output_o\;

ww_O3_imag(10) <= \O3_imag[10]~output_o\;

ww_O3_imag(11) <= \O3_imag[11]~output_o\;

ww_O3_imag(12) <= \O3_imag[12]~output_o\;

ww_O3_imag(13) <= \O3_imag[13]~output_o\;

ww_O3_imag(14) <= \O3_imag[14]~output_o\;

ww_O3_imag(15) <= \O3_imag[15]~output_o\;

ww_O4_imag(0) <= \O4_imag[0]~output_o\;

ww_O4_imag(1) <= \O4_imag[1]~output_o\;

ww_O4_imag(2) <= \O4_imag[2]~output_o\;

ww_O4_imag(3) <= \O4_imag[3]~output_o\;

ww_O4_imag(4) <= \O4_imag[4]~output_o\;

ww_O4_imag(5) <= \O4_imag[5]~output_o\;

ww_O4_imag(6) <= \O4_imag[6]~output_o\;

ww_O4_imag(7) <= \O4_imag[7]~output_o\;

ww_O4_imag(8) <= \O4_imag[8]~output_o\;

ww_O4_imag(9) <= \O4_imag[9]~output_o\;

ww_O4_imag(10) <= \O4_imag[10]~output_o\;

ww_O4_imag(11) <= \O4_imag[11]~output_o\;

ww_O4_imag(12) <= \O4_imag[12]~output_o\;

ww_O4_imag(13) <= \O4_imag[13]~output_o\;

ww_O4_imag(14) <= \O4_imag[14]~output_o\;

ww_O4_imag(15) <= \O4_imag[15]~output_o\;

ww_O5_imag(0) <= \O5_imag[0]~output_o\;

ww_O5_imag(1) <= \O5_imag[1]~output_o\;

ww_O5_imag(2) <= \O5_imag[2]~output_o\;

ww_O5_imag(3) <= \O5_imag[3]~output_o\;

ww_O5_imag(4) <= \O5_imag[4]~output_o\;

ww_O5_imag(5) <= \O5_imag[5]~output_o\;

ww_O5_imag(6) <= \O5_imag[6]~output_o\;

ww_O5_imag(7) <= \O5_imag[7]~output_o\;

ww_O5_imag(8) <= \O5_imag[8]~output_o\;

ww_O5_imag(9) <= \O5_imag[9]~output_o\;

ww_O5_imag(10) <= \O5_imag[10]~output_o\;

ww_O5_imag(11) <= \O5_imag[11]~output_o\;

ww_O5_imag(12) <= \O5_imag[12]~output_o\;

ww_O5_imag(13) <= \O5_imag[13]~output_o\;

ww_O5_imag(14) <= \O5_imag[14]~output_o\;

ww_O5_imag(15) <= \O5_imag[15]~output_o\;

ww_O6_imag(0) <= \O6_imag[0]~output_o\;

ww_O6_imag(1) <= \O6_imag[1]~output_o\;

ww_O6_imag(2) <= \O6_imag[2]~output_o\;

ww_O6_imag(3) <= \O6_imag[3]~output_o\;

ww_O6_imag(4) <= \O6_imag[4]~output_o\;

ww_O6_imag(5) <= \O6_imag[5]~output_o\;

ww_O6_imag(6) <= \O6_imag[6]~output_o\;

ww_O6_imag(7) <= \O6_imag[7]~output_o\;

ww_O6_imag(8) <= \O6_imag[8]~output_o\;

ww_O6_imag(9) <= \O6_imag[9]~output_o\;

ww_O6_imag(10) <= \O6_imag[10]~output_o\;

ww_O6_imag(11) <= \O6_imag[11]~output_o\;

ww_O6_imag(12) <= \O6_imag[12]~output_o\;

ww_O6_imag(13) <= \O6_imag[13]~output_o\;

ww_O6_imag(14) <= \O6_imag[14]~output_o\;

ww_O6_imag(15) <= \O6_imag[15]~output_o\;

ww_O7_imag(0) <= \O7_imag[0]~output_o\;

ww_O7_imag(1) <= \O7_imag[1]~output_o\;

ww_O7_imag(2) <= \O7_imag[2]~output_o\;

ww_O7_imag(3) <= \O7_imag[3]~output_o\;

ww_O7_imag(4) <= \O7_imag[4]~output_o\;

ww_O7_imag(5) <= \O7_imag[5]~output_o\;

ww_O7_imag(6) <= \O7_imag[6]~output_o\;

ww_O7_imag(7) <= \O7_imag[7]~output_o\;

ww_O7_imag(8) <= \O7_imag[8]~output_o\;

ww_O7_imag(9) <= \O7_imag[9]~output_o\;

ww_O7_imag(10) <= \O7_imag[10]~output_o\;

ww_O7_imag(11) <= \O7_imag[11]~output_o\;

ww_O7_imag(12) <= \O7_imag[12]~output_o\;

ww_O7_imag(13) <= \O7_imag[13]~output_o\;

ww_O7_imag(14) <= \O7_imag[14]~output_o\;

ww_O7_imag(15) <= \O7_imag[15]~output_o\;
END structure;


