{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733347273088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733347273089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:21:12 2024 " "Processing started: Wed Dec 04 17:21:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733347273089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347273089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347273089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733347274490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733347274490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/branch.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regnum_to_values_to_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file regnum_to_values_to_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regnum_to_values_to_alu " "Found entity 1: regnum_to_values_to_alu" {  } { { "regnum_to_values_to_alu.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/regnum_to_values_to_alu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287613 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipeline_registers.sv(103) " "Verilog HDL information at pipeline_registers.sv(103): always construct contains both blocking and non-blocking assignments" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733347287627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_registers " "Found entity 1: pipeline_registers" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_controller " "Found entity 1: pipeline_controller" {  } { { "pipeline_controller.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_controller.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287637 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memory_access.sv(32) " "Verilog HDL warning at memory_access.sv(32): extended using \"x\" or \"z\"" {  } { { "memory_access.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733347287646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "memory_access.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_XOR " "Found entity 1: alu_XOR" {  } { { "alu_XOR.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_XOR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "alu_top_level.sv " "Can't analyze file -- file alu_top_level.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733347287651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SUB " "Found entity 1: alu_SUB" {  } { { "alu_SUB.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_OR " "Found entity 1: alu_OR" {  } { { "alu_OR.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_OR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_dadd.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_dadd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_DADD " "Found entity 1: alu_DADD" {  } { { "alu_DADD.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_DADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIT " "Found entity 1: alu_BIT" {  } { { "alu_BIT.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bis.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bis.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIS " "Found entity 1: alu_BIS" {  } { { "alu_BIS.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bic.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_BIC " "Found entity 1: alu_BIC" {  } { { "alu_BIC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_AND " "Found entity 1: alu_AND" {  } { { "alu_AND.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_AND.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ADD " "Found entity 1: alu_ADD" {  } { { "alu_ADD.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADD.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23.sv 1 1 " "Found 1 design units, including 1 entities, in source file xm23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XM23 " "Found entity 1: XM23" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_addc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_addc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ADDC " "Found entity 1: alu_ADDC" {  } { { "alu_ADDC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_ADDC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_subc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_subc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SUBC " "Found entity 1: alu_SUBC" {  } { { "alu_SUBC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SUBC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update_psw.sv 1 1 " "Found 1 design units, including 1 entities, in source file update_psw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 update_psw " "Found entity 1: update_psw" {  } { { "update_psw.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/update_psw.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file p_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_ram " "Found entity 1: p_ram" {  } { { "p_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ram " "Found entity 1: d_ram" {  } { { "d_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moves.sv 1 1 " "Found 1 design units, including 1 entities, in source file moves.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moves " "Found entity 1: moves" {  } { { "moves.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/moves.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mov.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_mov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_MOV " "Found entity 1: alu_MOV" {  } { { "alu_MOV.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_MOV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sra.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SRA " "Found entity 1: alu_SRA" {  } { { "alu_SRA.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SRA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_rrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_RRC " "Found entity 1: alu_RRC" {  } { { "alu_RRC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_RRC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_COMP " "Found entity 1: alu_COMP" {  } { { "alu_COMP.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_COMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_swpb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_swpb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SWPB " "Found entity 1: alu_SWPB" {  } { { "alu_SWPB.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SWPB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sxt.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_sxt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_SXT " "Found entity 1: alu_SXT" {  } { { "alu_SXT.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SXT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access_d_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_access_d_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access_d_ram " "Found entity 1: memory_access_d_ram" {  } { { "memory_access_d_ram.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/memory_access_d_ram.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "go_to_lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file go_to_lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 go_to_LR " "Found entity 1: go_to_LR" {  } { { "go_to_LR.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/go_to_LR.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_view.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_view.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_view " "Found entity 1: reg_view" {  } { { "reg_view.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_view.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_view.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_view " "Found entity 1: system_view" {  } { { "system_view.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display_driver " "Found entity 1: seven_segment_display_driver" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347287761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347287761 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "exec_result_o pipeline_registers.sv(240) " "Verilog HDL Implicit Net warning at pipeline_registers.sv(240): created implicit net for \"exec_result_o\"" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347287761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XM23 " "Elaborating entity \"XM23\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733347287843 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_o_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_o_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347287867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_inst\"" {  } { { "XM23.sv" "program_counter_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347287886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 program_counter.sv(36) " "Verilog HDL assignment warning at program_counter.sv(36): truncated value with size 32 to match size of target (2)" {  } { { "program_counter.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347287887 "|XM23|program_counter:program_counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_ram p_ram:pram " "Elaborating entity \"p_ram\" for hierarchy \"p_ram:pram\"" {  } { { "XM23.sv" "pram" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347287898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram p_ram:pram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\"" {  } { { "p_ram.v" "altsyncram_component" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347288137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_ram:pram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"p_ram:pram\|altsyncram:altsyncram_component\"" {  } { { "p_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347288150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_ram:pram\|altsyncram:altsyncram_component " "Instantiated megafunction \"p_ram:pram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program_memory.mif " "Parameter \"init_file\" = \"program_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=pram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347288151 ""}  } { { "p_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/p_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733347288151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6k1 " "Found entity 1: altsyncram_q6k1" {  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347288217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347288217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6k1 p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated " "Elaborating entity \"altsyncram_q6k1\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347288217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlb2 " "Found entity 1: altsyncram_hlb2" {  } { { "db/altsyncram_hlb2.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347288272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347288272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlb2 p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1 " "Elaborating entity \"altsyncram_hlb2\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\"" {  } { { "db/altsyncram_q6k1.tdf" "altsyncram1" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347288273 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32764 32768 0 2 2 " "32764 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 2047 " "Addresses ranging from 0 to 2047 are not initialized" {  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1733347288288 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2051 32766 " "Addresses ranging from 2051 to 32766 are not initialized" {  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1733347288288 ""}  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1733347288288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347288391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347288391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_msa:decode4 " "Elaborating entity \"decode_msa\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_msa:decode4\"" {  } { { "db/altsyncram_hlb2.tdf" "decode4" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347288391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347288436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347288436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_f8a:rden_decode_a " "Elaborating entity \"decode_f8a\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|decode_f8a:rden_decode_a\"" {  } { { "db/altsyncram_hlb2.tdf" "rden_decode_a" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347288436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347288491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347288491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|mux_lob:mux6 " "Elaborating entity \"mux_lob\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|mux_lob:mux6\"" {  } { { "db/altsyncram_hlb2.tdf" "mux6" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hlb2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347288492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q6k1.tdf" "mgl_prim2" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347289675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347289687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1886544237 " "Parameter \"NODE_NAME\" = \"1886544237\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347289689 ""}  } { { "db/altsyncram_q6k1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_q6k1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733347289689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347289781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347289866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347289940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access_d_ram memory_access_d_ram:memory_access_d_ram_inst " "Elaborating entity \"memory_access_d_ram\" for hierarchy \"memory_access_d_ram:memory_access_d_ram_inst\"" {  } { { "XM23.sv" "memory_access_d_ram_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347289966 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347289971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347289972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ram d_ram:dram " "Elaborating entity \"d_ram\" for hierarchy \"d_ram:dram\"" {  } { { "XM23.sv" "dram" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347289981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram d_ram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "d_ram.v" "altsyncram_component" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_ram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"d_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "d_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_ram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"d_ram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dram " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290022 ""}  } { { "d_ram.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/d_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733347290022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_grj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_grj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_grj1 " "Found entity 1: altsyncram_grj1" {  } { { "db/altsyncram_grj1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347290057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347290057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_grj1 d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated " "Elaborating entity \"altsyncram_grj1\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jab2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jab2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jab2 " "Found entity 1: altsyncram_jab2" {  } { { "db/altsyncram_jab2.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_jab2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347290113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347290113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jab2 d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|altsyncram_jab2:altsyncram1 " "Elaborating entity \"altsyncram_jab2\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|altsyncram_jab2:altsyncram1\"" {  } { { "db/altsyncram_grj1.tdf" "altsyncram1" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290113 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "32766 32768 0 1 1 " "32766 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "2 32767 " "Addresses ranging from 2 to 32767 are not initialized" {  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/data_memory.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/data_memory.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1733347290124 ""}  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/data_memory.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/data_memory.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1733347290124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_grj1.tdf" "mgl_prim2" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_grj1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"d_ram:dram\|altsyncram:altsyncram_component\|altsyncram_grj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1685217645 " "Parameter \"NODE_NAME\" = \"1685217645\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290192 ""}  } { { "db/altsyncram_grj1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_grj1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733347290192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode_stage_inst " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode_stage_inst\"" {  } { { "XM23.sv" "decode_stage_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 decode_stage.sv(447) " "Verilog HDL assignment warning at decode_stage.sv(447): truncated value with size 4 to match size of target (1)" {  } { { "decode_stage.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/decode_stage.sv" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290200 "|XM23|decode_stage:decode_stage_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_registers pipeline_registers:pipeline_registers_inst " "Elaborating entity \"pipeline_registers\" for hierarchy \"pipeline_registers:pipeline_registers_inst\"" {  } { { "XM23.sv" "pipeline_registers_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exec_result_o pipeline_registers.sv(240) " "Verilog HDL or VHDL warning at pipeline_registers.sv(240): object \"exec_result_o\" assigned a value but never read" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733347290279 "|XM23|pipeline_registers:pipeline_registers_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 pipeline_registers.sv(240) " "Verilog HDL assignment warning at pipeline_registers.sv(240): truncated value with size 16 to match size of target (1)" {  } { { "pipeline_registers.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/pipeline_registers.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290286 "|XM23|pipeline_registers:pipeline_registers_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_o " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290322 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_i " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_i\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290323 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc_o " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc_o\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_controller pipeline_controller:pipeline_controller_inst " "Elaborating entity \"pipeline_controller\" for hierarchy \"pipeline_controller:pipeline_controller_inst\"" {  } { { "XM23.sv" "pipeline_controller_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnum_to_values_to_alu regnum_to_values_to_alu:regnum_to_values_to_alu_inst " "Elaborating entity \"regnum_to_values_to_alu\" for hierarchy \"regnum_to_values_to_alu:regnum_to_values_to_alu_inst\"" {  } { { "XM23.sv" "regnum_to_values_to_alu_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290346 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290348 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "XM23.sv" "alu_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_AND alu:alu_inst\|alu_AND:and_op " "Elaborating entity \"alu_AND\" for hierarchy \"alu:alu_inst\|alu_AND:and_op\"" {  } { { "alu.sv" "and_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_OR alu:alu_inst\|alu_OR:or_op " "Elaborating entity \"alu_OR\" for hierarchy \"alu:alu_inst\|alu_OR:or_op\"" {  } { { "alu.sv" "or_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_XOR alu:alu_inst\|alu_XOR:xor_op " "Elaborating entity \"alu_XOR\" for hierarchy \"alu:alu_inst\|alu_XOR:xor_op\"" {  } { { "alu.sv" "xor_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_BIT alu:alu_inst\|alu_BIT:bit_op " "Elaborating entity \"alu_BIT\" for hierarchy \"alu:alu_inst\|alu_BIT:bit_op\"" {  } { { "alu.sv" "bit_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_BIT.sv(7) " "Verilog HDL assignment warning at alu_BIT.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "alu_BIT.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIT.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290382 "|XM23|alu:alu_inst|alu_BIT:bit_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_BIC alu:alu_inst\|alu_BIC:bic_op " "Elaborating entity \"alu_BIC\" for hierarchy \"alu:alu_inst\|alu_BIC:bic_op\"" {  } { { "alu.sv" "bic_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_BIC.sv(7) " "Verilog HDL assignment warning at alu_BIC.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "alu_BIC.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIC.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290387 "|XM23|alu:alu_inst|alu_BIC:bic_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_BIS alu:alu_inst\|alu_BIS:bis_op " "Elaborating entity \"alu_BIS\" for hierarchy \"alu:alu_inst\|alu_BIS:bis_op\"" {  } { { "alu.sv" "bis_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu_BIS.sv(7) " "Verilog HDL assignment warning at alu_BIS.sv(7): truncated value with size 32 to match size of target (16)" {  } { { "alu_BIS.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_BIS.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290392 "|XM23|alu:alu_inst|alu_BIS:bis_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ADD alu:alu_inst\|alu_ADD:add_op " "Elaborating entity \"alu_ADD\" for hierarchy \"alu:alu_inst\|alu_ADD:add_op\"" {  } { { "alu.sv" "add_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SUB alu:alu_inst\|alu_SUB:sub_op " "Elaborating entity \"alu_SUB\" for hierarchy \"alu:alu_inst\|alu_SUB:sub_op\"" {  } { { "alu.sv" "sub_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ADDC alu:alu_inst\|alu_ADDC:addc_op " "Elaborating entity \"alu_ADDC\" for hierarchy \"alu:alu_inst\|alu_ADDC:addc_op\"" {  } { { "alu.sv" "addc_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SUBC alu:alu_inst\|alu_SUBC:subc_op " "Elaborating entity \"alu_SUBC\" for hierarchy \"alu:alu_inst\|alu_SUBC:subc_op\"" {  } { { "alu.sv" "subc_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_DADD alu:alu_inst\|alu_DADD:dadd_op " "Elaborating entity \"alu_DADD\" for hierarchy \"alu:alu_inst\|alu_DADD:dadd_op\"" {  } { { "alu.sv" "dadd_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_MOV alu:alu_inst\|alu_MOV:mov_op " "Elaborating entity \"alu_MOV\" for hierarchy \"alu:alu_inst\|alu_MOV:mov_op\"" {  } { { "alu.sv" "mov_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SRA alu:alu_inst\|alu_SRA:sra_op " "Elaborating entity \"alu_SRA\" for hierarchy \"alu:alu_inst\|alu_SRA:sra_op\"" {  } { { "alu.sv" "sra_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 alu_SRA.sv(6) " "Verilog HDL assignment warning at alu_SRA.sv(6): truncated value with size 17 to match size of target (16)" {  } { { "alu_SRA.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu_SRA.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290439 "|XM23|alu:alu_inst|alu_SRA:sra_op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_RRC alu:alu_inst\|alu_RRC:rrc_op " "Elaborating entity \"alu_RRC\" for hierarchy \"alu:alu_inst\|alu_RRC:rrc_op\"" {  } { { "alu.sv" "rrc_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_COMP alu:alu_inst\|alu_COMP:comp_op " "Elaborating entity \"alu_COMP\" for hierarchy \"alu:alu_inst\|alu_COMP:comp_op\"" {  } { { "alu.sv" "comp_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SWPB alu:alu_inst\|alu_SWPB:swpb_op " "Elaborating entity \"alu_SWPB\" for hierarchy \"alu:alu_inst\|alu_SWPB:swpb_op\"" {  } { { "alu.sv" "swpb_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_SXT alu:alu_inst\|alu_SXT:sxt_op " "Elaborating entity \"alu_SXT\" for hierarchy \"alu:alu_inst\|alu_SXT:sxt_op\"" {  } { { "alu.sv" "sxt_op" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/alu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch_inst " "Elaborating entity \"branch\" for hierarchy \"branch:branch_inst\"" {  } { { "XM23.sv" "branch_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "go_to_LR go_to_LR:go_to_LR_inst " "Elaborating entity \"go_to_LR\" for hierarchy \"go_to_LR:go_to_LR_inst\"" {  } { { "XM23.sv" "go_to_LR_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290478 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290481 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moves moves:moves_inst " "Elaborating entity \"moves\" for hierarchy \"moves:moves_inst\"" {  } { { "XM23.sv" "moves_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290488 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290490 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_psw update_psw:update_psw_inst " "Elaborating entity \"update_psw\" for hierarchy \"update_psw:update_psw_inst\"" {  } { { "XM23.sv" "update_psw_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290498 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "carry_arr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"carry_arr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "overflow_arr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"overflow_arr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_view system_view:system_view_inst " "Elaborating entity \"system_view\" for hierarchy \"system_view:system_view_inst\"" {  } { { "XM23.sv" "system_view_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290506 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290510 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "gprc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"gprc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733347290510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_view system_view:system_view_inst\|reg_view:regview " "Elaborating entity \"reg_view\" for hierarchy \"system_view:system_view_inst\|reg_view:regview\"" {  } { { "system_view.sv" "regview" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/system_view.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\"" {  } { { "reg_view.v" "altsyncram_component" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\"" {  } { { "reg_view.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../register_view_labels.mif " "Parameter \"init_file\" = \"../register_view_labels.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=reg " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=reg\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 176 " "Parameter \"width_a\" = \"176\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290558 ""}  } { { "reg_view.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/reg_view.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733347290558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujk1 " "Found entity 1: altsyncram_ujk1" {  } { { "db/altsyncram_ujk1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347290600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347290600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ujk1 system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated " "Elaborating entity \"altsyncram_ujk1\" for hierarchy \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvb2 " "Found entity 1: altsyncram_hvb2" {  } { { "db/altsyncram_hvb2.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_hvb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347290676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347290676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvb2 system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|altsyncram_hvb2:altsyncram1 " "Elaborating entity \"altsyncram_hvb2\" for hierarchy \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|altsyncram_hvb2:altsyncram1\"" {  } { { "db/altsyncram_ujk1.tdf" "altsyncram1" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290677 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 2 0 1 1 " "1 out of 2 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "1 " "Memory Initialization File Address 1 is not initialized" {  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/register_view_labels.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/register_view_labels.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1733347290691 ""}  } { { "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/register_view_labels.mif" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/register_view_labels.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1733347290691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ujk1.tdf" "mgl_prim2" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ujk1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"system_view:system_view_inst\|reg_view:regview\|altsyncram:altsyncram_component\|altsyncram_ujk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1919248128 " "Parameter \"NODE_NAME\" = \"1919248128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2 " "Parameter \"NUMWORDS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 176 " "Parameter \"WIDTH_WORD\" = \"176\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733347290816 ""}  } { { "db/altsyncram_ujk1.tdf" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/altsyncram_ujk1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733347290816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display_driver seven_segment_display_driver:seven_segment_display_driver_inst " "Elaborating entity \"seven_segment_display_driver\" for hierarchy \"seven_segment_display_driver:seven_segment_display_driver_inst\"" {  } { { "XM23.sv" "seven_segment_display_driver_inst" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347290821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(25) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290822 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(24) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290822 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(23) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290823 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(22) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290824 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(21) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290825 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(20) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290826 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(19) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290827 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seven_segment_display_driver.sv(18) " "Verilog HDL assignment warning at seven_segment_display_driver.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "seven_segment_display_driver.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/seven_segment_display_driver.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733347290828 "|XM23|seven_segment_display_driver:seven_segment_display_driver_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733347291203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.04.17:21:33 Progress: Loading sld928a91a1/alt_sld_fab_wrapper_hw.tcl " "2024.12.04.17:21:33 Progress: Loading sld928a91a1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347293894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347295989 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347296081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347299198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347299260 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347299328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347299407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347299420 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347299421 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733347300093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld928a91a1/alt_sld_fab.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347300242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347300242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347300308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347300308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347300319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347300319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347300356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347300356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347300421 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347300421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347300421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/db/ip/sld928a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733347300463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347300463 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733347304469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347308651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733347311562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.map.smsg " "Generated suppressed messages file C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347311839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733347312554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733347312554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3753 " "Implemented 3753 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733347312947 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733347312947 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3383 " "Implemented 3383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733347312947 ""} { "Info" "ICUT_CUT_TM_RAMS" "304 " "Implemented 304 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733347312947 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733347312947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733347312971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:21:52 2024 " "Processing ended: Wed Dec 04 17:21:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733347312971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733347312971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733347312971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733347312971 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733347314587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733347314587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:21:53 2024 " "Processing started: Wed Dec 04 17:21:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733347314587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733347314587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off XM23 -c XM23 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733347314587 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733347315740 ""}
{ "Info" "0" "" "Project  = XM23" {  } {  } 0 0 "Project  = XM23" 0 0 "Fitter" 0 0 1733347315741 ""}
{ "Info" "0" "" "Revision = XM23" {  } {  } 0 0 "Revision = XM23" 0 0 "Fitter" 0 0 1733347315741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733347315854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733347315855 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "XM23 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"XM23\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733347315883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733347315915 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733347315915 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733347316272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733347316286 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733347316477 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733347316477 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 12541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733347316491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 12543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733347316491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 12545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733347316491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 12547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733347316491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 12549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1733347316491 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733347316491 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733347316496 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1733347316847 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733347317865 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733347317865 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733347317865 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1733347317865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XM23.sdc " "Synopsys Design Constraints File file not found: 'XM23.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733347317875 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_clock_count\[1\] clk " "Register global_clock_count\[1\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347317884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1733347317884 "|XM23|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|ram_block3a57~porta_datain_reg0 clk_in " "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|ram_block3a57~porta_datain_reg0 is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347317884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1733347317884 "|XM23|clk_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347317901 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347317901 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1733347317901 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1733347317901 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733347317902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733347317902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733347317902 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733347317902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_in~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733347318169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:program_counter_inst\|internal_clock " "Destination node program_counter:program_counter_inst\|internal_clock" {  } { { "program_counter.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 2167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733347318169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733347318169 ""}  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 12527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733347318169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733347318169 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 11832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733347318169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733347318169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 3248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733347318169 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "program_counter:program_counter_inst\|internal_clock " "Destination node program_counter:program_counter_inst\|internal_clock" {  } { { "program_counter.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 2167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1733347318169 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1733347318169 ""}  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 2234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733347318169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "program_counter:program_counter_inst\|internal_clock  " "Automatically promoted node program_counter:program_counter_inst\|internal_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1733347318169 ""}  } { { "program_counter.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/program_counter.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 2167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733347318169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733347318708 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733347318711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733347318711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733347318714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733347318720 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733347318724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733347318724 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733347318726 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733347318729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733347318731 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733347318731 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733347319173 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733347319223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733347320894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733347321285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733347321362 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733347322968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733347322968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733347323481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733347326693 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733347326693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733347327110 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1733347327110 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733347327110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733347327112 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733347327306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733347327347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733347327705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733347327707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733347328052 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733347328802 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1733347329348 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "init 3.3-V LVTTL AB28 " "Pin init uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { init } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "init" } } } } { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733347329365 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_in 3.3-V LVTTL Y2 " "Pin clk_in uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk_in } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_in" } } } } { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733347329365 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[0\] 3.3-V LVTTL Y24 " "Pin speed\[0\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { speed[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "speed\[0\]" } } } } { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733347329365 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "speed\[1\] 3.3-V LVTTL Y23 " "Pin speed\[1\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { speed[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "speed\[1\]" } } } } { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1733347329365 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1733347329365 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.fit.smsg " "Generated suppressed messages file C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/output_files/XM23.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733347329575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6769 " "Peak virtual memory: 6769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733347330578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:22:10 2024 " "Processing ended: Wed Dec 04 17:22:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733347330578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733347330578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733347330578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733347330578 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733347331778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733347331778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:22:11 2024 " "Processing started: Wed Dec 04 17:22:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733347331778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733347331778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off XM23 -c XM23 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733347331778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733347332089 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733347334344 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733347334407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733347334683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:22:14 2024 " "Processing ended: Wed Dec 04 17:22:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733347334683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733347334683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733347334683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733347334683 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733347335391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733347336000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733347336000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:22:15 2024 " "Processing started: Wed Dec 04 17:22:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733347336000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733347336000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta XM23 -c XM23 " "Command: quartus_sta XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733347336000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733347336112 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733347336302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733347336302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347336331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347336331 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733347336769 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1733347336769 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1733347336769 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1733347336769 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XM23.sdc " "Synopsys Design Constraints File file not found: 'XM23.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733347336777 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_clock_count\[1\] clk " "Register global_clock_count\[1\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347336787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733347336787 "|XM23|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|address_reg_a\[1\] clk_in " "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|address_reg_a\[1\] is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347336787 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733347336787 "|XM23|clk_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347336799 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347336799 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1733347336799 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733347336800 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733347336824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.323 " "Worst-case setup slack is 43.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.323               0.000 altera_reserved_tck  " "   43.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347336857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347336864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.916 " "Worst-case recovery slack is 96.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.916               0.000 altera_reserved_tck  " "   96.916               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347336868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347336873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.574 " "Worst-case minimum pulse width slack is 49.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.574               0.000 altera_reserved_tck  " "   49.574               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347336875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347336875 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347336936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347336936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347336936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347336936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.070 ns " "Worst Case Available Settling Time: 344.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347336936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347336936 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733347336936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733347336939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733347336967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733347337329 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_clock_count\[1\] clk " "Register global_clock_count\[1\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347337499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733347337499 "|XM23|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|address_reg_a\[1\] clk_in " "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|address_reg_a\[1\] is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347337499 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733347337499 "|XM23|clk_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347337502 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347337502 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1733347337502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.816 " "Worst-case setup slack is 43.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.816               0.000 altera_reserved_tck  " "   43.816               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.197 " "Worst-case recovery slack is 97.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.197               0.000 altera_reserved_tck  " "   97.197               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.498 " "Worst-case minimum pulse width slack is 49.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.498               0.000 altera_reserved_tck  " "   49.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337540 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.696 ns " "Worst Case Available Settling Time: 344.696 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337597 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733347337597 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733347337600 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register global_clock_count\[1\] clk " "Register global_clock_count\[1\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347337730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733347337730 "|XM23|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_in " "Node: clk_in was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|address_reg_a\[1\] clk_in " "Register p_ram:pram\|altsyncram:altsyncram_component\|altsyncram_q6k1:auto_generated\|altsyncram_hlb2:altsyncram1\|address_reg_a\[1\] is being clocked by clk_in" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1733347337730 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1733347337730 "|XM23|clk_in"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347337733 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1733347337733 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1733347337733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.745 " "Worst-case setup slack is 46.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.745               0.000 altera_reserved_tck  " "   46.745               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.407 " "Worst-case recovery slack is 98.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.407               0.000 altera_reserved_tck  " "   98.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.486 " "Worst-case removal slack is 0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 altera_reserved_tck  " "    0.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733347337765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733347337765 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.397 ns " "Worst Case Available Settling Time: 347.397 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1733347337820 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733347337820 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733347338097 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733347338104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5041 " "Peak virtual memory: 5041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733347338198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:22:18 2024 " "Processing ended: Wed Dec 04 17:22:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733347338198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733347338198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733347338198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733347338198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733347339217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733347339218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:22:19 2024 " "Processing started: Wed Dec 04 17:22:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733347339218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733347339218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off XM23 -c XM23 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off XM23 -c XM23" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733347339218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733347339647 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[0\] seven_seg_display_0_0 seven_seg_display " "Port \"seven_seg_display\[0\]\[0\]\" is changed into \"seven_seg_display_0_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[1\] seven_seg_display_0_1 seven_seg_display " "Port \"seven_seg_display\[0\]\[1\]\" is changed into \"seven_seg_display_0_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[2\] seven_seg_display_0_2 seven_seg_display " "Port \"seven_seg_display\[0\]\[2\]\" is changed into \"seven_seg_display_0_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[3\] seven_seg_display_0_3 seven_seg_display " "Port \"seven_seg_display\[0\]\[3\]\" is changed into \"seven_seg_display_0_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[4\] seven_seg_display_0_4 seven_seg_display " "Port \"seven_seg_display\[0\]\[4\]\" is changed into \"seven_seg_display_0_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[5\] seven_seg_display_0_5 seven_seg_display " "Port \"seven_seg_display\[0\]\[5\]\" is changed into \"seven_seg_display_0_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[0\]\[6\] seven_seg_display_0_6 seven_seg_display " "Port \"seven_seg_display\[0\]\[6\]\" is changed into \"seven_seg_display_0_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[0\] seven_seg_display_1_0 seven_seg_display " "Port \"seven_seg_display\[1\]\[0\]\" is changed into \"seven_seg_display_1_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[1\] seven_seg_display_1_1 seven_seg_display " "Port \"seven_seg_display\[1\]\[1\]\" is changed into \"seven_seg_display_1_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[2\] seven_seg_display_1_2 seven_seg_display " "Port \"seven_seg_display\[1\]\[2\]\" is changed into \"seven_seg_display_1_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[3\] seven_seg_display_1_3 seven_seg_display " "Port \"seven_seg_display\[1\]\[3\]\" is changed into \"seven_seg_display_1_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[4\] seven_seg_display_1_4 seven_seg_display " "Port \"seven_seg_display\[1\]\[4\]\" is changed into \"seven_seg_display_1_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[5\] seven_seg_display_1_5 seven_seg_display " "Port \"seven_seg_display\[1\]\[5\]\" is changed into \"seven_seg_display_1_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[1\]\[6\] seven_seg_display_1_6 seven_seg_display " "Port \"seven_seg_display\[1\]\[6\]\" is changed into \"seven_seg_display_1_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[0\] seven_seg_display_2_0 seven_seg_display " "Port \"seven_seg_display\[2\]\[0\]\" is changed into \"seven_seg_display_2_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[1\] seven_seg_display_2_1 seven_seg_display " "Port \"seven_seg_display\[2\]\[1\]\" is changed into \"seven_seg_display_2_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[2\] seven_seg_display_2_2 seven_seg_display " "Port \"seven_seg_display\[2\]\[2\]\" is changed into \"seven_seg_display_2_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339908 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[3\] seven_seg_display_2_3 seven_seg_display " "Port \"seven_seg_display\[2\]\[3\]\" is changed into \"seven_seg_display_2_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[4\] seven_seg_display_2_4 seven_seg_display " "Port \"seven_seg_display\[2\]\[4\]\" is changed into \"seven_seg_display_2_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[5\] seven_seg_display_2_5 seven_seg_display " "Port \"seven_seg_display\[2\]\[5\]\" is changed into \"seven_seg_display_2_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[2\]\[6\] seven_seg_display_2_6 seven_seg_display " "Port \"seven_seg_display\[2\]\[6\]\" is changed into \"seven_seg_display_2_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[0\] seven_seg_display_3_0 seven_seg_display " "Port \"seven_seg_display\[3\]\[0\]\" is changed into \"seven_seg_display_3_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[1\] seven_seg_display_3_1 seven_seg_display " "Port \"seven_seg_display\[3\]\[1\]\" is changed into \"seven_seg_display_3_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[2\] seven_seg_display_3_2 seven_seg_display " "Port \"seven_seg_display\[3\]\[2\]\" is changed into \"seven_seg_display_3_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[3\] seven_seg_display_3_3 seven_seg_display " "Port \"seven_seg_display\[3\]\[3\]\" is changed into \"seven_seg_display_3_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[4\] seven_seg_display_3_4 seven_seg_display " "Port \"seven_seg_display\[3\]\[4\]\" is changed into \"seven_seg_display_3_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[5\] seven_seg_display_3_5 seven_seg_display " "Port \"seven_seg_display\[3\]\[5\]\" is changed into \"seven_seg_display_3_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[3\]\[6\] seven_seg_display_3_6 seven_seg_display " "Port \"seven_seg_display\[3\]\[6\]\" is changed into \"seven_seg_display_3_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[0\] seven_seg_display_4_0 seven_seg_display " "Port \"seven_seg_display\[4\]\[0\]\" is changed into \"seven_seg_display_4_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[1\] seven_seg_display_4_1 seven_seg_display " "Port \"seven_seg_display\[4\]\[1\]\" is changed into \"seven_seg_display_4_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[2\] seven_seg_display_4_2 seven_seg_display " "Port \"seven_seg_display\[4\]\[2\]\" is changed into \"seven_seg_display_4_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[3\] seven_seg_display_4_3 seven_seg_display " "Port \"seven_seg_display\[4\]\[3\]\" is changed into \"seven_seg_display_4_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[4\] seven_seg_display_4_4 seven_seg_display " "Port \"seven_seg_display\[4\]\[4\]\" is changed into \"seven_seg_display_4_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[5\] seven_seg_display_4_5 seven_seg_display " "Port \"seven_seg_display\[4\]\[5\]\" is changed into \"seven_seg_display_4_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[4\]\[6\] seven_seg_display_4_6 seven_seg_display " "Port \"seven_seg_display\[4\]\[6\]\" is changed into \"seven_seg_display_4_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[0\] seven_seg_display_5_0 seven_seg_display " "Port \"seven_seg_display\[5\]\[0\]\" is changed into \"seven_seg_display_5_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[1\] seven_seg_display_5_1 seven_seg_display " "Port \"seven_seg_display\[5\]\[1\]\" is changed into \"seven_seg_display_5_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[2\] seven_seg_display_5_2 seven_seg_display " "Port \"seven_seg_display\[5\]\[2\]\" is changed into \"seven_seg_display_5_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[3\] seven_seg_display_5_3 seven_seg_display " "Port \"seven_seg_display\[5\]\[3\]\" is changed into \"seven_seg_display_5_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[4\] seven_seg_display_5_4 seven_seg_display " "Port \"seven_seg_display\[5\]\[4\]\" is changed into \"seven_seg_display_5_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[5\] seven_seg_display_5_5 seven_seg_display " "Port \"seven_seg_display\[5\]\[5\]\" is changed into \"seven_seg_display_5_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[5\]\[6\] seven_seg_display_5_6 seven_seg_display " "Port \"seven_seg_display\[5\]\[6\]\" is changed into \"seven_seg_display_5_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[0\] seven_seg_display_6_0 seven_seg_display " "Port \"seven_seg_display\[6\]\[0\]\" is changed into \"seven_seg_display_6_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339909 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[1\] seven_seg_display_6_1 seven_seg_display " "Port \"seven_seg_display\[6\]\[1\]\" is changed into \"seven_seg_display_6_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[2\] seven_seg_display_6_2 seven_seg_display " "Port \"seven_seg_display\[6\]\[2\]\" is changed into \"seven_seg_display_6_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[3\] seven_seg_display_6_3 seven_seg_display " "Port \"seven_seg_display\[6\]\[3\]\" is changed into \"seven_seg_display_6_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[4\] seven_seg_display_6_4 seven_seg_display " "Port \"seven_seg_display\[6\]\[4\]\" is changed into \"seven_seg_display_6_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[5\] seven_seg_display_6_5 seven_seg_display " "Port \"seven_seg_display\[6\]\[5\]\" is changed into \"seven_seg_display_6_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[6\]\[6\] seven_seg_display_6_6 seven_seg_display " "Port \"seven_seg_display\[6\]\[6\]\" is changed into \"seven_seg_display_6_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[0\] seven_seg_display_7_0 seven_seg_display " "Port \"seven_seg_display\[7\]\[0\]\" is changed into \"seven_seg_display_7_0\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[1\] seven_seg_display_7_1 seven_seg_display " "Port \"seven_seg_display\[7\]\[1\]\" is changed into \"seven_seg_display_7_1\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[2\] seven_seg_display_7_2 seven_seg_display " "Port \"seven_seg_display\[7\]\[2\]\" is changed into \"seven_seg_display_7_2\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[3\] seven_seg_display_7_3 seven_seg_display " "Port \"seven_seg_display\[7\]\[3\]\" is changed into \"seven_seg_display_7_3\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[4\] seven_seg_display_7_4 seven_seg_display " "Port \"seven_seg_display\[7\]\[4\]\" is changed into \"seven_seg_display_7_4\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[5\] seven_seg_display_7_5 seven_seg_display " "Port \"seven_seg_display\[7\]\[5\]\" is changed into \"seven_seg_display_7_5\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "seven_seg_display\[7\]\[6\] seven_seg_display_7_6 seven_seg_display " "Port \"seven_seg_display\[7\]\[6\]\" is changed into \"seven_seg_display_7_6\" because it's a member of 2-D array port \"seven_seg_display\"" {  } { { "XM23.sv" "" { Text "C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/XM23.sv" 15 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1733347339910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_85c_slow.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_85c_slow.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347340379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_0c_slow.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_0c_slow.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347340691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_min_1200mv_0c_fast.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_min_1200mv_0c_fast.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347340993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23.vo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23.vo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347341316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_85c_v_slow.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347341600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_7_1200mv_0c_v_slow.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347341890 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_min_1200mv_0c_v_fast.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347342169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XM23_v.sdo C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/ simulation " "Generated file XM23_v.sdo in folder \"C:/Users/romes/OneDrive/Desktop/XM23-CPU/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733347342454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733347342940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:22:22 2024 " "Processing ended: Wed Dec 04 17:22:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733347342940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733347342940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733347342940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733347342940 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733347343594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733347350769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733347350769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:22:30 2024 " "Processing started: Wed Dec 04 17:22:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733347350769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733347350769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp XM23 -c XM23 --netlist_type=sgate " "Command: quartus_npp XM23 -c XM23 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733347350769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1733347350929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733347351255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:22:31 2024 " "Processing ended: Wed Dec 04 17:22:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733347351255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733347351255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733347351255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733347351255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733347391947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733347391947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 17:23:11 2024 " "Processing started: Wed Dec 04 17:23:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733347391947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733347391947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp XM23 -c XM23 --netlist_type=atom_map " "Command: quartus_npp XM23 -c XM23 --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733347391948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1733347392130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733347392303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 17:23:12 2024 " "Processing ended: Wed Dec 04 17:23:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733347392303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733347392303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733347392303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733347392303 ""}
