# DSP-Subsystem-Formal-Verification-and-Equivalence-Check-Automation-using-Synopsys-Toolchain
A comprehensive automation flow for performing formal verification and logic equivalence checks on a DSP subsystem, ensuring RTL-Gate netlist functional parity using Synopsys Formality and VC Formal.
