from __future__ import annotations

import logging
import os

import cocotb
from cocotb.regression import TestFactory
from testbench import Testbench

logger = logging.getLogger(__name__)

# set in the makefile
addr_map = os.environ["ADDR_MAP"]

# set in cmd line
debug = os.environ["DEBUG"] == "1" or False


async def assert_register_match(tb: Testbench, register: str) -> None:
    """Reads the value of a register by name from the device under test and asserts
    that its value is equal to the locally stored expected value.

    :param tb: A handle to the testbench (to provide RAL access)
    :type tb: Testbench
    :param register: The name of the register to perform the assertion on
    :type register: str
    """
    actual = await tb.RAL.read(register)
    assert tb.RAL.get(register) == actual, f"Expected does not equal actual ({actual})"


async def assert_field_match(tb: Testbench, register: str, field: str) -> None:
    """Reads the value of a register's field by name from the device under test and
    asserts that its value is equal to the locally stored expected value.

    :param tb: A handle to the testbench (to provide RAL access)
    :type tb: Testbench
    :param register: The name of the register to within which the field is located
    :type register: str
    :param field: The field to perform the assertion on
    :type field: str
    """
    actual = await tb.RAL.read(register, field)
    assert (
        tb.RAL.get_field(register, field) == actual
    ), f"Expected does not equal actual ({actual})"


@cocotb.test(timeout_time=50, timeout_unit="us")
async def test_bringup(dut):
    """Bringup"""

    tb = Testbench(dut, addr_map, debug)

    # init the dut
    await tb.reset()

    # wait some cycles
    for _ in range(20):
        await tb.clkedge


@cocotb.coroutine
async def test_register_read_write(dut, target):
    """Writes to a register and reads back the value"""

    tb = Testbench(dut, addr_map, debug)

    # reset the dut
    await tb.reset()

    # Write a random value to the register
    tb.RAL.randomize(target)
    await tb.RAL.write(target)

    # Assert the local version matches the HW version
    await assert_register_match(tb, target)


# Is it better to let the RegModel expose the register names and then iterate over the
# register names in a more programatic way inside the test (which is adaptive to the
# register map definition)?
factory = TestFactory(test_register_read_write)
factory.add_option(
    "target",
    ["r1"] + [f"r2_array_{i}" for i in range(4)] + [f"r{i}" for i in range(3, 9)],
)
factory.generate_tests()


@cocotb.test(timeout_time=50, timeout_unit="us")
async def test_register_array_read_write(dut):
    """Writes to a register and reads back the value"""

    tb = Testbench(dut, addr_map)

    # reset the dut
    await tb.reset()
    await tb.clkedge

    for i in range(4):
        target = f"r2_array_{i}"

        # write a random value
        tb.RAL.randomize(target)
        await tb.RAL.write(target)

        await assert_register_match(tb, target)


@cocotb.test(timeout_time=50, timeout_unit="us")
async def test_field_read_write(dut):
    """Writes to a field and reads back the value"""

    tb = Testbench(dut, addr_map, debug)

    # init the dut
    await tb.reset()
    await tb.clkedge

    target = "r8"

    # randomize the value of the register and write to DUT
    tb.RAL.randomize(target)
    await tb.RAL.write(target)

    for i in range(2):
        # Assert equality
        await assert_field_match(tb, target, f"f{i+1}")

    for i in range(2):
        # randomize the current field value
        tb.RAL.randomize_field(target, f"f{i+1}")
        await tb.RAL.write(target)

        # assert value of the register
        await assert_register_match(tb, target)

    # Test writing the value directly
    await tb.RAL.write(target, 0xFA)
    await assert_register_match(tb, target)


@cocotb.test(timeout_time=50, timeout_unit="us")
async def test_wide_register_read_write(dut):
    """Writes to a wide register and reads back the value"""

    tb = Testbench(dut, addr_map, debug)

    # reset the dut
    await tb.reset()
    await tb.clkedge

    target = "r4"

    for i in range(2):
        # randomize the current field
        tb.RAL.randomize_field(target, f"f{i+1}")
        await tb.RAL.write(target)

        # assert equality on entire register
        await assert_field_match(tb, target, f"f{i+1}")

    # write a wide reg by setting each field and then writing
    tb.RAL.randomize(target)
    await tb.RAL.write(target)
    await assert_register_match(tb, target)

    # write a wide value all at once
    await tb.RAL.write(target, data=0xAB12)
    await assert_register_match(tb, target)


@cocotb.test(timeout_time=50, timeout_unit="us")
async def test_wide_narrow_register_read_write(dut):
    """writes to the fields of a register which is wide (> accesswidth) but has fields
    which are smaller than the accesswidth"""

    tb = Testbench(dut, addr_map, debug)
    await tb.reset()

    target = "r5"

    # write a random value to the register
    tb.RAL.randomize(target)
    await tb.RAL.write(target)

    # check the entire register matches
    await assert_register_match(tb, target)

    # Check that each field match
    for i in range(4):
        await assert_field_match(tb, target, f"f{i+1}")
