// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/06/2020 18:24:36"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SCOMP (
	clock,
	resetn,
	IO_WRITE,
	IO_CYCLE,
	IO_ADDR,
	IO_DATA,
	dbg_FETCH,
	dbg_AC,
	dbg_PC,
	dbg_MA,
	dbg_MD,
	dbg_IR);
input 	clock;
input 	resetn;
output 	IO_WRITE;
output 	IO_CYCLE;
output 	[10:0] IO_ADDR;
inout 	[15:0] IO_DATA;
output 	dbg_FETCH;
output 	[15:0] dbg_AC;
output 	[10:0] dbg_PC;
output 	[10:0] dbg_MA;
output 	[15:0] dbg_MD;
output 	[15:0] dbg_IR;

// Design Ports Information
// IO_WRITE	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_CYCLE	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[0]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[1]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[2]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[3]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[4]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[6]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[7]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[8]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[9]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_ADDR[10]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_FETCH	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[0]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[2]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[5]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[6]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[7]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[8]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[9]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[10]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[11]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[12]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[13]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[14]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_AC[15]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[0]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[1]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[2]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[3]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[4]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[5]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[6]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[7]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[8]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[9]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_PC[10]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[0]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[3]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[4]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[8]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[9]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MA[10]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[0]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[2]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[3]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[6]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[8]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[9]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[10]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[11]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[12]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[13]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[14]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_MD[15]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[0]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[1]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[2]	=>  Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[3]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[4]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[5]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[6]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[7]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[8]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[9]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[10]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[11]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[12]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[13]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[14]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// dbg_IR[15]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[1]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[3]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[4]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[5]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[6]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[7]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[8]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[9]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[10]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[11]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[12]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[13]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[14]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IO_DATA[15]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clock	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \IO_DATA[0]~output_o ;
wire \IO_DATA[1]~output_o ;
wire \IO_DATA[2]~output_o ;
wire \IO_DATA[3]~output_o ;
wire \IO_DATA[4]~output_o ;
wire \IO_DATA[5]~output_o ;
wire \IO_DATA[6]~output_o ;
wire \IO_DATA[7]~output_o ;
wire \IO_DATA[8]~output_o ;
wire \IO_DATA[9]~output_o ;
wire \IO_DATA[10]~output_o ;
wire \IO_DATA[11]~output_o ;
wire \IO_DATA[12]~output_o ;
wire \IO_DATA[13]~output_o ;
wire \IO_DATA[14]~output_o ;
wire \IO_DATA[15]~output_o ;
wire \IO_WRITE~output_o ;
wire \IO_CYCLE~output_o ;
wire \IO_ADDR[0]~output_o ;
wire \IO_ADDR[1]~output_o ;
wire \IO_ADDR[2]~output_o ;
wire \IO_ADDR[3]~output_o ;
wire \IO_ADDR[4]~output_o ;
wire \IO_ADDR[5]~output_o ;
wire \IO_ADDR[6]~output_o ;
wire \IO_ADDR[7]~output_o ;
wire \IO_ADDR[8]~output_o ;
wire \IO_ADDR[9]~output_o ;
wire \IO_ADDR[10]~output_o ;
wire \dbg_FETCH~output_o ;
wire \dbg_AC[0]~output_o ;
wire \dbg_AC[1]~output_o ;
wire \dbg_AC[2]~output_o ;
wire \dbg_AC[3]~output_o ;
wire \dbg_AC[4]~output_o ;
wire \dbg_AC[5]~output_o ;
wire \dbg_AC[6]~output_o ;
wire \dbg_AC[7]~output_o ;
wire \dbg_AC[8]~output_o ;
wire \dbg_AC[9]~output_o ;
wire \dbg_AC[10]~output_o ;
wire \dbg_AC[11]~output_o ;
wire \dbg_AC[12]~output_o ;
wire \dbg_AC[13]~output_o ;
wire \dbg_AC[14]~output_o ;
wire \dbg_AC[15]~output_o ;
wire \dbg_PC[0]~output_o ;
wire \dbg_PC[1]~output_o ;
wire \dbg_PC[2]~output_o ;
wire \dbg_PC[3]~output_o ;
wire \dbg_PC[4]~output_o ;
wire \dbg_PC[5]~output_o ;
wire \dbg_PC[6]~output_o ;
wire \dbg_PC[7]~output_o ;
wire \dbg_PC[8]~output_o ;
wire \dbg_PC[9]~output_o ;
wire \dbg_PC[10]~output_o ;
wire \dbg_MA[0]~output_o ;
wire \dbg_MA[1]~output_o ;
wire \dbg_MA[2]~output_o ;
wire \dbg_MA[3]~output_o ;
wire \dbg_MA[4]~output_o ;
wire \dbg_MA[5]~output_o ;
wire \dbg_MA[6]~output_o ;
wire \dbg_MA[7]~output_o ;
wire \dbg_MA[8]~output_o ;
wire \dbg_MA[9]~output_o ;
wire \dbg_MA[10]~output_o ;
wire \dbg_MD[0]~output_o ;
wire \dbg_MD[1]~output_o ;
wire \dbg_MD[2]~output_o ;
wire \dbg_MD[3]~output_o ;
wire \dbg_MD[4]~output_o ;
wire \dbg_MD[5]~output_o ;
wire \dbg_MD[6]~output_o ;
wire \dbg_MD[7]~output_o ;
wire \dbg_MD[8]~output_o ;
wire \dbg_MD[9]~output_o ;
wire \dbg_MD[10]~output_o ;
wire \dbg_MD[11]~output_o ;
wire \dbg_MD[12]~output_o ;
wire \dbg_MD[13]~output_o ;
wire \dbg_MD[14]~output_o ;
wire \dbg_MD[15]~output_o ;
wire \dbg_IR[0]~output_o ;
wire \dbg_IR[1]~output_o ;
wire \dbg_IR[2]~output_o ;
wire \dbg_IR[3]~output_o ;
wire \dbg_IR[4]~output_o ;
wire \dbg_IR[5]~output_o ;
wire \dbg_IR[6]~output_o ;
wire \dbg_IR[7]~output_o ;
wire \dbg_IR[8]~output_o ;
wire \dbg_IR[9]~output_o ;
wire \dbg_IR[10]~output_o ;
wire \dbg_IR[11]~output_o ;
wire \dbg_IR[12]~output_o ;
wire \dbg_IR[13]~output_o ;
wire \dbg_IR[14]~output_o ;
wire \dbg_IR[15]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \state.init~feeder_combout ;
wire \resetn~input_o ;
wire \resetn~inputclkctrl_outclk ;
wire \state.init~q ;
wire \state.decode~feeder_combout ;
wire \state.decode~q ;
wire \state~35_combout ;
wire \state~36_combout ;
wire \state.ex_iload~q ;
wire \Selector29~0_combout ;
wire \state~38_combout ;
wire \state.ex_istore~q ;
wire \state.ex_istore2~q ;
wire \WideNor0~combout ;
wire \state~53_combout ;
wire \state.ex_call~q ;
wire \PC_stack[9][0]~1_combout ;
wire \PC_stack[9][3]~q ;
wire \Selector126~0_combout ;
wire \PC_stack[0][0]~0_combout ;
wire \PC_stack[8][3]~q ;
wire \Selector115~0_combout ;
wire \PC_stack[7][3]~q ;
wire \Selector104~0_combout ;
wire \PC_stack[6][3]~q ;
wire \Selector93~0_combout ;
wire \PC_stack[5][3]~q ;
wire \Selector82~0_combout ;
wire \PC_stack[4][3]~q ;
wire \Selector71~0_combout ;
wire \PC_stack[3][3]~q ;
wire \Selector60~0_combout ;
wire \PC_stack[2][3]~q ;
wire \Selector49~0_combout ;
wire \PC_stack[1][3]~q ;
wire \Selector38~0_combout ;
wire \PC_stack[0][3]~q ;
wire \PC_stack[9][0]~feeder_combout ;
wire \PC_stack[9][0]~q ;
wire \Selector129~0_combout ;
wire \PC_stack[8][0]~q ;
wire \Selector118~0_combout ;
wire \PC_stack[7][0]~q ;
wire \Selector107~0_combout ;
wire \PC_stack[6][0]~q ;
wire \Selector96~0_combout ;
wire \PC_stack[5][0]~q ;
wire \Selector85~0_combout ;
wire \PC_stack[4][0]~q ;
wire \Selector74~0_combout ;
wire \PC_stack[3][0]~q ;
wire \Selector63~0_combout ;
wire \PC_stack[2][0]~q ;
wire \Selector52~0_combout ;
wire \PC_stack[1][0]~q ;
wire \Selector41~0_combout ;
wire \PC_stack[0][0]~q ;
wire \Add0~0_combout ;
wire \PC_stack[9][4]~feeder_combout ;
wire \PC_stack[9][4]~q ;
wire \Selector125~0_combout ;
wire \PC_stack[8][4]~q ;
wire \Selector114~0_combout ;
wire \PC_stack[7][4]~q ;
wire \Selector103~0_combout ;
wire \PC_stack[6][4]~q ;
wire \Selector92~0_combout ;
wire \PC_stack[5][4]~q ;
wire \Selector81~0_combout ;
wire \PC_stack[4][4]~q ;
wire \Selector70~0_combout ;
wire \PC_stack[3][4]~q ;
wire \Selector59~0_combout ;
wire \PC_stack[2][4]~q ;
wire \Selector48~0_combout ;
wire \PC_stack[1][4]~q ;
wire \Selector37~0_combout ;
wire \PC_stack[0][4]~q ;
wire \Selector7~0_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Selector7~1_combout ;
wire \Selector7~2_combout ;
wire \state~41_combout ;
wire \state~50_combout ;
wire \state.ex_jneg~q ;
wire \IR[4]~0_combout ;
wire \state~46_combout ;
wire \state.ex_shift~q ;
wire \PC_stack[9][5]~feeder_combout ;
wire \PC_stack[9][5]~q ;
wire \Selector124~0_combout ;
wire \PC_stack[8][5]~q ;
wire \Selector113~0_combout ;
wire \PC_stack[7][5]~q ;
wire \Selector102~0_combout ;
wire \PC_stack[6][5]~q ;
wire \Selector91~0_combout ;
wire \PC_stack[5][5]~q ;
wire \Selector80~0_combout ;
wire \PC_stack[4][5]~q ;
wire \Selector69~0_combout ;
wire \PC_stack[3][5]~q ;
wire \Selector58~0_combout ;
wire \PC_stack[2][5]~q ;
wire \Selector47~0_combout ;
wire \PC_stack[1][5]~q ;
wire \Selector36~0_combout ;
wire \PC_stack[0][5]~q ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \PC_stack[9][6]~q ;
wire \Selector123~0_combout ;
wire \PC_stack[8][6]~q ;
wire \Selector112~0_combout ;
wire \PC_stack[7][6]~q ;
wire \Selector101~0_combout ;
wire \PC_stack[6][6]~q ;
wire \Selector90~0_combout ;
wire \PC_stack[5][6]~q ;
wire \Selector79~0_combout ;
wire \PC_stack[4][6]~q ;
wire \Selector68~0_combout ;
wire \PC_stack[3][6]~q ;
wire \Selector57~0_combout ;
wire \PC_stack[2][6]~q ;
wire \Selector46~0_combout ;
wire \PC_stack[1][6]~q ;
wire \Selector35~0_combout ;
wire \PC_stack[0][6]~q ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \PC_stack[9][7]~feeder_combout ;
wire \PC_stack[9][7]~q ;
wire \Selector122~0_combout ;
wire \PC_stack[8][7]~q ;
wire \Selector111~0_combout ;
wire \PC_stack[7][7]~q ;
wire \Selector100~0_combout ;
wire \PC_stack[6][7]~q ;
wire \Selector89~0_combout ;
wire \PC_stack[5][7]~q ;
wire \Selector78~0_combout ;
wire \PC_stack[4][7]~q ;
wire \Selector67~0_combout ;
wire \PC_stack[3][7]~q ;
wire \Selector56~0_combout ;
wire \PC_stack[2][7]~q ;
wire \Selector45~0_combout ;
wire \PC_stack[1][7]~q ;
wire \Selector34~0_combout ;
wire \PC_stack[0][7]~q ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \PC_stack[9][8]~feeder_combout ;
wire \PC_stack[9][8]~q ;
wire \Selector121~0_combout ;
wire \PC_stack[8][8]~q ;
wire \Selector110~0_combout ;
wire \PC_stack[7][8]~q ;
wire \Selector99~0_combout ;
wire \PC_stack[6][8]~q ;
wire \Selector88~0_combout ;
wire \PC_stack[5][8]~q ;
wire \Selector77~0_combout ;
wire \PC_stack[4][8]~q ;
wire \Selector66~0_combout ;
wire \PC_stack[3][8]~q ;
wire \Selector55~0_combout ;
wire \PC_stack[2][8]~q ;
wire \Selector44~0_combout ;
wire \PC_stack[1][8]~q ;
wire \Selector33~0_combout ;
wire \PC_stack[0][8]~q ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \PC_stack[9][9]~feeder_combout ;
wire \PC_stack[9][9]~q ;
wire \Selector120~0_combout ;
wire \PC_stack[8][9]~q ;
wire \Selector109~0_combout ;
wire \PC_stack[7][9]~q ;
wire \Selector98~0_combout ;
wire \PC_stack[6][9]~q ;
wire \Selector87~0_combout ;
wire \PC_stack[5][9]~q ;
wire \Selector76~0_combout ;
wire \PC_stack[4][9]~q ;
wire \Selector65~0_combout ;
wire \PC_stack[3][9]~q ;
wire \Selector54~0_combout ;
wire \PC_stack[2][9]~q ;
wire \Selector43~0_combout ;
wire \PC_stack[1][9]~q ;
wire \Selector32~0_combout ;
wire \PC_stack[0][9]~q ;
wire \PC_stack[9][10]~feeder_combout ;
wire \PC_stack[9][10]~q ;
wire \Selector119~0_combout ;
wire \PC_stack[8][10]~q ;
wire \Selector108~0_combout ;
wire \PC_stack[7][10]~q ;
wire \Selector97~0_combout ;
wire \PC_stack[6][10]~q ;
wire \Selector86~0_combout ;
wire \PC_stack[5][10]~q ;
wire \Selector75~0_combout ;
wire \PC_stack[4][10]~q ;
wire \Selector64~0_combout ;
wire \PC_stack[3][10]~q ;
wire \Selector53~0_combout ;
wire \PC_stack[2][10]~q ;
wire \Selector42~0_combout ;
wire \PC_stack[1][10]~q ;
wire \Selector31~0_combout ;
wire \PC_stack[0][10]~q ;
wire \Add0~17 ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \state~43_combout ;
wire \state~44_combout ;
wire \state.ex_loadi~q ;
wire \IO_DATA[9]~input_o ;
wire \Selector18~4_combout ;
wire \state~47_combout ;
wire \state.ex_or~q ;
wire \Selector29~1_combout ;
wire \state~39_combout ;
wire \state.ex_and~q ;
wire \state~45_combout ;
wire \state.ex_addi~q ;
wire \WideOr3~1_combout ;
wire \WideOr3~2_combout ;
wire \Selector29~2_combout ;
wire \state.ex_load~q ;
wire \state~40_combout ;
wire \state.ex_add~q ;
wire \WideOr3~0_combout ;
wire \Selector27~0_combout ;
wire \Selector17~0_combout ;
wire \IO_DATA[10]~input_o ;
wire \Selector17~1_combout ;
wire \Selector27~9_combout ;
wire \Selector25~0_combout ;
wire \shifter|auto_generated|sbit_w[19]~31_combout ;
wire \Selector26~1_combout ;
wire \shifter|auto_generated|sbit_w[17]~37_combout ;
wire \Selector27~7_combout ;
wire \Selector26~2_combout ;
wire \shifter|auto_generated|sbit_w[23]~29_combout ;
wire \shifter|auto_generated|sbit_w[23]~30_combout ;
wire \shifter|auto_generated|sbit_w[37]~33_combout ;
wire \shifter|auto_generated|sbit_w[37]~36_combout ;
wire \shifter|auto_generated|sbit_w[17]~38_combout ;
wire \shifter|auto_generated|sbit_w[49]~39_combout ;
wire \shifter|auto_generated|sbit_w[49]~40_combout ;
wire \IO_DATA[1]~input_o ;
wire \Selector26~3_combout ;
wire \Selector26~0_combout ;
wire \Selector26~4_combout ;
wire \Add1~11_combout ;
wire \Add1~8_combout ;
wire \Add1~9_combout ;
wire \Add1~10_combout ;
wire \Add1~0_combout ;
wire \Add1~1_combout ;
wire \Add1~2_combout ;
wire \Add1~3_combout ;
wire \Add1~5_cout ;
wire \Add1~7 ;
wire \Add1~12_combout ;
wire \Selector26~5_combout ;
wire \Selector26~6_combout ;
wire \Selector26~7_combout ;
wire \shifter|auto_generated|sbit_w[53]~78_combout ;
wire \shifter|auto_generated|sbit_w[53]~79_combout ;
wire \shifter|auto_generated|sbit_w[53]~80_combout ;
wire \Selector22~2_combout ;
wire \shifter|auto_generated|sbit_w[30]~57_combout ;
wire \shifter|auto_generated|sbit_w[45]~41_combout ;
wire \Selector18~5_combout ;
wire \Selector14~2_combout ;
wire \Selector20~4_combout ;
wire \Selector15~3_combout ;
wire \IO_DATA[13]~input_o ;
wire \Selector14~7_combout ;
wire \Selector14~3_combout ;
wire \Selector14~4_combout ;
wire \Selector14~5_combout ;
wire \Add1~79_combout ;
wire \Add1~57_combout ;
wire \WideOr3~3_combout ;
wire \Add1~77_combout ;
wire \Add1~78_combout ;
wire \Add1~74_combout ;
wire \Add1~72_combout ;
wire \Add1~73_combout ;
wire \Selector16~0_combout ;
wire \Selector16~4_combout ;
wire \shifter|auto_generated|sbit_w[39]~65_combout ;
wire \shifter|auto_generated|sbit_w[39]~66_combout ;
wire \shifter|auto_generated|sbit_w[59]~67_combout ;
wire \shifter|auto_generated|sbit_w[29]~68_combout ;
wire \shifter|auto_generated|sbit_w[43]~69_combout ;
wire \shifter|auto_generated|sbit_w[27]~45_combout ;
wire \shifter|auto_generated|sbit_w[27]~46_combout ;
wire \shifter|auto_generated|sbit_w[43]~70_combout ;
wire \Selector16~3_combout ;
wire \IO_DATA[11]~input_o ;
wire \Selector16~1_combout ;
wire \Selector16~2_combout ;
wire \Selector16~5_combout ;
wire \Add1~67_combout ;
wire \Add1~68_combout ;
wire \Add1~62_combout ;
wire \Add1~63_combout ;
wire \Add1~64_combout ;
wire \Add1~56_combout ;
wire \Add1~58_combout ;
wire \Add1~59_combout ;
wire \Add1~53_combout ;
wire \Add1~50_combout ;
wire \Add1~51_combout ;
wire \Add1~52_combout ;
wire \Add1~47_combout ;
wire \Add1~44_combout ;
wire \Add1~45_combout ;
wire \Add1~46_combout ;
wire \Add1~38_combout ;
wire \Add1~39_combout ;
wire \Add1~40_combout ;
wire \Add1~41_combout ;
wire \Add1~35_combout ;
wire \Add1~32_combout ;
wire \Add1~33_combout ;
wire \Add1~34_combout ;
wire \Add1~26_combout ;
wire \Add1~27_combout ;
wire \Add1~28_combout ;
wire \Add1~29_combout ;
wire \Add1~20_combout ;
wire \Add1~21_combout ;
wire \Add1~22_combout ;
wire \Add1~23_combout ;
wire \Add1~14_combout ;
wire \Add1~15_combout ;
wire \Add1~16_combout ;
wire \Add1~17_combout ;
wire \Add1~13 ;
wire \Add1~19 ;
wire \Add1~25 ;
wire \Add1~31 ;
wire \Add1~37 ;
wire \Add1~43 ;
wire \Add1~49 ;
wire \Add1~55 ;
wire \Add1~61 ;
wire \Add1~66 ;
wire \Add1~70_combout ;
wire \Selector16~6_combout ;
wire \Add1~69_combout ;
wire \Add1~71 ;
wire \Add1~76 ;
wire \Add1~80_combout ;
wire \Selector14~6_combout ;
wire \shifter|auto_generated|sbit_w[30]~22_combout ;
wire \shifter|auto_generated|sbit_w[46]~58_combout ;
wire \shifter|auto_generated|sbit_w[28]~25_combout ;
wire \shifter|auto_generated|sbit_w[28]~26_combout ;
wire \shifter|auto_generated|sbit_w[46]~59_combout ;
wire \shifter|auto_generated|sbit_w[62]~81_combout ;
wire \shifter|auto_generated|sbit_w[62]~82_combout ;
wire \Selector13~2_combout ;
wire \Add1~82_combout ;
wire \Add1~83_combout ;
wire \Add1~84_combout ;
wire \Add1~81 ;
wire \Add1~85_combout ;
wire \IO_DATA[14]~input_o ;
wire \Selector13~3_combout ;
wire \Selector13~7_combout ;
wire \Selector13~4_combout ;
wire \Selector13~5_combout ;
wire \Selector13~6_combout ;
wire \shifter|auto_generated|sbit_w[29]~43_combout ;
wire \shifter|auto_generated|sbit_w[29]~42_combout ;
wire \shifter|auto_generated|sbit_w[45]~44_combout ;
wire \shifter|auto_generated|sbit_w[45]~47_combout ;
wire \shifter|auto_generated|sbit_w[61]~76_combout ;
wire \shifter|auto_generated|sbit_w[61]~77_combout ;
wire \IO_DATA[5]~input_o ;
wire \Selector22~3_combout ;
wire \Selector22~4_combout ;
wire \Add1~36_combout ;
wire \Selector22~5_combout ;
wire \Selector22~6_combout ;
wire \Selector22~7_combout ;
wire \shifter|auto_generated|sbit_w[21]~34_combout ;
wire \shifter|auto_generated|sbit_w[21]~35_combout ;
wire \shifter|auto_generated|sbit_w[35]~71_combout ;
wire \Selector24~6_combout ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \IO_DATA[3]~input_o ;
wire \Selector24~2_combout ;
wire \Selector24~3_combout ;
wire \Add1~24_combout ;
wire \Selector24~4_combout ;
wire \Selector24~5_combout ;
wire \Selector24~7_combout ;
wire \shifter|auto_generated|sbit_w[19]~32_combout ;
wire \shifter|auto_generated|sbit_w[35]~85_combout ;
wire \shifter|auto_generated|sbit_w[55]~86_combout ;
wire \Selector20~2_combout ;
wire \Add1~48_combout ;
wire \IO_DATA[7]~input_o ;
wire \Selector20~3_combout ;
wire \Selector20~5_combout ;
wire \Selector20~9_combout ;
wire \Selector20~6_combout ;
wire \Selector20~7_combout ;
wire \Selector20~8_combout ;
wire \shifter|auto_generated|sbit_w[24]~14_combout ;
wire \shifter|auto_generated|sbit_w[24]~54_combout ;
wire \shifter|auto_generated|sbit_w[42]~62_combout ;
wire \shifter|auto_generated|sbit_w[26]~18_combout ;
wire \shifter|auto_generated|sbit_w[26]~19_combout ;
wire \shifter|auto_generated|sbit_w[42]~63_combout ;
wire \shifter|auto_generated|sbit_w[54]~83_combout ;
wire \shifter|auto_generated|sbit_w[20]~11_combout ;
wire \shifter|auto_generated|sbit_w[20]~12_combout ;
wire \shifter|auto_generated|sbit_w[38]~55_combout ;
wire \shifter|auto_generated|sbit_w[38]~60_combout ;
wire \shifter|auto_generated|sbit_w[54]~84_combout ;
wire \Selector21~2_combout ;
wire \IO_DATA[6]~input_o ;
wire \Selector21~3_combout ;
wire \Add1~42_combout ;
wire \Selector21~4_combout ;
wire \Selector21~5_combout ;
wire \Selector21~6_combout ;
wire \Selector21~7_combout ;
wire \shifter|auto_generated|sbit_w[22]~8_combout ;
wire \shifter|auto_generated|sbit_w[22]~9_combout ;
wire \Selector25~1_combout ;
wire \shifter|auto_generated|sbit_w[58]~61_combout ;
wire \shifter|auto_generated|sbit_w[58]~64_combout ;
wire \Selector25~2_combout ;
wire \IO_DATA[2]~input_o ;
wire \Selector25~3_combout ;
wire \Selector25~4_combout ;
wire \Add1~18_combout ;
wire \Selector25~5_combout ;
wire \Selector25~7_combout ;
wire \Selector25~8_combout ;
wire \shifter|auto_generated|sbit_w[18]~5_combout ;
wire \shifter|auto_generated|sbit_w[18]~6_combout ;
wire \shifter|auto_generated|sbit_w[32]~3_combout ;
wire \shifter|auto_generated|sbit_w[34]~56_combout ;
wire \Selector25~6_combout ;
wire \Selector17~2_combout ;
wire \Selector17~3_combout ;
wire \Selector17~4_combout ;
wire \Selector17~5_combout ;
wire \Add1~65_combout ;
wire \Selector17~6_combout ;
wire \shifter|auto_generated|sbit_w[25]~50_combout ;
wire \shifter|auto_generated|sbit_w[25]~51_combout ;
wire \shifter|auto_generated|sbit_w[41]~49_combout ;
wire \shifter|auto_generated|sbit_w[41]~52_combout ;
wire \shifter|auto_generated|sbit_w[57]~48_combout ;
wire \shifter|auto_generated|sbit_w[57]~53_combout ;
wire \Selector18~11_combout ;
wire \Selector18~6_combout ;
wire \Selector18~7_combout ;
wire \Add1~60_combout ;
wire \Selector18~10_combout ;
wire \Selector18~8_combout ;
wire \Selector18~9_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \Selector1~2_combout ;
wire \next_mem_addr[10]~10_combout ;
wire \Selector2~0_combout ;
wire \Add0~18_combout ;
wire \Selector2~1_combout ;
wire \Selector2~2_combout ;
wire \next_mem_addr[9]~9_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \next_mem_addr[8]~8_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~2_combout ;
wire \next_mem_addr[7]~7_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~2_combout ;
wire \next_mem_addr[6]~6_combout ;
wire \shifter|auto_generated|sbit_w[36]~4_combout ;
wire \shifter|auto_generated|sbit_w[40]~15_combout ;
wire \shifter|auto_generated|sbit_w[22]~16_combout ;
wire \shifter|auto_generated|sbit_w[40]~17_combout ;
wire \shifter|auto_generated|sbit_w[40]~20_combout ;
wire \shifter|auto_generated|sbit_w[60]~74_combout ;
wire \shifter|auto_generated|sbit_w[30]~23_combout ;
wire \shifter|auto_generated|sbit_w[44]~24_combout ;
wire \shifter|auto_generated|sbit_w[44]~27_combout ;
wire \shifter|auto_generated|sbit_w[60]~75_combout ;
wire \shifter|auto_generated|sbit_w[32]~2_combout ;
wire \shifter|auto_generated|sbit_w[32]~87_combout ;
wire \shifter|auto_generated|sbit_w[52]~72_combout ;
wire \shifter|auto_generated|sbit_w[36]~10_combout ;
wire \shifter|auto_generated|sbit_w[36]~13_combout ;
wire \shifter|auto_generated|sbit_w[52]~73_combout ;
wire \Selector23~0_combout ;
wire \IO_DATA[4]~input_o ;
wire \Selector23~1_combout ;
wire \Add1~30_combout ;
wire \Selector23~2_combout ;
wire \Selector23~3_combout ;
wire \Selector23~4_combout ;
wire \Selector23~5_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector6~2_combout ;
wire \next_mem_addr[5]~5_combout ;
wire \Selector12~6_combout ;
wire \Selector12~7_combout ;
wire \Selector12~8_combout ;
wire \IO_DATA[15]~input_o ;
wire \Selector12~5_combout ;
wire \Selector12~9_combout ;
wire \Selector12~4_combout ;
wire \Selector12~10_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \Selector12~2_combout ;
wire \Selector12~3_combout ;
wire \Add1~89_combout ;
wire \Add1~87_combout ;
wire \Add1~88_combout ;
wire \Add1~86 ;
wire \Add1~90_combout ;
wire \Selector12~11_combout ;
wire \Selector28~0_combout ;
wire \state~51_combout ;
wire \state.ex_jzero~q ;
wire \state~54_combout ;
wire \state.ex_jump~q ;
wire \state~52_combout ;
wire \state.ex_jpos~q ;
wire \WideOr2~0_combout ;
wire \WideOr2~1_combout ;
wire \PC[0]~0_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \PC[4]~1_combout ;
wire \PC[0]~2_combout ;
wire \next_mem_addr[4]~4_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Selector11~2_combout ;
wire \Add0~1 ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Selector9~1_combout ;
wire \PC_stack[9][2]~feeder_combout ;
wire \PC_stack[9][2]~q ;
wire \Selector127~0_combout ;
wire \PC_stack[8][2]~q ;
wire \Selector116~0_combout ;
wire \PC_stack[7][2]~q ;
wire \Selector105~0_combout ;
wire \PC_stack[6][2]~q ;
wire \Selector94~0_combout ;
wire \PC_stack[5][2]~q ;
wire \Selector83~0_combout ;
wire \PC_stack[4][2]~q ;
wire \Selector72~0_combout ;
wire \PC_stack[3][2]~q ;
wire \Selector61~0_combout ;
wire \PC_stack[2][2]~q ;
wire \Selector50~0_combout ;
wire \PC_stack[1][2]~q ;
wire \Selector39~0_combout ;
wire \PC_stack[0][2]~q ;
wire \Selector9~2_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \Selector8~2_combout ;
wire \next_mem_addr[3]~3_combout ;
wire \Selector9~0_combout ;
wire \next_mem_addr[2]~2_combout ;
wire \state~32_combout ;
wire \state~49_combout ;
wire \state.ex_return~q ;
wire \PC_stack[9][1]~feeder_combout ;
wire \PC_stack[9][1]~q ;
wire \Selector128~0_combout ;
wire \PC_stack[8][1]~q ;
wire \Selector117~0_combout ;
wire \PC_stack[7][1]~q ;
wire \Selector106~0_combout ;
wire \PC_stack[6][1]~q ;
wire \Selector95~0_combout ;
wire \PC_stack[5][1]~q ;
wire \Selector84~0_combout ;
wire \PC_stack[4][1]~q ;
wire \Selector73~0_combout ;
wire \PC_stack[3][1]~q ;
wire \Selector62~0_combout ;
wire \PC_stack[2][1]~q ;
wire \Selector51~0_combout ;
wire \PC_stack[1][1]~q ;
wire \Selector40~0_combout ;
wire \PC_stack[0][1]~q ;
wire \Add0~2_combout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \Selector10~2_combout ;
wire \next_mem_addr[1]~1_combout ;
wire \state~34_combout ;
wire \state.ex_in~q ;
wire \WideOr5~0_combout ;
wire \state~33_combout ;
wire \state.ex_out~q ;
wire \WideOr5~combout ;
wire \state.fetch~q ;
wire \next_mem_addr[0]~0_combout ;
wire \state~48_combout ;
wire \state.ex_xor~q ;
wire \Selector19~4_combout ;
wire \shifter|auto_generated|sbit_w[48]~7_combout ;
wire \Selector19~6_combout ;
wire \IO_DATA[8]~input_o ;
wire \Selector19~5_combout ;
wire \Selector19~9_combout ;
wire \Selector19~3_combout ;
wire \Selector19~7_combout ;
wire \Selector19~2_combout ;
wire \Add1~54_combout ;
wire \Selector19~8_combout ;
wire \state~42_combout ;
wire \state.ex_sub~q ;
wire \AC[13]~0_combout ;
wire \IO_DATA[12]~input_o ;
wire \Selector15~4_combout ;
wire \Selector15~5_combout ;
wire \Selector15~0_combout ;
wire \Selector15~1_combout ;
wire \Selector15~2_combout ;
wire \Add1~75_combout ;
wire \Selector15~6_combout ;
wire \state~37_combout ;
wire \state.ex_store~q ;
wire \state.ex_store2~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \MW~q ;
wire \shifter|auto_generated|sbit_w[56]~28_combout ;
wire \shifter|auto_generated|sbit_w[56]~21_combout ;
wire \Selector27~5_combout ;
wire \Selector27~1_combout ;
wire \IO_DATA[0]~input_o ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \Add1~6_combout ;
wire \Selector27~4_combout ;
wire \Selector27~6_combout ;
wire \Selector27~8_combout ;
wire \Selector28~1_combout ;
wire \IO_WRITE_int~q ;
wire \state.ex_in2~q ;
wire \state.ex_out2~q ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \IO_CYCLE~reg0_q ;
wire \IR[14]~feeder_combout ;
wire \IR[15]~feeder_combout ;
wire [15:0] \altsyncram_component|auto_generated|q_a ;
wire [15:0] IR;
wire [15:0] AC;
wire [10:0] PC;

wire [3:0] \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [3:0] \altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [3:0] \altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [3:0] \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;

assign \altsyncram_component|auto_generated|q_a [0] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [1] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [2] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [3] = \altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \altsyncram_component|auto_generated|q_a [4] = \altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [5] = \altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [6] = \altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [7] = \altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];

assign \altsyncram_component|auto_generated|q_a [8] = \altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [9] = \altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [10] = \altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [11] = \altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];

assign \altsyncram_component|auto_generated|q_a [12] = \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \altsyncram_component|auto_generated|q_a [13] = \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \altsyncram_component|auto_generated|q_a [14] = \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \altsyncram_component|auto_generated|q_a [15] = \altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N9
fiftyfivenm_io_obuf \IO_DATA[0]~output (
	.i(AC[0]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[0]~output .bus_hold = "false";
defparam \IO_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \IO_DATA[1]~output (
	.i(AC[1]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[1]~output .bus_hold = "false";
defparam \IO_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \IO_DATA[2]~output (
	.i(AC[2]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[2]~output .bus_hold = "false";
defparam \IO_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \IO_DATA[3]~output (
	.i(AC[3]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[3]~output .bus_hold = "false";
defparam \IO_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \IO_DATA[4]~output (
	.i(AC[4]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[4]~output .bus_hold = "false";
defparam \IO_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
fiftyfivenm_io_obuf \IO_DATA[5]~output (
	.i(AC[5]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[5]~output .bus_hold = "false";
defparam \IO_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \IO_DATA[6]~output (
	.i(AC[6]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[6]~output .bus_hold = "false";
defparam \IO_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \IO_DATA[7]~output (
	.i(AC[7]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[7]~output .bus_hold = "false";
defparam \IO_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \IO_DATA[8]~output (
	.i(AC[8]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[8]~output .bus_hold = "false";
defparam \IO_DATA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \IO_DATA[9]~output (
	.i(AC[9]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[9]~output .bus_hold = "false";
defparam \IO_DATA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N9
fiftyfivenm_io_obuf \IO_DATA[10]~output (
	.i(AC[10]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[10]~output .bus_hold = "false";
defparam \IO_DATA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N23
fiftyfivenm_io_obuf \IO_DATA[11]~output (
	.i(AC[11]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[11]~output .bus_hold = "false";
defparam \IO_DATA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \IO_DATA[12]~output (
	.i(AC[12]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[12]~output .bus_hold = "false";
defparam \IO_DATA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
fiftyfivenm_io_obuf \IO_DATA[13]~output (
	.i(AC[13]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[13]~output .bus_hold = "false";
defparam \IO_DATA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \IO_DATA[14]~output (
	.i(AC[14]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[14]~output .bus_hold = "false";
defparam \IO_DATA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \IO_DATA[15]~output (
	.i(AC[15]),
	.oe(\IO_WRITE_int~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_DATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_DATA[15]~output .bus_hold = "false";
defparam \IO_DATA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N2
fiftyfivenm_io_obuf \IO_WRITE~output (
	.i(\IO_WRITE_int~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_WRITE~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_WRITE~output .bus_hold = "false";
defparam \IO_WRITE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \IO_CYCLE~output (
	.i(\IO_CYCLE~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_CYCLE~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_CYCLE~output .bus_hold = "false";
defparam \IO_CYCLE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \IO_ADDR[0]~output (
	.i(IR[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[0]~output .bus_hold = "false";
defparam \IO_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \IO_ADDR[1]~output (
	.i(IR[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[1]~output .bus_hold = "false";
defparam \IO_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \IO_ADDR[2]~output (
	.i(IR[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[2]~output .bus_hold = "false";
defparam \IO_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \IO_ADDR[3]~output (
	.i(IR[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[3]~output .bus_hold = "false";
defparam \IO_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
fiftyfivenm_io_obuf \IO_ADDR[4]~output (
	.i(IR[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[4]~output .bus_hold = "false";
defparam \IO_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \IO_ADDR[5]~output (
	.i(IR[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[5]~output .bus_hold = "false";
defparam \IO_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \IO_ADDR[6]~output (
	.i(IR[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[6]~output .bus_hold = "false";
defparam \IO_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \IO_ADDR[7]~output (
	.i(IR[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[7]~output .bus_hold = "false";
defparam \IO_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \IO_ADDR[8]~output (
	.i(IR[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[8]~output .bus_hold = "false";
defparam \IO_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \IO_ADDR[9]~output (
	.i(IR[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[9]~output .bus_hold = "false";
defparam \IO_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \IO_ADDR[10]~output (
	.i(IR[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\IO_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \IO_ADDR[10]~output .bus_hold = "false";
defparam \IO_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \dbg_FETCH~output (
	.i(\state.fetch~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_FETCH~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_FETCH~output .bus_hold = "false";
defparam \dbg_FETCH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \dbg_AC[0]~output (
	.i(AC[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[0]~output .bus_hold = "false";
defparam \dbg_AC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \dbg_AC[1]~output (
	.i(AC[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[1]~output .bus_hold = "false";
defparam \dbg_AC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \dbg_AC[2]~output (
	.i(AC[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[2]~output .bus_hold = "false";
defparam \dbg_AC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \dbg_AC[3]~output (
	.i(AC[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[3]~output .bus_hold = "false";
defparam \dbg_AC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \dbg_AC[4]~output (
	.i(AC[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[4]~output .bus_hold = "false";
defparam \dbg_AC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \dbg_AC[5]~output (
	.i(AC[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[5]~output .bus_hold = "false";
defparam \dbg_AC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \dbg_AC[6]~output (
	.i(AC[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[6]~output .bus_hold = "false";
defparam \dbg_AC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \dbg_AC[7]~output (
	.i(AC[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[7]~output .bus_hold = "false";
defparam \dbg_AC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \dbg_AC[8]~output (
	.i(AC[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[8]~output .bus_hold = "false";
defparam \dbg_AC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N9
fiftyfivenm_io_obuf \dbg_AC[9]~output (
	.i(AC[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[9]~output .bus_hold = "false";
defparam \dbg_AC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \dbg_AC[10]~output (
	.i(AC[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[10]~output .bus_hold = "false";
defparam \dbg_AC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \dbg_AC[11]~output (
	.i(AC[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[11]~output .bus_hold = "false";
defparam \dbg_AC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \dbg_AC[12]~output (
	.i(AC[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[12]~output .bus_hold = "false";
defparam \dbg_AC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \dbg_AC[13]~output (
	.i(AC[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[13]~output .bus_hold = "false";
defparam \dbg_AC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \dbg_AC[14]~output (
	.i(AC[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[14]~output .bus_hold = "false";
defparam \dbg_AC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \dbg_AC[15]~output (
	.i(AC[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_AC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_AC[15]~output .bus_hold = "false";
defparam \dbg_AC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \dbg_PC[0]~output (
	.i(PC[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[0]~output .bus_hold = "false";
defparam \dbg_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \dbg_PC[1]~output (
	.i(PC[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[1]~output .bus_hold = "false";
defparam \dbg_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
fiftyfivenm_io_obuf \dbg_PC[2]~output (
	.i(PC[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[2]~output .bus_hold = "false";
defparam \dbg_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \dbg_PC[3]~output (
	.i(PC[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[3]~output .bus_hold = "false";
defparam \dbg_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \dbg_PC[4]~output (
	.i(PC[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[4]~output .bus_hold = "false";
defparam \dbg_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \dbg_PC[5]~output (
	.i(PC[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[5]~output .bus_hold = "false";
defparam \dbg_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \dbg_PC[6]~output (
	.i(PC[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[6]~output .bus_hold = "false";
defparam \dbg_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \dbg_PC[7]~output (
	.i(PC[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[7]~output .bus_hold = "false";
defparam \dbg_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \dbg_PC[8]~output (
	.i(PC[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[8]~output .bus_hold = "false";
defparam \dbg_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N30
fiftyfivenm_io_obuf \dbg_PC[9]~output (
	.i(PC[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[9]~output .bus_hold = "false";
defparam \dbg_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \dbg_PC[10]~output (
	.i(PC[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_PC[10]~output .bus_hold = "false";
defparam \dbg_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \dbg_MA[0]~output (
	.i(\next_mem_addr[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[0]~output .bus_hold = "false";
defparam \dbg_MA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \dbg_MA[1]~output (
	.i(\next_mem_addr[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[1]~output .bus_hold = "false";
defparam \dbg_MA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \dbg_MA[2]~output (
	.i(\next_mem_addr[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[2]~output .bus_hold = "false";
defparam \dbg_MA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \dbg_MA[3]~output (
	.i(\next_mem_addr[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[3]~output .bus_hold = "false";
defparam \dbg_MA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \dbg_MA[4]~output (
	.i(\next_mem_addr[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[4]~output .bus_hold = "false";
defparam \dbg_MA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N2
fiftyfivenm_io_obuf \dbg_MA[5]~output (
	.i(\next_mem_addr[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[5]~output .bus_hold = "false";
defparam \dbg_MA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \dbg_MA[6]~output (
	.i(\next_mem_addr[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[6]~output .bus_hold = "false";
defparam \dbg_MA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N16
fiftyfivenm_io_obuf \dbg_MA[7]~output (
	.i(\next_mem_addr[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[7]~output .bus_hold = "false";
defparam \dbg_MA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \dbg_MA[8]~output (
	.i(\next_mem_addr[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[8]~output .bus_hold = "false";
defparam \dbg_MA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \dbg_MA[9]~output (
	.i(\next_mem_addr[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[9]~output .bus_hold = "false";
defparam \dbg_MA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \dbg_MA[10]~output (
	.i(\next_mem_addr[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MA[10]~output .bus_hold = "false";
defparam \dbg_MA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \dbg_MD[0]~output (
	.i(\altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[0]~output .bus_hold = "false";
defparam \dbg_MD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \dbg_MD[1]~output (
	.i(\altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[1]~output .bus_hold = "false";
defparam \dbg_MD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \dbg_MD[2]~output (
	.i(\altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[2]~output .bus_hold = "false";
defparam \dbg_MD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \dbg_MD[3]~output (
	.i(\altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[3]~output .bus_hold = "false";
defparam \dbg_MD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N16
fiftyfivenm_io_obuf \dbg_MD[4]~output (
	.i(\altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[4]~output .bus_hold = "false";
defparam \dbg_MD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \dbg_MD[5]~output (
	.i(\altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[5]~output .bus_hold = "false";
defparam \dbg_MD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \dbg_MD[6]~output (
	.i(\altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[6]~output .bus_hold = "false";
defparam \dbg_MD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N23
fiftyfivenm_io_obuf \dbg_MD[7]~output (
	.i(\altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[7]~output .bus_hold = "false";
defparam \dbg_MD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \dbg_MD[8]~output (
	.i(\altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[8]~output .bus_hold = "false";
defparam \dbg_MD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \dbg_MD[9]~output (
	.i(\altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[9]~output .bus_hold = "false";
defparam \dbg_MD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \dbg_MD[10]~output (
	.i(\altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[10]~output .bus_hold = "false";
defparam \dbg_MD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N9
fiftyfivenm_io_obuf \dbg_MD[11]~output (
	.i(\altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[11]~output .bus_hold = "false";
defparam \dbg_MD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \dbg_MD[12]~output (
	.i(\altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[12]~output .bus_hold = "false";
defparam \dbg_MD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \dbg_MD[13]~output (
	.i(\altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[13]~output .bus_hold = "false";
defparam \dbg_MD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N16
fiftyfivenm_io_obuf \dbg_MD[14]~output (
	.i(\altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[14]~output .bus_hold = "false";
defparam \dbg_MD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \dbg_MD[15]~output (
	.i(\altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_MD[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_MD[15]~output .bus_hold = "false";
defparam \dbg_MD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N23
fiftyfivenm_io_obuf \dbg_IR[0]~output (
	.i(IR[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[0]~output .bus_hold = "false";
defparam \dbg_IR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \dbg_IR[1]~output (
	.i(IR[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[1]~output .bus_hold = "false";
defparam \dbg_IR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
fiftyfivenm_io_obuf \dbg_IR[2]~output (
	.i(IR[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[2]~output .bus_hold = "false";
defparam \dbg_IR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \dbg_IR[3]~output (
	.i(IR[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[3]~output .bus_hold = "false";
defparam \dbg_IR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \dbg_IR[4]~output (
	.i(IR[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[4]~output .bus_hold = "false";
defparam \dbg_IR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \dbg_IR[5]~output (
	.i(IR[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[5]~output .bus_hold = "false";
defparam \dbg_IR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \dbg_IR[6]~output (
	.i(IR[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[6]~output .bus_hold = "false";
defparam \dbg_IR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \dbg_IR[7]~output (
	.i(IR[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[7]~output .bus_hold = "false";
defparam \dbg_IR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \dbg_IR[8]~output (
	.i(IR[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[8]~output .bus_hold = "false";
defparam \dbg_IR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \dbg_IR[9]~output (
	.i(IR[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[9]~output .bus_hold = "false";
defparam \dbg_IR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \dbg_IR[10]~output (
	.i(IR[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[10]~output .bus_hold = "false";
defparam \dbg_IR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \dbg_IR[11]~output (
	.i(IR[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[11]~output .bus_hold = "false";
defparam \dbg_IR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \dbg_IR[12]~output (
	.i(IR[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[12]~output .bus_hold = "false";
defparam \dbg_IR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \dbg_IR[13]~output (
	.i(IR[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[13]~output .bus_hold = "false";
defparam \dbg_IR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \dbg_IR[14]~output (
	.i(IR[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[14]~output .bus_hold = "false";
defparam \dbg_IR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \dbg_IR[15]~output (
	.i(IR[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_IR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_IR[15]~output .bus_hold = "false";
defparam \dbg_IR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N4
fiftyfivenm_lcell_comb \state.init~feeder (
// Equation(s):
// \state.init~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\state.init~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.init~feeder .lut_mask = 16'hFFFF;
defparam \state.init~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .listen_to_nsleep_signal = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \resetn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\resetn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \resetn~inputclkctrl .clock_type = "global clock";
defparam \resetn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X50_Y5_N5
dffeas \state.init (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state.init~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.init .is_wysiwyg = "true";
defparam \state.init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N26
fiftyfivenm_lcell_comb \state.decode~feeder (
// Equation(s):
// \state.decode~feeder_combout  = \state.fetch~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state.fetch~q ),
	.cin(gnd),
	.combout(\state.decode~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state.decode~feeder .lut_mask = 16'hFF00;
defparam \state.decode~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N27
dffeas \state.decode (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state.decode~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.decode .is_wysiwyg = "true";
defparam \state.decode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N12
fiftyfivenm_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = (\state.decode~q  & (!\altsyncram_component|auto_generated|q_a [15] & \altsyncram_component|auto_generated|q_a [14]))

	.dataa(gnd),
	.datab(\state.decode~q ),
	.datac(\altsyncram_component|auto_generated|q_a [15]),
	.datad(\altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\state~35_combout ),
	.cout());
// synopsys translate_off
defparam \state~35 .lut_mask = 16'h0C00;
defparam \state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N20
fiftyfivenm_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = (!\altsyncram_component|auto_generated|q_a [11] & (\altsyncram_component|auto_generated|q_a [12] & (\altsyncram_component|auto_generated|q_a [13] & \state~35_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [11]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\state~35_combout ),
	.cin(gnd),
	.combout(\state~36_combout ),
	.cout());
// synopsys translate_off
defparam \state~36 .lut_mask = 16'h4000;
defparam \state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N21
dffeas \state.ex_iload (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_iload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_iload .is_wysiwyg = "true";
defparam \state.ex_iload .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N10
fiftyfivenm_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\state.decode~q  & (!\altsyncram_component|auto_generated|q_a [15] & \altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(\state.decode~q ),
	.datac(\altsyncram_component|auto_generated|q_a [15]),
	.datad(\altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h0C00;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N30
fiftyfivenm_lcell_comb \state~38 (
// Equation(s):
// \state~38_combout  = (\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [12] & (\altsyncram_component|auto_generated|q_a [13] & \Selector29~0_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [14]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~0_combout ),
	.cin(gnd),
	.combout(\state~38_combout ),
	.cout());
// synopsys translate_off
defparam \state~38 .lut_mask = 16'h8000;
defparam \state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N31
dffeas \state.ex_istore (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_istore~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_istore .is_wysiwyg = "true";
defparam \state.ex_istore .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N17
dffeas \state.ex_istore2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.ex_istore~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_istore2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_istore2 .is_wysiwyg = "true";
defparam \state.ex_istore2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N16
fiftyfivenm_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = (\state.decode~q ) # ((\state.ex_iload~q ) # (\state.ex_istore2~q ))

	.dataa(\state.decode~q ),
	.datab(\state.ex_iload~q ),
	.datac(\state.ex_istore2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam WideNor0.lut_mask = 16'hFEFE;
defparam WideNor0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N0
fiftyfivenm_lcell_comb \state~53 (
// Equation(s):
// \state~53_combout  = (\altsyncram_component|auto_generated|q_a [15] & (!\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [11] & \state~32_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [15]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [11]),
	.datad(\state~32_combout ),
	.cin(gnd),
	.combout(\state~53_combout ),
	.cout());
// synopsys translate_off
defparam \state~53 .lut_mask = 16'h0200;
defparam \state~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N1
dffeas \state.ex_call (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_call .is_wysiwyg = "true";
defparam \state.ex_call .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N18
fiftyfivenm_lcell_comb \PC_stack[9][0]~1 (
// Equation(s):
// \PC_stack[9][0]~1_combout  = (\resetn~input_o  & \state.ex_call~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\state.ex_call~q ),
	.cin(gnd),
	.combout(\PC_stack[9][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][0]~1 .lut_mask = 16'hF000;
defparam \PC_stack[9][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N29
dffeas \PC_stack[9][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][3] .is_wysiwyg = "true";
defparam \PC_stack[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N30
fiftyfivenm_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = (\state.ex_return~q  & ((\PC_stack[9][3]~q ))) # (!\state.ex_return~q  & (\PC_stack[7][3]~q ))

	.dataa(\PC_stack[7][3]~q ),
	.datab(\PC_stack[9][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = 16'hCACA;
defparam \Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N16
fiftyfivenm_lcell_comb \PC_stack[0][0]~0 (
// Equation(s):
// \PC_stack[0][0]~0_combout  = (\resetn~input_o  & ((\state.ex_return~q ) # (\state.ex_call~q )))

	.dataa(\state.ex_return~q ),
	.datab(\resetn~input_o ),
	.datac(gnd),
	.datad(\state.ex_call~q ),
	.cin(gnd),
	.combout(\PC_stack[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[0][0]~0 .lut_mask = 16'hCC88;
defparam \PC_stack[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N31
dffeas \PC_stack[8][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][3] .is_wysiwyg = "true";
defparam \PC_stack[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N10
fiftyfivenm_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = (\state.ex_return~q  & (\PC_stack[8][3]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][3]~q )))

	.dataa(\PC_stack[8][3]~q ),
	.datab(\PC_stack[6][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = 16'hACAC;
defparam \Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N11
dffeas \PC_stack[7][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][3] .is_wysiwyg = "true";
defparam \PC_stack[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N18
fiftyfivenm_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (\state.ex_return~q  & (\PC_stack[7][3]~q )) # (!\state.ex_return~q  & ((\PC_stack[5][3]~q )))

	.dataa(\PC_stack[7][3]~q ),
	.datab(\PC_stack[5][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = 16'hACAC;
defparam \Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N19
dffeas \PC_stack[6][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][3] .is_wysiwyg = "true";
defparam \PC_stack[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N2
fiftyfivenm_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][3]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][3]~q ))

	.dataa(\PC_stack[4][3]~q ),
	.datab(\PC_stack[6][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector93~0 .lut_mask = 16'hCACA;
defparam \Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N3
dffeas \PC_stack[5][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][3] .is_wysiwyg = "true";
defparam \PC_stack[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N22
fiftyfivenm_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = (\state.ex_return~q  & ((\PC_stack[5][3]~q ))) # (!\state.ex_return~q  & (\PC_stack[3][3]~q ))

	.dataa(\PC_stack[3][3]~q ),
	.datab(\PC_stack[5][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector82~0 .lut_mask = 16'hCACA;
defparam \Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N23
dffeas \PC_stack[4][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][3] .is_wysiwyg = "true";
defparam \PC_stack[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N6
fiftyfivenm_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\state.ex_return~q  & (\PC_stack[4][3]~q )) # (!\state.ex_return~q  & ((\PC_stack[2][3]~q )))

	.dataa(\PC_stack[4][3]~q ),
	.datab(\PC_stack[2][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = 16'hACAC;
defparam \Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N7
dffeas \PC_stack[3][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][3] .is_wysiwyg = "true";
defparam \PC_stack[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N24
fiftyfivenm_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\state.ex_return~q  & (\PC_stack[3][3]~q )) # (!\state.ex_return~q  & ((\PC_stack[1][3]~q )))

	.dataa(\PC_stack[3][3]~q ),
	.datab(\PC_stack[1][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'hACAC;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N25
dffeas \PC_stack[2][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][3] .is_wysiwyg = "true";
defparam \PC_stack[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N28
fiftyfivenm_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\state.ex_return~q  & ((\PC_stack[2][3]~q ))) # (!\state.ex_return~q  & (\PC_stack[0][3]~q ))

	.dataa(\PC_stack[0][3]~q ),
	.datab(\PC_stack[2][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'hCACA;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N29
dffeas \PC_stack[1][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][3] .is_wysiwyg = "true";
defparam \PC_stack[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N12
fiftyfivenm_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = (\state.ex_return~q  & ((\PC_stack[1][3]~q ))) # (!\state.ex_return~q  & (PC[3]))

	.dataa(PC[3]),
	.datab(\PC_stack[1][3]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = 16'hCACA;
defparam \Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N13
dffeas \PC_stack[0][3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][3] .is_wysiwyg = "true";
defparam \PC_stack[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N20
fiftyfivenm_lcell_comb \PC_stack[9][0]~feeder (
// Equation(s):
// \PC_stack[9][0]~feeder_combout  = \PC_stack[8][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][0]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][0]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N21
dffeas \PC_stack[9][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][0] .is_wysiwyg = "true";
defparam \PC_stack[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N28
fiftyfivenm_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = (\state.ex_return~q  & (\PC_stack[9][0]~q )) # (!\state.ex_return~q  & ((\PC_stack[7][0]~q )))

	.dataa(gnd),
	.datab(\PC_stack[9][0]~q ),
	.datac(\PC_stack[7][0]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector129~0 .lut_mask = 16'hCCF0;
defparam \Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N29
dffeas \PC_stack[8][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][0] .is_wysiwyg = "true";
defparam \PC_stack[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N8
fiftyfivenm_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = (\state.ex_return~q  & (\PC_stack[8][0]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][0]~q )))

	.dataa(gnd),
	.datab(\PC_stack[8][0]~q ),
	.datac(\PC_stack[6][0]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = 16'hCCF0;
defparam \Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N9
dffeas \PC_stack[7][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][0] .is_wysiwyg = "true";
defparam \PC_stack[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N4
fiftyfivenm_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = (\state.ex_return~q  & ((\PC_stack[7][0]~q ))) # (!\state.ex_return~q  & (\PC_stack[5][0]~q ))

	.dataa(gnd),
	.datab(\PC_stack[5][0]~q ),
	.datac(\PC_stack[7][0]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector107~0 .lut_mask = 16'hF0CC;
defparam \Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N5
dffeas \PC_stack[6][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][0] .is_wysiwyg = "true";
defparam \PC_stack[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N0
fiftyfivenm_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][0]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][0]~q ))

	.dataa(gnd),
	.datab(\PC_stack[4][0]~q ),
	.datac(\PC_stack[6][0]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector96~0 .lut_mask = 16'hF0CC;
defparam \Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N1
dffeas \PC_stack[5][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][0] .is_wysiwyg = "true";
defparam \PC_stack[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N24
fiftyfivenm_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = (\state.ex_return~q  & ((\PC_stack[5][0]~q ))) # (!\state.ex_return~q  & (\PC_stack[3][0]~q ))

	.dataa(\PC_stack[3][0]~q ),
	.datab(\PC_stack[5][0]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector85~0 .lut_mask = 16'hCCAA;
defparam \Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N25
dffeas \PC_stack[4][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][0] .is_wysiwyg = "true";
defparam \PC_stack[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N6
fiftyfivenm_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = (\state.ex_return~q  & ((\PC_stack[4][0]~q ))) # (!\state.ex_return~q  & (\PC_stack[2][0]~q ))

	.dataa(\PC_stack[2][0]~q ),
	.datab(\PC_stack[4][0]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector74~0 .lut_mask = 16'hCACA;
defparam \Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N7
dffeas \PC_stack[3][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][0] .is_wysiwyg = "true";
defparam \PC_stack[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N30
fiftyfivenm_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][0]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][0]~q ))

	.dataa(\PC_stack[1][0]~q ),
	.datab(gnd),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[3][0]~q ),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'hFA0A;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N31
dffeas \PC_stack[2][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][0] .is_wysiwyg = "true";
defparam \PC_stack[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N22
fiftyfivenm_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\state.ex_return~q  & (\PC_stack[2][0]~q )) # (!\state.ex_return~q  & ((\PC_stack[0][0]~q )))

	.dataa(\PC_stack[2][0]~q ),
	.datab(gnd),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[0][0]~q ),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'hAFA0;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N23
dffeas \PC_stack[1][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][0] .is_wysiwyg = "true";
defparam \PC_stack[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N10
fiftyfivenm_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = (\state.ex_return~q  & (\PC_stack[1][0]~q )) # (!\state.ex_return~q  & ((PC[0])))

	.dataa(\PC_stack[1][0]~q ),
	.datab(PC[0]),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = 16'hACAC;
defparam \Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N11
dffeas \PC_stack[0][0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][0] .is_wysiwyg = "true";
defparam \PC_stack[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N2
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = PC[0] $ (VCC)
// \Add0~1  = CARRY(PC[0])

	.dataa(PC[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h55AA;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N10
fiftyfivenm_lcell_comb \PC_stack[9][4]~feeder (
// Equation(s):
// \PC_stack[9][4]~feeder_combout  = \PC_stack[8][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][4]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][4]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N11
dffeas \PC_stack[9][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][4] .is_wysiwyg = "true";
defparam \PC_stack[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N2
fiftyfivenm_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = (\state.ex_return~q  & ((\PC_stack[9][4]~q ))) # (!\state.ex_return~q  & (\PC_stack[7][4]~q ))

	.dataa(\PC_stack[7][4]~q ),
	.datab(\PC_stack[9][4]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = 16'hCACA;
defparam \Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N3
dffeas \PC_stack[8][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][4] .is_wysiwyg = "true";
defparam \PC_stack[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N12
fiftyfivenm_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = (\state.ex_return~q  & ((\PC_stack[8][4]~q ))) # (!\state.ex_return~q  & (\PC_stack[6][4]~q ))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[6][4]~q ),
	.datac(\PC_stack[8][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = 16'hE4E4;
defparam \Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N13
dffeas \PC_stack[7][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][4] .is_wysiwyg = "true";
defparam \PC_stack[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N28
fiftyfivenm_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (\state.ex_return~q  & (\PC_stack[7][4]~q )) # (!\state.ex_return~q  & ((\PC_stack[5][4]~q )))

	.dataa(\PC_stack[7][4]~q ),
	.datab(\PC_stack[5][4]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = 16'hACAC;
defparam \Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N29
dffeas \PC_stack[6][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][4] .is_wysiwyg = "true";
defparam \PC_stack[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N24
fiftyfivenm_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = (\state.ex_return~q  & (\PC_stack[6][4]~q )) # (!\state.ex_return~q  & ((\PC_stack[4][4]~q )))

	.dataa(gnd),
	.datab(\PC_stack[6][4]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[4][4]~q ),
	.cin(gnd),
	.combout(\Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector92~0 .lut_mask = 16'hCFC0;
defparam \Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N25
dffeas \PC_stack[5][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][4] .is_wysiwyg = "true";
defparam \PC_stack[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N16
fiftyfivenm_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = (\state.ex_return~q  & (\PC_stack[5][4]~q )) # (!\state.ex_return~q  & ((\PC_stack[3][4]~q )))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[5][4]~q ),
	.datac(\PC_stack[3][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector81~0 .lut_mask = 16'hD8D8;
defparam \Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N17
dffeas \PC_stack[4][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][4] .is_wysiwyg = "true";
defparam \PC_stack[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N4
fiftyfivenm_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = (\state.ex_return~q  & (\PC_stack[4][4]~q )) # (!\state.ex_return~q  & ((\PC_stack[2][4]~q )))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[4][4]~q ),
	.datac(\PC_stack[2][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~0 .lut_mask = 16'hD8D8;
defparam \Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N5
dffeas \PC_stack[3][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][4] .is_wysiwyg = "true";
defparam \PC_stack[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N8
fiftyfivenm_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][4]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][4]~q ))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[1][4]~q ),
	.datac(\PC_stack[3][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'hE4E4;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N9
dffeas \PC_stack[2][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][4] .is_wysiwyg = "true";
defparam \PC_stack[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N0
fiftyfivenm_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\state.ex_return~q  & (\PC_stack[2][4]~q )) # (!\state.ex_return~q  & ((\PC_stack[0][4]~q )))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[2][4]~q ),
	.datac(\PC_stack[0][4]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hD8D8;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N1
dffeas \PC_stack[1][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][4] .is_wysiwyg = "true";
defparam \PC_stack[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N20
fiftyfivenm_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (\state.ex_return~q  & ((\PC_stack[1][4]~q ))) # (!\state.ex_return~q  & (PC[4]))

	.dataa(PC[4]),
	.datab(\PC_stack[1][4]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'hCACA;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N21
dffeas \PC_stack[0][4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][4] .is_wysiwyg = "true";
defparam \PC_stack[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N28
fiftyfivenm_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [4]))) # (!\WideNor0~combout  & (IR[4]))))

	.dataa(IR[4]),
	.datab(\state.fetch~q ),
	.datac(\WideNor0~combout ),
	.datad(\altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h3202;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N8
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (PC[3] & (!\Add0~5 )) # (!PC[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!PC[3]))

	.dataa(PC[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N10
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (PC[4] & (\Add0~7  $ (GND))) # (!PC[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((PC[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(PC[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N20
fiftyfivenm_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\Selector7~0_combout ) # ((\state.fetch~q  & \Add0~8_combout ))

	.dataa(\state.fetch~q ),
	.datab(gnd),
	.datac(\Selector7~0_combout ),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hFAF0;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N0
fiftyfivenm_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\state.ex_return~q  & (\PC_stack[0][4]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector7~1_combout ))))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[0][4]~q ),
	.datac(\state.init~q ),
	.datad(\Selector7~1_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hD888;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N16
fiftyfivenm_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = (\altsyncram_component|auto_generated|q_a [13] & (!\altsyncram_component|auto_generated|q_a [14] & (!\altsyncram_component|auto_generated|q_a [15] & \state.decode~q )))

	.dataa(\altsyncram_component|auto_generated|q_a [13]),
	.datab(\altsyncram_component|auto_generated|q_a [14]),
	.datac(\altsyncram_component|auto_generated|q_a [15]),
	.datad(\state.decode~q ),
	.cin(gnd),
	.combout(\state~41_combout ),
	.cout());
// synopsys translate_off
defparam \state~41 .lut_mask = 16'h0200;
defparam \state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N22
fiftyfivenm_lcell_comb \state~50 (
// Equation(s):
// \state~50_combout  = (\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [11] & \state~41_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [11]),
	.datad(\state~41_combout ),
	.cin(gnd),
	.combout(\state~50_combout ),
	.cout());
// synopsys translate_off
defparam \state~50 .lut_mask = 16'h0C00;
defparam \state~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N23
dffeas \state.ex_jneg (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jneg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jneg .is_wysiwyg = "true";
defparam \state.ex_jneg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N22
fiftyfivenm_lcell_comb \IR[4]~0 (
// Equation(s):
// \IR[4]~0_combout  = (\resetn~input_o  & \state.decode~q )

	.dataa(gnd),
	.datab(\resetn~input_o ),
	.datac(\state.decode~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\IR[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IR[4]~0 .lut_mask = 16'hC0C0;
defparam \IR[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y5_N11
dffeas \IR[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2] .is_wysiwyg = "true";
defparam \IR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N14
fiftyfivenm_lcell_comb \state~46 (
// Equation(s):
// \state~46_combout  = (!\altsyncram_component|auto_generated|q_a [11] & (!\altsyncram_component|auto_generated|q_a [12] & (\altsyncram_component|auto_generated|q_a [13] & \state~35_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [11]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\state~35_combout ),
	.cin(gnd),
	.combout(\state~46_combout ),
	.cout());
// synopsys translate_off
defparam \state~46 .lut_mask = 16'h1000;
defparam \state~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N15
dffeas \state.ex_shift (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_shift~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_shift .is_wysiwyg = "true";
defparam \state.ex_shift .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N28
fiftyfivenm_lcell_comb \PC_stack[9][5]~feeder (
// Equation(s):
// \PC_stack[9][5]~feeder_combout  = \PC_stack[8][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][5]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][5]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N29
dffeas \PC_stack[9][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][5] .is_wysiwyg = "true";
defparam \PC_stack[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N20
fiftyfivenm_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (\state.ex_return~q  & ((\PC_stack[9][5]~q ))) # (!\state.ex_return~q  & (\PC_stack[7][5]~q ))

	.dataa(\PC_stack[7][5]~q ),
	.datab(\PC_stack[9][5]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = 16'hCACA;
defparam \Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N21
dffeas \PC_stack[8][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][5] .is_wysiwyg = "true";
defparam \PC_stack[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N26
fiftyfivenm_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = (\state.ex_return~q  & ((\PC_stack[8][5]~q ))) # (!\state.ex_return~q  & (\PC_stack[6][5]~q ))

	.dataa(gnd),
	.datab(\PC_stack[6][5]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[8][5]~q ),
	.cin(gnd),
	.combout(\Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = 16'hFC0C;
defparam \Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N27
dffeas \PC_stack[7][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][5] .is_wysiwyg = "true";
defparam \PC_stack[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N6
fiftyfivenm_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = (\state.ex_return~q  & ((\PC_stack[7][5]~q ))) # (!\state.ex_return~q  & (\PC_stack[5][5]~q ))

	.dataa(\PC_stack[5][5]~q ),
	.datab(\PC_stack[7][5]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = 16'hCACA;
defparam \Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N7
dffeas \PC_stack[6][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][5] .is_wysiwyg = "true";
defparam \PC_stack[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N26
fiftyfivenm_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][5]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][5]~q ))

	.dataa(\PC_stack[4][5]~q ),
	.datab(gnd),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[6][5]~q ),
	.cin(gnd),
	.combout(\Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector91~0 .lut_mask = 16'hFA0A;
defparam \Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N27
dffeas \PC_stack[5][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][5] .is_wysiwyg = "true";
defparam \PC_stack[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N22
fiftyfivenm_lcell_comb \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = (\state.ex_return~q  & (\PC_stack[5][5]~q )) # (!\state.ex_return~q  & ((\PC_stack[3][5]~q )))

	.dataa(\PC_stack[5][5]~q ),
	.datab(gnd),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[3][5]~q ),
	.cin(gnd),
	.combout(\Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector80~0 .lut_mask = 16'hAFA0;
defparam \Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N23
dffeas \PC_stack[4][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][5] .is_wysiwyg = "true";
defparam \PC_stack[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N10
fiftyfivenm_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\state.ex_return~q  & (\PC_stack[4][5]~q )) # (!\state.ex_return~q  & ((\PC_stack[2][5]~q )))

	.dataa(\PC_stack[4][5]~q ),
	.datab(\PC_stack[2][5]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hACAC;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N11
dffeas \PC_stack[3][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][5] .is_wysiwyg = "true";
defparam \PC_stack[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N18
fiftyfivenm_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][5]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][5]~q ))

	.dataa(\PC_stack[1][5]~q ),
	.datab(gnd),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[3][5]~q ),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'hFA0A;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N19
dffeas \PC_stack[2][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][5] .is_wysiwyg = "true";
defparam \PC_stack[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N30
fiftyfivenm_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\state.ex_return~q  & ((\PC_stack[2][5]~q ))) # (!\state.ex_return~q  & (\PC_stack[0][5]~q ))

	.dataa(\state.ex_return~q ),
	.datab(gnd),
	.datac(\PC_stack[0][5]~q ),
	.datad(\PC_stack[2][5]~q ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hFA50;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N31
dffeas \PC_stack[1][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][5] .is_wysiwyg = "true";
defparam \PC_stack[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y7_N14
fiftyfivenm_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\state.ex_return~q  & (\PC_stack[1][5]~q )) # (!\state.ex_return~q  & ((PC[5])))

	.dataa(\PC_stack[1][5]~q ),
	.datab(PC[5]),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hACAC;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y7_N15
dffeas \PC_stack[0][5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][5] .is_wysiwyg = "true";
defparam \PC_stack[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N12
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (PC[5] & (!\Add0~9 )) # (!PC[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!PC[5]))

	.dataa(PC[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y7_N31
dffeas \PC_stack[9][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\PC_stack[8][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][6] .is_wysiwyg = "true";
defparam \PC_stack[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N22
fiftyfivenm_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (\state.ex_return~q  & (\PC_stack[9][6]~q )) # (!\state.ex_return~q  & ((\PC_stack[7][6]~q )))

	.dataa(\PC_stack[9][6]~q ),
	.datab(\PC_stack[7][6]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = 16'hACAC;
defparam \Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N23
dffeas \PC_stack[8][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][6] .is_wysiwyg = "true";
defparam \PC_stack[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N24
fiftyfivenm_lcell_comb \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = (\state.ex_return~q  & (\PC_stack[8][6]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][6]~q )))

	.dataa(\PC_stack[8][6]~q ),
	.datab(\PC_stack[6][6]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector112~0 .lut_mask = 16'hACAC;
defparam \Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N25
dffeas \PC_stack[7][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][6] .is_wysiwyg = "true";
defparam \PC_stack[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N10
fiftyfivenm_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = (\state.ex_return~q  & ((\PC_stack[7][6]~q ))) # (!\state.ex_return~q  & (\PC_stack[5][6]~q ))

	.dataa(\state.ex_return~q ),
	.datab(gnd),
	.datac(\PC_stack[5][6]~q ),
	.datad(\PC_stack[7][6]~q ),
	.cin(gnd),
	.combout(\Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = 16'hFA50;
defparam \Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N11
dffeas \PC_stack[6][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][6] .is_wysiwyg = "true";
defparam \PC_stack[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N4
fiftyfivenm_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][6]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][6]~q ))

	.dataa(\PC_stack[4][6]~q ),
	.datab(\state.ex_return~q ),
	.datac(gnd),
	.datad(\PC_stack[6][6]~q ),
	.cin(gnd),
	.combout(\Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector90~0 .lut_mask = 16'hEE22;
defparam \Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N5
dffeas \PC_stack[5][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][6] .is_wysiwyg = "true";
defparam \PC_stack[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N22
fiftyfivenm_lcell_comb \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = (\state.ex_return~q  & (\PC_stack[5][6]~q )) # (!\state.ex_return~q  & ((\PC_stack[3][6]~q )))

	.dataa(\state.ex_return~q ),
	.datab(gnd),
	.datac(\PC_stack[5][6]~q ),
	.datad(\PC_stack[3][6]~q ),
	.cin(gnd),
	.combout(\Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector79~0 .lut_mask = 16'hF5A0;
defparam \Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N23
dffeas \PC_stack[4][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][6] .is_wysiwyg = "true";
defparam \PC_stack[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N28
fiftyfivenm_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\state.ex_return~q  & (\PC_stack[4][6]~q )) # (!\state.ex_return~q  & ((\PC_stack[2][6]~q )))

	.dataa(gnd),
	.datab(\state.ex_return~q ),
	.datac(\PC_stack[4][6]~q ),
	.datad(\PC_stack[2][6]~q ),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'hF3C0;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N29
dffeas \PC_stack[3][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector68~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][6] .is_wysiwyg = "true";
defparam \PC_stack[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N8
fiftyfivenm_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][6]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][6]~q ))

	.dataa(gnd),
	.datab(\PC_stack[1][6]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[3][6]~q ),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'hFC0C;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N9
dffeas \PC_stack[2][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][6] .is_wysiwyg = "true";
defparam \PC_stack[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N24
fiftyfivenm_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\state.ex_return~q  & (\PC_stack[2][6]~q )) # (!\state.ex_return~q  & ((\PC_stack[0][6]~q )))

	.dataa(\state.ex_return~q ),
	.datab(gnd),
	.datac(\PC_stack[2][6]~q ),
	.datad(\PC_stack[0][6]~q ),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hF5A0;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N25
dffeas \PC_stack[1][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][6] .is_wysiwyg = "true";
defparam \PC_stack[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N16
fiftyfivenm_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\state.ex_return~q  & (\PC_stack[1][6]~q )) # (!\state.ex_return~q  & ((PC[6])))

	.dataa(gnd),
	.datab(\PC_stack[1][6]~q ),
	.datac(\state.ex_return~q ),
	.datad(PC[6]),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'hCFC0;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N17
dffeas \PC_stack[0][6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][6] .is_wysiwyg = "true";
defparam \PC_stack[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N14
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (PC[6] & (\Add0~11  $ (GND))) # (!PC[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((PC[6] & !\Add0~11 ))

	.dataa(gnd),
	.datab(PC[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N12
fiftyfivenm_lcell_comb \PC_stack[9][7]~feeder (
// Equation(s):
// \PC_stack[9][7]~feeder_combout  = \PC_stack[8][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][7]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][7]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N13
dffeas \PC_stack[9][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][7] .is_wysiwyg = "true";
defparam \PC_stack[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N0
fiftyfivenm_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = (\state.ex_return~q  & (\PC_stack[9][7]~q )) # (!\state.ex_return~q  & ((\PC_stack[7][7]~q )))

	.dataa(\PC_stack[9][7]~q ),
	.datab(\PC_stack[7][7]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = 16'hACAC;
defparam \Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N1
dffeas \PC_stack[8][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][7] .is_wysiwyg = "true";
defparam \PC_stack[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N2
fiftyfivenm_lcell_comb \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = (\state.ex_return~q  & (\PC_stack[8][7]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][7]~q )))

	.dataa(gnd),
	.datab(\PC_stack[8][7]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[6][7]~q ),
	.cin(gnd),
	.combout(\Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector111~0 .lut_mask = 16'hCFC0;
defparam \Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N3
dffeas \PC_stack[7][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][7] .is_wysiwyg = "true";
defparam \PC_stack[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N4
fiftyfivenm_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (\state.ex_return~q  & ((\PC_stack[7][7]~q ))) # (!\state.ex_return~q  & (\PC_stack[5][7]~q ))

	.dataa(gnd),
	.datab(\PC_stack[5][7]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[7][7]~q ),
	.cin(gnd),
	.combout(\Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = 16'hFC0C;
defparam \Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N5
dffeas \PC_stack[6][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][7] .is_wysiwyg = "true";
defparam \PC_stack[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N14
fiftyfivenm_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][7]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][7]~q ))

	.dataa(gnd),
	.datab(\PC_stack[4][7]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[6][7]~q ),
	.cin(gnd),
	.combout(\Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector89~0 .lut_mask = 16'hFC0C;
defparam \Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N15
dffeas \PC_stack[5][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][7] .is_wysiwyg = "true";
defparam \PC_stack[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N8
fiftyfivenm_lcell_comb \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = (\state.ex_return~q  & ((\PC_stack[5][7]~q ))) # (!\state.ex_return~q  & (\PC_stack[3][7]~q ))

	.dataa(\PC_stack[3][7]~q ),
	.datab(\PC_stack[5][7]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector78~0 .lut_mask = 16'hCACA;
defparam \Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N9
dffeas \PC_stack[4][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][7] .is_wysiwyg = "true";
defparam \PC_stack[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y7_N6
fiftyfivenm_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\state.ex_return~q  & ((\PC_stack[4][7]~q ))) # (!\state.ex_return~q  & (\PC_stack[2][7]~q ))

	.dataa(\PC_stack[2][7]~q ),
	.datab(\PC_stack[4][7]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'hCACA;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y7_N7
dffeas \PC_stack[3][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][7] .is_wysiwyg = "true";
defparam \PC_stack[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N30
fiftyfivenm_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][7]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][7]~q ))

	.dataa(gnd),
	.datab(\state.ex_return~q ),
	.datac(\PC_stack[1][7]~q ),
	.datad(\PC_stack[3][7]~q ),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'hFC30;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N31
dffeas \PC_stack[2][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][7] .is_wysiwyg = "true";
defparam \PC_stack[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N14
fiftyfivenm_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\state.ex_return~q  & (\PC_stack[2][7]~q )) # (!\state.ex_return~q  & ((\PC_stack[0][7]~q )))

	.dataa(\PC_stack[2][7]~q ),
	.datab(\state.ex_return~q ),
	.datac(gnd),
	.datad(\PC_stack[0][7]~q ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hBB88;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N15
dffeas \PC_stack[1][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][7] .is_wysiwyg = "true";
defparam \PC_stack[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N12
fiftyfivenm_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\state.ex_return~q  & ((\PC_stack[1][7]~q ))) # (!\state.ex_return~q  & (PC[7]))

	.dataa(PC[7]),
	.datab(\PC_stack[1][7]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'hCCAA;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N13
dffeas \PC_stack[0][7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][7] .is_wysiwyg = "true";
defparam \PC_stack[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N16
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (PC[7] & (!\Add0~13 )) # (!PC[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!PC[7]))

	.dataa(PC[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y5_N26
fiftyfivenm_lcell_comb \PC_stack[9][8]~feeder (
// Equation(s):
// \PC_stack[9][8]~feeder_combout  = \PC_stack[8][8]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][8]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][8]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y5_N27
dffeas \PC_stack[9][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][8] .is_wysiwyg = "true";
defparam \PC_stack[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N24
fiftyfivenm_lcell_comb \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = (\state.ex_return~q  & ((\PC_stack[9][8]~q ))) # (!\state.ex_return~q  & (\PC_stack[7][8]~q ))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[7][8]~q ),
	.datac(\PC_stack[9][8]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector121~0 .lut_mask = 16'hE4E4;
defparam \Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N25
dffeas \PC_stack[8][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][8] .is_wysiwyg = "true";
defparam \PC_stack[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N2
fiftyfivenm_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (\state.ex_return~q  & (\PC_stack[8][8]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][8]~q )))

	.dataa(gnd),
	.datab(\PC_stack[8][8]~q ),
	.datac(\PC_stack[6][8]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector110~0 .lut_mask = 16'hCCF0;
defparam \Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N3
dffeas \PC_stack[7][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][8] .is_wysiwyg = "true";
defparam \PC_stack[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N8
fiftyfivenm_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = (\state.ex_return~q  & ((\PC_stack[7][8]~q ))) # (!\state.ex_return~q  & (\PC_stack[5][8]~q ))

	.dataa(gnd),
	.datab(\PC_stack[5][8]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[7][8]~q ),
	.cin(gnd),
	.combout(\Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector99~0 .lut_mask = 16'hFC0C;
defparam \Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N9
dffeas \PC_stack[6][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][8] .is_wysiwyg = "true";
defparam \PC_stack[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N18
fiftyfivenm_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][8]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][8]~q ))

	.dataa(\PC_stack[4][8]~q ),
	.datab(\PC_stack[6][8]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector88~0 .lut_mask = 16'hCCAA;
defparam \Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N19
dffeas \PC_stack[5][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][8] .is_wysiwyg = "true";
defparam \PC_stack[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N12
fiftyfivenm_lcell_comb \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = (\state.ex_return~q  & ((\PC_stack[5][8]~q ))) # (!\state.ex_return~q  & (\PC_stack[3][8]~q ))

	.dataa(\PC_stack[3][8]~q ),
	.datab(\PC_stack[5][8]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector77~0 .lut_mask = 16'hCCAA;
defparam \Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N13
dffeas \PC_stack[4][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][8] .is_wysiwyg = "true";
defparam \PC_stack[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N26
fiftyfivenm_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\state.ex_return~q  & (\PC_stack[4][8]~q )) # (!\state.ex_return~q  & ((\PC_stack[2][8]~q )))

	.dataa(\PC_stack[4][8]~q ),
	.datab(\PC_stack[2][8]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'hAACC;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N27
dffeas \PC_stack[3][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][8] .is_wysiwyg = "true";
defparam \PC_stack[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N28
fiftyfivenm_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\state.ex_return~q  & (\PC_stack[3][8]~q )) # (!\state.ex_return~q  & ((\PC_stack[1][8]~q )))

	.dataa(\PC_stack[3][8]~q ),
	.datab(gnd),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[1][8]~q ),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'hAFA0;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N29
dffeas \PC_stack[2][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][8] .is_wysiwyg = "true";
defparam \PC_stack[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N10
fiftyfivenm_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\state.ex_return~q  & ((\PC_stack[2][8]~q ))) # (!\state.ex_return~q  & (\PC_stack[0][8]~q ))

	.dataa(\PC_stack[0][8]~q ),
	.datab(\PC_stack[2][8]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hCCAA;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N11
dffeas \PC_stack[1][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][8] .is_wysiwyg = "true";
defparam \PC_stack[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N30
fiftyfivenm_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\state.ex_return~q  & ((\PC_stack[1][8]~q ))) # (!\state.ex_return~q  & (PC[8]))

	.dataa(PC[8]),
	.datab(gnd),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[1][8]~q ),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hFA0A;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N31
dffeas \PC_stack[0][8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][8] .is_wysiwyg = "true";
defparam \PC_stack[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N18
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (PC[8] & (\Add0~15  $ (GND))) # (!PC[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((PC[8] & !\Add0~15 ))

	.dataa(PC[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N14
fiftyfivenm_lcell_comb \PC_stack[9][9]~feeder (
// Equation(s):
// \PC_stack[9][9]~feeder_combout  = \PC_stack[8][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][9]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][9]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N15
dffeas \PC_stack[9][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][9] .is_wysiwyg = "true";
defparam \PC_stack[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N2
fiftyfivenm_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = (\state.ex_return~q  & (\PC_stack[9][9]~q )) # (!\state.ex_return~q  & ((\PC_stack[7][9]~q )))

	.dataa(gnd),
	.datab(\PC_stack[9][9]~q ),
	.datac(\PC_stack[7][9]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = 16'hCCF0;
defparam \Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N3
dffeas \PC_stack[8][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][9] .is_wysiwyg = "true";
defparam \PC_stack[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N30
fiftyfivenm_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = (\state.ex_return~q  & (\PC_stack[8][9]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][9]~q )))

	.dataa(gnd),
	.datab(\PC_stack[8][9]~q ),
	.datac(\PC_stack[6][9]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = 16'hCCF0;
defparam \Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N31
dffeas \PC_stack[7][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][9] .is_wysiwyg = "true";
defparam \PC_stack[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N22
fiftyfivenm_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = (\state.ex_return~q  & ((\PC_stack[7][9]~q ))) # (!\state.ex_return~q  & (\PC_stack[5][9]~q ))

	.dataa(\PC_stack[5][9]~q ),
	.datab(gnd),
	.datac(\PC_stack[7][9]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector98~0 .lut_mask = 16'hF0AA;
defparam \Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N23
dffeas \PC_stack[6][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][9] .is_wysiwyg = "true";
defparam \PC_stack[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N10
fiftyfivenm_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][9]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][9]~q ))

	.dataa(gnd),
	.datab(\PC_stack[4][9]~q ),
	.datac(\PC_stack[6][9]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector87~0 .lut_mask = 16'hF0CC;
defparam \Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N11
dffeas \PC_stack[5][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][9] .is_wysiwyg = "true";
defparam \PC_stack[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N18
fiftyfivenm_lcell_comb \Selector76~0 (
// Equation(s):
// \Selector76~0_combout  = (\state.ex_return~q  & (\PC_stack[5][9]~q )) # (!\state.ex_return~q  & ((\PC_stack[3][9]~q )))

	.dataa(\PC_stack[5][9]~q ),
	.datab(gnd),
	.datac(\PC_stack[3][9]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector76~0 .lut_mask = 16'hAAF0;
defparam \Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N19
dffeas \PC_stack[4][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][9] .is_wysiwyg = "true";
defparam \PC_stack[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N26
fiftyfivenm_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\state.ex_return~q  & ((\PC_stack[4][9]~q ))) # (!\state.ex_return~q  & (\PC_stack[2][9]~q ))

	.dataa(\PC_stack[2][9]~q ),
	.datab(\PC_stack[4][9]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'hCCAA;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N27
dffeas \PC_stack[3][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][9] .is_wysiwyg = "true";
defparam \PC_stack[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N12
fiftyfivenm_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][9]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][9]~q ))

	.dataa(\PC_stack[1][9]~q ),
	.datab(gnd),
	.datac(\PC_stack[3][9]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'hF0AA;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N13
dffeas \PC_stack[2][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][9] .is_wysiwyg = "true";
defparam \PC_stack[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N6
fiftyfivenm_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\state.ex_return~q  & (\PC_stack[2][9]~q )) # (!\state.ex_return~q  & ((\PC_stack[0][9]~q )))

	.dataa(\PC_stack[2][9]~q ),
	.datab(\PC_stack[0][9]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hAACC;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N7
dffeas \PC_stack[1][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][9] .is_wysiwyg = "true";
defparam \PC_stack[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y3_N16
fiftyfivenm_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\state.ex_return~q  & (\PC_stack[1][9]~q )) # (!\state.ex_return~q  & ((PC[9])))

	.dataa(\PC_stack[1][9]~q ),
	.datab(PC[9]),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hAACC;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y3_N17
dffeas \PC_stack[0][9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][9] .is_wysiwyg = "true";
defparam \PC_stack[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N14
fiftyfivenm_lcell_comb \PC_stack[9][10]~feeder (
// Equation(s):
// \PC_stack[9][10]~feeder_combout  = \PC_stack[8][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][10]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][10]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N15
dffeas \PC_stack[9][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][10] .is_wysiwyg = "true";
defparam \PC_stack[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N2
fiftyfivenm_lcell_comb \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = (\state.ex_return~q  & (\PC_stack[9][10]~q )) # (!\state.ex_return~q  & ((\PC_stack[7][10]~q )))

	.dataa(\PC_stack[9][10]~q ),
	.datab(\PC_stack[7][10]~q ),
	.datac(gnd),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector119~0 .lut_mask = 16'hAACC;
defparam \Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N3
dffeas \PC_stack[8][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][10] .is_wysiwyg = "true";
defparam \PC_stack[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N24
fiftyfivenm_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = (\state.ex_return~q  & (\PC_stack[8][10]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][10]~q )))

	.dataa(gnd),
	.datab(\PC_stack[8][10]~q ),
	.datac(\PC_stack[6][10]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector108~0 .lut_mask = 16'hCCF0;
defparam \Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N25
dffeas \PC_stack[7][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector108~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][10] .is_wysiwyg = "true";
defparam \PC_stack[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N26
fiftyfivenm_lcell_comb \Selector97~0 (
// Equation(s):
// \Selector97~0_combout  = (\state.ex_return~q  & (\PC_stack[7][10]~q )) # (!\state.ex_return~q  & ((\PC_stack[5][10]~q )))

	.dataa(gnd),
	.datab(\PC_stack[7][10]~q ),
	.datac(\PC_stack[5][10]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector97~0 .lut_mask = 16'hCCF0;
defparam \Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N27
dffeas \PC_stack[6][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][10] .is_wysiwyg = "true";
defparam \PC_stack[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N4
fiftyfivenm_lcell_comb \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = (\state.ex_return~q  & (\PC_stack[6][10]~q )) # (!\state.ex_return~q  & ((\PC_stack[4][10]~q )))

	.dataa(\PC_stack[6][10]~q ),
	.datab(gnd),
	.datac(\PC_stack[4][10]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector86~0 .lut_mask = 16'hAAF0;
defparam \Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N5
dffeas \PC_stack[5][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][10] .is_wysiwyg = "true";
defparam \PC_stack[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N30
fiftyfivenm_lcell_comb \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = (\state.ex_return~q  & ((\PC_stack[5][10]~q ))) # (!\state.ex_return~q  & (\PC_stack[3][10]~q ))

	.dataa(gnd),
	.datab(\PC_stack[3][10]~q ),
	.datac(\PC_stack[5][10]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector75~0 .lut_mask = 16'hF0CC;
defparam \Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N31
dffeas \PC_stack[4][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][10] .is_wysiwyg = "true";
defparam \PC_stack[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N8
fiftyfivenm_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\state.ex_return~q  & ((\PC_stack[4][10]~q ))) # (!\state.ex_return~q  & (\PC_stack[2][10]~q ))

	.dataa(\PC_stack[2][10]~q ),
	.datab(gnd),
	.datac(\PC_stack[4][10]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = 16'hF0AA;
defparam \Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N9
dffeas \PC_stack[3][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][10] .is_wysiwyg = "true";
defparam \PC_stack[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N22
fiftyfivenm_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][10]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][10]~q ))

	.dataa(gnd),
	.datab(\PC_stack[1][10]~q ),
	.datac(\PC_stack[3][10]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'hF0CC;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N23
dffeas \PC_stack[2][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][10] .is_wysiwyg = "true";
defparam \PC_stack[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N20
fiftyfivenm_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\state.ex_return~q  & ((\PC_stack[2][10]~q ))) # (!\state.ex_return~q  & (\PC_stack[0][10]~q ))

	.dataa(\PC_stack[0][10]~q ),
	.datab(gnd),
	.datac(\PC_stack[2][10]~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hF0AA;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N21
dffeas \PC_stack[1][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][10] .is_wysiwyg = "true";
defparam \PC_stack[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N10
fiftyfivenm_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\state.ex_return~q  & (\PC_stack[1][10]~q )) # (!\state.ex_return~q  & ((PC[10])))

	.dataa(gnd),
	.datab(\PC_stack[1][10]~q ),
	.datac(PC[10]),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hCCF0;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N11
dffeas \PC_stack[0][10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][10] .is_wysiwyg = "true";
defparam \PC_stack[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N20
fiftyfivenm_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (PC[9] & (!\Add0~17 )) # (!PC[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!PC[9]))

	.dataa(gnd),
	.datab(PC[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N22
fiftyfivenm_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \Add0~19  $ (!PC[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(PC[10]),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hF00F;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N18
fiftyfivenm_lcell_comb \state~43 (
// Equation(s):
// \state~43_combout  = (!\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [12] & (\altsyncram_component|auto_generated|q_a [13] & \altsyncram_component|auto_generated|q_a [11])))

	.dataa(\altsyncram_component|auto_generated|q_a [14]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\state~43_combout ),
	.cout());
// synopsys translate_off
defparam \state~43 .lut_mask = 16'h4000;
defparam \state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N4
fiftyfivenm_lcell_comb \state~44 (
// Equation(s):
// \state~44_combout  = (\state.decode~q  & (\altsyncram_component|auto_generated|q_a [15] & \state~43_combout ))

	.dataa(gnd),
	.datab(\state.decode~q ),
	.datac(\altsyncram_component|auto_generated|q_a [15]),
	.datad(\state~43_combout ),
	.cin(gnd),
	.combout(\state~44_combout ),
	.cout());
// synopsys translate_off
defparam \state~44 .lut_mask = 16'hC000;
defparam \state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N5
dffeas \state.ex_loadi (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_loadi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_loadi .is_wysiwyg = "true";
defparam \state.ex_loadi .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y15_N22
fiftyfivenm_io_ibuf \IO_DATA[9]~input (
	.i(IO_DATA[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[9]~input_o ));
// synopsys translate_off
defparam \IO_DATA[9]~input .bus_hold = "false";
defparam \IO_DATA[9]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y7_N8
fiftyfivenm_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = (IR[9] & ((\state.ex_loadi~q ) # ((\state.ex_in~q  & \IO_DATA[9]~input_o )))) # (!IR[9] & (((\state.ex_in~q  & \IO_DATA[9]~input_o ))))

	.dataa(IR[9]),
	.datab(\state.ex_loadi~q ),
	.datac(\state.ex_in~q ),
	.datad(\IO_DATA[9]~input_o ),
	.cin(gnd),
	.combout(\Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~4 .lut_mask = 16'hF888;
defparam \Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N28
fiftyfivenm_lcell_comb \state~47 (
// Equation(s):
// \state~47_combout  = (!\altsyncram_component|auto_generated|q_a [11] & (\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [13] & \state~35_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [11]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\state~35_combout ),
	.cin(gnd),
	.combout(\state~47_combout ),
	.cout());
// synopsys translate_off
defparam \state~47 .lut_mask = 16'h0400;
defparam \state~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N29
dffeas \state.ex_or (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_or~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_or .is_wysiwyg = "true";
defparam \state.ex_or .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N18
fiftyfivenm_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\state.decode~q  & (\altsyncram_component|auto_generated|q_a [11] & (!\altsyncram_component|auto_generated|q_a [12] & !\altsyncram_component|auto_generated|q_a [15])))

	.dataa(\state.decode~q ),
	.datab(\altsyncram_component|auto_generated|q_a [11]),
	.datac(\altsyncram_component|auto_generated|q_a [12]),
	.datad(\altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'h0008;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N16
fiftyfivenm_lcell_comb \state~39 (
// Equation(s):
// \state~39_combout  = (\altsyncram_component|auto_generated|q_a [14] & (!\altsyncram_component|auto_generated|q_a [13] & \Selector29~1_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|q_a [14]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\state~39_combout ),
	.cout());
// synopsys translate_off
defparam \state~39 .lut_mask = 16'h0C00;
defparam \state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N17
dffeas \state.ex_and (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_and~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_and .is_wysiwyg = "true";
defparam \state.ex_and .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N26
fiftyfivenm_lcell_comb \state~45 (
// Equation(s):
// \state~45_combout  = (\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [13] & \Selector29~1_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|q_a [14]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\state~45_combout ),
	.cout());
// synopsys translate_off
defparam \state~45 .lut_mask = 16'hC000;
defparam \state~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N27
dffeas \state.ex_addi (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_addi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_addi .is_wysiwyg = "true";
defparam \state.ex_addi .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N26
fiftyfivenm_lcell_comb \WideOr3~1 (
// Equation(s):
// \WideOr3~1_combout  = (!\state.ex_and~q  & (!\state.ex_loadi~q  & (!\state.ex_in~q  & !\state.ex_addi~q )))

	.dataa(\state.ex_and~q ),
	.datab(\state.ex_loadi~q ),
	.datac(\state.ex_in~q ),
	.datad(\state.ex_addi~q ),
	.cin(gnd),
	.combout(\WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~1 .lut_mask = 16'h0001;
defparam \WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N24
fiftyfivenm_lcell_comb \WideOr3~2 (
// Equation(s):
// \WideOr3~2_combout  = (!\state.ex_or~q  & (!\state.ex_xor~q  & !\state.ex_shift~q ))

	.dataa(gnd),
	.datab(\state.ex_or~q ),
	.datac(\state.ex_xor~q ),
	.datad(\state.ex_shift~q ),
	.cin(gnd),
	.combout(\WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~2 .lut_mask = 16'h0003;
defparam \WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N30
fiftyfivenm_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = (\state.ex_iload~q ) # ((!\altsyncram_component|auto_generated|q_a [14] & (!\altsyncram_component|auto_generated|q_a [13] & \Selector29~1_combout )))

	.dataa(\state.ex_iload~q ),
	.datab(\altsyncram_component|auto_generated|q_a [14]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~2 .lut_mask = 16'hABAA;
defparam \Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N31
dffeas \state.ex_load (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector29~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_load .is_wysiwyg = "true";
defparam \state.ex_load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N0
fiftyfivenm_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = (!\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [13] & \Selector29~0_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [14]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~0_combout ),
	.cin(gnd),
	.combout(\state~40_combout ),
	.cout());
// synopsys translate_off
defparam \state~40 .lut_mask = 16'h0400;
defparam \state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N1
dffeas \state.ex_add (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_add .is_wysiwyg = "true";
defparam \state.ex_add .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N12
fiftyfivenm_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\state.ex_load~q ) # ((\state.ex_add~q ) # ((\state.ex_sub~q ) # (!\state.init~q )))

	.dataa(\state.ex_load~q ),
	.datab(\state.ex_add~q ),
	.datac(\state.init~q ),
	.datad(\state.ex_sub~q ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'hFFEF;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N0
fiftyfivenm_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (!\state.ex_or~q  & (((\WideOr3~0_combout ) # (!\WideOr3~2_combout )) # (!\WideOr3~1_combout )))

	.dataa(\state.ex_or~q ),
	.datab(\WideOr3~1_combout ),
	.datac(\WideOr3~2_combout ),
	.datad(\WideOr3~0_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'h5515;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N28
fiftyfivenm_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (AC[10] & (((\altsyncram_component|auto_generated|q_a [10] & \state.ex_and~q )) # (!\Selector27~0_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [10]),
	.datab(AC[10]),
	.datac(\Selector27~0_combout ),
	.datad(\state.ex_and~q ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h8C0C;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N8
fiftyfivenm_io_ibuf \IO_DATA[10]~input (
	.i(IO_DATA[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[10]~input_o ));
// synopsys translate_off
defparam \IO_DATA[10]~input .bus_hold = "false";
defparam \IO_DATA[10]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N30
fiftyfivenm_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = (IR[10] & ((\state.ex_loadi~q ) # ((\IO_DATA[10]~input_o  & \state.ex_in~q )))) # (!IR[10] & (((\IO_DATA[10]~input_o  & \state.ex_in~q ))))

	.dataa(IR[10]),
	.datab(\state.ex_loadi~q ),
	.datac(\IO_DATA[10]~input_o ),
	.datad(\state.ex_in~q ),
	.cin(gnd),
	.combout(\Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~1 .lut_mask = 16'hF888;
defparam \Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N6
fiftyfivenm_lcell_comb \Selector27~9 (
// Equation(s):
// \Selector27~9_combout  = (IR[3] & \state.ex_shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(IR[3]),
	.datad(\state.ex_shift~q ),
	.cin(gnd),
	.combout(\Selector27~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~9 .lut_mask = 16'hF000;
defparam \Selector27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N0
fiftyfivenm_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\state.ex_shift~q  & (!IR[3] & (IR[2] & IR[4])))

	.dataa(\state.ex_shift~q ),
	.datab(IR[3]),
	.datac(IR[2]),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h2000;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y3_N13
dffeas \IR[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0] .is_wysiwyg = "true";
defparam \IR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N26
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[19]~31 (
// Equation(s):
// \shifter|auto_generated|sbit_w[19]~31_combout  = (IR[0] & ((IR[4] & ((AC[4]))) # (!IR[4] & (AC[2]))))

	.dataa(IR[0]),
	.datab(IR[4]),
	.datac(AC[2]),
	.datad(AC[4]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[19]~31 .lut_mask = 16'hA820;
defparam \shifter|auto_generated|sbit_w[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N30
fiftyfivenm_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = (!IR[3] & \state.ex_shift~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(IR[3]),
	.datad(\state.ex_shift~q ),
	.cin(gnd),
	.combout(\Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~1 .lut_mask = 16'h0F00;
defparam \Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N20
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[17]~37 (
// Equation(s):
// \shifter|auto_generated|sbit_w[17]~37_combout  = (IR[0] & ((IR[4] & (AC[2])) # (!IR[4] & ((AC[0])))))

	.dataa(IR[0]),
	.datab(IR[4]),
	.datac(AC[2]),
	.datad(AC[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[17]~37 .lut_mask = 16'hA280;
defparam \shifter|auto_generated|sbit_w[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N22
fiftyfivenm_lcell_comb \Selector27~7 (
// Equation(s):
// \Selector27~7_combout  = (IR[4] & (IR[3] & \state.ex_shift~q ))

	.dataa(gnd),
	.datab(IR[4]),
	.datac(IR[3]),
	.datad(\state.ex_shift~q ),
	.cin(gnd),
	.combout(\Selector27~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~7 .lut_mask = 16'hC000;
defparam \Selector27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N14
fiftyfivenm_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = (AC[1] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [1])) # (!\Selector27~0_combout )))

	.dataa(\state.ex_and~q ),
	.datab(\altsyncram_component|auto_generated|q_a [1]),
	.datac(AC[1]),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~2 .lut_mask = 16'h80F0;
defparam \Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N14
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[23]~29 (
// Equation(s):
// \shifter|auto_generated|sbit_w[23]~29_combout  = (IR[0] & ((IR[4] & (AC[8])) # (!IR[4] & ((AC[6])))))

	.dataa(IR[4]),
	.datab(AC[8]),
	.datac(AC[6]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[23]~29 .lut_mask = 16'hD800;
defparam \shifter|auto_generated|sbit_w[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N24
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[23]~30 (
// Equation(s):
// \shifter|auto_generated|sbit_w[23]~30_combout  = (\shifter|auto_generated|sbit_w[23]~29_combout ) # ((!IR[0] & AC[7]))

	.dataa(IR[0]),
	.datab(gnd),
	.datac(\shifter|auto_generated|sbit_w[23]~29_combout ),
	.datad(AC[7]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[23]~30 .lut_mask = 16'hF5F0;
defparam \shifter|auto_generated|sbit_w[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N18
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[37]~33 (
// Equation(s):
// \shifter|auto_generated|sbit_w[37]~33_combout  = (IR[1] & ((IR[4] & (\shifter|auto_generated|sbit_w[23]~30_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[19]~32_combout )))))

	.dataa(IR[1]),
	.datab(\shifter|auto_generated|sbit_w[23]~30_combout ),
	.datac(\shifter|auto_generated|sbit_w[19]~32_combout ),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[37]~33_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[37]~33 .lut_mask = 16'h88A0;
defparam \shifter|auto_generated|sbit_w[37]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N4
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[37]~36 (
// Equation(s):
// \shifter|auto_generated|sbit_w[37]~36_combout  = (\shifter|auto_generated|sbit_w[37]~33_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[21]~35_combout ))

	.dataa(IR[1]),
	.datab(gnd),
	.datac(\shifter|auto_generated|sbit_w[21]~35_combout ),
	.datad(\shifter|auto_generated|sbit_w[37]~33_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[37]~36_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[37]~36 .lut_mask = 16'hFF50;
defparam \shifter|auto_generated|sbit_w[37]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N2
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[17]~38 (
// Equation(s):
// \shifter|auto_generated|sbit_w[17]~38_combout  = (\shifter|auto_generated|sbit_w[17]~37_combout ) # ((!IR[0] & AC[1]))

	.dataa(IR[0]),
	.datab(AC[1]),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[17]~37_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[17]~38 .lut_mask = 16'hFF44;
defparam \shifter|auto_generated|sbit_w[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N2
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[49]~39 (
// Equation(s):
// \shifter|auto_generated|sbit_w[49]~39_combout  = (IR[1] & (IR[4] & (\shifter|auto_generated|sbit_w[19]~32_combout ))) # (!IR[1] & (((\shifter|auto_generated|sbit_w[17]~38_combout ))))

	.dataa(IR[1]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[19]~32_combout ),
	.datad(\shifter|auto_generated|sbit_w[17]~38_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[49]~39_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[49]~39 .lut_mask = 16'hD580;
defparam \shifter|auto_generated|sbit_w[49]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N0
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[49]~40 (
// Equation(s):
// \shifter|auto_generated|sbit_w[49]~40_combout  = (IR[2] & (IR[4] & (\shifter|auto_generated|sbit_w[37]~36_combout ))) # (!IR[2] & (((\shifter|auto_generated|sbit_w[49]~39_combout ))))

	.dataa(IR[2]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[37]~36_combout ),
	.datad(\shifter|auto_generated|sbit_w[49]~39_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[49]~40_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[49]~40 .lut_mask = 16'hD580;
defparam \shifter|auto_generated|sbit_w[49]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
fiftyfivenm_io_ibuf \IO_DATA[1]~input (
	.i(IO_DATA[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[1]~input_o ));
// synopsys translate_off
defparam \IO_DATA[1]~input .bus_hold = "false";
defparam \IO_DATA[1]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N12
fiftyfivenm_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = (\state.ex_loadi~q  & ((IR[1]) # ((\IO_DATA[1]~input_o  & \state.ex_in~q )))) # (!\state.ex_loadi~q  & (\IO_DATA[1]~input_o  & ((\state.ex_in~q ))))

	.dataa(\state.ex_loadi~q ),
	.datab(\IO_DATA[1]~input_o ),
	.datac(IR[1]),
	.datad(\state.ex_in~q ),
	.cin(gnd),
	.combout(\Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~3 .lut_mask = 16'hECA0;
defparam \Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N6
fiftyfivenm_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (!\state.ex_load~q  & !\state.ex_or~q )

	.dataa(gnd),
	.datab(\state.ex_load~q ),
	.datac(\state.ex_or~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'h0303;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N16
fiftyfivenm_lcell_comb \Selector26~4 (
// Equation(s):
// \Selector26~4_combout  = (\altsyncram_component|auto_generated|q_a [1] & (((\state.ex_xor~q  & !AC[1])) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [1] & (\state.ex_xor~q  & (AC[1])))

	.dataa(\state.ex_xor~q ),
	.datab(AC[1]),
	.datac(\Selector26~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~4 .lut_mask = 16'h2F88;
defparam \Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N8
fiftyfivenm_lcell_comb \Add1~11 (
// Equation(s):
// \Add1~11_combout  = (AC[1] & ((\state.ex_sub~q ) # ((\state.ex_addi~q ) # (\state.ex_add~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(AC[1]),
	.datac(\state.ex_addi~q ),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~11 .lut_mask = 16'hCCC8;
defparam \Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N18
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (!\state.ex_loadi~q  & (!\state.ex_in~q  & (\state.ex_addi~q  & IR[1])))

	.dataa(\state.ex_loadi~q ),
	.datab(\state.ex_in~q ),
	.datac(\state.ex_addi~q ),
	.datad(IR[1]),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h1000;
defparam \Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N0
fiftyfivenm_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [1]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~9 .lut_mask = 16'h0CF0;
defparam \Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N6
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add1~8_combout ) # ((\WideOr3~2_combout  & (\WideOr3~1_combout  & \Add1~9_combout )))

	.dataa(\WideOr3~2_combout ),
	.datab(\Add1~8_combout ),
	.datac(\WideOr3~1_combout ),
	.datad(\Add1~9_combout ),
	.cin(gnd),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hECCC;
defparam \Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N4
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (!\state.ex_loadi~q  & (\state.ex_addi~q  & (!\state.ex_in~q  & IR[0])))

	.dataa(\state.ex_loadi~q ),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_in~q ),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h0400;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N14
fiftyfivenm_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [0]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h0CF0;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N6
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Add1~0_combout ) # ((\WideOr3~2_combout  & (\WideOr3~1_combout  & \Add1~1_combout )))

	.dataa(\Add1~0_combout ),
	.datab(\WideOr3~2_combout ),
	.datac(\WideOr3~1_combout ),
	.datad(\Add1~1_combout ),
	.cin(gnd),
	.combout(\Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hEAAA;
defparam \Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N24
fiftyfivenm_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = (AC[0] & ((\state.ex_addi~q ) # ((\state.ex_sub~q ) # (\state.ex_add~q ))))

	.dataa(AC[0]),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_sub~q ),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~3 .lut_mask = 16'hAAA8;
defparam \Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N16
fiftyfivenm_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_cout  = CARRY(\state.ex_sub~q )

	.dataa(gnd),
	.datab(\state.ex_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add1~5_cout ));
// synopsys translate_off
defparam \Add1~5 .lut_mask = 16'h00CC;
defparam \Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N18
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add1~2_combout  & ((\Add1~3_combout  & (\Add1~5_cout  & VCC)) # (!\Add1~3_combout  & (!\Add1~5_cout )))) # (!\Add1~2_combout  & ((\Add1~3_combout  & (!\Add1~5_cout )) # (!\Add1~3_combout  & ((\Add1~5_cout ) # (GND)))))
// \Add1~7  = CARRY((\Add1~2_combout  & (!\Add1~3_combout  & !\Add1~5_cout )) # (!\Add1~2_combout  & ((!\Add1~5_cout ) # (!\Add1~3_combout ))))

	.dataa(\Add1~2_combout ),
	.datab(\Add1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5_cout ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h9617;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N20
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = ((\Add1~11_combout  $ (\Add1~10_combout  $ (!\Add1~7 )))) # (GND)
// \Add1~13  = CARRY((\Add1~11_combout  & ((\Add1~10_combout ) # (!\Add1~7 ))) # (!\Add1~11_combout  & (\Add1~10_combout  & !\Add1~7 )))

	.dataa(\Add1~11_combout ),
	.datab(\Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h698E;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N8
fiftyfivenm_lcell_comb \Selector26~5 (
// Equation(s):
// \Selector26~5_combout  = (\Selector26~3_combout ) # ((\Selector26~4_combout ) # ((\AC[13]~0_combout  & \Add1~12_combout )))

	.dataa(\Selector26~3_combout ),
	.datab(\AC[13]~0_combout ),
	.datac(\Selector26~4_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~5 .lut_mask = 16'hFEFA;
defparam \Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N0
fiftyfivenm_lcell_comb \Selector26~6 (
// Equation(s):
// \Selector26~6_combout  = (\Selector26~2_combout ) # ((\Selector26~5_combout ) # ((\Selector26~1_combout  & \shifter|auto_generated|sbit_w[49]~40_combout )))

	.dataa(\Selector26~1_combout ),
	.datab(\Selector26~2_combout ),
	.datac(\shifter|auto_generated|sbit_w[49]~40_combout ),
	.datad(\Selector26~5_combout ),
	.cin(gnd),
	.combout(\Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~6 .lut_mask = 16'hFFEC;
defparam \Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N4
fiftyfivenm_lcell_comb \Selector26~7 (
// Equation(s):
// \Selector26~7_combout  = (\Selector26~6_combout ) # ((\Selector27~7_combout  & \shifter|auto_generated|sbit_w[57]~53_combout ))

	.dataa(gnd),
	.datab(\Selector27~7_combout ),
	.datac(\shifter|auto_generated|sbit_w[57]~53_combout ),
	.datad(\Selector26~6_combout ),
	.cin(gnd),
	.combout(\Selector26~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~7 .lut_mask = 16'hFFC0;
defparam \Selector26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y5_N5
dffeas \AC[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector26~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[1] .is_wysiwyg = "true";
defparam \AC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N12
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[53]~78 (
// Equation(s):
// \shifter|auto_generated|sbit_w[53]~78_combout  = (!IR[1] & ((\shifter|auto_generated|sbit_w[17]~37_combout ) # ((!IR[0] & AC[1]))))

	.dataa(IR[1]),
	.datab(\shifter|auto_generated|sbit_w[17]~37_combout ),
	.datac(IR[0]),
	.datad(AC[1]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[53]~78_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[53]~78 .lut_mask = 16'h4544;
defparam \shifter|auto_generated|sbit_w[53]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N22
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[53]~79 (
// Equation(s):
// \shifter|auto_generated|sbit_w[53]~79_combout  = (IR[2] & ((IR[4] & ((\shifter|auto_generated|sbit_w[41]~52_combout ))) # (!IR[4] & (\shifter|auto_generated|sbit_w[53]~78_combout ))))

	.dataa(IR[4]),
	.datab(\shifter|auto_generated|sbit_w[53]~78_combout ),
	.datac(\shifter|auto_generated|sbit_w[41]~52_combout ),
	.datad(IR[2]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[53]~79_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[53]~79 .lut_mask = 16'hE400;
defparam \shifter|auto_generated|sbit_w[53]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[53]~80 (
// Equation(s):
// \shifter|auto_generated|sbit_w[53]~80_combout  = (\shifter|auto_generated|sbit_w[53]~79_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[37]~36_combout ))

	.dataa(gnd),
	.datab(IR[2]),
	.datac(\shifter|auto_generated|sbit_w[53]~79_combout ),
	.datad(\shifter|auto_generated|sbit_w[37]~36_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[53]~80_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[53]~80 .lut_mask = 16'hF3F0;
defparam \shifter|auto_generated|sbit_w[53]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N10
fiftyfivenm_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = (AC[5] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [5])) # (!\Selector27~0_combout )))

	.dataa(\state.ex_and~q ),
	.datab(\altsyncram_component|auto_generated|q_a [5]),
	.datac(\Selector27~0_combout ),
	.datad(AC[5]),
	.cin(gnd),
	.combout(\Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~2 .lut_mask = 16'h8F00;
defparam \Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N20
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[30]~57 (
// Equation(s):
// \shifter|auto_generated|sbit_w[30]~57_combout  = (AC[14] & !IR[0])

	.dataa(gnd),
	.datab(AC[14]),
	.datac(gnd),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[30]~57 .lut_mask = 16'h00CC;
defparam \shifter|auto_generated|sbit_w[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N26
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[45]~41 (
// Equation(s):
// \shifter|auto_generated|sbit_w[45]~41_combout  = (AC[15] & (IR[1] & IR[4]))

	.dataa(gnd),
	.datab(AC[15]),
	.datac(IR[1]),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[45]~41_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[45]~41 .lut_mask = 16'hC000;
defparam \shifter|auto_generated|sbit_w[45]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N18
fiftyfivenm_lcell_comb \Selector18~5 (
// Equation(s):
// \Selector18~5_combout  = (IR[3] & (!IR[4] & \state.ex_shift~q ))

	.dataa(IR[3]),
	.datab(gnd),
	.datac(IR[4]),
	.datad(\state.ex_shift~q ),
	.cin(gnd),
	.combout(\Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~5 .lut_mask = 16'h0A00;
defparam \Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N18
fiftyfivenm_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Selector18~5_combout  & ((\shifter|auto_generated|sbit_w[53]~80_combout ) # ((\shifter|auto_generated|sbit_w[61]~77_combout  & \Selector26~1_combout )))) # (!\Selector18~5_combout  & 
// (\shifter|auto_generated|sbit_w[61]~77_combout  & (\Selector26~1_combout )))

	.dataa(\Selector18~5_combout ),
	.datab(\shifter|auto_generated|sbit_w[61]~77_combout ),
	.datac(\Selector26~1_combout ),
	.datad(\shifter|auto_generated|sbit_w[53]~80_combout ),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'hEAC0;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N20
fiftyfivenm_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = (\state.ex_shift~q  & (IR[3] & (AC[15] & IR[4])))

	.dataa(\state.ex_shift~q ),
	.datab(IR[3]),
	.datac(AC[15]),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~4 .lut_mask = 16'h8000;
defparam \Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N26
fiftyfivenm_lcell_comb \Selector15~3 (
// Equation(s):
// \Selector15~3_combout  = (!\Selector20~4_combout  & ((!IR[10]) # (!\state.ex_loadi~q )))

	.dataa(gnd),
	.datab(\state.ex_loadi~q ),
	.datac(IR[10]),
	.datad(\Selector20~4_combout ),
	.cin(gnd),
	.combout(\Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~3 .lut_mask = 16'h003F;
defparam \Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
fiftyfivenm_io_ibuf \IO_DATA[13]~input (
	.i(IO_DATA[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[13]~input_o ));
// synopsys translate_off
defparam \IO_DATA[13]~input .bus_hold = "false";
defparam \IO_DATA[13]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N4
fiftyfivenm_lcell_comb \Selector14~7 (
// Equation(s):
// \Selector14~7_combout  = (\altsyncram_component|auto_generated|q_a [13] & ((\state.ex_or~q ) # ((\state.ex_load~q ) # (\state.ex_xor~q ))))

	.dataa(\state.ex_or~q ),
	.datab(\state.ex_load~q ),
	.datac(\state.ex_xor~q ),
	.datad(\altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Selector14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~7 .lut_mask = 16'hFE00;
defparam \Selector14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N16
fiftyfivenm_lcell_comb \Selector14~3 (
// Equation(s):
// \Selector14~3_combout  = (\altsyncram_component|auto_generated|q_a [13] & (((\state.ex_and~q )) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [13] & (((\state.ex_xor~q ))))

	.dataa(\Selector26~0_combout ),
	.datab(\state.ex_and~q ),
	.datac(\state.ex_xor~q ),
	.datad(\altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~3 .lut_mask = 16'hDDF0;
defparam \Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N30
fiftyfivenm_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = (AC[13] & (((\Selector14~3_combout )) # (!\Selector27~0_combout ))) # (!AC[13] & (((\Selector14~7_combout ))))

	.dataa(AC[13]),
	.datab(\Selector27~0_combout ),
	.datac(\Selector14~7_combout ),
	.datad(\Selector14~3_combout ),
	.cin(gnd),
	.combout(\Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~4 .lut_mask = 16'hFA72;
defparam \Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N14
fiftyfivenm_lcell_comb \Selector14~5 (
// Equation(s):
// \Selector14~5_combout  = ((\Selector14~4_combout ) # ((\IO_DATA[13]~input_o  & \state.ex_in~q ))) # (!\Selector15~3_combout )

	.dataa(\Selector15~3_combout ),
	.datab(\IO_DATA[13]~input_o ),
	.datac(\state.ex_in~q ),
	.datad(\Selector14~4_combout ),
	.cin(gnd),
	.combout(\Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~5 .lut_mask = 16'hFFD5;
defparam \Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N2
fiftyfivenm_lcell_comb \Add1~79 (
// Equation(s):
// \Add1~79_combout  = (AC[13] & ((\state.ex_addi~q ) # ((\state.ex_sub~q ) # (\state.ex_add~q ))))

	.dataa(\state.ex_addi~q ),
	.datab(\state.ex_sub~q ),
	.datac(AC[13]),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~79_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~79 .lut_mask = 16'hF0E0;
defparam \Add1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N4
fiftyfivenm_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_combout  = (!\state.ex_in~q  & (!\state.ex_loadi~q  & \state.ex_addi~q ))

	.dataa(\state.ex_in~q ),
	.datab(\state.ex_loadi~q ),
	.datac(gnd),
	.datad(\state.ex_addi~q ),
	.cin(gnd),
	.combout(\Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~57 .lut_mask = 16'h1100;
defparam \Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N22
fiftyfivenm_lcell_comb \WideOr3~3 (
// Equation(s):
// \WideOr3~3_combout  = (!\state.ex_or~q  & (!\state.ex_xor~q  & (\WideOr3~1_combout  & !\state.ex_shift~q )))

	.dataa(\state.ex_or~q ),
	.datab(\state.ex_xor~q ),
	.datac(\WideOr3~1_combout ),
	.datad(\state.ex_shift~q ),
	.cin(gnd),
	.combout(\WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~3 .lut_mask = 16'h0010;
defparam \WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N0
fiftyfivenm_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_combout  = (\state.ex_sub~q  & (!\altsyncram_component|auto_generated|q_a [13])) # (!\state.ex_sub~q  & (\altsyncram_component|auto_generated|q_a [13] & \state.ex_add~q ))

	.dataa(\state.ex_sub~q ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~77 .lut_mask = 16'h5A0A;
defparam \Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N12
fiftyfivenm_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_combout  = (IR[10] & ((\Add1~57_combout ) # ((\WideOr3~3_combout  & \Add1~77_combout )))) # (!IR[10] & (((\WideOr3~3_combout  & \Add1~77_combout ))))

	.dataa(IR[10]),
	.datab(\Add1~57_combout ),
	.datac(\WideOr3~3_combout ),
	.datad(\Add1~77_combout ),
	.cin(gnd),
	.combout(\Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~78 .lut_mask = 16'hF888;
defparam \Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N14
fiftyfivenm_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_combout  = (AC[12] & ((\state.ex_sub~q ) # ((\state.ex_addi~q ) # (\state.ex_add~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_add~q ),
	.datad(AC[12]),
	.cin(gnd),
	.combout(\Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~74 .lut_mask = 16'hFE00;
defparam \Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N28
fiftyfivenm_lcell_comb \Add1~72 (
// Equation(s):
// \Add1~72_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [12]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [12]))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_add~q ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Add1~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~72 .lut_mask = 16'h44AA;
defparam \Add1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N30
fiftyfivenm_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_combout  = (IR[10] & ((\Add1~57_combout ) # ((\WideOr3~3_combout  & \Add1~72_combout )))) # (!IR[10] & (((\WideOr3~3_combout  & \Add1~72_combout ))))

	.dataa(IR[10]),
	.datab(\Add1~57_combout ),
	.datac(\WideOr3~3_combout ),
	.datad(\Add1~72_combout ),
	.cin(gnd),
	.combout(\Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~73 .lut_mask = 16'hF888;
defparam \Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N12
fiftyfivenm_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (AC[11] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [11])) # (!\Selector27~0_combout )))

	.dataa(\Selector27~0_combout ),
	.datab(\state.ex_and~q ),
	.datac(\altsyncram_component|auto_generated|q_a [11]),
	.datad(AC[11]),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hD500;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N10
fiftyfivenm_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = (\altsyncram_component|auto_generated|q_a [11] & (((\state.ex_xor~q  & !AC[11])) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [11] & (\state.ex_xor~q  & (AC[11])))

	.dataa(\state.ex_xor~q ),
	.datab(AC[11]),
	.datac(\Selector26~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~4 .lut_mask = 16'h2F88;
defparam \Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N10
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[39]~65 (
// Equation(s):
// \shifter|auto_generated|sbit_w[39]~65_combout  = (IR[1] & ((IR[4] & (\shifter|auto_generated|sbit_w[25]~51_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[21]~35_combout )))))

	.dataa(\shifter|auto_generated|sbit_w[25]~51_combout ),
	.datab(IR[1]),
	.datac(IR[4]),
	.datad(\shifter|auto_generated|sbit_w[21]~35_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[39]~65_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[39]~65 .lut_mask = 16'h8C80;
defparam \shifter|auto_generated|sbit_w[39]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[39]~66 (
// Equation(s):
// \shifter|auto_generated|sbit_w[39]~66_combout  = (\shifter|auto_generated|sbit_w[39]~65_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[23]~30_combout ))

	.dataa(\shifter|auto_generated|sbit_w[39]~65_combout ),
	.datab(IR[1]),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[23]~30_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[39]~66_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[39]~66 .lut_mask = 16'hBBAA;
defparam \shifter|auto_generated|sbit_w[39]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N0
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[59]~67 (
// Equation(s):
// \shifter|auto_generated|sbit_w[59]~67_combout  = (IR[2] & ((IR[4] & ((AC[15]))) # (!IR[4] & (\shifter|auto_generated|sbit_w[39]~66_combout ))))

	.dataa(IR[2]),
	.datab(\shifter|auto_generated|sbit_w[39]~66_combout ),
	.datac(IR[4]),
	.datad(AC[15]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[59]~67_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[59]~67 .lut_mask = 16'hA808;
defparam \shifter|auto_generated|sbit_w[59]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[29]~68 (
// Equation(s):
// \shifter|auto_generated|sbit_w[29]~68_combout  = (\shifter|auto_generated|sbit_w[29]~43_combout ) # ((!IR[0] & AC[13]))

	.dataa(IR[0]),
	.datab(AC[13]),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[29]~43_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[29]~68 .lut_mask = 16'hFF44;
defparam \shifter|auto_generated|sbit_w[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N14
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[43]~69 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~69_combout  = (IR[1] & ((IR[4] & ((\shifter|auto_generated|sbit_w[29]~68_combout ))) # (!IR[4] & (\shifter|auto_generated|sbit_w[25]~51_combout ))))

	.dataa(IR[4]),
	.datab(IR[1]),
	.datac(\shifter|auto_generated|sbit_w[25]~51_combout ),
	.datad(\shifter|auto_generated|sbit_w[29]~68_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~69_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~69 .lut_mask = 16'hC840;
defparam \shifter|auto_generated|sbit_w[43]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N6
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[27]~45 (
// Equation(s):
// \shifter|auto_generated|sbit_w[27]~45_combout  = (IR[0] & ((IR[4] & (AC[12])) # (!IR[4] & ((AC[10])))))

	.dataa(IR[0]),
	.datab(AC[12]),
	.datac(IR[4]),
	.datad(AC[10]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[27]~45 .lut_mask = 16'h8A80;
defparam \shifter|auto_generated|sbit_w[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N24
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[27]~46 (
// Equation(s):
// \shifter|auto_generated|sbit_w[27]~46_combout  = (\shifter|auto_generated|sbit_w[27]~45_combout ) # ((!IR[0] & AC[11]))

	.dataa(IR[0]),
	.datab(gnd),
	.datac(AC[11]),
	.datad(\shifter|auto_generated|sbit_w[27]~45_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[27]~46 .lut_mask = 16'hFF50;
defparam \shifter|auto_generated|sbit_w[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N22
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[43]~70 (
// Equation(s):
// \shifter|auto_generated|sbit_w[43]~70_combout  = (\shifter|auto_generated|sbit_w[43]~69_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[27]~46_combout ))

	.dataa(IR[1]),
	.datab(gnd),
	.datac(\shifter|auto_generated|sbit_w[43]~69_combout ),
	.datad(\shifter|auto_generated|sbit_w[27]~46_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[43]~70_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[43]~70 .lut_mask = 16'hF5F0;
defparam \shifter|auto_generated|sbit_w[43]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N28
fiftyfivenm_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = (\Selector26~1_combout  & ((\shifter|auto_generated|sbit_w[59]~67_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[43]~70_combout ))))

	.dataa(IR[2]),
	.datab(\shifter|auto_generated|sbit_w[59]~67_combout ),
	.datac(\Selector26~1_combout ),
	.datad(\shifter|auto_generated|sbit_w[43]~70_combout ),
	.cin(gnd),
	.combout(\Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~3 .lut_mask = 16'hD0C0;
defparam \Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y17_N22
fiftyfivenm_io_ibuf \IO_DATA[11]~input (
	.i(IO_DATA[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[11]~input_o ));
// synopsys translate_off
defparam \IO_DATA[11]~input .bus_hold = "false";
defparam \IO_DATA[11]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N0
fiftyfivenm_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = (IR[10] & ((\state.ex_loadi~q ) # ((\IO_DATA[11]~input_o  & \state.ex_in~q )))) # (!IR[10] & (((\IO_DATA[11]~input_o  & \state.ex_in~q ))))

	.dataa(IR[10]),
	.datab(\state.ex_loadi~q ),
	.datac(\IO_DATA[11]~input_o ),
	.datad(\state.ex_in~q ),
	.cin(gnd),
	.combout(\Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~1 .lut_mask = 16'hF888;
defparam \Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N6
fiftyfivenm_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = (\Selector27~9_combout  & ((IR[4] & (AC[15])) # (!IR[4] & ((\Selector24~6_combout )))))

	.dataa(AC[15]),
	.datab(\Selector27~9_combout ),
	.datac(IR[4]),
	.datad(\Selector24~6_combout ),
	.cin(gnd),
	.combout(\Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~2 .lut_mask = 16'h8C80;
defparam \Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N8
fiftyfivenm_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = (\Selector16~4_combout ) # ((\Selector16~3_combout ) # ((\Selector16~1_combout ) # (\Selector16~2_combout )))

	.dataa(\Selector16~4_combout ),
	.datab(\Selector16~3_combout ),
	.datac(\Selector16~1_combout ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~5 .lut_mask = 16'hFFFE;
defparam \Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N24
fiftyfivenm_lcell_comb \Add1~67 (
// Equation(s):
// \Add1~67_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [11]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~67 .lut_mask = 16'h0CF0;
defparam \Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N26
fiftyfivenm_lcell_comb \Add1~68 (
// Equation(s):
// \Add1~68_combout  = (\WideOr3~3_combout  & ((\Add1~67_combout ) # ((\Add1~57_combout  & IR[10])))) # (!\WideOr3~3_combout  & (\Add1~57_combout  & (IR[10])))

	.dataa(\WideOr3~3_combout ),
	.datab(\Add1~57_combout ),
	.datac(IR[10]),
	.datad(\Add1~67_combout ),
	.cin(gnd),
	.combout(\Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~68 .lut_mask = 16'hEAC0;
defparam \Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N20
fiftyfivenm_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [10]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'h0CF0;
defparam \Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N14
fiftyfivenm_lcell_comb \Add1~63 (
// Equation(s):
// \Add1~63_combout  = (IR[10] & ((\Add1~57_combout ) # ((\WideOr3~3_combout  & \Add1~62_combout )))) # (!IR[10] & (((\WideOr3~3_combout  & \Add1~62_combout ))))

	.dataa(IR[10]),
	.datab(\Add1~57_combout ),
	.datac(\WideOr3~3_combout ),
	.datad(\Add1~62_combout ),
	.cin(gnd),
	.combout(\Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~63 .lut_mask = 16'hF888;
defparam \Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N18
fiftyfivenm_lcell_comb \Add1~64 (
// Equation(s):
// \Add1~64_combout  = (AC[10] & ((\state.ex_sub~q ) # ((\state.ex_addi~q ) # (\state.ex_add~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_add~q ),
	.datad(AC[10]),
	.cin(gnd),
	.combout(\Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~64 .lut_mask = 16'hFE00;
defparam \Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N16
fiftyfivenm_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [9]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'h0CF0;
defparam \Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N2
fiftyfivenm_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (\WideOr3~3_combout  & ((\Add1~56_combout ) # ((\Add1~57_combout  & IR[9])))) # (!\WideOr3~3_combout  & (\Add1~57_combout  & (IR[9])))

	.dataa(\WideOr3~3_combout ),
	.datab(\Add1~57_combout ),
	.datac(IR[9]),
	.datad(\Add1~56_combout ),
	.cin(gnd),
	.combout(\Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'hEAC0;
defparam \Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N24
fiftyfivenm_lcell_comb \Add1~59 (
// Equation(s):
// \Add1~59_combout  = (AC[9] & ((\state.ex_addi~q ) # ((\state.ex_sub~q ) # (\state.ex_add~q ))))

	.dataa(\state.ex_addi~q ),
	.datab(\state.ex_sub~q ),
	.datac(AC[9]),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~59 .lut_mask = 16'hF0E0;
defparam \Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N22
fiftyfivenm_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_combout  = (AC[8] & ((\state.ex_sub~q ) # ((\state.ex_add~q ) # (\state.ex_addi~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(AC[8]),
	.datac(\state.ex_add~q ),
	.datad(\state.ex_addi~q ),
	.cin(gnd),
	.combout(\Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~53 .lut_mask = 16'hCCC8;
defparam \Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N6
fiftyfivenm_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (IR[8] & (\state.ex_addi~q  & (!\state.ex_in~q  & !\state.ex_loadi~q )))

	.dataa(IR[8]),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_in~q ),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h0008;
defparam \Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N24
fiftyfivenm_lcell_comb \Add1~51 (
// Equation(s):
// \Add1~51_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [8]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [8]))

	.dataa(\state.ex_add~q ),
	.datab(gnd),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Add1~51_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~51 .lut_mask = 16'h0AF0;
defparam \Add1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N24
fiftyfivenm_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (\Add1~50_combout ) # ((\WideOr3~1_combout  & (\WideOr3~2_combout  & \Add1~51_combout )))

	.dataa(\WideOr3~1_combout ),
	.datab(\WideOr3~2_combout ),
	.datac(\Add1~50_combout ),
	.datad(\Add1~51_combout ),
	.cin(gnd),
	.combout(\Add1~52_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'hF8F0;
defparam \Add1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N16
fiftyfivenm_lcell_comb \Add1~47 (
// Equation(s):
// \Add1~47_combout  = (AC[7] & ((\state.ex_sub~q ) # ((\state.ex_add~q ) # (\state.ex_addi~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(AC[7]),
	.datac(\state.ex_add~q ),
	.datad(\state.ex_addi~q ),
	.cin(gnd),
	.combout(\Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~47 .lut_mask = 16'hCCC8;
defparam \Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N25
dffeas \IR[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[7] .is_wysiwyg = "true";
defparam \IR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N24
fiftyfivenm_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (\state.ex_addi~q  & (!\state.ex_in~q  & (IR[7] & !\state.ex_loadi~q )))

	.dataa(\state.ex_addi~q ),
	.datab(\state.ex_in~q ),
	.datac(IR[7]),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h0020;
defparam \Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N12
fiftyfivenm_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [7]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [7]))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_add~q ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~45 .lut_mask = 16'h44AA;
defparam \Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N18
fiftyfivenm_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (\Add1~44_combout ) # ((\WideOr3~2_combout  & (\WideOr3~1_combout  & \Add1~45_combout )))

	.dataa(\Add1~44_combout ),
	.datab(\WideOr3~2_combout ),
	.datac(\WideOr3~1_combout ),
	.datad(\Add1~45_combout ),
	.cin(gnd),
	.combout(\Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'hEAAA;
defparam \Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N31
dffeas \IR[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[6] .is_wysiwyg = "true";
defparam \IR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N30
fiftyfivenm_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (!\state.ex_in~q  & (\state.ex_addi~q  & (IR[6] & !\state.ex_loadi~q )))

	.dataa(\state.ex_in~q ),
	.datab(\state.ex_addi~q ),
	.datac(IR[6]),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h0040;
defparam \Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N20
fiftyfivenm_lcell_comb \Add1~39 (
// Equation(s):
// \Add1~39_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [6]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [6]))

	.dataa(\state.ex_sub~q ),
	.datab(gnd),
	.datac(\state.ex_add~q ),
	.datad(\altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Add1~39_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~39 .lut_mask = 16'h50AA;
defparam \Add1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N2
fiftyfivenm_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (\Add1~38_combout ) # ((\WideOr3~2_combout  & (\WideOr3~1_combout  & \Add1~39_combout )))

	.dataa(\Add1~38_combout ),
	.datab(\WideOr3~2_combout ),
	.datac(\WideOr3~1_combout ),
	.datad(\Add1~39_combout ),
	.cin(gnd),
	.combout(\Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hEAAA;
defparam \Add1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N12
fiftyfivenm_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_combout  = (AC[6] & ((\state.ex_addi~q ) # ((\state.ex_add~q ) # (\state.ex_sub~q ))))

	.dataa(AC[6]),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_add~q ),
	.datad(\state.ex_sub~q ),
	.cin(gnd),
	.combout(\Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~41 .lut_mask = 16'hAAA8;
defparam \Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N24
fiftyfivenm_lcell_comb \Add1~35 (
// Equation(s):
// \Add1~35_combout  = (AC[5] & ((\state.ex_add~q ) # ((\state.ex_addi~q ) # (\state.ex_sub~q ))))

	.dataa(\state.ex_add~q ),
	.datab(AC[5]),
	.datac(\state.ex_addi~q ),
	.datad(\state.ex_sub~q ),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~35 .lut_mask = 16'hCCC8;
defparam \Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N9
dffeas \IR[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[5] .is_wysiwyg = "true";
defparam \IR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N8
fiftyfivenm_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (!\state.ex_in~q  & (\state.ex_addi~q  & (IR[5] & !\state.ex_loadi~q )))

	.dataa(\state.ex_in~q ),
	.datab(\state.ex_addi~q ),
	.datac(IR[5]),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h0040;
defparam \Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N28
fiftyfivenm_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [5]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [5]))

	.dataa(\state.ex_sub~q ),
	.datab(gnd),
	.datac(\state.ex_add~q ),
	.datad(\altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~33 .lut_mask = 16'h50AA;
defparam \Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N10
fiftyfivenm_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\Add1~32_combout ) # ((\WideOr3~1_combout  & (\WideOr3~2_combout  & \Add1~33_combout )))

	.dataa(\WideOr3~1_combout ),
	.datab(\Add1~32_combout ),
	.datac(\WideOr3~2_combout ),
	.datad(\Add1~33_combout ),
	.cin(gnd),
	.combout(\Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'hECCC;
defparam \Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N8
fiftyfivenm_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (!\state.ex_loadi~q  & (\state.ex_addi~q  & (!\state.ex_in~q  & IR[4])))

	.dataa(\state.ex_loadi~q ),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_in~q ),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h0400;
defparam \Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N2
fiftyfivenm_lcell_comb \Add1~27 (
// Equation(s):
// \Add1~27_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [4]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Add1~27_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~27 .lut_mask = 16'h0CF0;
defparam \Add1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N16
fiftyfivenm_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (\Add1~26_combout ) # ((\WideOr3~2_combout  & (\WideOr3~1_combout  & \Add1~27_combout )))

	.dataa(\WideOr3~2_combout ),
	.datab(\Add1~26_combout ),
	.datac(\WideOr3~1_combout ),
	.datad(\Add1~27_combout ),
	.cin(gnd),
	.combout(\Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hECCC;
defparam \Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N2
fiftyfivenm_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_combout  = (AC[4] & ((\state.ex_addi~q ) # ((\state.ex_add~q ) # (\state.ex_sub~q ))))

	.dataa(AC[4]),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_add~q ),
	.datad(\state.ex_sub~q ),
	.cin(gnd),
	.combout(\Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~29 .lut_mask = 16'hAAA8;
defparam \Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N20
fiftyfivenm_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (!\state.ex_loadi~q  & (\state.ex_addi~q  & (IR[3] & !\state.ex_in~q )))

	.dataa(\state.ex_loadi~q ),
	.datab(\state.ex_addi~q ),
	.datac(IR[3]),
	.datad(\state.ex_in~q ),
	.cin(gnd),
	.combout(\Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h0040;
defparam \Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N22
fiftyfivenm_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [3]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [3]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~21 .lut_mask = 16'h0CF0;
defparam \Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N12
fiftyfivenm_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\Add1~20_combout ) # ((\WideOr3~2_combout  & (\WideOr3~1_combout  & \Add1~21_combout )))

	.dataa(\Add1~20_combout ),
	.datab(\WideOr3~2_combout ),
	.datac(\WideOr3~1_combout ),
	.datad(\Add1~21_combout ),
	.cin(gnd),
	.combout(\Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hEAAA;
defparam \Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N28
fiftyfivenm_lcell_comb \Add1~23 (
// Equation(s):
// \Add1~23_combout  = (AC[3] & ((\state.ex_sub~q ) # ((\state.ex_add~q ) # (\state.ex_addi~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_addi~q ),
	.datad(AC[3]),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~23 .lut_mask = 16'hFE00;
defparam \Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N10
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (!\state.ex_loadi~q  & (\state.ex_addi~q  & (IR[2] & !\state.ex_in~q )))

	.dataa(\state.ex_loadi~q ),
	.datab(\state.ex_addi~q ),
	.datac(IR[2]),
	.datad(\state.ex_in~q ),
	.cin(gnd),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h0040;
defparam \Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N30
fiftyfivenm_lcell_comb \Add1~15 (
// Equation(s):
// \Add1~15_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [2]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_sub~q ),
	.datad(\altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~15 .lut_mask = 16'h0CF0;
defparam \Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N10
fiftyfivenm_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (\Add1~14_combout ) # ((\WideOr3~2_combout  & (\WideOr3~1_combout  & \Add1~15_combout )))

	.dataa(\Add1~14_combout ),
	.datab(\WideOr3~2_combout ),
	.datac(\WideOr3~1_combout ),
	.datad(\Add1~15_combout ),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hEAAA;
defparam \Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N4
fiftyfivenm_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_combout  = (AC[2] & ((\state.ex_addi~q ) # ((\state.ex_sub~q ) # (\state.ex_add~q ))))

	.dataa(AC[2]),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_sub~q ),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~17 .lut_mask = 16'hAAA8;
defparam \Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N22
fiftyfivenm_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add1~16_combout  & ((\Add1~17_combout  & (\Add1~13  & VCC)) # (!\Add1~17_combout  & (!\Add1~13 )))) # (!\Add1~16_combout  & ((\Add1~17_combout  & (!\Add1~13 )) # (!\Add1~17_combout  & ((\Add1~13 ) # (GND)))))
// \Add1~19  = CARRY((\Add1~16_combout  & (!\Add1~17_combout  & !\Add1~13 )) # (!\Add1~16_combout  & ((!\Add1~13 ) # (!\Add1~17_combout ))))

	.dataa(\Add1~16_combout ),
	.datab(\Add1~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h9617;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N24
fiftyfivenm_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = ((\Add1~22_combout  $ (\Add1~23_combout  $ (!\Add1~19 )))) # (GND)
// \Add1~25  = CARRY((\Add1~22_combout  & ((\Add1~23_combout ) # (!\Add1~19 ))) # (!\Add1~22_combout  & (\Add1~23_combout  & !\Add1~19 )))

	.dataa(\Add1~22_combout ),
	.datab(\Add1~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h698E;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N26
fiftyfivenm_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\Add1~28_combout  & ((\Add1~29_combout  & (\Add1~25  & VCC)) # (!\Add1~29_combout  & (!\Add1~25 )))) # (!\Add1~28_combout  & ((\Add1~29_combout  & (!\Add1~25 )) # (!\Add1~29_combout  & ((\Add1~25 ) # (GND)))))
// \Add1~31  = CARRY((\Add1~28_combout  & (!\Add1~29_combout  & !\Add1~25 )) # (!\Add1~28_combout  & ((!\Add1~25 ) # (!\Add1~29_combout ))))

	.dataa(\Add1~28_combout ),
	.datab(\Add1~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h9617;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N28
fiftyfivenm_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = ((\Add1~35_combout  $ (\Add1~34_combout  $ (!\Add1~31 )))) # (GND)
// \Add1~37  = CARRY((\Add1~35_combout  & ((\Add1~34_combout ) # (!\Add1~31 ))) # (!\Add1~35_combout  & (\Add1~34_combout  & !\Add1~31 )))

	.dataa(\Add1~35_combout ),
	.datab(\Add1~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h698E;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N30
fiftyfivenm_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (\Add1~40_combout  & ((\Add1~41_combout  & (\Add1~37  & VCC)) # (!\Add1~41_combout  & (!\Add1~37 )))) # (!\Add1~40_combout  & ((\Add1~41_combout  & (!\Add1~37 )) # (!\Add1~41_combout  & ((\Add1~37 ) # (GND)))))
// \Add1~43  = CARRY((\Add1~40_combout  & (!\Add1~41_combout  & !\Add1~37 )) # (!\Add1~40_combout  & ((!\Add1~37 ) # (!\Add1~41_combout ))))

	.dataa(\Add1~40_combout ),
	.datab(\Add1~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h9617;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N0
fiftyfivenm_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = ((\Add1~47_combout  $ (\Add1~46_combout  $ (!\Add1~43 )))) # (GND)
// \Add1~49  = CARRY((\Add1~47_combout  & ((\Add1~46_combout ) # (!\Add1~43 ))) # (!\Add1~47_combout  & (\Add1~46_combout  & !\Add1~43 )))

	.dataa(\Add1~47_combout ),
	.datab(\Add1~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'h698E;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N2
fiftyfivenm_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (\Add1~53_combout  & ((\Add1~52_combout  & (\Add1~49  & VCC)) # (!\Add1~52_combout  & (!\Add1~49 )))) # (!\Add1~53_combout  & ((\Add1~52_combout  & (!\Add1~49 )) # (!\Add1~52_combout  & ((\Add1~49 ) # (GND)))))
// \Add1~55  = CARRY((\Add1~53_combout  & (!\Add1~52_combout  & !\Add1~49 )) # (!\Add1~53_combout  & ((!\Add1~49 ) # (!\Add1~52_combout ))))

	.dataa(\Add1~53_combout ),
	.datab(\Add1~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h9617;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N4
fiftyfivenm_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = ((\Add1~58_combout  $ (\Add1~59_combout  $ (!\Add1~55 )))) # (GND)
// \Add1~61  = CARRY((\Add1~58_combout  & ((\Add1~59_combout ) # (!\Add1~55 ))) # (!\Add1~58_combout  & (\Add1~59_combout  & !\Add1~55 )))

	.dataa(\Add1~58_combout ),
	.datab(\Add1~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'h698E;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N6
fiftyfivenm_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_combout  = (\Add1~63_combout  & ((\Add1~64_combout  & (\Add1~61  & VCC)) # (!\Add1~64_combout  & (!\Add1~61 )))) # (!\Add1~63_combout  & ((\Add1~64_combout  & (!\Add1~61 )) # (!\Add1~64_combout  & ((\Add1~61 ) # (GND)))))
// \Add1~66  = CARRY((\Add1~63_combout  & (!\Add1~64_combout  & !\Add1~61 )) # (!\Add1~63_combout  & ((!\Add1~61 ) # (!\Add1~64_combout ))))

	.dataa(\Add1~63_combout ),
	.datab(\Add1~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~61 ),
	.combout(\Add1~65_combout ),
	.cout(\Add1~66 ));
// synopsys translate_off
defparam \Add1~65 .lut_mask = 16'h9617;
defparam \Add1~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N8
fiftyfivenm_lcell_comb \Add1~70 (
// Equation(s):
// \Add1~70_combout  = ((\Add1~69_combout  $ (\Add1~68_combout  $ (!\Add1~66 )))) # (GND)
// \Add1~71  = CARRY((\Add1~69_combout  & ((\Add1~68_combout ) # (!\Add1~66 ))) # (!\Add1~69_combout  & (\Add1~68_combout  & !\Add1~66 )))

	.dataa(\Add1~69_combout ),
	.datab(\Add1~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~66 ),
	.combout(\Add1~70_combout ),
	.cout(\Add1~71 ));
// synopsys translate_off
defparam \Add1~70 .lut_mask = 16'h698E;
defparam \Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N18
fiftyfivenm_lcell_comb \Selector16~6 (
// Equation(s):
// \Selector16~6_combout  = (\Selector16~0_combout ) # ((\Selector16~5_combout ) # ((\AC[13]~0_combout  & \Add1~70_combout )))

	.dataa(\Selector16~0_combout ),
	.datab(\AC[13]~0_combout ),
	.datac(\Selector16~5_combout ),
	.datad(\Add1~70_combout ),
	.cin(gnd),
	.combout(\Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~6 .lut_mask = 16'hFEFA;
defparam \Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y6_N19
dffeas \AC[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector16~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[11] .is_wysiwyg = "true";
defparam \AC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N0
fiftyfivenm_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_combout  = (AC[11] & ((\state.ex_sub~q ) # ((\state.ex_addi~q ) # (\state.ex_add~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_addi~q ),
	.datac(\state.ex_add~q ),
	.datad(AC[11]),
	.cin(gnd),
	.combout(\Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~69 .lut_mask = 16'hFE00;
defparam \Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N10
fiftyfivenm_lcell_comb \Add1~75 (
// Equation(s):
// \Add1~75_combout  = (\Add1~74_combout  & ((\Add1~73_combout  & (\Add1~71  & VCC)) # (!\Add1~73_combout  & (!\Add1~71 )))) # (!\Add1~74_combout  & ((\Add1~73_combout  & (!\Add1~71 )) # (!\Add1~73_combout  & ((\Add1~71 ) # (GND)))))
// \Add1~76  = CARRY((\Add1~74_combout  & (!\Add1~73_combout  & !\Add1~71 )) # (!\Add1~74_combout  & ((!\Add1~71 ) # (!\Add1~73_combout ))))

	.dataa(\Add1~74_combout ),
	.datab(\Add1~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~71 ),
	.combout(\Add1~75_combout ),
	.cout(\Add1~76 ));
// synopsys translate_off
defparam \Add1~75 .lut_mask = 16'h9617;
defparam \Add1~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N12
fiftyfivenm_lcell_comb \Add1~80 (
// Equation(s):
// \Add1~80_combout  = ((\Add1~79_combout  $ (\Add1~78_combout  $ (!\Add1~76 )))) # (GND)
// \Add1~81  = CARRY((\Add1~79_combout  & ((\Add1~78_combout ) # (!\Add1~76 ))) # (!\Add1~79_combout  & (\Add1~78_combout  & !\Add1~76 )))

	.dataa(\Add1~79_combout ),
	.datab(\Add1~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~76 ),
	.combout(\Add1~80_combout ),
	.cout(\Add1~81 ));
// synopsys translate_off
defparam \Add1~80 .lut_mask = 16'h698E;
defparam \Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N28
fiftyfivenm_lcell_comb \Selector14~6 (
// Equation(s):
// \Selector14~6_combout  = (\Selector14~2_combout ) # ((\Selector14~5_combout ) # ((\AC[13]~0_combout  & \Add1~80_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector14~2_combout ),
	.datac(\Selector14~5_combout ),
	.datad(\Add1~80_combout ),
	.cin(gnd),
	.combout(\Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~6 .lut_mask = 16'hFEFC;
defparam \Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N29
dffeas \AC[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector14~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[13] .is_wysiwyg = "true";
defparam \AC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N12
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[30]~22 (
// Equation(s):
// \shifter|auto_generated|sbit_w[30]~22_combout  = (IR[0] & ((IR[4] & (AC[15])) # (!IR[4] & ((AC[13])))))

	.dataa(AC[15]),
	.datab(AC[13]),
	.datac(IR[4]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[30]~22 .lut_mask = 16'hAC00;
defparam \shifter|auto_generated|sbit_w[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N10
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[46]~58 (
// Equation(s):
// \shifter|auto_generated|sbit_w[46]~58_combout  = (\shifter|auto_generated|sbit_w[45]~41_combout ) # ((!IR[1] & ((\shifter|auto_generated|sbit_w[30]~57_combout ) # (\shifter|auto_generated|sbit_w[30]~22_combout ))))

	.dataa(IR[1]),
	.datab(\shifter|auto_generated|sbit_w[30]~57_combout ),
	.datac(\shifter|auto_generated|sbit_w[45]~41_combout ),
	.datad(\shifter|auto_generated|sbit_w[30]~22_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[46]~58_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[46]~58 .lut_mask = 16'hF5F4;
defparam \shifter|auto_generated|sbit_w[46]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N10
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[28]~25 (
// Equation(s):
// \shifter|auto_generated|sbit_w[28]~25_combout  = (IR[0] & ((IR[4] & (AC[13])) # (!IR[4] & ((AC[11])))))

	.dataa(IR[4]),
	.datab(AC[13]),
	.datac(AC[11]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[28]~25 .lut_mask = 16'hD800;
defparam \shifter|auto_generated|sbit_w[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N28
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[28]~26 (
// Equation(s):
// \shifter|auto_generated|sbit_w[28]~26_combout  = (\shifter|auto_generated|sbit_w[28]~25_combout ) # ((!IR[0] & AC[12]))

	.dataa(IR[0]),
	.datab(AC[12]),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[28]~25_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[28]~26 .lut_mask = 16'hFF44;
defparam \shifter|auto_generated|sbit_w[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N2
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[46]~59 (
// Equation(s):
// \shifter|auto_generated|sbit_w[46]~59_combout  = (\shifter|auto_generated|sbit_w[46]~58_combout ) # ((!IR[4] & (IR[1] & \shifter|auto_generated|sbit_w[28]~26_combout )))

	.dataa(IR[4]),
	.datab(IR[1]),
	.datac(\shifter|auto_generated|sbit_w[46]~58_combout ),
	.datad(\shifter|auto_generated|sbit_w[28]~26_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[46]~59_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[46]~59 .lut_mask = 16'hF4F0;
defparam \shifter|auto_generated|sbit_w[46]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N24
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[62]~81 (
// Equation(s):
// \shifter|auto_generated|sbit_w[62]~81_combout  = (IR[2] & (AC[15] & (IR[4]))) # (!IR[2] & (((\shifter|auto_generated|sbit_w[46]~59_combout ))))

	.dataa(AC[15]),
	.datab(IR[4]),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[46]~59_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[62]~81_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[62]~81 .lut_mask = 16'h8F80;
defparam \shifter|auto_generated|sbit_w[62]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N10
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[62]~82 (
// Equation(s):
// \shifter|auto_generated|sbit_w[62]~82_combout  = (\shifter|auto_generated|sbit_w[62]~81_combout ) # ((!IR[4] & (IR[2] & \shifter|auto_generated|sbit_w[42]~63_combout )))

	.dataa(IR[4]),
	.datab(IR[2]),
	.datac(\shifter|auto_generated|sbit_w[42]~63_combout ),
	.datad(\shifter|auto_generated|sbit_w[62]~81_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[62]~82_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[62]~82 .lut_mask = 16'hFF40;
defparam \shifter|auto_generated|sbit_w[62]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N12
fiftyfivenm_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = (\shifter|auto_generated|sbit_w[62]~82_combout  & ((\Selector26~1_combout ) # ((\shifter|auto_generated|sbit_w[54]~84_combout  & \Selector18~5_combout )))) # (!\shifter|auto_generated|sbit_w[62]~82_combout  & 
// (\shifter|auto_generated|sbit_w[54]~84_combout  & ((\Selector18~5_combout ))))

	.dataa(\shifter|auto_generated|sbit_w[62]~82_combout ),
	.datab(\shifter|auto_generated|sbit_w[54]~84_combout ),
	.datac(\Selector26~1_combout ),
	.datad(\Selector18~5_combout ),
	.cin(gnd),
	.combout(\Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~2 .lut_mask = 16'hECA0;
defparam \Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N6
fiftyfivenm_lcell_comb \Add1~82 (
// Equation(s):
// \Add1~82_combout  = (\state.ex_sub~q  & (!\altsyncram_component|auto_generated|q_a [14])) # (!\state.ex_sub~q  & (\altsyncram_component|auto_generated|q_a [14] & \state.ex_add~q ))

	.dataa(\state.ex_sub~q ),
	.datab(gnd),
	.datac(\altsyncram_component|auto_generated|q_a [14]),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~82 .lut_mask = 16'h5A0A;
defparam \Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N8
fiftyfivenm_lcell_comb \Add1~83 (
// Equation(s):
// \Add1~83_combout  = (IR[10] & ((\Add1~57_combout ) # ((\WideOr3~3_combout  & \Add1~82_combout )))) # (!IR[10] & (((\WideOr3~3_combout  & \Add1~82_combout ))))

	.dataa(IR[10]),
	.datab(\Add1~57_combout ),
	.datac(\WideOr3~3_combout ),
	.datad(\Add1~82_combout ),
	.cin(gnd),
	.combout(\Add1~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~83 .lut_mask = 16'hF888;
defparam \Add1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N12
fiftyfivenm_lcell_comb \Add1~84 (
// Equation(s):
// \Add1~84_combout  = (AC[14] & ((\state.ex_sub~q ) # ((\state.ex_add~q ) # (\state.ex_addi~q ))))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_add~q ),
	.datac(\state.ex_addi~q ),
	.datad(AC[14]),
	.cin(gnd),
	.combout(\Add1~84_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~84 .lut_mask = 16'hFE00;
defparam \Add1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N14
fiftyfivenm_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_combout  = (\Add1~83_combout  & ((\Add1~84_combout  & (\Add1~81  & VCC)) # (!\Add1~84_combout  & (!\Add1~81 )))) # (!\Add1~83_combout  & ((\Add1~84_combout  & (!\Add1~81 )) # (!\Add1~84_combout  & ((\Add1~81 ) # (GND)))))
// \Add1~86  = CARRY((\Add1~83_combout  & (!\Add1~84_combout  & !\Add1~81 )) # (!\Add1~83_combout  & ((!\Add1~81 ) # (!\Add1~84_combout ))))

	.dataa(\Add1~83_combout ),
	.datab(\Add1~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~81 ),
	.combout(\Add1~85_combout ),
	.cout(\Add1~86 ));
// synopsys translate_off
defparam \Add1~85 .lut_mask = 16'h9617;
defparam \Add1~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \IO_DATA[14]~input (
	.i(IO_DATA[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[14]~input_o ));
// synopsys translate_off
defparam \IO_DATA[14]~input .bus_hold = "false";
defparam \IO_DATA[14]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N10
fiftyfivenm_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = (\altsyncram_component|auto_generated|q_a [14] & (((\state.ex_and~q )) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [14] & (((\state.ex_xor~q ))))

	.dataa(\Selector26~0_combout ),
	.datab(\state.ex_and~q ),
	.datac(\state.ex_xor~q ),
	.datad(\altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~3 .lut_mask = 16'hDDF0;
defparam \Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N14
fiftyfivenm_lcell_comb \Selector13~7 (
// Equation(s):
// \Selector13~7_combout  = (\altsyncram_component|auto_generated|q_a [14] & ((\state.ex_or~q ) # ((\state.ex_load~q ) # (\state.ex_xor~q ))))

	.dataa(\state.ex_or~q ),
	.datab(\state.ex_load~q ),
	.datac(\state.ex_xor~q ),
	.datad(\altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~7 .lut_mask = 16'hFE00;
defparam \Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N20
fiftyfivenm_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = (AC[14] & ((\Selector13~3_combout ) # ((!\Selector27~0_combout )))) # (!AC[14] & (((\Selector13~7_combout ))))

	.dataa(\Selector13~3_combout ),
	.datab(AC[14]),
	.datac(\Selector13~7_combout ),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~4 .lut_mask = 16'hB8FC;
defparam \Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N22
fiftyfivenm_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = ((\Selector13~4_combout ) # ((\state.ex_in~q  & \IO_DATA[14]~input_o ))) # (!\Selector15~3_combout )

	.dataa(\state.ex_in~q ),
	.datab(\Selector15~3_combout ),
	.datac(\IO_DATA[14]~input_o ),
	.datad(\Selector13~4_combout ),
	.cin(gnd),
	.combout(\Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~5 .lut_mask = 16'hFFB3;
defparam \Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N26
fiftyfivenm_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\Selector13~2_combout ) # ((\Selector13~5_combout ) # ((\AC[13]~0_combout  & \Add1~85_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector13~2_combout ),
	.datac(\Add1~85_combout ),
	.datad(\Selector13~5_combout ),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'hFFEC;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N27
dffeas \AC[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[14] .is_wysiwyg = "true";
defparam \AC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N20
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[29]~43 (
// Equation(s):
// \shifter|auto_generated|sbit_w[29]~43_combout  = (IR[0] & ((IR[4] & (AC[14])) # (!IR[4] & ((AC[12])))))

	.dataa(IR[0]),
	.datab(AC[14]),
	.datac(IR[4]),
	.datad(AC[12]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[29]~43 .lut_mask = 16'h8A80;
defparam \shifter|auto_generated|sbit_w[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N12
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[29]~42 (
// Equation(s):
// \shifter|auto_generated|sbit_w[29]~42_combout  = (AC[13] & !IR[0])

	.dataa(gnd),
	.datab(AC[13]),
	.datac(gnd),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[29]~42_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[29]~42 .lut_mask = 16'h00CC;
defparam \shifter|auto_generated|sbit_w[29]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N22
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[45]~44 (
// Equation(s):
// \shifter|auto_generated|sbit_w[45]~44_combout  = (\shifter|auto_generated|sbit_w[45]~41_combout ) # ((!IR[1] & ((\shifter|auto_generated|sbit_w[29]~43_combout ) # (\shifter|auto_generated|sbit_w[29]~42_combout ))))

	.dataa(IR[1]),
	.datab(\shifter|auto_generated|sbit_w[29]~43_combout ),
	.datac(\shifter|auto_generated|sbit_w[45]~41_combout ),
	.datad(\shifter|auto_generated|sbit_w[29]~42_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[45]~44_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[45]~44 .lut_mask = 16'hF5F4;
defparam \shifter|auto_generated|sbit_w[45]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N24
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[45]~47 (
// Equation(s):
// \shifter|auto_generated|sbit_w[45]~47_combout  = (\shifter|auto_generated|sbit_w[45]~44_combout ) # ((IR[1] & (!IR[4] & \shifter|auto_generated|sbit_w[27]~46_combout )))

	.dataa(IR[1]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[45]~44_combout ),
	.datad(\shifter|auto_generated|sbit_w[27]~46_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[45]~47_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[45]~47 .lut_mask = 16'hF2F0;
defparam \shifter|auto_generated|sbit_w[45]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[61]~76 (
// Equation(s):
// \shifter|auto_generated|sbit_w[61]~76_combout  = (IR[2] & (IR[4] & (AC[15]))) # (!IR[2] & (((\shifter|auto_generated|sbit_w[45]~47_combout ))))

	.dataa(IR[4]),
	.datab(AC[15]),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[45]~47_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[61]~76_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[61]~76 .lut_mask = 16'h8F80;
defparam \shifter|auto_generated|sbit_w[61]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N30
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[61]~77 (
// Equation(s):
// \shifter|auto_generated|sbit_w[61]~77_combout  = (\shifter|auto_generated|sbit_w[61]~76_combout ) # ((IR[2] & (\shifter|auto_generated|sbit_w[41]~52_combout  & !IR[4])))

	.dataa(IR[2]),
	.datab(\shifter|auto_generated|sbit_w[41]~52_combout ),
	.datac(IR[4]),
	.datad(\shifter|auto_generated|sbit_w[61]~76_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[61]~77_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[61]~77 .lut_mask = 16'hFF08;
defparam \shifter|auto_generated|sbit_w[61]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
fiftyfivenm_io_ibuf \IO_DATA[5]~input (
	.i(IO_DATA[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[5]~input_o ));
// synopsys translate_off
defparam \IO_DATA[5]~input .bus_hold = "false";
defparam \IO_DATA[5]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N22
fiftyfivenm_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = (\IO_DATA[5]~input_o  & ((\state.ex_in~q ) # ((IR[5] & \state.ex_loadi~q )))) # (!\IO_DATA[5]~input_o  & (IR[5] & ((\state.ex_loadi~q ))))

	.dataa(\IO_DATA[5]~input_o ),
	.datab(IR[5]),
	.datac(\state.ex_in~q ),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~3 .lut_mask = 16'hECA0;
defparam \Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N8
fiftyfivenm_lcell_comb \Selector22~4 (
// Equation(s):
// \Selector22~4_combout  = (\altsyncram_component|auto_generated|q_a [5] & (((!AC[5] & \state.ex_xor~q )) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [5] & (AC[5] & (\state.ex_xor~q )))

	.dataa(AC[5]),
	.datab(\state.ex_xor~q ),
	.datac(\altsyncram_component|auto_generated|q_a [5]),
	.datad(\Selector26~0_combout ),
	.cin(gnd),
	.combout(\Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~4 .lut_mask = 16'h48F8;
defparam \Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N6
fiftyfivenm_lcell_comb \Selector22~5 (
// Equation(s):
// \Selector22~5_combout  = (\Selector22~3_combout ) # ((\Selector22~4_combout ) # ((\AC[13]~0_combout  & \Add1~36_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector22~3_combout ),
	.datac(\Selector22~4_combout ),
	.datad(\Add1~36_combout ),
	.cin(gnd),
	.combout(\Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~5 .lut_mask = 16'hFEFC;
defparam \Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N20
fiftyfivenm_lcell_comb \Selector22~6 (
// Equation(s):
// \Selector22~6_combout  = (\Selector22~2_combout ) # ((\Selector22~5_combout ) # ((\Selector27~7_combout  & \shifter|auto_generated|sbit_w[61]~77_combout )))

	.dataa(\Selector22~2_combout ),
	.datab(\Selector27~7_combout ),
	.datac(\shifter|auto_generated|sbit_w[61]~77_combout ),
	.datad(\Selector22~5_combout ),
	.cin(gnd),
	.combout(\Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~6 .lut_mask = 16'hFFEA;
defparam \Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N12
fiftyfivenm_lcell_comb \Selector22~7 (
// Equation(s):
// \Selector22~7_combout  = (\Selector22~6_combout ) # ((\state.ex_shift~q  & (\shifter|auto_generated|sbit_w[53]~80_combout  & !IR[3])))

	.dataa(\state.ex_shift~q ),
	.datab(\shifter|auto_generated|sbit_w[53]~80_combout ),
	.datac(IR[3]),
	.datad(\Selector22~6_combout ),
	.cin(gnd),
	.combout(\Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~7 .lut_mask = 16'hFF08;
defparam \Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y5_N13
dffeas \AC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[5] .is_wysiwyg = "true";
defparam \AC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N24
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[21]~34 (
// Equation(s):
// \shifter|auto_generated|sbit_w[21]~34_combout  = (IR[0] & ((IR[4] & (AC[6])) # (!IR[4] & ((AC[4])))))

	.dataa(IR[0]),
	.datab(IR[4]),
	.datac(AC[6]),
	.datad(AC[4]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[21]~34 .lut_mask = 16'hA280;
defparam \shifter|auto_generated|sbit_w[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N10
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[21]~35 (
// Equation(s):
// \shifter|auto_generated|sbit_w[21]~35_combout  = (\shifter|auto_generated|sbit_w[21]~34_combout ) # ((!IR[0] & AC[5]))

	.dataa(IR[0]),
	.datab(AC[5]),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[21]~34_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[21]~35 .lut_mask = 16'hFF44;
defparam \shifter|auto_generated|sbit_w[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N28
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[35]~71 (
// Equation(s):
// \shifter|auto_generated|sbit_w[35]~71_combout  = (IR[1] & ((IR[4] & (\shifter|auto_generated|sbit_w[21]~35_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[17]~38_combout )))))

	.dataa(IR[1]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[21]~35_combout ),
	.datad(\shifter|auto_generated|sbit_w[17]~38_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[35]~71_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[35]~71 .lut_mask = 16'hA280;
defparam \shifter|auto_generated|sbit_w[35]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N30
fiftyfivenm_lcell_comb \Selector24~6 (
// Equation(s):
// \Selector24~6_combout  = (!IR[2] & ((\shifter|auto_generated|sbit_w[35]~71_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[19]~32_combout ))))

	.dataa(IR[1]),
	.datab(\shifter|auto_generated|sbit_w[19]~32_combout ),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[35]~71_combout ),
	.cin(gnd),
	.combout(\Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~6 .lut_mask = 16'h0F04;
defparam \Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N26
fiftyfivenm_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Selector27~7_combout  & ((\shifter|auto_generated|sbit_w[59]~67_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[43]~70_combout ))))

	.dataa(IR[2]),
	.datab(\shifter|auto_generated|sbit_w[59]~67_combout ),
	.datac(\Selector27~7_combout ),
	.datad(\shifter|auto_generated|sbit_w[43]~70_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hD0C0;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N4
fiftyfivenm_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = (AC[3] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [3])) # (!\Selector27~0_combout )))

	.dataa(\Selector27~0_combout ),
	.datab(AC[3]),
	.datac(\state.ex_and~q ),
	.datad(\altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~1 .lut_mask = 16'hC444;
defparam \Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \IO_DATA[3]~input (
	.i(IO_DATA[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[3]~input_o ));
// synopsys translate_off
defparam \IO_DATA[3]~input .bus_hold = "false";
defparam \IO_DATA[3]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N28
fiftyfivenm_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = (\state.ex_in~q  & ((\IO_DATA[3]~input_o ) # ((\state.ex_loadi~q  & IR[3])))) # (!\state.ex_in~q  & (((\state.ex_loadi~q  & IR[3]))))

	.dataa(\state.ex_in~q ),
	.datab(\IO_DATA[3]~input_o ),
	.datac(\state.ex_loadi~q ),
	.datad(IR[3]),
	.cin(gnd),
	.combout(\Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~2 .lut_mask = 16'hF888;
defparam \Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N14
fiftyfivenm_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = (\altsyncram_component|auto_generated|q_a [3] & (((\state.ex_xor~q  & !AC[3])) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [3] & (\state.ex_xor~q  & (AC[3])))

	.dataa(\state.ex_xor~q ),
	.datab(AC[3]),
	.datac(\Selector26~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~3 .lut_mask = 16'h2F88;
defparam \Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N24
fiftyfivenm_lcell_comb \Selector24~4 (
// Equation(s):
// \Selector24~4_combout  = (\Selector24~2_combout ) # ((\Selector24~3_combout ) # ((\AC[13]~0_combout  & \Add1~24_combout )))

	.dataa(\Selector24~2_combout ),
	.datab(\AC[13]~0_combout ),
	.datac(\Selector24~3_combout ),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~4 .lut_mask = 16'hFEFA;
defparam \Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N2
fiftyfivenm_lcell_comb \Selector24~5 (
// Equation(s):
// \Selector24~5_combout  = (\Selector24~1_combout ) # ((\Selector24~4_combout ) # ((\shifter|auto_generated|sbit_w[39]~66_combout  & \Selector25~0_combout )))

	.dataa(\shifter|auto_generated|sbit_w[39]~66_combout ),
	.datab(\Selector25~0_combout ),
	.datac(\Selector24~1_combout ),
	.datad(\Selector24~4_combout ),
	.cin(gnd),
	.combout(\Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~5 .lut_mask = 16'hFFF8;
defparam \Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N16
fiftyfivenm_lcell_comb \Selector24~7 (
// Equation(s):
// \Selector24~7_combout  = (\Selector24~0_combout ) # ((\Selector24~5_combout ) # ((\Selector26~1_combout  & \Selector24~6_combout )))

	.dataa(\Selector26~1_combout ),
	.datab(\Selector24~6_combout ),
	.datac(\Selector24~0_combout ),
	.datad(\Selector24~5_combout ),
	.cin(gnd),
	.combout(\Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~7 .lut_mask = 16'hFFF8;
defparam \Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y6_N17
dffeas \AC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector24~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[3] .is_wysiwyg = "true";
defparam \AC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N8
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[19]~32 (
// Equation(s):
// \shifter|auto_generated|sbit_w[19]~32_combout  = (\shifter|auto_generated|sbit_w[19]~31_combout ) # ((!IR[0] & AC[3]))

	.dataa(IR[0]),
	.datab(gnd),
	.datac(\shifter|auto_generated|sbit_w[19]~31_combout ),
	.datad(AC[3]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[19]~32_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[19]~32 .lut_mask = 16'hF5F0;
defparam \shifter|auto_generated|sbit_w[19]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N14
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[35]~85 (
// Equation(s):
// \shifter|auto_generated|sbit_w[35]~85_combout  = (\shifter|auto_generated|sbit_w[35]~71_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[19]~32_combout ))

	.dataa(IR[1]),
	.datab(gnd),
	.datac(\shifter|auto_generated|sbit_w[19]~32_combout ),
	.datad(\shifter|auto_generated|sbit_w[35]~71_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[35]~85_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[35]~85 .lut_mask = 16'hFF50;
defparam \shifter|auto_generated|sbit_w[35]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N30
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[55]~86 (
// Equation(s):
// \shifter|auto_generated|sbit_w[55]~86_combout  = (IR[2] & ((IR[4] & ((\shifter|auto_generated|sbit_w[43]~70_combout ))) # (!IR[4] & (\shifter|auto_generated|sbit_w[35]~85_combout ))))

	.dataa(IR[2]),
	.datab(\shifter|auto_generated|sbit_w[35]~85_combout ),
	.datac(\shifter|auto_generated|sbit_w[43]~70_combout ),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[55]~86_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[55]~86 .lut_mask = 16'hA088;
defparam \shifter|auto_generated|sbit_w[55]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N6
fiftyfivenm_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = (\Selector26~1_combout  & ((\shifter|auto_generated|sbit_w[55]~86_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[39]~66_combout ))))

	.dataa(\shifter|auto_generated|sbit_w[55]~86_combout ),
	.datab(IR[2]),
	.datac(\Selector26~1_combout ),
	.datad(\shifter|auto_generated|sbit_w[39]~66_combout ),
	.cin(gnd),
	.combout(\Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~2 .lut_mask = 16'hB0A0;
defparam \Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \IO_DATA[7]~input (
	.i(IO_DATA[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[7]~input_o ));
// synopsys translate_off
defparam \IO_DATA[7]~input .bus_hold = "false";
defparam \IO_DATA[7]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N20
fiftyfivenm_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = (\IO_DATA[7]~input_o  & ((\state.ex_in~q ) # ((\state.ex_loadi~q  & IR[7])))) # (!\IO_DATA[7]~input_o  & (\state.ex_loadi~q  & ((IR[7]))))

	.dataa(\IO_DATA[7]~input_o ),
	.datab(\state.ex_loadi~q ),
	.datac(\state.ex_in~q ),
	.datad(IR[7]),
	.cin(gnd),
	.combout(\Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~3 .lut_mask = 16'hECA0;
defparam \Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N8
fiftyfivenm_lcell_comb \Selector20~5 (
// Equation(s):
// \Selector20~5_combout  = (\altsyncram_component|auto_generated|q_a [7] & (((\state.ex_and~q )) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [7] & (((\state.ex_xor~q ))))

	.dataa(\Selector26~0_combout ),
	.datab(\state.ex_and~q ),
	.datac(\state.ex_xor~q ),
	.datad(\altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~5 .lut_mask = 16'hDDF0;
defparam \Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N28
fiftyfivenm_lcell_comb \Selector20~9 (
// Equation(s):
// \Selector20~9_combout  = (\altsyncram_component|auto_generated|q_a [7] & ((\state.ex_xor~q ) # ((\state.ex_load~q ) # (\state.ex_or~q ))))

	.dataa(\state.ex_xor~q ),
	.datab(\state.ex_load~q ),
	.datac(\state.ex_or~q ),
	.datad(\altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Selector20~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~9 .lut_mask = 16'hFE00;
defparam \Selector20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N18
fiftyfivenm_lcell_comb \Selector20~6 (
// Equation(s):
// \Selector20~6_combout  = (AC[7] & (((\Selector20~5_combout )) # (!\Selector27~0_combout ))) # (!AC[7] & (((\Selector20~9_combout ))))

	.dataa(AC[7]),
	.datab(\Selector27~0_combout ),
	.datac(\Selector20~5_combout ),
	.datad(\Selector20~9_combout ),
	.cin(gnd),
	.combout(\Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~6 .lut_mask = 16'hF7A2;
defparam \Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N24
fiftyfivenm_lcell_comb \Selector20~7 (
// Equation(s):
// \Selector20~7_combout  = (\Selector20~3_combout ) # ((\Selector20~4_combout ) # (\Selector20~6_combout ))

	.dataa(gnd),
	.datab(\Selector20~3_combout ),
	.datac(\Selector20~4_combout ),
	.datad(\Selector20~6_combout ),
	.cin(gnd),
	.combout(\Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~7 .lut_mask = 16'hFFFC;
defparam \Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N4
fiftyfivenm_lcell_comb \Selector20~8 (
// Equation(s):
// \Selector20~8_combout  = (\Selector20~2_combout ) # ((\Selector20~7_combout ) # ((\AC[13]~0_combout  & \Add1~48_combout )))

	.dataa(\Selector20~2_combout ),
	.datab(\AC[13]~0_combout ),
	.datac(\Add1~48_combout ),
	.datad(\Selector20~7_combout ),
	.cin(gnd),
	.combout(\Selector20~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~8 .lut_mask = 16'hFFEA;
defparam \Selector20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N5
dffeas \AC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector20~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[7] .is_wysiwyg = "true";
defparam \AC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N18
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[24]~14 (
// Equation(s):
// \shifter|auto_generated|sbit_w[24]~14_combout  = (IR[4] & (AC[9])) # (!IR[4] & ((AC[7])))

	.dataa(IR[4]),
	.datab(gnd),
	.datac(AC[9]),
	.datad(AC[7]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[24]~14 .lut_mask = 16'hF5A0;
defparam \shifter|auto_generated|sbit_w[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N4
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[24]~54 (
// Equation(s):
// \shifter|auto_generated|sbit_w[24]~54_combout  = (IR[0] & ((\shifter|auto_generated|sbit_w[24]~14_combout ))) # (!IR[0] & (AC[8]))

	.dataa(gnd),
	.datab(AC[8]),
	.datac(IR[0]),
	.datad(\shifter|auto_generated|sbit_w[24]~14_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[24]~54 .lut_mask = 16'hFC0C;
defparam \shifter|auto_generated|sbit_w[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N18
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[42]~62 (
// Equation(s):
// \shifter|auto_generated|sbit_w[42]~62_combout  = (IR[1] & ((IR[4] & ((\shifter|auto_generated|sbit_w[28]~26_combout ))) # (!IR[4] & (\shifter|auto_generated|sbit_w[24]~54_combout ))))

	.dataa(IR[1]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[24]~54_combout ),
	.datad(\shifter|auto_generated|sbit_w[28]~26_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[42]~62_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[42]~62 .lut_mask = 16'hA820;
defparam \shifter|auto_generated|sbit_w[42]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N8
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[26]~18 (
// Equation(s):
// \shifter|auto_generated|sbit_w[26]~18_combout  = (IR[0] & ((IR[4] & ((AC[11]))) # (!IR[4] & (AC[9]))))

	.dataa(IR[4]),
	.datab(AC[9]),
	.datac(AC[11]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[26]~18 .lut_mask = 16'hE400;
defparam \shifter|auto_generated|sbit_w[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N18
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[26]~19 (
// Equation(s):
// \shifter|auto_generated|sbit_w[26]~19_combout  = (\shifter|auto_generated|sbit_w[26]~18_combout ) # ((AC[10] & !IR[0]))

	.dataa(AC[10]),
	.datab(gnd),
	.datac(\shifter|auto_generated|sbit_w[26]~18_combout ),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[26]~19 .lut_mask = 16'hF0FA;
defparam \shifter|auto_generated|sbit_w[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N0
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[42]~63 (
// Equation(s):
// \shifter|auto_generated|sbit_w[42]~63_combout  = (\shifter|auto_generated|sbit_w[42]~62_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[26]~19_combout ))

	.dataa(gnd),
	.datab(\shifter|auto_generated|sbit_w[42]~62_combout ),
	.datac(IR[1]),
	.datad(\shifter|auto_generated|sbit_w[26]~19_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[42]~63_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[42]~63 .lut_mask = 16'hCFCC;
defparam \shifter|auto_generated|sbit_w[42]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N10
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[54]~83 (
// Equation(s):
// \shifter|auto_generated|sbit_w[54]~83_combout  = (IR[4] & ((\shifter|auto_generated|sbit_w[42]~63_combout ))) # (!IR[4] & (\shifter|auto_generated|sbit_w[34]~56_combout ))

	.dataa(gnd),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[34]~56_combout ),
	.datad(\shifter|auto_generated|sbit_w[42]~63_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[54]~83_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[54]~83 .lut_mask = 16'hFC30;
defparam \shifter|auto_generated|sbit_w[54]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N18
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[20]~11 (
// Equation(s):
// \shifter|auto_generated|sbit_w[20]~11_combout  = (IR[0] & ((IR[4] & (AC[5])) # (!IR[4] & ((AC[3])))))

	.dataa(IR[0]),
	.datab(IR[4]),
	.datac(AC[5]),
	.datad(AC[3]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[20]~11 .lut_mask = 16'hA280;
defparam \shifter|auto_generated|sbit_w[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[20]~12 (
// Equation(s):
// \shifter|auto_generated|sbit_w[20]~12_combout  = (\shifter|auto_generated|sbit_w[20]~11_combout ) # ((!IR[0] & AC[4]))

	.dataa(IR[0]),
	.datab(\shifter|auto_generated|sbit_w[20]~11_combout ),
	.datac(gnd),
	.datad(AC[4]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[20]~12 .lut_mask = 16'hDDCC;
defparam \shifter|auto_generated|sbit_w[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N0
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[38]~55 (
// Equation(s):
// \shifter|auto_generated|sbit_w[38]~55_combout  = (IR[1] & ((IR[4] & (\shifter|auto_generated|sbit_w[24]~54_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[20]~12_combout )))))

	.dataa(IR[1]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[24]~54_combout ),
	.datad(\shifter|auto_generated|sbit_w[20]~12_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[38]~55_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[38]~55 .lut_mask = 16'hA280;
defparam \shifter|auto_generated|sbit_w[38]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[38]~60 (
// Equation(s):
// \shifter|auto_generated|sbit_w[38]~60_combout  = (\shifter|auto_generated|sbit_w[38]~55_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[22]~9_combout ))

	.dataa(gnd),
	.datab(IR[1]),
	.datac(\shifter|auto_generated|sbit_w[38]~55_combout ),
	.datad(\shifter|auto_generated|sbit_w[22]~9_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[38]~60_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[38]~60 .lut_mask = 16'hF3F0;
defparam \shifter|auto_generated|sbit_w[38]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[54]~84 (
// Equation(s):
// \shifter|auto_generated|sbit_w[54]~84_combout  = (IR[2] & (\shifter|auto_generated|sbit_w[54]~83_combout )) # (!IR[2] & ((\shifter|auto_generated|sbit_w[38]~60_combout )))

	.dataa(gnd),
	.datab(IR[2]),
	.datac(\shifter|auto_generated|sbit_w[54]~83_combout ),
	.datad(\shifter|auto_generated|sbit_w[38]~60_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[54]~84_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[54]~84 .lut_mask = 16'hF3C0;
defparam \shifter|auto_generated|sbit_w[54]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N18
fiftyfivenm_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = (AC[6] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [6])) # (!\Selector27~0_combout )))

	.dataa(\state.ex_and~q ),
	.datab(\altsyncram_component|auto_generated|q_a [6]),
	.datac(AC[6]),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~2 .lut_mask = 16'h80F0;
defparam \Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N15
fiftyfivenm_io_ibuf \IO_DATA[6]~input (
	.i(IO_DATA[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[6]~input_o ));
// synopsys translate_off
defparam \IO_DATA[6]~input .bus_hold = "false";
defparam \IO_DATA[6]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y5_N26
fiftyfivenm_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = (\state.ex_in~q  & ((\IO_DATA[6]~input_o ) # ((IR[6] & \state.ex_loadi~q )))) # (!\state.ex_in~q  & (IR[6] & (\state.ex_loadi~q )))

	.dataa(\state.ex_in~q ),
	.datab(IR[6]),
	.datac(\state.ex_loadi~q ),
	.datad(\IO_DATA[6]~input_o ),
	.cin(gnd),
	.combout(\Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~3 .lut_mask = 16'hEAC0;
defparam \Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N26
fiftyfivenm_lcell_comb \Selector21~4 (
// Equation(s):
// \Selector21~4_combout  = (\altsyncram_component|auto_generated|q_a [6] & (((!AC[6] & \state.ex_xor~q )) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [6] & (((AC[6] & \state.ex_xor~q ))))

	.dataa(\Selector26~0_combout ),
	.datab(\altsyncram_component|auto_generated|q_a [6]),
	.datac(AC[6]),
	.datad(\state.ex_xor~q ),
	.cin(gnd),
	.combout(\Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~4 .lut_mask = 16'h7C44;
defparam \Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N0
fiftyfivenm_lcell_comb \Selector21~5 (
// Equation(s):
// \Selector21~5_combout  = (\Selector21~3_combout ) # ((\Selector21~4_combout ) # ((\AC[13]~0_combout  & \Add1~42_combout )))

	.dataa(\Selector21~3_combout ),
	.datab(\AC[13]~0_combout ),
	.datac(\Add1~42_combout ),
	.datad(\Selector21~4_combout ),
	.cin(gnd),
	.combout(\Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~5 .lut_mask = 16'hFFEA;
defparam \Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N2
fiftyfivenm_lcell_comb \Selector21~6 (
// Equation(s):
// \Selector21~6_combout  = (\Selector21~2_combout ) # ((\Selector21~5_combout ) # ((\Selector27~7_combout  & \shifter|auto_generated|sbit_w[62]~82_combout )))

	.dataa(\Selector27~7_combout ),
	.datab(\shifter|auto_generated|sbit_w[62]~82_combout ),
	.datac(\Selector21~2_combout ),
	.datad(\Selector21~5_combout ),
	.cin(gnd),
	.combout(\Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~6 .lut_mask = 16'hFFF8;
defparam \Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N4
fiftyfivenm_lcell_comb \Selector21~7 (
// Equation(s):
// \Selector21~7_combout  = (\Selector21~6_combout ) # ((!IR[3] & (\state.ex_shift~q  & \shifter|auto_generated|sbit_w[54]~84_combout )))

	.dataa(IR[3]),
	.datab(\state.ex_shift~q ),
	.datac(\shifter|auto_generated|sbit_w[54]~84_combout ),
	.datad(\Selector21~6_combout ),
	.cin(gnd),
	.combout(\Selector21~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~7 .lut_mask = 16'hFF40;
defparam \Selector21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y5_N5
dffeas \AC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector21~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[6] .is_wysiwyg = "true";
defparam \AC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N28
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[22]~8 (
// Equation(s):
// \shifter|auto_generated|sbit_w[22]~8_combout  = (IR[0] & ((IR[4] & (AC[7])) # (!IR[4] & ((AC[5])))))

	.dataa(IR[0]),
	.datab(IR[4]),
	.datac(AC[7]),
	.datad(AC[5]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[22]~8 .lut_mask = 16'hA280;
defparam \shifter|auto_generated|sbit_w[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N6
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[22]~9 (
// Equation(s):
// \shifter|auto_generated|sbit_w[22]~9_combout  = (\shifter|auto_generated|sbit_w[22]~8_combout ) # ((!IR[0] & AC[6]))

	.dataa(IR[0]),
	.datab(gnd),
	.datac(AC[6]),
	.datad(\shifter|auto_generated|sbit_w[22]~8_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[22]~9 .lut_mask = 16'hFF50;
defparam \shifter|auto_generated|sbit_w[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N10
fiftyfivenm_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = (\Selector25~0_combout  & ((\shifter|auto_generated|sbit_w[38]~55_combout ) # ((\shifter|auto_generated|sbit_w[22]~9_combout  & !IR[1]))))

	.dataa(\Selector25~0_combout ),
	.datab(\shifter|auto_generated|sbit_w[22]~9_combout ),
	.datac(\shifter|auto_generated|sbit_w[38]~55_combout ),
	.datad(IR[1]),
	.cin(gnd),
	.combout(\Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~1 .lut_mask = 16'hA0A8;
defparam \Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N18
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[58]~61 (
// Equation(s):
// \shifter|auto_generated|sbit_w[58]~61_combout  = (IR[2] & ((IR[4] & (\shifter|auto_generated|sbit_w[46]~59_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[38]~60_combout )))))

	.dataa(\shifter|auto_generated|sbit_w[46]~59_combout ),
	.datab(IR[4]),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[38]~60_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[58]~61_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[58]~61 .lut_mask = 16'hB080;
defparam \shifter|auto_generated|sbit_w[58]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N22
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[58]~64 (
// Equation(s):
// \shifter|auto_generated|sbit_w[58]~64_combout  = (\shifter|auto_generated|sbit_w[58]~61_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[42]~63_combout ))

	.dataa(gnd),
	.datab(IR[2]),
	.datac(\shifter|auto_generated|sbit_w[42]~63_combout ),
	.datad(\shifter|auto_generated|sbit_w[58]~61_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[58]~64_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[58]~64 .lut_mask = 16'hFF30;
defparam \shifter|auto_generated|sbit_w[58]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N26
fiftyfivenm_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = (AC[2] & (((\altsyncram_component|auto_generated|q_a [2] & \state.ex_and~q )) # (!\Selector27~0_combout )))

	.dataa(\Selector27~0_combout ),
	.datab(AC[2]),
	.datac(\altsyncram_component|auto_generated|q_a [2]),
	.datad(\state.ex_and~q ),
	.cin(gnd),
	.combout(\Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~2 .lut_mask = 16'hC444;
defparam \Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \IO_DATA[2]~input (
	.i(IO_DATA[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[2]~input_o ));
// synopsys translate_off
defparam \IO_DATA[2]~input .bus_hold = "false";
defparam \IO_DATA[2]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N0
fiftyfivenm_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = (\state.ex_loadi~q  & ((IR[2]) # ((\IO_DATA[2]~input_o  & \state.ex_in~q )))) # (!\state.ex_loadi~q  & (\IO_DATA[2]~input_o  & (\state.ex_in~q )))

	.dataa(\state.ex_loadi~q ),
	.datab(\IO_DATA[2]~input_o ),
	.datac(\state.ex_in~q ),
	.datad(IR[2]),
	.cin(gnd),
	.combout(\Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~3 .lut_mask = 16'hEAC0;
defparam \Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N8
fiftyfivenm_lcell_comb \Selector25~4 (
// Equation(s):
// \Selector25~4_combout  = (\altsyncram_component|auto_generated|q_a [2] & (((\state.ex_xor~q  & !AC[2])) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [2] & (\state.ex_xor~q  & ((AC[2]))))

	.dataa(\state.ex_xor~q ),
	.datab(\altsyncram_component|auto_generated|q_a [2]),
	.datac(\Selector26~0_combout ),
	.datad(AC[2]),
	.cin(gnd),
	.combout(\Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~4 .lut_mask = 16'h2E8C;
defparam \Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N10
fiftyfivenm_lcell_comb \Selector25~5 (
// Equation(s):
// \Selector25~5_combout  = (\Selector25~3_combout ) # ((\Selector25~4_combout ) # ((\AC[13]~0_combout  & \Add1~18_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector25~3_combout ),
	.datac(\Selector25~4_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~5 .lut_mask = 16'hFEFC;
defparam \Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N16
fiftyfivenm_lcell_comb \Selector25~7 (
// Equation(s):
// \Selector25~7_combout  = (\Selector25~2_combout ) # ((\Selector25~5_combout ) # ((\Selector25~6_combout  & \Selector26~1_combout )))

	.dataa(\Selector25~6_combout ),
	.datab(\Selector26~1_combout ),
	.datac(\Selector25~2_combout ),
	.datad(\Selector25~5_combout ),
	.cin(gnd),
	.combout(\Selector25~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~7 .lut_mask = 16'hFFF8;
defparam \Selector25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N4
fiftyfivenm_lcell_comb \Selector25~8 (
// Equation(s):
// \Selector25~8_combout  = (\Selector25~1_combout ) # ((\Selector25~7_combout ) # ((\Selector27~7_combout  & \shifter|auto_generated|sbit_w[58]~64_combout )))

	.dataa(\Selector25~1_combout ),
	.datab(\Selector27~7_combout ),
	.datac(\shifter|auto_generated|sbit_w[58]~64_combout ),
	.datad(\Selector25~7_combout ),
	.cin(gnd),
	.combout(\Selector25~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~8 .lut_mask = 16'hFFEA;
defparam \Selector25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y6_N5
dffeas \AC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector25~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[2] .is_wysiwyg = "true";
defparam \AC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N30
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[18]~5 (
// Equation(s):
// \shifter|auto_generated|sbit_w[18]~5_combout  = (IR[0] & ((IR[4] & ((AC[3]))) # (!IR[4] & (AC[1]))))

	.dataa(IR[0]),
	.datab(AC[1]),
	.datac(IR[4]),
	.datad(AC[3]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[18]~5 .lut_mask = 16'hA808;
defparam \shifter|auto_generated|sbit_w[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N6
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[18]~6 (
// Equation(s):
// \shifter|auto_generated|sbit_w[18]~6_combout  = (\shifter|auto_generated|sbit_w[18]~5_combout ) # ((AC[2] & !IR[0]))

	.dataa(gnd),
	.datab(AC[2]),
	.datac(\shifter|auto_generated|sbit_w[18]~5_combout ),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[18]~6_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[18]~6 .lut_mask = 16'hF0FC;
defparam \shifter|auto_generated|sbit_w[18]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N28
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[32]~3 (
// Equation(s):
// \shifter|auto_generated|sbit_w[32]~3_combout  = (AC[0] & !IR[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(AC[0]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[32]~3 .lut_mask = 16'h00F0;
defparam \shifter|auto_generated|sbit_w[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N14
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[34]~56 (
// Equation(s):
// \shifter|auto_generated|sbit_w[34]~56_combout  = (IR[1] & (!IR[4] & ((\shifter|auto_generated|sbit_w[32]~3_combout )))) # (!IR[1] & (((\shifter|auto_generated|sbit_w[18]~6_combout ))))

	.dataa(IR[1]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[18]~6_combout ),
	.datad(\shifter|auto_generated|sbit_w[32]~3_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[34]~56_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[34]~56 .lut_mask = 16'h7250;
defparam \shifter|auto_generated|sbit_w[34]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N4
fiftyfivenm_lcell_comb \Selector25~6 (
// Equation(s):
// \Selector25~6_combout  = (!IR[2] & ((\shifter|auto_generated|sbit_w[34]~56_combout ) # ((\shifter|auto_generated|sbit_w[36]~4_combout  & \shifter|auto_generated|sbit_w[20]~12_combout ))))

	.dataa(\shifter|auto_generated|sbit_w[36]~4_combout ),
	.datab(\shifter|auto_generated|sbit_w[34]~56_combout ),
	.datac(\shifter|auto_generated|sbit_w[20]~12_combout ),
	.datad(IR[2]),
	.cin(gnd),
	.combout(\Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~6 .lut_mask = 16'h00EC;
defparam \Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N22
fiftyfivenm_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = (\Selector27~9_combout  & ((IR[4] & (AC[15])) # (!IR[4] & ((\Selector25~6_combout )))))

	.dataa(AC[15]),
	.datab(\Selector27~9_combout ),
	.datac(IR[4]),
	.datad(\Selector25~6_combout ),
	.cin(gnd),
	.combout(\Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~2 .lut_mask = 16'h8C80;
defparam \Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N8
fiftyfivenm_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = (\Selector26~1_combout  & ((\shifter|auto_generated|sbit_w[58]~61_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[42]~63_combout ))))

	.dataa(IR[2]),
	.datab(\Selector26~1_combout ),
	.datac(\shifter|auto_generated|sbit_w[42]~63_combout ),
	.datad(\shifter|auto_generated|sbit_w[58]~61_combout ),
	.cin(gnd),
	.combout(\Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~3 .lut_mask = 16'hCC40;
defparam \Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N12
fiftyfivenm_lcell_comb \Selector17~4 (
// Equation(s):
// \Selector17~4_combout  = (\altsyncram_component|auto_generated|q_a [10] & (((\state.ex_xor~q  & !AC[10])) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [10] & (\state.ex_xor~q  & (AC[10])))

	.dataa(\state.ex_xor~q ),
	.datab(AC[10]),
	.datac(\Selector26~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~4 .lut_mask = 16'h2F88;
defparam \Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N14
fiftyfivenm_lcell_comb \Selector17~5 (
// Equation(s):
// \Selector17~5_combout  = (\Selector17~1_combout ) # ((\Selector17~2_combout ) # ((\Selector17~3_combout ) # (\Selector17~4_combout )))

	.dataa(\Selector17~1_combout ),
	.datab(\Selector17~2_combout ),
	.datac(\Selector17~3_combout ),
	.datad(\Selector17~4_combout ),
	.cin(gnd),
	.combout(\Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~5 .lut_mask = 16'hFFFE;
defparam \Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N2
fiftyfivenm_lcell_comb \Selector17~6 (
// Equation(s):
// \Selector17~6_combout  = (\Selector17~0_combout ) # ((\Selector17~5_combout ) # ((\AC[13]~0_combout  & \Add1~65_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector17~0_combout ),
	.datac(\Selector17~5_combout ),
	.datad(\Add1~65_combout ),
	.cin(gnd),
	.combout(\Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~6 .lut_mask = 16'hFEFC;
defparam \Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y6_N3
dffeas \AC[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector17~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[10] .is_wysiwyg = "true";
defparam \AC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N20
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[25]~50 (
// Equation(s):
// \shifter|auto_generated|sbit_w[25]~50_combout  = (IR[0] & ((IR[4] & ((AC[10]))) # (!IR[4] & (AC[8]))))

	.dataa(IR[4]),
	.datab(AC[8]),
	.datac(AC[10]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[25]~50 .lut_mask = 16'hE400;
defparam \shifter|auto_generated|sbit_w[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N6
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[25]~51 (
// Equation(s):
// \shifter|auto_generated|sbit_w[25]~51_combout  = (\shifter|auto_generated|sbit_w[25]~50_combout ) # ((AC[9] & !IR[0]))

	.dataa(gnd),
	.datab(\shifter|auto_generated|sbit_w[25]~50_combout ),
	.datac(AC[9]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[25]~51 .lut_mask = 16'hCCFC;
defparam \shifter|auto_generated|sbit_w[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N2
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[41]~49 (
// Equation(s):
// \shifter|auto_generated|sbit_w[41]~49_combout  = (IR[1] & ((IR[4] & (\shifter|auto_generated|sbit_w[27]~46_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[23]~30_combout )))))

	.dataa(IR[4]),
	.datab(IR[1]),
	.datac(\shifter|auto_generated|sbit_w[27]~46_combout ),
	.datad(\shifter|auto_generated|sbit_w[23]~30_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[41]~49_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[41]~49 .lut_mask = 16'hC480;
defparam \shifter|auto_generated|sbit_w[41]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N0
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[41]~52 (
// Equation(s):
// \shifter|auto_generated|sbit_w[41]~52_combout  = (\shifter|auto_generated|sbit_w[41]~49_combout ) # ((\shifter|auto_generated|sbit_w[25]~51_combout  & !IR[1]))

	.dataa(\shifter|auto_generated|sbit_w[25]~51_combout ),
	.datab(IR[1]),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[41]~49_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[41]~52_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[41]~52 .lut_mask = 16'hFF22;
defparam \shifter|auto_generated|sbit_w[41]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N6
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[57]~48 (
// Equation(s):
// \shifter|auto_generated|sbit_w[57]~48_combout  = (IR[2] & ((IR[4] & ((\shifter|auto_generated|sbit_w[45]~47_combout ))) # (!IR[4] & (\shifter|auto_generated|sbit_w[37]~36_combout ))))

	.dataa(IR[2]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[37]~36_combout ),
	.datad(\shifter|auto_generated|sbit_w[45]~47_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[57]~48_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[57]~48 .lut_mask = 16'hA820;
defparam \shifter|auto_generated|sbit_w[57]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N22
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[57]~53 (
// Equation(s):
// \shifter|auto_generated|sbit_w[57]~53_combout  = (\shifter|auto_generated|sbit_w[57]~48_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[41]~52_combout ))

	.dataa(IR[2]),
	.datab(\shifter|auto_generated|sbit_w[41]~52_combout ),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[57]~48_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[57]~53_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[57]~53 .lut_mask = 16'hFF44;
defparam \shifter|auto_generated|sbit_w[57]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N26
fiftyfivenm_lcell_comb \Selector18~11 (
// Equation(s):
// \Selector18~11_combout  = (!\state.ex_or~q  & (!\state.ex_load~q  & ((!\state.ex_and~q ) # (!AC[9]))))

	.dataa(\state.ex_or~q ),
	.datab(\state.ex_load~q ),
	.datac(AC[9]),
	.datad(\state.ex_and~q ),
	.cin(gnd),
	.combout(\Selector18~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~11 .lut_mask = 16'h0111;
defparam \Selector18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y7_N4
fiftyfivenm_lcell_comb \Selector18~6 (
// Equation(s):
// \Selector18~6_combout  = (AC[9] & (((\state.ex_xor~q  & !\altsyncram_component|auto_generated|q_a [9])) # (!\Selector27~0_combout ))) # (!AC[9] & (\state.ex_xor~q  & ((\altsyncram_component|auto_generated|q_a [9]))))

	.dataa(AC[9]),
	.datab(\state.ex_xor~q ),
	.datac(\Selector27~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~6 .lut_mask = 16'h4E8A;
defparam \Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y7_N14
fiftyfivenm_lcell_comb \Selector18~7 (
// Equation(s):
// \Selector18~7_combout  = (\Selector20~4_combout ) # ((\Selector18~6_combout ) # ((!\Selector18~11_combout  & \altsyncram_component|auto_generated|q_a [9])))

	.dataa(\Selector18~11_combout ),
	.datab(\Selector20~4_combout ),
	.datac(\Selector18~6_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Selector18~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~7 .lut_mask = 16'hFDFC;
defparam \Selector18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N2
fiftyfivenm_lcell_comb \Selector18~10 (
// Equation(s):
// \Selector18~10_combout  = (IR[3] & (\state.ex_shift~q  & (!IR[4] & \shifter|auto_generated|sbit_w[49]~40_combout )))

	.dataa(IR[3]),
	.datab(\state.ex_shift~q ),
	.datac(IR[4]),
	.datad(\shifter|auto_generated|sbit_w[49]~40_combout ),
	.cin(gnd),
	.combout(\Selector18~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~10 .lut_mask = 16'h0800;
defparam \Selector18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N22
fiftyfivenm_lcell_comb \Selector18~8 (
// Equation(s):
// \Selector18~8_combout  = (\Selector18~7_combout ) # ((\Selector18~10_combout ) # ((\AC[13]~0_combout  & \Add1~60_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector18~7_combout ),
	.datac(\Add1~60_combout ),
	.datad(\Selector18~10_combout ),
	.cin(gnd),
	.combout(\Selector18~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~8 .lut_mask = 16'hFFEC;
defparam \Selector18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N30
fiftyfivenm_lcell_comb \Selector18~9 (
// Equation(s):
// \Selector18~9_combout  = (\Selector18~4_combout ) # ((\Selector18~8_combout ) # ((\shifter|auto_generated|sbit_w[57]~53_combout  & \Selector26~1_combout )))

	.dataa(\Selector18~4_combout ),
	.datab(\shifter|auto_generated|sbit_w[57]~53_combout ),
	.datac(\Selector26~1_combout ),
	.datad(\Selector18~8_combout ),
	.cin(gnd),
	.combout(\Selector18~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~9 .lut_mask = 16'hFFEA;
defparam \Selector18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y4_N31
dffeas \AC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector18~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[9] .is_wysiwyg = "true";
defparam \AC[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y7_N0
fiftyfivenm_ram_block \altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({AC[11],AC[10],AC[9],AC[8]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a8 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_dtr3:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B00000FFF000880B888888F88008800880800F8888;
// synopsys translate_on

// Location: FF_X54_Y7_N27
dffeas \IR[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10] .is_wysiwyg = "true";
defparam \IR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N28
fiftyfivenm_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [10]))) # (!\WideNor0~combout  & (IR[10]))))

	.dataa(\WideNor0~combout ),
	.datab(IR[10]),
	.datac(\state.fetch~q ),
	.datad(\altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0E04;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N30
fiftyfivenm_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((\state.fetch~q  & \Add0~20_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Add0~20_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFFC0;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N14
fiftyfivenm_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\state.ex_return~q  & (\PC_stack[0][10]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector1~1_combout ))))

	.dataa(\PC_stack[0][10]~q ),
	.datab(\state.init~q ),
	.datac(\Selector1~1_combout ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hAAC0;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N15
dffeas \PC[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N0
fiftyfivenm_lcell_comb \next_mem_addr[10]~10 (
// Equation(s):
// \next_mem_addr[10]~10_combout  = (\Selector1~0_combout ) # ((PC[10] & \state.fetch~q ))

	.dataa(PC[10]),
	.datab(gnd),
	.datac(\state.fetch~q ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[10]~10 .lut_mask = 16'hFFA0;
defparam \next_mem_addr[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y7_N5
dffeas \IR[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9] .is_wysiwyg = "true";
defparam \IR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y7_N20
fiftyfivenm_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [9]))) # (!\WideNor0~combout  & (IR[9]))))

	.dataa(\state.fetch~q ),
	.datab(\WideNor0~combout ),
	.datac(IR[9]),
	.datad(\altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h5410;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N24
fiftyfivenm_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Selector2~0_combout ) # ((\state.fetch~q  & \Add0~18_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Selector2~0_combout ),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hFCF0;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N28
fiftyfivenm_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\state.ex_return~q  & (\PC_stack[0][9]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector2~1_combout ))))

	.dataa(\PC_stack[0][9]~q ),
	.datab(\state.ex_return~q ),
	.datac(\state.init~q ),
	.datad(\Selector2~1_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hB888;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y6_N29
dffeas \PC[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y7_N18
fiftyfivenm_lcell_comb \next_mem_addr[9]~9 (
// Equation(s):
// \next_mem_addr[9]~9_combout  = (\Selector2~0_combout ) # ((\state.fetch~q  & PC[9]))

	.dataa(\state.fetch~q ),
	.datab(gnd),
	.datac(PC[9]),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[9]~9 .lut_mask = 16'hFFA0;
defparam \next_mem_addr[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N13
dffeas \IR[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8] .is_wysiwyg = "true";
defparam \IR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y7_N8
fiftyfivenm_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [8]))) # (!\WideNor0~combout  & (IR[8]))))

	.dataa(\state.fetch~q ),
	.datab(\WideNor0~combout ),
	.datac(IR[8]),
	.datad(\altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h5410;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N16
fiftyfivenm_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Selector3~0_combout ) # ((\Add0~16_combout  & \state.fetch~q ))

	.dataa(gnd),
	.datab(\Add0~16_combout ),
	.datac(\state.fetch~q ),
	.datad(\Selector3~0_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hFFC0;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y5_N22
fiftyfivenm_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\state.ex_return~q  & (\PC_stack[0][8]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector3~1_combout ))))

	.dataa(\PC_stack[0][8]~q ),
	.datab(\state.init~q ),
	.datac(\state.ex_return~q ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hACA0;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N23
dffeas \PC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y7_N6
fiftyfivenm_lcell_comb \next_mem_addr[8]~8 (
// Equation(s):
// \next_mem_addr[8]~8_combout  = (\Selector3~0_combout ) # ((PC[8] & \state.fetch~q ))

	.dataa(PC[8]),
	.datab(gnd),
	.datac(\Selector3~0_combout ),
	.datad(\state.fetch~q ),
	.cin(gnd),
	.combout(\next_mem_addr[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[8]~8 .lut_mask = 16'hFAF0;
defparam \next_mem_addr[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y4_N0
fiftyfivenm_ram_block \altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({AC[7],AC[6],AC[5],AC[4]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a4 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_dtr3:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF0000FFF00012F3110101F1E111010222022F0211;
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N2
fiftyfivenm_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & (\altsyncram_component|auto_generated|q_a [7])) # (!\WideNor0~combout  & ((IR[7])))))

	.dataa(\state.fetch~q ),
	.datab(\WideNor0~combout ),
	.datac(\altsyncram_component|auto_generated|q_a [7]),
	.datad(IR[7]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h5140;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N18
fiftyfivenm_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout ) # ((\state.fetch~q  & \Add0~14_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Add0~14_combout ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hFFC0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N6
fiftyfivenm_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\state.ex_return~q  & (\PC_stack[0][7]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector4~1_combout ))))

	.dataa(\PC_stack[0][7]~q ),
	.datab(\state.ex_return~q ),
	.datac(\state.init~q ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hB888;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N7
dffeas \PC[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N4
fiftyfivenm_lcell_comb \next_mem_addr[7]~7 (
// Equation(s):
// \next_mem_addr[7]~7_combout  = (\Selector4~0_combout ) # ((PC[7] & \state.fetch~q ))

	.dataa(PC[7]),
	.datab(\Selector4~0_combout ),
	.datac(gnd),
	.datad(\state.fetch~q ),
	.cin(gnd),
	.combout(\next_mem_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[7]~7 .lut_mask = 16'hEECC;
defparam \next_mem_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N16
fiftyfivenm_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & (\altsyncram_component|auto_generated|q_a [6])) # (!\WideNor0~combout  & ((IR[6])))))

	.dataa(\WideNor0~combout ),
	.datab(\state.fetch~q ),
	.datac(\altsyncram_component|auto_generated|q_a [6]),
	.datad(IR[6]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h3120;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N2
fiftyfivenm_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Selector5~0_combout ) # ((\Add0~12_combout  & \state.fetch~q ))

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(\state.fetch~q ),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hFFA0;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y7_N20
fiftyfivenm_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\state.ex_return~q  & (((\PC_stack[0][6]~q )))) # (!\state.ex_return~q  & (\state.init~q  & ((\Selector5~1_combout ))))

	.dataa(\state.init~q ),
	.datab(\PC_stack[0][6]~q ),
	.datac(\state.ex_return~q ),
	.datad(\Selector5~1_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hCAC0;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y7_N21
dffeas \PC[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N6
fiftyfivenm_lcell_comb \next_mem_addr[6]~6 (
// Equation(s):
// \next_mem_addr[6]~6_combout  = (\Selector5~0_combout ) # ((PC[6] & \state.fetch~q ))

	.dataa(PC[6]),
	.datab(\state.fetch~q ),
	.datac(gnd),
	.datad(\Selector5~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[6]~6 .lut_mask = 16'hFF88;
defparam \next_mem_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y5_N0
fiftyfivenm_ram_block \altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({AC[3],AC[2],AC[1],AC[0]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_dtr3:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EF8421DEF321C9F71A1101F1E311044868030B52FE;
// synopsys translate_on

// Location: FF_X54_Y5_N13
dffeas \IR[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1] .is_wysiwyg = "true";
defparam \IR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N26
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[36]~4 (
// Equation(s):
// \shifter|auto_generated|sbit_w[36]~4_combout  = (IR[1] & IR[4])

	.dataa(gnd),
	.datab(IR[1]),
	.datac(gnd),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[36]~4_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[36]~4 .lut_mask = 16'hCC00;
defparam \shifter|auto_generated|sbit_w[36]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N12
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[40]~15 (
// Equation(s):
// \shifter|auto_generated|sbit_w[40]~15_combout  = (!IR[1] & ((IR[0] & ((\shifter|auto_generated|sbit_w[24]~14_combout ))) # (!IR[0] & (AC[8]))))

	.dataa(IR[0]),
	.datab(AC[8]),
	.datac(\shifter|auto_generated|sbit_w[24]~14_combout ),
	.datad(IR[1]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[40]~15_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[40]~15 .lut_mask = 16'h00E4;
defparam \shifter|auto_generated|sbit_w[40]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N12
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[22]~16 (
// Equation(s):
// \shifter|auto_generated|sbit_w[22]~16_combout  = (AC[6] & !IR[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(AC[6]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[22]~16 .lut_mask = 16'h00F0;
defparam \shifter|auto_generated|sbit_w[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N30
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[40]~17 (
// Equation(s):
// \shifter|auto_generated|sbit_w[40]~17_combout  = (!IR[4] & (IR[1] & ((\shifter|auto_generated|sbit_w[22]~16_combout ) # (\shifter|auto_generated|sbit_w[22]~8_combout ))))

	.dataa(\shifter|auto_generated|sbit_w[22]~16_combout ),
	.datab(IR[4]),
	.datac(IR[1]),
	.datad(\shifter|auto_generated|sbit_w[22]~8_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[40]~17_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[40]~17 .lut_mask = 16'h3020;
defparam \shifter|auto_generated|sbit_w[40]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N8
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[40]~20 (
// Equation(s):
// \shifter|auto_generated|sbit_w[40]~20_combout  = (\shifter|auto_generated|sbit_w[40]~15_combout ) # ((\shifter|auto_generated|sbit_w[40]~17_combout ) # ((\shifter|auto_generated|sbit_w[36]~4_combout  & \shifter|auto_generated|sbit_w[26]~19_combout )))

	.dataa(\shifter|auto_generated|sbit_w[36]~4_combout ),
	.datab(\shifter|auto_generated|sbit_w[40]~15_combout ),
	.datac(\shifter|auto_generated|sbit_w[40]~17_combout ),
	.datad(\shifter|auto_generated|sbit_w[26]~19_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[40]~20_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[40]~20 .lut_mask = 16'hFEFC;
defparam \shifter|auto_generated|sbit_w[40]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N2
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[60]~74 (
// Equation(s):
// \shifter|auto_generated|sbit_w[60]~74_combout  = (IR[2] & ((IR[4] & (AC[15])) # (!IR[4] & ((\shifter|auto_generated|sbit_w[40]~20_combout )))))

	.dataa(AC[15]),
	.datab(IR[4]),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[40]~20_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[60]~74_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[60]~74 .lut_mask = 16'hB080;
defparam \shifter|auto_generated|sbit_w[60]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N30
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[30]~23 (
// Equation(s):
// \shifter|auto_generated|sbit_w[30]~23_combout  = (\shifter|auto_generated|sbit_w[30]~22_combout ) # ((!IR[0] & AC[14]))

	.dataa(IR[0]),
	.datab(AC[14]),
	.datac(gnd),
	.datad(\shifter|auto_generated|sbit_w[30]~22_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[30]~23 .lut_mask = 16'hFF44;
defparam \shifter|auto_generated|sbit_w[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N4
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[44]~24 (
// Equation(s):
// \shifter|auto_generated|sbit_w[44]~24_combout  = (IR[1] & ((IR[4] & (\shifter|auto_generated|sbit_w[30]~23_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[26]~19_combout )))))

	.dataa(IR[4]),
	.datab(IR[1]),
	.datac(\shifter|auto_generated|sbit_w[30]~23_combout ),
	.datad(\shifter|auto_generated|sbit_w[26]~19_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[44]~24_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[44]~24 .lut_mask = 16'hC480;
defparam \shifter|auto_generated|sbit_w[44]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N26
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[44]~27 (
// Equation(s):
// \shifter|auto_generated|sbit_w[44]~27_combout  = (\shifter|auto_generated|sbit_w[44]~24_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[28]~26_combout ))

	.dataa(gnd),
	.datab(IR[1]),
	.datac(\shifter|auto_generated|sbit_w[44]~24_combout ),
	.datad(\shifter|auto_generated|sbit_w[28]~26_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[44]~27_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[44]~27 .lut_mask = 16'hF3F0;
defparam \shifter|auto_generated|sbit_w[44]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N4
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[60]~75 (
// Equation(s):
// \shifter|auto_generated|sbit_w[60]~75_combout  = (\shifter|auto_generated|sbit_w[60]~74_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[44]~27_combout ))

	.dataa(gnd),
	.datab(\shifter|auto_generated|sbit_w[60]~74_combout ),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[44]~27_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[60]~75_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[60]~75 .lut_mask = 16'hCFCC;
defparam \shifter|auto_generated|sbit_w[60]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N4
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[32]~2 (
// Equation(s):
// \shifter|auto_generated|sbit_w[32]~2_combout  = (AC[1] & (IR[4] & (!IR[1] & IR[0])))

	.dataa(AC[1]),
	.datab(IR[4]),
	.datac(IR[1]),
	.datad(IR[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[32]~2 .lut_mask = 16'h0800;
defparam \shifter|auto_generated|sbit_w[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N22
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[32]~87 (
// Equation(s):
// \shifter|auto_generated|sbit_w[32]~87_combout  = (\shifter|auto_generated|sbit_w[32]~2_combout ) # ((!IR[0] & (!IR[1] & AC[0])))

	.dataa(IR[0]),
	.datab(\shifter|auto_generated|sbit_w[32]~2_combout ),
	.datac(IR[1]),
	.datad(AC[0]),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[32]~87_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[32]~87 .lut_mask = 16'hCDCC;
defparam \shifter|auto_generated|sbit_w[32]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N16
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[52]~72 (
// Equation(s):
// \shifter|auto_generated|sbit_w[52]~72_combout  = (IR[2] & ((IR[4] & (\shifter|auto_generated|sbit_w[40]~20_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[32]~87_combout )))))

	.dataa(IR[2]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[40]~20_combout ),
	.datad(\shifter|auto_generated|sbit_w[32]~87_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[52]~72_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[52]~72 .lut_mask = 16'hA280;
defparam \shifter|auto_generated|sbit_w[52]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N20
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[36]~10 (
// Equation(s):
// \shifter|auto_generated|sbit_w[36]~10_combout  = (IR[1] & ((IR[4] & ((\shifter|auto_generated|sbit_w[22]~9_combout ))) # (!IR[4] & (\shifter|auto_generated|sbit_w[18]~6_combout ))))

	.dataa(IR[1]),
	.datab(IR[4]),
	.datac(\shifter|auto_generated|sbit_w[18]~6_combout ),
	.datad(\shifter|auto_generated|sbit_w[22]~9_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[36]~10_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[36]~10 .lut_mask = 16'hA820;
defparam \shifter|auto_generated|sbit_w[36]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N2
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[36]~13 (
// Equation(s):
// \shifter|auto_generated|sbit_w[36]~13_combout  = (\shifter|auto_generated|sbit_w[36]~10_combout ) # ((!IR[1] & \shifter|auto_generated|sbit_w[20]~12_combout ))

	.dataa(IR[1]),
	.datab(gnd),
	.datac(\shifter|auto_generated|sbit_w[20]~12_combout ),
	.datad(\shifter|auto_generated|sbit_w[36]~10_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[36]~13_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[36]~13 .lut_mask = 16'hFF50;
defparam \shifter|auto_generated|sbit_w[36]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N24
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[52]~73 (
// Equation(s):
// \shifter|auto_generated|sbit_w[52]~73_combout  = (\shifter|auto_generated|sbit_w[52]~72_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[36]~13_combout ))

	.dataa(gnd),
	.datab(IR[2]),
	.datac(\shifter|auto_generated|sbit_w[52]~72_combout ),
	.datad(\shifter|auto_generated|sbit_w[36]~13_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[52]~73_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[52]~73 .lut_mask = 16'hF3F0;
defparam \shifter|auto_generated|sbit_w[52]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N30
fiftyfivenm_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (AC[4] & (((\altsyncram_component|auto_generated|q_a [4] & \state.ex_and~q )) # (!\Selector27~0_combout )))

	.dataa(AC[4]),
	.datab(\altsyncram_component|auto_generated|q_a [4]),
	.datac(\Selector27~0_combout ),
	.datad(\state.ex_and~q ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h8A0A;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \IO_DATA[4]~input (
	.i(IO_DATA[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[4]~input_o ));
// synopsys translate_off
defparam \IO_DATA[4]~input .bus_hold = "false";
defparam \IO_DATA[4]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N10
fiftyfivenm_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = (\state.ex_loadi~q  & ((IR[4]) # ((\IO_DATA[4]~input_o  & \state.ex_in~q )))) # (!\state.ex_loadi~q  & (\IO_DATA[4]~input_o  & (\state.ex_in~q )))

	.dataa(\state.ex_loadi~q ),
	.datab(\IO_DATA[4]~input_o ),
	.datac(\state.ex_in~q ),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~1 .lut_mask = 16'hEAC0;
defparam \Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N20
fiftyfivenm_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = (\altsyncram_component|auto_generated|q_a [4] & (((\state.ex_xor~q  & !AC[4])) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [4] & (\state.ex_xor~q  & (AC[4])))

	.dataa(\state.ex_xor~q ),
	.datab(AC[4]),
	.datac(\Selector26~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~2 .lut_mask = 16'h2F88;
defparam \Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y5_N14
fiftyfivenm_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = (\Selector23~1_combout ) # ((\Selector23~2_combout ) # ((\AC[13]~0_combout  & \Add1~30_combout )))

	.dataa(\Selector23~1_combout ),
	.datab(\AC[13]~0_combout ),
	.datac(\Add1~30_combout ),
	.datad(\Selector23~2_combout ),
	.cin(gnd),
	.combout(\Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~3 .lut_mask = 16'hFFEA;
defparam \Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N24
fiftyfivenm_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = (\Selector23~0_combout ) # ((\Selector23~3_combout ) # ((\Selector26~1_combout  & \shifter|auto_generated|sbit_w[52]~73_combout )))

	.dataa(\Selector26~1_combout ),
	.datab(\shifter|auto_generated|sbit_w[52]~73_combout ),
	.datac(\Selector23~0_combout ),
	.datad(\Selector23~3_combout ),
	.cin(gnd),
	.combout(\Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~4 .lut_mask = 16'hFFF8;
defparam \Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N26
fiftyfivenm_lcell_comb \Selector23~5 (
// Equation(s):
// \Selector23~5_combout  = (\Selector23~4_combout ) # ((\shifter|auto_generated|sbit_w[60]~75_combout  & \Selector27~7_combout ))

	.dataa(\shifter|auto_generated|sbit_w[60]~75_combout ),
	.datab(\Selector27~7_combout ),
	.datac(gnd),
	.datad(\Selector23~4_combout ),
	.cin(gnd),
	.combout(\Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~5 .lut_mask = 16'hFF88;
defparam \Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y5_N27
dffeas \AC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector23~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[4] .is_wysiwyg = "true";
defparam \AC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N0
fiftyfivenm_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & (\altsyncram_component|auto_generated|q_a [5])) # (!\WideNor0~combout  & ((IR[5])))))

	.dataa(\WideNor0~combout ),
	.datab(\state.fetch~q ),
	.datac(\altsyncram_component|auto_generated|q_a [5]),
	.datad(IR[5]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h3120;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N12
fiftyfivenm_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\Selector6~0_combout ) # ((\state.fetch~q  & \Add0~10_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Add0~10_combout ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hFFC0;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N8
fiftyfivenm_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\state.ex_return~q  & (\PC_stack[0][5]~q )) # (!\state.ex_return~q  & (((\Selector6~1_combout  & \state.init~q ))))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[0][5]~q ),
	.datac(\Selector6~1_combout ),
	.datad(\state.init~q ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hD888;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N9
dffeas \PC[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N22
fiftyfivenm_lcell_comb \next_mem_addr[5]~5 (
// Equation(s):
// \next_mem_addr[5]~5_combout  = (\Selector6~0_combout ) # ((PC[5] & \state.fetch~q ))

	.dataa(PC[5]),
	.datab(\state.fetch~q ),
	.datac(gnd),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[5]~5 .lut_mask = 16'hFF88;
defparam \next_mem_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y5_N21
dffeas \IR[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3] .is_wysiwyg = "true";
defparam \IR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N28
fiftyfivenm_lcell_comb \Selector12~6 (
// Equation(s):
// \Selector12~6_combout  = (\state.ex_shift~q  & (!IR[3] & !IR[4]))

	.dataa(\state.ex_shift~q ),
	.datab(gnd),
	.datac(IR[3]),
	.datad(IR[4]),
	.cin(gnd),
	.combout(\Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~6 .lut_mask = 16'h000A;
defparam \Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N0
fiftyfivenm_lcell_comb \Selector12~7 (
// Equation(s):
// \Selector12~7_combout  = (IR[1] & (((\shifter|auto_generated|sbit_w[29]~68_combout )))) # (!IR[1] & (IR[0] & (AC[14])))

	.dataa(IR[0]),
	.datab(AC[14]),
	.datac(IR[1]),
	.datad(\shifter|auto_generated|sbit_w[29]~68_combout ),
	.cin(gnd),
	.combout(\Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~7 .lut_mask = 16'hF808;
defparam \Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N6
fiftyfivenm_lcell_comb \Selector12~8 (
// Equation(s):
// \Selector12~8_combout  = (\Selector12~6_combout  & ((IR[2] & (\shifter|auto_generated|sbit_w[43]~70_combout )) # (!IR[2] & ((\Selector12~7_combout )))))

	.dataa(IR[2]),
	.datab(\Selector12~6_combout ),
	.datac(\shifter|auto_generated|sbit_w[43]~70_combout ),
	.datad(\Selector12~7_combout ),
	.cin(gnd),
	.combout(\Selector12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~8 .lut_mask = 16'hC480;
defparam \Selector12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
fiftyfivenm_io_ibuf \IO_DATA[15]~input (
	.i(IO_DATA[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[15]~input_o ));
// synopsys translate_off
defparam \IO_DATA[15]~input .bus_hold = "false";
defparam \IO_DATA[15]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N14
fiftyfivenm_lcell_comb \Selector12~5 (
// Equation(s):
// \Selector12~5_combout  = (\state.ex_in~q  & ((\IO_DATA[15]~input_o ) # ((IR[10] & \state.ex_loadi~q )))) # (!\state.ex_in~q  & (((IR[10] & \state.ex_loadi~q ))))

	.dataa(\state.ex_in~q ),
	.datab(\IO_DATA[15]~input_o ),
	.datac(IR[10]),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~5 .lut_mask = 16'hF888;
defparam \Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N26
fiftyfivenm_lcell_comb \Selector12~9 (
// Equation(s):
// \Selector12~9_combout  = (\Selector18~5_combout  & ((\shifter|auto_generated|sbit_w[55]~86_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[39]~66_combout ))))

	.dataa(IR[2]),
	.datab(\Selector18~5_combout ),
	.datac(\shifter|auto_generated|sbit_w[55]~86_combout ),
	.datad(\shifter|auto_generated|sbit_w[39]~66_combout ),
	.cin(gnd),
	.combout(\Selector12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~9 .lut_mask = 16'hC4C0;
defparam \Selector12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N4
fiftyfivenm_lcell_comb \Selector12~4 (
// Equation(s):
// \Selector12~4_combout  = (\altsyncram_component|auto_generated|q_a [15] & (((\state.ex_xor~q  & !AC[15])) # (!\Selector26~0_combout )))

	.dataa(\Selector26~0_combout ),
	.datab(\state.ex_xor~q ),
	.datac(AC[15]),
	.datad(\altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~4 .lut_mask = 16'h5D00;
defparam \Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y4_N20
fiftyfivenm_lcell_comb \Selector12~10 (
// Equation(s):
// \Selector12~10_combout  = (\Selector12~8_combout ) # ((\Selector12~5_combout ) # ((\Selector12~9_combout ) # (\Selector12~4_combout )))

	.dataa(\Selector12~8_combout ),
	.datab(\Selector12~5_combout ),
	.datac(\Selector12~9_combout ),
	.datad(\Selector12~4_combout ),
	.cin(gnd),
	.combout(\Selector12~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~10 .lut_mask = 16'hFFFE;
defparam \Selector12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N18
fiftyfivenm_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (!IR[0] & (!IR[2] & (!IR[3] & !IR[1])))

	.dataa(IR[0]),
	.datab(IR[2]),
	.datac(IR[3]),
	.datad(IR[1]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h0001;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N30
fiftyfivenm_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\state.ex_shift~q  & ((IR[4]) # (\Selector12~0_combout )))

	.dataa(gnd),
	.datab(\state.ex_shift~q ),
	.datac(IR[4]),
	.datad(\Selector12~0_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hCCC0;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N18
fiftyfivenm_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\altsyncram_component|auto_generated|q_a [15] & ((\state.ex_and~q ))) # (!\altsyncram_component|auto_generated|q_a [15] & (\state.ex_xor~q ))

	.dataa(\state.ex_xor~q ),
	.datab(\state.ex_and~q ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hCCAA;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y6_N20
fiftyfivenm_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (AC[15] & (((\Selector12~1_combout ) # (\Selector12~2_combout )) # (!\Selector27~0_combout )))

	.dataa(\Selector27~0_combout ),
	.datab(AC[15]),
	.datac(\Selector12~1_combout ),
	.datad(\Selector12~2_combout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hCCC4;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N10
fiftyfivenm_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_combout  = (AC[15] & ((\state.ex_sub~q ) # ((\state.ex_addi~q ) # (\state.ex_add~q ))))

	.dataa(AC[15]),
	.datab(\state.ex_sub~q ),
	.datac(\state.ex_addi~q ),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~89 .lut_mask = 16'hAAA8;
defparam \Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N10
fiftyfivenm_lcell_comb \Add1~87 (
// Equation(s):
// \Add1~87_combout  = (\state.ex_sub~q  & ((!\altsyncram_component|auto_generated|q_a [15]))) # (!\state.ex_sub~q  & (\state.ex_add~q  & \altsyncram_component|auto_generated|q_a [15]))

	.dataa(\state.ex_sub~q ),
	.datab(\state.ex_add~q ),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Add1~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~87 .lut_mask = 16'h44AA;
defparam \Add1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y7_N18
fiftyfivenm_lcell_comb \Add1~88 (
// Equation(s):
// \Add1~88_combout  = (IR[10] & ((\Add1~57_combout ) # ((\WideOr3~3_combout  & \Add1~87_combout )))) # (!IR[10] & (((\WideOr3~3_combout  & \Add1~87_combout ))))

	.dataa(IR[10]),
	.datab(\Add1~57_combout ),
	.datac(\WideOr3~3_combout ),
	.datad(\Add1~87_combout ),
	.cin(gnd),
	.combout(\Add1~88_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~88 .lut_mask = 16'hF888;
defparam \Add1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N16
fiftyfivenm_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_combout  = \Add1~89_combout  $ (\Add1~86  $ (!\Add1~88_combout ))

	.dataa(\Add1~89_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~88_combout ),
	.cin(\Add1~86 ),
	.combout(\Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~90 .lut_mask = 16'h5AA5;
defparam \Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N20
fiftyfivenm_lcell_comb \Selector12~11 (
// Equation(s):
// \Selector12~11_combout  = (\Selector12~10_combout ) # ((\Selector12~3_combout ) # ((\AC[13]~0_combout  & \Add1~90_combout )))

	.dataa(\Selector12~10_combout ),
	.datab(\Selector12~3_combout ),
	.datac(\AC[13]~0_combout ),
	.datad(\Add1~90_combout ),
	.cin(gnd),
	.combout(\Selector12~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~11 .lut_mask = 16'hFEEE;
defparam \Selector12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N21
dffeas \AC[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector12~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[15] .is_wysiwyg = "true";
defparam \AC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N8
fiftyfivenm_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\state.init~q  & !\state.fetch~q )

	.dataa(gnd),
	.datab(\state.init~q ),
	.datac(gnd),
	.datad(\state.fetch~q ),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'h00CC;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N24
fiftyfivenm_lcell_comb \state~51 (
// Equation(s):
// \state~51_combout  = (!\altsyncram_component|auto_generated|q_a [11] & (!\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [13] & \state~35_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [11]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\state~35_combout ),
	.cin(gnd),
	.combout(\state~51_combout ),
	.cout());
// synopsys translate_off
defparam \state~51 .lut_mask = 16'h0100;
defparam \state~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N25
dffeas \state.ex_jzero (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jzero .is_wysiwyg = "true";
defparam \state.ex_jzero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N28
fiftyfivenm_lcell_comb \state~54 (
// Equation(s):
// \state~54_combout  = (!\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [13] & \Selector29~1_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|q_a [14]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\state~54_combout ),
	.cout());
// synopsys translate_off
defparam \state~54 .lut_mask = 16'h3000;
defparam \state~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \state.ex_jump (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jump~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jump .is_wysiwyg = "true";
defparam \state.ex_jump .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N6
fiftyfivenm_lcell_comb \state~52 (
// Equation(s):
// \state~52_combout  = (!\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [12] & (\altsyncram_component|auto_generated|q_a [13] & \Selector29~0_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [14]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~0_combout ),
	.cin(gnd),
	.combout(\state~52_combout ),
	.cout());
// synopsys translate_off
defparam \state~52 .lut_mask = 16'h4000;
defparam \state~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N7
dffeas \state.ex_jpos (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_jpos~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_jpos .is_wysiwyg = "true";
defparam \state.ex_jpos .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N16
fiftyfivenm_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\state.ex_jump~q ) # ((\state.ex_call~q ) # ((\state.ex_jpos~q ) # (\state.ex_return~q )))

	.dataa(\state.ex_jump~q ),
	.datab(\state.ex_call~q ),
	.datac(\state.ex_jpos~q ),
	.datad(\state.ex_return~q ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'hFFFE;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N18
fiftyfivenm_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = (\state.ex_jneg~q ) # (((\state.ex_jzero~q ) # (\WideOr2~0_combout )) # (!\Selector28~0_combout ))

	.dataa(\state.ex_jneg~q ),
	.datab(\Selector28~0_combout ),
	.datac(\state.ex_jzero~q ),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = 16'hFFFB;
defparam \WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N12
fiftyfivenm_lcell_comb \PC[0]~0 (
// Equation(s):
// \PC[0]~0_combout  = (\resetn~input_o  & (\WideOr2~1_combout  & ((AC[15]) # (!\state.ex_jneg~q ))))

	.dataa(\state.ex_jneg~q ),
	.datab(AC[15]),
	.datac(\resetn~input_o ),
	.datad(\WideOr2~1_combout ),
	.cin(gnd),
	.combout(\PC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC[0]~0 .lut_mask = 16'hD000;
defparam \PC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y3_N22
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!AC[12] & (!AC[14] & (!AC[15] & !AC[13])))

	.dataa(AC[12]),
	.datab(AC[14]),
	.datac(AC[15]),
	.datad(AC[13]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N14
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!AC[4] & (!AC[5] & (!AC[7] & !AC[6])))

	.dataa(AC[4]),
	.datab(AC[5]),
	.datac(AC[7]),
	.datad(AC[6]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y3_N8
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!AC[1] & (!AC[3] & (!AC[2] & !AC[0])))

	.dataa(AC[1]),
	.datab(AC[3]),
	.datac(AC[2]),
	.datad(AC[0]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N8
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!AC[9] & (!AC[8] & (!AC[10] & !AC[11])))

	.dataa(AC[9]),
	.datab(AC[8]),
	.datac(AC[10]),
	.datad(AC[11]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N26
fiftyfivenm_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~2_combout  & (\Equal0~3_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N6
fiftyfivenm_lcell_comb \PC[4]~1 (
// Equation(s):
// \PC[4]~1_combout  = (\state.ex_jneg~q  & (AC[15])) # (!\state.ex_jneg~q  & ((\state.ex_jzero~q  & ((\Equal0~4_combout ))) # (!\state.ex_jzero~q  & (!AC[15] & !\Equal0~4_combout ))))

	.dataa(\state.ex_jneg~q ),
	.datab(AC[15]),
	.datac(\state.ex_jzero~q ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\PC[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC[4]~1 .lut_mask = 16'hD889;
defparam \PC[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y6_N0
fiftyfivenm_lcell_comb \PC[0]~2 (
// Equation(s):
// \PC[0]~2_combout  = (\PC[0]~0_combout  & ((\PC[4]~1_combout ) # ((!\state.ex_jpos~q  & !\state.ex_jzero~q ))))

	.dataa(\PC[0]~0_combout ),
	.datab(\state.ex_jpos~q ),
	.datac(\state.ex_jzero~q ),
	.datad(\PC[4]~1_combout ),
	.cin(gnd),
	.combout(\PC[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC[0]~2 .lut_mask = 16'hAA02;
defparam \PC[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y5_N1
dffeas \PC[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N6
fiftyfivenm_lcell_comb \next_mem_addr[4]~4 (
// Equation(s):
// \next_mem_addr[4]~4_combout  = (\Selector7~0_combout ) # ((\state.fetch~q  & PC[4]))

	.dataa(\state.fetch~q ),
	.datab(gnd),
	.datac(PC[4]),
	.datad(\Selector7~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[4]~4 .lut_mask = 16'hFFA0;
defparam \next_mem_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N28
fiftyfivenm_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & (\altsyncram_component|auto_generated|q_a [0])) # (!\WideNor0~combout  & ((IR[0])))))

	.dataa(\altsyncram_component|auto_generated|q_a [0]),
	.datab(IR[0]),
	.datac(\WideNor0~combout ),
	.datad(\state.fetch~q ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h00AC;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N24
fiftyfivenm_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\Selector11~0_combout ) # ((\state.fetch~q  & \Add0~0_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Add0~0_combout ),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hFFC0;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N16
fiftyfivenm_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\state.ex_return~q  & (\PC_stack[0][0]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector11~1_combout ))))

	.dataa(\PC_stack[0][0]~q ),
	.datab(\state.init~q ),
	.datac(\state.ex_return~q ),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hACA0;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N17
dffeas \PC[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N4
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (PC[1] & (!\Add0~1 )) # (!PC[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!PC[1]))

	.dataa(gnd),
	.datab(PC[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N6
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (PC[2] & (\Add0~3  $ (GND))) # (!PC[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((PC[2] & !\Add0~3 ))

	.dataa(PC[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N22
fiftyfivenm_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = (\Selector9~0_combout ) # ((\state.fetch~q  & \Add0~4_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Add0~4_combout ),
	.datad(\Selector9~0_combout ),
	.cin(gnd),
	.combout(\Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~1 .lut_mask = 16'hFFC0;
defparam \Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N26
fiftyfivenm_lcell_comb \PC_stack[9][2]~feeder (
// Equation(s):
// \PC_stack[9][2]~feeder_combout  = \PC_stack[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][2]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][2]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N27
dffeas \PC_stack[9][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][2] .is_wysiwyg = "true";
defparam \PC_stack[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N8
fiftyfivenm_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = (\state.ex_return~q  & ((\PC_stack[9][2]~q ))) # (!\state.ex_return~q  & (\PC_stack[7][2]~q ))

	.dataa(\PC_stack[7][2]~q ),
	.datab(\PC_stack[9][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = 16'hCACA;
defparam \Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N9
dffeas \PC_stack[8][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][2] .is_wysiwyg = "true";
defparam \PC_stack[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N6
fiftyfivenm_lcell_comb \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = (\state.ex_return~q  & (\PC_stack[8][2]~q )) # (!\state.ex_return~q  & ((\PC_stack[6][2]~q )))

	.dataa(\state.ex_return~q ),
	.datab(gnd),
	.datac(\PC_stack[8][2]~q ),
	.datad(\PC_stack[6][2]~q ),
	.cin(gnd),
	.combout(\Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector116~0 .lut_mask = 16'hF5A0;
defparam \Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N7
dffeas \PC_stack[7][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][2] .is_wysiwyg = "true";
defparam \PC_stack[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N4
fiftyfivenm_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = (\state.ex_return~q  & (\PC_stack[7][2]~q )) # (!\state.ex_return~q  & ((\PC_stack[5][2]~q )))

	.dataa(\PC_stack[7][2]~q ),
	.datab(\PC_stack[5][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = 16'hACAC;
defparam \Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N5
dffeas \PC_stack[6][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][2] .is_wysiwyg = "true";
defparam \PC_stack[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N18
fiftyfivenm_lcell_comb \Selector94~0 (
// Equation(s):
// \Selector94~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][2]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][2]~q ))

	.dataa(gnd),
	.datab(\PC_stack[4][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[6][2]~q ),
	.cin(gnd),
	.combout(\Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector94~0 .lut_mask = 16'hFC0C;
defparam \Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N19
dffeas \PC_stack[5][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][2] .is_wysiwyg = "true";
defparam \PC_stack[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N0
fiftyfivenm_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = (\state.ex_return~q  & ((\PC_stack[5][2]~q ))) # (!\state.ex_return~q  & (\PC_stack[3][2]~q ))

	.dataa(gnd),
	.datab(\PC_stack[3][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[5][2]~q ),
	.cin(gnd),
	.combout(\Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector83~0 .lut_mask = 16'hFC0C;
defparam \Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N1
dffeas \PC_stack[4][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][2] .is_wysiwyg = "true";
defparam \PC_stack[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N2
fiftyfivenm_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (\state.ex_return~q  & ((\PC_stack[4][2]~q ))) # (!\state.ex_return~q  & (\PC_stack[2][2]~q ))

	.dataa(gnd),
	.datab(\PC_stack[2][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[4][2]~q ),
	.cin(gnd),
	.combout(\Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = 16'hFC0C;
defparam \Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N3
dffeas \PC_stack[3][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][2] .is_wysiwyg = "true";
defparam \PC_stack[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N14
fiftyfivenm_lcell_comb \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = (\state.ex_return~q  & ((\PC_stack[3][2]~q ))) # (!\state.ex_return~q  & (\PC_stack[1][2]~q ))

	.dataa(\PC_stack[1][2]~q ),
	.datab(\PC_stack[3][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = 16'hCACA;
defparam \Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N15
dffeas \PC_stack[2][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][2] .is_wysiwyg = "true";
defparam \PC_stack[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N30
fiftyfivenm_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\state.ex_return~q  & (\PC_stack[2][2]~q )) # (!\state.ex_return~q  & ((\PC_stack[0][2]~q )))

	.dataa(gnd),
	.datab(\PC_stack[2][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[0][2]~q ),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'hCFC0;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N31
dffeas \PC_stack[1][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][2] .is_wysiwyg = "true";
defparam \PC_stack[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N16
fiftyfivenm_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = (\state.ex_return~q  & (\PC_stack[1][2]~q )) # (!\state.ex_return~q  & ((PC[2])))

	.dataa(\PC_stack[1][2]~q ),
	.datab(PC[2]),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = 16'hACAC;
defparam \Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N17
dffeas \PC_stack[0][2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][2] .is_wysiwyg = "true";
defparam \PC_stack[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N20
fiftyfivenm_lcell_comb \Selector9~2 (
// Equation(s):
// \Selector9~2_combout  = (\state.ex_return~q  & (((\PC_stack[0][2]~q )))) # (!\state.ex_return~q  & (\Selector9~1_combout  & ((\state.init~q ))))

	.dataa(\Selector9~1_combout ),
	.datab(\PC_stack[0][2]~q ),
	.datac(\state.ex_return~q ),
	.datad(\state.init~q ),
	.cin(gnd),
	.combout(\Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~2 .lut_mask = 16'hCAC0;
defparam \Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N21
dffeas \PC[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N0
fiftyfivenm_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [3]))) # (!\WideNor0~combout  & (IR[3]))))

	.dataa(\state.fetch~q ),
	.datab(IR[3]),
	.datac(\WideNor0~combout ),
	.datad(\altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h5404;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y6_N26
fiftyfivenm_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\Selector8~0_combout ) # ((\state.fetch~q  & \Add0~6_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Add0~6_combout ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hFFC0;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y6_N26
fiftyfivenm_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\state.ex_return~q  & (\PC_stack[0][3]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector8~1_combout ))))

	.dataa(\PC_stack[0][3]~q ),
	.datab(\state.init~q ),
	.datac(\state.ex_return~q ),
	.datad(\Selector8~1_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hACA0;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y6_N27
dffeas \PC[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y5_N30
fiftyfivenm_lcell_comb \next_mem_addr[3]~3 (
// Equation(s):
// \next_mem_addr[3]~3_combout  = (\Selector8~0_combout ) # ((PC[3] & \state.fetch~q ))

	.dataa(PC[3]),
	.datab(gnd),
	.datac(\state.fetch~q ),
	.datad(\Selector8~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[3]~3 .lut_mask = 16'hFFA0;
defparam \next_mem_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N8
fiftyfivenm_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & (\altsyncram_component|auto_generated|q_a [2])) # (!\WideNor0~combout  & ((IR[2])))))

	.dataa(\WideNor0~combout ),
	.datab(\state.fetch~q ),
	.datac(\altsyncram_component|auto_generated|q_a [2]),
	.datad(IR[2]),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h3120;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N26
fiftyfivenm_lcell_comb \next_mem_addr[2]~2 (
// Equation(s):
// \next_mem_addr[2]~2_combout  = (\Selector9~0_combout ) # ((\state.fetch~q  & PC[2]))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Selector9~0_combout ),
	.datad(PC[2]),
	.cin(gnd),
	.combout(\next_mem_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[2]~2 .lut_mask = 16'hFCF0;
defparam \next_mem_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y6_N0
fiftyfivenm_ram_block \altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\MW~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({AC[15],AC[14],AC[13],AC[12]}),
	.portaaddr({\next_mem_addr[10]~10_combout ,\next_mem_addr[9]~9_combout ,\next_mem_addr[8]~8_combout ,\next_mem_addr[7]~7_combout ,\next_mem_addr[6]~6_combout ,\next_mem_addr[5]~5_combout ,\next_mem_addr[4]~4_combout ,\next_mem_addr[3]~3_combout ,\next_mem_addr[2]~2_combout ,
\next_mem_addr[1]~1_combout ,\next_mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \altsyncram_component|auto_generated|ram_block1a12 .init_file = "SimpleDemo.mif";
defparam \altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:altsyncram_component|altsyncram_dtr3:auto_generated|ALTSYNCRAM";
defparam \altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 4;
defparam \altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A00000FFF000205B23B3B3B2B433B66545B2266110;
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N18
fiftyfivenm_lcell_comb \state~32 (
// Equation(s):
// \state~32_combout  = (\state.decode~q  & (!\altsyncram_component|auto_generated|q_a [13] & !\altsyncram_component|auto_generated|q_a [14]))

	.dataa(\state.decode~q ),
	.datab(\altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\state~32_combout ),
	.cout());
// synopsys translate_off
defparam \state~32 .lut_mask = 16'h0022;
defparam \state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N6
fiftyfivenm_lcell_comb \state~49 (
// Equation(s):
// \state~49_combout  = (\altsyncram_component|auto_generated|q_a [15] & (!\altsyncram_component|auto_generated|q_a [12] & (\altsyncram_component|auto_generated|q_a [11] & \state~32_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [15]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [11]),
	.datad(\state~32_combout ),
	.cin(gnd),
	.combout(\state~49_combout ),
	.cout());
// synopsys translate_off
defparam \state~49 .lut_mask = 16'h2000;
defparam \state~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N7
dffeas \state.ex_return (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_return~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_return .is_wysiwyg = "true";
defparam \state.ex_return .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N20
fiftyfivenm_lcell_comb \PC_stack[9][1]~feeder (
// Equation(s):
// \PC_stack[9][1]~feeder_combout  = \PC_stack[8][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC_stack[8][1]~q ),
	.cin(gnd),
	.combout(\PC_stack[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC_stack[9][1]~feeder .lut_mask = 16'hFF00;
defparam \PC_stack[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N21
dffeas \PC_stack[9][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\PC_stack[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[9][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[9][1] .is_wysiwyg = "true";
defparam \PC_stack[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N0
fiftyfivenm_lcell_comb \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = (\state.ex_return~q  & (\PC_stack[9][1]~q )) # (!\state.ex_return~q  & ((\PC_stack[7][1]~q )))

	.dataa(gnd),
	.datab(\PC_stack[9][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[7][1]~q ),
	.cin(gnd),
	.combout(\Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector128~0 .lut_mask = 16'hCFC0;
defparam \Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N1
dffeas \PC_stack[8][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[8][1] .is_wysiwyg = "true";
defparam \PC_stack[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N16
fiftyfivenm_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = (\state.ex_return~q  & ((\PC_stack[8][1]~q ))) # (!\state.ex_return~q  & (\PC_stack[6][1]~q ))

	.dataa(gnd),
	.datab(\PC_stack[6][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[8][1]~q ),
	.cin(gnd),
	.combout(\Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = 16'hFC0C;
defparam \Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N17
dffeas \PC_stack[7][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[7][1] .is_wysiwyg = "true";
defparam \PC_stack[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N8
fiftyfivenm_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (\state.ex_return~q  & ((\PC_stack[7][1]~q ))) # (!\state.ex_return~q  & (\PC_stack[5][1]~q ))

	.dataa(gnd),
	.datab(\PC_stack[5][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[7][1]~q ),
	.cin(gnd),
	.combout(\Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = 16'hFC0C;
defparam \Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N9
dffeas \PC_stack[6][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[6][1] .is_wysiwyg = "true";
defparam \PC_stack[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N4
fiftyfivenm_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = (\state.ex_return~q  & ((\PC_stack[6][1]~q ))) # (!\state.ex_return~q  & (\PC_stack[4][1]~q ))

	.dataa(\PC_stack[4][1]~q ),
	.datab(\PC_stack[6][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector95~0 .lut_mask = 16'hCACA;
defparam \Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N5
dffeas \PC_stack[5][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[5][1] .is_wysiwyg = "true";
defparam \PC_stack[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N12
fiftyfivenm_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = (\state.ex_return~q  & (\PC_stack[5][1]~q )) # (!\state.ex_return~q  & ((\PC_stack[3][1]~q )))

	.dataa(gnd),
	.datab(\PC_stack[5][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(\PC_stack[3][1]~q ),
	.cin(gnd),
	.combout(\Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector84~0 .lut_mask = 16'hCFC0;
defparam \Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N13
dffeas \PC_stack[4][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[4][1] .is_wysiwyg = "true";
defparam \PC_stack[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y6_N24
fiftyfivenm_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (\state.ex_return~q  & (\PC_stack[4][1]~q )) # (!\state.ex_return~q  & ((\PC_stack[2][1]~q )))

	.dataa(\PC_stack[4][1]~q ),
	.datab(\PC_stack[2][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = 16'hACAC;
defparam \Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y6_N25
dffeas \PC_stack[3][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[3][1] .is_wysiwyg = "true";
defparam \PC_stack[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N12
fiftyfivenm_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\state.ex_return~q  & (\PC_stack[3][1]~q )) # (!\state.ex_return~q  & ((\PC_stack[1][1]~q )))

	.dataa(\PC_stack[3][1]~q ),
	.datab(\PC_stack[1][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'hACAC;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N13
dffeas \PC_stack[2][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[2][1] .is_wysiwyg = "true";
defparam \PC_stack[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N28
fiftyfivenm_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\state.ex_return~q  & (\PC_stack[2][1]~q )) # (!\state.ex_return~q  & ((\PC_stack[0][1]~q )))

	.dataa(\PC_stack[2][1]~q ),
	.datab(\PC_stack[0][1]~q ),
	.datac(\state.ex_return~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'hACAC;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N29
dffeas \PC_stack[1][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[1][1] .is_wysiwyg = "true";
defparam \PC_stack[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N20
fiftyfivenm_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\state.ex_return~q  & (\PC_stack[1][1]~q )) # (!\state.ex_return~q  & ((PC[1])))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[1][1]~q ),
	.datac(PC[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hD8D8;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N21
dffeas \PC_stack[0][1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC_stack[0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_stack[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_stack[0][1] .is_wysiwyg = "true";
defparam \PC_stack[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N20
fiftyfivenm_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\state.fetch~q  & ((\WideNor0~combout  & ((\altsyncram_component|auto_generated|q_a [1]))) # (!\WideNor0~combout  & (IR[1]))))

	.dataa(IR[1]),
	.datab(\state.fetch~q ),
	.datac(\WideNor0~combout ),
	.datad(\altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h3202;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N18
fiftyfivenm_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\Selector10~0_combout ) # ((\state.fetch~q  & \Add0~2_combout ))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(\Add0~2_combout ),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hFFC0;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N18
fiftyfivenm_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\state.ex_return~q  & (\PC_stack[0][1]~q )) # (!\state.ex_return~q  & (((\state.init~q  & \Selector10~1_combout ))))

	.dataa(\state.ex_return~q ),
	.datab(\PC_stack[0][1]~q ),
	.datac(\state.init~q ),
	.datad(\Selector10~1_combout ),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hD888;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y3_N19
dffeas \PC[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N30
fiftyfivenm_lcell_comb \next_mem_addr[1]~1 (
// Equation(s):
// \next_mem_addr[1]~1_combout  = (\Selector10~0_combout ) # ((\state.fetch~q  & PC[1]))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(PC[1]),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[1]~1 .lut_mask = 16'hFFC0;
defparam \next_mem_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N10
fiftyfivenm_lcell_comb \state~34 (
// Equation(s):
// \state~34_combout  = (\altsyncram_component|auto_generated|q_a [15] & (\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [11] & \state~32_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [15]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [11]),
	.datad(\state~32_combout ),
	.cin(gnd),
	.combout(\state~34_combout ),
	.cout());
// synopsys translate_off
defparam \state~34 .lut_mask = 16'h0800;
defparam \state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N9
dffeas \state.ex_in (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state~34_combout ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_in .is_wysiwyg = "true";
defparam \state.ex_in .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N24
fiftyfivenm_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\state.ex_store~q ) # ((\state.ex_iload~q ) # ((\state.ex_istore~q ) # (\state.decode~q )))

	.dataa(\state.ex_store~q ),
	.datab(\state.ex_iload~q ),
	.datac(\state.ex_istore~q ),
	.datad(\state.decode~q ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hFFFE;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N4
fiftyfivenm_lcell_comb \state~33 (
// Equation(s):
// \state~33_combout  = (\altsyncram_component|auto_generated|q_a [15] & (\altsyncram_component|auto_generated|q_a [12] & (\altsyncram_component|auto_generated|q_a [11] & \state~32_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [15]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [11]),
	.datad(\state~32_combout ),
	.cin(gnd),
	.combout(\state~33_combout ),
	.cout());
// synopsys translate_off
defparam \state~33 .lut_mask = 16'h8000;
defparam \state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N5
dffeas \state.ex_out (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_out .is_wysiwyg = "true";
defparam \state.ex_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N20
fiftyfivenm_lcell_comb WideOr5(
// Equation(s):
// \WideOr5~combout  = (!\state.ex_in~q  & (!\WideOr5~0_combout  & (!\state.fetch~q  & !\state.ex_out~q )))

	.dataa(\state.ex_in~q ),
	.datab(\WideOr5~0_combout ),
	.datac(\state.fetch~q ),
	.datad(\state.ex_out~q ),
	.cin(gnd),
	.combout(\WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam WideOr5.lut_mask = 16'h0001;
defparam WideOr5.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N21
dffeas \state.fetch (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\WideOr5~combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.fetch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.fetch .is_wysiwyg = "true";
defparam \state.fetch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y3_N14
fiftyfivenm_lcell_comb \next_mem_addr[0]~0 (
// Equation(s):
// \next_mem_addr[0]~0_combout  = (\Selector11~0_combout ) # ((\state.fetch~q  & PC[0]))

	.dataa(gnd),
	.datab(\state.fetch~q ),
	.datac(PC[0]),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\next_mem_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_mem_addr[0]~0 .lut_mask = 16'hFFC0;
defparam \next_mem_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N26
fiftyfivenm_lcell_comb \state~48 (
// Equation(s):
// \state~48_combout  = (\altsyncram_component|auto_generated|q_a [14] & (\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [13] & \Selector29~0_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [14]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [13]),
	.datad(\Selector29~0_combout ),
	.cin(gnd),
	.combout(\state~48_combout ),
	.cout());
// synopsys translate_off
defparam \state~48 .lut_mask = 16'h0800;
defparam \state~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N27
dffeas \state.ex_xor (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_xor~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_xor .is_wysiwyg = "true";
defparam \state.ex_xor .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N6
fiftyfivenm_lcell_comb \Selector19~4 (
// Equation(s):
// \Selector19~4_combout  = (\state.ex_xor~q  & (AC[8] $ (\altsyncram_component|auto_generated|q_a [8])))

	.dataa(gnd),
	.datab(AC[8]),
	.datac(\state.ex_xor~q ),
	.datad(\altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~4 .lut_mask = 16'h30C0;
defparam \Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y3_N24
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[48]~7 (
// Equation(s):
// \shifter|auto_generated|sbit_w[48]~7_combout  = (!IR[2] & ((\shifter|auto_generated|sbit_w[32]~87_combout ) # ((\shifter|auto_generated|sbit_w[36]~4_combout  & \shifter|auto_generated|sbit_w[18]~6_combout ))))

	.dataa(\shifter|auto_generated|sbit_w[36]~4_combout ),
	.datab(\shifter|auto_generated|sbit_w[18]~6_combout ),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[32]~87_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[48]~7_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[48]~7 .lut_mask = 16'h0F08;
defparam \shifter|auto_generated|sbit_w[48]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y6_N20
fiftyfivenm_lcell_comb \Selector19~6 (
// Equation(s):
// \Selector19~6_combout  = (\Selector27~9_combout  & ((IR[4] & (AC[15])) # (!IR[4] & ((\shifter|auto_generated|sbit_w[48]~7_combout )))))

	.dataa(AC[15]),
	.datab(\Selector27~9_combout ),
	.datac(IR[4]),
	.datad(\shifter|auto_generated|sbit_w[48]~7_combout ),
	.cin(gnd),
	.combout(\Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~6 .lut_mask = 16'h8C80;
defparam \Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
fiftyfivenm_io_ibuf \IO_DATA[8]~input (
	.i(IO_DATA[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[8]~input_o ));
// synopsys translate_off
defparam \IO_DATA[8]~input .bus_hold = "false";
defparam \IO_DATA[8]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N4
fiftyfivenm_lcell_comb \Selector19~5 (
// Equation(s):
// \Selector19~5_combout  = (IR[8] & ((\state.ex_loadi~q ) # ((\IO_DATA[8]~input_o  & \state.ex_in~q )))) # (!IR[8] & (\IO_DATA[8]~input_o  & (\state.ex_in~q )))

	.dataa(IR[8]),
	.datab(\IO_DATA[8]~input_o ),
	.datac(\state.ex_in~q ),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~5 .lut_mask = 16'hEAC0;
defparam \Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N30
fiftyfivenm_lcell_comb \Selector19~9 (
// Equation(s):
// \Selector19~9_combout  = (\Selector19~5_combout ) # ((\altsyncram_component|auto_generated|q_a [8] & ((\state.ex_load~q ) # (\state.ex_or~q ))))

	.dataa(\state.ex_load~q ),
	.datab(\Selector19~5_combout ),
	.datac(\state.ex_or~q ),
	.datad(\altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Selector19~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~9 .lut_mask = 16'hFECC;
defparam \Selector19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N28
fiftyfivenm_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = (AC[8] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [8])) # (!\Selector27~0_combout )))

	.dataa(\state.ex_and~q ),
	.datab(AC[8]),
	.datac(\Selector27~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~3 .lut_mask = 16'h8C0C;
defparam \Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y3_N24
fiftyfivenm_lcell_comb \Selector19~7 (
// Equation(s):
// \Selector19~7_combout  = (\Selector19~4_combout ) # ((\Selector19~6_combout ) # ((\Selector19~9_combout ) # (\Selector19~3_combout )))

	.dataa(\Selector19~4_combout ),
	.datab(\Selector19~6_combout ),
	.datac(\Selector19~9_combout ),
	.datad(\Selector19~3_combout ),
	.cin(gnd),
	.combout(\Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~7 .lut_mask = 16'hFFFE;
defparam \Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N6
fiftyfivenm_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = (\Selector26~1_combout  & ((\shifter|auto_generated|sbit_w[56]~28_combout ) # ((\shifter|auto_generated|sbit_w[40]~20_combout  & !IR[2]))))

	.dataa(\shifter|auto_generated|sbit_w[40]~20_combout ),
	.datab(IR[2]),
	.datac(\Selector26~1_combout ),
	.datad(\shifter|auto_generated|sbit_w[56]~28_combout ),
	.cin(gnd),
	.combout(\Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~2 .lut_mask = 16'hF020;
defparam \Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y3_N28
fiftyfivenm_lcell_comb \Selector19~8 (
// Equation(s):
// \Selector19~8_combout  = (\Selector19~7_combout ) # ((\Selector19~2_combout ) # ((\AC[13]~0_combout  & \Add1~54_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector19~7_combout ),
	.datac(\Selector19~2_combout ),
	.datad(\Add1~54_combout ),
	.cin(gnd),
	.combout(\Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~8 .lut_mask = 16'hFEFC;
defparam \Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y3_N29
dffeas \AC[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector19~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[8] .is_wysiwyg = "true";
defparam \AC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N2
fiftyfivenm_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = (!\altsyncram_component|auto_generated|q_a [11] & (!\altsyncram_component|auto_generated|q_a [12] & \state~41_combout ))

	.dataa(gnd),
	.datab(\altsyncram_component|auto_generated|q_a [11]),
	.datac(\altsyncram_component|auto_generated|q_a [12]),
	.datad(\state~41_combout ),
	.cin(gnd),
	.combout(\state~42_combout ),
	.cout());
// synopsys translate_off
defparam \state~42 .lut_mask = 16'h0300;
defparam \state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y6_N3
dffeas \state.ex_sub (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_sub .is_wysiwyg = "true";
defparam \state.ex_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y6_N8
fiftyfivenm_lcell_comb \AC[13]~0 (
// Equation(s):
// \AC[13]~0_combout  = (\state.ex_sub~q ) # ((\state.ex_addi~q ) # (\state.ex_add~q ))

	.dataa(gnd),
	.datab(\state.ex_sub~q ),
	.datac(\state.ex_addi~q ),
	.datad(\state.ex_add~q ),
	.cin(gnd),
	.combout(\AC[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AC[13]~0 .lut_mask = 16'hFFFC;
defparam \AC[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \IO_DATA[12]~input (
	.i(IO_DATA[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[12]~input_o ));
// synopsys translate_off
defparam \IO_DATA[12]~input .bus_hold = "false";
defparam \IO_DATA[12]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N12
fiftyfivenm_lcell_comb \Selector15~4 (
// Equation(s):
// \Selector15~4_combout  = (\altsyncram_component|auto_generated|q_a [12] & (((\state.ex_xor~q  & !AC[12])) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [12] & (((\state.ex_xor~q  & AC[12]))))

	.dataa(\Selector26~0_combout ),
	.datab(\state.ex_xor~q ),
	.datac(\altsyncram_component|auto_generated|q_a [12]),
	.datad(AC[12]),
	.cin(gnd),
	.combout(\Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~4 .lut_mask = 16'h5CD0;
defparam \Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y4_N22
fiftyfivenm_lcell_comb \Selector15~5 (
// Equation(s):
// \Selector15~5_combout  = ((\Selector15~4_combout ) # ((\state.ex_in~q  & \IO_DATA[12]~input_o ))) # (!\Selector15~3_combout )

	.dataa(\state.ex_in~q ),
	.datab(\IO_DATA[12]~input_o ),
	.datac(\Selector15~3_combout ),
	.datad(\Selector15~4_combout ),
	.cin(gnd),
	.combout(\Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~5 .lut_mask = 16'hFF8F;
defparam \Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N2
fiftyfivenm_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (AC[12] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [12])) # (!\Selector27~0_combout )))

	.dataa(\state.ex_and~q ),
	.datab(AC[12]),
	.datac(\Selector27~0_combout ),
	.datad(\altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h8C0C;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N8
fiftyfivenm_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\Selector26~1_combout  & ((\shifter|auto_generated|sbit_w[60]~74_combout ) # ((!IR[2] & \shifter|auto_generated|sbit_w[44]~27_combout ))))

	.dataa(\Selector26~1_combout ),
	.datab(\shifter|auto_generated|sbit_w[60]~74_combout ),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[44]~27_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'h8A88;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N28
fiftyfivenm_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (\Selector15~0_combout ) # ((\Selector15~1_combout ) # ((\Selector18~5_combout  & \shifter|auto_generated|sbit_w[52]~73_combout )))

	.dataa(\Selector18~5_combout ),
	.datab(\Selector15~0_combout ),
	.datac(\Selector15~1_combout ),
	.datad(\shifter|auto_generated|sbit_w[52]~73_combout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hFEFC;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y4_N30
fiftyfivenm_lcell_comb \Selector15~6 (
// Equation(s):
// \Selector15~6_combout  = (\Selector15~5_combout ) # ((\Selector15~2_combout ) # ((\AC[13]~0_combout  & \Add1~75_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector15~5_combout ),
	.datac(\Selector15~2_combout ),
	.datad(\Add1~75_combout ),
	.cin(gnd),
	.combout(\Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~6 .lut_mask = 16'hFEFC;
defparam \Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y4_N31
dffeas \AC[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector15~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[12] .is_wysiwyg = "true";
defparam \AC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N22
fiftyfivenm_lcell_comb \state~37 (
// Equation(s):
// \state~37_combout  = (!\altsyncram_component|auto_generated|q_a [15] & (\altsyncram_component|auto_generated|q_a [12] & (!\altsyncram_component|auto_generated|q_a [11] & \state~32_combout )))

	.dataa(\altsyncram_component|auto_generated|q_a [15]),
	.datab(\altsyncram_component|auto_generated|q_a [12]),
	.datac(\altsyncram_component|auto_generated|q_a [11]),
	.datad(\state~32_combout ),
	.cin(gnd),
	.combout(\state~37_combout ),
	.cout());
// synopsys translate_off
defparam \state~37 .lut_mask = 16'h0400;
defparam \state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N23
dffeas \state.ex_store (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\state~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_store .is_wysiwyg = "true";
defparam \state.ex_store .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N13
dffeas \state.ex_store2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.ex_store~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_store2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_store2 .is_wysiwyg = "true";
defparam \state.ex_store2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N12
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\MW~q  & (\state.init~q  & (!\state.ex_store2~q  & !\state.ex_istore2~q )))

	.dataa(\MW~q ),
	.datab(\state.init~q ),
	.datac(\state.ex_store2~q ),
	.datad(\state.ex_istore2~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h0008;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N2
fiftyfivenm_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\state.ex_istore~q ) # (\state.ex_store~q ))

	.dataa(gnd),
	.datab(\Selector0~0_combout ),
	.datac(\state.ex_istore~q ),
	.datad(\state.ex_store~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFFFC;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N3
dffeas MW(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MW~q ),
	.prn(vcc));
// synopsys translate_off
defparam MW.is_wysiwyg = "true";
defparam MW.power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y3_N31
dffeas \IR[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[4] .is_wysiwyg = "true";
defparam \IR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N10
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[56]~28 (
// Equation(s):
// \shifter|auto_generated|sbit_w[56]~28_combout  = (IR[2] & ((IR[4] & (\shifter|auto_generated|sbit_w[44]~27_combout )) # (!IR[4] & ((\shifter|auto_generated|sbit_w[36]~13_combout )))))

	.dataa(IR[4]),
	.datab(\shifter|auto_generated|sbit_w[44]~27_combout ),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[36]~13_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[56]~28_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[56]~28 .lut_mask = 16'hD080;
defparam \shifter|auto_generated|sbit_w[56]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N0
fiftyfivenm_lcell_comb \shifter|auto_generated|sbit_w[56]~21 (
// Equation(s):
// \shifter|auto_generated|sbit_w[56]~21_combout  = (!IR[2] & \shifter|auto_generated|sbit_w[40]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(IR[2]),
	.datad(\shifter|auto_generated|sbit_w[40]~20_combout ),
	.cin(gnd),
	.combout(\shifter|auto_generated|sbit_w[56]~21_combout ),
	.cout());
// synopsys translate_off
defparam \shifter|auto_generated|sbit_w[56]~21 .lut_mask = 16'h0F00;
defparam \shifter|auto_generated|sbit_w[56]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N16
fiftyfivenm_lcell_comb \Selector27~5 (
// Equation(s):
// \Selector27~5_combout  = (\shifter|auto_generated|sbit_w[48]~7_combout ) # ((IR[2] & (IR[4] & \shifter|auto_generated|sbit_w[36]~13_combout )))

	.dataa(IR[2]),
	.datab(\shifter|auto_generated|sbit_w[48]~7_combout ),
	.datac(IR[4]),
	.datad(\shifter|auto_generated|sbit_w[36]~13_combout ),
	.cin(gnd),
	.combout(\Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~5 .lut_mask = 16'hECCC;
defparam \Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N26
fiftyfivenm_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = (AC[0] & (((\state.ex_and~q  & \altsyncram_component|auto_generated|q_a [0])) # (!\Selector27~0_combout )))

	.dataa(\Selector27~0_combout ),
	.datab(AC[0]),
	.datac(\state.ex_and~q ),
	.datad(\altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~1 .lut_mask = 16'hC444;
defparam \Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y3_N8
fiftyfivenm_io_ibuf \IO_DATA[0]~input (
	.i(IO_DATA[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\IO_DATA[0]~input_o ));
// synopsys translate_off
defparam \IO_DATA[0]~input .bus_hold = "false";
defparam \IO_DATA[0]~input .listen_to_nsleep_signal = "false";
defparam \IO_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N12
fiftyfivenm_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = (IR[0] & ((\state.ex_loadi~q ) # ((\IO_DATA[0]~input_o  & \state.ex_in~q )))) # (!IR[0] & (\IO_DATA[0]~input_o  & (\state.ex_in~q )))

	.dataa(IR[0]),
	.datab(\IO_DATA[0]~input_o ),
	.datac(\state.ex_in~q ),
	.datad(\state.ex_loadi~q ),
	.cin(gnd),
	.combout(\Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~2 .lut_mask = 16'hEAC0;
defparam \Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N14
fiftyfivenm_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = (\altsyncram_component|auto_generated|q_a [0] & (((!AC[0] & \state.ex_xor~q )) # (!\Selector26~0_combout ))) # (!\altsyncram_component|auto_generated|q_a [0] & (((AC[0] & \state.ex_xor~q ))))

	.dataa(\Selector26~0_combout ),
	.datab(AC[0]),
	.datac(\state.ex_xor~q ),
	.datad(\altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~3 .lut_mask = 16'h75C0;
defparam \Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y5_N14
fiftyfivenm_lcell_comb \Selector27~4 (
// Equation(s):
// \Selector27~4_combout  = (\Selector27~2_combout ) # ((\Selector27~3_combout ) # ((\AC[13]~0_combout  & \Add1~6_combout )))

	.dataa(\AC[13]~0_combout ),
	.datab(\Selector27~2_combout ),
	.datac(\Selector27~3_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~4 .lut_mask = 16'hFEFC;
defparam \Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N28
fiftyfivenm_lcell_comb \Selector27~6 (
// Equation(s):
// \Selector27~6_combout  = (\Selector27~1_combout ) # ((\Selector27~4_combout ) # ((\Selector26~1_combout  & \Selector27~5_combout )))

	.dataa(\Selector26~1_combout ),
	.datab(\Selector27~5_combout ),
	.datac(\Selector27~1_combout ),
	.datad(\Selector27~4_combout ),
	.cin(gnd),
	.combout(\Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~6 .lut_mask = 16'hFFF8;
defparam \Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y5_N20
fiftyfivenm_lcell_comb \Selector27~8 (
// Equation(s):
// \Selector27~8_combout  = (\Selector27~6_combout ) # ((\Selector27~7_combout  & ((\shifter|auto_generated|sbit_w[56]~28_combout ) # (\shifter|auto_generated|sbit_w[56]~21_combout ))))

	.dataa(\shifter|auto_generated|sbit_w[56]~28_combout ),
	.datab(\shifter|auto_generated|sbit_w[56]~21_combout ),
	.datac(\Selector27~7_combout ),
	.datad(\Selector27~6_combout ),
	.cin(gnd),
	.combout(\Selector27~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~8 .lut_mask = 16'hFFE0;
defparam \Selector27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y5_N21
dffeas \AC[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(AC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \AC[0] .is_wysiwyg = "true";
defparam \AC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N28
fiftyfivenm_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = (\state~33_combout ) # ((\IO_WRITE_int~q  & ((\state.decode~q ) # (\Selector28~0_combout ))))

	.dataa(\state.decode~q ),
	.datab(\state~33_combout ),
	.datac(\IO_WRITE_int~q ),
	.datad(\Selector28~0_combout ),
	.cin(gnd),
	.combout(\Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~1 .lut_mask = 16'hFCEC;
defparam \Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N29
dffeas IO_WRITE_int(
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector28~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IO_WRITE_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam IO_WRITE_int.is_wysiwyg = "true";
defparam IO_WRITE_int.power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N19
dffeas \state.ex_in2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.ex_in~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_in2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_in2 .is_wysiwyg = "true";
defparam \state.ex_in2 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N15
dffeas \state.ex_out2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state.ex_out~q ),
	.clrn(\resetn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.ex_out2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.ex_out2 .is_wysiwyg = "true";
defparam \state.ex_out2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N14
fiftyfivenm_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\IO_CYCLE~reg0_q  & ((\state.decode~q ) # ((!\state.ex_in2~q  & !\state.ex_out2~q ))))

	.dataa(\state.decode~q ),
	.datab(\state.ex_in2~q ),
	.datac(\state.ex_out2~q ),
	.datad(\IO_CYCLE~reg0_q ),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'hAB00;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y5_N30
fiftyfivenm_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = (\state.ex_out~q ) # ((\state~34_combout ) # (\Selector30~0_combout ))

	.dataa(\state.ex_out~q ),
	.datab(gnd),
	.datac(\state~34_combout ),
	.datad(\Selector30~0_combout ),
	.cin(gnd),
	.combout(\Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~1 .lut_mask = 16'hFFFA;
defparam \Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y5_N31
dffeas \IO_CYCLE~reg0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\resetn~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IO_CYCLE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IO_CYCLE~reg0 .is_wysiwyg = "true";
defparam \IO_CYCLE~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y7_N29
dffeas \IR[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11] .is_wysiwyg = "true";
defparam \IR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y7_N11
dffeas \IR[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12] .is_wysiwyg = "true";
defparam \IR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y7_N1
dffeas \IR[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[13] .is_wysiwyg = "true";
defparam \IR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N14
fiftyfivenm_lcell_comb \IR[14]~feeder (
// Equation(s):
// \IR[14]~feeder_combout  = \altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\IR[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR[14]~feeder .lut_mask = 16'hFF00;
defparam \IR[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N15
dffeas \IR[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[14] .is_wysiwyg = "true";
defparam \IR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N8
fiftyfivenm_lcell_comb \IR[15]~feeder (
// Equation(s):
// \IR[15]~feeder_combout  = \altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\IR[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR[15]~feeder .lut_mask = 16'hFF00;
defparam \IR[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N9
dffeas \IR[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\IR[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IR[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[15] .is_wysiwyg = "true";
defparam \IR[15] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign IO_WRITE = \IO_WRITE~output_o ;

assign IO_CYCLE = \IO_CYCLE~output_o ;

assign IO_ADDR[0] = \IO_ADDR[0]~output_o ;

assign IO_ADDR[1] = \IO_ADDR[1]~output_o ;

assign IO_ADDR[2] = \IO_ADDR[2]~output_o ;

assign IO_ADDR[3] = \IO_ADDR[3]~output_o ;

assign IO_ADDR[4] = \IO_ADDR[4]~output_o ;

assign IO_ADDR[5] = \IO_ADDR[5]~output_o ;

assign IO_ADDR[6] = \IO_ADDR[6]~output_o ;

assign IO_ADDR[7] = \IO_ADDR[7]~output_o ;

assign IO_ADDR[8] = \IO_ADDR[8]~output_o ;

assign IO_ADDR[9] = \IO_ADDR[9]~output_o ;

assign IO_ADDR[10] = \IO_ADDR[10]~output_o ;

assign dbg_FETCH = \dbg_FETCH~output_o ;

assign dbg_AC[0] = \dbg_AC[0]~output_o ;

assign dbg_AC[1] = \dbg_AC[1]~output_o ;

assign dbg_AC[2] = \dbg_AC[2]~output_o ;

assign dbg_AC[3] = \dbg_AC[3]~output_o ;

assign dbg_AC[4] = \dbg_AC[4]~output_o ;

assign dbg_AC[5] = \dbg_AC[5]~output_o ;

assign dbg_AC[6] = \dbg_AC[6]~output_o ;

assign dbg_AC[7] = \dbg_AC[7]~output_o ;

assign dbg_AC[8] = \dbg_AC[8]~output_o ;

assign dbg_AC[9] = \dbg_AC[9]~output_o ;

assign dbg_AC[10] = \dbg_AC[10]~output_o ;

assign dbg_AC[11] = \dbg_AC[11]~output_o ;

assign dbg_AC[12] = \dbg_AC[12]~output_o ;

assign dbg_AC[13] = \dbg_AC[13]~output_o ;

assign dbg_AC[14] = \dbg_AC[14]~output_o ;

assign dbg_AC[15] = \dbg_AC[15]~output_o ;

assign dbg_PC[0] = \dbg_PC[0]~output_o ;

assign dbg_PC[1] = \dbg_PC[1]~output_o ;

assign dbg_PC[2] = \dbg_PC[2]~output_o ;

assign dbg_PC[3] = \dbg_PC[3]~output_o ;

assign dbg_PC[4] = \dbg_PC[4]~output_o ;

assign dbg_PC[5] = \dbg_PC[5]~output_o ;

assign dbg_PC[6] = \dbg_PC[6]~output_o ;

assign dbg_PC[7] = \dbg_PC[7]~output_o ;

assign dbg_PC[8] = \dbg_PC[8]~output_o ;

assign dbg_PC[9] = \dbg_PC[9]~output_o ;

assign dbg_PC[10] = \dbg_PC[10]~output_o ;

assign dbg_MA[0] = \dbg_MA[0]~output_o ;

assign dbg_MA[1] = \dbg_MA[1]~output_o ;

assign dbg_MA[2] = \dbg_MA[2]~output_o ;

assign dbg_MA[3] = \dbg_MA[3]~output_o ;

assign dbg_MA[4] = \dbg_MA[4]~output_o ;

assign dbg_MA[5] = \dbg_MA[5]~output_o ;

assign dbg_MA[6] = \dbg_MA[6]~output_o ;

assign dbg_MA[7] = \dbg_MA[7]~output_o ;

assign dbg_MA[8] = \dbg_MA[8]~output_o ;

assign dbg_MA[9] = \dbg_MA[9]~output_o ;

assign dbg_MA[10] = \dbg_MA[10]~output_o ;

assign dbg_MD[0] = \dbg_MD[0]~output_o ;

assign dbg_MD[1] = \dbg_MD[1]~output_o ;

assign dbg_MD[2] = \dbg_MD[2]~output_o ;

assign dbg_MD[3] = \dbg_MD[3]~output_o ;

assign dbg_MD[4] = \dbg_MD[4]~output_o ;

assign dbg_MD[5] = \dbg_MD[5]~output_o ;

assign dbg_MD[6] = \dbg_MD[6]~output_o ;

assign dbg_MD[7] = \dbg_MD[7]~output_o ;

assign dbg_MD[8] = \dbg_MD[8]~output_o ;

assign dbg_MD[9] = \dbg_MD[9]~output_o ;

assign dbg_MD[10] = \dbg_MD[10]~output_o ;

assign dbg_MD[11] = \dbg_MD[11]~output_o ;

assign dbg_MD[12] = \dbg_MD[12]~output_o ;

assign dbg_MD[13] = \dbg_MD[13]~output_o ;

assign dbg_MD[14] = \dbg_MD[14]~output_o ;

assign dbg_MD[15] = \dbg_MD[15]~output_o ;

assign dbg_IR[0] = \dbg_IR[0]~output_o ;

assign dbg_IR[1] = \dbg_IR[1]~output_o ;

assign dbg_IR[2] = \dbg_IR[2]~output_o ;

assign dbg_IR[3] = \dbg_IR[3]~output_o ;

assign dbg_IR[4] = \dbg_IR[4]~output_o ;

assign dbg_IR[5] = \dbg_IR[5]~output_o ;

assign dbg_IR[6] = \dbg_IR[6]~output_o ;

assign dbg_IR[7] = \dbg_IR[7]~output_o ;

assign dbg_IR[8] = \dbg_IR[8]~output_o ;

assign dbg_IR[9] = \dbg_IR[9]~output_o ;

assign dbg_IR[10] = \dbg_IR[10]~output_o ;

assign dbg_IR[11] = \dbg_IR[11]~output_o ;

assign dbg_IR[12] = \dbg_IR[12]~output_o ;

assign dbg_IR[13] = \dbg_IR[13]~output_o ;

assign dbg_IR[14] = \dbg_IR[14]~output_o ;

assign dbg_IR[15] = \dbg_IR[15]~output_o ;

assign IO_DATA[0] = \IO_DATA[0]~output_o ;

assign IO_DATA[1] = \IO_DATA[1]~output_o ;

assign IO_DATA[2] = \IO_DATA[2]~output_o ;

assign IO_DATA[3] = \IO_DATA[3]~output_o ;

assign IO_DATA[4] = \IO_DATA[4]~output_o ;

assign IO_DATA[5] = \IO_DATA[5]~output_o ;

assign IO_DATA[6] = \IO_DATA[6]~output_o ;

assign IO_DATA[7] = \IO_DATA[7]~output_o ;

assign IO_DATA[8] = \IO_DATA[8]~output_o ;

assign IO_DATA[9] = \IO_DATA[9]~output_o ;

assign IO_DATA[10] = \IO_DATA[10]~output_o ;

assign IO_DATA[11] = \IO_DATA[11]~output_o ;

assign IO_DATA[12] = \IO_DATA[12]~output_o ;

assign IO_DATA[13] = \IO_DATA[13]~output_o ;

assign IO_DATA[14] = \IO_DATA[14]~output_o ;

assign IO_DATA[15] = \IO_DATA[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
