// Seed: 4068718131
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  assign module_1.id_2 = 0;
  inout wire id_7;
  output wire id_6;
  output tri id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    $signed(92);
    ;
  end
  assign id_5 = {id_4{1}};
endmodule
module module_1 #(
    parameter id_9 = 32'd12
) (
    input  tri0  id_0,
    inout  tri0  id_1,
    output logic id_2,
    input  uwire id_3,
    output logic id_4,
    input  tri1  id_5,
    input  uwire id_6
);
  logic id_8;
  specify
    specparam _id_9 = -1;
  endspecify
  always begin : LABEL_0
    `define pp_10 0
    id_2 <= & -1;
    if (-1)
      @(-1 or posedge id_1) begin : LABEL_1
        if (1) id_4 <= id_3;
      end
    else begin : LABEL_2
      $clog2(43);
      ;
    end
    id_4 <= id_0;
  end
  wire [1 : id_9] id_11;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_11,
      id_8
  );
  wire id_12;
  assign id_9 = ~1;
  assign id_4 = -1'b0;
endmodule
