</FONT>
<P></P>
<P><SPAN class=extract><SPAN class=extract>When a machine invokes an interrupt handler because some hardware event occurred (e.g., a timer expired, a key was pressed, a network packet arrived, or a disk I/O completed), the processor hardware typically masks interrupts while the interrupt handler executes. While interrupts are disabled, another hardware event will not trigger another invocation of the interrupt handler until the interrupt is re-enabled</SPAN>.</SPAN></P>
<P><SPAN class=extract>&#24403;&#30828;&#20214;&#20013;&#26029;&#22788;&#29702;&#31243;&#24207;&#27491;&#22312;&#25191;&#34892;&#26102;&#65292;&#22788;&#29702;&#22120;&#30828;&#20214;&#24448;&#24448;&#20250;&#30452;&#25509;&#31105;&#29992;&#20013;&#26029;</SPAN></P>
<P><SPAN class=extract>&#24403;&#20013;&#26029;&#34987;&#31105;&#29992;&#26102;&#65292;&#20854;&#20182;&#30828;&#20214;&#20107;&#20214;&#19981;&#20250;&#35302;&#21457;&#23545;&#20013;&#26029;&#22788;&#29702;&#31243;&#24207;&#30340;&#35843;&#29992;</SPAN>