AR sclk_ce_gen behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl01 1426353308
EN spi_master_module NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl10 1423257041
EN spi_master_rx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl06 1423257037
EN spi_master_tx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl02 1426353309
AR spi_master_module_tx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd sub00/vhpl13 1426353316
AR spi_master_rx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_RX.vhd sub00/vhpl07 1423257038
EN spi_master_module_tx NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd sub00/vhpl12 1426353315
AR spi_master_module behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_MODULE.vhd sub00/vhpl11 1423257042
AR mod_m_counter behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl09 1426353314
EN sclk_ce_gen NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/SCLK_CE_GEN.vhd sub00/vhpl00 1426353307
AR fifo behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl05 1426353312
EN fifo NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/FIFO.vhd sub00/vhpl04 1426353311
AR spi_master_tx behavioral D:/GitHub/VHDL_Modules/SPI/Library/SPI/SPI_MASTER_TX.vhd sub00/vhpl03 1426353310
EN mod_m_counter NULL D:/GitHub/VHDL_Modules/SPI/Library/SPI/mod_m_counter.vhd sub00/vhpl08 1426353313
