FIRRTL version 1.2.0
circuit DMCache :
  module MockDRAM :
    input clock : Clock
    input reset : UInt<1>
    input io_rAddr : UInt<6> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    input io_rEn : UInt<1> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    output io_rData_0 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    output io_rData_1 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    output io_rData_2 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    output io_rData_3 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    input io_wAddr : UInt<6> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    input io_wEn : UInt<1> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    input io_wData_0 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    input io_wData_1 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    input io_wData_2 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]
    input io_wData_3 : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 26:20]

    mem dram_0 : @[\\src\\main\\scala\\hw5\\Cache.scala 35:31]
      data-type => UInt<8>
      depth => 64
      read-latency => 1
      write-latency => 1
      reader => MPORT
      writer => MPORT_1
      read-under-write => undefined
    mem dram_1 : @[\\src\\main\\scala\\hw5\\Cache.scala 35:31]
      data-type => UInt<8>
      depth => 64
      read-latency => 1
      write-latency => 1
      reader => MPORT
      writer => MPORT_1
      read-under-write => undefined
    mem dram_2 : @[\\src\\main\\scala\\hw5\\Cache.scala 35:31]
      data-type => UInt<8>
      depth => 64
      read-latency => 1
      write-latency => 1
      reader => MPORT
      writer => MPORT_1
      read-under-write => undefined
    mem dram_3 : @[\\src\\main\\scala\\hw5\\Cache.scala 35:31]
      data-type => UInt<8>
      depth => 64
      read-latency => 1
      write-latency => 1
      reader => MPORT
      writer => MPORT_1
      read-under-write => undefined
    node _GEN_0 = validif(io_rEn, io_rAddr) @[\\src\\main\\scala\\hw5\\Cache.scala 37:23 38:33]
    node _GEN_1 = validif(io_rEn, clock) @[\\src\\main\\scala\\hw5\\Cache.scala 37:23 38:33]
    node _GEN_2 = mux(io_rEn, UInt<1>("h1"), UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 37:23 35:31 38:33]
    node _GEN_3 = validif(io_rEn, dram_0.MPORT.data) @[\\src\\main\\scala\\hw5\\Cache.scala 37:23 38:26]
    node _GEN_4 = validif(io_rEn, dram_1.MPORT.data) @[\\src\\main\\scala\\hw5\\Cache.scala 37:23 38:26]
    node _GEN_5 = validif(io_rEn, dram_2.MPORT.data) @[\\src\\main\\scala\\hw5\\Cache.scala 37:23 38:26]
    node _GEN_6 = validif(io_rEn, dram_3.MPORT.data) @[\\src\\main\\scala\\hw5\\Cache.scala 37:23 38:26]
    node _GEN_7 = validif(io_wEn, io_wAddr) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:21]
    node _GEN_8 = validif(io_wEn, clock) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:21]
    node _GEN_9 = mux(io_wEn, UInt<1>("h1"), UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:21 35:31]
    node _GEN_10 = validif(io_wEn, UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:32]
    node _GEN_11 = validif(io_wEn, io_wData_0) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:32]
    node _GEN_12 = validif(io_wEn, io_wData_1) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:32]
    node _GEN_13 = validif(io_wEn, io_wData_2) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:32]
    node _GEN_14 = validif(io_wEn, io_wData_3) @[\\src\\main\\scala\\hw5\\Cache.scala 40:23 41:32]
    io_rData_0 <= _GEN_3
    io_rData_1 <= _GEN_4
    io_rData_2 <= _GEN_5
    io_rData_3 <= _GEN_6
    dram_0.MPORT.addr <= _GEN_0
    dram_1.MPORT.addr <= _GEN_0
    dram_2.MPORT.addr <= _GEN_0
    dram_3.MPORT.addr <= _GEN_0
    dram_0.MPORT.en <= _GEN_2
    dram_1.MPORT.en <= _GEN_2
    dram_2.MPORT.en <= _GEN_2
    dram_3.MPORT.en <= _GEN_2
    dram_0.MPORT.clk <= _GEN_1
    dram_1.MPORT.clk <= _GEN_1
    dram_2.MPORT.clk <= _GEN_1
    dram_3.MPORT.clk <= _GEN_1
    dram_0.MPORT_1.addr <= _GEN_7
    dram_1.MPORT_1.addr <= _GEN_7
    dram_2.MPORT_1.addr <= _GEN_7
    dram_3.MPORT_1.addr <= _GEN_7
    dram_0.MPORT_1.en <= _GEN_9
    dram_1.MPORT_1.en <= _GEN_9
    dram_2.MPORT_1.en <= _GEN_9
    dram_3.MPORT_1.en <= _GEN_9
    dram_0.MPORT_1.clk <= _GEN_8
    dram_1.MPORT_1.clk <= _GEN_8
    dram_2.MPORT_1.clk <= _GEN_8
    dram_3.MPORT_1.clk <= _GEN_8
    dram_0.MPORT_1.data <= _GEN_11
    dram_1.MPORT_1.data <= _GEN_12
    dram_2.MPORT_1.data <= _GEN_13
    dram_3.MPORT_1.data <= _GEN_14
    dram_0.MPORT_1.mask <= _GEN_10
    dram_1.MPORT_1.mask <= _GEN_10
    dram_2.MPORT_1.mask <= _GEN_10
    dram_3.MPORT_1.mask <= _GEN_10

  module DMCache :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]
    input io_in_valid : UInt<1> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]
    input io_in_bits_addr : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]
    input io_in_bits_write : UInt<1> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]
    input io_in_bits_wData : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]
    output io_hit : UInt<1> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]
    output io_out_valid : UInt<1> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]
    output io_out_bits : UInt<8> @[\\src\\main\\scala\\hw5\\Cache.scala 47:20]

    inst extMem of MockDRAM @[\\src\\main\\scala\\hw5\\Cache.scala 66:28]
    mem dMemory_0 : @[\\src\\main\\scala\\hw5\\Cache.scala 80:34]
      data-type => UInt<8>
      depth => 8
      read-latency => 1
      write-latency => 1
      reader => readData
      reader => readData_1
      writer => MPORT
      writer => MPORT_2
      writer => MPORT_4
      read-under-write => undefined
    mem dMemory_1 : @[\\src\\main\\scala\\hw5\\Cache.scala 80:34]
      data-type => UInt<8>
      depth => 8
      read-latency => 1
      write-latency => 1
      reader => readData
      reader => readData_1
      writer => MPORT
      writer => MPORT_2
      writer => MPORT_4
      read-under-write => undefined
    mem dMemory_2 : @[\\src\\main\\scala\\hw5\\Cache.scala 80:34]
      data-type => UInt<8>
      depth => 8
      read-latency => 1
      write-latency => 1
      reader => readData
      reader => readData_1
      writer => MPORT
      writer => MPORT_2
      writer => MPORT_4
      read-under-write => undefined
    mem dMemory_3 : @[\\src\\main\\scala\\hw5\\Cache.scala 80:34]
      data-type => UInt<8>
      depth => 8
      read-latency => 1
      write-latency => 1
      reader => readData
      reader => readData_1
      writer => MPORT
      writer => MPORT_2
      writer => MPORT_4
      read-under-write => undefined
    mem tMemory : @[\\src\\main\\scala\\hw5\\Cache.scala 81:34]
      data-type => UInt<3>
      depth => 8
      read-latency => 1
      write-latency => 1
      reader => readTag
      reader => readTag_1
      writer => MPORT_1
      writer => MPORT_3
      writer => MPORT_5
      read-under-write => undefined
    node tag = bits(io_in_bits_addr, 7, 5) @[\\src\\main\\scala\\hw5\\Cache.scala 58:37]
    node index = bits(io_in_bits_addr, 4, 2) @[\\src\\main\\scala\\hw5\\Cache.scala 59:37]
    node offset = bits(io_in_bits_addr, 1, 0) @[\\src\\main\\scala\\hw5\\Cache.scala 60:37]
    reg stateReady : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stateReady) @[\\src\\main\\scala\\hw5\\Cache.scala 74:33]
    reg stateLookup : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stateLookup) @[\\src\\main\\scala\\hw5\\Cache.scala 75:34]
    reg stateFetch : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stateFetch) @[\\src\\main\\scala\\hw5\\Cache.scala 76:33]
    reg validBits_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg validBits_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg validBits_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg validBits_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg validBits_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg validBits_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg validBits_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg validBits_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 82:32]
    reg outputValid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outputValid) @[\\src\\main\\scala\\hw5\\Cache.scala 86:34]
    reg hit : UInt<1>, clock with :
      reset => (UInt<1>("h0"), hit) @[\\src\\main\\scala\\hw5\\Cache.scala 87:26]
    reg outputBits : UInt<8>, clock with :
      reset => (UInt<1>("h0"), outputBits) @[\\src\\main\\scala\\hw5\\Cache.scala 88:33]
    reg extrEn : UInt<1>, clock with :
      reset => (UInt<1>("h0"), extrEn) @[\\src\\main\\scala\\hw5\\Cache.scala 91:29]
    reg extrAddr : UInt<6>, clock with :
      reset => (UInt<1>("h0"), extrAddr) @[\\src\\main\\scala\\hw5\\Cache.scala 92:31]
    reg extwEn : UInt<1>, clock with :
      reset => (UInt<1>("h0"), extwEn) @[\\src\\main\\scala\\hw5\\Cache.scala 94:29]
    node addressPointer = bits(io_in_bits_addr, 4, 2) @[\\src\\main\\scala\\hw5\\Cache.scala 98:45]
    node addressTag = bits(io_in_bits_addr, 7, 5) @[\\src\\main\\scala\\hw5\\Cache.scala 99:41]
    node blockExtra = bits(io_in_bits_addr, 1, 0) @[\\src\\main\\scala\\hw5\\Cache.scala 100:41]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_0 = validif(UInt<1>("h1"), addressPointer) @[\\src\\main\\scala\\hw5\\Cache.scala 105:{59,59}]
    node _readTag_WIRE = _GEN_0 @[\\src\\main\\scala\\hw5\\Cache.scala 105:59]
    node _readTag_T = or(_readTag_WIRE, UInt<3>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 105:59]
    node _readTag_T_1 = bits(_readTag_T, 2, 0) @[\\src\\main\\scala\\hw5\\Cache.scala 105:59]
    node _GEN_1 = mux(UInt<1>("h1"), UInt<1>("h1"), UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 105:{59,59} 81:34]
    node _GEN_2 = validif(UInt<1>("h1"), _readTag_T_1) @[\\src\\main\\scala\\hw5\\Cache.scala 105:{59,59}]
    node _GEN_3 = validif(UInt<1>("h1"), clock) @[\\src\\main\\scala\\hw5\\Cache.scala 105:{59,59}]
    node _isHit_T = eq(tMemory.readTag.data, addressTag) @[\\src\\main\\scala\\hw5\\Cache.scala 107:54]
    node _GEN_4 = validif(eq(UInt<1>("h0"), addressPointer), validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _GEN_5 = mux(eq(UInt<1>("h1"), addressPointer), validBits_1, _GEN_4) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _GEN_6 = mux(eq(UInt<2>("h2"), addressPointer), validBits_2, _GEN_5) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _GEN_7 = mux(eq(UInt<2>("h3"), addressPointer), validBits_3, _GEN_6) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _GEN_8 = mux(eq(UInt<3>("h4"), addressPointer), validBits_4, _GEN_7) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _GEN_9 = mux(eq(UInt<3>("h5"), addressPointer), validBits_5, _GEN_8) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _GEN_10 = mux(eq(UInt<3>("h6"), addressPointer), validBits_6, _GEN_9) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _GEN_11 = mux(eq(UInt<3>("h7"), addressPointer), validBits_7, _GEN_10) @[\\src\\main\\scala\\hw5\\Cache.scala 107:{70,70}]
    node _validBits_addressPointer = _GEN_11 @[\\src\\main\\scala\\hw5\\Cache.scala 107:70]
    node isHit = and(_isHit_T, _validBits_addressPointer) @[\\src\\main\\scala\\hw5\\Cache.scala 107:70]
    node _GEN_12 = mux(isHit, UInt<1>("h1"), outputValid) @[\\src\\main\\scala\\hw5\\Cache.scala 109:44 110:53 86:34]
    node _GEN_13 = mux(_T, _GEN_1, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42 81:34]
    node _GEN_14 = validif(_T, _GEN_2) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42]
    node _GEN_15 = validif(_T, _GEN_3) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42]
    node _GEN_16 = mux(_T, isHit, hit) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42 108:37 87:26]
    node _GEN_17 = mux(_T, _GEN_12, outputValid) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42 86:34]
    node _GEN_18 = mux(_T, UInt<1>("h0"), stateReady) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42 112:44 74:33]
    node _GEN_19 = mux(_T, UInt<1>("h1"), stateLookup) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42 113:45 75:34]
    node _GEN_20 = mux(_T, UInt<1>("h0"), stateFetch) @[\\src\\main\\scala\\hw5\\Cache.scala 104:42 114:44 76:33]
    node _readTag_WIRE_1 = _GEN_0 @[\\src\\main\\scala\\hw5\\Cache.scala 117:43]
    node _readTag_T_2 = or(_readTag_WIRE_1, UInt<3>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 117:43]
    node _readTag_T_3 = bits(_readTag_T_2, 2, 0) @[\\src\\main\\scala\\hw5\\Cache.scala 117:43]
    node _GEN_21 = validif(UInt<1>("h1"), _readTag_T_3) @[\\src\\main\\scala\\hw5\\Cache.scala 117:{43,43}]
    node _isHit_T_1 = eq(tMemory.readTag_1.data, addressTag) @[\\src\\main\\scala\\hw5\\Cache.scala 119:38]
    node _validBits_addressPointer_0 = _GEN_11 @[\\src\\main\\scala\\hw5\\Cache.scala 119:54]
    node isHit_1 = and(_isHit_T_1, _validBits_addressPointer_0) @[\\src\\main\\scala\\hw5\\Cache.scala 119:54]
    node _readData_WIRE = _GEN_0 @[\\src\\main\\scala\\hw5\\Cache.scala 122:52]
    node _readData_T = or(_readData_WIRE, UInt<3>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 122:52]
    node _readData_T_1 = bits(_readData_T, 2, 0) @[\\src\\main\\scala\\hw5\\Cache.scala 122:52]
    node _GEN_22 = validif(UInt<1>("h1"), _readData_T_1) @[\\src\\main\\scala\\hw5\\Cache.scala 122:{52,52}]
    node _T_1 = eq(blockExtra, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 127:57]
    node _T_2 = and(_T_1, extwEn) @[\\src\\main\\scala\\hw5\\Cache.scala 127:65]
    node _GEN_23 = mux(_T_2, io_in_bits_wData, dMemory_0.readData.data) @[\\src\\main\\scala\\hw5\\Cache.scala 126:52 127:76 128:60]
    node _T_3 = eq(blockExtra, UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 127:57]
    node _T_4 = and(_T_3, extwEn) @[\\src\\main\\scala\\hw5\\Cache.scala 127:65]
    node _GEN_24 = mux(_T_4, io_in_bits_wData, dMemory_1.readData.data) @[\\src\\main\\scala\\hw5\\Cache.scala 126:52 127:76 128:60]
    node _T_5 = eq(blockExtra, UInt<2>("h2")) @[\\src\\main\\scala\\hw5\\Cache.scala 127:57]
    node _T_6 = and(_T_5, extwEn) @[\\src\\main\\scala\\hw5\\Cache.scala 127:65]
    node _GEN_25 = mux(_T_6, io_in_bits_wData, dMemory_2.readData.data) @[\\src\\main\\scala\\hw5\\Cache.scala 126:52 127:76 128:60]
    node _T_7 = eq(blockExtra, UInt<2>("h3")) @[\\src\\main\\scala\\hw5\\Cache.scala 127:57]
    node _T_8 = and(_T_7, extwEn) @[\\src\\main\\scala\\hw5\\Cache.scala 127:65]
    node _GEN_26 = mux(_T_8, io_in_bits_wData, dMemory_3.readData.data) @[\\src\\main\\scala\\hw5\\Cache.scala 126:52 127:76 128:60]
    node _validBits_addressPointer_1 = UInt<1>("h1") @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67}]
    node _GEN_27 = mux(eq(UInt<1>("h0"), addressPointer), _validBits_addressPointer_1, validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_28 = mux(eq(UInt<1>("h1"), addressPointer), _validBits_addressPointer_1, validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_29 = mux(eq(UInt<2>("h2"), addressPointer), _validBits_addressPointer_1, validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_30 = mux(eq(UInt<2>("h3"), addressPointer), _validBits_addressPointer_1, validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_31 = mux(eq(UInt<3>("h4"), addressPointer), _validBits_addressPointer_1, validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_32 = mux(eq(UInt<3>("h5"), addressPointer), _validBits_addressPointer_1, validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_33 = mux(eq(UInt<3>("h6"), addressPointer), _validBits_addressPointer_1, validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_34 = mux(eq(UInt<3>("h7"), addressPointer), _validBits_addressPointer_1, validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 135:{67,67} 82:32]
    node _GEN_35 = validif(extwEn, addressPointer) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node _GEN_36 = validif(extwEn, clock) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node _GEN_37 = mux(extwEn, UInt<1>("h1"), UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 80:34]
    node _GEN_38 = validif(extwEn, UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node newData__0 = _GEN_23 @[\\src\\main\\scala\\hw5\\Cache.scala 124:51]
    node _GEN_39 = validif(extwEn, newData__0) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node newData__1 = _GEN_24 @[\\src\\main\\scala\\hw5\\Cache.scala 124:51]
    node _GEN_40 = validif(extwEn, newData__1) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node newData__2 = _GEN_25 @[\\src\\main\\scala\\hw5\\Cache.scala 124:51]
    node _GEN_41 = validif(extwEn, newData__2) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node newData__3 = _GEN_26 @[\\src\\main\\scala\\hw5\\Cache.scala 124:51]
    node _GEN_42 = validif(extwEn, newData__3) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node _GEN_43 = validif(extwEn, addressTag) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46]
    node _GEN_44 = mux(extwEn, _GEN_27, validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_45 = mux(extwEn, _GEN_28, validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_46 = mux(extwEn, _GEN_29, validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_47 = mux(extwEn, _GEN_30, validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_48 = mux(extwEn, _GEN_31, validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_49 = mux(extwEn, _GEN_32, validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_50 = mux(extwEn, _GEN_33, validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_51 = mux(extwEn, _GEN_34, validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 132:46 82:32]
    node _GEN_52 = validif(eq(UInt<1>("h0"), blockExtra), newData__0) @[\\src\\main\\scala\\hw5\\Cache.scala 137:{44,44}]
    node _GEN_53 = mux(eq(UInt<1>("h1"), blockExtra), newData__1, _GEN_52) @[\\src\\main\\scala\\hw5\\Cache.scala 137:{44,44}]
    node _GEN_54 = mux(eq(UInt<2>("h2"), blockExtra), newData__2, _GEN_53) @[\\src\\main\\scala\\hw5\\Cache.scala 137:{44,44}]
    node _GEN_55 = mux(eq(UInt<2>("h3"), blockExtra), newData__3, _GEN_54) @[\\src\\main\\scala\\hw5\\Cache.scala 137:{44,44}]
    node _GEN_56 = validif(eq(UInt<1>("h0"), blockExtra), dMemory_0.readData.data) @[\\src\\main\\scala\\hw5\\Cache.scala 145:{44,44}]
    node _GEN_57 = mux(eq(UInt<1>("h1"), blockExtra), dMemory_1.readData.data, _GEN_56) @[\\src\\main\\scala\\hw5\\Cache.scala 145:{44,44}]
    node _GEN_58 = mux(eq(UInt<2>("h2"), blockExtra), dMemory_2.readData.data, _GEN_57) @[\\src\\main\\scala\\hw5\\Cache.scala 145:{44,44}]
    node _GEN_59 = mux(eq(UInt<2>("h3"), blockExtra), dMemory_3.readData.data, _GEN_58) @[\\src\\main\\scala\\hw5\\Cache.scala 145:{44,44}]
    node _GEN_60 = validif(io_in_bits_write, _GEN_35) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_61 = validif(io_in_bits_write, _GEN_36) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_62 = mux(io_in_bits_write, _GEN_37, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 80:34]
    node _GEN_63 = validif(io_in_bits_write, _GEN_38) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_64 = validif(io_in_bits_write, _GEN_39) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_65 = validif(io_in_bits_write, _GEN_40) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_66 = validif(io_in_bits_write, _GEN_41) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_67 = validif(io_in_bits_write, _GEN_42) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_68 = validif(io_in_bits_write, _GEN_43) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48]
    node _GEN_69 = mux(io_in_bits_write, _GEN_44, validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _GEN_70 = mux(io_in_bits_write, _GEN_45, validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _GEN_71 = mux(io_in_bits_write, _GEN_46, validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _GEN_72 = mux(io_in_bits_write, _GEN_47, validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _GEN_73 = mux(io_in_bits_write, _GEN_48, validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _GEN_74 = mux(io_in_bits_write, _GEN_49, validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _GEN_75 = mux(io_in_bits_write, _GEN_50, validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _GEN_76 = mux(io_in_bits_write, _GEN_51, validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 82:32]
    node _newData_blockExtra = _GEN_55 @[\\src\\main\\scala\\hw5\\Cache.scala 137:44]
    node _dMemory_readData_data_blockExtra = _GEN_59 @[\\src\\main\\scala\\hw5\\Cache.scala 145:44]
    node _GEN_77 = mux(io_in_bits_write, _newData_blockExtra, _dMemory_readData_data_blockExtra) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 137:44 145:44]
    node _GEN_78 = mux(io_in_bits_write, UInt<1>("h0"), UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 138:45 144:45]
    node _GEN_79 = mux(io_in_bits_write, UInt<1>("h1"), UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 123:48 139:44 146:44]
    node _GEN_80 = mux(hit, _GEN_1, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 80:34]
    node _GEN_81 = validif(hit, _GEN_22) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_82 = validif(hit, _GEN_3) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_83 = validif(hit, _GEN_60) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_84 = validif(hit, _GEN_61) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_85 = mux(hit, _GEN_62, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 80:34]
    node _GEN_86 = validif(hit, _GEN_63) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_87 = validif(hit, _GEN_64) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_88 = validif(hit, _GEN_65) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_89 = validif(hit, _GEN_66) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_90 = validif(hit, _GEN_67) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_91 = validif(hit, _GEN_68) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27]
    node _GEN_92 = mux(hit, _GEN_69, validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_93 = mux(hit, _GEN_70, validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_94 = mux(hit, _GEN_71, validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_95 = mux(hit, _GEN_72, validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_96 = mux(hit, _GEN_73, validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_97 = mux(hit, _GEN_74, validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_98 = mux(hit, _GEN_75, validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_99 = mux(hit, _GEN_76, validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 82:32]
    node _GEN_100 = mux(hit, _GEN_77, outputBits) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 88:33]
    node _GEN_101 = mux(hit, _GEN_78, UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 154:37]
    node _GEN_102 = mux(hit, _GEN_79, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 155:36]
    node _GEN_103 = mux(hit, _GEN_78, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 156:37]
    node _GEN_104 = mux(hit, isHit_1, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 120:21 121:27 151:29]
    node _GEN_105 = mux(hit, extrAddr, addressPointer) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 92:31 152:34]
    node _GEN_106 = mux(hit, extrEn, UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 121:27 91:29 153:32]
    node _validBits_addressPointer_2 = UInt<1>("h1") @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59}]
    node _GEN_107 = mux(eq(UInt<1>("h0"), addressPointer), _validBits_addressPointer_2, validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _GEN_108 = mux(eq(UInt<1>("h1"), addressPointer), _validBits_addressPointer_2, validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _GEN_109 = mux(eq(UInt<2>("h2"), addressPointer), _validBits_addressPointer_2, validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _GEN_110 = mux(eq(UInt<2>("h3"), addressPointer), _validBits_addressPointer_2, validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _GEN_111 = mux(eq(UInt<3>("h4"), addressPointer), _validBits_addressPointer_2, validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _GEN_112 = mux(eq(UInt<3>("h5"), addressPointer), _validBits_addressPointer_2, validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _GEN_113 = mux(eq(UInt<3>("h6"), addressPointer), _validBits_addressPointer_2, validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _GEN_114 = mux(eq(UInt<3>("h7"), addressPointer), _validBits_addressPointer_2, validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 165:{59,59} 82:32]
    node _readData_WIRE_1 = _GEN_0 @[\\src\\main\\scala\\hw5\\Cache.scala 171:60]
    node _readData_T_2 = or(_readData_WIRE_1, UInt<3>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 171:60]
    node _readData_T_3 = bits(_readData_T_2, 2, 0) @[\\src\\main\\scala\\hw5\\Cache.scala 171:60]
    node _GEN_115 = validif(UInt<1>("h1"), _readData_T_3) @[\\src\\main\\scala\\hw5\\Cache.scala 171:{60,60}]
    node _T_9 = eq(blockExtra, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 176:76]
    node _T_10 = and(extwEn, _T_9) @[\\src\\main\\scala\\hw5\\Cache.scala 176:62]
    node _GEN_116 = mux(_T_10, io_in_bits_wData, dMemory_0.readData_1.data) @[\\src\\main\\scala\\hw5\\Cache.scala 175:60 176:85 177:68]
    node _T_11 = eq(blockExtra, UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 176:76]
    node _T_12 = and(extwEn, _T_11) @[\\src\\main\\scala\\hw5\\Cache.scala 176:62]
    node _GEN_117 = mux(_T_12, io_in_bits_wData, dMemory_1.readData_1.data) @[\\src\\main\\scala\\hw5\\Cache.scala 175:60 176:85 177:68]
    node _T_13 = eq(blockExtra, UInt<2>("h2")) @[\\src\\main\\scala\\hw5\\Cache.scala 176:76]
    node _T_14 = and(extwEn, _T_13) @[\\src\\main\\scala\\hw5\\Cache.scala 176:62]
    node _GEN_118 = mux(_T_14, io_in_bits_wData, dMemory_2.readData_1.data) @[\\src\\main\\scala\\hw5\\Cache.scala 175:60 176:85 177:68]
    node _T_15 = eq(blockExtra, UInt<2>("h3")) @[\\src\\main\\scala\\hw5\\Cache.scala 176:76]
    node _T_16 = and(extwEn, _T_15) @[\\src\\main\\scala\\hw5\\Cache.scala 176:62]
    node _GEN_119 = mux(_T_16, io_in_bits_wData, dMemory_3.readData_1.data) @[\\src\\main\\scala\\hw5\\Cache.scala 175:60 176:85 177:68]
    node _validBits_addressPointer_3 = UInt<1>("h1") @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_120 = mux(eq(UInt<1>("h0"), addressPointer), _validBits_addressPointer_3, _GEN_107) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_121 = mux(eq(UInt<1>("h1"), addressPointer), _validBits_addressPointer_3, _GEN_108) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_122 = mux(eq(UInt<2>("h2"), addressPointer), _validBits_addressPointer_3, _GEN_109) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_123 = mux(eq(UInt<2>("h3"), addressPointer), _validBits_addressPointer_3, _GEN_110) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_124 = mux(eq(UInt<3>("h4"), addressPointer), _validBits_addressPointer_3, _GEN_111) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_125 = mux(eq(UInt<3>("h5"), addressPointer), _validBits_addressPointer_3, _GEN_112) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_126 = mux(eq(UInt<3>("h6"), addressPointer), _validBits_addressPointer_3, _GEN_113) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node _GEN_127 = mux(eq(UInt<3>("h7"), addressPointer), _validBits_addressPointer_3, _GEN_114) @[\\src\\main\\scala\\hw5\\Cache.scala 184:{75,75}]
    node newData_1_0 = _GEN_116 @[\\src\\main\\scala\\hw5\\Cache.scala 173:59]
    node _GEN_128 = validif(extwEn, newData_1_0) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node newData_1_1 = _GEN_117 @[\\src\\main\\scala\\hw5\\Cache.scala 173:59]
    node _GEN_129 = validif(extwEn, newData_1_1) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node newData_1_2 = _GEN_118 @[\\src\\main\\scala\\hw5\\Cache.scala 173:59]
    node _GEN_130 = validif(extwEn, newData_1_2) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node newData_1_3 = _GEN_119 @[\\src\\main\\scala\\hw5\\Cache.scala 173:59]
    node _GEN_131 = validif(extwEn, newData_1_3) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_132 = mux(extwEn, _GEN_120, _GEN_107) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_133 = mux(extwEn, _GEN_121, _GEN_108) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_134 = mux(extwEn, _GEN_122, _GEN_109) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_135 = mux(extwEn, _GEN_123, _GEN_110) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_136 = mux(extwEn, _GEN_124, _GEN_111) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_137 = mux(extwEn, _GEN_125, _GEN_112) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_138 = mux(extwEn, _GEN_126, _GEN_113) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_139 = mux(extwEn, _GEN_127, _GEN_114) @[\\src\\main\\scala\\hw5\\Cache.scala 181:54]
    node _GEN_140 = validif(eq(UInt<1>("h0"), blockExtra), newData_1_0) @[\\src\\main\\scala\\hw5\\Cache.scala 186:{52,52}]
    node _GEN_141 = mux(eq(UInt<1>("h1"), blockExtra), newData_1_1, _GEN_140) @[\\src\\main\\scala\\hw5\\Cache.scala 186:{52,52}]
    node _GEN_142 = mux(eq(UInt<2>("h2"), blockExtra), newData_1_2, _GEN_141) @[\\src\\main\\scala\\hw5\\Cache.scala 186:{52,52}]
    node _GEN_143 = mux(eq(UInt<2>("h3"), blockExtra), newData_1_3, _GEN_142) @[\\src\\main\\scala\\hw5\\Cache.scala 186:{52,52}]
    node _GEN_144 = validif(io_in_bits_write, _GEN_128) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_145 = validif(io_in_bits_write, _GEN_129) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_146 = validif(io_in_bits_write, _GEN_130) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_147 = validif(io_in_bits_write, _GEN_131) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_148 = mux(io_in_bits_write, _GEN_132, _GEN_107) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_149 = mux(io_in_bits_write, _GEN_133, _GEN_108) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_150 = mux(io_in_bits_write, _GEN_134, _GEN_109) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_151 = mux(io_in_bits_write, _GEN_135, _GEN_110) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_152 = mux(io_in_bits_write, _GEN_136, _GEN_111) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_153 = mux(io_in_bits_write, _GEN_137, _GEN_112) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_154 = mux(io_in_bits_write, _GEN_138, _GEN_113) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _GEN_155 = mux(io_in_bits_write, _GEN_139, _GEN_114) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56]
    node _newData_1_blockExtra = _GEN_143 @[\\src\\main\\scala\\hw5\\Cache.scala 186:52]
    node _GEN_156 = mux(io_in_bits_write, _newData_1_blockExtra, outputBits) @[\\src\\main\\scala\\hw5\\Cache.scala 172:56 186:52 88:33]
    node _GEN_157 = validif(extrEn, addressPointer) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_158 = validif(extrEn, clock) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_159 = mux(extrEn, UInt<1>("h1"), UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 80:34]
    node _GEN_160 = validif(extrEn, UInt<1>("h1")) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_161 = validif(extrEn, extMem.io_rData_0) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_162 = validif(extrEn, extMem.io_rData_1) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_163 = validif(extrEn, extMem.io_rData_2) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_164 = validif(extrEn, extMem.io_rData_3) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_165 = validif(extrEn, addressTag) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_166 = mux(extrEn, _GEN_148, validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_167 = mux(extrEn, _GEN_149, validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_168 = mux(extrEn, _GEN_150, validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_169 = mux(extrEn, _GEN_151, validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_170 = mux(extrEn, _GEN_152, validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_171 = mux(extrEn, _GEN_153, validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_172 = mux(extrEn, _GEN_154, validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_173 = mux(extrEn, _GEN_155, validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 82:32]
    node _GEN_174 = mux(extrEn, UInt<1>("h0"), outputValid) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 166:45 86:34]
    node _GEN_175 = mux(extrEn, UInt<1>("h1"), stateReady) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 167:44 74:33]
    node _GEN_176 = mux(extrEn, UInt<1>("h0"), stateLookup) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 168:45 75:34]
    node _GEN_177 = mux(extrEn, UInt<1>("h0"), stateFetch) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 169:44 76:33]
    node _GEN_178 = mux(extrEn, _GEN_1, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 80:34]
    node _GEN_179 = validif(extrEn, _GEN_115) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_180 = validif(extrEn, _GEN_3) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_181 = validif(extrEn, _GEN_60) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_182 = validif(extrEn, _GEN_61) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_183 = mux(extrEn, _GEN_62, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 80:34]
    node _GEN_184 = validif(extrEn, _GEN_63) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_185 = validif(extrEn, _GEN_144) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_186 = validif(extrEn, _GEN_145) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_187 = validif(extrEn, _GEN_146) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_188 = validif(extrEn, _GEN_147) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_189 = validif(extrEn, _GEN_68) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38]
    node _GEN_190 = mux(extrEn, _GEN_156, outputBits) @[\\src\\main\\scala\\hw5\\Cache.scala 162:38 88:33]
    node _GEN_191 = mux(stateFetch, UInt<1>("h0"), hit) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 160:21 87:26]
    node _GEN_192 = validif(stateFetch, _GEN_157) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_193 = validif(stateFetch, _GEN_158) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_194 = mux(stateFetch, _GEN_159, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 80:34]
    node _GEN_195 = validif(stateFetch, _GEN_160) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_196 = validif(stateFetch, _GEN_161) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_197 = validif(stateFetch, _GEN_162) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_198 = validif(stateFetch, _GEN_163) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_199 = validif(stateFetch, _GEN_164) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_200 = validif(stateFetch, _GEN_165) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_201 = mux(stateFetch, _GEN_166, validBits_0) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_202 = mux(stateFetch, _GEN_167, validBits_1) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_203 = mux(stateFetch, _GEN_168, validBits_2) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_204 = mux(stateFetch, _GEN_169, validBits_3) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_205 = mux(stateFetch, _GEN_170, validBits_4) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_206 = mux(stateFetch, _GEN_171, validBits_5) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_207 = mux(stateFetch, _GEN_172, validBits_6) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_208 = mux(stateFetch, _GEN_173, validBits_7) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 82:32]
    node _GEN_209 = mux(stateFetch, _GEN_174, outputValid) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 86:34]
    node _GEN_210 = mux(stateFetch, _GEN_175, stateReady) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 74:33]
    node _GEN_211 = mux(stateFetch, _GEN_176, stateLookup) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 75:34]
    node _GEN_212 = mux(stateFetch, _GEN_177, stateFetch) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 76:33]
    node _GEN_213 = mux(stateFetch, _GEN_178, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 80:34]
    node _GEN_214 = validif(stateFetch, _GEN_179) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_215 = validif(stateFetch, _GEN_180) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_216 = validif(stateFetch, _GEN_181) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_217 = validif(stateFetch, _GEN_182) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_218 = mux(stateFetch, _GEN_183, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 80:34]
    node _GEN_219 = validif(stateFetch, _GEN_184) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_220 = validif(stateFetch, _GEN_185) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_221 = validif(stateFetch, _GEN_186) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_222 = validif(stateFetch, _GEN_187) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_223 = validif(stateFetch, _GEN_188) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_224 = validif(stateFetch, _GEN_189) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32]
    node _GEN_225 = mux(stateFetch, _GEN_190, outputBits) @[\\src\\main\\scala\\hw5\\Cache.scala 159:32 88:33]
    node _GEN_226 = mux(stateLookup, _GEN_1, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 81:34]
    node _GEN_227 = validif(stateLookup, _GEN_21) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_228 = validif(stateLookup, _GEN_3) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_229 = mux(stateLookup, _GEN_104, _GEN_191) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_230 = mux(stateLookup, _GEN_80, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 80:34]
    node _GEN_231 = validif(stateLookup, _GEN_81) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_232 = validif(stateLookup, _GEN_82) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_233 = validif(stateLookup, _GEN_83) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_234 = validif(stateLookup, _GEN_84) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_235 = mux(stateLookup, _GEN_85, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 80:34]
    node _GEN_236 = validif(stateLookup, _GEN_86) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_237 = validif(stateLookup, _GEN_87) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_238 = validif(stateLookup, _GEN_88) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_239 = validif(stateLookup, _GEN_89) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_240 = validif(stateLookup, _GEN_90) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_241 = validif(stateLookup, _GEN_91) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_242 = mux(stateLookup, _GEN_92, _GEN_201) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_243 = mux(stateLookup, _GEN_93, _GEN_202) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_244 = mux(stateLookup, _GEN_94, _GEN_203) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_245 = mux(stateLookup, _GEN_95, _GEN_204) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_246 = mux(stateLookup, _GEN_96, _GEN_205) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_247 = mux(stateLookup, _GEN_97, _GEN_206) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_248 = mux(stateLookup, _GEN_98, _GEN_207) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_249 = mux(stateLookup, _GEN_99, _GEN_208) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_250 = mux(stateLookup, _GEN_100, _GEN_225) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_251 = mux(stateLookup, _GEN_101, _GEN_209) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_252 = mux(stateLookup, _GEN_102, _GEN_210) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_253 = mux(stateLookup, _GEN_103, _GEN_211) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_254 = mux(stateLookup, _GEN_101, _GEN_212) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_255 = mux(stateLookup, _GEN_105, extrAddr) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 92:31]
    node _GEN_256 = mux(stateLookup, _GEN_106, extrEn) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 91:29]
    node _GEN_257 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_192) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_258 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_193) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_259 = mux(stateLookup, UInt<1>("h0"), _GEN_194) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 80:34]
    node _GEN_260 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_195) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_261 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_196) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_262 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_197) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_263 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_198) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_264 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_199) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_265 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_200) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_266 = mux(stateLookup, UInt<1>("h0"), _GEN_213) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 80:34]
    node _GEN_267 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_214) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_268 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_215) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_269 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_216) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_270 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_217) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_271 = mux(stateLookup, UInt<1>("h0"), _GEN_218) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33 80:34]
    node _GEN_272 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_219) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_273 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_220) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_274 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_221) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_275 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_222) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_276 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_223) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_277 = validif(eq(stateLookup, UInt<1>("h0")), _GEN_224) @[\\src\\main\\scala\\hw5\\Cache.scala 116:33]
    node _GEN_278 = mux(stateReady, _GEN_13, UInt<1>("h0")) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 81:34]
    node _GEN_279 = validif(stateReady, _GEN_14) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_280 = validif(stateReady, _GEN_15) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_281 = mux(stateReady, _GEN_16, _GEN_229) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_282 = mux(stateReady, _GEN_17, _GEN_251) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_283 = mux(stateReady, _GEN_18, _GEN_252) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_284 = mux(stateReady, _GEN_19, _GEN_253) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_285 = mux(stateReady, _GEN_20, _GEN_254) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_286 = mux(stateReady, UInt<1>("h0"), _GEN_226) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 81:34]
    node _GEN_287 = validif(eq(stateReady, UInt<1>("h0")), _GEN_227) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_288 = validif(eq(stateReady, UInt<1>("h0")), _GEN_228) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_289 = mux(stateReady, UInt<1>("h0"), _GEN_230) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 80:34]
    node _GEN_290 = validif(eq(stateReady, UInt<1>("h0")), _GEN_231) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_291 = validif(eq(stateReady, UInt<1>("h0")), _GEN_232) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_292 = validif(eq(stateReady, UInt<1>("h0")), _GEN_233) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_293 = validif(eq(stateReady, UInt<1>("h0")), _GEN_234) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_294 = mux(stateReady, UInt<1>("h0"), _GEN_235) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 80:34]
    node _GEN_295 = validif(eq(stateReady, UInt<1>("h0")), _GEN_236) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_296 = validif(eq(stateReady, UInt<1>("h0")), _GEN_237) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_297 = validif(eq(stateReady, UInt<1>("h0")), _GEN_238) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_298 = validif(eq(stateReady, UInt<1>("h0")), _GEN_239) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_299 = validif(eq(stateReady, UInt<1>("h0")), _GEN_240) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_300 = validif(eq(stateReady, UInt<1>("h0")), _GEN_241) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_301 = mux(stateReady, validBits_0, _GEN_242) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_302 = mux(stateReady, validBits_1, _GEN_243) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_303 = mux(stateReady, validBits_2, _GEN_244) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_304 = mux(stateReady, validBits_3, _GEN_245) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_305 = mux(stateReady, validBits_4, _GEN_246) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_306 = mux(stateReady, validBits_5, _GEN_247) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_307 = mux(stateReady, validBits_6, _GEN_248) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_308 = mux(stateReady, validBits_7, _GEN_249) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 82:32]
    node _GEN_309 = mux(stateReady, outputBits, _GEN_250) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 88:33]
    node _GEN_310 = mux(stateReady, extrAddr, _GEN_255) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 92:31]
    node _GEN_311 = mux(stateReady, extrEn, _GEN_256) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 91:29]
    node _GEN_312 = validif(eq(stateReady, UInt<1>("h0")), _GEN_257) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_313 = validif(eq(stateReady, UInt<1>("h0")), _GEN_258) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_314 = mux(stateReady, UInt<1>("h0"), _GEN_259) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 80:34]
    node _GEN_315 = validif(eq(stateReady, UInt<1>("h0")), _GEN_260) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_316 = validif(eq(stateReady, UInt<1>("h0")), _GEN_261) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_317 = validif(eq(stateReady, UInt<1>("h0")), _GEN_262) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_318 = validif(eq(stateReady, UInt<1>("h0")), _GEN_263) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_319 = validif(eq(stateReady, UInt<1>("h0")), _GEN_264) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_320 = validif(eq(stateReady, UInt<1>("h0")), _GEN_265) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_321 = mux(stateReady, UInt<1>("h0"), _GEN_266) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 80:34]
    node _GEN_322 = validif(eq(stateReady, UInt<1>("h0")), _GEN_267) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_323 = validif(eq(stateReady, UInt<1>("h0")), _GEN_268) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_324 = validif(eq(stateReady, UInt<1>("h0")), _GEN_269) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_325 = validif(eq(stateReady, UInt<1>("h0")), _GEN_270) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_326 = mux(stateReady, UInt<1>("h0"), _GEN_271) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26 80:34]
    node _GEN_327 = validif(eq(stateReady, UInt<1>("h0")), _GEN_272) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_328 = validif(eq(stateReady, UInt<1>("h0")), _GEN_273) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_329 = validif(eq(stateReady, UInt<1>("h0")), _GEN_274) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_330 = validif(eq(stateReady, UInt<1>("h0")), _GEN_275) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_331 = validif(eq(stateReady, UInt<1>("h0")), _GEN_276) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _GEN_332 = validif(eq(stateReady, UInt<1>("h0")), _GEN_277) @[\\src\\main\\scala\\hw5\\Cache.scala 102:26]
    node _validBits_WIRE_0 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _validBits_WIRE_1 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _validBits_WIRE_2 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _validBits_WIRE_3 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _validBits_WIRE_4 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _validBits_WIRE_5 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _validBits_WIRE_6 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _validBits_WIRE_7 = UInt<1>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 82:{40,40}]
    node _WIRE_0 = UInt<8>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 95:{35,35}]
    node _WIRE_1 = UInt<8>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 95:{35,35}]
    node _WIRE_2 = UInt<8>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 95:{35,35}]
    node _WIRE_3 = UInt<8>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 95:{35,35}]
    io_in_ready <= stateReady @[\\src\\main\\scala\\hw5\\Cache.scala 190:21]
    io_hit <= hit @[\\src\\main\\scala\\hw5\\Cache.scala 192:16]
    io_out_valid <= outputValid @[\\src\\main\\scala\\hw5\\Cache.scala 191:22]
    io_out_bits <= outputBits @[\\src\\main\\scala\\hw5\\Cache.scala 193:21]
    extMem.clock <= clock
    extMem.reset <= reset
    extMem.io_rAddr <= extrAddr @[\\src\\main\\scala\\hw5\\Cache.scala 196:25]
    extMem.io_rEn <= extrEn @[\\src\\main\\scala\\hw5\\Cache.scala 194:23]
    extMem.io_wAddr <= UInt<6>("h0") @[\\src\\main\\scala\\hw5\\Cache.scala 93:25]
    extMem.io_wEn <= extwEn @[\\src\\main\\scala\\hw5\\Cache.scala 195:23]
    extMem.io_wData_0 <= _WIRE_0 @[\\src\\main\\scala\\hw5\\Cache.scala 95:25]
    extMem.io_wData_1 <= _WIRE_1 @[\\src\\main\\scala\\hw5\\Cache.scala 95:25]
    extMem.io_wData_2 <= _WIRE_2 @[\\src\\main\\scala\\hw5\\Cache.scala 95:25]
    extMem.io_wData_3 <= _WIRE_3 @[\\src\\main\\scala\\hw5\\Cache.scala 95:25]
    stateReady <= mux(reset, UInt<1>("h1"), _GEN_283) @[\\src\\main\\scala\\hw5\\Cache.scala 74:{33,33}]
    stateLookup <= mux(reset, UInt<1>("h0"), _GEN_284) @[\\src\\main\\scala\\hw5\\Cache.scala 75:{34,34}]
    stateFetch <= mux(reset, UInt<1>("h0"), _GEN_285) @[\\src\\main\\scala\\hw5\\Cache.scala 76:{33,33}]
    dMemory_0.readData.addr <= _GEN_290
    dMemory_1.readData.addr <= _GEN_290
    dMemory_2.readData.addr <= _GEN_290
    dMemory_3.readData.addr <= _GEN_290
    dMemory_0.readData.en <= _GEN_289
    dMemory_1.readData.en <= _GEN_289
    dMemory_2.readData.en <= _GEN_289
    dMemory_3.readData.en <= _GEN_289
    dMemory_0.readData.clk <= _GEN_291
    dMemory_1.readData.clk <= _GEN_291
    dMemory_2.readData.clk <= _GEN_291
    dMemory_3.readData.clk <= _GEN_291
    dMemory_0.readData_1.addr <= _GEN_322
    dMemory_1.readData_1.addr <= _GEN_322
    dMemory_2.readData_1.addr <= _GEN_322
    dMemory_3.readData_1.addr <= _GEN_322
    dMemory_0.readData_1.en <= _GEN_321
    dMemory_1.readData_1.en <= _GEN_321
    dMemory_2.readData_1.en <= _GEN_321
    dMemory_3.readData_1.en <= _GEN_321
    dMemory_0.readData_1.clk <= _GEN_323
    dMemory_1.readData_1.clk <= _GEN_323
    dMemory_2.readData_1.clk <= _GEN_323
    dMemory_3.readData_1.clk <= _GEN_323
    dMemory_0.MPORT.addr <= _GEN_292
    dMemory_1.MPORT.addr <= _GEN_292
    dMemory_2.MPORT.addr <= _GEN_292
    dMemory_3.MPORT.addr <= _GEN_292
    dMemory_0.MPORT.en <= _GEN_294
    dMemory_1.MPORT.en <= _GEN_294
    dMemory_2.MPORT.en <= _GEN_294
    dMemory_3.MPORT.en <= _GEN_294
    dMemory_0.MPORT.clk <= _GEN_293
    dMemory_1.MPORT.clk <= _GEN_293
    dMemory_2.MPORT.clk <= _GEN_293
    dMemory_3.MPORT.clk <= _GEN_293
    dMemory_0.MPORT.data <= _GEN_296
    dMemory_1.MPORT.data <= _GEN_297
    dMemory_2.MPORT.data <= _GEN_298
    dMemory_3.MPORT.data <= _GEN_299
    dMemory_0.MPORT.mask <= _GEN_295
    dMemory_1.MPORT.mask <= _GEN_295
    dMemory_2.MPORT.mask <= _GEN_295
    dMemory_3.MPORT.mask <= _GEN_295
    dMemory_0.MPORT_2.addr <= _GEN_312
    dMemory_1.MPORT_2.addr <= _GEN_312
    dMemory_2.MPORT_2.addr <= _GEN_312
    dMemory_3.MPORT_2.addr <= _GEN_312
    dMemory_0.MPORT_2.en <= _GEN_314
    dMemory_1.MPORT_2.en <= _GEN_314
    dMemory_2.MPORT_2.en <= _GEN_314
    dMemory_3.MPORT_2.en <= _GEN_314
    dMemory_0.MPORT_2.clk <= _GEN_313
    dMemory_1.MPORT_2.clk <= _GEN_313
    dMemory_2.MPORT_2.clk <= _GEN_313
    dMemory_3.MPORT_2.clk <= _GEN_313
    dMemory_0.MPORT_2.data <= _GEN_316
    dMemory_1.MPORT_2.data <= _GEN_317
    dMemory_2.MPORT_2.data <= _GEN_318
    dMemory_3.MPORT_2.data <= _GEN_319
    dMemory_0.MPORT_2.mask <= _GEN_315
    dMemory_1.MPORT_2.mask <= _GEN_315
    dMemory_2.MPORT_2.mask <= _GEN_315
    dMemory_3.MPORT_2.mask <= _GEN_315
    dMemory_0.MPORT_4.addr <= _GEN_324
    dMemory_1.MPORT_4.addr <= _GEN_324
    dMemory_2.MPORT_4.addr <= _GEN_324
    dMemory_3.MPORT_4.addr <= _GEN_324
    dMemory_0.MPORT_4.en <= _GEN_326
    dMemory_1.MPORT_4.en <= _GEN_326
    dMemory_2.MPORT_4.en <= _GEN_326
    dMemory_3.MPORT_4.en <= _GEN_326
    dMemory_0.MPORT_4.clk <= _GEN_325
    dMemory_1.MPORT_4.clk <= _GEN_325
    dMemory_2.MPORT_4.clk <= _GEN_325
    dMemory_3.MPORT_4.clk <= _GEN_325
    dMemory_0.MPORT_4.data <= _GEN_328
    dMemory_1.MPORT_4.data <= _GEN_329
    dMemory_2.MPORT_4.data <= _GEN_330
    dMemory_3.MPORT_4.data <= _GEN_331
    dMemory_0.MPORT_4.mask <= _GEN_327
    dMemory_1.MPORT_4.mask <= _GEN_327
    dMemory_2.MPORT_4.mask <= _GEN_327
    dMemory_3.MPORT_4.mask <= _GEN_327
    tMemory.readTag.addr <= _GEN_279
    tMemory.readTag.en <= _GEN_278
    tMemory.readTag.clk <= _GEN_280
    tMemory.readTag_1.addr <= _GEN_287
    tMemory.readTag_1.en <= _GEN_286
    tMemory.readTag_1.clk <= _GEN_288
    tMemory.MPORT_1.addr <= _GEN_292
    tMemory.MPORT_1.en <= _GEN_294
    tMemory.MPORT_1.clk <= _GEN_293
    tMemory.MPORT_1.data <= _GEN_300
    tMemory.MPORT_1.mask <= _GEN_295
    tMemory.MPORT_3.addr <= _GEN_312
    tMemory.MPORT_3.en <= _GEN_314
    tMemory.MPORT_3.clk <= _GEN_313
    tMemory.MPORT_3.data <= _GEN_320
    tMemory.MPORT_3.mask <= _GEN_315
    tMemory.MPORT_5.addr <= _GEN_324
    tMemory.MPORT_5.en <= _GEN_326
    tMemory.MPORT_5.clk <= _GEN_325
    tMemory.MPORT_5.data <= _GEN_332
    tMemory.MPORT_5.mask <= _GEN_327
    validBits_0 <= mux(reset, _validBits_WIRE_0, _GEN_301) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    validBits_1 <= mux(reset, _validBits_WIRE_1, _GEN_302) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    validBits_2 <= mux(reset, _validBits_WIRE_2, _GEN_303) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    validBits_3 <= mux(reset, _validBits_WIRE_3, _GEN_304) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    validBits_4 <= mux(reset, _validBits_WIRE_4, _GEN_305) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    validBits_5 <= mux(reset, _validBits_WIRE_5, _GEN_306) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    validBits_6 <= mux(reset, _validBits_WIRE_6, _GEN_307) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    validBits_7 <= mux(reset, _validBits_WIRE_7, _GEN_308) @[\\src\\main\\scala\\hw5\\Cache.scala 82:{32,32}]
    outputValid <= mux(reset, UInt<1>("h0"), _GEN_282) @[\\src\\main\\scala\\hw5\\Cache.scala 86:{34,34}]
    hit <= mux(reset, UInt<1>("h0"), _GEN_281) @[\\src\\main\\scala\\hw5\\Cache.scala 87:{26,26}]
    outputBits <= mux(reset, UInt<8>("h0"), _GEN_309) @[\\src\\main\\scala\\hw5\\Cache.scala 88:{33,33}]
    extrEn <= mux(reset, UInt<1>("h0"), _GEN_311) @[\\src\\main\\scala\\hw5\\Cache.scala 91:{29,29}]
    extrAddr <= mux(reset, UInt<6>("h0"), _GEN_310) @[\\src\\main\\scala\\hw5\\Cache.scala 92:{31,31}]
    extwEn <= mux(reset, UInt<1>("h1"), extwEn) @[\\src\\main\\scala\\hw5\\Cache.scala 94:{29,29,29}]
