Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id C3DBC23072D
	for <lists+linux-kernel@lfdr.de>; Tue, 28 Jul 2020 12:03:37 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728563AbgG1KDe (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Tue, 28 Jul 2020 06:03:34 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51004 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728413AbgG1KDc (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 28 Jul 2020 06:03:32 -0400
Received: from mail-pl1-x642.google.com (mail-pl1-x642.google.com [IPv6:2607:f8b0:4864:20::642])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 21131C0619D2
        for <linux-kernel@vger.kernel.org>; Tue, 28 Jul 2020 03:03:32 -0700 (PDT)
Received: by mail-pl1-x642.google.com with SMTP id m16so9624062pls.5
        for <linux-kernel@vger.kernel.org>; Tue, 28 Jul 2020 03:03:32 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=0x0f.com; s=google;
        h=from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=lamJR30/OZj5TtLicXm1XN+ym7SAmHsDsmqcmVGRyfU=;
        b=RxxRFot40FR/bzu3ktrKn9CPPG/GmEqiNfU8dBveK4OoBLrgle5gaqfDmWxfcHm/oB
         BO43bj8T4IQ1t2RVyeRoVKPLxUK+pVQ6GeVG4uXKMJRQ5A+pRvzIKCPnHM9DsNCOB7ZP
         5w+P4bKfL44ir9Qb6QdhQ7DIkez9zfRf8yNyw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=lamJR30/OZj5TtLicXm1XN+ym7SAmHsDsmqcmVGRyfU=;
        b=eZZpoPabDWj3vt6q/bFZTQayPzTa6YOYB6UBNB/RVn4NWoEfKJt5xOok3/fmuxomuQ
         ZI/DrTfkyrF+YvxsPtlhCvyzFDdEo3GTDMWdo68tUy1W1kzGwELRy2zau3H8BIcwGuPc
         GvMRr5apMfZolQ6lKSZ95MT06lEYwc607WmNOK3LJK1DBI1OKSG92653pNK+NBFNF/e3
         FVGXOLzxp/hzbnU2VD2mO9J84i8CgHJ7lN9EVYGiiqHz9IjNyV8POGQm7YmTsBo0VvJ+
         pnY3H6cwbISXN5pfhAGRQXrJdoK8r0MvJr6l6tuY2KQo+go/Xjp8lyK7sRDCsO6VkaCf
         DybQ==
X-Gm-Message-State: AOAM532Sy1pS73nuMj3Uxgp4nN8ZPWnnGG4NfwCTBib2UaknWGGOgQ57
        2qC1Uc+FUkYOgl1nGDMlr9PJo4GC11A=
X-Google-Smtp-Source: ABdhPJyspgAUCtVEFnqzqoStyWQgTfKDx8JEuEfdIxxoRbTIIAGvK6A92pC9SOAS3MaqsWeq8F2C7g==
X-Received: by 2002:a17:90a:ca17:: with SMTP id x23mr3720648pjt.194.1595930611548;
        Tue, 28 Jul 2020 03:03:31 -0700 (PDT)
Received: from shiro.work (p532183-ipngn200506sizuokaden.shizuoka.ocn.ne.jp. [153.199.2.183])
        by smtp.googlemail.com with ESMTPSA id u66sm17779018pfb.191.2020.07.28.03.03.29
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 28 Jul 2020 03:03:30 -0700 (PDT)
From:   Daniel Palmer <daniel@0x0f.com>
To:     soc@kernel.org
Cc:     devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        linux-kernel@vger.kernel.org, arnd@arndb.de, robh@kernel.org,
        Daniel Palmer <daniel@0x0f.com>
Subject: [PATCH v2 0/9] ARM: mstar: DT filling out
Date:   Tue, 28 Jul 2020 19:03:12 +0900
Message-Id: <20200728100321.1691745-1-daniel@0x0f.com>
X-Mailer: git-send-email 2.27.0
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This series adds a few low hanging fruit that are purely DT changes to
keep the ball rolling while I work on series for more complicated things
like the interrupt controllers.

Summary of changes:

- Adds the IMI SRAM region and sets the right size for each family
- Adds the ARM PMU
- Adds a syscon for a lump of registers called "pmsleep"
- Uses the pmsleep syscon to enable reboot

Changes since v1:

- pmsleep node has been given it's own compatible string alongside
  the generic syscon based on Arnd's feedback.

- dt binding description has been added for the above.

- To avoid having to update MAINTAINERS repeatly I've moved the existing
  two binding descriptions in with the pmsleep one in arm/mstar.

Daniel Palmer (9):
  dt-bindings: arm: mstar: Add binding details for mstar,pmsleep
  dt-bindings: arm: mstar: Move existing MStar binding descriptions
  ARM: mstar: Add IMI SRAM region
  ARM: mstar: Adjust IMI size of infinity
  ARM: mstar: Adjust IMI size for mercury5
  ARM: mstar: Adjust IMI size for infinity3
  ARM: mstar: Add PMU
  ARM: mstar: Add "pmsleep" node to base dtsi
  ARM: mstar: Add reboot support

 .../{misc => arm/mstar}/mstar,l3bridge.yaml   |  2 +-
 .../bindings/arm/mstar/mstar,pmsleep.yaml     | 43 +++++++++++++++++++
 .../bindings/arm/{ => mstar}/mstar.yaml       |  2 +-
 MAINTAINERS                                   |  2 +-
 arch/arm/boot/dts/infinity.dtsi               |  4 ++
 arch/arm/boot/dts/infinity3.dtsi              |  4 ++
 arch/arm/boot/dts/mercury5.dtsi               |  4 ++
 arch/arm/boot/dts/mstar-v7.dtsi               | 26 ++++++++++-
 8 files changed, 83 insertions(+), 4 deletions(-)
 rename Documentation/devicetree/bindings/{misc => arm/mstar}/mstar,l3bridge.yaml (93%)
 create mode 100644 Documentation/devicetree/bindings/arm/mstar/mstar,pmsleep.yaml
 rename Documentation/devicetree/bindings/arm/{ => mstar}/mstar.yaml (93%)

-- 
2.27.0

