  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir 
INFO: [HLS 200-2006] Changing directory to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDCT2.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDCT2.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=IDCT2' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(16)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dct-compile.cfg(17)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.01 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.51 seconds; current allocated memory: 909.254 MB.
INFO: [HLS 200-10] Analyzing design file 'src/IDCT2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.51 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.99 seconds; current allocated memory: 912.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 67,762 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,337 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,173 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,086 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,086 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,253 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,172 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,172 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,172 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,177 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,079 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,096 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 5,742 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/dct2_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDCT2' (src/IDCT2.cpp:458:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_449_14' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:449:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_456_15' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:456:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_430_12' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:430:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_437_13' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:437:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_411_10' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:411:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_418_11' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:418:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_392_8' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:392:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_399_9' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:399:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_373_6' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:373:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_380_7' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:380:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_344_2' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:344:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_3' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:349:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_356_4' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:356:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_5' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:361:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_241_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:241:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:154:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_1' is marked as complete unroll implied by the pipeline pragma (src/IDCT2.cpp:101:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_449_14' (src/IDCT2.cpp:449:21) in function 'IDCT2' completely with a factor of 2 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_456_15' (src/IDCT2.cpp:456:32) in function 'IDCT2' completely with a factor of 2 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_430_12' (src/IDCT2.cpp:430:21) in function 'IDCT2' completely with a factor of 4 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_437_13' (src/IDCT2.cpp:437:32) in function 'IDCT2' completely with a factor of 4 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_411_10' (src/IDCT2.cpp:411:21) in function 'IDCT2' completely with a factor of 8 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_418_11' (src/IDCT2.cpp:418:32) in function 'IDCT2' completely with a factor of 8 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_392_8' (src/IDCT2.cpp:392:20) in function 'IDCT2' completely with a factor of 16 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_399_9' (src/IDCT2.cpp:399:31) in function 'IDCT2' completely with a factor of 16 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_6' (src/IDCT2.cpp:373:20) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_7' (src/IDCT2.cpp:380:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_344_2' (src/IDCT2.cpp:344:20) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_3' (src/IDCT2.cpp:349:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_356_4' (src/IDCT2.cpp:356:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_5' (src/IDCT2.cpp:361:31) in function 'IDCT2' completely with a factor of 32 (src/IDCT2.cpp:315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_241_1' (src/IDCT2.cpp:241:23) in function 'IDCT2B64' completely with a factor of 32 (src/IDCT2.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_1' (src/IDCT2.cpp:154:23) in function 'IDCT2B32' completely with a factor of 16 (src/IDCT2.cpp:124:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_1' (src/IDCT2.cpp:101:23) in function 'IDCT2B16' completely with a factor of 8 (src/IDCT2.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:29:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:34:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:52:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:57:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:83:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:88:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:127:13)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:132:13)
INFO: [HLS 214-248] Applying array_partition to 'evens': Complete partitioning on dimension 1. (src/IDCT2.cpp:197:13)
INFO: [HLS 214-248] Applying array_partition to 'odds': Complete partitioning on dimension 1. (src/IDCT2.cpp:198:16)
INFO: [HLS 214-248] Applying array_partition to 'inputs': Complete partitioning on dimension 1. (src/IDCT2.cpp:202:13)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (src/IDCT2.cpp:339:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (src/IDCT2.cpp:340:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data76': Complete partitioning on dimension 1. (src/IDCT2.cpp:368:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data77': Complete partitioning on dimension 1. (src/IDCT2.cpp:369:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data121': Complete partitioning on dimension 1. (src/IDCT2.cpp:387:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data122': Complete partitioning on dimension 1. (src/IDCT2.cpp:388:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data166': Complete partitioning on dimension 1. (src/IDCT2.cpp:406:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data167': Complete partitioning on dimension 1. (src/IDCT2.cpp:407:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data211': Complete partitioning on dimension 1. (src/IDCT2.cpp:425:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data212': Complete partitioning on dimension 1. (src/IDCT2.cpp:426:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data254': Complete partitioning on dimension 1. (src/IDCT2.cpp:444:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data255': Complete partitioning on dimension 1. (src/IDCT2.cpp:445:24)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 1024 in loop 'VITIS_LOOP_329_1'(src/IDCT2.cpp:329:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDCT2.cpp:329:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.24 seconds. Elapsed time: 7.1 seconds; current allocated memory: 915.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 915.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 921.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 922.953 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B8' (src/IDCT2.cpp:64:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B64' (src/IDCT2.cpp:239:172)...1940 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B32' (src/IDCT2.cpp:152:172)...446 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'IDCT2B16' (src/IDCT2.cpp:99:1)...104 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 950.648 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'IDCT2' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'IDCT2B2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'IDCT2B4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'IDCT2B8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'IDCT2B16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'IDCT2B32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2B64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'IDCT2B64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'IDCT2B64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDCT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2B32' pipeline 'IDCT2B32' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'IDCT2B32' is 6180 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2B64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2B64' pipeline 'IDCT2B64' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'IDCT2B64' is 20213 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5s_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_32_1_1': 78 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_32_1_1': 212 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2B64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDCT2_Pipeline_VITIS_LOOP_329_1' pipeline 'VITIS_LOOP_329_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem0_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'IDCT2_Pipeline_VITIS_LOOP_329_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'IDCT2_Pipeline_VITIS_LOOP_329_1' is 5184 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp209_grp1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2_Pipeline_VITIS_LOOP_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDCT2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/out2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/block_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/shift' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/outputMinimum' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDCT2/outputMaximum' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IDCT2' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'in2', 'out_r', 'out2', 'block_size', 'size', 'shift', 'outputMinimum', 'outputMaximum' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDCT2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.230 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for IDCT2.
INFO: [VLOG 209-307] Generating Verilog RTL for IDCT2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 16.21 seconds. Total CPU system time: 0.95 seconds. Total elapsed time: 21.47 seconds; peak allocated memory: 1.230 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 24s
