/*
 * fby35 Server Board CPLD
 *
 * Copyright (c) Meta Platforms, Inc. and affiliates. (http://www.meta.com)
 *
 * This code is licensed under the GPL version 2 or later. See the COPYING
 * file in the top-level directory.
 */

#include "qemu/osdep.h"
#include "qemu/log.h"
#include "hw/i2c/i2c.h"
#include "hw/registerfields.h"
#include "trace.h"

#define BOARD_ID_CLASS1 0b0000
#define BOARD_ID_CLASS2 0b0001

#define TYPE_FBY35_SB_CPLD "fby35-sb-cpld"
OBJECT_DECLARE_SIMPLE_TYPE(Fby35SbCpldState, FBY35_SB_CPLD);

REG8(CLASS_TYPE, 0x5);
    FIELD(CLASS_TYPE, RESERVED, 0, 2);
    FIELD(CLASS_TYPE, 1OU_EXPANSION_NOT_PRESENT, 2, 1);
    FIELD(CLASS_TYPE, 2OU_EXPANSION_NOT_PRESENT, 3, 1);
    FIELD(CLASS_TYPE, BOARD_ID, 4, 4);
REG8(BOARD_REVISION, 0x8);
    FIELD(BOARD_REVISION, VALUE, 0, 4);
    FIELD(BOARD_REVISION, RESERVED, 4, 4);

struct Fby35SbCpldState {
    I2CSlave parent_obj;

    uint8_t target_reg;
    uint32_t regs[10];
};

static void fby35_sb_cpld_realize(DeviceState *dev, Error **errp)
{
    Fby35SbCpldState *s = FBY35_SB_CPLD(dev);

    memset(s->regs, 0, sizeof(s->regs));
    s->target_reg = 0;

    ARRAY_FIELD_DP32(s->regs, CLASS_TYPE, BOARD_ID, 0b0000);
    ARRAY_FIELD_DP32(s->regs, CLASS_TYPE, 1OU_EXPANSION_NOT_PRESENT, 1);
    ARRAY_FIELD_DP32(s->regs, CLASS_TYPE, 2OU_EXPANSION_NOT_PRESENT, 1);
    ARRAY_FIELD_DP32(s->regs, BOARD_REVISION, VALUE, 0x1);
}

static int fby35_sb_cpld_i2c_event(I2CSlave *i2c, enum i2c_event event)
{
    Fby35SbCpldState *s = FBY35_SB_CPLD(i2c);

    switch (event) {
    case I2C_START_RECV:
        break;
    case I2C_START_SEND:
        s->target_reg = 0;
        break;
    case I2C_START_SEND_ASYNC:
    case I2C_FINISH:
    case I2C_NACK:
        break;
    }

    return 0;
}

static uint8_t fby35_sb_cpld_i2c_recv(I2CSlave *i2c)
{
    Fby35SbCpldState *s = FBY35_SB_CPLD(i2c);
    uint8_t value;

    switch (s->target_reg) {
    case R_CLASS_TYPE:
    case R_BOARD_REVISION:
        value = s->regs[s->target_reg];
        break;
    default:
        qemu_log_mask(LOG_UNIMP, "%s: Register read unimplemented: 0x%02x\n",
                      __func__, s->target_reg);
        value = 0xff;
        break;
    }

    trace_fby35_sb_cpld_read(s->target_reg, value);
    return value;
}

static int fby35_sb_cpld_i2c_send(I2CSlave *i2c, uint8_t data)
{
    Fby35SbCpldState *s = FBY35_SB_CPLD(i2c);

    if (s->target_reg == 0) {
        s->target_reg = data;
        return 0;
    }

    trace_fby35_sb_cpld_write(s->target_reg, data);

    switch (s->target_reg) {
    case R_CLASS_TYPE:
    case R_BOARD_REVISION:
        s->regs[s->target_reg] = data;
        break;
    default:
        qemu_log_mask(LOG_UNIMP,
                      "%s: Register write unimplemented: 0x%02x 0x%02x\n",
                      __func__, s->target_reg, data);
        break;
    }

    return 0;
}

static void fby35_sb_cpld_class_init(ObjectClass *oc, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(oc);
    I2CSlaveClass *i2c = I2C_SLAVE_CLASS(oc);

    dc->realize = fby35_sb_cpld_realize;
    i2c->event = fby35_sb_cpld_i2c_event;
    i2c->recv = fby35_sb_cpld_i2c_recv;
    i2c->send = fby35_sb_cpld_i2c_send;
}

static const TypeInfo types[] = {
    {
        .name = TYPE_FBY35_SB_CPLD,
        .parent = TYPE_I2C_SLAVE,
        .instance_size = sizeof(Fby35SbCpldState),
        .class_init = fby35_sb_cpld_class_init,
    },
};

DEFINE_TYPES(types);
