GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\adc.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\bram_dac\bram_dac.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\ccu.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\ccu_recv_header_fsm.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\ccu_write_dac_fsm.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\clkdiv_adda\clkdiv_adda.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\dac.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\fifo_ccu_recv_buffer\fifo_ccu_recv_buffer.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\fifo_spi_recv\fifo_spi_recv.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\fifo_spi_send\fifo_spi_send.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\main.v'
Undeclared symbol 'adda_clk', assumed default net type 'wire'("D:\Tasks\PocketLab-RTL\src\main.v":102)
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\pll_main\pll_main.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\spi_recv.v'
Analyzing Verilog file 'D:\Tasks\PocketLab-RTL\src\spi_send.v'
Compiling module 'main'("D:\Tasks\PocketLab-RTL\src\main.v":1)
Compiling module 'pll_main'("D:\Tasks\PocketLab-RTL\src\pll_main\pll_main.v":9)
Compiling module 'ccu'("D:\Tasks\PocketLab-RTL\src\ccu.v":7)
Compiling module 'fifo_ccu_recv_buffer'("D:\Tasks\PocketLab-RTL\src\fifo_ccu_recv_buffer\fifo_ccu_recv_buffer.v":358)
Compiling module '**'("D:\Tasks\PocketLab-RTL\src\fifo_ccu_recv_buffer\fifo_ccu_recv_buffer.v":0)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 13 for port 'Wnum'("D:\Tasks\PocketLab-RTL\src\ccu.v":72)
Compiling module 'ccu_recv_header_fsm'("D:\Tasks\PocketLab-RTL\src\ccu_recv_header_fsm.v":1)
WARN  (EX2420) : Latch inferred for net 'pack_id[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\Tasks\PocketLab-RTL\src\ccu_recv_header_fsm.v":194)
Compiling module 'ccu_write_dac_fsm'("D:\Tasks\PocketLab-RTL\src\ccu_write_dac_fsm.v":1)
WARN  (EX2420) : Latch inferred for net 'dac_axi_bready'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\Tasks\PocketLab-RTL\src\ccu_write_dac_fsm.v":179)
WARN  (EX2420) : Latch inferred for net 'state_next[7]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\Tasks\PocketLab-RTL\src\ccu.v":228)
WARN  (EX2420) : Latch inferred for net 'spi_recv_axis_rready'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\Tasks\PocketLab-RTL\src\ccu.v":317)
Compiling module 'clkdiv_adda'("D:\Tasks\PocketLab-RTL\src\clkdiv_adda\clkdiv_adda.v":9)
Compiling module 'adc'("D:\Tasks\PocketLab-RTL\src\adc.v":1)
Compiling module 'fifo_adc'("D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v":525)
Compiling module '**'("D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v":0)
Compiling module 'dac'("D:\Tasks\PocketLab-RTL\src\dac.v":1)
Compiling module 'bram_dac'("D:\Tasks\PocketLab-RTL\src\bram_dac\bram_dac.v":9)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Tasks\PocketLab-RTL\src\dac.v":56)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\Tasks\PocketLab-RTL\src\dac.v":78)
Compiling module 'spi_recv'("D:\Tasks\PocketLab-RTL\src\spi_recv.v":1)
Compiling module 'fifo_spi_recv'("D:\Tasks\PocketLab-RTL\src\fifo_spi_recv\fifo_spi_recv.v":393)
Compiling module '**'("D:\Tasks\PocketLab-RTL\src\fifo_spi_recv\fifo_spi_recv.v":0)
Compiling module 'spi_send'("D:\Tasks\PocketLab-RTL\src\spi_send.v":1)
Compiling module 'fifo_spi_send'("D:\Tasks\PocketLab-RTL\src\fifo_spi_send\fifo_spi_send.v":450)
Compiling module '**'("D:\Tasks\PocketLab-RTL\src\fifo_spi_send\fifo_spi_send.v":0)
WARN  (EX1998) : Net 'adc_axis_ready' does not have a driver("D:\Tasks\PocketLab-RTL\src\main.v":36)
NOTE  (EX0101) : Current top module is "main"
WARN  (EX0211) : The output port "spi_send_axis_tdata[7]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tdata[6]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tdata[5]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tdata[4]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tdata[3]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tdata[2]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tdata[1]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tdata[0]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":18)
WARN  (EX0211) : The output port "spi_send_axis_tvalid" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":19)
WARN  (EX0211) : The output port "spi_send_axis_tlast" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":21)
WARN  (EX0211) : The output port "adc_axis_tdata[7]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tdata[6]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tdata[5]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tdata[4]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tdata[3]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tdata[2]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tdata[1]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tdata[0]" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":38)
WARN  (EX0211) : The output port "adc_axis_tvalid" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":39)
WARN  (EX0211) : The output port "adc_axis_tlast" of module "ccu" has no driver("D:\Tasks\PocketLab-RTL\src\ccu.v":41)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input adc_data is unused("D:\Tasks\PocketLab-RTL\src\main.v":7)
WARN  (CV0016) : Input triggers is unused("D:\Tasks\PocketLab-RTL\src\main.v":20)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "adc" instantiated to "adc_inst" is swept in optimizing("D:\Tasks\PocketLab-RTL\src\main.v":120)
WARN  (NL0002) : The module "fifo_adc" instantiated to "fifo_adc_inst" is swept in optimizing("D:\Tasks\PocketLab-RTL\src\adc.v":53)
WARN  (NL0002) : The module "~fifo.fifo_adc" instantiated to "fifo_inst" is swept in optimizing("D:\Tasks\PocketLab-RTL\src\fifo_adc\fifo_adc.v":659)
[95%] Generate netlist file "D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLab-RTL.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "n455_8" and "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n4_6"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n6_6"
WARN  (CK3000) : Can't calculate clocks' relationship between: "spi_clk" and "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "wfull_val_gowin" and "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "wfull_val_gowin"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "spi_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "n118_9" and "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n455_8"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n311_13"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n336_9"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n357_11"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n360_9"
WARN  (CK3000) : Can't calculate clocks' relationship between: "pll_main_inst/rpll_inst/CLKOUT.default_gen_clk" and "n118_9"
[100%] Generate report file "D:\Tasks\PocketLab-RTL\impl\gwsynthesis\PocketLab-RTL_syn.rpt.html" completed
GowinSynthesis finish
