#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul  5 18:42:58 2024
# Process ID: 24976
# Current directory: D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1
# Command line: vivado.exe -log design_1_lenet_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lenet_0_3.tcl
# Log file: D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1/design_1_lenet_0_3.vds
# Journal file: D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_lenet_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 354.023 ; gain = 68.395
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_project/lenet_7010/lenet_hls_010/lenet_hls_010/s_5/impl/ip/xilinx_com_hls_lenet_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 377.926 ; gain = 23.902
Command: synth_design -top design_1_lenet_0_3 -part xc7z010clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 810.457 ; gain = 177.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_lenet_0_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ip/design_1_lenet_0_3/synth/design_1_lenet_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'lenet' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:12]
	Parameter ap_ST_fsm_state1 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 125'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 125'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 125'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 125'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 125'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 125'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 125'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 125'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 125'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 125'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 125'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 125'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 125'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 125'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 125'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 125'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 125'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 125'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 125'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 125'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 125'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 125'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 125'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 125'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 125'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 125'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 125'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 125'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 125'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 125'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 125'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 125'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 125'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 125'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 125'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 125'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 125'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 125'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 125'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 125'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 125'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 125'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 125'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 125'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 125'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 125'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 125'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 125'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 125'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 125'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 125'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 125'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 125'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 125'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 125'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 125'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 125'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 125'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 125'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 125'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 125'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 125'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CRTL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:225]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_0.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_0.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_0_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_0_rom' (1#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_0' (2#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_C1_out_V' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C1_out_V.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4704 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_C1_out_V_ram' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C1_out_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4704 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C1_out_V.v:24]
INFO: [Synth 8-3876] $readmem data file './lenet_C1_out_V_ram.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C1_out_V.v:27]
INFO: [Synth 8-6155] done synthesizing module 'lenet_C1_out_V_ram' (3#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_C1_out_V' (4#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C1_out_V.v:61]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_0.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_0.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_1_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_0_rom' (5#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_0' (6#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_0.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_0.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_2_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_0_rom' (7#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_0' (8#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_0.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_0.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_3_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_0_rom' (9#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_0' (10#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_0.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_0.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_4_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_0_rom' (11#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_0' (12#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_0.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_0.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_5_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_0_rom' (13#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_0' (14#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_1.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_1.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_0_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_1_rom' (15#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_1' (16#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_1.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_1.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_1_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_1_rom' (17#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_1' (18#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_1.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_1.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_2_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_1_rom' (19#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_1' (20#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_1.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_1.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_3_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_1_rom' (21#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_1' (22#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_1.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_1.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_4_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_1_rom' (23#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_1' (24#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_1.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_1.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_5_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_1_rom' (25#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_1' (26#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_0_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_2_rom' (27#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_2' (28#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_2.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_2.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_1_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_2_rom' (29#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_2' (30#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_2.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_2.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_2_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_2_rom' (31#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_2' (32#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_3_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_2_rom' (33#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_2' (34#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_4_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_2_rom' (35#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_2' (36#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_5_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_2_rom' (37#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_2' (38#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_3.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_3.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_0_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_3_rom' (39#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_3' (40#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_3.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_3.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_1_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_3_rom' (41#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_3' (42#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_3.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_3.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_2_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_3_rom' (43#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_3' (44#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_3.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_3.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_3_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_3_rom' (45#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_3' (46#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_3.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_3.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_4_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_3_rom' (47#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_3' (48#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_3.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_3.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_5_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_3_rom' (49#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_3' (50#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_4.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_0_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_4.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_0_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_4_rom' (51#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_0_4' (52#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_0_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_4.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_1_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_4.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_1_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_4_rom' (53#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_1_4' (54#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_1_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_4.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_2_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_4.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_2_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_4_rom' (55#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_2_4' (56#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_2_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_4.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_3_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_4.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_3_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_4_rom' (57#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_3_4' (58#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_3_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_4.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_4_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_4.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_4_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_4_rom' (59#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_4_4' (60#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_4_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_4.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_W_V_5_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_4.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_W_V_5_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_4_rom' (61#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_W_V_5_4' (62#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_W_V_5_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_B_V' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_B_V.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K1_B_V_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_B_V.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_B_V.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K1_B_V_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_B_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_B_V_rom' (63#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_B_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K1_B_V' (64#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K1_B_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_P1_out_V' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_P1_out_V.v:55]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1176 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_P1_out_V_ram' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_P1_out_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1176 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_P1_out_V.v:22]
INFO: [Synth 8-3876] $readmem data file './lenet_P1_out_V_ram.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_P1_out_V.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lenet_P1_out_V_ram' (65#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_P1_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_P1_out_V' (66#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_P1_out_V.v:55]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_0.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_0.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_0_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_0_rom' (67#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_0' (68#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_C2_out_V' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C2_out_V.v:61]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1600 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_C2_out_V_ram' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C2_out_V.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1600 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C2_out_V.v:24]
INFO: [Synth 8-3876] $readmem data file './lenet_C2_out_V_ram.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C2_out_V.v:27]
INFO: [Synth 8-6155] done synthesizing module 'lenet_C2_out_V_ram' (69#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C2_out_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_C2_out_V' (70#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_C2_out_V.v:61]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_1.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_1.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_0_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_1_rom' (71#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_1' (72#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_0_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_2_rom' (73#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_2' (74#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_3.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_3.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_0_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_3_rom' (75#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_3' (76#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_4.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_4.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_0_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_4_rom' (77#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_4' (78#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_5' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_5.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_0_5_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_5.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_0_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_5_rom' (79#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_0_5' (80#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_0_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_0.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_0.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_1_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_0_rom' (81#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_0' (82#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_1.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_1.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_1_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_1_rom' (83#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_1' (84#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_2.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_1_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_2_rom' (85#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_2' (86#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_2.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_3' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_3.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_3_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_3.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_1_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_3_rom' (87#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_3' (88#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_3.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_4' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_4.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_4_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_4.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_1_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_4_rom' (89#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_4' (90#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_4.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_5' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_5.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_1_5_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_5.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_1_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_5_rom' (91#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_1_5' (92#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_1_5.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_2_0' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_0.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_2_0_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_0.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_2_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_0_rom' (93#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_0' (94#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_0.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_2_1' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_1.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_2_1_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_1.v:6]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_2_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_1_rom' (95#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_1' (96#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_1.v:39]
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_2_2' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lenet_K2_W_V_2_2_rom' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_2.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_2_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_2_rom' (97#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_2' (98#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_2.v:39]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_2_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_3_rom' (99#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lenet_K2_W_V_2_3' (100#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_3.v:39]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_2_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_2_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_2_5.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_3_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_0.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_3_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_1.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_3_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_2.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_3_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_3.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_3_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_3_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_3_5.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_4_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_0.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_4_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_1.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_4_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_2.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_4_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_3.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_4_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_4_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_4_5.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_5_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_0.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_5_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_1.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_5_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_2.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_5_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_3.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_5_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_5_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_5_5.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_6_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_0.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_6_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_1.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_6_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_2.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_6_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_3.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_6_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_6_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_6_5.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_7_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_0.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_7_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_1.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_7_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_2.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_7_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_3.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_7_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_7_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_7_5.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_8_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_0.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_8_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_1.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_8_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_2.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_8_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_3.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_8_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_8_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_8_5.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_9_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_0.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_9_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_1.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_9_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_2.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_9_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_3.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_4.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_9_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_4.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_5.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_9_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_9_5.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_0.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_10_0_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_0.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_1.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_10_1_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_1.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_2.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_10_2_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_2.v:21]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_3.v:18]
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_10_3_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_3.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_4.v:18]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_10_4_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_4.v:21]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
INFO: [Synth 8-3876] $readmem data file './lenet_K2_W_V_10_5_rom.dat' is read successfully [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_K2_W_V_10_5.v:21]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 25 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 25 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3000 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3000 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 84 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 84 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 10080 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10080 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 120 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 120 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 840 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 840 - type: integer 
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet_Crtl_s_axi.v:184]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenet_ap_fadd_2_full_dsp_32' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fadd_2_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'lenet_ap_fadd_2_full_dsp_32' (331#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenet_ap_fdiv_10_no_dsp_32' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fdiv_10_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 10 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fdiv_10_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'lenet_ap_fdiv_10_no_dsp_32' (340#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fdiv_10_no_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenet_ap_fpext_0_no_dsp_32' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fpext_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'lenet_ap_fpext_0_no_dsp_32' (344#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lenet_ap_fexp_6_full_dsp_32' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fexp_6_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'd:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fexp_6_full_dsp_32.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'lenet_ap_fexp_6_full_dsp_32' (358#1) [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/ip/lenet_ap_fexp_6_full_dsp_32.vhd:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:12574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:12924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13295]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13327]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13337]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13339]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13359]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13373]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13377]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:14093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:14749]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized120 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized120 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized120 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized120 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized120 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized118 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized130 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized128 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized126 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[7]
WARNING: [Synth 8-3331] design renorm_and_round_logic__parameterized0 has unconnected port EXP_OUT[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1078.250 ; gain = 445.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1078.250 ; gain = 445.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1078.250 ; gain = 445.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ip/design_1_lenet_0_3/constraints/lenet_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ip/design_1_lenet_0_3/constraints/lenet_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1166.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDE => FDRE: 13 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1181.039 ; gain = 14.559
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1181.039 ; gain = 548.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 1181.039 ; gain = 548.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 1181.039 ; gain = 548.125
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'lenet_Crtl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'lenet_Crtl_s_axi'
INFO: [Synth 8-4471] merging register 'C1_out_V_addr_1_reg_26543_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15266]
INFO: [Synth 8-4471] merging register 'C1_out_V_addr_4_reg_26653_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15268]
INFO: [Synth 8-4471] merging register 'C1_out_V_addr_5_reg_26658_reg[0:0]' into 'C1_out_V_addr_3_reg_26548_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15269]
INFO: [Synth 8-4471] merging register 'C1_out_V_addr_6_reg_26678_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15270]
INFO: [Synth 8-4471] merging register 'C1_out_V_addr_7_reg_26683_reg[0:0]' into 'C1_out_V_addr_3_reg_26548_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15271]
INFO: [Synth 8-4471] merging register 'sub_ln1265_3_reg_26769_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11894]
INFO: [Synth 8-4471] merging register 'shl_ln2_reg_26802_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:12004]
INFO: [Synth 8-4471] merging register 'sext_ln203_reg_26807_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11966]
INFO: [Synth 8-4471] merging register 'shl_ln61_1_reg_26820_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:12002]
INFO: [Synth 8-4471] merging register 'sub_ln203_1_reg_26825_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11968]
INFO: [Synth 8-4471] merging register 'sext_ln1494_reg_26856_reg[1:0]' into 'sext_ln1265_5_reg_26756_reg[1:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11916]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_13_reg_26968_reg[3:0]' into 'tmp_67_cast_reg_26950_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15281]
INFO: [Synth 8-4471] merging register 'sub_ln1116_1_reg_26983_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11550]
INFO: [Synth 8-4471] merging register 'add_ln1116_3_reg_27501_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:14885]
INFO: [Synth 8-4471] merging register 'add_ln1116_4_reg_27506_reg[0:0]' into 'C1_out_V_addr_3_reg_26548_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:14887]
INFO: [Synth 8-4471] merging register 'tmp_140_reg_28114_reg[3:0]' into 'tmp_67_cast_reg_26950_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13105]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_reg_28132_reg[3:0]' into 'tmp_67_cast_reg_26950_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15301]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_1_reg_28137_reg[3:0]' into 'C2_out_V_addr_14_reg_26973_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15302]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_2_reg_28142_reg[3:0]' into 'C2_out_V_addr_15_reg_27481_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15303]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_4_reg_28147_reg[3:0]' into 'C2_out_V_addr_16_reg_27486_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15304]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_5_reg_28162_reg[3:0]' into 'C2_out_V_addr_17_reg_27831_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15305]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_6_reg_28167_reg[3:0]' into 'C2_out_V_addr_18_reg_27836_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15306]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_7_reg_28182_reg[3:0]' into 'C2_out_V_addr_19_reg_27871_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15307]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_8_reg_28187_reg[3:0]' into 'C2_out_V_addr_20_reg_27876_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15308]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_9_reg_28202_reg[3:0]' into 'C2_out_V_addr_21_reg_27911_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15309]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_10_reg_28207_reg[3:0]' into 'C2_out_V_addr_22_reg_27916_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15310]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_11_reg_28222_reg[3:0]' into 'C2_out_V_addr_23_reg_27961_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15311]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_12_reg_28227_reg[3:0]' into 'C2_out_V_addr_24_reg_27966_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15312]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_29_reg_28232_reg[3:0]' into 'C2_out_V_addr_25_reg_27991_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15313]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_30_reg_28237_reg[3:0]' into 'C2_out_V_addr_26_reg_27996_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15314]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_31_reg_28252_reg[3:0]' into 'C2_out_V_addr_27_reg_28021_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15315]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_32_reg_28257_reg[3:0]' into 'C2_out_V_addr_28_reg_28026_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15316]
INFO: [Synth 8-4471] merging register 'shl_ln3_reg_28296_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11902]
INFO: [Synth 8-4471] merging register 'shl_ln130_1_reg_28314_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11900]
INFO: [Synth 8-4471] merging register 'tmp_188_cast_reg_28319_reg[3:0]' into 'tmp_67_cast_reg_26950_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11974]
INFO: [Synth 8-4471] merging register 'add_ln1494_2_reg_28350_reg[0:0]' into 'sub_ln1265_1_reg_26535_reg[0:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11912]
INFO: [Synth 8-4471] merging register 'tmp_153_reg_28373_reg[3:0]' into 'tmp_67_cast_reg_26950_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13301]
INFO: [Synth 8-4471] merging register 'trunc_ln1116_2_reg_28450_reg[3:0]' into 'tmp_67_cast_reg_26950_reg[3:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:13157]
INFO: [Synth 8-4471] merging register 'C3_out_V_0_0_addr_2_reg_28794_reg[6:4]' into 'shl_ln5_reg_28771_reg[2:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:15325]
INFO: [Synth 8-4471] merging register 'sub_ln1117_reg_28828_reg[2:0]' into 'shl_ln5_reg_28771_reg[2:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:11580]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1265_3_reg_26769_reg' and it is trimmed from '13' to '12' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6805]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1494_2_reg_28350_reg' and it is trimmed from '7' to '6' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6381]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1117_reg_28828_reg' and it is trimmed from '12' to '11' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6319]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_reg_26260_reg' and it is trimmed from '12' to '10' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6446]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_188_cast_reg_28319_reg' and it is trimmed from '6' to '5' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6779]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln203_1_reg_26825_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6792]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1117_5_reg_28483_reg' and it is trimmed from '13' to '12' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6271]
WARNING: [Synth 8-3936] Found unconnected internal register 'trunc_ln1116_2_reg_28450_reg' and it is trimmed from '6' to '5' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6272]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_140_reg_28114_reg' and it is trimmed from '8' to '7' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6152]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1265_1_reg_26535_reg' and it is trimmed from '13' to '12' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:5994]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1116_4_reg_27506_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6118]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln1116_3_reg_27501_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6117]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_67_cast_reg_26950_reg' and it is trimmed from '8' to '7' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6045]
INFO: [Synth 8-4471] merging register 'trunc_ln943_reg_29026_reg[5:0]' into 'l_reg_29021_reg[5:0]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6576]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_13_reg_26968_reg[10:4]' into 'tmp_67_cast_reg_26950_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6042]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_reg_28132_reg[10:4]' into 'tmp_140_reg_28114_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6149]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "lenet_C1_out_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "lenet_C2_out_V_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'lenet_Crtl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'lenet_Crtl_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1181.039 ; gain = 548.125
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/lenet_fadd_32ns_3bkb_U1/lenet_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/lenet_fadd_32ns_3bkb_U1/lenet_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fadd_32ns_3bkb_U1/lenet_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/lenet_fadd_32ns_3bkb_U1/lenet_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fadd_32ns_3bkb_U1/lenet_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/lenet_fadd_32ns_3bkb_U1/lenet_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fpext_32ns_dEe_U3/lenet_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/lenet_fpext_32ns_dEe_U3/lenet_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fpext_32ns_dEe_U3/lenet_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/lenet_fpext_32ns_dEe_U3/lenet_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fpext_32ns_dEe_U3/lenet_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/lenet_fpext_32ns_dEe_U3/lenet_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'C1_out_V_addr_1_reg_26543_reg[12:1]' into 'sub_ln1265_1_reg_26535_reg[12:1]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:5974]
INFO: [Synth 8-4471] merging register 'C1_out_V_addr_3_reg_26548_reg[12:1]' into 'sub_ln1265_1_reg_26535_reg[12:1]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:5975]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_32_reg_28257_reg[10:4]' into 'C2_out_V_addr_31_reg_28252_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6225]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_30_reg_28237_reg[10:4]' into 'C2_out_V_addr_29_reg_28232_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6207]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_12_reg_28227_reg[10:4]' into 'C2_out_V_addr_11_reg_28222_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6036]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_10_reg_28207_reg[10:4]' into 'C2_out_V_addr_9_reg_28202_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6026]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_8_reg_28187_reg[10:4]' into 'C2_out_V_addr_7_reg_28182_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6243]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_6_reg_28167_reg[10:4]' into 'C2_out_V_addr_5_reg_28162_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6234]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_4_reg_28147_reg[10:4]' into 'C2_out_V_addr_2_reg_28142_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6216]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_1_reg_28137_reg[10:4]' into 'tmp_140_reg_28114_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6148]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_28_reg_28026_reg[10:4]' into 'C2_out_V_addr_27_reg_28021_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6196]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_26_reg_27996_reg[10:4]' into 'C2_out_V_addr_25_reg_27991_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6185]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_24_reg_27966_reg[10:4]' into 'C2_out_V_addr_23_reg_27961_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6174]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_22_reg_27916_reg[10:4]' into 'C2_out_V_addr_21_reg_27911_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6159]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_20_reg_27876_reg[10:4]' into 'C2_out_V_addr_19_reg_27871_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6136]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_18_reg_27836_reg[10:4]' into 'C2_out_V_addr_17_reg_27831_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6125]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_16_reg_27486_reg[10:4]' into 'C2_out_V_addr_15_reg_27481_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6052]
INFO: [Synth 8-4471] merging register 'C2_out_V_addr_14_reg_26973_reg[10:4]' into 'tmp_67_cast_reg_26950_reg[10:4]' [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6043]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_153_reg_28373_reg' and it is trimmed from '6' to '5' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6542]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln203_3_reg_28301_reg' and it is trimmed from '6' to '5' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6439]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln1116_1_reg_26983_reg' and it is trimmed from '11' to '10' bits. [d:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.srcs/sources_1/bd/design_1/ipshared/a85b/hdl/verilog/lenet.v:6044]
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data191" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data201" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/C2_out_V_U/lenet_C2_out_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/lenet_fdiv_32ns_3cud_U2/lenet_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln5_reg_28771_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln5_reg_28771_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\shl_ln5_reg_28771_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_reg_28976_reg[15]' (FDE) to 'inst/rhs_V_reg_28976_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_3_U/lenet_K1_W_V_5_3_rom_U/q0_reg[7]' (FDE) to 'inst/K1_W_V_5_3_U/lenet_K1_W_V_5_3_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_4_U/lenet_K1_W_V_5_4_rom_U/q0_reg[0]' (FDE) to 'inst/K1_W_V_5_1_U/lenet_K1_W_V_5_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_0_U/lenet_K1_W_V_4_0_rom_U/q0_reg[1]' (FDE) to 'inst/K1_W_V_4_0_U/lenet_K1_W_V_4_0_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/or_ln_reg_29037_reg[0]' (FDE) to 'inst/icmp_ln958_reg_29042_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[24] )
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[5]' (FDE) to 'inst/sub_ln944_reg_29031_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[6]' (FDE) to 'inst/sub_ln944_reg_29031_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[7]' (FDE) to 'inst/sub_ln944_reg_29031_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[8]' (FDE) to 'inst/sub_ln944_reg_29031_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[9]' (FDE) to 'inst/sub_ln944_reg_29031_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[10]' (FDE) to 'inst/sub_ln944_reg_29031_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[11]' (FDE) to 'inst/sub_ln944_reg_29031_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[12]' (FDE) to 'inst/sub_ln944_reg_29031_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[13]' (FDE) to 'inst/sub_ln944_reg_29031_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[14]' (FDE) to 'inst/sub_ln944_reg_29031_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[15]' (FDE) to 'inst/sub_ln944_reg_29031_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[16]' (FDE) to 'inst/sub_ln944_reg_29031_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[17]' (FDE) to 'inst/sub_ln944_reg_29031_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[18]' (FDE) to 'inst/sub_ln944_reg_29031_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[19]' (FDE) to 'inst/sub_ln944_reg_29031_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[20]' (FDE) to 'inst/sub_ln944_reg_29031_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[21]' (FDE) to 'inst/sub_ln944_reg_29031_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[22]' (FDE) to 'inst/sub_ln944_reg_29031_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[23]' (FDE) to 'inst/sub_ln944_reg_29031_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[24]' (FDE) to 'inst/sub_ln944_reg_29031_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[25]' (FDE) to 'inst/sub_ln944_reg_29031_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[26]' (FDE) to 'inst/sub_ln944_reg_29031_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[27]' (FDE) to 'inst/sub_ln944_reg_29031_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[28]' (FDE) to 'inst/sub_ln944_reg_29031_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[29]' (FDE) to 'inst/sub_ln944_reg_29031_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/sub_ln944_reg_29031_reg[30]' (FDE) to 'inst/sub_ln944_reg_29031_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\icmp_ln958_reg_29042_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\or_ln_reg_29037_reg[25] )
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_3_load_reg_26618_reg[7]' (FDE) to 'inst/K1_W_V_5_3_load_reg_26618_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_1_1_U/lenet_K1_W_V_1_1_rom_U/q0_reg[0]' (FDE) to 'inst/K1_W_V_1_1_U/lenet_K1_W_V_1_1_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_3_1_U/lenet_K1_W_V_3_1_rom_U/q0_reg[0]' (FDE) to 'inst/K1_W_V_3_1_U/lenet_K1_W_V_3_1_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_1_U/lenet_K1_W_V_0_1_rom_U/q0_reg[3]' (FDE) to 'inst/K1_W_V_5_1_U/lenet_K1_W_V_5_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/p_Result_12_reg_29047_reg[28]' (FDE) to 'inst/p_Result_12_reg_29047_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/lenet_fadd_32ns_3bkb_U1/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/reg_3822_reg[23]' (FDRE) to 'inst/reg_3822_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_2_U/lenet_K1_W_V_5_2_rom_U/q0_reg[4]' (FDE) to 'inst/K1_W_V_5_2_U/lenet_K1_W_V_5_2_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_2_U/lenet_K1_W_V_5_2_rom_U/q0_reg[5]' (FDE) to 'inst/K1_W_V_5_2_U/lenet_K1_W_V_5_2_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_3_3_U/lenet_K1_W_V_3_3_rom_U/q0_reg[6]' (FDE) to 'inst/K1_W_V_5_1_U/lenet_K1_W_V_5_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_1_2_U/lenet_K1_W_V_1_2_rom_U/q0_reg[1]' (FDE) to 'inst/K1_W_V_1_2_U/lenet_K1_W_V_1_2_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_4_U/lenet_K1_W_V_4_4_rom_U/q0_reg[1]' (FDE) to 'inst/K1_W_V_4_4_U/lenet_K1_W_V_4_4_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_4_U/lenet_K1_W_V_4_4_rom_U/q0_reg[3]' (FDE) to 'inst/K1_W_V_4_4_U/lenet_K1_W_V_4_4_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_2_U/lenet_K1_W_V_0_2_rom_U/q0_reg[1]' (FDE) to 'inst/K1_W_V_0_2_U/lenet_K1_W_V_0_2_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln1265_5_reg_26756_reg[10]' (FDE) to 'inst/sext_ln1265_5_reg_26756_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln2_reg_26802_reg[1]' (FDE) to 'inst/sext_ln203_reg_26807_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/reg_3845_reg[23]' (FDRE) to 'inst/reg_3845_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln3_reg_28296_reg[2]' (FDE) to 'inst/add_ln203_3_reg_28301_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/shl_ln3_reg_28296_reg[1]' (FDE) to 'inst/add_ln203_3_reg_28301_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_3_U/lenet_K1_W_V_0_3_rom_U/q0_reg[0]' (FDE) to 'inst/K1_W_V_0_3_U/lenet_K1_W_V_0_3_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_2_3_U/lenet_K1_W_V_2_3_rom_U/q0_reg[2]' (FDE) to 'inst/K1_W_V_5_1_U/lenet_K1_W_V_5_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_2_load_reg_26588_reg[4]' (FDE) to 'inst/K1_W_V_5_2_load_reg_26588_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_2_load_reg_26588_reg[5]' (FDE) to 'inst/K1_W_V_5_2_load_reg_26588_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_3_3_load_reg_26608_reg[6]' (FDE) to 'inst/K1_W_V_5_4_load_reg_26648_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_0_U/lenet_K1_W_V_0_0_rom_U/q0_reg[1]' (FDE) to 'inst/K1_W_V_0_0_U/lenet_K1_W_V_0_0_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_0_U/lenet_K1_W_V_0_0_rom_U/q0_reg[2]' (FDE) to 'inst/K1_W_V_0_0_U/lenet_K1_W_V_0_0_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_0_U/lenet_K1_W_V_0_0_rom_U/q0_reg[3]' (FDE) to 'inst/K1_W_V_0_0_U/lenet_K1_W_V_0_0_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_2_1_U/lenet_K1_W_V_2_1_rom_U/q0_reg[5]' (FDE) to 'inst/K1_W_V_5_1_U/lenet_K1_W_V_5_1_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_1_0_U/lenet_K1_W_V_1_0_rom_U/q0_reg[4]' (FDE) to 'inst/K1_W_V_1_0_U/lenet_K1_W_V_1_0_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_1_2_load_reg_26568_reg[1]' (FDE) to 'inst/K1_W_V_1_2_load_reg_26568_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_4_load_reg_26643_reg[1]' (FDE) to 'inst/K1_W_V_4_4_load_reg_26643_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_4_load_reg_26643_reg[3]' (FDE) to 'inst/K1_W_V_4_4_load_reg_26643_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_2_load_reg_26563_reg[1]' (FDE) to 'inst/K1_W_V_0_2_load_reg_26563_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_3_U/lenet_K1_W_V_4_3_rom_U/q0_reg[1]' (FDE) to 'inst/K1_W_V_4_3_U/lenet_K1_W_V_4_3_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/K1_B_V_U/lenet_K1_B_V_rom_U/q0_reg[4]' (FDE) to 'inst/K1_B_V_U/lenet_K1_B_V_rom_U/q0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln203_6_reg_26838_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sext_ln1265_5_reg_26756_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\sext_ln1265_5_reg_26756_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/sext_ln1494_reg_26856_reg[10]' (FDE) to 'inst/sext_ln1494_reg_26856_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_0_U/lenet_K1_W_V_5_0_rom_U/q0_reg[0]' (FDE) to 'inst/K1_W_V_5_0_U/lenet_K1_W_V_5_0_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_0_U/lenet_K1_W_V_5_0_rom_U/q0_reg[4]' (FDE) to 'inst/K1_W_V_5_0_U/lenet_K1_W_V_5_0_rom_U/q0_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_14_reg_26973_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_16_reg_27486_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_18_reg_27836_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_20_reg_27876_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_22_reg_27916_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_24_reg_27966_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_26_reg_27996_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_28_reg_28026_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_14_reg_26973_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_16_reg_27486_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_18_reg_27836_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_20_reg_27876_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_22_reg_27916_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_24_reg_27966_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_26_reg_27996_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_28_reg_28026_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_14_reg_26973_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_16_reg_27486_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_18_reg_27836_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_20_reg_27876_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_22_reg_27916_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_24_reg_27966_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_26_reg_27996_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_28_reg_28026_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_14_reg_26973_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_16_reg_27486_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_18_reg_27836_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_20_reg_27876_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_22_reg_27916_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_24_reg_27966_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_26_reg_27996_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_28_reg_28026_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_15_reg_27481_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_17_reg_27831_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_19_reg_27871_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_21_reg_27911_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_23_reg_27961_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_25_reg_27991_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_27_reg_28021_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_15_reg_27481_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_17_reg_27831_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_19_reg_27871_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_21_reg_27911_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_23_reg_27961_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_25_reg_27991_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_27_reg_28021_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_15_reg_27481_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_17_reg_27831_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_19_reg_27871_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_21_reg_27911_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_23_reg_27961_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_25_reg_27991_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_27_reg_28021_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_15_reg_27481_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_17_reg_27831_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\C2_out_V_addr_19_reg_27871_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_21_reg_27911_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\C2_out_V_addr_23_reg_27961_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_2_U/lenet_K1_W_V_4_2_rom_U/q0_reg[2]' (FDE) to 'inst/K1_W_V_4_2_U/lenet_K1_W_V_4_2_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_0_3_load_reg_26593_reg[0]' (FDE) to 'inst/K1_W_V_0_3_load_reg_26593_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_2_3_load_reg_26603_reg[2]' (FDE) to 'inst/K1_W_V_5_4_load_reg_26648_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_3_load_reg_26613_reg[1]' (FDE) to 'inst/K1_W_V_4_3_load_reg_26613_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_5_1_U/lenet_K1_W_V_5_1_rom_U/q0_reg[1]' (FDE) to 'inst/K1_W_V_5_1_U/lenet_K1_W_V_5_1_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/sext_ln203_reg_26807_reg[8]' (FDE) to 'inst/sext_ln203_reg_26807_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_4_2_load_reg_26583_reg[2]' (FDE) to 'inst/K1_W_V_4_2_load_reg_26583_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln11_reg_26242_reg[5]' (FDE) to 'inst/shl_ln_reg_26247_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln11_reg_26242_reg[6]' (FDE) to 'inst/shl_ln_reg_26247_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln11_reg_26242_reg[7]' (FDE) to 'inst/shl_ln_reg_26247_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln11_reg_26242_reg[8]' (FDE) to 'inst/shl_ln_reg_26247_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln11_reg_26242_reg[9]' (FDE) to 'inst/shl_ln_reg_26247_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_2_2_U/lenet_K1_W_V_2_2_rom_U/q0_reg[7]' (FDE) to 'inst/K1_W_V_2_2_U/lenet_K1_W_V_2_2_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/lenet_fexp_32ns_3eOg_U4/lenet_ap_fexp_6_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_2_4_U/lenet_K1_W_V_2_4_rom_U/q0_reg[0]' (FDE) to 'inst/K1_W_V_2_4_U/lenet_K1_W_V_2_4_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/K1_W_V_2_4_U/lenet_K1_W_V_2_4_rom_U/q0_reg[5]' (FDE) to 'inst/K1_W_V_2_4_U/lenet_K1_W_V_2_4_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[0]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[1]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[2]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[3]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[4]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[5]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[6]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[7]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[8]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[9]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/man_V_2_reg_26276_reg[10]' (FDE) to 'inst/trunc_ln583_reg_26305_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module lenet_Crtl_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module lenet_Crtl_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:38 . Memory (MB): peak = 1210.219 ; gain = 577.305
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 95, Available = 80. Use report_utilization command for details.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_0/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_1/P1_out_V_U/lenet_P1_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_1/P1_out_V_U/lenet_P1_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_2/C2_out_V_U/lenet_C2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_2/C2_out_V_U/lenet_C2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_3/P2_out_V_U/lenet_P2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_3/P2_out_V_U/lenet_P2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_4/C3_out_V_0_0_U/lenet_C3_out_V_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_6/FC1_out_V_U/lenet_FC1_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_7/in_V_U/lenet_in_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_7/in_V_U/lenet_in_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_36/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_82/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_91/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_107/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_120/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_131/FC2_W_V_U/lenet_FC2_W_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_145/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_147/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_179/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_202/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_216/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_221/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_267/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_282/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_292/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_417/FC1_W_V_U/lenet_FC1_W_V_rom_U/q0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_417/FC1_W_V_U/lenet_FC1_W_V_rom_U/q0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_417/FC1_W_V_U/lenet_FC1_W_V_rom_U/q0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_417/FC1_W_V_U/lenet_FC1_W_V_rom_U/q0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_417/FC1_W_V_U/lenet_FC1_W_V_rom_U/q0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_472/add_ln1117_5_reg_28483_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_17_482/add_ln1117_5_reg_28483_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:39 ; elapsed = 00:03:55 . Memory (MB): peak = 1258.555 ; gain = 625.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:04:13 . Memory (MB): peak = 1502.137 ; gain = 869.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C1_out_V_U/lenet_C1_out_V_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/P1_out_V_U/lenet_P1_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/P1_out_V_U/lenet_P1_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C2_out_V_U/lenet_C2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C2_out_V_U/lenet_C2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/P2_out_V_U/lenet_P2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/P2_out_V_U/lenet_P2_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/C3_out_V_0_0_U/lenet_C3_out_V_0_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/FC1_out_V_U/lenet_FC1_out_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/in_V_U/lenet_in_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/in_V_U/lenet_in_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:15 ; elapsed = 00:04:31 . Memory (MB): peak = 1522.926 ; gain = 890.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Retiming high-fanout: rPin: inst/\ap_CS_fsm_reg[26] /R and its slack: 214748368
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/ap_enable_reg_pp1_iter0_reg with forward move, found 1 loads out of which
1 loads can have forward move
      Retimed registers names:
            inst/ap_enable_reg_pp1_iter0_reg_fret

INFO: [Synth 8-5365] Flop sub_ln944_reg_29031_reg[2] is being inverted and renamed to sub_ln944_reg_29031_reg[2]_inv.
INFO: [Synth 8-5365] Flop sub_ln944_reg_29031_reg[0] is being inverted and renamed to sub_ln944_reg_29031_reg[0]_inv.
INFO: [Synth 8-6064] Net n_17_3708 is driving 45 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_1749 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_4382 is driving 75 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_2237 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_1851 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_4328 is driving 75 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_4257 is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_17_2323 is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net A[15] is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:20 ; elapsed = 00:04:36 . Memory (MB): peak = 1525.730 ; gain = 892.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:20 ; elapsed = 00:04:36 . Memory (MB): peak = 1525.730 ; gain = 892.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:23 ; elapsed = 00:04:39 . Memory (MB): peak = 1525.730 ; gain = 892.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:24 ; elapsed = 00:04:40 . Memory (MB): peak = 1525.730 ; gain = 892.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:24 ; elapsed = 00:04:40 . Memory (MB): peak = 1525.730 ; gain = 892.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:24 ; elapsed = 00:04:40 . Memory (MB): peak = 1525.730 ; gain = 892.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |  1208|
|2     |DSP48E1     |     1|
|3     |DSP48E1_1   |     1|
|4     |DSP48E1_2   |     4|
|5     |DSP48E1_3   |     2|
|6     |DSP48E1_4   |     1|
|7     |DSP48E1_5   |    46|
|8     |DSP48E1_6   |     4|
|9     |DSP48E1_7   |     8|
|10    |DSP48E1_8   |     8|
|11    |DSP48E1_9   |     4|
|12    |LUT1        |   353|
|13    |LUT2        |  2642|
|14    |LUT3        |  2286|
|15    |LUT4        |   972|
|16    |LUT5        |  2489|
|17    |LUT6        |  3787|
|18    |MUXCY       |   788|
|19    |MUXF7       |   210|
|20    |MUXF8       |     2|
|21    |RAM16X1S    |    16|
|22    |RAMB18E1    |     1|
|23    |RAMB18E1_1  |     2|
|24    |RAMB18E1_2  |     1|
|25    |RAMB18E1_5  |     1|
|26    |RAMB18E1_6  |     1|
|27    |RAMB18E1_7  |     1|
|28    |RAMB36E1    |     4|
|29    |RAMB36E1_1  |     1|
|30    |RAMB36E1_2  |     1|
|31    |RAMB36E1_23 |     1|
|32    |RAMB36E1_24 |     1|
|33    |RAMB36E1_25 |     1|
|34    |RAMB36E1_26 |     1|
|35    |RAMB36E1_27 |     1|
|36    |RAMB36E1_28 |     1|
|37    |RAMB36E1_29 |     1|
|38    |RAMB36E1_30 |     1|
|39    |RAMB36E1_31 |     1|
|40    |RAMB36E1_32 |     1|
|41    |RAMB36E1_33 |     1|
|42    |RAMB36E1_34 |     1|
|43    |RAMB36E1_35 |     1|
|44    |RAMB36E1_36 |     1|
|45    |RAMB36E1_37 |     1|
|46    |RAMB36E1_38 |     1|
|47    |RAMB36E1_39 |     1|
|48    |RAMB36E1_40 |     1|
|49    |RAMB36E1_41 |     1|
|50    |RAMB36E1_42 |     1|
|51    |SRL16E      |    45|
|52    |XORCY       |   683|
|53    |FDE         |    13|
|54    |FDRE        |  5868|
|55    |FDSE        |    20|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:24 ; elapsed = 00:04:40 . Memory (MB): peak = 1525.730 ; gain = 892.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 373 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:35 ; elapsed = 00:04:29 . Memory (MB): peak = 1525.730 ; gain = 790.027
Synthesis Optimization Complete : Time (s): cpu = 00:04:24 ; elapsed = 00:04:41 . Memory (MB): peak = 1525.730 ; gain = 892.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3032 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1532.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 258 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 229 instances
  FDE => FDRE: 13 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
906 Infos, 183 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:37 ; elapsed = 00:05:13 . Memory (MB): peak = 1532.242 ; gain = 1146.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1532.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1/design_1_lenet_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_lenet_0_3, cache-ID = e44f5dc94b4b021b
INFO: [Coretcl 2-1174] Renamed 531 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1532.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_project/lenet_7010/lenet_v_p/lenet_v_p.runs/design_1_lenet_0_3_synth_1/design_1_lenet_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_lenet_0_3_utilization_synth.rpt -pb design_1_lenet_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  5 18:49:37 2024...
