\subsection{rx\+\_\+path\+\_\+top Entity Reference}
\label{classrx__path__top}\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}


Collaboration diagram for rx\+\_\+path\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{d7/dcb/classrx__path__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf iq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf invert\+\_\+input\+\_\+clocks} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf smpl\+\_\+buff\+\_\+rdusedw\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf test\+\_\+ptrn\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf chirp\+\_\+sync\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf D\+IQ}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fsync}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+fifo\+\_\+wrreq\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+fifo\+\_\+wusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+fifo\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+fifo\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf clr\+\_\+smpl\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ld\+\_\+smpl\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+nr\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+nr\+\_\+cnt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+length}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+cmp\+\_\+err}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf chirp\+\_\+sync\+\_\+length}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf chirp\+\_\+sync\+\_\+trig}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf bit\+\_\+pack\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+rdreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!bit\+\_\+pack\+\_\+valid@{bit\+\_\+pack\+\_\+valid}}
\index{bit\+\_\+pack\+\_\+valid@{bit\+\_\+pack\+\_\+valid}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{bit\+\_\+pack\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit\+\_\+pack\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_ab026d289e1122d09e7b20be7586420ac}


Definition at line {\bf 62} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 33} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!chirp\+\_\+sync\+\_\+en@{chirp\+\_\+sync\+\_\+en}}
\index{chirp\+\_\+sync\+\_\+en@{chirp\+\_\+sync\+\_\+en}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{chirp\+\_\+sync\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf chirp\+\_\+sync\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a2eb0dd53d4912cecebab02d114ed6707}


Definition at line {\bf 35} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!chirp\+\_\+sync\+\_\+length@{chirp\+\_\+sync\+\_\+length}}
\index{chirp\+\_\+sync\+\_\+length@{chirp\+\_\+sync\+\_\+length}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{chirp\+\_\+sync\+\_\+length}]{\setlength{\rightskip}{0pt plus 5cm}{\bf chirp\+\_\+sync\+\_\+length} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a49bd332c0022364b680587ce64eb2cc6}


Definition at line {\bf 60} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!chirp\+\_\+sync\+\_\+trig@{chirp\+\_\+sync\+\_\+trig}}
\index{chirp\+\_\+sync\+\_\+trig@{chirp\+\_\+sync\+\_\+trig}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{chirp\+\_\+sync\+\_\+trig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf chirp\+\_\+sync\+\_\+trig} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_ae249f7fa1e7b628c16cc1e8d4cfc7089}


Definition at line {\bf 61} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!clk@{clk}}
\index{clk@{clk}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 24} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}}
\index{clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{clr\+\_\+smpl\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clr\+\_\+smpl\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a7dc04539ef5d77088c29f5be14be5a27}


Definition at line {\bf 47} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_adbfe05e6692f69f8e592df06c6055f0a}


Definition at line {\bf 31} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path__top_a1314572919959082d23e5f98e64a0ce2}


Definition at line {\bf 17} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!D\+IQ@{D\+IQ}}
\index{D\+IQ@{D\+IQ}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+IQ} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a31483b679dfb0ab9de9dc735626cba46}


Definition at line {\bf 38} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!fidm@{fidm}}
\index{fidm@{fidm}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a97ae5ad9eee26d5f984f95d151f62ec0}


Definition at line {\bf 34} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!fsync@{fsync}}
\index{fsync@{fsync}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fsync} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a82b050363ba0e67b732026adcc5c4398}


Definition at line {\bf 39} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrx__path__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!invert\+\_\+input\+\_\+clocks@{invert\+\_\+input\+\_\+clocks}}
\index{invert\+\_\+input\+\_\+clocks@{invert\+\_\+input\+\_\+clocks}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{invert\+\_\+input\+\_\+clocks}]{\setlength{\rightskip}{0pt plus 5cm}{\bf invert\+\_\+input\+\_\+clocks} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} O\+F\+F \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path__top_ab78cd55df77fd5313ad7d36c25202c2b}


Definition at line {\bf 19} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!iq\+\_\+width@{iq\+\_\+width}}
\index{iq\+\_\+width@{iq\+\_\+width}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{iq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf iq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path__top_ad9eb9b875b008b241e3b7e7c8ff4b62a}


Definition at line {\bf 18} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!ld\+\_\+smpl\+\_\+nr@{ld\+\_\+smpl\+\_\+nr}}
\index{ld\+\_\+smpl\+\_\+nr@{ld\+\_\+smpl\+\_\+nr}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{ld\+\_\+smpl\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ld\+\_\+smpl\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a1f26d2aae332408be5b7e9b12ae129ce}


Definition at line {\bf 48} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 32} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!mode@{mode}}
\index{mode@{mode}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a219fe733f94bce997e904a6e45b1ac19}


Definition at line {\bf 29} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__path__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!pct\+\_\+buff\+\_\+wrusedw\+\_\+w@{pct\+\_\+buff\+\_\+wrusedw\+\_\+w}}
\index{pct\+\_\+buff\+\_\+wrusedw\+\_\+w@{pct\+\_\+buff\+\_\+wrusedw\+\_\+w}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+buff\+\_\+wrusedw\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path__top_a6874fe211fb9d5278a1fc7e62a2c0e12}


Definition at line {\bf 22} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!pct\+\_\+fifo\+\_\+wdata@{pct\+\_\+fifo\+\_\+wdata}}
\index{pct\+\_\+fifo\+\_\+wdata@{pct\+\_\+fifo\+\_\+wdata}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+fifo\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a33311d30458b70cbfb22c432b0770bd0}


Definition at line {\bf 45} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!pct\+\_\+fifo\+\_\+wrreq@{pct\+\_\+fifo\+\_\+wrreq}}
\index{pct\+\_\+fifo\+\_\+wrreq@{pct\+\_\+fifo\+\_\+wrreq}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a72b49ff744029ccbb1787aafd5f1ffde}


Definition at line {\bf 44} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!pct\+\_\+fifo\+\_\+wusedw@{pct\+\_\+fifo\+\_\+wusedw}}
\index{pct\+\_\+fifo\+\_\+wusedw@{pct\+\_\+fifo\+\_\+wusedw}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{pct\+\_\+fifo\+\_\+wusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+fifo\+\_\+wusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_aff83042323134521117d65999e11383a}


Definition at line {\bf 43} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 25} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 28} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+buff\+\_\+rdreq@{smpl\+\_\+buff\+\_\+rdreq}}
\index{smpl\+\_\+buff\+\_\+rdreq@{smpl\+\_\+buff\+\_\+rdreq}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+buff\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+rdreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_aab9bf8ed90bf34ef793eb8051d55ce6a}


Definition at line {\bf 65} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+buff\+\_\+rdusedw\+\_\+w@{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}}
\index{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w@{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+rdusedw\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__path__top_a63e1867c450c7e0d7330b9663f55907b}


Definition at line {\bf 20} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+cmp\+\_\+done@{smpl\+\_\+cmp\+\_\+done}}
\index{smpl\+\_\+cmp\+\_\+done@{smpl\+\_\+cmp\+\_\+done}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+done} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a40abcb420a0800b37b97b1d96360fdc5}


Definition at line {\bf 57} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+cmp\+\_\+err@{smpl\+\_\+cmp\+\_\+err}}
\index{smpl\+\_\+cmp\+\_\+err@{smpl\+\_\+cmp\+\_\+err}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+err}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+err} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a4a0750f75334509167395b19297d9e6e}


Definition at line {\bf 58} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+cmp\+\_\+length@{smpl\+\_\+cmp\+\_\+length}}
\index{smpl\+\_\+cmp\+\_\+length@{smpl\+\_\+cmp\+\_\+length}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+length}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+length} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a57af352d82389056c98de05473599e30}


Definition at line {\bf 56} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+cmp\+\_\+start@{smpl\+\_\+cmp\+\_\+start}}
\index{smpl\+\_\+cmp\+\_\+start@{smpl\+\_\+cmp\+\_\+start}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+cmp\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+cmp\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a9d13322dd692008a43dce8e4fa51e111}


Definition at line {\bf 55} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+fifo\+\_\+wrreq\+\_\+out@{smpl\+\_\+fifo\+\_\+wrreq\+\_\+out}}
\index{smpl\+\_\+fifo\+\_\+wrreq\+\_\+out@{smpl\+\_\+fifo\+\_\+wrreq\+\_\+out}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+fifo\+\_\+wrreq\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+fifo\+\_\+wrreq\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_ada8138904647ba78fa71288164d14077}


Definition at line {\bf 41} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+nr\+\_\+cnt@{smpl\+\_\+nr\+\_\+cnt}}
\index{smpl\+\_\+nr\+\_\+cnt@{smpl\+\_\+nr\+\_\+cnt}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+nr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr\+\_\+cnt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a2866aff14149bf4aeed05e0a5d138e2c}


Definition at line {\bf 50} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!smpl\+\_\+nr\+\_\+in@{smpl\+\_\+nr\+\_\+in}}
\index{smpl\+\_\+nr\+\_\+in@{smpl\+\_\+nr\+\_\+in}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{smpl\+\_\+nr\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a5c2fe825bec75e4abae242c37569e06d}


Definition at line {\bf 49} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__path__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!test\+\_\+ptrn\+\_\+en@{test\+\_\+ptrn\+\_\+en}}
\index{test\+\_\+ptrn\+\_\+en@{test\+\_\+ptrn\+\_\+en}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{test\+\_\+ptrn\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf test\+\_\+ptrn\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a391310ea8421fe2b82c83e4daec63313}


Definition at line {\bf 26} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a808d6d382f3c6a02784a160f67d0f891}


Definition at line {\bf 30} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!tx\+\_\+pct\+\_\+loss@{tx\+\_\+pct\+\_\+loss}}
\index{tx\+\_\+pct\+\_\+loss@{tx\+\_\+pct\+\_\+loss}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{tx\+\_\+pct\+\_\+loss}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a999a990d5db233ac1fd5f9524a2d1f5a}


Definition at line {\bf 52} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.

\index{rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}!tx\+\_\+pct\+\_\+loss\+\_\+clr@{tx\+\_\+pct\+\_\+loss\+\_\+clr}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+clr@{tx\+\_\+pct\+\_\+loss\+\_\+clr}!rx\+\_\+path\+\_\+top@{rx\+\_\+path\+\_\+top}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+clr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__path__top_a83b4174e47ecaf72e6a38d049a483891}


Definition at line {\bf 53} of file {\bf rx\+\_\+path\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/rx\+\_\+path/synth/{\bf rx\+\_\+path\+\_\+top.\+vhd}\end{DoxyCompactItemize}
