// Seed: 3581262156
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5,
    output supply1 id_6,
    output uwire id_7,
    input wire id_8,
    input tri1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input wor id_12,
    output tri id_13,
    input tri0 id_14,
    output wor id_15,
    input uwire id_16,
    input wor id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20,
    input tri1 id_21,
    input supply1 id_22,
    output wand id_23,
    input wor id_24,
    input supply0 id_25,
    input wand id_26,
    input wor id_27,
    input tri id_28,
    output uwire id_29,
    input supply0 id_30,
    output supply0 id_31,
    input supply1 id_32
);
  assign #(id_9 == 1) id_6 = -1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    output wor id_4,
    input wor id_5
);
  logic [1 'd0 : -1] id_7;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_0,
      id_4,
      id_4,
      id_2,
      id_5,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1,
      id_4,
      id_1,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_4,
      id_2,
      id_3,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_0
  );
endmodule
