<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443437728306" xml:lang="en-us">
  <title class="- topic/title " id="TitleAArch32DebugFeatureRegister0_EL1">ID_DFR0_EL1, AArch32 Debug Feature Register 0, EL1</title>
  <shortdesc class="- topic/shortdesc ">The ID_DFR0_EL1 provides top-level information about the debug system in
    AArch32.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">ID_DFR0_EL1 is a 32-bit register, and is part of the Identification registers functional
        group.</p>
      <p class="- topic/p ">This register is Read Only.</p>
      <fig class="- topic/fig " id="fig_ycn_5n3_kv">
        <title class="- topic/title ">ID_DFR0_EL1 bit assignments</title>
        <image class="- topic/image " href="lau1442572948604.svg" id="image_cjn_5n3_kv" placement="inline">
          <alt class="- topic/alt ">ID_DFR0_EL1 bit assignments</alt>
        </image>
      </fig>
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:28]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc14">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <term class="- topic/term " outputclass="archterm">RES0</term>
                </dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        
        
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">PerfMon, [27:24]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates support for performance monitor model:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph ">4</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">Support for <term class="- topic/term ">Performance Monitor Unit version 3</term>
                  (PMUv3) system registers, with a 16-bit evtCount field.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        
        
        
        
        
        
        
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">MProfDbg, [23:20]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates support for memory-mapped debug model for M profile cores:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph ">0</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">This product does not support M profile Debug architecture.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">MMapTrc, [19:16]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates support for memory-mapped trace model:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph ">1</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">Support for <keyword class="- topic/keyword ">Arm</keyword> trace architecture, with memory-mapped access.</dd>
              </dlentry>
            </dl>
            <p class="- topic/p ">In the Trace registers, the ETMIDR gives more information about the implementation.</p>
          </dd>
        </dlentry>
        
        
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CopTrc, [15:12]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates support for coprocessor-based trace model:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph ">0</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">This product does not support <keyword class="- topic/keyword ">Arm</keyword> trace architecture.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        
        
        
        
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [11:8]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc14">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <term class="- topic/term " outputclass="archterm">RES0</term>
                </dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CopSDbg, [7:4]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates support for coprocessor-based Secure debug model:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph ">8</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">This product supports the Armv8.2 Debug architecture.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        
        
        
        
        
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">CopDbg, [3:0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates support for coprocessor-based debug model:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  <codeph class="+ topic/ph pr-d/codeph ">
                    <ph class="- topic/ph ">8</ph>
                  </codeph>
                </dt>
                <dd class="- topic/dd ">This product supports the Armv8.2 Debug architecture.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        
        
        
      </dl>
      
      
      
      
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          
          <dd class="- topic/dd ">There are no configuration notes.</dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details that are not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
    </section>
    
  </refbody>
</reference>