// Seed: 2350709453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_5, id_6 = ~-1, id_7, id_8;
  wire id_9;
  assign id_5 = id_1 !== -1;
  tri0 id_10 = -1, id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.type_15 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    output tri id_5,
    output uwire id_6,
    output wire id_7
);
  assign id_6 = 1'b0;
  assign id_6 = id_2;
endmodule
module module_3 (
    output logic id_0,
    output supply0 id_1,
    input tri id_2,
    input supply1 id_3
);
  always if (-1) id_0 <= -1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  xnor primCall (id_1, id_3, id_2);
endmodule
