// Seed: 487420762
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  wire  id_2;
  logic id_3;
  ;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 (id_2);
  output wire id_2;
  input wire id_1;
  parameter id_5 = 1;
  assign id_2 = id_4[id_3];
  assign id_2 = id_1;
endmodule
module module_2 (
    output supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input uwire id_4
);
  wor   id_6 = -1;
  wire  id_7;
  logic id_8;
  ;
  tri id_9 = -1;
  assign module_3.id_1 = 0;
  wire id_10;
  ;
endmodule
module module_3 (
    input  wand  id_0,
    input  tri0  id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output wand  id_5
);
  assign id_2 = -1;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
