Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:58:53 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          1.21
  Critical Path Slack:          -1.21
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -51.83
  No. of Violating Paths:       45.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1145
  Buf/Inv Cell Count:             200
  Buf Cell Count:                  30
  Inv Cell Count:                 170
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1145
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1102.570001
  Noncombinational Area:     0.000000
  Buf/Inv Area:            118.370000
  Total Buffer Area:            25.80
  Total Inverter Area:          92.57
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1102.570001
  Design Area:            1102.570001


  Design Rules
  -----------------------------------
  Total Number of Nets:          1188
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.36
  Logic Optimization:                 15.51
  Mapping Optimization:               14.79
  -----------------------------------------
  Overall Compile Time:               34.23
  Overall Compile Wall Clock Time:    35.25

  --------------------------------------------------------------------

  Design  WNS: 1.21  TNS: 51.83  Number of Violating Paths: 45


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
