;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; S0
S0__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
S0__0__MASK EQU 0x10
S0__0__PC EQU CYREG_PRT0_PC4
S0__0__PORT EQU 0
S0__0__SHIFT EQU 4
S0__AG EQU CYREG_PRT0_AG
S0__AMUX EQU CYREG_PRT0_AMUX
S0__BIE EQU CYREG_PRT0_BIE
S0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S0__BYP EQU CYREG_PRT0_BYP
S0__CTL EQU CYREG_PRT0_CTL
S0__DM0 EQU CYREG_PRT0_DM0
S0__DM1 EQU CYREG_PRT0_DM1
S0__DM2 EQU CYREG_PRT0_DM2
S0__DR EQU CYREG_PRT0_DR
S0__INP_DIS EQU CYREG_PRT0_INP_DIS
S0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S0__LCD_EN EQU CYREG_PRT0_LCD_EN
S0__MASK EQU 0x10
S0__PORT EQU 0
S0__PRT EQU CYREG_PRT0_PRT
S0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S0__PS EQU CYREG_PRT0_PS
S0__SHIFT EQU 4
S0__SLW EQU CYREG_PRT0_SLW

; S1
S1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
S1__0__MASK EQU 0x08
S1__0__PC EQU CYREG_PRT0_PC3
S1__0__PORT EQU 0
S1__0__SHIFT EQU 3
S1__AG EQU CYREG_PRT0_AG
S1__AMUX EQU CYREG_PRT0_AMUX
S1__BIE EQU CYREG_PRT0_BIE
S1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S1__BYP EQU CYREG_PRT0_BYP
S1__CTL EQU CYREG_PRT0_CTL
S1__DM0 EQU CYREG_PRT0_DM0
S1__DM1 EQU CYREG_PRT0_DM1
S1__DM2 EQU CYREG_PRT0_DM2
S1__DR EQU CYREG_PRT0_DR
S1__INP_DIS EQU CYREG_PRT0_INP_DIS
S1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S1__LCD_EN EQU CYREG_PRT0_LCD_EN
S1__MASK EQU 0x08
S1__PORT EQU 0
S1__PRT EQU CYREG_PRT0_PRT
S1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S1__PS EQU CYREG_PRT0_PS
S1__SHIFT EQU 3
S1__SLW EQU CYREG_PRT0_SLW

; S2
S2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
S2__0__MASK EQU 0x04
S2__0__PC EQU CYREG_PRT0_PC2
S2__0__PORT EQU 0
S2__0__SHIFT EQU 2
S2__AG EQU CYREG_PRT0_AG
S2__AMUX EQU CYREG_PRT0_AMUX
S2__BIE EQU CYREG_PRT0_BIE
S2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
S2__BYP EQU CYREG_PRT0_BYP
S2__CTL EQU CYREG_PRT0_CTL
S2__DM0 EQU CYREG_PRT0_DM0
S2__DM1 EQU CYREG_PRT0_DM1
S2__DM2 EQU CYREG_PRT0_DM2
S2__DR EQU CYREG_PRT0_DR
S2__INP_DIS EQU CYREG_PRT0_INP_DIS
S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
S2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
S2__LCD_EN EQU CYREG_PRT0_LCD_EN
S2__MASK EQU 0x04
S2__PORT EQU 0
S2__PRT EQU CYREG_PRT0_PRT
S2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
S2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
S2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
S2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
S2__PS EQU CYREG_PRT0_PS
S2__SHIFT EQU 2
S2__SLW EQU CYREG_PRT0_SLW

; S3
S3__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
S3__0__MASK EQU 0x04
S3__0__PC EQU CYREG_PRT3_PC2
S3__0__PORT EQU 3
S3__0__SHIFT EQU 2
S3__AG EQU CYREG_PRT3_AG
S3__AMUX EQU CYREG_PRT3_AMUX
S3__BIE EQU CYREG_PRT3_BIE
S3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
S3__BYP EQU CYREG_PRT3_BYP
S3__CTL EQU CYREG_PRT3_CTL
S3__DM0 EQU CYREG_PRT3_DM0
S3__DM1 EQU CYREG_PRT3_DM1
S3__DM2 EQU CYREG_PRT3_DM2
S3__DR EQU CYREG_PRT3_DR
S3__INP_DIS EQU CYREG_PRT3_INP_DIS
S3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
S3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
S3__LCD_EN EQU CYREG_PRT3_LCD_EN
S3__MASK EQU 0x04
S3__PORT EQU 3
S3__PRT EQU CYREG_PRT3_PRT
S3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
S3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
S3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
S3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
S3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
S3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
S3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
S3__PS EQU CYREG_PRT3_PS
S3__SHIFT EQU 2
S3__SLW EQU CYREG_PRT3_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT0_PC0
LED__0__PORT EQU 0
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT0_AG
LED__AMUX EQU CYREG_PRT0_AMUX
LED__BIE EQU CYREG_PRT0_BIE
LED__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED__BYP EQU CYREG_PRT0_BYP
LED__CTL EQU CYREG_PRT0_CTL
LED__DM0 EQU CYREG_PRT0_DM0
LED__DM1 EQU CYREG_PRT0_DM1
LED__DM2 EQU CYREG_PRT0_DM2
LED__DR EQU CYREG_PRT0_DR
LED__INP_DIS EQU CYREG_PRT0_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT0_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 0
LED__PRT EQU CYREG_PRT0_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED__PS EQU CYREG_PRT0_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT0_SLW
LED_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_Pin__0__MASK EQU 0x02
LED_Pin__0__PC EQU CYREG_PRT2_PC1
LED_Pin__0__PORT EQU 2
LED_Pin__0__SHIFT EQU 1
LED_Pin__AG EQU CYREG_PRT2_AG
LED_Pin__AMUX EQU CYREG_PRT2_AMUX
LED_Pin__BIE EQU CYREG_PRT2_BIE
LED_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_Pin__BYP EQU CYREG_PRT2_BYP
LED_Pin__CTL EQU CYREG_PRT2_CTL
LED_Pin__DM0 EQU CYREG_PRT2_DM0
LED_Pin__DM1 EQU CYREG_PRT2_DM1
LED_Pin__DM2 EQU CYREG_PRT2_DM2
LED_Pin__DR EQU CYREG_PRT2_DR
LED_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_Pin__MASK EQU 0x02
LED_Pin__PORT EQU 2
LED_Pin__PRT EQU CYREG_PRT2_PRT
LED_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_Pin__PS EQU CYREG_PRT2_PS
LED_Pin__SHIFT EQU 1
LED_Pin__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; Echo_1
Echo_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Echo_1__0__MASK EQU 0x10
Echo_1__0__PC EQU CYREG_PRT2_PC4
Echo_1__0__PORT EQU 2
Echo_1__0__SHIFT EQU 4
Echo_1__AG EQU CYREG_PRT2_AG
Echo_1__AMUX EQU CYREG_PRT2_AMUX
Echo_1__BIE EQU CYREG_PRT2_BIE
Echo_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Echo_1__BYP EQU CYREG_PRT2_BYP
Echo_1__CTL EQU CYREG_PRT2_CTL
Echo_1__DM0 EQU CYREG_PRT2_DM0
Echo_1__DM1 EQU CYREG_PRT2_DM1
Echo_1__DM2 EQU CYREG_PRT2_DM2
Echo_1__DR EQU CYREG_PRT2_DR
Echo_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Echo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Echo_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Echo_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Echo_1__MASK EQU 0x10
Echo_1__PORT EQU 2
Echo_1__PRT EQU CYREG_PRT2_PRT
Echo_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Echo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Echo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Echo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Echo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Echo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Echo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Echo_1__PS EQU CYREG_PRT2_PS
Echo_1__SHIFT EQU 4
Echo_1__SLW EQU CYREG_PRT2_SLW

; Echo_2
Echo_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Echo_2__0__MASK EQU 0x40
Echo_2__0__PC EQU CYREG_PRT2_PC6
Echo_2__0__PORT EQU 2
Echo_2__0__SHIFT EQU 6
Echo_2__AG EQU CYREG_PRT2_AG
Echo_2__AMUX EQU CYREG_PRT2_AMUX
Echo_2__BIE EQU CYREG_PRT2_BIE
Echo_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Echo_2__BYP EQU CYREG_PRT2_BYP
Echo_2__CTL EQU CYREG_PRT2_CTL
Echo_2__DM0 EQU CYREG_PRT2_DM0
Echo_2__DM1 EQU CYREG_PRT2_DM1
Echo_2__DM2 EQU CYREG_PRT2_DM2
Echo_2__DR EQU CYREG_PRT2_DR
Echo_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Echo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Echo_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Echo_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Echo_2__MASK EQU 0x40
Echo_2__PORT EQU 2
Echo_2__PRT EQU CYREG_PRT2_PRT
Echo_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Echo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Echo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Echo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Echo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Echo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Echo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Echo_2__PS EQU CYREG_PRT2_PS
Echo_2__SHIFT EQU 6
Echo_2__SLW EQU CYREG_PRT2_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

; PWM_RGB
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_RGB_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_RGB_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RGB_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RGB_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RGB_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_RGB_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_RGB_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_RGB_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_RGB_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_RGB_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_RGB_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_RGB_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_RGB_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_RGB_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_RGB_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_RGB_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_RGB_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_RGB_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_RGB_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_RGB_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_RGB_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
PWM_RGB_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_RGB_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_RGB_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_RGB_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_RGB_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_RGB_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_RGB_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_RGB_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_RGB_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_RGB_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_RGB_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_RGB_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_RGB_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_RGB_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_RGB_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_RGB_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_RGB_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_RGB_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_RGB_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_RGB_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_RGB_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_RGB_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

; rgb_isr
rgb_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
rgb_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
rgb_isr__INTC_MASK EQU 0x08
rgb_isr__INTC_NUMBER EQU 3
rgb_isr__INTC_PRIOR_NUM EQU 1
rgb_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
rgb_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
rgb_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; idle_isr
idle_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
idle_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
idle_isr__INTC_MASK EQU 0x01
idle_isr__INTC_NUMBER EQU 0
idle_isr__INTC_PRIOR_NUM EQU 2
idle_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
idle_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
idle_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Btn_Start
Btn_Start__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Btn_Start__0__MASK EQU 0x04
Btn_Start__0__PC EQU CYREG_PRT2_PC2
Btn_Start__0__PORT EQU 2
Btn_Start__0__SHIFT EQU 2
Btn_Start__AG EQU CYREG_PRT2_AG
Btn_Start__AMUX EQU CYREG_PRT2_AMUX
Btn_Start__BIE EQU CYREG_PRT2_BIE
Btn_Start__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Btn_Start__BYP EQU CYREG_PRT2_BYP
Btn_Start__CTL EQU CYREG_PRT2_CTL
Btn_Start__DM0 EQU CYREG_PRT2_DM0
Btn_Start__DM1 EQU CYREG_PRT2_DM1
Btn_Start__DM2 EQU CYREG_PRT2_DM2
Btn_Start__DR EQU CYREG_PRT2_DR
Btn_Start__INP_DIS EQU CYREG_PRT2_INP_DIS
Btn_Start__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Btn_Start__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Btn_Start__LCD_EN EQU CYREG_PRT2_LCD_EN
Btn_Start__MASK EQU 0x04
Btn_Start__PORT EQU 2
Btn_Start__PRT EQU CYREG_PRT2_PRT
Btn_Start__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Btn_Start__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Btn_Start__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Btn_Start__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Btn_Start__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Btn_Start__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Btn_Start__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Btn_Start__PS EQU CYREG_PRT2_PS
Btn_Start__SHIFT EQU 2
Btn_Start__SLW EQU CYREG_PRT2_SLW

; Color_Out
Color_Out__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Color_Out__0__MASK EQU 0x08
Color_Out__0__PC EQU CYREG_PRT3_PC3
Color_Out__0__PORT EQU 3
Color_Out__0__SHIFT EQU 3
Color_Out__AG EQU CYREG_PRT3_AG
Color_Out__AMUX EQU CYREG_PRT3_AMUX
Color_Out__BIE EQU CYREG_PRT3_BIE
Color_Out__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Color_Out__BYP EQU CYREG_PRT3_BYP
Color_Out__CTL EQU CYREG_PRT3_CTL
Color_Out__DM0 EQU CYREG_PRT3_DM0
Color_Out__DM1 EQU CYREG_PRT3_DM1
Color_Out__DM2 EQU CYREG_PRT3_DM2
Color_Out__DR EQU CYREG_PRT3_DR
Color_Out__INP_DIS EQU CYREG_PRT3_INP_DIS
Color_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Color_Out__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Color_Out__LCD_EN EQU CYREG_PRT3_LCD_EN
Color_Out__MASK EQU 0x08
Color_Out__PORT EQU 3
Color_Out__PRT EQU CYREG_PRT3_PRT
Color_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Color_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Color_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Color_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Color_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Color_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Color_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Color_Out__PS EQU CYREG_PRT3_PS
Color_Out__SHIFT EQU 3
Color_Out__SLW EQU CYREG_PRT3_SLW

; IR_Sensor
IR_Sensor__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
IR_Sensor__0__MASK EQU 0x01
IR_Sensor__0__PC EQU CYREG_PRT2_PC0
IR_Sensor__0__PORT EQU 2
IR_Sensor__0__SHIFT EQU 0
IR_Sensor__AG EQU CYREG_PRT2_AG
IR_Sensor__AMUX EQU CYREG_PRT2_AMUX
IR_Sensor__BIE EQU CYREG_PRT2_BIE
IR_Sensor__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IR_Sensor__BYP EQU CYREG_PRT2_BYP
IR_Sensor__CTL EQU CYREG_PRT2_CTL
IR_Sensor__DM0 EQU CYREG_PRT2_DM0
IR_Sensor__DM1 EQU CYREG_PRT2_DM1
IR_Sensor__DM2 EQU CYREG_PRT2_DM2
IR_Sensor__DR EQU CYREG_PRT2_DR
IR_Sensor__INP_DIS EQU CYREG_PRT2_INP_DIS
IR_Sensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IR_Sensor__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IR_Sensor__LCD_EN EQU CYREG_PRT2_LCD_EN
IR_Sensor__MASK EQU 0x01
IR_Sensor__PORT EQU 2
IR_Sensor__PRT EQU CYREG_PRT2_PRT
IR_Sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IR_Sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IR_Sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IR_Sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IR_Sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IR_Sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IR_Sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IR_Sensor__PS EQU CYREG_PRT2_PS
IR_Sensor__SHIFT EQU 0
IR_Sensor__SLW EQU CYREG_PRT2_SLW

; Trigger_1
Trigger_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Trigger_1__0__MASK EQU 0x08
Trigger_1__0__PC EQU CYREG_PRT2_PC3
Trigger_1__0__PORT EQU 2
Trigger_1__0__SHIFT EQU 3
Trigger_1__AG EQU CYREG_PRT2_AG
Trigger_1__AMUX EQU CYREG_PRT2_AMUX
Trigger_1__BIE EQU CYREG_PRT2_BIE
Trigger_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger_1__BYP EQU CYREG_PRT2_BYP
Trigger_1__CTL EQU CYREG_PRT2_CTL
Trigger_1__DM0 EQU CYREG_PRT2_DM0
Trigger_1__DM1 EQU CYREG_PRT2_DM1
Trigger_1__DM2 EQU CYREG_PRT2_DM2
Trigger_1__DR EQU CYREG_PRT2_DR
Trigger_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger_1__MASK EQU 0x08
Trigger_1__PORT EQU 2
Trigger_1__PRT EQU CYREG_PRT2_PRT
Trigger_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger_1__PS EQU CYREG_PRT2_PS
Trigger_1__SHIFT EQU 3
Trigger_1__SLW EQU CYREG_PRT2_SLW

; Trigger_2
Trigger_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Trigger_2__0__MASK EQU 0x20
Trigger_2__0__PC EQU CYREG_PRT2_PC5
Trigger_2__0__PORT EQU 2
Trigger_2__0__SHIFT EQU 5
Trigger_2__AG EQU CYREG_PRT2_AG
Trigger_2__AMUX EQU CYREG_PRT2_AMUX
Trigger_2__BIE EQU CYREG_PRT2_BIE
Trigger_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger_2__BYP EQU CYREG_PRT2_BYP
Trigger_2__CTL EQU CYREG_PRT2_CTL
Trigger_2__DM0 EQU CYREG_PRT2_DM0
Trigger_2__DM1 EQU CYREG_PRT2_DM1
Trigger_2__DM2 EQU CYREG_PRT2_DM2
Trigger_2__DR EQU CYREG_PRT2_DR
Trigger_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger_2__MASK EQU 0x20
Trigger_2__PORT EQU 2
Trigger_2__PRT EQU CYREG_PRT2_PRT
Trigger_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger_2__PS EQU CYREG_PRT2_PS
Trigger_2__SHIFT EQU 5
Trigger_2__SLW EQU CYREG_PRT2_SLW

; Zones_Reg
Zones_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Zones_Reg_Sync_ctrl_reg__0__POS EQU 0
Zones_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Zones_Reg_Sync_ctrl_reg__1__POS EQU 1
Zones_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Zones_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Zones_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Zones_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Zones_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Zones_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Zones_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Zones_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Zones_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Zones_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Zones_Reg_Sync_ctrl_reg__2__POS EQU 2
Zones_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Zones_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Zones_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Zones_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Zones_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Zones_Reg_Sync_ctrl_reg__MASK EQU 0x07
Zones_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Zones_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Zones_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; zone5_isr
zone5_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
zone5_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
zone5_isr__INTC_MASK EQU 0x20
zone5_isr__INTC_NUMBER EQU 5
zone5_isr__INTC_PRIOR_NUM EQU 7
zone5_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
zone5_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
zone5_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; zone6_isr
zone6_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
zone6_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
zone6_isr__INTC_MASK EQU 0x40
zone6_isr__INTC_NUMBER EQU 6
zone6_isr__INTC_PRIOR_NUM EQU 7
zone6_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
zone6_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
zone6_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; zone7_isr
zone7_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
zone7_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
zone7_isr__INTC_MASK EQU 0x80
zone7_isr__INTC_NUMBER EQU 7
zone7_isr__INTC_PRIOR_NUM EQU 7
zone7_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
zone7_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
zone7_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; zone8_isr
zone8_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
zone8_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
zone8_isr__INTC_MASK EQU 0x100
zone8_isr__INTC_NUMBER EQU 8
zone8_isr__INTC_PRIOR_NUM EQU 7
zone8_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
zone8_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
zone8_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Counter_RGB
Counter_RGB_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Counter_RGB_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Counter_RGB_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Counter_RGB_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Counter_RGB_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_RGB_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Counter_RGB_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Counter_RGB_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Counter_RGB_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Counter_RGB_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Counter_RGB_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Counter_RGB_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Counter_RGB_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Counter_RGB_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_RGB_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Counter_RGB_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Counter_RGB_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Counter_RGB_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_RGB_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_RGB_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Counter_RGB_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Counter_RGB_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Counter_RGB_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Counter_RGB_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Counter_RGB_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Counter_RGB_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Counter_RGB_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Counter_RGB_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Counter_RGB_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Counter_RGB_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Counter_RGB_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Counter_RGB_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Counter_RGB_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Counter_RGB_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Counter_RGB_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Counter_RGB_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Counter_RGB_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Counter_RGB_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_RGB_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_RGB_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_RGB_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_RGB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Counter_RGB_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Counter_RGB_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_RGB_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_RGB_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_RGB_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_RGB_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_RGB_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_RGB_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_RGB_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_RGB_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_RGB_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
Counter_RGB_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_RGB_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Counter_RGB_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Counter_RGB_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Counter_RGB_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Counter_RGB_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST

; MOTOR_1_ENA
MOTOR_1_ENA__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
MOTOR_1_ENA__0__MASK EQU 0x04
MOTOR_1_ENA__0__PC EQU CYREG_PRT1_PC2
MOTOR_1_ENA__0__PORT EQU 1
MOTOR_1_ENA__0__SHIFT EQU 2
MOTOR_1_ENA__AG EQU CYREG_PRT1_AG
MOTOR_1_ENA__AMUX EQU CYREG_PRT1_AMUX
MOTOR_1_ENA__BIE EQU CYREG_PRT1_BIE
MOTOR_1_ENA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_1_ENA__BYP EQU CYREG_PRT1_BYP
MOTOR_1_ENA__CTL EQU CYREG_PRT1_CTL
MOTOR_1_ENA__DM0 EQU CYREG_PRT1_DM0
MOTOR_1_ENA__DM1 EQU CYREG_PRT1_DM1
MOTOR_1_ENA__DM2 EQU CYREG_PRT1_DM2
MOTOR_1_ENA__DR EQU CYREG_PRT1_DR
MOTOR_1_ENA__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_1_ENA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_1_ENA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_1_ENA__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_1_ENA__MASK EQU 0x04
MOTOR_1_ENA__PORT EQU 1
MOTOR_1_ENA__PRT EQU CYREG_PRT1_PRT
MOTOR_1_ENA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_1_ENA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_1_ENA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_1_ENA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_1_ENA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_1_ENA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_1_ENA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_1_ENA__PS EQU CYREG_PRT1_PS
MOTOR_1_ENA__SHIFT EQU 2
MOTOR_1_ENA__SLW EQU CYREG_PRT1_SLW

; MOTOR_2_ENB
MOTOR_2_ENB__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOTOR_2_ENB__0__MASK EQU 0x08
MOTOR_2_ENB__0__PC EQU CYREG_PRT12_PC3
MOTOR_2_ENB__0__PORT EQU 12
MOTOR_2_ENB__0__SHIFT EQU 3
MOTOR_2_ENB__AG EQU CYREG_PRT12_AG
MOTOR_2_ENB__BIE EQU CYREG_PRT12_BIE
MOTOR_2_ENB__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOTOR_2_ENB__BYP EQU CYREG_PRT12_BYP
MOTOR_2_ENB__DM0 EQU CYREG_PRT12_DM0
MOTOR_2_ENB__DM1 EQU CYREG_PRT12_DM1
MOTOR_2_ENB__DM2 EQU CYREG_PRT12_DM2
MOTOR_2_ENB__DR EQU CYREG_PRT12_DR
MOTOR_2_ENB__INP_DIS EQU CYREG_PRT12_INP_DIS
MOTOR_2_ENB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOTOR_2_ENB__MASK EQU 0x08
MOTOR_2_ENB__PORT EQU 12
MOTOR_2_ENB__PRT EQU CYREG_PRT12_PRT
MOTOR_2_ENB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOTOR_2_ENB__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOTOR_2_ENB__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOTOR_2_ENB__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOTOR_2_ENB__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOTOR_2_ENB__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOTOR_2_ENB__PS EQU CYREG_PRT12_PS
MOTOR_2_ENB__SHIFT EQU 3
MOTOR_2_ENB__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOTOR_2_ENB__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOTOR_2_ENB__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOTOR_2_ENB__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOTOR_2_ENB__SLW EQU CYREG_PRT12_SLW

; PWM_Motor_1
PWM_Motor_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_Motor_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_Motor_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_Motor_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_Motor_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_Motor_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_Motor_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_Motor_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_Motor_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_Motor_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Motor_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_Motor_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Motor_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_Motor_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_Motor_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_Motor_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

; PWM_Motor_2
PWM_Motor_2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_Motor_2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_Motor_2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_Motor_2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_Motor_2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_Motor_2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_Motor_2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_Motor_2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_Motor_2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_Motor_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Motor_2_PWMHW__PM_ACT_MSK EQU 0x02
PWM_Motor_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Motor_2_PWMHW__PM_STBY_MSK EQU 0x02
PWM_Motor_2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_Motor_2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_Motor_2_PWMHW__SR0 EQU CYREG_TMR1_SR0

; Servo_M_Pin
Servo_M_Pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Servo_M_Pin__0__MASK EQU 0x01
Servo_M_Pin__0__PC EQU CYREG_PRT3_PC0
Servo_M_Pin__0__PORT EQU 3
Servo_M_Pin__0__SHIFT EQU 0
Servo_M_Pin__AG EQU CYREG_PRT3_AG
Servo_M_Pin__AMUX EQU CYREG_PRT3_AMUX
Servo_M_Pin__BIE EQU CYREG_PRT3_BIE
Servo_M_Pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Servo_M_Pin__BYP EQU CYREG_PRT3_BYP
Servo_M_Pin__CTL EQU CYREG_PRT3_CTL
Servo_M_Pin__DM0 EQU CYREG_PRT3_DM0
Servo_M_Pin__DM1 EQU CYREG_PRT3_DM1
Servo_M_Pin__DM2 EQU CYREG_PRT3_DM2
Servo_M_Pin__DR EQU CYREG_PRT3_DR
Servo_M_Pin__INP_DIS EQU CYREG_PRT3_INP_DIS
Servo_M_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Servo_M_Pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Servo_M_Pin__LCD_EN EQU CYREG_PRT3_LCD_EN
Servo_M_Pin__MASK EQU 0x01
Servo_M_Pin__PORT EQU 3
Servo_M_Pin__PRT EQU CYREG_PRT3_PRT
Servo_M_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Servo_M_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Servo_M_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Servo_M_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Servo_M_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Servo_M_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Servo_M_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Servo_M_Pin__PS EQU CYREG_PRT3_PS
Servo_M_Pin__SHIFT EQU 0
Servo_M_Pin__SLW EQU CYREG_PRT3_SLW

; measure_isr
measure_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
measure_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
measure_isr__INTC_MASK EQU 0x02
measure_isr__INTC_NUMBER EQU 1
measure_isr__INTC_PRIOR_NUM EQU 0
measure_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
measure_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
measure_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; trigger_isr
trigger_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
trigger_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
trigger_isr__INTC_MASK EQU 0x10
trigger_isr__INTC_NUMBER EQU 4
trigger_isr__INTC_PRIOR_NUM EQU 1
trigger_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
trigger_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
trigger_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Echo_Control
Echo_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Echo_Control_Sync_ctrl_reg__0__POS EQU 0
Echo_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Echo_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Echo_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Echo_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Echo_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Echo_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Echo_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Echo_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Echo_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Echo_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Echo_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Echo_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Echo_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Echo_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Echo_Control_Sync_ctrl_reg__MASK EQU 0x01
Echo_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Echo_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Echo_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; MOTOR_1_IN_1
MOTOR_1_IN_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
MOTOR_1_IN_1__0__MASK EQU 0x20
MOTOR_1_IN_1__0__PC EQU CYREG_PRT1_PC5
MOTOR_1_IN_1__0__PORT EQU 1
MOTOR_1_IN_1__0__SHIFT EQU 5
MOTOR_1_IN_1__AG EQU CYREG_PRT1_AG
MOTOR_1_IN_1__AMUX EQU CYREG_PRT1_AMUX
MOTOR_1_IN_1__BIE EQU CYREG_PRT1_BIE
MOTOR_1_IN_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_1_IN_1__BYP EQU CYREG_PRT1_BYP
MOTOR_1_IN_1__CTL EQU CYREG_PRT1_CTL
MOTOR_1_IN_1__DM0 EQU CYREG_PRT1_DM0
MOTOR_1_IN_1__DM1 EQU CYREG_PRT1_DM1
MOTOR_1_IN_1__DM2 EQU CYREG_PRT1_DM2
MOTOR_1_IN_1__DR EQU CYREG_PRT1_DR
MOTOR_1_IN_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_1_IN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_1_IN_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_1_IN_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_1_IN_1__MASK EQU 0x20
MOTOR_1_IN_1__PORT EQU 1
MOTOR_1_IN_1__PRT EQU CYREG_PRT1_PRT
MOTOR_1_IN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_1_IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_1_IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_1_IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_1_IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_1_IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_1_IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_1_IN_1__PS EQU CYREG_PRT1_PS
MOTOR_1_IN_1__SHIFT EQU 5
MOTOR_1_IN_1__SLW EQU CYREG_PRT1_SLW

; MOTOR_1_IN_2
MOTOR_1_IN_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
MOTOR_1_IN_2__0__MASK EQU 0x10
MOTOR_1_IN_2__0__PC EQU CYREG_PRT1_PC4
MOTOR_1_IN_2__0__PORT EQU 1
MOTOR_1_IN_2__0__SHIFT EQU 4
MOTOR_1_IN_2__AG EQU CYREG_PRT1_AG
MOTOR_1_IN_2__AMUX EQU CYREG_PRT1_AMUX
MOTOR_1_IN_2__BIE EQU CYREG_PRT1_BIE
MOTOR_1_IN_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_1_IN_2__BYP EQU CYREG_PRT1_BYP
MOTOR_1_IN_2__CTL EQU CYREG_PRT1_CTL
MOTOR_1_IN_2__DM0 EQU CYREG_PRT1_DM0
MOTOR_1_IN_2__DM1 EQU CYREG_PRT1_DM1
MOTOR_1_IN_2__DM2 EQU CYREG_PRT1_DM2
MOTOR_1_IN_2__DR EQU CYREG_PRT1_DR
MOTOR_1_IN_2__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_1_IN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_1_IN_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_1_IN_2__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_1_IN_2__MASK EQU 0x10
MOTOR_1_IN_2__PORT EQU 1
MOTOR_1_IN_2__PRT EQU CYREG_PRT1_PRT
MOTOR_1_IN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_1_IN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_1_IN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_1_IN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_1_IN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_1_IN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_1_IN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_1_IN_2__PS EQU CYREG_PRT1_PS
MOTOR_1_IN_2__SHIFT EQU 4
MOTOR_1_IN_2__SLW EQU CYREG_PRT1_SLW

; MOTOR_2_IN_3
MOTOR_2_IN_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
MOTOR_2_IN_3__0__MASK EQU 0x20
MOTOR_2_IN_3__0__PC EQU CYREG_PRT0_PC5
MOTOR_2_IN_3__0__PORT EQU 0
MOTOR_2_IN_3__0__SHIFT EQU 5
MOTOR_2_IN_3__AG EQU CYREG_PRT0_AG
MOTOR_2_IN_3__AMUX EQU CYREG_PRT0_AMUX
MOTOR_2_IN_3__BIE EQU CYREG_PRT0_BIE
MOTOR_2_IN_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOTOR_2_IN_3__BYP EQU CYREG_PRT0_BYP
MOTOR_2_IN_3__CTL EQU CYREG_PRT0_CTL
MOTOR_2_IN_3__DM0 EQU CYREG_PRT0_DM0
MOTOR_2_IN_3__DM1 EQU CYREG_PRT0_DM1
MOTOR_2_IN_3__DM2 EQU CYREG_PRT0_DM2
MOTOR_2_IN_3__DR EQU CYREG_PRT0_DR
MOTOR_2_IN_3__INP_DIS EQU CYREG_PRT0_INP_DIS
MOTOR_2_IN_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOTOR_2_IN_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOTOR_2_IN_3__LCD_EN EQU CYREG_PRT0_LCD_EN
MOTOR_2_IN_3__MASK EQU 0x20
MOTOR_2_IN_3__PORT EQU 0
MOTOR_2_IN_3__PRT EQU CYREG_PRT0_PRT
MOTOR_2_IN_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOTOR_2_IN_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOTOR_2_IN_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOTOR_2_IN_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOTOR_2_IN_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOTOR_2_IN_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOTOR_2_IN_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOTOR_2_IN_3__PS EQU CYREG_PRT0_PS
MOTOR_2_IN_3__SHIFT EQU 5
MOTOR_2_IN_3__SLW EQU CYREG_PRT0_SLW

; MOTOR_2_IN_4
MOTOR_2_IN_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
MOTOR_2_IN_4__0__MASK EQU 0x02
MOTOR_2_IN_4__0__PC EQU CYREG_PRT0_PC1
MOTOR_2_IN_4__0__PORT EQU 0
MOTOR_2_IN_4__0__SHIFT EQU 1
MOTOR_2_IN_4__AG EQU CYREG_PRT0_AG
MOTOR_2_IN_4__AMUX EQU CYREG_PRT0_AMUX
MOTOR_2_IN_4__BIE EQU CYREG_PRT0_BIE
MOTOR_2_IN_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOTOR_2_IN_4__BYP EQU CYREG_PRT0_BYP
MOTOR_2_IN_4__CTL EQU CYREG_PRT0_CTL
MOTOR_2_IN_4__DM0 EQU CYREG_PRT0_DM0
MOTOR_2_IN_4__DM1 EQU CYREG_PRT0_DM1
MOTOR_2_IN_4__DM2 EQU CYREG_PRT0_DM2
MOTOR_2_IN_4__DR EQU CYREG_PRT0_DR
MOTOR_2_IN_4__INP_DIS EQU CYREG_PRT0_INP_DIS
MOTOR_2_IN_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOTOR_2_IN_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOTOR_2_IN_4__LCD_EN EQU CYREG_PRT0_LCD_EN
MOTOR_2_IN_4__MASK EQU 0x02
MOTOR_2_IN_4__PORT EQU 0
MOTOR_2_IN_4__PRT EQU CYREG_PRT0_PRT
MOTOR_2_IN_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOTOR_2_IN_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOTOR_2_IN_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOTOR_2_IN_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOTOR_2_IN_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOTOR_2_IN_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOTOR_2_IN_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOTOR_2_IN_4__PS EQU CYREG_PRT0_PS
MOTOR_2_IN_4__SHIFT EQU 1
MOTOR_2_IN_4__SLW EQU CYREG_PRT0_SLW

; Trig_Control
Trig_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Trig_Control_Sync_ctrl_reg__0__POS EQU 0
Trig_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Trig_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Trig_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Trig_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
Trig_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
Trig_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Trig_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Trig_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
Trig_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
Trig_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Trig_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
Trig_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Trig_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB12_CTL
Trig_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
Trig_Control_Sync_ctrl_reg__MASK EQU 0x01
Trig_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Trig_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Trig_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB12_MSK

; Measure_Timer
Measure_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Measure_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Measure_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Measure_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Measure_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Measure_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Measure_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Measure_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Measure_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Measure_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Measure_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Measure_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Measure_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Measure_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Measure_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Measure_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Measure_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Measure_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Measure_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
Measure_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Measure_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Measure_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Measure_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Measure_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Measure_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Measure_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Measure_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Measure_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Measure_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Measure_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Measure_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Measure_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Measure_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Measure_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Measure_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Measure_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Measure_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Measure_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Measure_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Measure_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Measure_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Measure_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Measure_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Measure_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Measure_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Measure_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Measure_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Measure_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Measure_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Measure_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Measure_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Measure_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Measure_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Measure_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Measure_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
Measure_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Measure_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; PWM_Arm_Metal
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Arm_Metal_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_Arm_Metal_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_Arm_Metal_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

; Trigger_Timer
Trigger_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Trigger_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Trigger_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Trigger_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Trigger_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Trigger_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Trigger_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Trigger_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Trigger_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Trigger_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Trigger_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Trigger_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Trigger_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Trigger_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Trigger_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Trigger_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Trigger_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Trigger_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Trigger_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Trigger_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Trigger_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Trigger_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Trigger_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Trigger_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Trigger_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Trigger_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Trigger_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Trigger_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Trigger_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Trigger_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Trigger_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Trigger_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Trigger_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Trigger_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB10_A0
Trigger_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB10_A1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB10_D0
Trigger_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB10_D1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Trigger_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Trigger_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB10_F0
Trigger_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB10_F1

; Base_State_Reg
Base_State_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Base_State_Reg_Sync_ctrl_reg__0__POS EQU 0
Base_State_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Base_State_Reg_Sync_ctrl_reg__1__POS EQU 1
Base_State_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Base_State_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Base_State_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Base_State_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Base_State_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Base_State_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Base_State_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Base_State_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Base_State_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Base_State_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Base_State_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Base_State_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Base_State_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Base_State_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Base_State_Reg_Sync_ctrl_reg__MASK EQU 0x03
Base_State_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Base_State_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Base_State_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

; Limit_Switch_L
Limit_Switch_L__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Limit_Switch_L__0__MASK EQU 0x01
Limit_Switch_L__0__PC EQU CYREG_IO_PC_PRT15_PC0
Limit_Switch_L__0__PORT EQU 15
Limit_Switch_L__0__SHIFT EQU 0
Limit_Switch_L__AG EQU CYREG_PRT15_AG
Limit_Switch_L__AMUX EQU CYREG_PRT15_AMUX
Limit_Switch_L__BIE EQU CYREG_PRT15_BIE
Limit_Switch_L__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Limit_Switch_L__BYP EQU CYREG_PRT15_BYP
Limit_Switch_L__CTL EQU CYREG_PRT15_CTL
Limit_Switch_L__DM0 EQU CYREG_PRT15_DM0
Limit_Switch_L__DM1 EQU CYREG_PRT15_DM1
Limit_Switch_L__DM2 EQU CYREG_PRT15_DM2
Limit_Switch_L__DR EQU CYREG_PRT15_DR
Limit_Switch_L__INP_DIS EQU CYREG_PRT15_INP_DIS
Limit_Switch_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Limit_Switch_L__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Limit_Switch_L__LCD_EN EQU CYREG_PRT15_LCD_EN
Limit_Switch_L__MASK EQU 0x01
Limit_Switch_L__PORT EQU 15
Limit_Switch_L__PRT EQU CYREG_PRT15_PRT
Limit_Switch_L__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Limit_Switch_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Limit_Switch_L__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Limit_Switch_L__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Limit_Switch_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Limit_Switch_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Limit_Switch_L__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Limit_Switch_L__PS EQU CYREG_PRT15_PS
Limit_Switch_L__SHIFT EQU 0
Limit_Switch_L__SLW EQU CYREG_PRT15_SLW

; Limit_Switch_R
Limit_Switch_R__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Limit_Switch_R__0__MASK EQU 0x02
Limit_Switch_R__0__PC EQU CYREG_IO_PC_PRT15_PC1
Limit_Switch_R__0__PORT EQU 15
Limit_Switch_R__0__SHIFT EQU 1
Limit_Switch_R__AG EQU CYREG_PRT15_AG
Limit_Switch_R__AMUX EQU CYREG_PRT15_AMUX
Limit_Switch_R__BIE EQU CYREG_PRT15_BIE
Limit_Switch_R__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Limit_Switch_R__BYP EQU CYREG_PRT15_BYP
Limit_Switch_R__CTL EQU CYREG_PRT15_CTL
Limit_Switch_R__DM0 EQU CYREG_PRT15_DM0
Limit_Switch_R__DM1 EQU CYREG_PRT15_DM1
Limit_Switch_R__DM2 EQU CYREG_PRT15_DM2
Limit_Switch_R__DR EQU CYREG_PRT15_DR
Limit_Switch_R__INP_DIS EQU CYREG_PRT15_INP_DIS
Limit_Switch_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Limit_Switch_R__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Limit_Switch_R__LCD_EN EQU CYREG_PRT15_LCD_EN
Limit_Switch_R__MASK EQU 0x02
Limit_Switch_R__PORT EQU 15
Limit_Switch_R__PRT EQU CYREG_PRT15_PRT
Limit_Switch_R__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Limit_Switch_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Limit_Switch_R__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Limit_Switch_R__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Limit_Switch_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Limit_Switch_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Limit_Switch_R__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Limit_Switch_R__PS EQU CYREG_PRT15_PS
Limit_Switch_R__SHIFT EQU 1
Limit_Switch_R__SLW EQU CYREG_PRT15_SLW

; Status_Reg_Arm
Status_Reg_Arm_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_Arm_sts_sts_reg__0__POS EQU 0
Status_Reg_Arm_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Status_Reg_Arm_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Status_Reg_Arm_sts_sts_reg__MASK EQU 0x01
Status_Reg_Arm_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB07_MSK
Status_Reg_Arm_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Status_Reg_Arm_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Status_Reg_Arm_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Status_Reg_Arm_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
Status_Reg_Arm_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
Status_Reg_Arm_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB07_ST

; Control_Reg_RGB
Control_Reg_RGB_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_RGB_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_RGB_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Control_Reg_RGB_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_RGB_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_RGB_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_RGB_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Control_Reg_RGB_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_RGB_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_RGB_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_RGB_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Control_Reg_RGB_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Control_Reg_RGB_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_RGB_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_RGB_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Control_Reg_RGB_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Control_Reg_RGB_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_RGB_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_RGB_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Control_Reg_RGB_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

; MOTOR_1_Phase_A
MOTOR_1_Phase_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MOTOR_1_Phase_A__0__MASK EQU 0x40
MOTOR_1_Phase_A__0__PC EQU CYREG_PRT1_PC6
MOTOR_1_Phase_A__0__PORT EQU 1
MOTOR_1_Phase_A__0__SHIFT EQU 6
MOTOR_1_Phase_A__AG EQU CYREG_PRT1_AG
MOTOR_1_Phase_A__AMUX EQU CYREG_PRT1_AMUX
MOTOR_1_Phase_A__BIE EQU CYREG_PRT1_BIE
MOTOR_1_Phase_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_1_Phase_A__BYP EQU CYREG_PRT1_BYP
MOTOR_1_Phase_A__CTL EQU CYREG_PRT1_CTL
MOTOR_1_Phase_A__DM0 EQU CYREG_PRT1_DM0
MOTOR_1_Phase_A__DM1 EQU CYREG_PRT1_DM1
MOTOR_1_Phase_A__DM2 EQU CYREG_PRT1_DM2
MOTOR_1_Phase_A__DR EQU CYREG_PRT1_DR
MOTOR_1_Phase_A__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_1_Phase_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_1_Phase_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_1_Phase_A__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_1_Phase_A__MASK EQU 0x40
MOTOR_1_Phase_A__PORT EQU 1
MOTOR_1_Phase_A__PRT EQU CYREG_PRT1_PRT
MOTOR_1_Phase_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_1_Phase_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_1_Phase_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_1_Phase_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_1_Phase_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_1_Phase_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_1_Phase_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_1_Phase_A__PS EQU CYREG_PRT1_PS
MOTOR_1_Phase_A__SHIFT EQU 6
MOTOR_1_Phase_A__SLW EQU CYREG_PRT1_SLW

; MOTOR_1_Phase_B
MOTOR_1_Phase_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MOTOR_1_Phase_B__0__MASK EQU 0x80
MOTOR_1_Phase_B__0__PC EQU CYREG_PRT1_PC7
MOTOR_1_Phase_B__0__PORT EQU 1
MOTOR_1_Phase_B__0__SHIFT EQU 7
MOTOR_1_Phase_B__AG EQU CYREG_PRT1_AG
MOTOR_1_Phase_B__AMUX EQU CYREG_PRT1_AMUX
MOTOR_1_Phase_B__BIE EQU CYREG_PRT1_BIE
MOTOR_1_Phase_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOTOR_1_Phase_B__BYP EQU CYREG_PRT1_BYP
MOTOR_1_Phase_B__CTL EQU CYREG_PRT1_CTL
MOTOR_1_Phase_B__DM0 EQU CYREG_PRT1_DM0
MOTOR_1_Phase_B__DM1 EQU CYREG_PRT1_DM1
MOTOR_1_Phase_B__DM2 EQU CYREG_PRT1_DM2
MOTOR_1_Phase_B__DR EQU CYREG_PRT1_DR
MOTOR_1_Phase_B__INP_DIS EQU CYREG_PRT1_INP_DIS
MOTOR_1_Phase_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MOTOR_1_Phase_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOTOR_1_Phase_B__LCD_EN EQU CYREG_PRT1_LCD_EN
MOTOR_1_Phase_B__MASK EQU 0x80
MOTOR_1_Phase_B__PORT EQU 1
MOTOR_1_Phase_B__PRT EQU CYREG_PRT1_PRT
MOTOR_1_Phase_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOTOR_1_Phase_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOTOR_1_Phase_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOTOR_1_Phase_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOTOR_1_Phase_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOTOR_1_Phase_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOTOR_1_Phase_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOTOR_1_Phase_B__PS EQU CYREG_PRT1_PS
MOTOR_1_Phase_B__SHIFT EQU 7
MOTOR_1_Phase_B__SLW EQU CYREG_PRT1_SLW

; MOTOR_2_Phase_A
MOTOR_2_Phase_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
MOTOR_2_Phase_A__0__MASK EQU 0x40
MOTOR_2_Phase_A__0__PC EQU CYREG_PRT0_PC6
MOTOR_2_Phase_A__0__PORT EQU 0
MOTOR_2_Phase_A__0__SHIFT EQU 6
MOTOR_2_Phase_A__AG EQU CYREG_PRT0_AG
MOTOR_2_Phase_A__AMUX EQU CYREG_PRT0_AMUX
MOTOR_2_Phase_A__BIE EQU CYREG_PRT0_BIE
MOTOR_2_Phase_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOTOR_2_Phase_A__BYP EQU CYREG_PRT0_BYP
MOTOR_2_Phase_A__CTL EQU CYREG_PRT0_CTL
MOTOR_2_Phase_A__DM0 EQU CYREG_PRT0_DM0
MOTOR_2_Phase_A__DM1 EQU CYREG_PRT0_DM1
MOTOR_2_Phase_A__DM2 EQU CYREG_PRT0_DM2
MOTOR_2_Phase_A__DR EQU CYREG_PRT0_DR
MOTOR_2_Phase_A__INP_DIS EQU CYREG_PRT0_INP_DIS
MOTOR_2_Phase_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOTOR_2_Phase_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOTOR_2_Phase_A__LCD_EN EQU CYREG_PRT0_LCD_EN
MOTOR_2_Phase_A__MASK EQU 0x40
MOTOR_2_Phase_A__PORT EQU 0
MOTOR_2_Phase_A__PRT EQU CYREG_PRT0_PRT
MOTOR_2_Phase_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOTOR_2_Phase_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOTOR_2_Phase_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOTOR_2_Phase_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOTOR_2_Phase_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOTOR_2_Phase_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOTOR_2_Phase_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOTOR_2_Phase_A__PS EQU CYREG_PRT0_PS
MOTOR_2_Phase_A__SHIFT EQU 6
MOTOR_2_Phase_A__SLW EQU CYREG_PRT0_SLW

; MOTOR_2_Phase_B
MOTOR_2_Phase_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
MOTOR_2_Phase_B__0__MASK EQU 0x80
MOTOR_2_Phase_B__0__PC EQU CYREG_PRT0_PC7
MOTOR_2_Phase_B__0__PORT EQU 0
MOTOR_2_Phase_B__0__SHIFT EQU 7
MOTOR_2_Phase_B__AG EQU CYREG_PRT0_AG
MOTOR_2_Phase_B__AMUX EQU CYREG_PRT0_AMUX
MOTOR_2_Phase_B__BIE EQU CYREG_PRT0_BIE
MOTOR_2_Phase_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOTOR_2_Phase_B__BYP EQU CYREG_PRT0_BYP
MOTOR_2_Phase_B__CTL EQU CYREG_PRT0_CTL
MOTOR_2_Phase_B__DM0 EQU CYREG_PRT0_DM0
MOTOR_2_Phase_B__DM1 EQU CYREG_PRT0_DM1
MOTOR_2_Phase_B__DM2 EQU CYREG_PRT0_DM2
MOTOR_2_Phase_B__DR EQU CYREG_PRT0_DR
MOTOR_2_Phase_B__INP_DIS EQU CYREG_PRT0_INP_DIS
MOTOR_2_Phase_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOTOR_2_Phase_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOTOR_2_Phase_B__LCD_EN EQU CYREG_PRT0_LCD_EN
MOTOR_2_Phase_B__MASK EQU 0x80
MOTOR_2_Phase_B__PORT EQU 0
MOTOR_2_Phase_B__PRT EQU CYREG_PRT0_PRT
MOTOR_2_Phase_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOTOR_2_Phase_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOTOR_2_Phase_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOTOR_2_Phase_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOTOR_2_Phase_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOTOR_2_Phase_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOTOR_2_Phase_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOTOR_2_Phase_B__PS EQU CYREG_PRT0_PS
MOTOR_2_Phase_B__SHIFT EQU 7
MOTOR_2_Phase_B__SLW EQU CYREG_PRT0_SLW

; QuadDec_Motor_1
QuadDec_Motor_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Motor_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Motor_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Motor_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Motor_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
QuadDec_Motor_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
QuadDec_Motor_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Motor_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Motor_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Motor_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Motor_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Motor_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
QuadDec_Motor_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
QuadDec_Motor_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
QuadDec_Motor_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_Motor_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST

; QuadDec_Motor_2
QuadDec_Motor_2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Motor_2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Motor_2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Motor_2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Motor_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_Motor_2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
QuadDec_Motor_2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Motor_2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Motor_2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Motor_2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Motor_2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Motor_2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
QuadDec_Motor_2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_Motor_2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_Motor_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_Motor_2_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_Motor_2_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_Motor_2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
QuadDec_Motor_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_Motor_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST

; return_back_isr
return_back_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
return_back_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
return_back_isr__INTC_MASK EQU 0x04
return_back_isr__INTC_NUMBER EQU 2
return_back_isr__INTC_PRIOR_NUM EQU 4
return_back_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
return_back_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
return_back_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000001FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
